ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB146:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "usbd_cdc_if.h"
  26:Core/Src/main.c **** #include "MCP3914.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** I2S_HandleTypeDef hi2s3;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  50:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  51:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_rx;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE BEGIN PV */
  56:Core/Src/main.c **** static MCP3914 adc;
  57:Core/Src/main.c **** char usb_data[10];
  58:Core/Src/main.c **** static uint8_t adcData[];
  59:Core/Src/main.c **** static uint8_t counter = 0;
  60:Core/Src/main.c **** /* USER CODE END PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/main.c **** void SystemClock_Config(void);
  64:Core/Src/main.c **** static void MX_GPIO_Init(void);
  65:Core/Src/main.c **** static void MX_DMA_Init(void);
  66:Core/Src/main.c **** static void MX_I2C1_Init(void);
  67:Core/Src/main.c **** static void MX_I2S3_Init(void);
  68:Core/Src/main.c **** static void MX_SPI1_Init(void);
  69:Core/Src/main.c **** static void MX_SPI2_Init(void);
  70:Core/Src/main.c **** static void MX_TIM1_Init(void);
  71:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  72:Core/Src/main.c **** void delay_us (uint16_t us);
  73:Core/Src/main.c **** /* USER CODE END PFP */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  76:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* USER CODE END 0 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /**
  81:Core/Src/main.c ****   * @brief  The application entry point.
  82:Core/Src/main.c ****   * @retval int
  83:Core/Src/main.c ****   */
  84:Core/Src/main.c **** int main(void)
  85:Core/Src/main.c **** {
  86:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE END 1 */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  93:Core/Src/main.c ****   HAL_Init();
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END Init */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Configure the system clock */
 100:Core/Src/main.c ****   SystemClock_Config();
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END SysInit */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Initialize all configured peripherals */
 107:Core/Src/main.c ****   MX_GPIO_Init();
 108:Core/Src/main.c ****   MX_DMA_Init();
 109:Core/Src/main.c ****   MX_I2C1_Init();
 110:Core/Src/main.c ****   MX_I2S3_Init();
 111:Core/Src/main.c ****   MX_SPI1_Init();
 112:Core/Src/main.c ****   MX_SPI2_Init();
 113:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 114:Core/Src/main.c ****   MX_TIM1_Init();
 115:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 116:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1);
 117:Core/Src/main.c ****   MCP3914_Initialise(&adc, &hspi2, NCS_GPIO_Port, NCS_Pin);
 118:Core/Src/main.c ****   /* USER CODE END 2 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* Infinite loop */
 121:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 122:Core/Src/main.c ****   while (1)
 123:Core/Src/main.c ****   { 
 124:Core/Src/main.c ****     // MCP3914_ReadRegister(&adc, MCP3914_REG_CHANNEL_2);
 125:Core/Src/main.c ****     // int formatted_length = sprintf(usb_data, "%02X%02X%02X\r\n", adc.adcData[0], adc.adcData[1],
 126:Core/Src/main.c ****     // CDC_Transmit_FS((uint8_t*)usb_data, formatted_length);
 127:Core/Src/main.c ****     //delay_us(10000);
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****     if (counter == 9)
 130:Core/Src/main.c ****     {
 131:Core/Src/main.c ****       CDC_Transmit_FS(adcData, 12);
 132:Core/Src/main.c ****       counter = 0;
 133:Core/Src/main.c ****     }
 134:Core/Src/main.c ****     /* USER CODE END WHILE */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c ****   /* USER CODE END 3 */
 139:Core/Src/main.c **** }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** /**
 142:Core/Src/main.c ****   * @brief System Clock Configuration
 143:Core/Src/main.c ****   * @retval None
 144:Core/Src/main.c ****   */
 145:Core/Src/main.c **** void SystemClock_Config(void)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 4


 146:Core/Src/main.c **** {
 147:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 148:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 153:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 156:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 157:Core/Src/main.c ****   */
 158:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 159:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****     Error_Handler();
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c **** }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /**
 187:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 188:Core/Src/main.c ****   * @param None
 189:Core/Src/main.c ****   * @retval None
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c **** static void MX_I2C1_Init(void)
 192:Core/Src/main.c **** {
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 201:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 202:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 5


 203:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 204:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 205:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 206:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 207:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 208:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 209:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 210:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 211:Core/Src/main.c ****   {
 212:Core/Src/main.c ****     Error_Handler();
 213:Core/Src/main.c ****   }
 214:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c **** }
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** /**
 221:Core/Src/main.c ****   * @brief I2S3 Initialization Function
 222:Core/Src/main.c ****   * @param None
 223:Core/Src/main.c ****   * @retval None
 224:Core/Src/main.c ****   */
 225:Core/Src/main.c **** static void MX_I2S3_Init(void)
 226:Core/Src/main.c **** {
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 0 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE END I2S3_Init 0 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 1 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE END I2S3_Init 1 */
 235:Core/Src/main.c ****   hi2s3.Instance = SPI3;
 236:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 237:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 238:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 239:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 240:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 241:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 242:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 243:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 244:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 245:Core/Src/main.c ****   {
 246:Core/Src/main.c ****     Error_Handler();
 247:Core/Src/main.c ****   }
 248:Core/Src/main.c ****   /* USER CODE BEGIN I2S3_Init 2 */
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /* USER CODE END I2S3_Init 2 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c **** }
 253:Core/Src/main.c **** 
 254:Core/Src/main.c **** /**
 255:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 256:Core/Src/main.c ****   * @param None
 257:Core/Src/main.c ****   * @retval None
 258:Core/Src/main.c ****   */
 259:Core/Src/main.c **** static void MX_SPI1_Init(void)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 6


 260:Core/Src/main.c **** {
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 269:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 270:Core/Src/main.c ****   hspi1.Instance = SPI1;
 271:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 272:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 273:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 274:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 275:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 276:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 277:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 278:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 279:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 280:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 281:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 282:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 283:Core/Src/main.c ****   {
 284:Core/Src/main.c ****     Error_Handler();
 285:Core/Src/main.c ****   }
 286:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** }
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** /**
 293:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 294:Core/Src/main.c ****   * @param None
 295:Core/Src/main.c ****   * @retval None
 296:Core/Src/main.c ****   */
 297:Core/Src/main.c **** static void MX_SPI2_Init(void)
 298:Core/Src/main.c **** {
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 307:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 308:Core/Src/main.c ****   hspi2.Instance = SPI2;
 309:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 310:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 311:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 312:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 313:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 314:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 315:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 316:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 7


 317:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 318:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 319:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 320:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 321:Core/Src/main.c ****   {
 322:Core/Src/main.c ****     Error_Handler();
 323:Core/Src/main.c ****   }
 324:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c **** }
 329:Core/Src/main.c **** 
 330:Core/Src/main.c **** /**
 331:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 332:Core/Src/main.c ****   * @param None
 333:Core/Src/main.c ****   * @retval None
 334:Core/Src/main.c ****   */
 335:Core/Src/main.c **** static void MX_TIM1_Init(void)
 336:Core/Src/main.c **** {
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 343:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 348:Core/Src/main.c ****   htim1.Instance = TIM1;
 349:Core/Src/main.c ****   htim1.Init.Prescaler = 168-1;
 350:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 351:Core/Src/main.c ****   htim1.Init.Period = 22-1;
 352:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 353:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 354:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 355:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 356:Core/Src/main.c ****   {
 357:Core/Src/main.c ****     Error_Handler();
 358:Core/Src/main.c ****   }
 359:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 360:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 361:Core/Src/main.c ****   {
 362:Core/Src/main.c ****     Error_Handler();
 363:Core/Src/main.c ****   }
 364:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 365:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 366:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 367:Core/Src/main.c ****   {
 368:Core/Src/main.c ****     Error_Handler();
 369:Core/Src/main.c ****   }
 370:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 373:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 8


 374:Core/Src/main.c **** }
 375:Core/Src/main.c **** 
 376:Core/Src/main.c **** /**
 377:Core/Src/main.c ****   * Enable DMA controller clock
 378:Core/Src/main.c ****   */
 379:Core/Src/main.c **** static void MX_DMA_Init(void)
 380:Core/Src/main.c **** {
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /* DMA controller clock enable */
 383:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****   /* DMA interrupt init */
 386:Core/Src/main.c ****   /* DMA1_Stream3_IRQn interrupt configuration */
 387:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 388:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 389:Core/Src/main.c **** 
 390:Core/Src/main.c **** }
 391:Core/Src/main.c **** 
 392:Core/Src/main.c **** /**
 393:Core/Src/main.c ****   * @brief GPIO Initialization Function
 394:Core/Src/main.c ****   * @param None
 395:Core/Src/main.c ****   * @retval None
 396:Core/Src/main.c ****   */
 397:Core/Src/main.c **** static void MX_GPIO_Init(void)
 398:Core/Src/main.c **** {
  28              		.loc 1 398 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              		.cfi_def_cfa_offset 36
  34              		.cfi_offset 4, -36
  35              		.cfi_offset 5, -32
  36              		.cfi_offset 6, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
  43 0004 8DB0     		sub	sp, sp, #52
  44              		.cfi_def_cfa_offset 88
 399:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 399 3 view .LVU1
  46              		.loc 1 399 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0794     		str	r4, [sp, #28]
  49 000a 0894     		str	r4, [sp, #32]
  50 000c 0994     		str	r4, [sp, #36]
  51 000e 0A94     		str	r4, [sp, #40]
  52 0010 0B94     		str	r4, [sp, #44]
 400:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 401:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 402:Core/Src/main.c **** 
 403:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 404:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  53              		.loc 1 404 3 is_stmt 1 view .LVU3
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 9


  54              	.LBB4:
  55              		.loc 1 404 3 view .LVU4
  56 0012 0194     		str	r4, [sp, #4]
  57              		.loc 1 404 3 view .LVU5
  58 0014 564B     		ldr	r3, .L3
  59 0016 1A6B     		ldr	r2, [r3, #48]
  60 0018 42F01002 		orr	r2, r2, #16
  61 001c 1A63     		str	r2, [r3, #48]
  62              		.loc 1 404 3 view .LVU6
  63 001e 1A6B     		ldr	r2, [r3, #48]
  64 0020 02F01002 		and	r2, r2, #16
  65 0024 0192     		str	r2, [sp, #4]
  66              		.loc 1 404 3 view .LVU7
  67 0026 019A     		ldr	r2, [sp, #4]
  68              	.LBE4:
  69              		.loc 1 404 3 view .LVU8
 405:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 405 3 view .LVU9
  71              	.LBB5:
  72              		.loc 1 405 3 view .LVU10
  73 0028 0294     		str	r4, [sp, #8]
  74              		.loc 1 405 3 view .LVU11
  75 002a 1A6B     		ldr	r2, [r3, #48]
  76 002c 42F00402 		orr	r2, r2, #4
  77 0030 1A63     		str	r2, [r3, #48]
  78              		.loc 1 405 3 view .LVU12
  79 0032 1A6B     		ldr	r2, [r3, #48]
  80 0034 02F00402 		and	r2, r2, #4
  81 0038 0292     		str	r2, [sp, #8]
  82              		.loc 1 405 3 view .LVU13
  83 003a 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
  85              		.loc 1 405 3 view .LVU14
 406:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  86              		.loc 1 406 3 view .LVU15
  87              	.LBB6:
  88              		.loc 1 406 3 view .LVU16
  89 003c 0394     		str	r4, [sp, #12]
  90              		.loc 1 406 3 view .LVU17
  91 003e 1A6B     		ldr	r2, [r3, #48]
  92 0040 42F08002 		orr	r2, r2, #128
  93 0044 1A63     		str	r2, [r3, #48]
  94              		.loc 1 406 3 view .LVU18
  95 0046 1A6B     		ldr	r2, [r3, #48]
  96 0048 02F08002 		and	r2, r2, #128
  97 004c 0392     		str	r2, [sp, #12]
  98              		.loc 1 406 3 view .LVU19
  99 004e 039A     		ldr	r2, [sp, #12]
 100              	.LBE6:
 101              		.loc 1 406 3 view .LVU20
 407:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 102              		.loc 1 407 3 view .LVU21
 103              	.LBB7:
 104              		.loc 1 407 3 view .LVU22
 105 0050 0494     		str	r4, [sp, #16]
 106              		.loc 1 407 3 view .LVU23
 107 0052 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 10


 108 0054 42F00102 		orr	r2, r2, #1
 109 0058 1A63     		str	r2, [r3, #48]
 110              		.loc 1 407 3 view .LVU24
 111 005a 1A6B     		ldr	r2, [r3, #48]
 112 005c 02F00102 		and	r2, r2, #1
 113 0060 0492     		str	r2, [sp, #16]
 114              		.loc 1 407 3 view .LVU25
 115 0062 049A     		ldr	r2, [sp, #16]
 116              	.LBE7:
 117              		.loc 1 407 3 view .LVU26
 408:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 118              		.loc 1 408 3 view .LVU27
 119              	.LBB8:
 120              		.loc 1 408 3 view .LVU28
 121 0064 0594     		str	r4, [sp, #20]
 122              		.loc 1 408 3 view .LVU29
 123 0066 1A6B     		ldr	r2, [r3, #48]
 124 0068 42F00202 		orr	r2, r2, #2
 125 006c 1A63     		str	r2, [r3, #48]
 126              		.loc 1 408 3 view .LVU30
 127 006e 1A6B     		ldr	r2, [r3, #48]
 128 0070 02F00202 		and	r2, r2, #2
 129 0074 0592     		str	r2, [sp, #20]
 130              		.loc 1 408 3 view .LVU31
 131 0076 059A     		ldr	r2, [sp, #20]
 132              	.LBE8:
 133              		.loc 1 408 3 view .LVU32
 409:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 134              		.loc 1 409 3 view .LVU33
 135              	.LBB9:
 136              		.loc 1 409 3 view .LVU34
 137 0078 0694     		str	r4, [sp, #24]
 138              		.loc 1 409 3 view .LVU35
 139 007a 1A6B     		ldr	r2, [r3, #48]
 140 007c 42F00802 		orr	r2, r2, #8
 141 0080 1A63     		str	r2, [r3, #48]
 142              		.loc 1 409 3 view .LVU36
 143 0082 1B6B     		ldr	r3, [r3, #48]
 144 0084 03F00803 		and	r3, r3, #8
 145 0088 0693     		str	r3, [sp, #24]
 146              		.loc 1 409 3 view .LVU37
 147 008a 069B     		ldr	r3, [sp, #24]
 148              	.LBE9:
 149              		.loc 1 409 3 view .LVU38
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 412:Core/Src/main.c ****   HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 150              		.loc 1 412 3 view .LVU39
 151 008c 394E     		ldr	r6, .L3+4
 152 008e 2246     		mov	r2, r4
 153 0090 0821     		movs	r1, #8
 154 0092 3046     		mov	r0, r6
 155 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 156              	.LVL0:
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 415:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 11


 157              		.loc 1 415 3 view .LVU40
 158 0098 DFF8E090 		ldr	r9, .L3+12
 159 009c 0122     		movs	r2, #1
 160 009e 1146     		mov	r1, r2
 161 00a0 4846     		mov	r0, r9
 162 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 163              	.LVL1:
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 418:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, NCS_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 164              		.loc 1 418 3 view .LVU41
 165 00a6 DFF8D880 		ldr	r8, .L3+16
 166 00aa 2246     		mov	r2, r4
 167 00ac 4FF21011 		movw	r1, #61712
 168 00b0 4046     		mov	r0, r8
 169 00b2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 170              	.LVL2:
 419:Core/Src/main.c ****                           |LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   /*Configure GPIO pin : CS_I2C_SPI_Pin */
 422:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 171              		.loc 1 422 3 view .LVU42
 172              		.loc 1 422 23 is_stmt 0 view .LVU43
 173 00b6 0827     		movs	r7, #8
 174 00b8 0797     		str	r7, [sp, #28]
 423:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 175              		.loc 1 423 3 is_stmt 1 view .LVU44
 176              		.loc 1 423 24 is_stmt 0 view .LVU45
 177 00ba 0125     		movs	r5, #1
 178 00bc 0895     		str	r5, [sp, #32]
 424:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 179              		.loc 1 424 3 is_stmt 1 view .LVU46
 180              		.loc 1 424 24 is_stmt 0 view .LVU47
 181 00be 0994     		str	r4, [sp, #36]
 425:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 182              		.loc 1 425 3 is_stmt 1 view .LVU48
 183              		.loc 1 425 25 is_stmt 0 view .LVU49
 184 00c0 0A94     		str	r4, [sp, #40]
 426:Core/Src/main.c ****   HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 185              		.loc 1 426 3 is_stmt 1 view .LVU50
 186 00c2 07A9     		add	r1, sp, #28
 187 00c4 3046     		mov	r0, r6
 188 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL3:
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
 429:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 190              		.loc 1 429 3 view .LVU51
 191              		.loc 1 429 23 is_stmt 0 view .LVU52
 192 00ca 0795     		str	r5, [sp, #28]
 430:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 193              		.loc 1 430 3 is_stmt 1 view .LVU53
 194              		.loc 1 430 24 is_stmt 0 view .LVU54
 195 00cc 0895     		str	r5, [sp, #32]
 431:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 431 3 is_stmt 1 view .LVU55
 197              		.loc 1 431 24 is_stmt 0 view .LVU56
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 12


 198 00ce 0994     		str	r4, [sp, #36]
 432:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 199              		.loc 1 432 3 is_stmt 1 view .LVU57
 200              		.loc 1 432 25 is_stmt 0 view .LVU58
 201 00d0 0A94     		str	r4, [sp, #40]
 433:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 202              		.loc 1 433 3 is_stmt 1 view .LVU59
 203 00d2 07A9     		add	r1, sp, #28
 204 00d4 4846     		mov	r0, r9
 205 00d6 FFF7FEFF 		bl	HAL_GPIO_Init
 206              	.LVL4:
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   /*Configure GPIO pin : PDM_OUT_Pin */
 436:Core/Src/main.c ****   GPIO_InitStruct.Pin = PDM_OUT_Pin;
 207              		.loc 1 436 3 view .LVU60
 208              		.loc 1 436 23 is_stmt 0 view .LVU61
 209 00da 0797     		str	r7, [sp, #28]
 437:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 210              		.loc 1 437 3 is_stmt 1 view .LVU62
 211              		.loc 1 437 24 is_stmt 0 view .LVU63
 212 00dc 0227     		movs	r7, #2
 213 00de 0897     		str	r7, [sp, #32]
 438:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 214              		.loc 1 438 3 is_stmt 1 view .LVU64
 215              		.loc 1 438 24 is_stmt 0 view .LVU65
 216 00e0 0994     		str	r4, [sp, #36]
 439:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 217              		.loc 1 439 3 is_stmt 1 view .LVU66
 218              		.loc 1 439 25 is_stmt 0 view .LVU67
 219 00e2 0A94     		str	r4, [sp, #40]
 440:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 220              		.loc 1 440 3 is_stmt 1 view .LVU68
 221              		.loc 1 440 29 is_stmt 0 view .LVU69
 222 00e4 4FF0050A 		mov	r10, #5
 223 00e8 CDF82CA0 		str	r10, [sp, #44]
 441:Core/Src/main.c ****   HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 224              		.loc 1 441 3 is_stmt 1 view .LVU70
 225 00ec 07A9     		add	r1, sp, #28
 226 00ee 4846     		mov	r0, r9
 227 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 228              	.LVL5:
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 444:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 229              		.loc 1 444 3 view .LVU71
 230              		.loc 1 444 23 is_stmt 0 view .LVU72
 231 00f4 0795     		str	r5, [sp, #28]
 445:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 232              		.loc 1 445 3 is_stmt 1 view .LVU73
 233              		.loc 1 445 24 is_stmt 0 view .LVU74
 234 00f6 4FF49019 		mov	r9, #1179648
 235 00fa CDF82090 		str	r9, [sp, #32]
 446:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 236              		.loc 1 446 3 is_stmt 1 view .LVU75
 237              		.loc 1 446 24 is_stmt 0 view .LVU76
 238 00fe 0994     		str	r4, [sp, #36]
 447:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 13


 239              		.loc 1 447 3 is_stmt 1 view .LVU77
 240 0100 07A9     		add	r1, sp, #28
 241 0102 1D48     		ldr	r0, .L3+8
 242 0104 FFF7FEFF 		bl	HAL_GPIO_Init
 243              	.LVL6:
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   /*Configure GPIO pin : BOOT1_Pin */
 450:Core/Src/main.c ****   GPIO_InitStruct.Pin = BOOT1_Pin;
 244              		.loc 1 450 3 view .LVU78
 245              		.loc 1 450 23 is_stmt 0 view .LVU79
 246 0108 0423     		movs	r3, #4
 247 010a 0793     		str	r3, [sp, #28]
 451:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 248              		.loc 1 451 3 is_stmt 1 view .LVU80
 249              		.loc 1 451 24 is_stmt 0 view .LVU81
 250 010c 0894     		str	r4, [sp, #32]
 452:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 452 3 is_stmt 1 view .LVU82
 252              		.loc 1 452 24 is_stmt 0 view .LVU83
 253 010e 0994     		str	r4, [sp, #36]
 453:Core/Src/main.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 254              		.loc 1 453 3 is_stmt 1 view .LVU84
 255 0110 DFF870B0 		ldr	fp, .L3+20
 256 0114 07A9     		add	r1, sp, #28
 257 0116 5846     		mov	r0, fp
 258 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 259              	.LVL7:
 454:Core/Src/main.c **** 
 455:Core/Src/main.c ****   /*Configure GPIO pin : CLK_IN_Pin */
 456:Core/Src/main.c ****   GPIO_InitStruct.Pin = CLK_IN_Pin;
 260              		.loc 1 456 3 view .LVU85
 261              		.loc 1 456 23 is_stmt 0 view .LVU86
 262 011c 4FF48063 		mov	r3, #1024
 263 0120 0793     		str	r3, [sp, #28]
 457:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 264              		.loc 1 457 3 is_stmt 1 view .LVU87
 265              		.loc 1 457 24 is_stmt 0 view .LVU88
 266 0122 0897     		str	r7, [sp, #32]
 458:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 267              		.loc 1 458 3 is_stmt 1 view .LVU89
 268              		.loc 1 458 24 is_stmt 0 view .LVU90
 269 0124 0994     		str	r4, [sp, #36]
 459:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 270              		.loc 1 459 3 is_stmt 1 view .LVU91
 271              		.loc 1 459 25 is_stmt 0 view .LVU92
 272 0126 0A94     		str	r4, [sp, #40]
 460:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 273              		.loc 1 460 3 is_stmt 1 view .LVU93
 274              		.loc 1 460 29 is_stmt 0 view .LVU94
 275 0128 CDF82CA0 		str	r10, [sp, #44]
 461:Core/Src/main.c ****   HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 276              		.loc 1 461 3 is_stmt 1 view .LVU95
 277 012c 07A9     		add	r1, sp, #28
 278 012e 5846     		mov	r0, fp
 279 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 280              	.LVL8:
 462:Core/Src/main.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 14


 463:Core/Src/main.c ****   /*Configure GPIO pins : NCS_Pin LD4_Pin LD3_Pin LD5_Pin
 464:Core/Src/main.c ****                            LD6_Pin Audio_RST_Pin */
 465:Core/Src/main.c ****   GPIO_InitStruct.Pin = NCS_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 281              		.loc 1 465 3 view .LVU96
 282              		.loc 1 465 23 is_stmt 0 view .LVU97
 283 0134 4FF21013 		movw	r3, #61712
 284 0138 0793     		str	r3, [sp, #28]
 466:Core/Src/main.c ****                           |LD6_Pin|Audio_RST_Pin;
 467:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 285              		.loc 1 467 3 is_stmt 1 view .LVU98
 286              		.loc 1 467 24 is_stmt 0 view .LVU99
 287 013a 0895     		str	r5, [sp, #32]
 468:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 288              		.loc 1 468 3 is_stmt 1 view .LVU100
 289              		.loc 1 468 24 is_stmt 0 view .LVU101
 290 013c 0994     		str	r4, [sp, #36]
 469:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 291              		.loc 1 469 3 is_stmt 1 view .LVU102
 292              		.loc 1 469 25 is_stmt 0 view .LVU103
 293 013e 0A94     		str	r4, [sp, #40]
 470:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 294              		.loc 1 470 3 is_stmt 1 view .LVU104
 295 0140 07A9     		add	r1, sp, #28
 296 0142 4046     		mov	r0, r8
 297 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 298              	.LVL9:
 471:Core/Src/main.c **** 
 472:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
 473:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 299              		.loc 1 473 3 view .LVU105
 300              		.loc 1 473 23 is_stmt 0 view .LVU106
 301 0148 2023     		movs	r3, #32
 302 014a 0793     		str	r3, [sp, #28]
 474:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 303              		.loc 1 474 3 is_stmt 1 view .LVU107
 304              		.loc 1 474 24 is_stmt 0 view .LVU108
 305 014c 0894     		str	r4, [sp, #32]
 475:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 306              		.loc 1 475 3 is_stmt 1 view .LVU109
 307              		.loc 1 475 24 is_stmt 0 view .LVU110
 308 014e 0994     		str	r4, [sp, #36]
 476:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 309              		.loc 1 476 3 is_stmt 1 view .LVU111
 310 0150 07A9     		add	r1, sp, #28
 311 0152 4046     		mov	r0, r8
 312 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 313              	.LVL10:
 477:Core/Src/main.c **** 
 478:Core/Src/main.c ****   /*Configure GPIO pin : MEMS_INT2_Pin */
 479:Core/Src/main.c ****   GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 314              		.loc 1 479 3 view .LVU112
 315              		.loc 1 479 23 is_stmt 0 view .LVU113
 316 0158 0797     		str	r7, [sp, #28]
 480:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 317              		.loc 1 480 3 is_stmt 1 view .LVU114
 318              		.loc 1 480 24 is_stmt 0 view .LVU115
 319 015a CDF82090 		str	r9, [sp, #32]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 15


 481:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 320              		.loc 1 481 3 is_stmt 1 view .LVU116
 321              		.loc 1 481 24 is_stmt 0 view .LVU117
 322 015e 0994     		str	r4, [sp, #36]
 482:Core/Src/main.c ****   HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 323              		.loc 1 482 3 is_stmt 1 view .LVU118
 324 0160 07A9     		add	r1, sp, #28
 325 0162 3046     		mov	r0, r6
 326 0164 FFF7FEFF 		bl	HAL_GPIO_Init
 327              	.LVL11:
 483:Core/Src/main.c **** 
 484:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 485:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 486:Core/Src/main.c **** }
 328              		.loc 1 486 1 is_stmt 0 view .LVU119
 329 0168 0DB0     		add	sp, sp, #52
 330              		.cfi_def_cfa_offset 36
 331              		@ sp needed
 332 016a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 333              	.L4:
 334 016e 00BF     		.align	2
 335              	.L3:
 336 0170 00380240 		.word	1073887232
 337 0174 00100240 		.word	1073876992
 338 0178 00000240 		.word	1073872896
 339 017c 00080240 		.word	1073874944
 340 0180 000C0240 		.word	1073875968
 341 0184 00040240 		.word	1073873920
 342              		.cfi_endproc
 343              	.LFE146:
 345              		.section	.text.MX_DMA_Init,"ax",%progbits
 346              		.align	1
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	MX_DMA_Init:
 352              	.LFB145:
 380:Core/Src/main.c **** 
 353              		.loc 1 380 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 8
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357 0000 00B5     		push	{lr}
 358              		.cfi_def_cfa_offset 4
 359              		.cfi_offset 14, -4
 360 0002 83B0     		sub	sp, sp, #12
 361              		.cfi_def_cfa_offset 16
 383:Core/Src/main.c **** 
 362              		.loc 1 383 3 view .LVU121
 363              	.LBB10:
 383:Core/Src/main.c **** 
 364              		.loc 1 383 3 view .LVU122
 365 0004 0021     		movs	r1, #0
 366 0006 0191     		str	r1, [sp, #4]
 383:Core/Src/main.c **** 
 367              		.loc 1 383 3 view .LVU123
 368 0008 094B     		ldr	r3, .L7
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 16


 369 000a 1A6B     		ldr	r2, [r3, #48]
 370 000c 42F40012 		orr	r2, r2, #2097152
 371 0010 1A63     		str	r2, [r3, #48]
 383:Core/Src/main.c **** 
 372              		.loc 1 383 3 view .LVU124
 373 0012 1B6B     		ldr	r3, [r3, #48]
 374 0014 03F40013 		and	r3, r3, #2097152
 375 0018 0193     		str	r3, [sp, #4]
 383:Core/Src/main.c **** 
 376              		.loc 1 383 3 view .LVU125
 377 001a 019B     		ldr	r3, [sp, #4]
 378              	.LBE10:
 383:Core/Src/main.c **** 
 379              		.loc 1 383 3 view .LVU126
 387:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 380              		.loc 1 387 3 view .LVU127
 381 001c 0A46     		mov	r2, r1
 382 001e 0E20     		movs	r0, #14
 383 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 384              	.LVL12:
 388:Core/Src/main.c **** 
 385              		.loc 1 388 3 view .LVU128
 386 0024 0E20     		movs	r0, #14
 387 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 388              	.LVL13:
 390:Core/Src/main.c **** 
 389              		.loc 1 390 1 is_stmt 0 view .LVU129
 390 002a 03B0     		add	sp, sp, #12
 391              		.cfi_def_cfa_offset 4
 392              		@ sp needed
 393 002c 5DF804FB 		ldr	pc, [sp], #4
 394              	.L8:
 395              		.align	2
 396              	.L7:
 397 0030 00380240 		.word	1073887232
 398              		.cfi_endproc
 399              	.LFE145:
 401              		.section	.text.delay_us,"ax",%progbits
 402              		.align	1
 403              		.global	delay_us
 404              		.syntax unified
 405              		.thumb
 406              		.thumb_func
 408              	delay_us:
 409              	.LVL14:
 410              	.LFB147:
 487:Core/Src/main.c **** 
 488:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 489:Core/Src/main.c **** void delay_us (uint16_t us)
 490:Core/Src/main.c **** {
 411              		.loc 1 490 1 is_stmt 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		@ link register save eliminated.
 491:Core/Src/main.c **** 	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 416              		.loc 1 491 2 view .LVU131
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 17


 417 0000 034B     		ldr	r3, .L11
 418 0002 1A68     		ldr	r2, [r3]
 419 0004 0023     		movs	r3, #0
 420 0006 5362     		str	r3, [r2, #36]
 492:Core/Src/main.c **** 	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the 
 421              		.loc 1 492 2 view .LVU132
 422              	.L10:
 423              		.loc 1 492 39 discriminator 1 view .LVU133
 424              		.loc 1 492 9 is_stmt 0 discriminator 1 view .LVU134
 425 0008 536A     		ldr	r3, [r2, #36]
 426              		.loc 1 492 39 discriminator 1 view .LVU135
 427 000a 8342     		cmp	r3, r0
 428 000c FCD3     		bcc	.L10
 493:Core/Src/main.c **** }
 429              		.loc 1 493 1 view .LVU136
 430 000e 7047     		bx	lr
 431              	.L12:
 432              		.align	2
 433              	.L11:
 434 0010 00000000 		.word	htim1
 435              		.cfi_endproc
 436              	.LFE147:
 438              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 439              		.align	1
 440              		.global	HAL_TIM_PeriodElapsedCallback
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 445              	HAL_TIM_PeriodElapsedCallback:
 446              	.LVL15:
 447              	.LFB148:
 494:Core/Src/main.c **** 
 495:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 496:Core/Src/main.c **** {
 448              		.loc 1 496 1 is_stmt 1 view -0
 449              		.cfi_startproc
 450              		@ args = 0, pretend = 0, frame = 0
 451              		@ frame_needed = 0, uses_anonymous_args = 0
 452              		.loc 1 496 1 is_stmt 0 view .LVU138
 453 0000 10B5     		push	{r4, lr}
 454              		.cfi_def_cfa_offset 8
 455              		.cfi_offset 4, -8
 456              		.cfi_offset 14, -4
 497:Core/Src/main.c ****   if(htim = &htim1)
 457              		.loc 1 497 3 is_stmt 1 view .LVU139
 458              	.LVL16:
 498:Core/Src/main.c ****   {
 499:Core/Src/main.c ****     MCP3914_ReadRegister(&adc, MCP3914_REG_CHANNEL_2);
 459              		.loc 1 499 5 view .LVU140
 460 0002 0A4C     		ldr	r4, .L15
 461 0004 0221     		movs	r1, #2
 462 0006 2046     		mov	r0, r4
 463 0008 FFF7FEFF 		bl	MCP3914_ReadRegister
 464              	.LVL17:
 500:Core/Src/main.c ****     adcData[counter] = adc.adcData[0];
 465              		.loc 1 500 5 view .LVU141
 466              		.loc 1 500 12 is_stmt 0 view .LVU142
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 18


 467 000c 0849     		ldr	r1, .L15+4
 468 000e 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 469              		.loc 1 500 35 view .LVU143
 470 0010 A07A     		ldrb	r0, [r4, #10]	@ zero_extendqisi2
 471              		.loc 1 500 22 view .LVU144
 472 0012 084A     		ldr	r2, .L15+8
 473 0014 D054     		strb	r0, [r2, r3]
 501:Core/Src/main.c ****     adcData[counter + 1] = adc.adcData[1];
 474              		.loc 1 501 5 is_stmt 1 view .LVU145
 475              		.loc 1 501 21 is_stmt 0 view .LVU146
 476 0016 581C     		adds	r0, r3, #1
 477              		.loc 1 501 39 view .LVU147
 478 0018 94F80BC0 		ldrb	ip, [r4, #11]	@ zero_extendqisi2
 479              		.loc 1 501 26 view .LVU148
 480 001c 02F800C0 		strb	ip, [r2, r0]
 502:Core/Src/main.c ****     adcData[counter + 2] = adc.adcData[2];
 481              		.loc 1 502 5 is_stmt 1 view .LVU149
 482              		.loc 1 502 21 is_stmt 0 view .LVU150
 483 0020 981C     		adds	r0, r3, #2
 484              		.loc 1 502 39 view .LVU151
 485 0022 247B     		ldrb	r4, [r4, #12]	@ zero_extendqisi2
 486              		.loc 1 502 26 view .LVU152
 487 0024 1454     		strb	r4, [r2, r0]
 503:Core/Src/main.c ****     counter = counter + 3;
 488              		.loc 1 503 5 is_stmt 1 view .LVU153
 489              		.loc 1 503 23 is_stmt 0 view .LVU154
 490 0026 0333     		adds	r3, r3, #3
 491              		.loc 1 503 13 view .LVU155
 492 0028 0B70     		strb	r3, [r1]
 504:Core/Src/main.c ****   }
 505:Core/Src/main.c **** }
 493              		.loc 1 505 1 view .LVU156
 494 002a 10BD     		pop	{r4, pc}
 495              	.L16:
 496              		.align	2
 497              	.L15:
 498 002c 00000000 		.word	adc
 499 0030 00000000 		.word	counter
 500 0034 00000000 		.word	adcData
 501              		.cfi_endproc
 502              	.LFE148:
 504              		.section	.text.Error_Handler,"ax",%progbits
 505              		.align	1
 506              		.global	Error_Handler
 507              		.syntax unified
 508              		.thumb
 509              		.thumb_func
 511              	Error_Handler:
 512              	.LFB149:
 506:Core/Src/main.c **** 
 507:Core/Src/main.c **** /* USER CODE END 4 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c **** /**
 510:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 511:Core/Src/main.c ****   * @retval None
 512:Core/Src/main.c ****   */
 513:Core/Src/main.c **** void Error_Handler(void)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 19


 514:Core/Src/main.c **** {
 513              		.loc 1 514 1 is_stmt 1 view -0
 514              		.cfi_startproc
 515              		@ Volatile: function does not return.
 516              		@ args = 0, pretend = 0, frame = 0
 517              		@ frame_needed = 0, uses_anonymous_args = 0
 518              		@ link register save eliminated.
 515:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 516:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 517:Core/Src/main.c ****   __disable_irq();
 519              		.loc 1 517 3 view .LVU158
 520              	.LBB11:
 521              	.LBI11:
 522              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 20


  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 21


 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 22


 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 23


 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 24


 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 25


 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 26


 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 27


 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 28


 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 29


 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 30


 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 31


 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 32


 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 33


 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 34


 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 35


 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 36


 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 523              		.loc 2 960 27 view .LVU159
 524              	.LBB12:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 525              		.loc 2 962 3 view .LVU160
 526              		.syntax unified
 527              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 528 0000 72B6     		cpsid i
 529              	@ 0 "" 2
 530              		.thumb
 531              		.syntax unified
 532              	.L18:
 533              	.LBE12:
 534              	.LBE11:
 518:Core/Src/main.c ****   while (1)
 535              		.loc 1 518 3 view .LVU161
 519:Core/Src/main.c ****   {
 520:Core/Src/main.c ****   }
 536              		.loc 1 520 3 view .LVU162
 518:Core/Src/main.c ****   while (1)
 537              		.loc 1 518 9 view .LVU163
 538 0002 FEE7     		b	.L18
 539              		.cfi_endproc
 540              	.LFE149:
 542              		.section	.text.MX_I2C1_Init,"ax",%progbits
 543              		.align	1
 544              		.syntax unified
 545              		.thumb
 546              		.thumb_func
 548              	MX_I2C1_Init:
 549              	.LFB140:
 192:Core/Src/main.c **** 
 550              		.loc 1 192 1 view -0
 551              		.cfi_startproc
 552              		@ args = 0, pretend = 0, frame = 0
 553              		@ frame_needed = 0, uses_anonymous_args = 0
 554 0000 08B5     		push	{r3, lr}
 555              		.cfi_def_cfa_offset 8
 556              		.cfi_offset 3, -8
 557              		.cfi_offset 14, -4
 201:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 558              		.loc 1 201 3 view .LVU165
 201:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 559              		.loc 1 201 18 is_stmt 0 view .LVU166
 560 0002 0A48     		ldr	r0, .L23
 561 0004 0A4B     		ldr	r3, .L23+4
 562 0006 0360     		str	r3, [r0]
 202:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 563              		.loc 1 202 3 is_stmt 1 view .LVU167
 202:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 564              		.loc 1 202 25 is_stmt 0 view .LVU168
 565 0008 0A4B     		ldr	r3, .L23+8
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 37


 566 000a 4360     		str	r3, [r0, #4]
 203:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 567              		.loc 1 203 3 is_stmt 1 view .LVU169
 203:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 568              		.loc 1 203 24 is_stmt 0 view .LVU170
 569 000c 0023     		movs	r3, #0
 570 000e 8360     		str	r3, [r0, #8]
 204:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 571              		.loc 1 204 3 is_stmt 1 view .LVU171
 204:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 572              		.loc 1 204 26 is_stmt 0 view .LVU172
 573 0010 C360     		str	r3, [r0, #12]
 205:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 574              		.loc 1 205 3 is_stmt 1 view .LVU173
 205:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 575              		.loc 1 205 29 is_stmt 0 view .LVU174
 576 0012 4FF48042 		mov	r2, #16384
 577 0016 0261     		str	r2, [r0, #16]
 206:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 578              		.loc 1 206 3 is_stmt 1 view .LVU175
 206:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 579              		.loc 1 206 30 is_stmt 0 view .LVU176
 580 0018 4361     		str	r3, [r0, #20]
 207:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 581              		.loc 1 207 3 is_stmt 1 view .LVU177
 207:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 582              		.loc 1 207 26 is_stmt 0 view .LVU178
 583 001a 8361     		str	r3, [r0, #24]
 208:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 584              		.loc 1 208 3 is_stmt 1 view .LVU179
 208:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 585              		.loc 1 208 30 is_stmt 0 view .LVU180
 586 001c C361     		str	r3, [r0, #28]
 209:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 587              		.loc 1 209 3 is_stmt 1 view .LVU181
 209:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 588              		.loc 1 209 28 is_stmt 0 view .LVU182
 589 001e 0362     		str	r3, [r0, #32]
 210:Core/Src/main.c ****   {
 590              		.loc 1 210 3 is_stmt 1 view .LVU183
 210:Core/Src/main.c ****   {
 591              		.loc 1 210 7 is_stmt 0 view .LVU184
 592 0020 FFF7FEFF 		bl	HAL_I2C_Init
 593              	.LVL18:
 210:Core/Src/main.c ****   {
 594              		.loc 1 210 6 discriminator 1 view .LVU185
 595 0024 00B9     		cbnz	r0, .L22
 218:Core/Src/main.c **** 
 596              		.loc 1 218 1 view .LVU186
 597 0026 08BD     		pop	{r3, pc}
 598              	.L22:
 212:Core/Src/main.c ****   }
 599              		.loc 1 212 5 is_stmt 1 view .LVU187
 600 0028 FFF7FEFF 		bl	Error_Handler
 601              	.LVL19:
 602              	.L24:
 603              		.align	2
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 38


 604              	.L23:
 605 002c 00000000 		.word	hi2c1
 606 0030 00540040 		.word	1073763328
 607 0034 A0860100 		.word	100000
 608              		.cfi_endproc
 609              	.LFE140:
 611              		.section	.text.MX_I2S3_Init,"ax",%progbits
 612              		.align	1
 613              		.syntax unified
 614              		.thumb
 615              		.thumb_func
 617              	MX_I2S3_Init:
 618              	.LFB141:
 226:Core/Src/main.c **** 
 619              		.loc 1 226 1 view -0
 620              		.cfi_startproc
 621              		@ args = 0, pretend = 0, frame = 0
 622              		@ frame_needed = 0, uses_anonymous_args = 0
 623 0000 08B5     		push	{r3, lr}
 624              		.cfi_def_cfa_offset 8
 625              		.cfi_offset 3, -8
 626              		.cfi_offset 14, -4
 235:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 627              		.loc 1 235 3 view .LVU189
 235:Core/Src/main.c ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 628              		.loc 1 235 18 is_stmt 0 view .LVU190
 629 0002 0A48     		ldr	r0, .L29
 630 0004 0A4B     		ldr	r3, .L29+4
 631 0006 0360     		str	r3, [r0]
 236:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 632              		.loc 1 236 3 is_stmt 1 view .LVU191
 236:Core/Src/main.c ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 633              		.loc 1 236 19 is_stmt 0 view .LVU192
 634 0008 4FF40072 		mov	r2, #512
 635 000c 4260     		str	r2, [r0, #4]
 237:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 636              		.loc 1 237 3 is_stmt 1 view .LVU193
 237:Core/Src/main.c ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 637              		.loc 1 237 23 is_stmt 0 view .LVU194
 638 000e 0023     		movs	r3, #0
 639 0010 8360     		str	r3, [r0, #8]
 238:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 640              		.loc 1 238 3 is_stmt 1 view .LVU195
 238:Core/Src/main.c ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 641              		.loc 1 238 25 is_stmt 0 view .LVU196
 642 0012 C360     		str	r3, [r0, #12]
 239:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 643              		.loc 1 239 3 is_stmt 1 view .LVU197
 239:Core/Src/main.c ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 644              		.loc 1 239 25 is_stmt 0 view .LVU198
 645 0014 0261     		str	r2, [r0, #16]
 240:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 646              		.loc 1 240 3 is_stmt 1 view .LVU199
 240:Core/Src/main.c ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 647              		.loc 1 240 24 is_stmt 0 view .LVU200
 648 0016 074A     		ldr	r2, .L29+8
 649 0018 4261     		str	r2, [r0, #20]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 39


 241:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 650              		.loc 1 241 3 is_stmt 1 view .LVU201
 241:Core/Src/main.c ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 651              		.loc 1 241 19 is_stmt 0 view .LVU202
 652 001a 8361     		str	r3, [r0, #24]
 242:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 653              		.loc 1 242 3 is_stmt 1 view .LVU203
 242:Core/Src/main.c ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 654              		.loc 1 242 26 is_stmt 0 view .LVU204
 655 001c C361     		str	r3, [r0, #28]
 243:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 656              		.loc 1 243 3 is_stmt 1 view .LVU205
 243:Core/Src/main.c ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 657              		.loc 1 243 29 is_stmt 0 view .LVU206
 658 001e 0362     		str	r3, [r0, #32]
 244:Core/Src/main.c ****   {
 659              		.loc 1 244 3 is_stmt 1 view .LVU207
 244:Core/Src/main.c ****   {
 660              		.loc 1 244 7 is_stmt 0 view .LVU208
 661 0020 FFF7FEFF 		bl	HAL_I2S_Init
 662              	.LVL20:
 244:Core/Src/main.c ****   {
 663              		.loc 1 244 6 discriminator 1 view .LVU209
 664 0024 00B9     		cbnz	r0, .L28
 252:Core/Src/main.c **** 
 665              		.loc 1 252 1 view .LVU210
 666 0026 08BD     		pop	{r3, pc}
 667              	.L28:
 246:Core/Src/main.c ****   }
 668              		.loc 1 246 5 is_stmt 1 view .LVU211
 669 0028 FFF7FEFF 		bl	Error_Handler
 670              	.LVL21:
 671              	.L30:
 672              		.align	2
 673              	.L29:
 674 002c 00000000 		.word	hi2s3
 675 0030 003C0040 		.word	1073757184
 676 0034 00770100 		.word	96000
 677              		.cfi_endproc
 678              	.LFE141:
 680              		.section	.text.MX_SPI1_Init,"ax",%progbits
 681              		.align	1
 682              		.syntax unified
 683              		.thumb
 684              		.thumb_func
 686              	MX_SPI1_Init:
 687              	.LFB142:
 260:Core/Src/main.c **** 
 688              		.loc 1 260 1 view -0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 0
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 692 0000 08B5     		push	{r3, lr}
 693              		.cfi_def_cfa_offset 8
 694              		.cfi_offset 3, -8
 695              		.cfi_offset 14, -4
 270:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 40


 696              		.loc 1 270 3 view .LVU213
 270:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 697              		.loc 1 270 18 is_stmt 0 view .LVU214
 698 0002 0D48     		ldr	r0, .L35
 699 0004 0D4B     		ldr	r3, .L35+4
 700 0006 0360     		str	r3, [r0]
 271:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 701              		.loc 1 271 3 is_stmt 1 view .LVU215
 271:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 702              		.loc 1 271 19 is_stmt 0 view .LVU216
 703 0008 4FF48273 		mov	r3, #260
 704 000c 4360     		str	r3, [r0, #4]
 272:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 705              		.loc 1 272 3 is_stmt 1 view .LVU217
 272:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 706              		.loc 1 272 24 is_stmt 0 view .LVU218
 707 000e 0023     		movs	r3, #0
 708 0010 8360     		str	r3, [r0, #8]
 273:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 709              		.loc 1 273 3 is_stmt 1 view .LVU219
 273:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 710              		.loc 1 273 23 is_stmt 0 view .LVU220
 711 0012 C360     		str	r3, [r0, #12]
 274:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 712              		.loc 1 274 3 is_stmt 1 view .LVU221
 274:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 713              		.loc 1 274 26 is_stmt 0 view .LVU222
 714 0014 0361     		str	r3, [r0, #16]
 275:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 715              		.loc 1 275 3 is_stmt 1 view .LVU223
 275:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 716              		.loc 1 275 23 is_stmt 0 view .LVU224
 717 0016 4361     		str	r3, [r0, #20]
 276:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 718              		.loc 1 276 3 is_stmt 1 view .LVU225
 276:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 719              		.loc 1 276 18 is_stmt 0 view .LVU226
 720 0018 4FF40072 		mov	r2, #512
 721 001c 8261     		str	r2, [r0, #24]
 277:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 722              		.loc 1 277 3 is_stmt 1 view .LVU227
 277:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 723              		.loc 1 277 32 is_stmt 0 view .LVU228
 724 001e C361     		str	r3, [r0, #28]
 278:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 725              		.loc 1 278 3 is_stmt 1 view .LVU229
 278:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 726              		.loc 1 278 23 is_stmt 0 view .LVU230
 727 0020 0362     		str	r3, [r0, #32]
 279:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 728              		.loc 1 279 3 is_stmt 1 view .LVU231
 279:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 729              		.loc 1 279 21 is_stmt 0 view .LVU232
 730 0022 4362     		str	r3, [r0, #36]
 280:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 731              		.loc 1 280 3 is_stmt 1 view .LVU233
 280:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 41


 732              		.loc 1 280 29 is_stmt 0 view .LVU234
 733 0024 8362     		str	r3, [r0, #40]
 281:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 734              		.loc 1 281 3 is_stmt 1 view .LVU235
 281:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 735              		.loc 1 281 28 is_stmt 0 view .LVU236
 736 0026 0A23     		movs	r3, #10
 737 0028 C362     		str	r3, [r0, #44]
 282:Core/Src/main.c ****   {
 738              		.loc 1 282 3 is_stmt 1 view .LVU237
 282:Core/Src/main.c ****   {
 739              		.loc 1 282 7 is_stmt 0 view .LVU238
 740 002a FFF7FEFF 		bl	HAL_SPI_Init
 741              	.LVL22:
 282:Core/Src/main.c ****   {
 742              		.loc 1 282 6 discriminator 1 view .LVU239
 743 002e 00B9     		cbnz	r0, .L34
 290:Core/Src/main.c **** 
 744              		.loc 1 290 1 view .LVU240
 745 0030 08BD     		pop	{r3, pc}
 746              	.L34:
 284:Core/Src/main.c ****   }
 747              		.loc 1 284 5 is_stmt 1 view .LVU241
 748 0032 FFF7FEFF 		bl	Error_Handler
 749              	.LVL23:
 750              	.L36:
 751 0036 00BF     		.align	2
 752              	.L35:
 753 0038 00000000 		.word	hspi1
 754 003c 00300140 		.word	1073819648
 755              		.cfi_endproc
 756              	.LFE142:
 758              		.section	.text.MX_SPI2_Init,"ax",%progbits
 759              		.align	1
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 764              	MX_SPI2_Init:
 765              	.LFB143:
 298:Core/Src/main.c **** 
 766              		.loc 1 298 1 view -0
 767              		.cfi_startproc
 768              		@ args = 0, pretend = 0, frame = 0
 769              		@ frame_needed = 0, uses_anonymous_args = 0
 770 0000 08B5     		push	{r3, lr}
 771              		.cfi_def_cfa_offset 8
 772              		.cfi_offset 3, -8
 773              		.cfi_offset 14, -4
 308:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 774              		.loc 1 308 3 view .LVU243
 308:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 775              		.loc 1 308 18 is_stmt 0 view .LVU244
 776 0002 0D48     		ldr	r0, .L41
 777 0004 0D4B     		ldr	r3, .L41+4
 778 0006 0360     		str	r3, [r0]
 309:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 779              		.loc 1 309 3 is_stmt 1 view .LVU245
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 42


 309:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 780              		.loc 1 309 19 is_stmt 0 view .LVU246
 781 0008 4FF48273 		mov	r3, #260
 782 000c 4360     		str	r3, [r0, #4]
 310:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 783              		.loc 1 310 3 is_stmt 1 view .LVU247
 310:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 784              		.loc 1 310 24 is_stmt 0 view .LVU248
 785 000e 0023     		movs	r3, #0
 786 0010 8360     		str	r3, [r0, #8]
 311:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 787              		.loc 1 311 3 is_stmt 1 view .LVU249
 311:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 788              		.loc 1 311 23 is_stmt 0 view .LVU250
 789 0012 C360     		str	r3, [r0, #12]
 312:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 790              		.loc 1 312 3 is_stmt 1 view .LVU251
 312:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 791              		.loc 1 312 26 is_stmt 0 view .LVU252
 792 0014 0361     		str	r3, [r0, #16]
 313:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 793              		.loc 1 313 3 is_stmt 1 view .LVU253
 313:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 794              		.loc 1 313 23 is_stmt 0 view .LVU254
 795 0016 4361     		str	r3, [r0, #20]
 314:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 796              		.loc 1 314 3 is_stmt 1 view .LVU255
 314:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 797              		.loc 1 314 18 is_stmt 0 view .LVU256
 798 0018 4FF40072 		mov	r2, #512
 799 001c 8261     		str	r2, [r0, #24]
 315:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800              		.loc 1 315 3 is_stmt 1 view .LVU257
 315:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 801              		.loc 1 315 32 is_stmt 0 view .LVU258
 802 001e C361     		str	r3, [r0, #28]
 316:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 803              		.loc 1 316 3 is_stmt 1 view .LVU259
 316:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 804              		.loc 1 316 23 is_stmt 0 view .LVU260
 805 0020 0362     		str	r3, [r0, #32]
 317:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 806              		.loc 1 317 3 is_stmt 1 view .LVU261
 317:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 807              		.loc 1 317 21 is_stmt 0 view .LVU262
 808 0022 4362     		str	r3, [r0, #36]
 318:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 809              		.loc 1 318 3 is_stmt 1 view .LVU263
 318:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 810              		.loc 1 318 29 is_stmt 0 view .LVU264
 811 0024 8362     		str	r3, [r0, #40]
 319:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 812              		.loc 1 319 3 is_stmt 1 view .LVU265
 319:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 813              		.loc 1 319 28 is_stmt 0 view .LVU266
 814 0026 0A23     		movs	r3, #10
 815 0028 C362     		str	r3, [r0, #44]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 43


 320:Core/Src/main.c ****   {
 816              		.loc 1 320 3 is_stmt 1 view .LVU267
 320:Core/Src/main.c ****   {
 817              		.loc 1 320 7 is_stmt 0 view .LVU268
 818 002a FFF7FEFF 		bl	HAL_SPI_Init
 819              	.LVL24:
 320:Core/Src/main.c ****   {
 820              		.loc 1 320 6 discriminator 1 view .LVU269
 821 002e 00B9     		cbnz	r0, .L40
 328:Core/Src/main.c **** 
 822              		.loc 1 328 1 view .LVU270
 823 0030 08BD     		pop	{r3, pc}
 824              	.L40:
 322:Core/Src/main.c ****   }
 825              		.loc 1 322 5 is_stmt 1 view .LVU271
 826 0032 FFF7FEFF 		bl	Error_Handler
 827              	.LVL25:
 828              	.L42:
 829 0036 00BF     		.align	2
 830              	.L41:
 831 0038 00000000 		.word	hspi2
 832 003c 00380040 		.word	1073756160
 833              		.cfi_endproc
 834              	.LFE143:
 836              		.section	.text.MX_TIM1_Init,"ax",%progbits
 837              		.align	1
 838              		.syntax unified
 839              		.thumb
 840              		.thumb_func
 842              	MX_TIM1_Init:
 843              	.LFB144:
 336:Core/Src/main.c **** 
 844              		.loc 1 336 1 view -0
 845              		.cfi_startproc
 846              		@ args = 0, pretend = 0, frame = 24
 847              		@ frame_needed = 0, uses_anonymous_args = 0
 848 0000 00B5     		push	{lr}
 849              		.cfi_def_cfa_offset 4
 850              		.cfi_offset 14, -4
 851 0002 87B0     		sub	sp, sp, #28
 852              		.cfi_def_cfa_offset 32
 342:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 853              		.loc 1 342 3 view .LVU273
 342:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 854              		.loc 1 342 26 is_stmt 0 view .LVU274
 855 0004 0023     		movs	r3, #0
 856 0006 0293     		str	r3, [sp, #8]
 857 0008 0393     		str	r3, [sp, #12]
 858 000a 0493     		str	r3, [sp, #16]
 859 000c 0593     		str	r3, [sp, #20]
 343:Core/Src/main.c **** 
 860              		.loc 1 343 3 is_stmt 1 view .LVU275
 343:Core/Src/main.c **** 
 861              		.loc 1 343 27 is_stmt 0 view .LVU276
 862 000e 0093     		str	r3, [sp]
 863 0010 0193     		str	r3, [sp, #4]
 348:Core/Src/main.c ****   htim1.Init.Prescaler = 168-1;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 44


 864              		.loc 1 348 3 is_stmt 1 view .LVU277
 348:Core/Src/main.c ****   htim1.Init.Prescaler = 168-1;
 865              		.loc 1 348 18 is_stmt 0 view .LVU278
 866 0012 1348     		ldr	r0, .L51
 867 0014 134A     		ldr	r2, .L51+4
 868 0016 0260     		str	r2, [r0]
 349:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 869              		.loc 1 349 3 is_stmt 1 view .LVU279
 349:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 870              		.loc 1 349 24 is_stmt 0 view .LVU280
 871 0018 A722     		movs	r2, #167
 872 001a 4260     		str	r2, [r0, #4]
 350:Core/Src/main.c ****   htim1.Init.Period = 22-1;
 873              		.loc 1 350 3 is_stmt 1 view .LVU281
 350:Core/Src/main.c ****   htim1.Init.Period = 22-1;
 874              		.loc 1 350 26 is_stmt 0 view .LVU282
 875 001c 8360     		str	r3, [r0, #8]
 351:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 876              		.loc 1 351 3 is_stmt 1 view .LVU283
 351:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 877              		.loc 1 351 21 is_stmt 0 view .LVU284
 878 001e 1522     		movs	r2, #21
 879 0020 C260     		str	r2, [r0, #12]
 352:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 880              		.loc 1 352 3 is_stmt 1 view .LVU285
 352:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 881              		.loc 1 352 28 is_stmt 0 view .LVU286
 882 0022 0361     		str	r3, [r0, #16]
 353:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 883              		.loc 1 353 3 is_stmt 1 view .LVU287
 353:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 884              		.loc 1 353 32 is_stmt 0 view .LVU288
 885 0024 4361     		str	r3, [r0, #20]
 354:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 886              		.loc 1 354 3 is_stmt 1 view .LVU289
 354:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 887              		.loc 1 354 32 is_stmt 0 view .LVU290
 888 0026 8361     		str	r3, [r0, #24]
 355:Core/Src/main.c ****   {
 889              		.loc 1 355 3 is_stmt 1 view .LVU291
 355:Core/Src/main.c ****   {
 890              		.loc 1 355 7 is_stmt 0 view .LVU292
 891 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 892              	.LVL26:
 355:Core/Src/main.c ****   {
 893              		.loc 1 355 6 discriminator 1 view .LVU293
 894 002c 90B9     		cbnz	r0, .L48
 359:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 895              		.loc 1 359 3 is_stmt 1 view .LVU294
 359:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 896              		.loc 1 359 34 is_stmt 0 view .LVU295
 897 002e 4FF48053 		mov	r3, #4096
 898 0032 0293     		str	r3, [sp, #8]
 360:Core/Src/main.c ****   {
 899              		.loc 1 360 3 is_stmt 1 view .LVU296
 360:Core/Src/main.c ****   {
 900              		.loc 1 360 7 is_stmt 0 view .LVU297
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 45


 901 0034 02A9     		add	r1, sp, #8
 902 0036 0A48     		ldr	r0, .L51
 903 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 904              	.LVL27:
 360:Core/Src/main.c ****   {
 905              		.loc 1 360 6 discriminator 1 view .LVU298
 906 003c 60B9     		cbnz	r0, .L49
 364:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 907              		.loc 1 364 3 is_stmt 1 view .LVU299
 364:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 908              		.loc 1 364 37 is_stmt 0 view .LVU300
 909 003e 0023     		movs	r3, #0
 910 0040 0093     		str	r3, [sp]
 365:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 911              		.loc 1 365 3 is_stmt 1 view .LVU301
 365:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 912              		.loc 1 365 33 is_stmt 0 view .LVU302
 913 0042 0193     		str	r3, [sp, #4]
 366:Core/Src/main.c ****   {
 914              		.loc 1 366 3 is_stmt 1 view .LVU303
 366:Core/Src/main.c ****   {
 915              		.loc 1 366 7 is_stmt 0 view .LVU304
 916 0044 6946     		mov	r1, sp
 917 0046 0648     		ldr	r0, .L51
 918 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 919              	.LVL28:
 366:Core/Src/main.c ****   {
 920              		.loc 1 366 6 discriminator 1 view .LVU305
 921 004c 30B9     		cbnz	r0, .L50
 374:Core/Src/main.c **** 
 922              		.loc 1 374 1 view .LVU306
 923 004e 07B0     		add	sp, sp, #28
 924              		.cfi_remember_state
 925              		.cfi_def_cfa_offset 4
 926              		@ sp needed
 927 0050 5DF804FB 		ldr	pc, [sp], #4
 928              	.L48:
 929              		.cfi_restore_state
 357:Core/Src/main.c ****   }
 930              		.loc 1 357 5 is_stmt 1 view .LVU307
 931 0054 FFF7FEFF 		bl	Error_Handler
 932              	.LVL29:
 933              	.L49:
 362:Core/Src/main.c ****   }
 934              		.loc 1 362 5 view .LVU308
 935 0058 FFF7FEFF 		bl	Error_Handler
 936              	.LVL30:
 937              	.L50:
 368:Core/Src/main.c ****   }
 938              		.loc 1 368 5 view .LVU309
 939 005c FFF7FEFF 		bl	Error_Handler
 940              	.LVL31:
 941              	.L52:
 942              		.align	2
 943              	.L51:
 944 0060 00000000 		.word	htim1
 945 0064 00000140 		.word	1073807360
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 46


 946              		.cfi_endproc
 947              	.LFE144:
 949              		.section	.text.SystemClock_Config,"ax",%progbits
 950              		.align	1
 951              		.global	SystemClock_Config
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 956              	SystemClock_Config:
 957              	.LFB139:
 146:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 958              		.loc 1 146 1 view -0
 959              		.cfi_startproc
 960              		@ args = 0, pretend = 0, frame = 80
 961              		@ frame_needed = 0, uses_anonymous_args = 0
 962 0000 00B5     		push	{lr}
 963              		.cfi_def_cfa_offset 4
 964              		.cfi_offset 14, -4
 965 0002 95B0     		sub	sp, sp, #84
 966              		.cfi_def_cfa_offset 88
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 967              		.loc 1 147 3 view .LVU311
 147:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 968              		.loc 1 147 22 is_stmt 0 view .LVU312
 969 0004 3022     		movs	r2, #48
 970 0006 0021     		movs	r1, #0
 971 0008 08A8     		add	r0, sp, #32
 972 000a FFF7FEFF 		bl	memset
 973              	.LVL32:
 148:Core/Src/main.c **** 
 974              		.loc 1 148 3 is_stmt 1 view .LVU313
 148:Core/Src/main.c **** 
 975              		.loc 1 148 22 is_stmt 0 view .LVU314
 976 000e 0023     		movs	r3, #0
 977 0010 0393     		str	r3, [sp, #12]
 978 0012 0493     		str	r3, [sp, #16]
 979 0014 0593     		str	r3, [sp, #20]
 980 0016 0693     		str	r3, [sp, #24]
 981 0018 0793     		str	r3, [sp, #28]
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 982              		.loc 1 152 3 is_stmt 1 view .LVU315
 983              	.LBB13:
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 984              		.loc 1 152 3 view .LVU316
 985 001a 0193     		str	r3, [sp, #4]
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 986              		.loc 1 152 3 view .LVU317
 987 001c 214A     		ldr	r2, .L59
 988 001e 116C     		ldr	r1, [r2, #64]
 989 0020 41F08051 		orr	r1, r1, #268435456
 990 0024 1164     		str	r1, [r2, #64]
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 991              		.loc 1 152 3 view .LVU318
 992 0026 126C     		ldr	r2, [r2, #64]
 993 0028 02F08052 		and	r2, r2, #268435456
 994 002c 0192     		str	r2, [sp, #4]
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 47


 995              		.loc 1 152 3 view .LVU319
 996 002e 019A     		ldr	r2, [sp, #4]
 997              	.LBE13:
 152:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 998              		.loc 1 152 3 view .LVU320
 153:Core/Src/main.c **** 
 999              		.loc 1 153 3 view .LVU321
 1000              	.LBB14:
 153:Core/Src/main.c **** 
 1001              		.loc 1 153 3 view .LVU322
 1002 0030 0293     		str	r3, [sp, #8]
 153:Core/Src/main.c **** 
 1003              		.loc 1 153 3 view .LVU323
 1004 0032 1D4B     		ldr	r3, .L59+4
 1005 0034 1A68     		ldr	r2, [r3]
 1006 0036 42F48042 		orr	r2, r2, #16384
 1007 003a 1A60     		str	r2, [r3]
 153:Core/Src/main.c **** 
 1008              		.loc 1 153 3 view .LVU324
 1009 003c 1B68     		ldr	r3, [r3]
 1010 003e 03F48043 		and	r3, r3, #16384
 1011 0042 0293     		str	r3, [sp, #8]
 153:Core/Src/main.c **** 
 1012              		.loc 1 153 3 view .LVU325
 1013 0044 029B     		ldr	r3, [sp, #8]
 1014              	.LBE14:
 153:Core/Src/main.c **** 
 1015              		.loc 1 153 3 view .LVU326
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1016              		.loc 1 158 3 view .LVU327
 158:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1017              		.loc 1 158 36 is_stmt 0 view .LVU328
 1018 0046 0123     		movs	r3, #1
 1019 0048 0893     		str	r3, [sp, #32]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1020              		.loc 1 159 3 is_stmt 1 view .LVU329
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1021              		.loc 1 159 30 is_stmt 0 view .LVU330
 1022 004a 4FF48033 		mov	r3, #65536
 1023 004e 0993     		str	r3, [sp, #36]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1024              		.loc 1 160 3 is_stmt 1 view .LVU331
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1025              		.loc 1 160 34 is_stmt 0 view .LVU332
 1026 0050 0223     		movs	r3, #2
 1027 0052 0E93     		str	r3, [sp, #56]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1028              		.loc 1 161 3 is_stmt 1 view .LVU333
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1029              		.loc 1 161 35 is_stmt 0 view .LVU334
 1030 0054 4FF48002 		mov	r2, #4194304
 1031 0058 0F92     		str	r2, [sp, #60]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1032              		.loc 1 162 3 is_stmt 1 view .LVU335
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1033              		.loc 1 162 30 is_stmt 0 view .LVU336
 1034 005a 0822     		movs	r2, #8
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 48


 1035 005c 1092     		str	r2, [sp, #64]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1036              		.loc 1 163 3 is_stmt 1 view .LVU337
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1037              		.loc 1 163 30 is_stmt 0 view .LVU338
 1038 005e 4FF4A872 		mov	r2, #336
 1039 0062 1192     		str	r2, [sp, #68]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 1040              		.loc 1 164 3 is_stmt 1 view .LVU339
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 1041              		.loc 1 164 30 is_stmt 0 view .LVU340
 1042 0064 1293     		str	r3, [sp, #72]
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1043              		.loc 1 165 3 is_stmt 1 view .LVU341
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1044              		.loc 1 165 30 is_stmt 0 view .LVU342
 1045 0066 0723     		movs	r3, #7
 1046 0068 1393     		str	r3, [sp, #76]
 166:Core/Src/main.c ****   {
 1047              		.loc 1 166 3 is_stmt 1 view .LVU343
 166:Core/Src/main.c ****   {
 1048              		.loc 1 166 7 is_stmt 0 view .LVU344
 1049 006a 08A8     		add	r0, sp, #32
 1050 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1051              	.LVL33:
 166:Core/Src/main.c ****   {
 1052              		.loc 1 166 6 discriminator 1 view .LVU345
 1053 0070 98B9     		cbnz	r0, .L57
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1054              		.loc 1 173 3 is_stmt 1 view .LVU346
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1055              		.loc 1 173 31 is_stmt 0 view .LVU347
 1056 0072 0F23     		movs	r3, #15
 1057 0074 0393     		str	r3, [sp, #12]
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1058              		.loc 1 175 3 is_stmt 1 view .LVU348
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1059              		.loc 1 175 34 is_stmt 0 view .LVU349
 1060 0076 0223     		movs	r3, #2
 1061 0078 0493     		str	r3, [sp, #16]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1062              		.loc 1 176 3 is_stmt 1 view .LVU350
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 1063              		.loc 1 176 35 is_stmt 0 view .LVU351
 1064 007a 0023     		movs	r3, #0
 1065 007c 0593     		str	r3, [sp, #20]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1066              		.loc 1 177 3 is_stmt 1 view .LVU352
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 1067              		.loc 1 177 36 is_stmt 0 view .LVU353
 1068 007e 4FF4A053 		mov	r3, #5120
 1069 0082 0693     		str	r3, [sp, #24]
 178:Core/Src/main.c **** 
 1070              		.loc 1 178 3 is_stmt 1 view .LVU354
 178:Core/Src/main.c **** 
 1071              		.loc 1 178 36 is_stmt 0 view .LVU355
 1072 0084 4FF48053 		mov	r3, #4096
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 49


 1073 0088 0793     		str	r3, [sp, #28]
 180:Core/Src/main.c ****   {
 1074              		.loc 1 180 3 is_stmt 1 view .LVU356
 180:Core/Src/main.c ****   {
 1075              		.loc 1 180 7 is_stmt 0 view .LVU357
 1076 008a 0521     		movs	r1, #5
 1077 008c 03A8     		add	r0, sp, #12
 1078 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1079              	.LVL34:
 180:Core/Src/main.c ****   {
 1080              		.loc 1 180 6 discriminator 1 view .LVU358
 1081 0092 20B9     		cbnz	r0, .L58
 184:Core/Src/main.c **** 
 1082              		.loc 1 184 1 view .LVU359
 1083 0094 15B0     		add	sp, sp, #84
 1084              		.cfi_remember_state
 1085              		.cfi_def_cfa_offset 4
 1086              		@ sp needed
 1087 0096 5DF804FB 		ldr	pc, [sp], #4
 1088              	.L57:
 1089              		.cfi_restore_state
 168:Core/Src/main.c ****   }
 1090              		.loc 1 168 5 is_stmt 1 view .LVU360
 1091 009a FFF7FEFF 		bl	Error_Handler
 1092              	.LVL35:
 1093              	.L58:
 182:Core/Src/main.c ****   }
 1094              		.loc 1 182 5 view .LVU361
 1095 009e FFF7FEFF 		bl	Error_Handler
 1096              	.LVL36:
 1097              	.L60:
 1098 00a2 00BF     		.align	2
 1099              	.L59:
 1100 00a4 00380240 		.word	1073887232
 1101 00a8 00700040 		.word	1073770496
 1102              		.cfi_endproc
 1103              	.LFE139:
 1105              		.section	.text.main,"ax",%progbits
 1106              		.align	1
 1107              		.global	main
 1108              		.syntax unified
 1109              		.thumb
 1110              		.thumb_func
 1112              	main:
 1113              	.LFB138:
  85:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1114              		.loc 1 85 1 view -0
 1115              		.cfi_startproc
 1116              		@ Volatile: function does not return.
 1117              		@ args = 0, pretend = 0, frame = 0
 1118              		@ frame_needed = 0, uses_anonymous_args = 0
 1119 0000 08B5     		push	{r3, lr}
 1120              		.cfi_def_cfa_offset 8
 1121              		.cfi_offset 3, -8
 1122              		.cfi_offset 14, -4
  93:Core/Src/main.c **** 
 1123              		.loc 1 93 3 view .LVU363
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 50


 1124 0002 FFF7FEFF 		bl	HAL_Init
 1125              	.LVL37:
 100:Core/Src/main.c **** 
 1126              		.loc 1 100 3 view .LVU364
 1127 0006 FFF7FEFF 		bl	SystemClock_Config
 1128              	.LVL38:
 107:Core/Src/main.c ****   MX_DMA_Init();
 1129              		.loc 1 107 3 view .LVU365
 1130 000a FFF7FEFF 		bl	MX_GPIO_Init
 1131              	.LVL39:
 108:Core/Src/main.c ****   MX_I2C1_Init();
 1132              		.loc 1 108 3 view .LVU366
 1133 000e FFF7FEFF 		bl	MX_DMA_Init
 1134              	.LVL40:
 109:Core/Src/main.c ****   MX_I2S3_Init();
 1135              		.loc 1 109 3 view .LVU367
 1136 0012 FFF7FEFF 		bl	MX_I2C1_Init
 1137              	.LVL41:
 110:Core/Src/main.c ****   MX_SPI1_Init();
 1138              		.loc 1 110 3 view .LVU368
 1139 0016 FFF7FEFF 		bl	MX_I2S3_Init
 1140              	.LVL42:
 111:Core/Src/main.c ****   MX_SPI2_Init();
 1141              		.loc 1 111 3 view .LVU369
 1142 001a FFF7FEFF 		bl	MX_SPI1_Init
 1143              	.LVL43:
 112:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 1144              		.loc 1 112 3 view .LVU370
 1145 001e FFF7FEFF 		bl	MX_SPI2_Init
 1146              	.LVL44:
 113:Core/Src/main.c ****   MX_TIM1_Init();
 1147              		.loc 1 113 3 view .LVU371
 1148 0022 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 1149              	.LVL45:
 114:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1150              		.loc 1 114 3 view .LVU372
 1151 0026 FFF7FEFF 		bl	MX_TIM1_Init
 1152              	.LVL46:
 116:Core/Src/main.c ****   MCP3914_Initialise(&adc, &hspi2, NCS_GPIO_Port, NCS_Pin);
 1153              		.loc 1 116 3 view .LVU373
 1154 002a 0B48     		ldr	r0, .L65
 1155 002c FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1156              	.LVL47:
 117:Core/Src/main.c ****   /* USER CODE END 2 */
 1157              		.loc 1 117 3 view .LVU374
 1158 0030 4FF48073 		mov	r3, #256
 1159 0034 094A     		ldr	r2, .L65+4
 1160 0036 0A49     		ldr	r1, .L65+8
 1161 0038 0A48     		ldr	r0, .L65+12
 1162 003a FFF7FEFF 		bl	MCP3914_Initialise
 1163              	.LVL48:
 1164              	.L62:
 122:Core/Src/main.c ****   { 
 1165              		.loc 1 122 3 view .LVU375
 129:Core/Src/main.c ****     {
 1166              		.loc 1 129 5 view .LVU376
 129:Core/Src/main.c ****     {
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 51


 1167              		.loc 1 129 17 is_stmt 0 view .LVU377
 1168 003e 0A4B     		ldr	r3, .L65+16
 1169 0040 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 129:Core/Src/main.c ****     {
 1170              		.loc 1 129 8 view .LVU378
 1171 0042 092B     		cmp	r3, #9
 1172 0044 FBD1     		bne	.L62
 131:Core/Src/main.c ****       counter = 0;
 1173              		.loc 1 131 7 is_stmt 1 view .LVU379
 1174 0046 0C21     		movs	r1, #12
 1175 0048 0848     		ldr	r0, .L65+20
 1176 004a FFF7FEFF 		bl	CDC_Transmit_FS
 1177              	.LVL49:
 132:Core/Src/main.c ****     }
 1178              		.loc 1 132 7 view .LVU380
 132:Core/Src/main.c ****     }
 1179              		.loc 1 132 15 is_stmt 0 view .LVU381
 1180 004e 064B     		ldr	r3, .L65+16
 1181 0050 0022     		movs	r2, #0
 1182 0052 1A70     		strb	r2, [r3]
 1183 0054 F3E7     		b	.L62
 1184              	.L66:
 1185 0056 00BF     		.align	2
 1186              	.L65:
 1187 0058 00000000 		.word	htim1
 1188 005c 000C0240 		.word	1073875968
 1189 0060 00000000 		.word	hspi2
 1190 0064 00000000 		.word	adc
 1191 0068 00000000 		.word	counter
 1192 006c 00000000 		.word	adcData
 1193              		.cfi_endproc
 1194              	.LFE138:
 1196              		.section	.bss.counter,"aw",%nobits
 1199              	counter:
 1200 0000 00       		.space	1
 1201              		.section	.bss.adcData,"aw",%nobits
 1202              		.align	2
 1205              	adcData:
 1206 0000 00       		.space	1
 1207              		.global	usb_data
 1208              		.section	.bss.usb_data,"aw",%nobits
 1209              		.align	2
 1212              	usb_data:
 1213 0000 00000000 		.space	10
 1213      00000000 
 1213      0000
 1214              		.section	.bss.adc,"aw",%nobits
 1215              		.align	2
 1218              	adc:
 1219 0000 00000000 		.space	16
 1219      00000000 
 1219      00000000 
 1219      00000000 
 1220              		.global	htim1
 1221              		.section	.bss.htim1,"aw",%nobits
 1222              		.align	2
 1225              	htim1:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 52


 1226 0000 00000000 		.space	72
 1226      00000000 
 1226      00000000 
 1226      00000000 
 1226      00000000 
 1227              		.global	hdma_spi2_rx
 1228              		.section	.bss.hdma_spi2_rx,"aw",%nobits
 1229              		.align	2
 1232              	hdma_spi2_rx:
 1233 0000 00000000 		.space	96
 1233      00000000 
 1233      00000000 
 1233      00000000 
 1233      00000000 
 1234              		.global	hspi2
 1235              		.section	.bss.hspi2,"aw",%nobits
 1236              		.align	2
 1239              	hspi2:
 1240 0000 00000000 		.space	88
 1240      00000000 
 1240      00000000 
 1240      00000000 
 1240      00000000 
 1241              		.global	hspi1
 1242              		.section	.bss.hspi1,"aw",%nobits
 1243              		.align	2
 1246              	hspi1:
 1247 0000 00000000 		.space	88
 1247      00000000 
 1247      00000000 
 1247      00000000 
 1247      00000000 
 1248              		.global	hi2s3
 1249              		.section	.bss.hi2s3,"aw",%nobits
 1250              		.align	2
 1253              	hi2s3:
 1254 0000 00000000 		.space	72
 1254      00000000 
 1254      00000000 
 1254      00000000 
 1254      00000000 
 1255              		.global	hi2c1
 1256              		.section	.bss.hi2c1,"aw",%nobits
 1257              		.align	2
 1260              	hi2c1:
 1261 0000 00000000 		.space	84
 1261      00000000 
 1261      00000000 
 1261      00000000 
 1261      00000000 
 1262              		.text
 1263              	.Letext0:
 1264              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1265              		.file 4 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1266              		.file 5 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1267              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1268              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 53


 1269              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1270              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1271              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1272              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1273              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 1274              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1275              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1276              		.file 15 "Core/Inc/MCP3914.h"
 1277              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1278              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1279              		.file 18 "USB_DEVICE/App/usbd_cdc_if.h"
 1280              		.file 19 "USB_DEVICE/App/usb_device.h"
 1281              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1282              		.file 21 "<built-in>"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 54


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:21     .text.MX_GPIO_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:336    .text.MX_GPIO_Init:00000170 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:346    .text.MX_DMA_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:351    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:397    .text.MX_DMA_Init:00000030 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:402    .text.delay_us:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:408    .text.delay_us:00000000 delay_us
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:434    .text.delay_us:00000010 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1225   .bss.htim1:00000000 htim1
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:439    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:445    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:498    .text.HAL_TIM_PeriodElapsedCallback:0000002c $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1218   .bss.adc:00000000 adc
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1199   .bss.counter:00000000 counter
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1205   .bss.adcData:00000000 adcData
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:505    .text.Error_Handler:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:511    .text.Error_Handler:00000000 Error_Handler
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:543    .text.MX_I2C1_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:548    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:605    .text.MX_I2C1_Init:0000002c $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1260   .bss.hi2c1:00000000 hi2c1
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:612    .text.MX_I2S3_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:617    .text.MX_I2S3_Init:00000000 MX_I2S3_Init
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:674    .text.MX_I2S3_Init:0000002c $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1253   .bss.hi2s3:00000000 hi2s3
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:681    .text.MX_SPI1_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:686    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:753    .text.MX_SPI1_Init:00000038 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1246   .bss.hspi1:00000000 hspi1
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:759    .text.MX_SPI2_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:764    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:831    .text.MX_SPI2_Init:00000038 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1239   .bss.hspi2:00000000 hspi2
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:837    .text.MX_TIM1_Init:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:842    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:944    .text.MX_TIM1_Init:00000060 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:950    .text.SystemClock_Config:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:956    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1100   .text.SystemClock_Config:000000a4 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1106   .text.main:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1112   .text.main:00000000 main
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1187   .text.main:00000058 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1200   .bss.counter:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1202   .bss.adcData:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1212   .bss.usb_data:00000000 usb_data
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1209   .bss.usb_data:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1215   .bss.adc:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1222   .bss.htim1:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1232   .bss.hdma_spi2_rx:00000000 hdma_spi2_rx
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1229   .bss.hdma_spi2_rx:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1236   .bss.hspi2:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1243   .bss.hspi1:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1250   .bss.hi2s3:00000000 $d
C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s:1257   .bss.hi2c1:00000000 $d
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccDZtxn4.s 			page 55



UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
MCP3914_ReadRegister
HAL_I2C_Init
HAL_I2S_Init
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_USB_DEVICE_Init
HAL_TIM_Base_Start_IT
MCP3914_Initialise
CDC_Transmit_FS
