design_1_conj_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_conj_0_0/sim/design_1_conj_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_cp_rm_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_cp_rm_0_0/sim/design_1_cp_rm_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_axis_data_fifo_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1_delay_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_delay_0_0/sim/design_1_delay_0_0.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
