$comment
	File created using the following command:
		vcd file DecoderDemo.msim.vcd -direction
$end
$date
	Tue Nov 26 14:18:44 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module decoderdemo_vhd_vec_tst $end
$var wire 1 ! e0_l $end
$var wire 1 " e1 $end
$var wire 1 # x0 $end
$var wire 1 $ x1 $end
$var wire 1 % y0 $end
$var wire 1 & y1 $end
$var wire 1 ' y2 $end
$var wire 1 ( y3 $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var wire 1 , devoe $end
$var wire 1 - devclrn $end
$var wire 1 . devpor $end
$var wire 1 / ww_devoe $end
$var wire 1 0 ww_devclrn $end
$var wire 1 1 ww_devpor $end
$var wire 1 2 ww_y0 $end
$var wire 1 3 ww_y1 $end
$var wire 1 4 ww_y2 $end
$var wire 1 5 ww_y3 $end
$var wire 1 6 ww_x0 $end
$var wire 1 7 ww_x1 $end
$var wire 1 8 ww_e1 $end
$var wire 1 9 ww_e0_l $end
$var wire 1 : \x0~input_o\ $end
$var wire 1 ; \x1~input_o\ $end
$var wire 1 < \e1~input_o\ $end
$var wire 1 = \e0_l~input_o\ $end
$var wire 1 > \y0~output_o\ $end
$var wire 1 ? \y1~output_o\ $end
$var wire 1 @ \y2~output_o\ $end
$var wire 1 A \y3~output_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
0%
0&
0'
0(
0)
1*
x+
1,
1-
1.
1/
10
11
02
03
04
05
16
17
18
09
1:
1;
1<
0=
0>
0?
0@
0A
$end
#1000000
