
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003248                       # Number of seconds simulated
sim_ticks                                  3248215000                       # Number of ticks simulated
final_tick                                 3248215000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  49496                       # Simulator instruction rate (inst/s)
host_op_rate                                   110433                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               33768034                       # Simulator tick rate (ticks/s)
host_mem_usage                                 667368                       # Number of bytes of host memory used
host_seconds                                    96.19                       # Real time elapsed on the host
sim_insts                                     4761144                       # Number of instructions simulated
sim_ops                                      10622764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           87872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          157760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             245632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        87872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87872                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3838                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           27052396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           48568214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75620610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      27052396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27052396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          27052396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          48568214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             75620610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3838                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3838                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 245632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  245632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3248131500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3838                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    421.075862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.213521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.799833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          150     25.86%     25.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          119     20.52%     46.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           71     12.24%     58.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      6.38%     65.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      5.00%     70.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      3.10%     73.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      3.97%     77.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      2.59%     79.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          118     20.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          580                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     51764250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               123726750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   19190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13487.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32237.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        75.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3248                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     846308.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2370480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1248555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                15065400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         22127040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26953590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               699840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        86728920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         8230560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        715261680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              878686065                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            270.513517                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3187162500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       707500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       9372000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2975655000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     21431750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      50868750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    190180000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1842120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   952545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12337920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21975780                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1521600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        70986660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         6527520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        726717780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              861301125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            265.161366                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3195994750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2872500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       7812000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3023389000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     16997750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      41488500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    155655250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3280756                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3280756                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            293357                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2532329                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   53071                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                578                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2532329                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2395831                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           136498                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        17308                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2068018                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      849643                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1195                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           122                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      507197                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           238                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6496431                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             584148                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14333970                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3280756                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2448902                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5519494                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  586886                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  117                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           970                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          327                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    507069                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 10433                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6398513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              5.006653                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.059546                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1317489     20.59%     20.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73023      1.14%     21.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   296467      4.63%     26.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   158207      2.47%     28.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    64494      1.01%     29.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1052778     16.45%     46.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1039376     16.24%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    36997      0.58%     63.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2359682     36.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6398513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.505009                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.206438                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   685033                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1527208                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3467265                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                425564                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 293443                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               28748612                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 293443                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   957520                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1470805                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2031                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3392188                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                282526                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26789951                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2364                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  15430                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2869                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  36313                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            36446076                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55548736                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         32285906                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             21750                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              13974886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 22471190                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                117                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             90                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1731522                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2622982                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1160740                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              8464                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17008                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22746551                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 164                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  18829421                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            716011                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        12123950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     14582814                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            131                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6398513                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.942781                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        3.072410                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2951812     46.13%     46.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              179092      2.80%     48.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              170431      2.66%     51.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              222854      3.48%     55.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              433314      6.77%     61.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              381470      5.96%     67.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              902187     14.10%     81.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              671647     10.50%     92.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              485706      7.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6398513                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1240729     94.53%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    52      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1544      0.12%     94.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 70098      5.34%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                34      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               56      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             23471      0.12%      0.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15596460     82.83%     82.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   45      0.00%     82.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2903      0.02%     82.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5422      0.03%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2281521     12.12%     95.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              916438      4.87%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2687      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            474      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18829421                       # Type of FU issued
system.cpu.iq.rate                           2.898425                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1312513                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.069705                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           46068078                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          34851871                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     17699302                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               17801                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              18853                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7806                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               20109570                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8893                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            22128                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1350318                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       612056                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           313                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 293443                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1419298                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7011                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22746715                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               216                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2622982                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1160740                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                105                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    784                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5920                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             63                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         232206                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       152315                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               384521                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              18093092                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2067934                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            736329                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2917573                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1372260                       # Number of branches executed
system.cpu.iew.exec_stores                     849639                       # Number of stores executed
system.cpu.iew.exec_rate                     2.785082                       # Inst execution rate
system.cpu.iew.wb_sent                       17881856                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17707108                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13597607                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16743758                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.725667                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.812100                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        12124048                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            293404                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4752060                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.235402                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.969610                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2349936     49.45%     49.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       521966     10.98%     60.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       255649      5.38%     65.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       453663      9.55%     75.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       116181      2.44%     77.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        96338      2.03%     79.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        96278      2.03%     81.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       191963      4.04%     85.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       670086     14.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4752060                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4761144                       # Number of instructions committed
system.cpu.commit.committedOps               10622764                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1821348                       # Number of memory references committed
system.cpu.commit.loads                       1272664                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1085480                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4971                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10583195                       # Number of committed integer instructions.
system.cpu.commit.function_calls                36647                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1852      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8793799     82.78%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              22      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             2450      0.02%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3293      0.03%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1271484     11.97%     94.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         548268      5.16%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1180      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          416      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10622764                       # Class of committed instruction
system.cpu.commit.bw_lim_events                670086                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     26828786                       # The number of ROB reads
system.cpu.rob.rob_writes                    47155466                       # The number of ROB writes
system.cpu.timesIdled                             848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           97918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4761144                       # Number of Instructions Simulated
system.cpu.committedOps                      10622764                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.364468                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.364468                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.732886                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.732886                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 20264753                       # number of integer regfile reads
system.cpu.int_regfile_writes                15605050                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     11979                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6807                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   6101386                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8649504                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7068881                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1811                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1005.996908                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2579235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2835                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            909.783069                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1005.996908                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.982419                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982419                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          966                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5189105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5189105                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2031093                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2031093                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       548142                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548142                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2579235                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2579235                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2579235                       # number of overall hits
system.cpu.dcache.overall_hits::total         2579235                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        13357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13357                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          543                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        13900                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13900                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13900                       # number of overall misses
system.cpu.dcache.overall_misses::total         13900                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    839866500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    839866500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     42017500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     42017500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    881884000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    881884000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    881884000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    881884000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2044450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       548685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2593135                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2593135                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2593135                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2593135                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006533                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006533                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000990                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000990                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005360                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005360                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005360                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005360                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62878.378378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62878.378378                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77380.294659                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77380.294659                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63444.892086                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63444.892086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63444.892086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63444.892086                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14475                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          814                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               233                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.124464                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          592                       # number of writebacks
system.cpu.dcache.writebacks::total               592                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        11061                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11061                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11065                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11065                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2296                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2296                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          539                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2835                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2835                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2835                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    170896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    170896000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     41200500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     41200500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    212096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    212096500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    212096500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    212096500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001093                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001093                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001093                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001093                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 74432.055749                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74432.055749                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76438.775510                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76438.775510                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74813.580247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74813.580247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74813.580247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74813.580247                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1053                       # number of replacements
system.cpu.icache.tags.tagsinuse           507.612574                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              504899                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1565                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            322.619169                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   507.612574                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.991431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1015699                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1015699                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       504899                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          504899                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        504899                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           504899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       504899                       # number of overall hits
system.cpu.icache.overall_hits::total          504899                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2168                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2168                       # number of overall misses
system.cpu.icache.overall_misses::total          2168                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    156453992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    156453992                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    156453992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    156453992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    156453992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    156453992                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       507067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       507067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       507067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       507067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       507067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       507067                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004276                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004276                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72165.125461                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72165.125461                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72165.125461                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72165.125461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72165.125461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72165.125461                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1749                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                47                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.212766                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1053                       # number of writebacks
system.cpu.icache.writebacks::total              1053                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          602                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          602                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          602                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          602                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          602                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          602                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1566                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1566                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1566                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1566                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1566                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1566                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    120424493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    120424493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    120424493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    120424493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    120424493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    120424493                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003088                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003088                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003088                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003088                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76899.420817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76899.420817                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76899.420817                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76899.420817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76899.420817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76899.420817                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3632.678743                       # Cycle average of tags in use
system.l2.tags.total_refs                        3413                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3838                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.889265                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1268.204543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2364.474200                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.038703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.072158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.110861                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3838                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3757                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.117126                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     61862                       # Number of tag accesses
system.l2.tags.data_accesses                    61862                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          592                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              592                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1047                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1047                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    48                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                192                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               321                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   192                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   369                       # number of demand (read+write) hits
system.l2.demand_hits::total                      561                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  192                       # number of overall hits
system.l2.overall_hits::cpu.data                  369                       # number of overall hits
system.l2.overall_hits::total                     561                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 491                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1374                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1374                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1975                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1374                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2466                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3840                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1374                       # number of overall misses
system.l2.overall_misses::cpu.data               2466                       # number of overall misses
system.l2.overall_misses::total                  3840                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     39878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39878500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    116006500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116006500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    164011000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    164011000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     116006500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     203889500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        319896000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    116006500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    203889500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       319896000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1047                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1047                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1566                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1566                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1566                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2835                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4401                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1566                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2835                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4401                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.910946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.910946                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.877395                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877395                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.860192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860192                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.877395                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.869841                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.872529                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.877395                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.869841                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.872529                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81218.940937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81218.940937                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84429.767103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84429.767103                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 83043.544304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83043.544304                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84429.767103                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 82680.251419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83306.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84429.767103                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 82680.251419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83306.250000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            491                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1374                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1374                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1974                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3839                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3839                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     34968500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34968500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    102276500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    102276500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    144197500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    144197500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    102276500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    179166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    281442500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    102276500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    179166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    281442500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.910946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.910946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.877395                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.877395                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.859756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.859756                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.877395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.869489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.872302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.877395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.869489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.872302                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 71218.940937                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71218.940937                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74437.045124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74437.045124                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73048.378926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73048.378926                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74437.045124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 72683.975659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73311.409221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74437.045124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 72683.975659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73311.409221                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3347                       # Transaction distribution
system.membus.trans_dist::ReadExReq               491                       # Transaction distribution
system.membus.trans_dist::ReadExResp              491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3347                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       245632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       245632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  245632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3838                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3838    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3838                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4681500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20284000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7265                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3248215000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3861                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1053                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1219                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             539                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1566                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2296                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       167552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       219328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 386880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056318                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4387     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4401                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5277500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2347999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4252999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
