// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

#include "microchip/ethernet/board/api.h"

#include "meba_aux.h"
#include "meba_common.h"
// Declare all the terminals in the graph

//      NAME                             TYPE                    DEV-ID   INDEX
#define eth_port_0  MESA_SYNCE_DEV_PORT(0, 0)
#define eth_port_1  MESA_SYNCE_DEV_PORT(1, 0)
#define eth_port_2  MESA_SYNCE_DEV_PORT(2, 0)
#define eth_port_3  MESA_SYNCE_DEV_PORT(3, 0)
#define eth_port_4  MESA_SYNCE_DEV_PORT(4, 0)
#define eth_port_5  MESA_SYNCE_DEV_PORT(5, 0)
#define eth_port_6  MESA_SYNCE_DEV_PORT(6, 0)
#define eth_port_7  MESA_SYNCE_DEV_PORT(7, 0)
#define eth_port_8  MESA_SYNCE_DEV_PORT(8, 0)
#define eth_port_9  MESA_SYNCE_DEV_PORT(9, 0)
#define eth_port_10 MESA_SYNCE_DEV_PORT(10, 0)
#define eth_port_11 MESA_SYNCE_DEV_PORT(11, 0)
#define eth_port_12 MESA_SYNCE_DEV_PORT(12, 0)
#define eth_port_13 MESA_SYNCE_DEV_PORT(13, 0)
#define eth_port_14 MESA_SYNCE_DEV_PORT(14, 0)
#define eth_port_15 MESA_SYNCE_DEV_PORT(15, 0)
#define eth_port_16 MESA_SYNCE_DEV_PORT(16, 0)
#define eth_port_17 MESA_SYNCE_DEV_PORT(17, 0)
#define eth_port_18 MESA_SYNCE_DEV_PORT(18, 0)
#define eth_port_19 MESA_SYNCE_DEV_PORT(19, 0)
#define eth_port_20 MESA_SYNCE_DEV_PORT(20, 0)
#define eth_port_21 MESA_SYNCE_DEV_PORT(21, 0)
#define eth_port_22 MESA_SYNCE_DEV_PORT(22, 0)
#define eth_port_23 MESA_SYNCE_DEV_PORT(23, 0)
#define eth_port_24 MESA_SYNCE_DEV_PORT(24, 0)
#define eth_port_25 MESA_SYNCE_DEV_PORT(25, 0)
#define eth_port_26 MESA_SYNCE_DEV_PORT(26, 0)
#define eth_port_27 MESA_SYNCE_DEV_PORT(27, 0)
#define eth_port_28 MESA_SYNCE_DEV_PORT(28, 0)
#define eth_port_29 MESA_SYNCE_DEV_PORT(29, 0)
#define eth_port_30 MESA_SYNCE_DEV_PORT(30, 0)
#define eth_port_31 MESA_SYNCE_DEV_PORT(31, 0)
#define eth_port_32 MESA_SYNCE_DEV_PORT(32, 0)
#define eth_port_33 MESA_SYNCE_DEV_PORT(33, 0)
#define eth_port_34 MESA_SYNCE_DEV_PORT(34, 0)
#define eth_port_35 MESA_SYNCE_DEV_PORT(35, 0)
#define eth_port_36 MESA_SYNCE_DEV_PORT(36, 0)
#define eth_port_37 MESA_SYNCE_DEV_PORT(37, 0)
#define eth_port_38 MESA_SYNCE_DEV_PORT(38, 0)
#define eth_port_39 MESA_SYNCE_DEV_PORT(39, 0)
#define eth_port_40 MESA_SYNCE_DEV_PORT(40, 0)
#define eth_port_41 MESA_SYNCE_DEV_PORT(41, 0)
#define eth_port_42 MESA_SYNCE_DEV_PORT(42, 0)
#define eth_port_43 MESA_SYNCE_DEV_PORT(43, 0)
#define eth_port_44 MESA_SYNCE_DEV_PORT(44, 0)
#define eth_port_45 MESA_SYNCE_DEV_PORT(45, 0)
#define eth_port_46 MESA_SYNCE_DEV_PORT(46, 0)
#define eth_port_47 MESA_SYNCE_DEV_PORT(47, 0)
#define eth_port_48 MESA_SYNCE_DEV_PORT(48, 0)
#define eth_port_49 MESA_SYNCE_DEV_PORT(49, 0)
#define eth_port_50 MESA_SYNCE_DEV_PORT(50, 0)
#define eth_port_51 MESA_SYNCE_DEV_PORT(51, 0)
#define eth_port_52 MESA_SYNCE_DEV_PORT(52, 0)
#define eth_port_53 MESA_SYNCE_DEV_PORT(53, 0)
#define eth_port_54 MESA_SYNCE_DEV_PORT(54, 0)
#define eth_port_55 MESA_SYNCE_DEV_PORT(55, 0)
#define eth_port_56 MESA_SYNCE_DEV_PORT(56, 0)

#define station_clock_fireant_20 MESA_SYNCE_DEV_CLOCK_IN(21, 0)
#define station_clock_fireant_56 MESA_SYNCE_DEV_CLOCK_IN(57, 0)
#define station_clock_fireant_8  MESA_SYNCE_DEV_CLOCK_IN(9, 0)
#define station_clock_fireant_14 MESA_SYNCE_DEV_CLOCK_IN(15, 0)
#define station_clock_laguna_28  MESA_SYNCE_DEV_CLOCK_IN(29, 0)
#define station_clock_laguna_10  MESA_SYNCE_DEV_CLOCK_IN(11, 0)

#define divider_switch_mux_port_0_in                                           \
    MESA_SYNCE_DEV_DIVIDER(200, MESA_SYNCE_DEV_INPUT | 0)
#define divider_switch_mux_port_0_out MESA_SYNCE_DEV_DIVIDER(200, 0)
#define divider_switch_mux_port_1_in                                           \
    MESA_SYNCE_DEV_DIVIDER(201, MESA_SYNCE_DEV_INPUT | 1)
#define divider_switch_mux_port_1_out MESA_SYNCE_DEV_DIVIDER(201, 1)
#define divider_switch_mux_port_2_in                                           \
    MESA_SYNCE_DEV_DIVIDER(202, MESA_SYNCE_DEV_INPUT | 2)
#define divider_switch_mux_port_2_out MESA_SYNCE_DEV_DIVIDER(202, 2)
#define divider_switch_mux_port_3_in                                           \
    MESA_SYNCE_DEV_DIVIDER(203, MESA_SYNCE_DEV_INPUT | 3)
#define divider_switch_mux_port_3_out MESA_SYNCE_DEV_DIVIDER(203, 3)
#define divider_switch_mux_port_4_in                                           \
    MESA_SYNCE_DEV_DIVIDER(204, MESA_SYNCE_DEV_INPUT | 4)
#define divider_switch_mux_port_4_out MESA_SYNCE_DEV_DIVIDER(204, 4)
#define divider_switch_mux_port_5_in                                           \
    MESA_SYNCE_DEV_DIVIDER(205, MESA_SYNCE_DEV_INPUT | 5)
#define divider_switch_mux_port_5_out MESA_SYNCE_DEV_DIVIDER(205, 5)
#define divider_switch_mux_port_6_in                                           \
    MESA_SYNCE_DEV_DIVIDER(206, MESA_SYNCE_DEV_INPUT | 6)
#define divider_switch_mux_port_6_out MESA_SYNCE_DEV_DIVIDER(206, 6)
#define divider_switch_mux_port_7_in                                           \
    MESA_SYNCE_DEV_DIVIDER(207, MESA_SYNCE_DEV_INPUT | 7)
#define divider_switch_mux_port_7_out MESA_SYNCE_DEV_DIVIDER(207, 7)
#define divider_switch_mux_port_8_in                                           \
    MESA_SYNCE_DEV_DIVIDER(208, MESA_SYNCE_DEV_INPUT | 8)
#define divider_switch_mux_port_8_out MESA_SYNCE_DEV_DIVIDER(208, 8)
#define divider_switch_mux_port_9_in                                           \
    MESA_SYNCE_DEV_DIVIDER(209, MESA_SYNCE_DEV_INPUT | 9)
#define divider_switch_mux_port_9_out MESA_SYNCE_DEV_DIVIDER(209, 9)
#define divider_switch_mux_port_10_in                                          \
    MESA_SYNCE_DEV_DIVIDER(210, MESA_SYNCE_DEV_INPUT | 10)
#define divider_switch_mux_port_10_out MESA_SYNCE_DEV_DIVIDER(210, 10)
#define divider_switch_mux_port_11_in                                          \
    MESA_SYNCE_DEV_DIVIDER(211, MESA_SYNCE_DEV_INPUT | 11)
#define divider_switch_mux_port_11_out MESA_SYNCE_DEV_DIVIDER(211, 11)
#define divider_switch_mux_port_12_in                                          \
    MESA_SYNCE_DEV_DIVIDER(212, MESA_SYNCE_DEV_INPUT | 12)
#define divider_switch_mux_port_12_out MESA_SYNCE_DEV_DIVIDER(212, 12)
#define divider_switch_mux_port_13_in                                          \
    MESA_SYNCE_DEV_DIVIDER(213, MESA_SYNCE_DEV_INPUT | 13)
#define divider_switch_mux_port_13_out MESA_SYNCE_DEV_DIVIDER(213, 13)
#define divider_switch_mux_port_14_in                                          \
    MESA_SYNCE_DEV_DIVIDER(214, MESA_SYNCE_DEV_INPUT | 14)
#define divider_switch_mux_port_14_out MESA_SYNCE_DEV_DIVIDER(214, 14)
#define divider_switch_mux_port_15_in                                          \
    MESA_SYNCE_DEV_DIVIDER(215, MESA_SYNCE_DEV_INPUT | 15)
#define divider_switch_mux_port_15_out MESA_SYNCE_DEV_DIVIDER(215, 15)
#define divider_switch_mux_port_16_in                                          \
    MESA_SYNCE_DEV_DIVIDER(216, MESA_SYNCE_DEV_INPUT | 16)
#define divider_switch_mux_port_16_out MESA_SYNCE_DEV_DIVIDER(216, 16)
#define divider_switch_mux_port_17_in                                          \
    MESA_SYNCE_DEV_DIVIDER(217, MESA_SYNCE_DEV_INPUT | 17)
#define divider_switch_mux_port_17_out MESA_SYNCE_DEV_DIVIDER(217, 17)
#define divider_switch_mux_port_18_in                                          \
    MESA_SYNCE_DEV_DIVIDER(218, MESA_SYNCE_DEV_INPUT | 18)
#define divider_switch_mux_port_18_out MESA_SYNCE_DEV_DIVIDER(218, 18)
#define divider_switch_mux_port_19_in                                          \
    MESA_SYNCE_DEV_DIVIDER(219, MESA_SYNCE_DEV_INPUT | 19)
#define divider_switch_mux_port_19_out MESA_SYNCE_DEV_DIVIDER(219, 19)

#define divider_switch_mux_port_24_in                                          \
    MESA_SYNCE_DEV_DIVIDER(224, MESA_SYNCE_DEV_INPUT | 24)
#define divider_switch_mux_port_24_out MESA_SYNCE_DEV_DIVIDER(224, 24)
#define divider_switch_mux_port_25_in                                          \
    MESA_SYNCE_DEV_DIVIDER(225, MESA_SYNCE_DEV_INPUT | 25)
#define divider_switch_mux_port_25_out MESA_SYNCE_DEV_DIVIDER(225, 25)
#define divider_switch_mux_port_26_in                                          \
    MESA_SYNCE_DEV_DIVIDER(226, MESA_SYNCE_DEV_INPUT | 26)
#define divider_switch_mux_port_26_out MESA_SYNCE_DEV_DIVIDER(226, 26)
#define divider_switch_mux_port_27_in                                          \
    MESA_SYNCE_DEV_DIVIDER(227, MESA_SYNCE_DEV_INPUT | 27)
#define divider_switch_mux_port_27_out MESA_SYNCE_DEV_DIVIDER(227, 27)

#define divider_switch_mux_port_52_in                                          \
    MESA_SYNCE_DEV_DIVIDER(252, MESA_SYNCE_DEV_INPUT | 52)
#define divider_switch_mux_port_52_out MESA_SYNCE_DEV_DIVIDER(252, 52)
#define divider_switch_mux_port_53_in                                          \
    MESA_SYNCE_DEV_DIVIDER(253, MESA_SYNCE_DEV_INPUT | 53)
#define divider_switch_mux_port_53_out MESA_SYNCE_DEV_DIVIDER(253, 53)
#define divider_switch_mux_port_54_in                                          \
    MESA_SYNCE_DEV_DIVIDER(254, MESA_SYNCE_DEV_INPUT | 54)
#define divider_switch_mux_port_54_out MESA_SYNCE_DEV_DIVIDER(254, 54)
#define divider_switch_mux_port_55_in                                          \
    MESA_SYNCE_DEV_DIVIDER(255, MESA_SYNCE_DEV_INPUT | 55)
#define divider_switch_mux_port_55_out MESA_SYNCE_DEV_DIVIDER(255, 55)

#define switch_mux_port_in_0                                                   \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 0)
#define switch_mux_port_in_1                                                   \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 1)
#define switch_mux_port_in_2                                                   \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 2)
#define switch_mux_port_in_3                                                   \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 3)
#define switch_mux_port_in_4                                                   \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 4)
#define switch_mux_port_in_5                                                   \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 5)
#define switch_mux_port_in_6                                                   \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 6)
#define switch_mux_port_in_7                                                   \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 7)
#define switch_mux_port_in_8                                                   \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 8)
#define switch_mux_port_in_9                                                   \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 9)
#define switch_mux_port_in_10                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 10)
#define switch_mux_port_in_11                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 11)
#define switch_mux_port_in_12                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 12)
#define switch_mux_port_in_13                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 13)
#define switch_mux_port_in_14                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 14)
#define switch_mux_port_in_15                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 15)
#define switch_mux_port_in_16                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 16)
#define switch_mux_port_in_17                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 17)
#define switch_mux_port_in_18                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 18)
#define switch_mux_port_in_19                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 19)

#define switch_mux_port_in_24                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 24)
#define switch_mux_port_in_25                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 25)
#define switch_mux_port_in_26                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 26)
#define switch_mux_port_in_27                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 27)

#define switch_mux_port_in_52                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 52)
#define switch_mux_port_in_53                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 53)
#define switch_mux_port_in_54                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 54)
#define switch_mux_port_in_55                                                  \
    MESA_SYNCE_DEV_MUX_SWITCH(600, MESA_SYNCE_DEV_INPUT | 55)

#define switch_mux_port_out_0 MESA_SYNCE_DEV_MUX_SWITCH(600, 0)
#define switch_mux_port_out_1 MESA_SYNCE_DEV_MUX_SWITCH(600, 1)
#define switch_mux_port_out_2 MESA_SYNCE_DEV_MUX_SWITCH(600, 2)
#define switch_mux_port_out_3 MESA_SYNCE_DEV_MUX_SWITCH(600, 3)

#define phy_mux_0_port_in_0                                                    \
    MESA_SYNCE_DEV_MUX_PHY(400, MESA_SYNCE_DEV_INPUT | 0)
#define phy_mux_0_port_in_1                                                    \
    MESA_SYNCE_DEV_MUX_PHY(400, MESA_SYNCE_DEV_INPUT | 1)
#define phy_mux_0_port_in_2                                                    \
    MESA_SYNCE_DEV_MUX_PHY(400, MESA_SYNCE_DEV_INPUT | 2)
#define phy_mux_0_port_in_3                                                    \
    MESA_SYNCE_DEV_MUX_PHY(400, MESA_SYNCE_DEV_INPUT | 3)
#define phy_mux_1_port_in_4                                                    \
    MESA_SYNCE_DEV_MUX_PHY(401, MESA_SYNCE_DEV_INPUT | 4)
#define phy_mux_1_port_in_5                                                    \
    MESA_SYNCE_DEV_MUX_PHY(401, MESA_SYNCE_DEV_INPUT | 5)
#define phy_mux_1_port_in_6                                                    \
    MESA_SYNCE_DEV_MUX_PHY(401, MESA_SYNCE_DEV_INPUT | 6)
#define phy_mux_1_port_in_7                                                    \
    MESA_SYNCE_DEV_MUX_PHY(401, MESA_SYNCE_DEV_INPUT | 7)
#define phy_mux_2_port_in_8                                                    \
    MESA_SYNCE_DEV_MUX_PHY(402, MESA_SYNCE_DEV_INPUT | 8)
#define phy_mux_2_port_in_9                                                    \
    MESA_SYNCE_DEV_MUX_PHY(402, MESA_SYNCE_DEV_INPUT | 9)
#define phy_mux_2_port_in_10                                                   \
    MESA_SYNCE_DEV_MUX_PHY(402, MESA_SYNCE_DEV_INPUT | 10)
#define phy_mux_2_port_in_11                                                   \
    MESA_SYNCE_DEV_MUX_PHY(402, MESA_SYNCE_DEV_INPUT | 11)
#define phy_mux_3_port_in_12                                                   \
    MESA_SYNCE_DEV_MUX_PHY(403, MESA_SYNCE_DEV_INPUT | 12)
#define phy_mux_3_port_in_13                                                   \
    MESA_SYNCE_DEV_MUX_PHY(403, MESA_SYNCE_DEV_INPUT | 13)
#define phy_mux_3_port_in_14                                                   \
    MESA_SYNCE_DEV_MUX_PHY(403, MESA_SYNCE_DEV_INPUT | 14)
#define phy_mux_3_port_in_15                                                   \
    MESA_SYNCE_DEV_MUX_PHY(403, MESA_SYNCE_DEV_INPUT | 15)
#define phy_mux_4_port_in_16                                                   \
    MESA_SYNCE_DEV_MUX_PHY(404, MESA_SYNCE_DEV_INPUT | 16)
#define phy_mux_4_port_in_17                                                   \
    MESA_SYNCE_DEV_MUX_PHY(404, MESA_SYNCE_DEV_INPUT | 17)
#define phy_mux_4_port_in_18                                                   \
    MESA_SYNCE_DEV_MUX_PHY(404, MESA_SYNCE_DEV_INPUT | 18)
#define phy_mux_4_port_in_19                                                   \
    MESA_SYNCE_DEV_MUX_PHY(404, MESA_SYNCE_DEV_INPUT | 19)
#define phy_mux_5_port_in_20                                                   \
    MESA_SYNCE_DEV_MUX_PHY(405, MESA_SYNCE_DEV_INPUT | 20)
#define phy_mux_5_port_in_21                                                   \
    MESA_SYNCE_DEV_MUX_PHY(405, MESA_SYNCE_DEV_INPUT | 21)
#define phy_mux_5_port_in_22                                                   \
    MESA_SYNCE_DEV_MUX_PHY(405, MESA_SYNCE_DEV_INPUT | 22)
#define phy_mux_5_port_in_23                                                   \
    MESA_SYNCE_DEV_MUX_PHY(405, MESA_SYNCE_DEV_INPUT | 23)
#define phy_mux_6_port_in_24                                                   \
    MESA_SYNCE_DEV_MUX_PHY(406, MESA_SYNCE_DEV_INPUT | 24)
#define phy_mux_6_port_in_25                                                   \
    MESA_SYNCE_DEV_MUX_PHY(406, MESA_SYNCE_DEV_INPUT | 25)
#define phy_mux_6_port_in_26                                                   \
    MESA_SYNCE_DEV_MUX_PHY(406, MESA_SYNCE_DEV_INPUT | 26)
#define phy_mux_6_port_in_27                                                   \
    MESA_SYNCE_DEV_MUX_PHY(406, MESA_SYNCE_DEV_INPUT | 27)
#define phy_mux_7_port_in_28                                                   \
    MESA_SYNCE_DEV_MUX_PHY(407, MESA_SYNCE_DEV_INPUT | 28)
#define phy_mux_7_port_in_29                                                   \
    MESA_SYNCE_DEV_MUX_PHY(407, MESA_SYNCE_DEV_INPUT | 29)
#define phy_mux_7_port_in_30                                                   \
    MESA_SYNCE_DEV_MUX_PHY(407, MESA_SYNCE_DEV_INPUT | 30)
#define phy_mux_7_port_in_31                                                   \
    MESA_SYNCE_DEV_MUX_PHY(407, MESA_SYNCE_DEV_INPUT | 31)
#define phy_mux_8_port_in_32                                                   \
    MESA_SYNCE_DEV_MUX_PHY(408, MESA_SYNCE_DEV_INPUT | 32)
#define phy_mux_8_port_in_33                                                   \
    MESA_SYNCE_DEV_MUX_PHY(408, MESA_SYNCE_DEV_INPUT | 33)
#define phy_mux_8_port_in_34                                                   \
    MESA_SYNCE_DEV_MUX_PHY(408, MESA_SYNCE_DEV_INPUT | 34)
#define phy_mux_8_port_in_35                                                   \
    MESA_SYNCE_DEV_MUX_PHY(408, MESA_SYNCE_DEV_INPUT | 35)
#define phy_mux_9_port_in_36                                                   \
    MESA_SYNCE_DEV_MUX_PHY(409, MESA_SYNCE_DEV_INPUT | 36)
#define phy_mux_9_port_in_37                                                   \
    MESA_SYNCE_DEV_MUX_PHY(409, MESA_SYNCE_DEV_INPUT | 37)
#define phy_mux_9_port_in_38                                                   \
    MESA_SYNCE_DEV_MUX_PHY(409, MESA_SYNCE_DEV_INPUT | 38)
#define phy_mux_9_port_in_39                                                   \
    MESA_SYNCE_DEV_MUX_PHY(409, MESA_SYNCE_DEV_INPUT | 39)
#define phy_mux_10_port_in_40                                                  \
    MESA_SYNCE_DEV_MUX_PHY(410, MESA_SYNCE_DEV_INPUT | 40)
#define phy_mux_10_port_in_41                                                  \
    MESA_SYNCE_DEV_MUX_PHY(410, MESA_SYNCE_DEV_INPUT | 41)
#define phy_mux_10_port_in_42                                                  \
    MESA_SYNCE_DEV_MUX_PHY(410, MESA_SYNCE_DEV_INPUT | 42)
#define phy_mux_10_port_in_43                                                  \
    MESA_SYNCE_DEV_MUX_PHY(410, MESA_SYNCE_DEV_INPUT | 43)
#define phy_mux_11_port_in_44                                                  \
    MESA_SYNCE_DEV_MUX_PHY(411, MESA_SYNCE_DEV_INPUT | 44)
#define phy_mux_11_port_in_45                                                  \
    MESA_SYNCE_DEV_MUX_PHY(411, MESA_SYNCE_DEV_INPUT | 45)
#define phy_mux_11_port_in_46                                                  \
    MESA_SYNCE_DEV_MUX_PHY(411, MESA_SYNCE_DEV_INPUT | 46)
#define phy_mux_11_port_in_47                                                  \
    MESA_SYNCE_DEV_MUX_PHY(411, MESA_SYNCE_DEV_INPUT | 47)

#define phy_mux_0_port_out_0  MESA_SYNCE_DEV_MUX_PHY(400, 0)
#define phy_mux_0_port_out_1  MESA_SYNCE_DEV_MUX_PHY(400, 1)
#define phy_mux_1_port_out_0  MESA_SYNCE_DEV_MUX_PHY(401, 0)
#define phy_mux_1_port_out_1  MESA_SYNCE_DEV_MUX_PHY(401, 1)
#define phy_mux_2_port_out_0  MESA_SYNCE_DEV_MUX_PHY(402, 0)
#define phy_mux_2_port_out_1  MESA_SYNCE_DEV_MUX_PHY(402, 1)
#define phy_mux_3_port_out_0  MESA_SYNCE_DEV_MUX_PHY(403, 0)
#define phy_mux_3_port_out_1  MESA_SYNCE_DEV_MUX_PHY(403, 1)
#define phy_mux_4_port_out_0  MESA_SYNCE_DEV_MUX_PHY(404, 0)
#define phy_mux_4_port_out_1  MESA_SYNCE_DEV_MUX_PHY(404, 1)
#define phy_mux_5_port_out_0  MESA_SYNCE_DEV_MUX_PHY(405, 0)
#define phy_mux_5_port_out_1  MESA_SYNCE_DEV_MUX_PHY(405, 1)
#define phy_mux_6_port_out_0  MESA_SYNCE_DEV_MUX_PHY(406, 0)
#define phy_mux_6_port_out_1  MESA_SYNCE_DEV_MUX_PHY(406, 1)
#define phy_mux_7_port_out_0  MESA_SYNCE_DEV_MUX_PHY(407, 0)
#define phy_mux_7_port_out_1  MESA_SYNCE_DEV_MUX_PHY(407, 1)
#define phy_mux_8_port_out_0  MESA_SYNCE_DEV_MUX_PHY(408, 0)
#define phy_mux_8_port_out_1  MESA_SYNCE_DEV_MUX_PHY(408, 1)
#define phy_mux_9_port_out_0  MESA_SYNCE_DEV_MUX_PHY(409, 0)
#define phy_mux_9_port_out_1  MESA_SYNCE_DEV_MUX_PHY(409, 1)
#define phy_mux_10_port_out_0 MESA_SYNCE_DEV_MUX_PHY(410, 0)
#define phy_mux_10_port_out_1 MESA_SYNCE_DEV_MUX_PHY(410, 1)
#define phy_mux_11_port_out_0 MESA_SYNCE_DEV_MUX_PHY(411, 0)
#define phy_mux_11_port_out_1 MESA_SYNCE_DEV_MUX_PHY(411, 1)

#define board_mux_port_in_0                                                    \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 0)
#define board_mux_port_in_1                                                    \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 1)
#define board_mux_port_in_2                                                    \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 2)
#define board_mux_port_in_3                                                    \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 3)
#define board_mux_port_in_4                                                    \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 4)
#define board_mux_port_in_5                                                    \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 5)
#define board_mux_port_in_6                                                    \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 6)
#define board_mux_port_in_7                                                    \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 7)
#define board_mux_port_in_8                                                    \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 8)
#define board_mux_port_in_9                                                    \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 9)
#define board_mux_port_in_10                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 10)
#define board_mux_port_in_11                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 11)
#define board_mux_port_in_12                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 12)
#define board_mux_port_in_13                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 13)
#define board_mux_port_in_14                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 14)
#define board_mux_port_in_15                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 15)
#define board_mux_port_in_16                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 16)
#define board_mux_port_in_17                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 17)
#define board_mux_port_in_18                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 18)
#define board_mux_port_in_19                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 19)
#define board_mux_port_in_20                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 20)
#define board_mux_port_in_21                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 21)
#define board_mux_port_in_22                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 22)
#define board_mux_port_in_23                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 23)
#define board_mux_port_in_24                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 24)
#define board_mux_port_in_25                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 25)
#define board_mux_port_in_26                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 26)
#define board_mux_port_in_27                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 27)
#define board_mux_port_in_28                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 28)
#define board_mux_port_in_29                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 29)
#define board_mux_port_in_30                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 30)
#define board_mux_port_in_31                                                   \
    MESA_SYNCE_DEV_MUX_BOARD(500, MESA_SYNCE_DEV_INPUT | 31)

#define board_mux_a_port_29_in                                                 \
    MESA_SYNCE_DEV_MUX_BOARD(501, MESA_SYNCE_DEV_INPUT | 29)
#define board_mux_a_port_out MESA_SYNCE_DEV_MUX_BOARD(501, 0)

#define board_mux_b_port_30_in                                                 \
    MESA_SYNCE_DEV_MUX_BOARD(502, MESA_SYNCE_DEV_INPUT | 30)
#define board_mux_b_port_out MESA_SYNCE_DEV_MUX_BOARD(502, 0)

#define board_mux_port_out_0 MESA_SYNCE_DEV_MUX_BOARD(500, 0)
#define board_mux_port_out_1 MESA_SYNCE_DEV_MUX_BOARD(500, 1)
#define board_mux_port_out_2 MESA_SYNCE_DEV_MUX_BOARD(500, 2)
#define board_mux_port_out_3 MESA_SYNCE_DEV_MUX_BOARD(500, 3)

#define dpll_port_0 MESA_SYNCE_DEV_DPLL(700, MESA_SYNCE_DEV_INPUT | 0)
#define dpll_port_1 MESA_SYNCE_DEV_DPLL(700, MESA_SYNCE_DEV_INPUT | 1)
#define dpll_port_2 MESA_SYNCE_DEV_DPLL(700, MESA_SYNCE_DEV_INPUT | 2)
#define dpll_port_3 MESA_SYNCE_DEV_DPLL(700, MESA_SYNCE_DEV_INPUT | 3)
#define dpll_port_4 MESA_SYNCE_DEV_DPLL(700, MESA_SYNCE_DEV_INPUT | 4)

// PCB135 rev c with Indy phy

#define indy_phy_mux_0a_port_in_0                                              \
    MESA_SYNCE_DEV_MUX_PHY(800, MESA_SYNCE_DEV_INPUT | 0)
#define indy_phy_mux_0a_port_in_1                                              \
    MESA_SYNCE_DEV_MUX_PHY(800, MESA_SYNCE_DEV_INPUT | 1)
#define indy_phy_mux_0a_port_in_2                                              \
    MESA_SYNCE_DEV_MUX_PHY(800, MESA_SYNCE_DEV_INPUT | 2)
#define indy_phy_mux_0a_port_in_3                                              \
    MESA_SYNCE_DEV_MUX_PHY(800, MESA_SYNCE_DEV_INPUT | 3)
#define indy_phy_mux_0a_reco_clk_in_0                                          \
    MESA_SYNCE_DEV_MUX_PHY(800, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_0a_port_out_0                                             \
    MESA_SYNCE_DEV_MUX_PHY(800, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_0b_port_in_0                                              \
    MESA_SYNCE_DEV_MUX_PHY(801, MESA_SYNCE_DEV_INPUT | 0)
#define indy_phy_mux_0b_port_in_1                                              \
    MESA_SYNCE_DEV_MUX_PHY(801, MESA_SYNCE_DEV_INPUT | 1)
#define indy_phy_mux_0b_port_in_2                                              \
    MESA_SYNCE_DEV_MUX_PHY(801, MESA_SYNCE_DEV_INPUT | 2)
#define indy_phy_mux_0b_port_in_3                                              \
    MESA_SYNCE_DEV_MUX_PHY(801, MESA_SYNCE_DEV_INPUT | 3)
#define indy_phy_mux_0b_reco_clk_in_1                                          \
    MESA_SYNCE_DEV_MUX_PHY(801, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_0b_port_out_1                                             \
    MESA_SYNCE_DEV_MUX_PHY(801, MEPA_SYNCE_CLOCK_DST_2)

#define indy_phy_mux_1a_port_in_4                                              \
    MESA_SYNCE_DEV_MUX_PHY(802, MESA_SYNCE_DEV_INPUT | 4)
#define indy_phy_mux_1a_port_in_5                                              \
    MESA_SYNCE_DEV_MUX_PHY(802, MESA_SYNCE_DEV_INPUT | 5)
#define indy_phy_mux_1a_port_in_6                                              \
    MESA_SYNCE_DEV_MUX_PHY(802, MESA_SYNCE_DEV_INPUT | 6)
#define indy_phy_mux_1a_port_in_7                                              \
    MESA_SYNCE_DEV_MUX_PHY(802, MESA_SYNCE_DEV_INPUT | 7)
#define indy_phy_mux_1a_reco_clk_in_0                                          \
    MESA_SYNCE_DEV_MUX_PHY(802, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_1a_port_out_0                                             \
    MESA_SYNCE_DEV_MUX_PHY(802, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_1b_port_in_4                                              \
    MESA_SYNCE_DEV_MUX_PHY(803, MESA_SYNCE_DEV_INPUT | 4)
#define indy_phy_mux_1b_port_in_5                                              \
    MESA_SYNCE_DEV_MUX_PHY(803, MESA_SYNCE_DEV_INPUT | 5)
#define indy_phy_mux_1b_port_in_6                                              \
    MESA_SYNCE_DEV_MUX_PHY(803, MESA_SYNCE_DEV_INPUT | 6)
#define indy_phy_mux_1b_port_in_7                                              \
    MESA_SYNCE_DEV_MUX_PHY(803, MESA_SYNCE_DEV_INPUT | 7)
#define indy_phy_mux_1b_reco_clk_in_1                                          \
    MESA_SYNCE_DEV_MUX_PHY(803, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_1b_port_out_1                                             \
    MESA_SYNCE_DEV_MUX_PHY(803, MEPA_SYNCE_CLOCK_DST_2)

#define indy_phy_mux_2a_port_in_8                                              \
    MESA_SYNCE_DEV_MUX_PHY(804, MESA_SYNCE_DEV_INPUT | 8)
#define indy_phy_mux_2a_port_in_9                                              \
    MESA_SYNCE_DEV_MUX_PHY(804, MESA_SYNCE_DEV_INPUT | 9)
#define indy_phy_mux_2a_port_in_10                                             \
    MESA_SYNCE_DEV_MUX_PHY(804, MESA_SYNCE_DEV_INPUT | 10)
#define indy_phy_mux_2a_port_in_11                                             \
    MESA_SYNCE_DEV_MUX_PHY(804, MESA_SYNCE_DEV_INPUT | 11)
#define indy_phy_mux_2a_reco_clk_in_0                                          \
    MESA_SYNCE_DEV_MUX_PHY(804, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_2a_port_out_0                                             \
    MESA_SYNCE_DEV_MUX_PHY(804, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_2b_port_in_8                                              \
    MESA_SYNCE_DEV_MUX_PHY(805, MESA_SYNCE_DEV_INPUT | 8)
#define indy_phy_mux_2b_port_in_9                                              \
    MESA_SYNCE_DEV_MUX_PHY(805, MESA_SYNCE_DEV_INPUT | 9)
#define indy_phy_mux_2b_port_in_10                                             \
    MESA_SYNCE_DEV_MUX_PHY(805, MESA_SYNCE_DEV_INPUT | 10)
#define indy_phy_mux_2b_port_in_11                                             \
    MESA_SYNCE_DEV_MUX_PHY(805, MESA_SYNCE_DEV_INPUT | 11)
#define indy_phy_mux_2b_reco_clk_in_1                                          \
    MESA_SYNCE_DEV_MUX_PHY(805, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_2b_port_out_1                                             \
    MESA_SYNCE_DEV_MUX_PHY(805, MEPA_SYNCE_CLOCK_DST_2)

#define indy_phy_mux_3a_port_in_12                                             \
    MESA_SYNCE_DEV_MUX_PHY(806, MESA_SYNCE_DEV_INPUT | 12)
#define indy_phy_mux_3a_port_in_13                                             \
    MESA_SYNCE_DEV_MUX_PHY(806, MESA_SYNCE_DEV_INPUT | 13)
#define indy_phy_mux_3a_port_in_14                                             \
    MESA_SYNCE_DEV_MUX_PHY(806, MESA_SYNCE_DEV_INPUT | 14)
#define indy_phy_mux_3a_port_in_15                                             \
    MESA_SYNCE_DEV_MUX_PHY(806, MESA_SYNCE_DEV_INPUT | 15)
#define indy_phy_mux_3a_reco_clk_in_0                                          \
    MESA_SYNCE_DEV_MUX_PHY(806, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_3a_port_out_0                                             \
    MESA_SYNCE_DEV_MUX_PHY(806, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_3b_port_in_12                                             \
    MESA_SYNCE_DEV_MUX_PHY(807, MESA_SYNCE_DEV_INPUT | 12)
#define indy_phy_mux_3b_port_in_13                                             \
    MESA_SYNCE_DEV_MUX_PHY(807, MESA_SYNCE_DEV_INPUT | 13)
#define indy_phy_mux_3b_port_in_14                                             \
    MESA_SYNCE_DEV_MUX_PHY(807, MESA_SYNCE_DEV_INPUT | 14)
#define indy_phy_mux_3b_port_in_15                                             \
    MESA_SYNCE_DEV_MUX_PHY(807, MESA_SYNCE_DEV_INPUT | 15)
#define indy_phy_mux_3b_reco_clk_in_1                                          \
    MESA_SYNCE_DEV_MUX_PHY(807, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_3b_port_out_1                                             \
    MESA_SYNCE_DEV_MUX_PHY(807, MEPA_SYNCE_CLOCK_DST_2)

#define indy_phy_mux_4a_port_in_16                                             \
    MESA_SYNCE_DEV_MUX_PHY(808, MESA_SYNCE_DEV_INPUT | 16)
#define indy_phy_mux_4a_port_in_17                                             \
    MESA_SYNCE_DEV_MUX_PHY(808, MESA_SYNCE_DEV_INPUT | 17)
#define indy_phy_mux_4a_port_in_18                                             \
    MESA_SYNCE_DEV_MUX_PHY(808, MESA_SYNCE_DEV_INPUT | 18)
#define indy_phy_mux_4a_port_in_19                                             \
    MESA_SYNCE_DEV_MUX_PHY(808, MESA_SYNCE_DEV_INPUT | 19)
#define indy_phy_mux_4a_reco_clk_in_0                                          \
    MESA_SYNCE_DEV_MUX_PHY(808, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_4a_port_out_0                                             \
    MESA_SYNCE_DEV_MUX_PHY(808, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_4b_port_in_16                                             \
    MESA_SYNCE_DEV_MUX_PHY(809, MESA_SYNCE_DEV_INPUT | 16)
#define indy_phy_mux_4b_port_in_17                                             \
    MESA_SYNCE_DEV_MUX_PHY(809, MESA_SYNCE_DEV_INPUT | 17)
#define indy_phy_mux_4b_port_in_18                                             \
    MESA_SYNCE_DEV_MUX_PHY(809, MESA_SYNCE_DEV_INPUT | 18)
#define indy_phy_mux_4b_port_in_19                                             \
    MESA_SYNCE_DEV_MUX_PHY(809, MESA_SYNCE_DEV_INPUT | 19)
#define indy_phy_mux_4b_reco_clk_in_1                                          \
    MESA_SYNCE_DEV_MUX_PHY(809, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_4b_port_out_1                                             \
    MESA_SYNCE_DEV_MUX_PHY(809, MEPA_SYNCE_CLOCK_DST_2)

#define indy_phy_mux_5a_port_in_20                                             \
    MESA_SYNCE_DEV_MUX_PHY(810, MESA_SYNCE_DEV_INPUT | 20)
#define indy_phy_mux_5a_port_in_21                                             \
    MESA_SYNCE_DEV_MUX_PHY(810, MESA_SYNCE_DEV_INPUT | 21)
#define indy_phy_mux_5a_port_in_22                                             \
    MESA_SYNCE_DEV_MUX_PHY(810, MESA_SYNCE_DEV_INPUT | 22)
#define indy_phy_mux_5a_port_in_23                                             \
    MESA_SYNCE_DEV_MUX_PHY(810, MESA_SYNCE_DEV_INPUT | 23)
#define indy_phy_mux_5a_reco_clk_in_0                                          \
    MESA_SYNCE_DEV_MUX_PHY(810, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_5a_port_out_0                                             \
    MESA_SYNCE_DEV_MUX_PHY(810, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_5b_port_in_20                                             \
    MESA_SYNCE_DEV_MUX_PHY(811, MESA_SYNCE_DEV_INPUT | 20)
#define indy_phy_mux_5b_port_in_21                                             \
    MESA_SYNCE_DEV_MUX_PHY(811, MESA_SYNCE_DEV_INPUT | 21)
#define indy_phy_mux_5b_port_in_22                                             \
    MESA_SYNCE_DEV_MUX_PHY(811, MESA_SYNCE_DEV_INPUT | 22)
#define indy_phy_mux_5b_port_in_23                                             \
    MESA_SYNCE_DEV_MUX_PHY(811, MESA_SYNCE_DEV_INPUT | 23)
#define indy_phy_mux_5b_reco_clk_in_1                                          \
    MESA_SYNCE_DEV_MUX_PHY(811, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_5b_port_out_1                                             \
    MESA_SYNCE_DEV_MUX_PHY(811, MEPA_SYNCE_CLOCK_DST_2)

#define indy_phy_mux_6a_port_in_24                                             \
    MESA_SYNCE_DEV_MUX_PHY(812, MESA_SYNCE_DEV_INPUT | 24)
#define indy_phy_mux_6a_port_in_25                                             \
    MESA_SYNCE_DEV_MUX_PHY(812, MESA_SYNCE_DEV_INPUT | 25)
#define indy_phy_mux_6a_port_in_26                                             \
    MESA_SYNCE_DEV_MUX_PHY(812, MESA_SYNCE_DEV_INPUT | 26)
#define indy_phy_mux_6a_port_in_27                                             \
    MESA_SYNCE_DEV_MUX_PHY(812, MESA_SYNCE_DEV_INPUT | 27)
#define indy_phy_mux_6a_reco_clk_in_0                                          \
    MESA_SYNCE_DEV_MUX_PHY(812, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_6a_port_out_0                                             \
    MESA_SYNCE_DEV_MUX_PHY(812, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_6b_port_in_24                                             \
    MESA_SYNCE_DEV_MUX_PHY(813, MESA_SYNCE_DEV_INPUT | 24)
#define indy_phy_mux_6b_port_in_25                                             \
    MESA_SYNCE_DEV_MUX_PHY(813, MESA_SYNCE_DEV_INPUT | 25)
#define indy_phy_mux_6b_port_in_26                                             \
    MESA_SYNCE_DEV_MUX_PHY(813, MESA_SYNCE_DEV_INPUT | 26)
#define indy_phy_mux_6b_port_in_27                                             \
    MESA_SYNCE_DEV_MUX_PHY(813, MESA_SYNCE_DEV_INPUT | 27)
#define indy_phy_mux_6b_reco_clk_in_1                                          \
    MESA_SYNCE_DEV_MUX_PHY(813, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_6b_port_out_1                                             \
    MESA_SYNCE_DEV_MUX_PHY(813, MEPA_SYNCE_CLOCK_DST_2)

#define indy_phy_mux_7a_port_in_28                                             \
    MESA_SYNCE_DEV_MUX_PHY(814, MESA_SYNCE_DEV_INPUT | 28)
#define indy_phy_mux_7a_port_in_29                                             \
    MESA_SYNCE_DEV_MUX_PHY(814, MESA_SYNCE_DEV_INPUT | 29)
#define indy_phy_mux_7a_port_in_30                                             \
    MESA_SYNCE_DEV_MUX_PHY(814, MESA_SYNCE_DEV_INPUT | 30)
#define indy_phy_mux_7a_port_in_31                                             \
    MESA_SYNCE_DEV_MUX_PHY(814, MESA_SYNCE_DEV_INPUT | 31)
#define indy_phy_mux_7a_reco_clk_in_0                                          \
    MESA_SYNCE_DEV_MUX_PHY(814, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_7a_port_out_0                                             \
    MESA_SYNCE_DEV_MUX_PHY(814, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_7b_port_in_28                                             \
    MESA_SYNCE_DEV_MUX_PHY(815, MESA_SYNCE_DEV_INPUT | 28)
#define indy_phy_mux_7b_port_in_29                                             \
    MESA_SYNCE_DEV_MUX_PHY(815, MESA_SYNCE_DEV_INPUT | 29)
#define indy_phy_mux_7b_port_in_30                                             \
    MESA_SYNCE_DEV_MUX_PHY(815, MESA_SYNCE_DEV_INPUT | 30)
#define indy_phy_mux_7b_port_in_31                                             \
    MESA_SYNCE_DEV_MUX_PHY(815, MESA_SYNCE_DEV_INPUT | 31)
#define indy_phy_mux_7b_reco_clk_in_1                                          \
    MESA_SYNCE_DEV_MUX_PHY(815, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_7b_port_out_1                                             \
    MESA_SYNCE_DEV_MUX_PHY(815, MEPA_SYNCE_CLOCK_DST_2)

#define indy_phy_mux_8a_port_in_32                                             \
    MESA_SYNCE_DEV_MUX_PHY(816, MESA_SYNCE_DEV_INPUT | 32)
#define indy_phy_mux_8a_port_in_33                                             \
    MESA_SYNCE_DEV_MUX_PHY(816, MESA_SYNCE_DEV_INPUT | 33)
#define indy_phy_mux_8a_port_in_34                                             \
    MESA_SYNCE_DEV_MUX_PHY(816, MESA_SYNCE_DEV_INPUT | 34)
#define indy_phy_mux_8a_port_in_35                                             \
    MESA_SYNCE_DEV_MUX_PHY(816, MESA_SYNCE_DEV_INPUT | 35)
#define indy_phy_mux_8a_reco_clk_in_0                                          \
    MESA_SYNCE_DEV_MUX_PHY(816, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_8a_port_out_0                                             \
    MESA_SYNCE_DEV_MUX_PHY(816, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_8b_port_in_32                                             \
    MESA_SYNCE_DEV_MUX_PHY(817, MESA_SYNCE_DEV_INPUT | 32)
#define indy_phy_mux_8b_port_in_33                                             \
    MESA_SYNCE_DEV_MUX_PHY(817, MESA_SYNCE_DEV_INPUT | 33)
#define indy_phy_mux_8b_port_in_34                                             \
    MESA_SYNCE_DEV_MUX_PHY(817, MESA_SYNCE_DEV_INPUT | 34)
#define indy_phy_mux_8b_port_in_35                                             \
    MESA_SYNCE_DEV_MUX_PHY(817, MESA_SYNCE_DEV_INPUT | 35)
#define indy_phy_mux_8b_reco_clk_in_1                                          \
    MESA_SYNCE_DEV_MUX_PHY(817, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_8b_port_out_1                                             \
    MESA_SYNCE_DEV_MUX_PHY(817, MEPA_SYNCE_CLOCK_DST_2)

#define indy_phy_mux_9a_port_in_36                                             \
    MESA_SYNCE_DEV_MUX_PHY(818, MESA_SYNCE_DEV_INPUT | 36)
#define indy_phy_mux_9a_port_in_37                                             \
    MESA_SYNCE_DEV_MUX_PHY(818, MESA_SYNCE_DEV_INPUT | 37)
#define indy_phy_mux_9a_port_in_38                                             \
    MESA_SYNCE_DEV_MUX_PHY(818, MESA_SYNCE_DEV_INPUT | 38)
#define indy_phy_mux_9a_port_in_39                                             \
    MESA_SYNCE_DEV_MUX_PHY(818, MESA_SYNCE_DEV_INPUT | 39)
#define indy_phy_mux_9a_reco_clk_in_0                                          \
    MESA_SYNCE_DEV_MUX_PHY(818, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_9a_port_out_0                                             \
    MESA_SYNCE_DEV_MUX_PHY(818, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_9b_port_in_36                                             \
    MESA_SYNCE_DEV_MUX_PHY(819, MESA_SYNCE_DEV_INPUT | 36)
#define indy_phy_mux_9b_port_in_37                                             \
    MESA_SYNCE_DEV_MUX_PHY(819, MESA_SYNCE_DEV_INPUT | 37)
#define indy_phy_mux_9b_port_in_38                                             \
    MESA_SYNCE_DEV_MUX_PHY(819, MESA_SYNCE_DEV_INPUT | 38)
#define indy_phy_mux_9b_port_in_39                                             \
    MESA_SYNCE_DEV_MUX_PHY(819, MESA_SYNCE_DEV_INPUT | 39)
#define indy_phy_mux_9b_reco_clk_in_1                                          \
    MESA_SYNCE_DEV_MUX_PHY(819, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_9b_port_out_1                                             \
    MESA_SYNCE_DEV_MUX_PHY(819, MEPA_SYNCE_CLOCK_DST_2)

#define indy_phy_mux_10a_port_in_40                                            \
    MESA_SYNCE_DEV_MUX_PHY(820, MESA_SYNCE_DEV_INPUT | 40)
#define indy_phy_mux_10a_port_in_41                                            \
    MESA_SYNCE_DEV_MUX_PHY(820, MESA_SYNCE_DEV_INPUT | 41)
#define indy_phy_mux_10a_port_in_42                                            \
    MESA_SYNCE_DEV_MUX_PHY(820, MESA_SYNCE_DEV_INPUT | 42)
#define indy_phy_mux_10a_port_in_43                                            \
    MESA_SYNCE_DEV_MUX_PHY(820, MESA_SYNCE_DEV_INPUT | 43)
#define indy_phy_mux_10a_reco_clk_in_0                                         \
    MESA_SYNCE_DEV_MUX_PHY(820, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_10a_port_out_0                                            \
    MESA_SYNCE_DEV_MUX_PHY(820, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_10b_port_in_40                                            \
    MESA_SYNCE_DEV_MUX_PHY(821, MESA_SYNCE_DEV_INPUT | 40)
#define indy_phy_mux_10b_port_in_41                                            \
    MESA_SYNCE_DEV_MUX_PHY(821, MESA_SYNCE_DEV_INPUT | 41)
#define indy_phy_mux_10b_port_in_42                                            \
    MESA_SYNCE_DEV_MUX_PHY(821, MESA_SYNCE_DEV_INPUT | 42)
#define indy_phy_mux_10b_port_in_43                                            \
    MESA_SYNCE_DEV_MUX_PHY(821, MESA_SYNCE_DEV_INPUT | 43)
#define indy_phy_mux_10b_reco_clk_in_1                                         \
    MESA_SYNCE_DEV_MUX_PHY(821, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_10b_port_out_1                                            \
    MESA_SYNCE_DEV_MUX_PHY(821, MEPA_SYNCE_CLOCK_DST_2)

#define indy_phy_mux_11a_port_in_44                                            \
    MESA_SYNCE_DEV_MUX_PHY(822, MESA_SYNCE_DEV_INPUT | 44)
#define indy_phy_mux_11a_port_in_45                                            \
    MESA_SYNCE_DEV_MUX_PHY(822, MESA_SYNCE_DEV_INPUT | 45)
#define indy_phy_mux_11a_port_in_46                                            \
    MESA_SYNCE_DEV_MUX_PHY(822, MESA_SYNCE_DEV_INPUT | 46)
#define indy_phy_mux_11a_port_in_47                                            \
    MESA_SYNCE_DEV_MUX_PHY(822, MESA_SYNCE_DEV_INPUT | 47)
#define indy_phy_mux_11a_reco_clk_in_0                                         \
    MESA_SYNCE_DEV_MUX_PHY(822, MEPA_SYNCE_CLOCK_DST_1)
#define indy_phy_mux_11a_port_out_0                                            \
    MESA_SYNCE_DEV_MUX_PHY(822, MEPA_SYNCE_CLOCK_DST_1)

#define indy_phy_mux_11b_port_in_44                                            \
    MESA_SYNCE_DEV_MUX_PHY(823, MESA_SYNCE_DEV_INPUT | 44)
#define indy_phy_mux_11b_port_in_45                                            \
    MESA_SYNCE_DEV_MUX_PHY(823, MESA_SYNCE_DEV_INPUT | 45)
#define indy_phy_mux_11b_port_in_46                                            \
    MESA_SYNCE_DEV_MUX_PHY(823, MESA_SYNCE_DEV_INPUT | 46)
#define indy_phy_mux_11b_port_in_47                                            \
    MESA_SYNCE_DEV_MUX_PHY(823, MESA_SYNCE_DEV_INPUT | 47)
#define indy_phy_mux_11b_reco_clk_in_1                                         \
    MESA_SYNCE_DEV_MUX_PHY(823, MEPA_SYNCE_CLOCK_DST_2)
#define indy_phy_mux_11b_port_out_1                                            \
    MESA_SYNCE_DEV_MUX_PHY(823, MEPA_SYNCE_CLOCK_DST_2)

#define vmux_0_port_in_0  MESA_SYNCE_DEV_MUX_PHY(900, 0)
#define vmux_0_port_out_0 MESA_SYNCE_DEV_MUX_PHY(900, 0)
#define vmux_0_port_out_1 MESA_SYNCE_DEV_MUX_PHY(900, 1)

#define vmux_1_port_in_0  MESA_SYNCE_DEV_MUX_PHY(901, 0)
#define vmux_1_port_out_0 MESA_SYNCE_DEV_MUX_PHY(901, 0)
#define vmux_1_port_out_1 MESA_SYNCE_DEV_MUX_PHY(901, 1)

#define vmux_2_port_in_0  MESA_SYNCE_DEV_MUX_PHY(902, 0)
#define vmux_2_port_out_0 MESA_SYNCE_DEV_MUX_PHY(902, 0)
#define vmux_2_port_out_1 MESA_SYNCE_DEV_MUX_PHY(902, 1)

#define vmux_3_port_in_0  MESA_SYNCE_DEV_MUX_PHY(903, 0)
#define vmux_3_port_out_0 MESA_SYNCE_DEV_MUX_PHY(903, 0)
#define vmux_3_port_out_1 MESA_SYNCE_DEV_MUX_PHY(903, 1)

#define vmux_4_port_in_0  MESA_SYNCE_DEV_MUX_PHY(904, 0)
#define vmux_4_port_out_0 MESA_SYNCE_DEV_MUX_PHY(904, 0)
#define vmux_4_port_out_1 MESA_SYNCE_DEV_MUX_PHY(904, 1)

#define vmux_5_port_in_0  MESA_SYNCE_DEV_MUX_PHY(905, 0)
#define vmux_5_port_out_0 MESA_SYNCE_DEV_MUX_PHY(905, 0)
#define vmux_5_port_out_1 MESA_SYNCE_DEV_MUX_PHY(905, 1)

#define vmux_6_port_in_0  MESA_SYNCE_DEV_MUX_PHY(906, 0)
#define vmux_6_port_out_0 MESA_SYNCE_DEV_MUX_PHY(906, 0)
#define vmux_6_port_out_1 MESA_SYNCE_DEV_MUX_PHY(906, 1)

#define vmux_7_port_in_0  MESA_SYNCE_DEV_MUX_PHY(907, 0)
#define vmux_7_port_out_0 MESA_SYNCE_DEV_MUX_PHY(907, 0)
#define vmux_7_port_out_1 MESA_SYNCE_DEV_MUX_PHY(907, 1)

#define vmux_8_port_in_0  MESA_SYNCE_DEV_MUX_PHY(908, 0)
#define vmux_8_port_out_0 MESA_SYNCE_DEV_MUX_PHY(908, 0)
#define vmux_8_port_out_1 MESA_SYNCE_DEV_MUX_PHY(908, 1)

#define vmux_9_port_in_0  MESA_SYNCE_DEV_MUX_PHY(909, 0)
#define vmux_9_port_out_0 MESA_SYNCE_DEV_MUX_PHY(909, 0)
#define vmux_9_port_out_1 MESA_SYNCE_DEV_MUX_PHY(909, 1)

#define vmux_10_port_in_0  MESA_SYNCE_DEV_MUX_PHY(910, 0)
#define vmux_10_port_out_0 MESA_SYNCE_DEV_MUX_PHY(910, 0)
#define vmux_10_port_out_1 MESA_SYNCE_DEV_MUX_PHY(910, 1)

#define vmux_11_port_in_0  MESA_SYNCE_DEV_MUX_PHY(911, 0)
#define vmux_11_port_out_0 MESA_SYNCE_DEV_MUX_PHY(911, 0)
#define vmux_11_port_out_1 MESA_SYNCE_DEV_MUX_PHY(911, 1)

#define vmux_12_port_in_0  MESA_SYNCE_DEV_MUX_PHY(912, 0)
#define vmux_12_port_out_0 MESA_SYNCE_DEV_MUX_PHY(912, 0)
#define vmux_12_port_out_1 MESA_SYNCE_DEV_MUX_PHY(912, 1)

#define vmux_13_port_in_0  MESA_SYNCE_DEV_MUX_PHY(913, 0)
#define vmux_13_port_out_0 MESA_SYNCE_DEV_MUX_PHY(913, 0)
#define vmux_13_port_out_1 MESA_SYNCE_DEV_MUX_PHY(913, 1)

#define vmux_14_port_in_0  MESA_SYNCE_DEV_MUX_PHY(914, 0)
#define vmux_14_port_out_0 MESA_SYNCE_DEV_MUX_PHY(914, 0)
#define vmux_14_port_out_1 MESA_SYNCE_DEV_MUX_PHY(914, 1)

#define vmux_15_port_in_0  MESA_SYNCE_DEV_MUX_PHY(915, 0)
#define vmux_15_port_out_0 MESA_SYNCE_DEV_MUX_PHY(915, 0)
#define vmux_15_port_out_1 MESA_SYNCE_DEV_MUX_PHY(915, 1)

#define vmux_16_port_in_0  MESA_SYNCE_DEV_MUX_PHY(916, 0)
#define vmux_16_port_out_0 MESA_SYNCE_DEV_MUX_PHY(916, 0)
#define vmux_16_port_out_1 MESA_SYNCE_DEV_MUX_PHY(916, 1)

#define vmux_17_port_in_0  MESA_SYNCE_DEV_MUX_PHY(917, 0)
#define vmux_17_port_out_0 MESA_SYNCE_DEV_MUX_PHY(917, 0)
#define vmux_17_port_out_1 MESA_SYNCE_DEV_MUX_PHY(917, 1)

#define vmux_18_port_in_0  MESA_SYNCE_DEV_MUX_PHY(918, 0)
#define vmux_18_port_out_0 MESA_SYNCE_DEV_MUX_PHY(918, 0)
#define vmux_18_port_out_1 MESA_SYNCE_DEV_MUX_PHY(918, 1)

#define vmux_19_port_in_0  MESA_SYNCE_DEV_MUX_PHY(919, 0)
#define vmux_19_port_out_0 MESA_SYNCE_DEV_MUX_PHY(919, 0)
#define vmux_19_port_out_1 MESA_SYNCE_DEV_MUX_PHY(919, 1)

#define vmux_20_port_in_0  MESA_SYNCE_DEV_MUX_PHY(920, 0)
#define vmux_20_port_out_0 MESA_SYNCE_DEV_MUX_PHY(920, 0)
#define vmux_20_port_out_1 MESA_SYNCE_DEV_MUX_PHY(920, 1)

#define vmux_21_port_in_0  MESA_SYNCE_DEV_MUX_PHY(921, 0)
#define vmux_21_port_out_0 MESA_SYNCE_DEV_MUX_PHY(921, 0)
#define vmux_21_port_out_1 MESA_SYNCE_DEV_MUX_PHY(921, 1)

#define vmux_22_port_in_0  MESA_SYNCE_DEV_MUX_PHY(922, 0)
#define vmux_22_port_out_0 MESA_SYNCE_DEV_MUX_PHY(922, 0)
#define vmux_22_port_out_1 MESA_SYNCE_DEV_MUX_PHY(922, 1)

#define vmux_23_port_in_0  MESA_SYNCE_DEV_MUX_PHY(923, 0)
#define vmux_23_port_out_0 MESA_SYNCE_DEV_MUX_PHY(923, 0)
#define vmux_23_port_out_1 MESA_SYNCE_DEV_MUX_PHY(923, 1)

#define vmux_24_port_in_0  MESA_SYNCE_DEV_MUX_PHY(924, 0)
#define vmux_24_port_out_0 MESA_SYNCE_DEV_MUX_PHY(924, 0)
#define vmux_24_port_out_1 MESA_SYNCE_DEV_MUX_PHY(924, 1)

#define vmux_25_port_in_0  MESA_SYNCE_DEV_MUX_PHY(925, 0)
#define vmux_25_port_out_0 MESA_SYNCE_DEV_MUX_PHY(925, 0)
#define vmux_25_port_out_1 MESA_SYNCE_DEV_MUX_PHY(925, 1)

#define vmux_26_port_in_0  MESA_SYNCE_DEV_MUX_PHY(926, 0)
#define vmux_26_port_out_0 MESA_SYNCE_DEV_MUX_PHY(926, 0)
#define vmux_26_port_out_1 MESA_SYNCE_DEV_MUX_PHY(926, 1)

#define vmux_27_port_in_0  MESA_SYNCE_DEV_MUX_PHY(927, 0)
#define vmux_27_port_out_0 MESA_SYNCE_DEV_MUX_PHY(927, 0)
#define vmux_27_port_out_1 MESA_SYNCE_DEV_MUX_PHY(927, 1)

#define vmux_28_port_in_0  MESA_SYNCE_DEV_MUX_PHY(928, 0)
#define vmux_28_port_out_0 MESA_SYNCE_DEV_MUX_PHY(928, 0)
#define vmux_28_port_out_1 MESA_SYNCE_DEV_MUX_PHY(928, 1)

#define vmux_29_port_in_0  MESA_SYNCE_DEV_MUX_PHY(929, 0)
#define vmux_29_port_out_0 MESA_SYNCE_DEV_MUX_PHY(929, 0)
#define vmux_29_port_out_1 MESA_SYNCE_DEV_MUX_PHY(929, 1)

#define vmux_30_port_in_0  MESA_SYNCE_DEV_MUX_PHY(930, 0)
#define vmux_30_port_out_0 MESA_SYNCE_DEV_MUX_PHY(930, 0)
#define vmux_30_port_out_1 MESA_SYNCE_DEV_MUX_PHY(930, 1)

#define vmux_31_port_in_0  MESA_SYNCE_DEV_MUX_PHY(931, 0)
#define vmux_31_port_out_0 MESA_SYNCE_DEV_MUX_PHY(931, 0)
#define vmux_31_port_out_1 MESA_SYNCE_DEV_MUX_PHY(931, 1)

#define vmux_32_port_in_0  MESA_SYNCE_DEV_MUX_PHY(932, 0)
#define vmux_32_port_out_0 MESA_SYNCE_DEV_MUX_PHY(932, 0)
#define vmux_32_port_out_1 MESA_SYNCE_DEV_MUX_PHY(932, 1)

#define vmux_33_port_in_0  MESA_SYNCE_DEV_MUX_PHY(933, 0)
#define vmux_33_port_out_0 MESA_SYNCE_DEV_MUX_PHY(933, 0)
#define vmux_33_port_out_1 MESA_SYNCE_DEV_MUX_PHY(933, 1)

#define vmux_34_port_in_0  MESA_SYNCE_DEV_MUX_PHY(934, 0)
#define vmux_34_port_out_0 MESA_SYNCE_DEV_MUX_PHY(934, 0)
#define vmux_34_port_out_1 MESA_SYNCE_DEV_MUX_PHY(934, 1)

#define vmux_35_port_in_0  MESA_SYNCE_DEV_MUX_PHY(935, 0)
#define vmux_35_port_out_0 MESA_SYNCE_DEV_MUX_PHY(935, 0)
#define vmux_35_port_out_1 MESA_SYNCE_DEV_MUX_PHY(935, 1)

#define vmux_36_port_in_0  MESA_SYNCE_DEV_MUX_PHY(936, 0)
#define vmux_36_port_out_0 MESA_SYNCE_DEV_MUX_PHY(936, 0)
#define vmux_36_port_out_1 MESA_SYNCE_DEV_MUX_PHY(936, 1)

#define vmux_37_port_in_0  MESA_SYNCE_DEV_MUX_PHY(937, 0)
#define vmux_37_port_out_0 MESA_SYNCE_DEV_MUX_PHY(937, 0)
#define vmux_37_port_out_1 MESA_SYNCE_DEV_MUX_PHY(937, 1)

#define vmux_38_port_in_0  MESA_SYNCE_DEV_MUX_PHY(938, 0)
#define vmux_38_port_out_0 MESA_SYNCE_DEV_MUX_PHY(938, 0)
#define vmux_38_port_out_1 MESA_SYNCE_DEV_MUX_PHY(938, 1)

#define vmux_39_port_in_0  MESA_SYNCE_DEV_MUX_PHY(939, 0)
#define vmux_39_port_out_0 MESA_SYNCE_DEV_MUX_PHY(939, 0)
#define vmux_39_port_out_1 MESA_SYNCE_DEV_MUX_PHY(939, 1)

#define vmux_40_port_in_0  MESA_SYNCE_DEV_MUX_PHY(940, 0)
#define vmux_40_port_out_0 MESA_SYNCE_DEV_MUX_PHY(940, 0)
#define vmux_40_port_out_1 MESA_SYNCE_DEV_MUX_PHY(940, 1)

#define vmux_41_port_in_0  MESA_SYNCE_DEV_MUX_PHY(941, 0)
#define vmux_41_port_out_0 MESA_SYNCE_DEV_MUX_PHY(941, 0)
#define vmux_41_port_out_1 MESA_SYNCE_DEV_MUX_PHY(941, 1)

#define vmux_42_port_in_0  MESA_SYNCE_DEV_MUX_PHY(942, 0)
#define vmux_42_port_out_0 MESA_SYNCE_DEV_MUX_PHY(942, 0)
#define vmux_42_port_out_1 MESA_SYNCE_DEV_MUX_PHY(942, 1)

#define vmux_43_port_in_0  MESA_SYNCE_DEV_MUX_PHY(943, 0)
#define vmux_43_port_out_0 MESA_SYNCE_DEV_MUX_PHY(943, 0)
#define vmux_43_port_out_1 MESA_SYNCE_DEV_MUX_PHY(943, 1)

#define vmux_44_port_in_0  MESA_SYNCE_DEV_MUX_PHY(944, 0)
#define vmux_44_port_out_0 MESA_SYNCE_DEV_MUX_PHY(944, 0)
#define vmux_44_port_out_1 MESA_SYNCE_DEV_MUX_PHY(944, 1)

#define vmux_45_port_in_0  MESA_SYNCE_DEV_MUX_PHY(945, 0)
#define vmux_45_port_out_0 MESA_SYNCE_DEV_MUX_PHY(945, 0)
#define vmux_45_port_out_1 MESA_SYNCE_DEV_MUX_PHY(945, 1)

#define vmux_46_port_in_0  MESA_SYNCE_DEV_MUX_PHY(946, 0)
#define vmux_46_port_out_0 MESA_SYNCE_DEV_MUX_PHY(946, 0)
#define vmux_46_port_out_1 MESA_SYNCE_DEV_MUX_PHY(946, 1)

#define vmux_47_port_in_0  MESA_SYNCE_DEV_MUX_PHY(947, 0)
#define vmux_47_port_out_0 MESA_SYNCE_DEV_MUX_PHY(947, 0)
#define vmux_47_port_out_1 MESA_SYNCE_DEV_MUX_PHY(947, 1)

static const meba_synce_graph_element_t
    synce_graph_elements_fireant_24_w_zls30772_board[] = {
        // type                                source destination
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_0, divider_switch_mux_port_0_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_0_out,
                                    switch_mux_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_1, divider_switch_mux_port_1_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_1_out,
                                    switch_mux_port_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_2, divider_switch_mux_port_2_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_2_out,
                                    switch_mux_port_in_2),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_3, divider_switch_mux_port_3_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_3_out,
                                    switch_mux_port_in_3),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_4, divider_switch_mux_port_4_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_4_out,
                                    switch_mux_port_in_4),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_5, divider_switch_mux_port_5_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_5_out,
                                    switch_mux_port_in_5),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_6, divider_switch_mux_port_6_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_6_out,
                                    switch_mux_port_in_6),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_7, divider_switch_mux_port_7_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_7_out,
                                    switch_mux_port_in_7),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_8, divider_switch_mux_port_8_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_8_out,
                                    switch_mux_port_in_8),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_9, divider_switch_mux_port_9_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_9_out,
                                    switch_mux_port_in_9),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_10, divider_switch_mux_port_10_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_10_out,
                                    switch_mux_port_in_10),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_11, divider_switch_mux_port_11_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_11_out,
                                    switch_mux_port_in_11),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_12, divider_switch_mux_port_12_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_12_out,
                                    switch_mux_port_in_12),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_13, divider_switch_mux_port_13_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_13_out,
                                    switch_mux_port_in_13),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_14, divider_switch_mux_port_14_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_14_out,
                                    switch_mux_port_in_14),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_15, divider_switch_mux_port_15_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_15_out,
                                    switch_mux_port_in_15),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_16, divider_switch_mux_port_16_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_16_out,
                                    switch_mux_port_in_16),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_17, divider_switch_mux_port_17_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_17_out,
                                    switch_mux_port_in_17),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_18, divider_switch_mux_port_18_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_18_out,
                                    switch_mux_port_in_18),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_19, divider_switch_mux_port_19_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_19_out,
                                    switch_mux_port_in_19),
        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_2, dpll_port_0),
        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_3, dpll_port_1),
        MESA_SYNCE_GRAPH_CONNECTION(station_clock_fireant_20, dpll_port_4),
};

static const meba_synce_terminal_attr_t attr_fireant_24_w_zls30772_board[] = {
    //              device                 attr-type             attr-value
    MESA_SYNCE_ATTR(dpll_port_0, MEBA_ATTR_CLOCK_ID, 1),
    MESA_SYNCE_ATTR(dpll_port_1, MEBA_ATTR_CLOCK_ID, 2),
    MESA_SYNCE_ATTR(dpll_port_4, MEBA_ATTR_CLOCK_ID, 3),

    MESA_SYNCE_ATTR(switch_mux_port_in_0,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_0,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_0,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_1,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_1,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_1,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_2,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_2,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_2,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_3,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_3,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_3,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_4,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_4,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_4,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_5,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_5,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_5,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_6,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_6,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_6,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_7,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_7,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_7,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_8,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_8,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_8,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_9,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_9,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_9,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_10,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_10,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_10,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_11,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_11,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_11,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_12,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_12,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_12,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_13,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_13,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_13,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_14,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_14,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_14,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_15,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_15,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_15,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_16,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_16,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_16,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_17,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_17,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_17,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_18,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_18,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_18,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_19,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_19,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_19,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_0, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_1, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_2, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_3, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_4, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_5, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_6, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_7, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_8,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_8,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_8,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_8, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_9,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_9,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_9,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_9, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_14,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_14,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_14,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_14,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_14,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_15,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_15,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_15,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_15,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_15,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_16,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_16,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_16,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_16,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_16,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_17,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_17,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_17,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_17,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_17,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_18,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_18,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_18,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_18,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_18,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_19,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_19,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_19,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_19,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_19,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
};
static const meba_synce_graph_element_t
    synce_graph_elements_fireant_56_w_zls30772_board[] = {
        // type                                source destination
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_0, phy_mux_0_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_1, phy_mux_0_port_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_2, phy_mux_0_port_in_2),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_3, phy_mux_0_port_in_3),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_4, phy_mux_1_port_in_4),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_5, phy_mux_1_port_in_5),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_6, phy_mux_1_port_in_6),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_7, phy_mux_1_port_in_7),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_8, phy_mux_2_port_in_8),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_9, phy_mux_2_port_in_9),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_10, phy_mux_2_port_in_10),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_11, phy_mux_2_port_in_11),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_12, phy_mux_3_port_in_12),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_13, phy_mux_3_port_in_13),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_14, phy_mux_3_port_in_14),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_15, phy_mux_3_port_in_15),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_16, phy_mux_4_port_in_16),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_17, phy_mux_4_port_in_17),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_18, phy_mux_4_port_in_18),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_19, phy_mux_4_port_in_19),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_20, phy_mux_5_port_in_20),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_21, phy_mux_5_port_in_21),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_22, phy_mux_5_port_in_22),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_23, phy_mux_5_port_in_23),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_24, phy_mux_6_port_in_24),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_25, phy_mux_6_port_in_25),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_26, phy_mux_6_port_in_26),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_27, phy_mux_6_port_in_27),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_28, phy_mux_7_port_in_28),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_29, phy_mux_7_port_in_29),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_30, phy_mux_7_port_in_30),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_31, phy_mux_7_port_in_31),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_32, phy_mux_8_port_in_32),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_33, phy_mux_8_port_in_33),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_34, phy_mux_8_port_in_34),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_35, phy_mux_8_port_in_35),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_36, phy_mux_9_port_in_36),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_37, phy_mux_9_port_in_37),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_38, phy_mux_9_port_in_38),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_39, phy_mux_9_port_in_39),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_40, phy_mux_10_port_in_40),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_41, phy_mux_10_port_in_41),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_42, phy_mux_10_port_in_42),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_43, phy_mux_10_port_in_43),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_44, phy_mux_11_port_in_44),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_45, phy_mux_11_port_in_45),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_46, phy_mux_11_port_in_46),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_47, phy_mux_11_port_in_47),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_52, divider_switch_mux_port_52_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_52_out,
                                    switch_mux_port_in_52),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_53, divider_switch_mux_port_53_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_53_out,
                                    switch_mux_port_in_53),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_54, divider_switch_mux_port_54_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_54_out,
                                    switch_mux_port_in_54),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_55, divider_switch_mux_port_55_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_55_out,
                                    switch_mux_port_in_55),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_0_port_out_0, board_mux_port_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_0_port_out_1, board_mux_port_in_2),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_1_port_out_0, board_mux_port_in_3),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_1_port_out_1, board_mux_port_in_4),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_2_port_out_0, board_mux_port_in_5),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_2_port_out_1, board_mux_port_in_6),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_3_port_out_0, board_mux_port_in_7),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_3_port_out_1, board_mux_port_in_8),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_4_port_out_0, board_mux_port_in_9),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_4_port_out_1, board_mux_port_in_10),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_5_port_out_0, board_mux_port_in_11),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_5_port_out_1, board_mux_port_in_12),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_6_port_out_0, board_mux_port_in_13),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_6_port_out_1, board_mux_port_in_14),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_7_port_out_0, board_mux_port_in_15),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_7_port_out_1, board_mux_port_in_16),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_8_port_out_0, board_mux_port_in_17),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_8_port_out_1, board_mux_port_in_18),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_9_port_out_0, board_mux_port_in_19),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_9_port_out_1, board_mux_port_in_20),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_10_port_out_0,
                                    board_mux_port_in_21),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_10_port_out_1,
                                    board_mux_port_in_22),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_11_port_out_0,
                                    board_mux_port_in_23),
        MESA_SYNCE_GRAPH_CONNECTION(phy_mux_11_port_out_1,
                                    board_mux_port_in_24),

        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_2,
                                    board_mux_a_port_29_in),
        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_3,
                                    board_mux_b_port_30_in),

        MESA_SYNCE_GRAPH_CONNECTION(board_mux_port_out_0, dpll_port_0),
        MESA_SYNCE_GRAPH_CONNECTION(board_mux_port_out_1, dpll_port_1),

        MESA_SYNCE_GRAPH_CONNECTION(board_mux_a_port_out, dpll_port_0),
        MESA_SYNCE_GRAPH_CONNECTION(board_mux_b_port_out, dpll_port_1),

        MESA_SYNCE_GRAPH_CONNECTION(station_clock_fireant_56, dpll_port_4),
};

static const meba_synce_terminal_attr_t attr_fireant_56_w_zls30772_board[] = {
    //              device                 attr-type             attr-value
    MESA_SYNCE_ATTR(dpll_port_0, MEBA_ATTR_CLOCK_ID, 1),
    MESA_SYNCE_ATTR(dpll_port_1, MEBA_ATTR_CLOCK_ID, 2),
    MESA_SYNCE_ATTR(dpll_port_4, MEBA_ATTR_CLOCK_ID, 3),

    MESA_SYNCE_ATTR(switch_mux_port_in_52,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_52,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_78_125MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_53,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_53,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_78_125MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_54,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_54,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_78_125MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_55,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_55,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_78_125MHZ),

    MESA_SYNCE_ATTR(eth_port_0, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_1, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_2, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_3, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_4, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_5, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_6, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_7, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_8, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_9, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_14,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_15,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_16,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_17,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_18,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_19,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_20,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_21,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_22,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_23,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_24,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_25,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_26,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_27,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_28,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_29,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_30,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_31,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_32,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_33,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_34,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_35,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_36,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_37,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_38,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_39,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_40,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_41,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_42,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_43,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_44,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_45,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_46,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_47,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_52,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_52,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_52,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_52,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_52,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_53,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_53,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_53,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_53,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_53,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_54,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_54,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_54,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_54,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_54,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_55,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_55,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_55,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_55,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_55,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
};

static const meba_synce_graph_element_t
    synce_graph_elements_fireant_8_w_zls30772_board[] = {
        // type                                source destination
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_0, divider_switch_mux_port_0_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_0_out,
                                    switch_mux_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_1, divider_switch_mux_port_1_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_1_out,
                                    switch_mux_port_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_2, divider_switch_mux_port_2_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_2_out,
                                    switch_mux_port_in_2),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_3, divider_switch_mux_port_3_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_3_out,
                                    switch_mux_port_in_3),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_4, divider_switch_mux_port_4_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_4_out,
                                    switch_mux_port_in_4),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_5, divider_switch_mux_port_5_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_5_out,
                                    switch_mux_port_in_5),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_6, divider_switch_mux_port_6_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_6_out,
                                    switch_mux_port_in_6),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_7, divider_switch_mux_port_7_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_7_out,
                                    switch_mux_port_in_7),
        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_2, dpll_port_0),
        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_3, dpll_port_1),
        MESA_SYNCE_GRAPH_CONNECTION(station_clock_fireant_8, dpll_port_4),
};

static const meba_synce_terminal_attr_t attr_fireant_8_w_zls30772_board[] = {
    //              device                 attr-type             attr-value
    MESA_SYNCE_ATTR(dpll_port_0, MEBA_ATTR_CLOCK_ID, 1),
    MESA_SYNCE_ATTR(dpll_port_1, MEBA_ATTR_CLOCK_ID, 2),
    MESA_SYNCE_ATTR(dpll_port_4, MEBA_ATTR_CLOCK_ID, 3),
    MESA_SYNCE_ATTR(switch_mux_port_in_0,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_0,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_0,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_0,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_1,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_1,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_1,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_1,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_2,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_2,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_2,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_2,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_3,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_3,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_3,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_3,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_4,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_4,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_4,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_4,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_5,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_5,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_5,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_5,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_6,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_6,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_6,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_6,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_7,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_7,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_7,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_7,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_0, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_1, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_2, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_3, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_4, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_5, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_6, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_7, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
};

static const meba_synce_graph_element_t
    synce_graph_elements_fireant_10_4_w_zls30772_board[] = {
        // type                                source destination
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_0, divider_switch_mux_port_0_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_0_out,
                                    switch_mux_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_1, divider_switch_mux_port_1_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_1_out,
                                    switch_mux_port_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_2, divider_switch_mux_port_2_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_2_out,
                                    switch_mux_port_in_2),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_3, divider_switch_mux_port_3_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_3_out,
                                    switch_mux_port_in_3),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_4, divider_switch_mux_port_4_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_4_out,
                                    switch_mux_port_in_4),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_5, divider_switch_mux_port_5_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_5_out,
                                    switch_mux_port_in_5),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_6, divider_switch_mux_port_6_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_6_out,
                                    switch_mux_port_in_6),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_7, divider_switch_mux_port_7_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_7_out,
                                    switch_mux_port_in_7),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_8, divider_switch_mux_port_8_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_8_out,
                                    switch_mux_port_in_8),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_9, divider_switch_mux_port_9_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_9_out,
                                    switch_mux_port_in_9),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_10, divider_switch_mux_port_10_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_10_out,
                                    switch_mux_port_in_10),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_11, divider_switch_mux_port_11_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_11_out,
                                    switch_mux_port_in_11),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_12, divider_switch_mux_port_12_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_12_out,
                                    switch_mux_port_in_12),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_13, divider_switch_mux_port_13_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_13_out,
                                    switch_mux_port_in_13),
        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_2, dpll_port_0),
        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_3, dpll_port_1),
        MESA_SYNCE_GRAPH_CONNECTION(station_clock_fireant_14, dpll_port_4),
};

static const meba_synce_terminal_attr_t attr_fireant_10_4_w_zls30772_board[] = {
    //              device                 attr-type             attr-value
    MESA_SYNCE_ATTR(dpll_port_0, MEBA_ATTR_CLOCK_ID, 1),
    MESA_SYNCE_ATTR(dpll_port_1, MEBA_ATTR_CLOCK_ID, 2),
    MESA_SYNCE_ATTR(dpll_port_4, MEBA_ATTR_CLOCK_ID, 3),
    MESA_SYNCE_ATTR(switch_mux_port_in_0,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_0,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_0,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_1,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_1,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_1,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_2,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_2,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_2,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_3,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_3,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_3,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_4,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_4,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_4,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_5,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_5,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_5,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_6,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_6,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_6,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_7,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_7,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_7,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_8,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_8,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_8,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_9,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_9,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_9,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_10,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_10,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_10,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_10,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_11,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_11,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_11,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_11,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_12,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_12,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_12,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_12,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_13,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_13,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_13,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_39_062MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_13,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_31_25MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_0, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_1, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_2, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_3, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_4, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_5, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_6, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_7, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_8,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_8,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_8,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_8, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_9,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_9,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_9,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_9, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
};

/*
On PCB135 revC each phy handle 4 ports. It can generate recovered clocks (clk1,
clk2) from the four ports, or it can forward a recovered clock from another
device.

         +----+    +----+
clk1 ----|    |----|    |----
clk2 ----|1..4|----|5..8|----
         +----+    +----+
          ||||      ||||

When a clock needs to be forwarded through a chain on phys, we want clk1 to go
from clk1_in to clk1_out in all phys along the path and clk2 to go from clk2_in
to clk2_out in all phys.

As the mux in the phy is able to do all combinations of clk forwarding, it is
necessary with a small trick to express the limitation. In the graph each
physical mux will be described with a half a mux that can handle clk1 (in/out),
half a mux that can handle clk2 (in/out) and a pseudo mux that can forward the
phy ports to either of the two half mux'es.

         +---------------+
         | +----+        |
clk1_out-+-|1..4|--------+-- clk1_in
         | +----+        |
         |  |  |  +----+ |
clk2_out-+--|--|--|1..4|-+-- clk2_in
         |  |  |  +----+ |
         |  |  |   |  |  |
         | +----+ -+  |  |
         | |1..4|     |  |
         | +----+ ----+  |
         |  ||||         |
         +--++++---------+
            ||||

The pseudo mux does not need any implementation, and the two half mux'es are
both implemented by the same physical mux.
 */
static const meba_synce_graph_element_t
    synce_graph_elements_fireant_56_revc_w_zls30772_board[] = {
        // type                                source destination

        MESA_SYNCE_GRAPH_CONNECTION(eth_port_0, vmux_0_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_1, vmux_1_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_2, vmux_2_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_3, vmux_3_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_4, vmux_4_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_5, vmux_5_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_6, vmux_6_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_7, vmux_7_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_8, vmux_8_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_9, vmux_9_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_10, vmux_10_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_11, vmux_11_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_12, vmux_12_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_13, vmux_13_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_14, vmux_14_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_15, vmux_15_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_16, vmux_16_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_17, vmux_17_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_18, vmux_18_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_19, vmux_19_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_20, vmux_20_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_21, vmux_21_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_22, vmux_22_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_23, vmux_23_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_24, vmux_24_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_25, vmux_25_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_26, vmux_26_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_27, vmux_27_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_28, vmux_28_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_29, vmux_29_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_30, vmux_30_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_31, vmux_31_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_32, vmux_32_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_33, vmux_33_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_34, vmux_34_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_35, vmux_35_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_36, vmux_36_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_37, vmux_37_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_38, vmux_38_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_39, vmux_39_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_40, vmux_40_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_41, vmux_41_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_42, vmux_42_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_43, vmux_43_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_44, vmux_44_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_45, vmux_45_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_46, vmux_46_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_47, vmux_47_port_in_0),

        MESA_SYNCE_GRAPH_CONNECTION(eth_port_52, divider_switch_mux_port_52_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_52_out,
                                    switch_mux_port_in_52),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_53, divider_switch_mux_port_53_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_53_out,
                                    switch_mux_port_in_53),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_54, divider_switch_mux_port_54_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_54_out,
                                    switch_mux_port_in_54),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_55, divider_switch_mux_port_55_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_55_out,
                                    switch_mux_port_in_55),

        MESA_SYNCE_GRAPH_CONNECTION(vmux_0_port_out_0,
                                    indy_phy_mux_0a_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_0_port_out_1,
                                    indy_phy_mux_0b_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_1_port_out_0,
                                    indy_phy_mux_0a_port_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_1_port_out_1,
                                    indy_phy_mux_0b_port_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_2_port_out_0,
                                    indy_phy_mux_0a_port_in_2),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_2_port_out_1,
                                    indy_phy_mux_0b_port_in_2),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_3_port_out_0,
                                    indy_phy_mux_0a_port_in_3),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_3_port_out_1,
                                    indy_phy_mux_0b_port_in_3),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_4_port_out_0,
                                    indy_phy_mux_1a_port_in_4),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_4_port_out_1,
                                    indy_phy_mux_1b_port_in_4),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_5_port_out_0,
                                    indy_phy_mux_1a_port_in_5),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_5_port_out_1,
                                    indy_phy_mux_1b_port_in_5),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_6_port_out_0,
                                    indy_phy_mux_1a_port_in_6),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_6_port_out_1,
                                    indy_phy_mux_1b_port_in_6),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_7_port_out_0,
                                    indy_phy_mux_1a_port_in_7),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_7_port_out_1,
                                    indy_phy_mux_1b_port_in_7),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_8_port_out_0,
                                    indy_phy_mux_2a_port_in_8),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_8_port_out_1,
                                    indy_phy_mux_2b_port_in_8),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_9_port_out_0,
                                    indy_phy_mux_2a_port_in_9),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_9_port_out_1,
                                    indy_phy_mux_2b_port_in_9),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_10_port_out_0,
                                    indy_phy_mux_2a_port_in_10),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_10_port_out_1,
                                    indy_phy_mux_2b_port_in_10),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_11_port_out_0,
                                    indy_phy_mux_2a_port_in_11),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_11_port_out_1,
                                    indy_phy_mux_2b_port_in_11),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_12_port_out_0,
                                    indy_phy_mux_3a_port_in_12),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_12_port_out_1,
                                    indy_phy_mux_3b_port_in_12),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_13_port_out_0,
                                    indy_phy_mux_3a_port_in_13),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_13_port_out_1,
                                    indy_phy_mux_3b_port_in_13),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_14_port_out_0,
                                    indy_phy_mux_3a_port_in_14),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_14_port_out_1,
                                    indy_phy_mux_3b_port_in_14),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_15_port_out_0,
                                    indy_phy_mux_3a_port_in_15),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_15_port_out_1,
                                    indy_phy_mux_3b_port_in_15),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_16_port_out_0,
                                    indy_phy_mux_4a_port_in_16),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_16_port_out_1,
                                    indy_phy_mux_4b_port_in_16),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_17_port_out_0,
                                    indy_phy_mux_4a_port_in_17),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_17_port_out_1,
                                    indy_phy_mux_4b_port_in_17),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_18_port_out_0,
                                    indy_phy_mux_4a_port_in_18),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_18_port_out_1,
                                    indy_phy_mux_4b_port_in_18),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_19_port_out_0,
                                    indy_phy_mux_4a_port_in_19),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_19_port_out_1,
                                    indy_phy_mux_4b_port_in_19),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_20_port_out_0,
                                    indy_phy_mux_5a_port_in_20),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_20_port_out_1,
                                    indy_phy_mux_5b_port_in_20),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_21_port_out_0,
                                    indy_phy_mux_5a_port_in_21),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_21_port_out_1,
                                    indy_phy_mux_5b_port_in_21),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_22_port_out_0,
                                    indy_phy_mux_5a_port_in_22),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_22_port_out_1,
                                    indy_phy_mux_5b_port_in_22),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_23_port_out_0,
                                    indy_phy_mux_5a_port_in_23),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_23_port_out_1,
                                    indy_phy_mux_5b_port_in_23),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_24_port_out_0,
                                    indy_phy_mux_6a_port_in_24),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_24_port_out_1,
                                    indy_phy_mux_6b_port_in_24),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_25_port_out_0,
                                    indy_phy_mux_6a_port_in_25),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_25_port_out_1,
                                    indy_phy_mux_6b_port_in_25),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_26_port_out_0,
                                    indy_phy_mux_6a_port_in_26),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_26_port_out_1,
                                    indy_phy_mux_6b_port_in_26),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_27_port_out_0,
                                    indy_phy_mux_6a_port_in_27),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_27_port_out_1,
                                    indy_phy_mux_6b_port_in_27),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_28_port_out_0,
                                    indy_phy_mux_7a_port_in_28),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_28_port_out_1,
                                    indy_phy_mux_7b_port_in_28),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_29_port_out_0,
                                    indy_phy_mux_7a_port_in_29),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_29_port_out_1,
                                    indy_phy_mux_7b_port_in_29),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_30_port_out_0,
                                    indy_phy_mux_7a_port_in_30),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_30_port_out_1,
                                    indy_phy_mux_7b_port_in_30),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_31_port_out_0,
                                    indy_phy_mux_7a_port_in_31),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_31_port_out_1,
                                    indy_phy_mux_7b_port_in_31),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_32_port_out_0,
                                    indy_phy_mux_8a_port_in_32),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_32_port_out_1,
                                    indy_phy_mux_8b_port_in_32),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_33_port_out_0,
                                    indy_phy_mux_8a_port_in_33),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_33_port_out_1,
                                    indy_phy_mux_8b_port_in_33),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_34_port_out_0,
                                    indy_phy_mux_8a_port_in_34),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_34_port_out_1,
                                    indy_phy_mux_8b_port_in_34),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_35_port_out_0,
                                    indy_phy_mux_8a_port_in_35),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_35_port_out_1,
                                    indy_phy_mux_8b_port_in_35),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_36_port_out_0,
                                    indy_phy_mux_9a_port_in_36),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_36_port_out_1,
                                    indy_phy_mux_9b_port_in_36),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_37_port_out_0,
                                    indy_phy_mux_9a_port_in_37),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_37_port_out_1,
                                    indy_phy_mux_9b_port_in_37),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_38_port_out_0,
                                    indy_phy_mux_9a_port_in_38),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_38_port_out_1,
                                    indy_phy_mux_9b_port_in_38),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_39_port_out_0,
                                    indy_phy_mux_9a_port_in_39),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_39_port_out_1,
                                    indy_phy_mux_9b_port_in_39),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_40_port_out_0,
                                    indy_phy_mux_10a_port_in_40),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_40_port_out_1,
                                    indy_phy_mux_10b_port_in_40),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_41_port_out_0,
                                    indy_phy_mux_10a_port_in_41),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_41_port_out_1,
                                    indy_phy_mux_10b_port_in_41),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_42_port_out_0,
                                    indy_phy_mux_10a_port_in_42),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_42_port_out_1,
                                    indy_phy_mux_10b_port_in_42),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_43_port_out_0,
                                    indy_phy_mux_10a_port_in_43),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_43_port_out_1,
                                    indy_phy_mux_10b_port_in_43),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_44_port_out_0,
                                    indy_phy_mux_11a_port_in_44),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_44_port_out_1,
                                    indy_phy_mux_11b_port_in_44),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_45_port_out_0,
                                    indy_phy_mux_11a_port_in_45),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_45_port_out_1,
                                    indy_phy_mux_11b_port_in_45),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_46_port_out_0,
                                    indy_phy_mux_11a_port_in_46),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_46_port_out_1,
                                    indy_phy_mux_11b_port_in_46),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_47_port_out_0,
                                    indy_phy_mux_11a_port_in_47),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_47_port_out_1,
                                    indy_phy_mux_11b_port_in_47),

        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_1a_port_out_0,
                                    indy_phy_mux_0a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_1b_port_out_1,
                                    indy_phy_mux_0b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_2a_port_out_0,
                                    indy_phy_mux_1a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_2b_port_out_1,
                                    indy_phy_mux_1b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_3a_port_out_0,
                                    indy_phy_mux_2a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_3b_port_out_1,
                                    indy_phy_mux_2b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_4a_port_out_0,
                                    indy_phy_mux_3a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_4b_port_out_1,
                                    indy_phy_mux_3b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_5a_port_out_0,
                                    indy_phy_mux_4a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_5b_port_out_1,
                                    indy_phy_mux_4b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_6a_port_out_0,
                                    indy_phy_mux_5a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_6b_port_out_1,
                                    indy_phy_mux_5b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_7a_port_out_0,
                                    indy_phy_mux_6a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_7b_port_out_1,
                                    indy_phy_mux_6b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_8a_port_out_0,
                                    indy_phy_mux_7a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_8b_port_out_1,
                                    indy_phy_mux_7b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_9a_port_out_0,
                                    indy_phy_mux_8a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_9b_port_out_1,
                                    indy_phy_mux_8b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_10a_port_out_0,
                                    indy_phy_mux_9a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_10b_port_out_1,
                                    indy_phy_mux_9b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_11a_port_out_0,
                                    indy_phy_mux_10a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_11b_port_out_1,
                                    indy_phy_mux_10b_reco_clk_in_1),

        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_0, dpll_port_0),
        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_1, dpll_port_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_0a_port_out_0, dpll_port_2),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_0b_port_out_1, dpll_port_3),
        MESA_SYNCE_GRAPH_CONNECTION(station_clock_fireant_56, dpll_port_4),

};

static const meba_synce_terminal_attr_t attr_fireant_56_revc_w_zls30772_board[] = {
    //              device                 attr-type             attr-value
    MESA_SYNCE_ATTR(dpll_port_0, MEBA_ATTR_CLOCK_ID, 1),
    MESA_SYNCE_ATTR(dpll_port_1, MEBA_ATTR_CLOCK_ID, 2),
    MESA_SYNCE_ATTR(dpll_port_2, MEBA_ATTR_CLOCK_ID, 1),
    MESA_SYNCE_ATTR(dpll_port_3, MEBA_ATTR_CLOCK_ID, 2),
    MESA_SYNCE_ATTR(dpll_port_4, MEBA_ATTR_CLOCK_ID, 3),

    MESA_SYNCE_ATTR(eth_port_0, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_1, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_2, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_3, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_4, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_5, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_6, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_7, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_8, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_9, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_14,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_15,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_16,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_17,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_18,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_19,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_20,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_21,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_22,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_23,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_24,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_25,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_26,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_27,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_28,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_29,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_30,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_31,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_32,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_33,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_34,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_35,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_36,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_37,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_38,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_39,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_40,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_41,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_42,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_43,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_44,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_45,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_46,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_47,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),

    MESA_SYNCE_ATTR(eth_port_52,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_52,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_52,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_52,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_52,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),

    MESA_SYNCE_ATTR(eth_port_53,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_53,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_53,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_53,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_53,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),

    MESA_SYNCE_ATTR(eth_port_54,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_54,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_54,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_54,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_54,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),

    MESA_SYNCE_ATTR(eth_port_55,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_322_265MHZ),
    MESA_SYNCE_ATTR(eth_port_55,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_55,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_55,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_55,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),

    MESA_SYNCE_ATTR(switch_mux_port_in_52,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_52,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_78_125MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_52,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_53,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_53,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_78_125MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_53,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_54,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_54,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_78_125MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_54,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_55,
                    MEBA_ATTR_FREQ_25G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_55,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_78_125MHZ),
    MESA_SYNCE_ATTR(switch_mux_port_in_55,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),

};

static const meba_synce_graph_element_t
    synce_graph_elements_laguna_28_w_zls30732_board[] = {
        // type                                source destination
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_0, vmux_0_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_1, vmux_1_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_2, vmux_2_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_3, vmux_3_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_4, vmux_4_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_5, vmux_5_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_6, vmux_6_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_7, vmux_7_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_8, vmux_8_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_9, vmux_9_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_10, vmux_10_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_11, vmux_11_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_12, vmux_12_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_13, vmux_13_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_14, vmux_14_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_15, vmux_15_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_16, vmux_16_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_17, vmux_17_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_18, vmux_18_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_19, vmux_19_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_20, vmux_20_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_21, vmux_21_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_22, vmux_22_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_23, vmux_23_port_in_0),

        MESA_SYNCE_GRAPH_CONNECTION(vmux_0_port_out_0,
                                    indy_phy_mux_0a_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_0_port_out_1,
                                    indy_phy_mux_0b_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_1_port_out_0,
                                    indy_phy_mux_0a_port_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_1_port_out_1,
                                    indy_phy_mux_0b_port_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_2_port_out_0,
                                    indy_phy_mux_0a_port_in_2),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_2_port_out_1,
                                    indy_phy_mux_0b_port_in_2),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_3_port_out_0,
                                    indy_phy_mux_0a_port_in_3),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_3_port_out_1,
                                    indy_phy_mux_0b_port_in_3),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_4_port_out_0,
                                    indy_phy_mux_1a_port_in_4),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_4_port_out_1,
                                    indy_phy_mux_1b_port_in_4),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_5_port_out_0,
                                    indy_phy_mux_1a_port_in_5),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_5_port_out_1,
                                    indy_phy_mux_1b_port_in_5),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_6_port_out_0,
                                    indy_phy_mux_1a_port_in_6),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_6_port_out_1,
                                    indy_phy_mux_1b_port_in_6),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_7_port_out_0,
                                    indy_phy_mux_1a_port_in_7),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_7_port_out_1,
                                    indy_phy_mux_1b_port_in_7),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_8_port_out_0,
                                    indy_phy_mux_2a_port_in_8),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_8_port_out_1,
                                    indy_phy_mux_2b_port_in_8),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_9_port_out_0,
                                    indy_phy_mux_2a_port_in_9),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_9_port_out_1,
                                    indy_phy_mux_2b_port_in_9),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_10_port_out_0,
                                    indy_phy_mux_2a_port_in_10),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_10_port_out_1,
                                    indy_phy_mux_2b_port_in_10),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_11_port_out_0,
                                    indy_phy_mux_2a_port_in_11),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_11_port_out_1,
                                    indy_phy_mux_2b_port_in_11),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_12_port_out_0,
                                    indy_phy_mux_3a_port_in_12),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_12_port_out_1,
                                    indy_phy_mux_3b_port_in_12),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_13_port_out_0,
                                    indy_phy_mux_3a_port_in_13),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_13_port_out_1,
                                    indy_phy_mux_3b_port_in_13),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_14_port_out_0,
                                    indy_phy_mux_3a_port_in_14),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_14_port_out_1,
                                    indy_phy_mux_3b_port_in_14),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_15_port_out_0,
                                    indy_phy_mux_3a_port_in_15),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_15_port_out_1,
                                    indy_phy_mux_3b_port_in_15),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_16_port_out_0,
                                    indy_phy_mux_4a_port_in_16),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_16_port_out_1,
                                    indy_phy_mux_4b_port_in_16),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_17_port_out_0,
                                    indy_phy_mux_4a_port_in_17),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_17_port_out_1,
                                    indy_phy_mux_4b_port_in_17),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_18_port_out_0,
                                    indy_phy_mux_4a_port_in_18),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_18_port_out_1,
                                    indy_phy_mux_4b_port_in_18),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_19_port_out_0,
                                    indy_phy_mux_4a_port_in_19),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_19_port_out_1,
                                    indy_phy_mux_4b_port_in_19),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_20_port_out_0,
                                    indy_phy_mux_5a_port_in_20),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_20_port_out_1,
                                    indy_phy_mux_5b_port_in_20),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_21_port_out_0,
                                    indy_phy_mux_5a_port_in_21),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_21_port_out_1,
                                    indy_phy_mux_5b_port_in_21),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_22_port_out_0,
                                    indy_phy_mux_5a_port_in_22),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_22_port_out_1,
                                    indy_phy_mux_5b_port_in_22),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_23_port_out_0,
                                    indy_phy_mux_5a_port_in_23),
        MESA_SYNCE_GRAPH_CONNECTION(vmux_23_port_out_1,
                                    indy_phy_mux_5b_port_in_23),

        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_1a_port_out_0,
                                    indy_phy_mux_0a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_1b_port_out_1,
                                    indy_phy_mux_0b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_2a_port_out_0,
                                    indy_phy_mux_1a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_2b_port_out_1,
                                    indy_phy_mux_1b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_3a_port_out_0,
                                    indy_phy_mux_2a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_3b_port_out_1,
                                    indy_phy_mux_2b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_4a_port_out_0,
                                    indy_phy_mux_3a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_4b_port_out_1,
                                    indy_phy_mux_3b_reco_clk_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_5a_port_out_0,
                                    indy_phy_mux_4a_reco_clk_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_5b_port_out_1,
                                    indy_phy_mux_4b_reco_clk_in_1),

        MESA_SYNCE_GRAPH_CONNECTION(eth_port_24, divider_switch_mux_port_24_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_24_out,
                                    switch_mux_port_in_24),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_25, divider_switch_mux_port_25_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_25_out,
                                    switch_mux_port_in_25),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_26, divider_switch_mux_port_26_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_26_out,
                                    switch_mux_port_in_26),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_27, divider_switch_mux_port_27_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_27_out,
                                    switch_mux_port_in_27),

        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_1, dpll_port_2),
        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_0, dpll_port_3),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_0a_port_out_0, dpll_port_0),
        MESA_SYNCE_GRAPH_CONNECTION(indy_phy_mux_0b_port_out_1, dpll_port_1),
        MESA_SYNCE_GRAPH_CONNECTION(station_clock_laguna_28, dpll_port_4)

};

static const meba_synce_terminal_attr_t attr_laguna_28_w_zls30772_board[] = {
    //              device                 attr-type             attr-value
    MESA_SYNCE_ATTR(dpll_port_0, MEBA_ATTR_CLOCK_ID, 1),
    MESA_SYNCE_ATTR(dpll_port_1, MEBA_ATTR_CLOCK_ID, 2),
    MESA_SYNCE_ATTR(dpll_port_2, MEBA_ATTR_CLOCK_ID, 1),
    MESA_SYNCE_ATTR(dpll_port_3, MEBA_ATTR_CLOCK_ID, 2),
    MESA_SYNCE_ATTR(dpll_port_4, MEBA_ATTR_CLOCK_ID, 3),

    MESA_SYNCE_ATTR(eth_port_0, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_1, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_2, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_3, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_4, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_5, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_6, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_7, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_8, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_9, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_10,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_11,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_12,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_13,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_14,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_15,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_16,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_17,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_18,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_19,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_20,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_21,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_22,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_23,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),

    MESA_SYNCE_ATTR(eth_port_24,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_24,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_24,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_24,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),

    MESA_SYNCE_ATTR(eth_port_25,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_25,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_25,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_25,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),

    MESA_SYNCE_ATTR(eth_port_26,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_26,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_26,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_26,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),

    MESA_SYNCE_ATTR(eth_port_27,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_27,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_27,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_27,
                    MEBA_ATTR_FREQ_1G,
                    MEBA_SYNCE_CLOCK_FREQ_125MHZ),

};

static const meba_synce_graph_element_t synce_graph_elements_laguna_10_board[] =
    {

        MESA_SYNCE_GRAPH_CONNECTION(eth_port_0, divider_switch_mux_port_0_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_0_out,
                                    switch_mux_port_in_0),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_1, divider_switch_mux_port_1_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_1_out,
                                    switch_mux_port_in_1),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_2, divider_switch_mux_port_2_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_2_out,
                                    switch_mux_port_in_2),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_3, divider_switch_mux_port_3_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_3_out,
                                    switch_mux_port_in_3),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_4, divider_switch_mux_port_4_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_4_out,
                                    switch_mux_port_in_4),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_5, divider_switch_mux_port_5_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_5_out,
                                    switch_mux_port_in_5),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_6, divider_switch_mux_port_6_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_6_out,
                                    switch_mux_port_in_6),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_7, divider_switch_mux_port_7_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_7_out,
                                    switch_mux_port_in_7),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_8, divider_switch_mux_port_8_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_8_out,
                                    switch_mux_port_in_8),
        MESA_SYNCE_GRAPH_CONNECTION(eth_port_9, divider_switch_mux_port_9_in),
        MESA_SYNCE_GRAPH_CONNECTION(divider_switch_mux_port_9_out,
                                    switch_mux_port_in_9),

        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_1, dpll_port_2),
        MESA_SYNCE_GRAPH_CONNECTION(switch_mux_port_out_0, dpll_port_3),
        MESA_SYNCE_GRAPH_CONNECTION(station_clock_laguna_10, dpll_port_4)};

static const meba_synce_terminal_attr_t attr_laguna_10_board[] = {
    //              device                 attr-type             attr-value
    MESA_SYNCE_ATTR(dpll_port_2, MEBA_ATTR_CLOCK_ID, 1),
    MESA_SYNCE_ATTR(dpll_port_3, MEBA_ATTR_CLOCK_ID, 2),
    MESA_SYNCE_ATTR(dpll_port_4, MEBA_ATTR_CLOCK_ID, 3),

    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_0,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_0, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_1,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_1, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_2,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_2, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_3,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_3, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_4,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_4, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_5,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_5, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_6,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_6, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_7,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_7, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_8,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_8,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_8,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_8, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
    MESA_SYNCE_ATTR(eth_port_9,
                    MEBA_ATTR_FREQ_10G,
                    MEBA_SYNCE_CLOCK_FREQ_80_565MHZ),
    MESA_SYNCE_ATTR(eth_port_9,
                    MEBA_ATTR_FREQ_5G,
                    MEBA_SYNCE_CLOCK_FREQ_40_283MHZ),
    MESA_SYNCE_ATTR(eth_port_9,
                    MEBA_ATTR_FREQ_2_5G,
                    MEBA_SYNCE_CLOCK_FREQ_312_5MHZ),
    MESA_SYNCE_ATTR(eth_port_9, MEBA_ATTR_FREQ_1G, MEBA_SYNCE_CLOCK_FREQ_125MHZ),
};

mesa_rc meba_synce_graph_get(meba_inst_t                      inst,
                             const meba_synce_graph_t **const g)
{
    static meba_synce_graph_t synce_graph;
    meba_synce_clock_hw_id_t  dpll_type;
    int                       board_type = inst->props.board_type;
    meba_board_state_t       *board = INST2BOARD(inst);

    if (meba_synce_spi_if_get_dpll_type(inst, &dpll_type) != MESA_RC_OK) {
        T_E(inst, "Failure probing DPLL type.");
        return MESA_RC_NOT_IMPLEMENTED;
    } else {
        if (dpll_type == MEBA_SYNCE_CLOCK_HW_ZL_30771 ||
            dpll_type == MEBA_SYNCE_CLOCK_HW_ZL_30772 ||
            dpll_type == MEBA_SYNCE_CLOCK_HW_ZL_30773 ||
            dpll_type == MEBA_SYNCE_CLOCK_HW_ZL_30731 ||
            dpll_type == MEBA_SYNCE_CLOCK_HW_ZL_30732 ||
            dpll_type == MEBA_SYNCE_CLOCK_HW_ZL_30733) {
            if (board_type == VTSS_BOARD_FIREANT_PCB134_REF) {
                if (board->port_cfg == VTSS_BOARD_CONF_8x25G_NPI) {
                    synce_graph.graph_length = MEBA_ARRSZ(
                        synce_graph_elements_fireant_8_w_zls30772_board);
                    synce_graph.graph =
                        synce_graph_elements_fireant_8_w_zls30772_board;
                    synce_graph.attr = attr_fireant_8_w_zls30772_board;
                    synce_graph.attr_length =
                        MEBA_ARRSZ(attr_fireant_8_w_zls30772_board);
                } else if (board->port_cfg ==
                           VTSS_BOARD_CONF_10x10G_4x25G_NPI) {
                    synce_graph.graph_length = MEBA_ARRSZ(
                        synce_graph_elements_fireant_10_4_w_zls30772_board);
                    synce_graph.graph =
                        synce_graph_elements_fireant_10_4_w_zls30772_board;
                    synce_graph.attr = attr_fireant_10_4_w_zls30772_board;
                    synce_graph.attr_length =
                        MEBA_ARRSZ(attr_fireant_10_4_w_zls30772_board);
                } else {
                    synce_graph.graph_length = MEBA_ARRSZ(
                        synce_graph_elements_fireant_24_w_zls30772_board);
                    synce_graph.graph =
                        synce_graph_elements_fireant_24_w_zls30772_board;
                    synce_graph.attr = attr_fireant_24_w_zls30772_board;
                    synce_graph.attr_length =
                        MEBA_ARRSZ(attr_fireant_24_w_zls30772_board);
                }
            } else if (board_type == VTSS_BOARD_FIREANT_PCB135_REF) {
                if (!board->gpy241_present) {
                    // PCB135 rev 1 or 2 with Elise Phy
                    synce_graph.graph_length = MEBA_ARRSZ(
                        synce_graph_elements_fireant_56_w_zls30772_board);
                    synce_graph.graph =
                        synce_graph_elements_fireant_56_w_zls30772_board;
                    synce_graph.attr = attr_fireant_56_w_zls30772_board;
                    synce_graph.attr_length =
                        MEBA_ARRSZ(attr_fireant_56_w_zls30772_board);
                } else {
                    // PCB135 rev 3 with Indy / Maxlinear Phy
                    synce_graph.graph_length = MEBA_ARRSZ(
                        synce_graph_elements_fireant_56_revc_w_zls30772_board);
                    synce_graph.graph =
                        synce_graph_elements_fireant_56_revc_w_zls30772_board;
                    synce_graph.attr = attr_fireant_56_revc_w_zls30772_board;
                    synce_graph.attr_length =
                        MEBA_ARRSZ(attr_fireant_56_revc_w_zls30772_board);
                }
            } else if (board_type == VTSS_BOARD_LAN9694_PCB8398) {
                synce_graph.graph_length =
                    MEBA_ARRSZ(synce_graph_elements_laguna_28_w_zls30732_board);
                synce_graph.graph =
                    synce_graph_elements_laguna_28_w_zls30732_board;
                synce_graph.attr = attr_laguna_28_w_zls30772_board;
                synce_graph.attr_length =
                    MEBA_ARRSZ(attr_laguna_28_w_zls30772_board);
            } else if (board_type == VTSS_BOARD_LAN9698_PCB8422) {
                synce_graph.graph_length =
                    MEBA_ARRSZ(synce_graph_elements_laguna_10_board);
                synce_graph.graph = synce_graph_elements_laguna_10_board;
                synce_graph.attr = attr_laguna_10_board;
                synce_graph.attr_length = MEBA_ARRSZ(attr_laguna_10_board);
            }
        }
        *g = &synce_graph;
    }

    return MESA_RC_OK;
}

mesa_rc meba_synce_mux_set(meba_inst_t inst,
                           uint32_t    dev_id,
                           uint32_t    input,
                           uint32_t    output)
{
    T_I(inst, "Configure device: %d input %x output %x", dev_id, input, output);
    int                     board_type = inst->props.board_type;
    mepa_device_t          *phy_dev;
    mepa_synce_clock_conf_t conf;
    T_D(inst, "Enter");

    if (board_type != VTSS_BOARD_FIREANT_PCB135_REF &&
        board_type != VTSS_BOARD_LAN9694_PCB8398 &&
        board_type != VTSS_BOARD_LAN9698_PCB8422) {
        T_E(inst, "Board type not yet implemented.");
        return MESA_RC_NOT_IMPLEMENTED;
    }

    if (dev_id < 100) {
        // this is a port, nothing to configure
        return MESA_RC_OK;
    }

    if (dev_id >= 200 && dev_id <= 299) {
        // this is a divider (in). Not an actual device - ok
        return MESA_RC_OK;
    }

    if (dev_id == 600) {
        // this is a divider (out). Not an actual device - ok
        return MESA_RC_OK;
    }

    if (dev_id >= 900 && dev_id < 1000) {
        // this is a pseudo mux. Only used to make the graph unambigous. Nothing
        // to configure
        return MESA_RC_OK;
    }

    if (dev_id >= 800 && dev_id < 900) {
        // this is an indy phy mux
        if (input & MESA_SYNCE_DEV_INPUT) {
            // Take input from a copper port
            phy_dev = inst->phy_devices[input & ~MESA_SYNCE_DEV_INPUT];
            conf.src = MEPA_SYNCE_CLOCK_SRC_COPPER_MEDIA;
        } else {
            // In order to make recovered clock 0 to go from recovered_clk_in_0
            // to recovered_clk_out_0, and recovered clock 1 to go from
            // recovered_clk_in_1 to recovered_clk_out_1, each indy phy is
            // represented by two device ids in the graph, one for clock 0 and
            // one for clock 1. Each indy phy handle four ports, so the phy
            // index need to be multiplied by four to get the first port handled
            // by the phy
            int dev_index = (dev_id - 800) / 2;
            int phy_port = dev_index * 4;
            phy_dev = inst->phy_devices[phy_port];
            conf.src = MEPA_SYNCE_CLOCK_SRC_CLOCK_IN_1 + input;
        }
        conf.dst = output;
        conf.freq = MEPA_FREQ_125M;

        return mepa_synce_clock_conf_set(phy_dev, &conf);
    }

    T_E(inst, "Called with unsupported device: %d, input: %d, output: %d",
        dev_id, input, output);
    return MESA_RC_ERROR;
}

static meba_api_synce_t public_functions = {
#define X(name) .name = name,
    MEBA_LIST_OF_API_SYNCE_CALLS
#undef X
};

meba_api_synce_t *meba_synce_get() { return &public_functions; }
