Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 10 16:33:05 2024
| Host         : yqgg running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    72          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (104)
5. checking no_input_delay (7)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: buzzing/clk_div_reg[23]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: clk_div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (104)
--------------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.202        0.000                      0                 3199        0.123        0.000                      0                 3199        4.600        0.000                       0                  1468  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.202        0.000                      0                 3199        0.123        0.000                      0                 3199        4.600        0.000                       0                  1468  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 0.627ns (9.271%)  route 6.136ns (90.729%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 14.030 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.407     4.422    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.223     4.645 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.381     5.026    JudgeImg/clk_div_reg__0[7]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.043     5.069 r  JudgeImg/image[199]_i_35/O
                         net (fo=1, routed)           0.187     5.256    JudgeImg/image[199]_i_35_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.043     5.299 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.194     5.494    debounce3/image[199]_i_6
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.537 r  debounce3/image[199]_i_22/O
                         net (fo=21, routed)          0.882     6.419    debounce3/clk_div_reg[2]_6
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.043     6.462 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     8.342    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     8.393 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.249    10.642    nolabel_line96/image[197]_i_3_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.138    10.780 r  nolabel_line96/image_tleft[105]_i_2/O
                         net (fo=1, routed)           0.363    11.142    nolabel_line96/image_tleft[105]_i_2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.043    11.185 r  nolabel_line96/image_tleft[105]_i_1/O
                         net (fo=1, routed)           0.000    11.185    nolabel_line96_n_503
    SLICE_X54Y68         FDRE                                         r  image_tleft_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.255    14.030    clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  image_tleft_reg[105]/C
                         clock pessimism              0.328    14.358    
                         clock uncertainty           -0.035    14.323    
    SLICE_X54Y68         FDRE (Setup_fdre_C_D)        0.065    14.388    image_tleft_reg[105]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 0.627ns (9.317%)  route 6.103ns (90.683%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.040 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.407     4.422    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.223     4.645 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.381     5.026    JudgeImg/clk_div_reg__0[7]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.043     5.069 r  JudgeImg/image[199]_i_35/O
                         net (fo=1, routed)           0.187     5.256    JudgeImg/image[199]_i_35_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.043     5.299 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.194     5.494    debounce3/image[199]_i_6
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.537 r  debounce3/image[199]_i_22/O
                         net (fo=21, routed)          0.882     6.419    debounce3/clk_div_reg[2]_6
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.043     6.462 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     8.342    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     8.393 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.339    10.732    nolabel_line96/image[197]_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.138    10.870 r  nolabel_line96/image_tleft[74]_i_2/O
                         net (fo=1, routed)           0.239    11.109    nolabel_line96/image_tleft[74]_i_2_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.043    11.152 r  nolabel_line96/image_tleft[74]_i_1/O
                         net (fo=1, routed)           0.000    11.152    nolabel_line96_n_534
    SLICE_X52Y56         FDRE                                         r  image_tleft_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.265    14.040    clk_IBUF_BUFG
    SLICE_X52Y56         FDRE                                         r  image_tleft_reg[74]/C
                         clock pessimism              0.328    14.368    
                         clock uncertainty           -0.035    14.333    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)        0.034    14.367    image_tleft_reg[74]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 0.627ns (9.332%)  route 6.092ns (90.668%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.407     4.422    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.223     4.645 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.381     5.026    JudgeImg/clk_div_reg__0[7]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.043     5.069 r  JudgeImg/image[199]_i_35/O
                         net (fo=1, routed)           0.187     5.256    JudgeImg/image[199]_i_35_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.043     5.299 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.194     5.494    debounce3/image[199]_i_6
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.537 r  debounce3/image[199]_i_22/O
                         net (fo=21, routed)          0.882     6.419    debounce3/clk_div_reg[2]_6
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.043     6.462 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     8.342    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     8.393 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.332    10.725    nolabel_line96/image[197]_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.138    10.863 r  nolabel_line96/image_tleft[88]_i_2/O
                         net (fo=1, routed)           0.235    11.098    nolabel_line96/image_tleft[88]_i_2_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.043    11.141 r  nolabel_line96/image_tleft[88]_i_1/O
                         net (fo=1, routed)           0.000    11.141    nolabel_line96_n_520
    SLICE_X53Y63         FDRE                                         r  image_tleft_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.262    14.037    clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  image_tleft_reg[88]/C
                         clock pessimism              0.328    14.365    
                         clock uncertainty           -0.035    14.330    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)        0.033    14.363    image_tleft_reg[88]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -11.141    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 0.627ns (9.379%)  route 6.058ns (90.621%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.407     4.422    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.223     4.645 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.381     5.026    JudgeImg/clk_div_reg__0[7]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.043     5.069 r  JudgeImg/image[199]_i_35/O
                         net (fo=1, routed)           0.187     5.256    JudgeImg/image[199]_i_35_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.043     5.299 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.194     5.494    debounce3/image[199]_i_6
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.537 r  debounce3/image[199]_i_22/O
                         net (fo=21, routed)          0.882     6.419    debounce3/clk_div_reg[2]_6
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.043     6.462 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     8.342    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     8.393 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.218    10.611    nolabel_line96/image[197]_i_3_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.138    10.749 r  nolabel_line96/image_tleft[72]_i_2/O
                         net (fo=1, routed)           0.315    11.064    nolabel_line96/image_tleft[72]_i_2_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I0_O)        0.043    11.107 r  nolabel_line96/image_tleft[72]_i_1/O
                         net (fo=1, routed)           0.000    11.107    nolabel_line96_n_536
    SLICE_X49Y58         FDRE                                         r  image_tleft_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.266    14.041    clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  image_tleft_reg[72]/C
                         clock pessimism              0.328    14.369    
                         clock uncertainty           -0.035    14.334    
    SLICE_X49Y58         FDRE (Setup_fdre_C_D)        0.033    14.367    image_tleft_reg[72]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 0.627ns (9.354%)  route 6.076ns (90.646%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.407     4.422    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.223     4.645 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.381     5.026    JudgeImg/clk_div_reg__0[7]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.043     5.069 r  JudgeImg/image[199]_i_35/O
                         net (fo=1, routed)           0.187     5.256    JudgeImg/image[199]_i_35_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.043     5.299 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.194     5.494    debounce3/image[199]_i_6
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.537 r  debounce3/image[199]_i_22/O
                         net (fo=21, routed)          0.882     6.419    debounce3/clk_div_reg[2]_6
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.043     6.462 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     8.342    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     8.393 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.189    10.582    nolabel_line96/image[197]_i_3_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.138    10.720 r  nolabel_line96/image_tleft[85]_i_2/O
                         net (fo=1, routed)           0.363    11.083    nolabel_line96/image_tleft[85]_i_2_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.043    11.126 r  nolabel_line96/image_tleft[85]_i_1/O
                         net (fo=1, routed)           0.000    11.126    nolabel_line96_n_523
    SLICE_X50Y62         FDRE                                         r  image_tleft_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.262    14.037    clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  image_tleft_reg[85]/C
                         clock pessimism              0.328    14.365    
                         clock uncertainty           -0.035    14.330    
    SLICE_X50Y62         FDRE (Setup_fdre_C_D)        0.065    14.395    image_tleft_reg[85]
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 0.627ns (9.434%)  route 6.019ns (90.566%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.407     4.422    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.223     4.645 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.381     5.026    JudgeImg/clk_div_reg__0[7]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.043     5.069 r  JudgeImg/image[199]_i_35/O
                         net (fo=1, routed)           0.187     5.256    JudgeImg/image[199]_i_35_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.043     5.299 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.194     5.494    debounce3/image[199]_i_6
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.537 r  debounce3/image[199]_i_22/O
                         net (fo=21, routed)          0.882     6.419    debounce3/clk_div_reg[2]_6
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.043     6.462 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     8.342    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     8.393 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.141    10.534    nolabel_line96/image[197]_i_3_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.138    10.672 r  nolabel_line96/image_tleft[96]_i_2/O
                         net (fo=1, routed)           0.353    11.025    nolabel_line96/image_tleft[96]_i_2_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I0_O)        0.043    11.068 r  nolabel_line96/image_tleft[96]_i_1/O
                         net (fo=1, routed)           0.000    11.068    nolabel_line96_n_512
    SLICE_X52Y66         FDRE                                         r  image_tleft_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.259    14.034    clk_IBUF_BUFG
    SLICE_X52Y66         FDRE                                         r  image_tleft_reg[96]/C
                         clock pessimism              0.328    14.362    
                         clock uncertainty           -0.035    14.327    
    SLICE_X52Y66         FDRE (Setup_fdre_C_D)        0.033    14.360    image_tleft_reg[96]
  -------------------------------------------------------------------
                         required time                         14.360    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.308ns  (required time - arrival time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.628ns  (logic 0.627ns (9.459%)  route 6.001ns (90.541%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns = ( 14.032 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.407     4.422    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.223     4.645 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.381     5.026    JudgeImg/clk_div_reg__0[7]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.043     5.069 r  JudgeImg/image[199]_i_35/O
                         net (fo=1, routed)           0.187     5.256    JudgeImg/image[199]_i_35_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.043     5.299 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.194     5.494    debounce3/image[199]_i_6
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.537 r  debounce3/image[199]_i_22/O
                         net (fo=21, routed)          0.882     6.419    debounce3/clk_div_reg[2]_6
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.043     6.462 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     8.342    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     8.393 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.245    10.638    nolabel_line96/image[197]_i_3_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.138    10.776 r  nolabel_line96/image_tleft[101]_i_2/O
                         net (fo=1, routed)           0.232    11.008    nolabel_line96/image_tleft[101]_i_2_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.043    11.051 r  nolabel_line96/image_tleft[101]_i_1/O
                         net (fo=1, routed)           0.000    11.051    nolabel_line96_n_507
    SLICE_X53Y68         FDRE                                         r  image_tleft_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.257    14.032    clk_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  image_tleft_reg[101]/C
                         clock pessimism              0.328    14.360    
                         clock uncertainty           -0.035    14.325    
    SLICE_X53Y68         FDRE (Setup_fdre_C_D)        0.034    14.359    image_tleft_reg[101]
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                  3.308    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 0.629ns (9.498%)  route 5.993ns (90.502%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.407     4.422    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.223     4.645 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.381     5.026    JudgeImg/clk_div_reg__0[7]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.043     5.069 r  JudgeImg/image[199]_i_35/O
                         net (fo=1, routed)           0.187     5.256    JudgeImg/image[199]_i_35_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.043     5.299 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.194     5.494    debounce3/image[199]_i_6
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.537 r  debounce3/image[199]_i_22/O
                         net (fo=21, routed)          0.882     6.419    debounce3/clk_div_reg[2]_6
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.043     6.462 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.711     8.173    nolabel_line96/position_reg[154]
    SLICE_X17Y58         LUT2 (Prop_lut2_I0_O)        0.054     8.227 f  nolabel_line96/image[101]_i_3/O
                         net (fo=124, routed)         2.283    10.510    nolabel_line96/image[101]_i_3_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I5_O)        0.137    10.647 r  nolabel_line96/image[99]_i_2/O
                         net (fo=1, routed)           0.355    11.002    nolabel_line96/image[99]_i_2_n_0
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.043    11.045 r  nolabel_line96/image[99]_i_1/O
                         net (fo=1, routed)           0.000    11.045    nolabel_line96_n_709
    SLICE_X48Y67         FDRE                                         r  image_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.260    14.035    clk_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  image_reg[99]/C
                         clock pessimism              0.328    14.363    
                         clock uncertainty           -0.035    14.328    
    SLICE_X48Y67         FDRE (Setup_fdre_C_D)        0.033    14.361    image_reg[99]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                         -11.045    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 0.627ns (9.509%)  route 5.967ns (90.491%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.407     4.422    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.223     4.645 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.381     5.026    JudgeImg/clk_div_reg__0[7]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.043     5.069 r  JudgeImg/image[199]_i_35/O
                         net (fo=1, routed)           0.187     5.256    JudgeImg/image[199]_i_35_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.043     5.299 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.194     5.494    debounce3/image[199]_i_6
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.537 r  debounce3/image[199]_i_22/O
                         net (fo=21, routed)          0.882     6.419    debounce3/clk_div_reg[2]_6
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.043     6.462 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     8.342    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     8.393 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.210    10.603    nolabel_line96/image[197]_i_3_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I5_O)        0.138    10.741 r  nolabel_line96/image_tleft[87]_i_2/O
                         net (fo=1, routed)           0.232    10.973    nolabel_line96/image_tleft[87]_i_2_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.043    11.016 r  nolabel_line96/image_tleft[87]_i_1/O
                         net (fo=1, routed)           0.000    11.016    nolabel_line96_n_521
    SLICE_X53Y62         FDRE                                         r  image_tleft_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.262    14.037    clk_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  image_tleft_reg[87]/C
                         clock pessimism              0.328    14.365    
                         clock uncertainty           -0.035    14.330    
    SLICE_X53Y62         FDRE (Setup_fdre_C_D)        0.034    14.364    image_tleft_reg[87]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -11.016    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 0.627ns (9.518%)  route 5.961ns (90.482%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.422ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.407     4.422    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.223     4.645 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.381     5.026    JudgeImg/clk_div_reg__0[7]
    SLICE_X38Y55         LUT4 (Prop_lut4_I2_O)        0.043     5.069 r  JudgeImg/image[199]_i_35/O
                         net (fo=1, routed)           0.187     5.256    JudgeImg/image[199]_i_35_n_0
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.043     5.299 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.194     5.494    debounce3/image[199]_i_6
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.043     5.537 r  debounce3/image[199]_i_22/O
                         net (fo=21, routed)          0.882     6.419    debounce3/clk_div_reg[2]_6
    SLICE_X48Y59         LUT3 (Prop_lut3_I0_O)        0.043     6.462 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     8.342    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     8.393 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.335    10.728    nolabel_line96/image[197]_i_3_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.138    10.866 r  nolabel_line96/image_tleft[77]_i_2/O
                         net (fo=1, routed)           0.101    10.967    nolabel_line96/image_tleft[77]_i_2_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.043    11.010 r  nolabel_line96/image_tleft[77]_i_1/O
                         net (fo=1, routed)           0.000    11.010    nolabel_line96_n_531
    SLICE_X53Y58         FDRE                                         r  image_tleft_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.264    14.039    clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  image_tleft_reg[77]/C
                         clock pessimism              0.328    14.367    
                         clock uncertainty           -0.035    14.332    
    SLICE_X53Y58         FDRE (Setup_fdre_C_D)        0.034    14.366    image_tleft_reg[77]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  3.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 position_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.710%)  route 0.067ns (34.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.309ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.605     1.851    clk_IBUF_BUFG
    SLICE_X24Y58         FDRE                                         r  position_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.100     1.951 r  position_reg[28]/Q
                         net (fo=11, routed)          0.067     2.018    position_right[29]
    SLICE_X25Y58         LUT5 (Prop_lut5_I1_O)        0.028     2.046 r  occupy[28]_i_1/O
                         net (fo=1, routed)           0.000     2.046    occupy[28]_i_1_n_0
    SLICE_X25Y58         FDRE                                         r  occupy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.824     2.309    clk_IBUF_BUFG
    SLICE_X25Y58         FDRE                                         r  occupy_reg[28]/C
                         clock pessimism             -0.447     1.862    
    SLICE_X25Y58         FDRE (Hold_fdre_C_D)         0.061     1.923    occupy_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 image_tover_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.159%)  route 0.258ns (66.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.592     1.838    clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  image_tover_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.100     1.938 r  image_tover_reg[80]/Q
                         net (fo=7, routed)           0.258     2.196    nolabel_line96/image_tover_reg[198]_1[80]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.028     2.224 r  nolabel_line96/image_tover[90]_i_1/O
                         net (fo=1, routed)           0.000     2.224    nolabel_line96_n_316
    SLICE_X56Y63         FDRE                                         r  image_tover_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.807     2.292    clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  image_tover_reg[90]/C
                         clock pessimism             -0.267     2.025    
    SLICE_X56Y63         FDRE (Hold_fdre_C_D)         0.060     2.085    image_tover_reg[90]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 image_tover_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.085%)  route 0.284ns (68.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.585     1.831    clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  image_tover_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.100     1.931 r  image_tover_reg[103]/Q
                         net (fo=7, routed)           0.284     2.215    nolabel_line96/image_tover_reg[198]_1[103]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.028     2.243 r  nolabel_line96/image_tover[113]_i_1/O
                         net (fo=1, routed)           0.000     2.243    nolabel_line96_n_293
    SLICE_X54Y73         FDRE                                         r  image_tover_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.797     2.282    clk_IBUF_BUFG
    SLICE_X54Y73         FDRE                                         r  image_tover_reg[113]/C
                         clock pessimism             -0.267     2.015    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.087     2.102    image_tover_reg[113]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 buzzing/counter_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzing/counter_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.253ns (70.724%)  route 0.105ns (29.276%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.717     1.963    buzzing/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  buzzing/counter_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.100     2.063 r  buzzing/counter_reg[4][11]/Q
                         net (fo=3, routed)           0.104     2.167    buzzing/counter_reg[4]_2[11]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.279 r  buzzing/counter_reg[4][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.280    buzzing/counter_reg[4][8]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.321 r  buzzing/counter_reg[4][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.321    buzzing/counter_reg[4][12]_i_1_n_7
    SLICE_X7Y50          FDRE                                         r  buzzing/counter_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.885     2.370    buzzing/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  buzzing/counter_reg[4][12]/C
                         clock pessimism             -0.267     2.103    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.071     2.174    buzzing/counter_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 buzzing/prompt_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzing/prompt_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.140%)  route 0.138ns (51.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.684     1.930    buzzing/clk_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  buzzing/prompt_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.100     2.030 r  buzzing/prompt_reg[118]/Q
                         net (fo=2, routed)           0.138     2.168    buzzing/p_2_in[122]
    SLICE_X22Y46         LUT5 (Prop_lut5_I3_O)        0.028     2.196 r  buzzing/prompt[122]_i_1/O
                         net (fo=1, routed)           0.000     2.196    buzzing/prompt[122]_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  buzzing/prompt_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.923     2.408    buzzing/clk_IBUF_BUFG
    SLICE_X22Y46         FDRE                                         r  buzzing/prompt_reg[122]/C
                         clock pessimism             -0.447     1.961    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.087     2.048    buzzing/prompt_reg[122]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 debounce0/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce0/pbshift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.972%)  route 0.108ns (52.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.598     1.844    debounce0/clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  debounce0/pbshift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  debounce0/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.108     2.052    debounce0/p_0_out[5]
    SLICE_X48Y51         FDRE                                         r  debounce0/pbshift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.817     2.302    debounce0/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  debounce0/pbshift_reg[5]/C
                         clock pessimism             -0.447     1.855    
    SLICE_X48Y51         FDRE (Hold_fdre_C_D)         0.047     1.902    debounce0/pbshift_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce0/pbshift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce0/pbshift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.706%)  route 0.106ns (47.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.596     1.842    debounce0/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  debounce0/pbshift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.118     1.960 r  debounce0/pbshift_reg[0]/Q
                         net (fo=3, routed)           0.106     2.066    debounce0/p_0_out[1]
    SLICE_X49Y51         FDRE                                         r  debounce0/pbshift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.817     2.302    debounce0/clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  debounce0/pbshift_reg[1]/C
                         clock pessimism             -0.427     1.875    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.040     1.915    debounce0/pbshift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 buzzing/counter_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzing/counter_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.253ns (69.891%)  route 0.109ns (30.109%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.339ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.686     1.932    buzzing/clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  buzzing/counter_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.100     2.032 r  buzzing/counter_reg[0][7]/Q
                         net (fo=3, routed)           0.108     2.140    buzzing/counter_reg[0]_6[7]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.252 r  buzzing/counter_reg[0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.253    buzzing/counter_reg[0][4]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.294 r  buzzing/counter_reg[0][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.294    buzzing/counter_reg[0][8]_i_1_n_7
    SLICE_X15Y50         FDRE                                         r  buzzing/counter_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.854     2.339    buzzing/clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  buzzing/counter_reg[0][8]/C
                         clock pessimism             -0.267     2.072    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.071     2.143    buzzing/counter_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 occupy_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupy_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.045%)  route 0.123ns (48.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.599     1.845    clk_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  occupy_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.100     1.945 r  occupy_reg[95]/Q
                         net (fo=9, routed)           0.123     2.068    p_1_in[105]
    SLICE_X40Y65         LUT6 (Prop_lut6_I4_O)        0.028     2.096 r  occupy[105]_i_1/O
                         net (fo=1, routed)           0.000     2.096    occupy[105]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  occupy_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.816     2.301    clk_IBUF_BUFG
    SLICE_X40Y65         FDRE                                         r  occupy_reg[105]/C
                         clock pessimism             -0.445     1.856    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.087     1.943    occupy_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 image_tover_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.156ns (38.664%)  route 0.247ns (61.336%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.589     1.835    clk_IBUF_BUFG
    SLICE_X55Y64         FDRE                                         r  image_tover_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  image_tover_reg[92]/Q
                         net (fo=7, routed)           0.193     2.127    nolabel_line96/image_tover_reg[198]_1[92]
    SLICE_X56Y65         LUT6 (Prop_lut6_I3_O)        0.028     2.155 r  nolabel_line96/image_tover[93]_i_2/O
                         net (fo=1, routed)           0.055     2.210    nolabel_line96/image_tover[93]_i_2_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.028     2.238 r  nolabel_line96/image_tover[93]_i_1/O
                         net (fo=1, routed)           0.000     2.238    nolabel_line96_n_313
    SLICE_X56Y65         FDRE                                         r  image_tover_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.806     2.291    clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  image_tover_reg[93]/C
                         clock pessimism             -0.267     2.024    
    SLICE_X56Y65         FDRE (Hold_fdre_C_D)         0.060     2.084    image_tover_reg[93]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X26Y59   occupy_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X26Y59   occupy_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X26Y59   occupy_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X26Y59   occupy_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X26Y60   occupy_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X27Y62   pre_rst_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X5Y54    score_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X5Y54    score_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y54    score_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y59   occupy_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y59   occupy_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y59   occupy_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y59   occupy_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y59   occupy_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y59   occupy_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y59   occupy_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y59   occupy_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y60   occupy_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y60   occupy_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X27Y62   beginning_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X27Y62   beginning_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y53   clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y53   clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y55   clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y55   clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y55   clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y55   clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y56   clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X39Y56   clk_div_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v0/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/r_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.998ns  (logic 1.079ns (3.481%)  route 29.919ns (96.519%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=6 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  v0/col_addr_reg[2]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  v0/col_addr_reg[2]/Q
                         net (fo=60, routed)          1.814     2.037    v0/x[2]
    SLICE_X38Y79         LUT5 (Prop_lut5_I0_O)        0.043     2.080 r  v0/co_i_56/O
                         net (fo=1, routed)           0.253     2.333    v0/co_i_56_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.043     2.376 r  v0/co_i_25/O
                         net (fo=1, routed)           0.159     2.534    v0/co_i_25_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.043     2.577 r  v0/co_i_18/O
                         net (fo=16, routed)          0.687     3.264    v0/co_i_18_n_0
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.043     3.307 f  v0/co_i_12/O
                         net (fo=4505, routed)       23.326    26.633    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X68Y106        LUT6 (Prop_lut6_I4_O)        0.043    26.676 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_388/O
                         net (fo=1, routed)           0.463    27.139    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_388_n_0
    SLICE_X68Y106        LUT6 (Prop_lut6_I5_O)        0.043    27.182 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_226/O
                         net (fo=1, routed)           0.000    27.182    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_226_n_0
    SLICE_X68Y106        MUXF7 (Prop_muxf7_I0_O)      0.101    27.283 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_109/O
                         net (fo=1, routed)           0.729    28.012    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_109_n_0
    SLICE_X68Y117        LUT6 (Prop_lut6_I5_O)        0.123    28.135 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    28.135    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_38_n_0
    SLICE_X68Y117        MUXF7 (Prop_muxf7_I1_O)      0.117    28.252 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    28.252    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_13_n_0
    SLICE_X68Y117        MUXF8 (Prop_muxf8_I0_O)      0.046    28.298 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.816    29.114    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_4_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I5_O)        0.125    29.239 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.898    30.137    show_up/color_cover[1]
    SLICE_X45Y100        LUT4 (Prop_lut4_I0_O)        0.043    30.180 r  show_up/r[1]_i_3/O
                         net (fo=1, routed)           0.775    30.955    v0/r_reg[1]_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I5_O)        0.043    30.998 r  v0/r[1]_i_1/O
                         net (fo=1, routed)           0.000    30.998    v0/color[1]
    SLICE_X44Y89         FDRE                                         r  v0/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/b_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.890ns  (logic 1.042ns (3.373%)  route 29.848ns (96.627%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  v0/col_addr_reg[2]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  v0/col_addr_reg[2]/Q
                         net (fo=60, routed)          1.814     2.037    v0/x[2]
    SLICE_X38Y79         LUT5 (Prop_lut5_I0_O)        0.043     2.080 f  v0/co_i_56/O
                         net (fo=1, routed)           0.253     2.333    v0/co_i_56_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.043     2.376 f  v0/co_i_25/O
                         net (fo=1, routed)           0.159     2.534    v0/co_i_25_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.043     2.577 f  v0/co_i_18/O
                         net (fo=16, routed)          0.687     3.264    v0/co_i_18_n_0
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.043     3.307 r  v0/co_i_12/O
                         net (fo=4505, routed)       22.622    25.929    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X64Y118        LUT6 (Prop_lut6_I1_O)        0.043    25.972 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_517/O
                         net (fo=1, routed)           0.530    26.503    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_517_n_0
    SLICE_X64Y118        LUT6 (Prop_lut6_I0_O)        0.043    26.546 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_373/O
                         net (fo=1, routed)           0.503    27.048    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_373_n_0
    SLICE_X64Y120        LUT6 (Prop_lut6_I5_O)        0.043    27.091 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_167/O
                         net (fo=1, routed)           0.000    27.091    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_167_n_0
    SLICE_X64Y120        MUXF7 (Prop_muxf7_I0_O)      0.115    27.206 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_53/O
                         net (fo=1, routed)           0.000    27.206    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_53_n_0
    SLICE_X64Y120        MUXF8 (Prop_muxf8_I0_O)      0.046    27.252 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.623    27.875    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X65Y118        LUT6 (Prop_lut6_I5_O)        0.125    28.000 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.958    28.958    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_4_n_0
    SLICE_X44Y118        LUT6 (Prop_lut6_I5_O)        0.043    29.001 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.171    30.172    show_up/color_cover[9]
    SLICE_X44Y92         LUT4 (Prop_lut4_I0_O)        0.051    30.223 r  show_up/b[1]_i_3/O
                         net (fo=1, routed)           0.529    30.752    v0/b_reg[1]_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I5_O)        0.138    30.890 r  v0/b[1]_i_1/O
                         net (fo=1, routed)           0.000    30.890    v0/color[9]
    SLICE_X45Y89         FDRE                                         r  v0/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/g_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.569ns  (logic 0.696ns (2.277%)  route 29.873ns (97.723%))
  Logic Levels:           12  (FDRE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  v0/col_addr_reg[2]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  v0/col_addr_reg[2]/Q
                         net (fo=60, routed)          1.814     2.037    v0/x[2]
    SLICE_X38Y79         LUT5 (Prop_lut5_I0_O)        0.043     2.080 r  v0/co_i_56/O
                         net (fo=1, routed)           0.253     2.333    v0/co_i_56_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.043     2.376 r  v0/co_i_25/O
                         net (fo=1, routed)           0.159     2.534    v0/co_i_25_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.043     2.577 r  v0/co_i_18/O
                         net (fo=16, routed)          0.687     3.264    v0/co_i_18_n_0
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.043     3.307 f  v0/co_i_12/O
                         net (fo=4505, routed)       22.907    26.214    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X62Y121        LUT6 (Prop_lut6_I1_O)        0.043    26.257 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_133/O
                         net (fo=5, routed)           0.767    27.024    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_133_n_0
    SLICE_X68Y123        LUT6 (Prop_lut6_I1_O)        0.043    27.067 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_53/O
                         net (fo=1, routed)           0.164    27.230    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_53_n_0
    SLICE_X68Y123        LUT6 (Prop_lut6_I0_O)        0.043    27.273 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_15/O
                         net (fo=1, routed)           0.685    27.958    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_15_n_0
    SLICE_X66Y115        LUT6 (Prop_lut6_I0_O)        0.043    28.001 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.978    28.979    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X45Y116        LUT6 (Prop_lut6_I5_O)        0.043    29.022 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.853    29.875    show_up/color_cover[5]
    SLICE_X45Y99         LUT4 (Prop_lut4_I0_O)        0.043    29.918 r  show_up/g[1]_i_3/O
                         net (fo=1, routed)           0.607    30.526    show_up/g[1]_i_3_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.043    30.569 r  show_up/g[1]_i_1/O
                         net (fo=1, routed)           0.000    30.569    v0/d_in[1]
    SLICE_X46Y89         FDRE                                         r  v0/g_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/b_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.316ns  (logic 0.929ns (3.064%)  route 29.387ns (96.936%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  v0/col_addr_reg[2]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  v0/col_addr_reg[2]/Q
                         net (fo=60, routed)          1.814     2.037    v0/x[2]
    SLICE_X38Y79         LUT5 (Prop_lut5_I0_O)        0.043     2.080 f  v0/co_i_56/O
                         net (fo=1, routed)           0.253     2.333    v0/co_i_56_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.043     2.376 f  v0/co_i_25/O
                         net (fo=1, routed)           0.159     2.534    v0/co_i_25_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.043     2.577 f  v0/co_i_18/O
                         net (fo=16, routed)          0.687     3.264    v0/co_i_18_n_0
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.043     3.307 r  v0/co_i_12/O
                         net (fo=4505, routed)       23.170    26.477    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X65Y106        LUT6 (Prop_lut6_I1_O)        0.043    26.520 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_242/O
                         net (fo=1, routed)           0.236    26.756    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_242_n_0
    SLICE_X65Y106        LUT5 (Prop_lut5_I4_O)        0.043    26.799 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_113/O
                         net (fo=1, routed)           0.566    27.365    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_113_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I1_O)        0.043    27.408 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_45/O
                         net (fo=1, routed)           0.000    27.408    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_45_n_0
    SLICE_X65Y101        MUXF7 (Prop_muxf7_I0_O)      0.107    27.515 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    27.515    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_20_n_0
    SLICE_X65Y101        MUXF8 (Prop_muxf8_I1_O)      0.043    27.558 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_7/O
                         net (fo=1, routed)           0.958    28.516    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_7_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.126    28.642 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.515    29.157    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X50Y104        LUT6 (Prop_lut6_I2_O)        0.043    29.200 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.240    29.440    show_up/color_end[8]
    SLICE_X49Y103        LUT4 (Prop_lut4_I2_O)        0.043    29.483 r  show_up/b[0]_i_3/O
                         net (fo=1, routed)           0.790    30.273    v0/b_reg[0]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.043    30.316 r  v0/b[0]_i_1/O
                         net (fo=1, routed)           0.000    30.316    v0/color[8]
    SLICE_X44Y87         FDRE                                         r  v0/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/g_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.130ns  (logic 1.066ns (3.538%)  route 29.064ns (96.462%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  v0/col_addr_reg[2]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  v0/col_addr_reg[2]/Q
                         net (fo=60, routed)          1.814     2.037    v0/x[2]
    SLICE_X38Y79         LUT5 (Prop_lut5_I0_O)        0.043     2.080 f  v0/co_i_56/O
                         net (fo=1, routed)           0.253     2.333    v0/co_i_56_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.043     2.376 f  v0/co_i_25/O
                         net (fo=1, routed)           0.159     2.534    v0/co_i_25_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.043     2.577 f  v0/co_i_18/O
                         net (fo=16, routed)          0.687     3.264    v0/co_i_18_n_0
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.043     3.307 r  v0/co_i_12/O
                         net (fo=4505, routed)       23.073    26.381    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X64Y108        LUT6 (Prop_lut6_I2_O)        0.043    26.424 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_318/O
                         net (fo=1, routed)           0.473    26.896    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_318_n_0
    SLICE_X64Y109        LUT6 (Prop_lut6_I4_O)        0.043    26.939 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_184/O
                         net (fo=1, routed)           0.459    27.398    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_184_n_0
    SLICE_X64Y109        LUT5 (Prop_lut5_I0_O)        0.043    27.441 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_82/O
                         net (fo=1, routed)           0.420    27.861    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_82_n_0
    SLICE_X64Y112        LUT6 (Prop_lut6_I1_O)        0.043    27.904 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_29/O
                         net (fo=1, routed)           0.000    27.904    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_29_n_0
    SLICE_X64Y112        MUXF7 (Prop_muxf7_I0_O)      0.101    28.005 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.387    28.392    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_8_n_0
    SLICE_X60Y117        LUT6 (Prop_lut6_I1_O)        0.123    28.515 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    28.515    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X60Y117        MUXF7 (Prop_muxf7_I1_O)      0.108    28.623 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.857    29.480    show_up/color_cover[6]
    SLICE_X48Y93         LUT4 (Prop_lut4_I0_O)        0.124    29.604 r  show_up/g[2]_i_3/O
                         net (fo=1, routed)           0.482    30.087    show_up/g[2]_i_3_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.043    30.130 r  show_up/g[2]_i_1/O
                         net (fo=1, routed)           0.000    30.130    v0/d_in[2]
    SLICE_X46Y89         FDRE                                         r  v0/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/r_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.691ns  (logic 1.062ns (3.577%)  route 28.629ns (96.423%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  v0/col_addr_reg[2]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  v0/col_addr_reg[2]/Q
                         net (fo=60, routed)          1.814     2.037    v0/x[2]
    SLICE_X38Y79         LUT5 (Prop_lut5_I0_O)        0.043     2.080 f  v0/co_i_56/O
                         net (fo=1, routed)           0.253     2.333    v0/co_i_56_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.043     2.376 f  v0/co_i_25/O
                         net (fo=1, routed)           0.159     2.534    v0/co_i_25_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.043     2.577 f  v0/co_i_18/O
                         net (fo=16, routed)          0.687     3.264    v0/co_i_18_n_0
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.043     3.307 r  v0/co_i_12/O
                         net (fo=4505, routed)       22.622    25.930    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X62Y119        LUT6 (Prop_lut6_I1_O)        0.043    25.973 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_355/O
                         net (fo=1, routed)           0.000    25.973    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_355_n_0
    SLICE_X62Y119        MUXF7 (Prop_muxf7_I1_O)      0.103    26.076 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_252/O
                         net (fo=1, routed)           0.387    26.463    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_252_n_0
    SLICE_X62Y119        LUT5 (Prop_lut5_I3_O)        0.123    26.586 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_122/O
                         net (fo=1, routed)           0.199    26.784    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_122_n_0
    SLICE_X62Y121        LUT6 (Prop_lut6_I0_O)        0.043    26.827 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_48/O
                         net (fo=1, routed)           0.660    27.488    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_48_n_0
    SLICE_X58Y120        LUT6 (Prop_lut6_I5_O)        0.043    27.531 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    27.531    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_14_n_0
    SLICE_X58Y120        MUXF7 (Prop_muxf7_I1_O)      0.103    27.634 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.347    27.981    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X57Y120        LUT6 (Prop_lut6_I3_O)        0.123    28.104 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.969    29.073    show_up/color_cover[2]
    SLICE_X49Y97         LUT4 (Prop_lut4_I0_O)        0.043    29.116 r  show_up/r[2]_i_5/O
                         net (fo=1, routed)           0.532    29.648    show_up/r[2]_i_5_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.043    29.691 r  show_up/r[2]_i_1/O
                         net (fo=1, routed)           0.000    29.691    v0/d_in[0]
    SLICE_X46Y89         FDRE                                         r  v0/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/r_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.994ns  (logic 0.929ns (3.204%)  route 28.065ns (96.796%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  v0/col_addr_reg[2]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  v0/col_addr_reg[2]/Q
                         net (fo=60, routed)          1.814     2.037    v0/x[2]
    SLICE_X38Y79         LUT5 (Prop_lut5_I0_O)        0.043     2.080 f  v0/co_i_56/O
                         net (fo=1, routed)           0.253     2.333    v0/co_i_56_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.043     2.376 f  v0/co_i_25/O
                         net (fo=1, routed)           0.159     2.534    v0/co_i_25_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.043     2.577 f  v0/co_i_18/O
                         net (fo=16, routed)          0.687     3.264    v0/co_i_18_n_0
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.043     3.307 r  v0/co_i_12/O
                         net (fo=4505, routed)       21.740    25.047    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X62Y109        LUT6 (Prop_lut6_I1_O)        0.043    25.090 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_245/O
                         net (fo=1, routed)           0.636    25.726    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_245_n_0
    SLICE_X62Y109        LUT5 (Prop_lut5_I0_O)        0.043    25.769 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_107/O
                         net (fo=1, routed)           0.420    26.189    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_107_n_0
    SLICE_X59Y107        LUT6 (Prop_lut6_I0_O)        0.043    26.232 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_40/O
                         net (fo=1, routed)           0.000    26.232    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_40_n_0
    SLICE_X59Y107        MUXF7 (Prop_muxf7_I0_O)      0.107    26.339 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    26.339    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_16_n_0
    SLICE_X59Y107        MUXF8 (Prop_muxf8_I1_O)      0.043    26.382 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.725    27.107    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_6_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I0_O)        0.126    27.233 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.527    27.761    show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X45Y106        LUT5 (Prop_lut5_I2_O)        0.043    27.804 r  show_up/ov/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.379    28.182    show_up/color_end[0]
    SLICE_X45Y102        LUT4 (Prop_lut4_I2_O)        0.043    28.225 r  show_up/r[0]_i_3/O
                         net (fo=1, routed)           0.725    28.951    v0/r_reg[0]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.043    28.994 r  v0/r[0]_i_1/O
                         net (fo=1, routed)           0.000    28.994    v0/color[0]
    SLICE_X44Y87         FDRE                                         r  v0/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.780ns  (logic 1.085ns (3.770%)  route 27.695ns (96.230%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  v0/col_addr_reg[2]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  v0/col_addr_reg[2]/Q
                         net (fo=60, routed)          1.814     2.037    v0/x[2]
    SLICE_X38Y79         LUT5 (Prop_lut5_I0_O)        0.043     2.080 f  v0/co_i_56/O
                         net (fo=1, routed)           0.253     2.333    v0/co_i_56_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.043     2.376 f  v0/co_i_25/O
                         net (fo=1, routed)           0.159     2.534    v0/co_i_25_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.043     2.577 f  v0/co_i_18/O
                         net (fo=16, routed)          0.687     3.264    v0/co_i_18_n_0
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.043     3.307 r  v0/co_i_12/O
                         net (fo=4505, routed)       21.822    25.130    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X61Y113        LUT6 (Prop_lut6_I5_O)        0.043    25.173 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_301/O
                         net (fo=1, routed)           0.000    25.173    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_301_n_0
    SLICE_X61Y113        MUXF7 (Prop_muxf7_I1_O)      0.108    25.281 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_168/O
                         net (fo=1, routed)           0.453    25.734    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_168_n_0
    SLICE_X58Y113        LUT5 (Prop_lut5_I0_O)        0.124    25.858 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_74/O
                         net (fo=1, routed)           0.000    25.858    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_74_n_0
    SLICE_X58Y113        MUXF7 (Prop_muxf7_I0_O)      0.115    25.973 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    25.973    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_27_n_0
    SLICE_X58Y113        MUXF8 (Prop_muxf8_I0_O)      0.046    26.019 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8/O
                         net (fo=1, routed)           0.491    26.510    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_8_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.125    26.635 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.543    27.178    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_1_n_0
    SLICE_X55Y123        LUT6 (Prop_lut6_I0_O)        0.043    27.221 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/O
                         net (fo=1, routed)           1.012    28.233    show_up/color_cover[10]
    SLICE_X49Y95         LUT4 (Prop_lut4_I0_O)        0.043    28.276 r  show_up/b[2]_i_3/O
                         net (fo=1, routed)           0.461    28.737    v0/b_reg[2]_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I5_O)        0.043    28.780 r  v0/b[2]_i_1/O
                         net (fo=1, routed)           0.000    28.780    v0/color[10]
    SLICE_X45Y89         FDRE                                         r  v0/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/g_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.731ns  (logic 1.083ns (3.769%)  route 27.648ns (96.231%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  v0/col_addr_reg[2]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  v0/col_addr_reg[2]/Q
                         net (fo=60, routed)          1.814     2.037    v0/x[2]
    SLICE_X38Y79         LUT5 (Prop_lut5_I0_O)        0.043     2.080 f  v0/co_i_56/O
                         net (fo=1, routed)           0.253     2.333    v0/co_i_56_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.043     2.376 f  v0/co_i_25/O
                         net (fo=1, routed)           0.159     2.534    v0/co_i_25_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.043     2.577 f  v0/co_i_18/O
                         net (fo=16, routed)          0.687     3.264    v0/co_i_18_n_0
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.043     3.307 r  v0/co_i_12/O
                         net (fo=4505, routed)       19.232    22.539    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X44Y124        LUT4 (Prop_lut4_I3_O)        0.043    22.582 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_141/O
                         net (fo=12, routed)          1.003    23.585    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_141_n_0
    SLICE_X54Y141        LUT6 (Prop_lut6_I2_O)        0.043    23.628 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_324/O
                         net (fo=3, routed)           0.473    24.101    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_324_n_0
    SLICE_X53Y148        LUT5 (Prop_lut5_I0_O)        0.043    24.144 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_102/O
                         net (fo=1, routed)           0.435    24.579    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_102_n_0
    SLICE_X53Y147        LUT6 (Prop_lut6_I5_O)        0.043    24.622 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_35/O
                         net (fo=1, routed)           0.558    25.180    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_35_n_0
    SLICE_X61Y147        LUT3 (Prop_lut3_I1_O)        0.049    25.229 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.690    25.919    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_13_n_0
    SLICE_X62Y138        LUT6 (Prop_lut6_I3_O)        0.136    26.055 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    26.055    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_4_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I1_O)      0.117    26.172 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    26.172    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I0_O)      0.046    26.218 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           1.630    27.848    show_up/color_cover[4]
    SLICE_X44Y100        LUT4 (Prop_lut4_I0_O)        0.125    27.973 r  show_up/g[0]_i_3/O
                         net (fo=1, routed)           0.715    28.688    v0/g_reg[0]_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.043    28.731 r  v0/g[0]_i_1/O
                         net (fo=1, routed)           0.000    28.731    v0/color[4]
    SLICE_X44Y87         FDRE                                         r  v0/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.326ns  (logic 1.174ns (4.145%)  route 27.152ns (95.855%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  v0/col_addr_reg[2]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  v0/col_addr_reg[2]/Q
                         net (fo=60, routed)          1.814     2.037    v0/x[2]
    SLICE_X38Y79         LUT5 (Prop_lut5_I0_O)        0.043     2.080 f  v0/co_i_56/O
                         net (fo=1, routed)           0.253     2.333    v0/co_i_56_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.043     2.376 f  v0/co_i_25/O
                         net (fo=1, routed)           0.159     2.534    v0/co_i_25_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I0_O)        0.043     2.577 f  v0/co_i_18/O
                         net (fo=16, routed)          0.687     3.264    v0/co_i_18_n_0
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.043     3.307 r  v0/co_i_12/O
                         net (fo=4505, routed)       20.018    23.325    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X45Y127        LUT5 (Prop_lut5_I0_O)        0.053    23.378 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_136/O
                         net (fo=6, routed)           0.530    23.908    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_136_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I5_O)        0.135    24.043 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_148/O
                         net (fo=1, routed)           0.615    24.658    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_148_n_0
    SLICE_X37Y131        LUT5 (Prop_lut5_I0_O)        0.043    24.701 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_59/O
                         net (fo=1, routed)           0.000    24.701    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_59_n_0
    SLICE_X37Y131        MUXF7 (Prop_muxf7_I0_O)      0.107    24.808 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_20/O
                         net (fo=1, routed)           0.559    25.367    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_20_n_0
    SLICE_X45Y130        LUT6 (Prop_lut6_I1_O)        0.124    25.491 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_5/O
                         net (fo=1, routed)           0.565    26.056    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_5_n_0
    SLICE_X48Y130        LUT6 (Prop_lut6_I3_O)        0.043    26.099 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    26.099    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_1_n_0
    SLICE_X48Y130        MUXF7 (Prop_muxf7_I0_O)      0.107    26.206 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.330    27.537    show_up/color_cover[11]
    SLICE_X48Y95         LUT4 (Prop_lut4_I0_O)        0.124    27.661 r  show_up/b[3]_i_3/O
                         net (fo=1, routed)           0.622    28.283    show_up/b[3]_i_3_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.043    28.326 r  show_up/b[3]_i_1/O
                         net (fo=1, routed)           0.000    28.326    v0/d_in[3]
    SLICE_X46Y89         FDRE                                         r  v0/b_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buzzing/lyric_reg[624]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzing/lyric_reg[124]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.118ns (53.521%)  route 0.102ns (46.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE                         0.000     0.000 r  buzzing/lyric_reg[624]/C
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  buzzing/lyric_reg[624]/Q
                         net (fo=8, routed)           0.102     0.220    buzzing/p_9_in[0]
    SLICE_X10Y47         SRLC32E                                      r  buzzing/lyric_reg[124]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzing/lyric_reg[626]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzing/lyric_reg[126]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.118ns (51.779%)  route 0.110ns (48.221%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE                         0.000     0.000 r  buzzing/lyric_reg[626]/C
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  buzzing/lyric_reg[626]/Q
                         net (fo=8, routed)           0.110     0.228    buzzing/p_9_in[2]
    SLICE_X14Y47         SRLC32E                                      r  buzzing/lyric_reg[126]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.128ns (54.649%)  route 0.106ns (45.351%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y84         FDRE                         0.000     0.000 r  v0/h_count_reg[1]/C
    SLICE_X24Y84         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  v0/h_count_reg[1]/Q
                         net (fo=9, routed)           0.106     0.206    v0/h_count_reg[1]
    SLICE_X25Y84         LUT4 (Prop_lut4_I2_O)        0.028     0.234 r  v0/col_addr[3]_i_1/O
                         net (fo=2, routed)           0.000     0.234    v0/col[3]
    SLICE_X25Y84         FDRE                                         r  v0/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.130ns (55.267%)  route 0.105ns (44.733%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y84         FDRE                         0.000     0.000 r  v0/h_count_reg[1]/C
    SLICE_X24Y84         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  v0/h_count_reg[1]/Q
                         net (fo=9, routed)           0.105     0.205    v0/h_count_reg[1]
    SLICE_X25Y84         LUT3 (Prop_lut3_I0_O)        0.030     0.235 r  v0/col_addr[2]_i_1/O
                         net (fo=2, routed)           0.000     0.235    v0/col[2]
    SLICE_X25Y84         FDRE                                         r  v0/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzing/lyric_reg[625]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzing/lyric_reg[125]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.118ns (49.978%)  route 0.118ns (50.022%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE                         0.000     0.000 r  buzzing/lyric_reg[625]/C
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  buzzing/lyric_reg[625]/Q
                         net (fo=8, routed)           0.118     0.236    buzzing/p_9_in[1]
    SLICE_X12Y49         SRLC32E                                      r  buzzing/lyric_reg[125]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.157ns (63.953%)  route 0.088ns (36.047%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y85         FDRE                         0.000     0.000 r  v0/v_count_reg[1]/C
    SLICE_X26Y85         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  v0/v_count_reg[1]/Q
                         net (fo=14, routed)          0.088     0.179    v0/v_count_reg_n_0_[1]
    SLICE_X26Y85         LUT6 (Prop_lut6_I4_O)        0.066     0.245 r  v0/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.245    v0/v_count[3]_i_1_n_0
    SLICE_X26Y85         FDRE                                         r  v0/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/v_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.157ns (63.930%)  route 0.089ns (36.070%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y85         FDRE                         0.000     0.000 r  v0/v_count_reg[1]/C
    SLICE_X26Y85         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  v0/v_count_reg[1]/Q
                         net (fo=14, routed)          0.089     0.180    v0/v_count_reg_n_0_[1]
    SLICE_X26Y85         LUT6 (Prop_lut6_I4_O)        0.066     0.246 r  v0/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.246    v0/v_count[2]_i_1_n_0
    SLICE_X26Y85         FDRE                                         r  v0/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.109%)  route 0.118ns (47.891%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE                         0.000     0.000 r  v0/v_count_reg[4]/C
    SLICE_X26Y87         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  v0/v_count_reg[4]/Q
                         net (fo=10, routed)          0.118     0.218    v0/v_count_reg_n_0_[4]
    SLICE_X26Y86         LUT6 (Prop_lut6_I0_O)        0.028     0.246 r  v0/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.246    v0/v_count[5]_i_1_n_0
    SLICE_X26Y86         FDRE                                         r  v0/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/row_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (52.052%)  route 0.118ns (47.948%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y86         FDRE                         0.000     0.000 r  v0/v_count_reg[5]/C
    SLICE_X26Y86         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  v0/v_count_reg[5]/Q
                         net (fo=11, routed)          0.118     0.218    v0/v_count_reg_n_0_[5]
    SLICE_X27Y86         LUT6 (Prop_lut6_I5_O)        0.028     0.246 r  v0/row_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.246    v0/row[5]
    SLICE_X27Y86         FDRE                                         r  v0/row_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/col_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.289%)  route 0.122ns (48.711%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y84         FDRE                         0.000     0.000 r  v0/h_count_reg[0]/C
    SLICE_X27Y84         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  v0/h_count_reg[0]/Q
                         net (fo=10, routed)          0.122     0.222    v0/h_count_reg[0]
    SLICE_X26Y84         LUT6 (Prop_lut6_I4_O)        0.028     0.250 r  v0/col_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.250    v0/col[5]
    SLICE_X26Y84         FDRE                                         r  v0/col_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 4.811ns (47.513%)  route 5.315ns (52.487%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.510     4.525    clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.204     4.729 r  score_reg[2]/Q
                         net (fo=15, routed)          0.765     5.494    display/c/Q[2]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.126     5.620 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.620    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.876 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.876    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.930 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.930    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.095 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.567     6.662    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.125     6.787 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.990    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     7.243 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.587     7.829    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.043     7.872 r  display/c/SEGMENT_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.434     8.306    display/c/SEGMENT_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.043     8.349 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.325     8.674    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.052     8.726 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.459     9.185    display/c/HEX[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.142     9.327 r  display/c/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.976    11.303    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.348    14.651 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.651    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.086ns  (logic 4.819ns (47.775%)  route 5.267ns (52.225%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.510     4.525    clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.204     4.729 r  score_reg[2]/Q
                         net (fo=15, routed)          0.765     5.494    display/c/Q[2]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.126     5.620 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.620    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.876 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.876    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.930 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.930    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.095 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.567     6.662    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.125     6.787 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.990    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     7.243 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.587     7.829    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.043     7.872 r  display/c/SEGMENT_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.434     8.306    display/c/SEGMENT_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.043     8.349 f  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.325     8.674    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.052     8.726 f  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.454     9.180    display/c/HEX[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I2_O)        0.147     9.327 r  display/c/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.934    11.261    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    14.611 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.611    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.964ns  (logic 4.745ns (47.624%)  route 5.219ns (52.376%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.510     4.525    clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.204     4.729 r  score_reg[2]/Q
                         net (fo=15, routed)          0.765     5.494    display/c/Q[2]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.126     5.620 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.620    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.876 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.876    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.930 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.930    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.095 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.567     6.662    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.125     6.787 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.990    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     7.243 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.587     7.829    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.043     7.872 r  display/c/SEGMENT_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.434     8.306    display/c/SEGMENT_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.043     8.349 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.325     8.674    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.052     8.726 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.454     9.180    display/c/HEX[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I3_O)        0.136     9.316 r  display/c/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.885    11.201    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    14.489 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.489    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.824ns  (logic 4.722ns (48.065%)  route 5.102ns (51.935%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.510     4.525    clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.204     4.729 r  score_reg[2]/Q
                         net (fo=15, routed)          0.765     5.494    display/c/Q[2]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.126     5.620 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.620    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.876 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.876    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.930 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.930    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.095 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.567     6.662    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.125     6.787 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.990    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     7.243 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.587     7.829    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.043     7.872 r  display/c/SEGMENT_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.434     8.306    display/c/SEGMENT_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.043     8.349 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.325     8.674    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.052     8.726 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.459     9.185    display/c/HEX[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.136     9.321 r  display/c/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.763    11.084    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.265    14.349 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.349    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.770ns  (logic 4.740ns (48.513%)  route 5.030ns (51.487%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.510     4.525    clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.204     4.729 r  score_reg[2]/Q
                         net (fo=15, routed)          0.765     5.494    display/c/Q[2]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.126     5.620 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.620    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.876 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.876    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.930 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.930    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.095 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.567     6.662    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.125     6.787 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.990    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     7.243 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.587     7.829    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.043     7.872 r  display/c/SEGMENT_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.434     8.306    display/c/SEGMENT_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.043     8.349 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.325     8.674    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.052     8.726 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.254     8.980    display/c/HEX[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I3_O)        0.136     9.116 r  display/c/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.897    11.013    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283    14.296 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.296    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.720ns  (logic 4.830ns (49.693%)  route 4.890ns (50.307%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.510     4.525    clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.204     4.729 r  score_reg[2]/Q
                         net (fo=15, routed)          0.765     5.494    display/c/Q[2]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.126     5.620 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.620    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.876 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.876    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.930 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.930    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.095 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.567     6.662    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.125     6.787 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.990    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     7.243 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.587     7.829    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.043     7.872 r  display/c/SEGMENT_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.434     8.306    display/c/SEGMENT_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.043     8.349 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.325     8.674    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.052     8.726 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.258     8.984    display/c/HEX[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I0_O)        0.141     9.125 r  display/c/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.752    10.877    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.368    14.245 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.245    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.714ns  (logic 4.739ns (48.788%)  route 4.975ns (51.212%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.510     4.525    clk_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.204     4.729 r  score_reg[2]/Q
                         net (fo=15, routed)          0.765     5.494    display/c/Q[2]
    SLICE_X2Y51          LUT2 (Prop_lut2_I0_O)        0.126     5.620 r  display/c/SEGMENT_OBUF[6]_inst_i_57/O
                         net (fo=1, routed)           0.000     5.620    display/c/SEGMENT_OBUF[6]_inst_i_57_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.876 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.876    display/c/SEGMENT_OBUF[6]_inst_i_38_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.930 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.930    display/c/SEGMENT_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.095 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.567     6.662    display/c/SEGMENT_OBUF[6]_inst_i_9_n_6
    SLICE_X3Y55          LUT4 (Prop_lut4_I2_O)        0.125     6.787 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.202     6.990    display/c/SEGMENT_OBUF[6]_inst_i_46_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     7.243 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.587     7.829    display/c/SEGMENT_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.043     7.872 r  display/c/SEGMENT_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.434     8.306    display/c/SEGMENT_OBUF[6]_inst_i_19_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.043     8.349 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.325     8.674    display/c/SEGMENT_OBUF[6]_inst_i_7_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I4_O)        0.052     8.726 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.258     8.984    display/c/HEX[1]
    SLICE_X0Y52          LUT4 (Prop_lut4_I1_O)        0.136     9.120 r  display/c/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.837    10.957    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282    14.240 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.240    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/c/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 3.578ns (53.712%)  route 3.083ns (46.288%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.682     4.697    display/c/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  display/c/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.259     4.956 r  display/c/div_res_reg[18]/Q
                         net (fo=12, routed)          0.971     5.927    display/c/div_res[18]
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.043     5.970 r  display/c/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.113     8.082    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.276    11.358 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.358    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/c/div_res_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.593ns  (logic 3.561ns (54.019%)  route 3.032ns (45.981%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.682     4.697    display/c/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  display/c/div_res_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.259     4.956 r  display/c/div_res_reg[18]/Q
                         net (fo=12, routed)          0.912     5.868    display/c/div_res[18]
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.043     5.911 r  display/c/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.120     8.031    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         3.259    11.290 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.290    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/c/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 3.671ns (61.607%)  route 2.288ns (38.393%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.682     4.697    display/c/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  display/c/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.259     4.956 f  display/c/div_res_reg[17]/Q
                         net (fo=12, routed)          0.452     5.408    display/c/div_res[17]
    SLICE_X0Y45          LUT2 (Prop_lut2_I0_O)        0.051     5.459 r  display/c/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.836     7.295    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         3.361    10.656 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.656    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.057ns  (logic 0.183ns (17.320%)  route 0.874ns (82.680%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.600     1.846    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.091     1.937 f  state_reg[1]/Q
                         net (fo=14, routed)          0.713     2.650    v0/state[0]
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.064     2.714 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.160     2.874    v0/beginning_reg
    SLICE_X44Y89         LUT6 (Prop_lut6_I4_O)        0.028     2.902 r  v0/r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.902    v0/color[1]
    SLICE_X44Y89         FDRE                                         r  v0/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 occupy_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.084ns  (logic 0.274ns (25.279%)  route 0.810ns (74.721%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.601     1.847    clk_IBUF_BUFG
    SLICE_X24Y66         FDRE                                         r  occupy_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  occupy_reg[193]/Q
                         net (fo=9, routed)           0.272     2.219    v0/r_reg[2]_i_12_0[193]
    SLICE_X30Y73         LUT6 (Prop_lut6_I3_O)        0.028     2.247 r  v0/r[2]_i_20/O
                         net (fo=1, routed)           0.000     2.247    v0/r[2]_i_20_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I0_O)      0.050     2.297 r  v0/r_reg[2]_i_12/O
                         net (fo=2, routed)           0.100     2.396    v0/r_reg[2]_i_12_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I4_O)        0.068     2.464 r  v0/r[2]_i_4/O
                         net (fo=4, routed)           0.438     2.903    show_up/is_occupy
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.028     2.931 r  show_up/b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.931    v0/d_in[3]
    SLICE_X46Y89         FDRE                                         r  v0/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/g_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.120ns  (logic 0.183ns (16.346%)  route 0.937ns (83.654%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.600     1.846    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.091     1.937 f  state_reg[1]/Q
                         net (fo=14, routed)          0.713     2.650    v0/state[0]
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.064     2.714 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.223     2.937    v0/beginning_reg
    SLICE_X44Y87         LUT6 (Prop_lut6_I4_O)        0.028     2.965 r  v0/g[0]_i_1/O
                         net (fo=1, routed)           0.000     2.965    v0/color[4]
    SLICE_X44Y87         FDRE                                         r  v0/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.120ns  (logic 0.183ns (16.346%)  route 0.937ns (83.654%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.600     1.846    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.091     1.937 f  state_reg[1]/Q
                         net (fo=14, routed)          0.713     2.650    v0/state[0]
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.064     2.714 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.223     2.937    v0/beginning_reg
    SLICE_X44Y87         LUT6 (Prop_lut6_I4_O)        0.028     2.965 r  v0/r[0]_i_1/O
                         net (fo=1, routed)           0.000     2.965    v0/color[0]
    SLICE_X44Y87         FDRE                                         r  v0/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.121ns  (logic 0.183ns (16.331%)  route 0.938ns (83.669%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.600     1.846    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.091     1.937 f  state_reg[1]/Q
                         net (fo=14, routed)          0.713     2.650    v0/state[0]
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.064     2.714 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.224     2.938    v0/beginning_reg
    SLICE_X44Y87         LUT6 (Prop_lut6_I4_O)        0.028     2.966 r  v0/b[0]_i_1/O
                         net (fo=1, routed)           0.000     2.966    v0/color[8]
    SLICE_X44Y87         FDRE                                         r  v0/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 occupy_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/g_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.142ns  (logic 0.274ns (23.995%)  route 0.868ns (76.005%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.601     1.847    clk_IBUF_BUFG
    SLICE_X24Y66         FDRE                                         r  occupy_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  occupy_reg[193]/Q
                         net (fo=9, routed)           0.272     2.219    v0/r_reg[2]_i_12_0[193]
    SLICE_X30Y73         LUT6 (Prop_lut6_I3_O)        0.028     2.247 r  v0/r[2]_i_20/O
                         net (fo=1, routed)           0.000     2.247    v0/r[2]_i_20_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I0_O)      0.050     2.297 r  v0/r_reg[2]_i_12/O
                         net (fo=2, routed)           0.100     2.396    v0/r_reg[2]_i_12_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I4_O)        0.068     2.464 r  v0/r[2]_i_4/O
                         net (fo=4, routed)           0.496     2.961    show_up/is_occupy
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.028     2.989 r  show_up/g[1]_i_1/O
                         net (fo=1, routed)           0.000     2.989    v0/d_in[1]
    SLICE_X46Y89         FDRE                                         r  v0/g_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/g_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.170ns  (logic 0.183ns (15.641%)  route 0.987ns (84.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.600     1.846    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.091     1.937 r  state_reg[1]/Q
                         net (fo=14, routed)          0.735     2.672    show_up/state[0]
    SLICE_X47Y95         LUT4 (Prop_lut4_I1_O)        0.064     2.736 r  show_up/g[3]_i_3/O
                         net (fo=1, routed)           0.252     2.988    v0/g_reg[3]_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.028     3.016 r  v0/g[3]_i_1/O
                         net (fo=1, routed)           0.000     3.016    v0/color[7]
    SLICE_X46Y88         FDRE                                         r  v0/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.181ns  (logic 0.183ns (15.501%)  route 0.998ns (84.499%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.600     1.846    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.091     1.937 f  state_reg[1]/Q
                         net (fo=14, routed)          0.713     2.650    v0/state[0]
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.064     2.714 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.284     2.998    v0/beginning_reg
    SLICE_X45Y89         LUT6 (Prop_lut6_I4_O)        0.028     3.026 r  v0/b[2]_i_1/O
                         net (fo=1, routed)           0.000     3.026    v0/color[10]
    SLICE_X45Y89         FDRE                                         r  v0/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.182ns  (logic 0.183ns (15.488%)  route 0.999ns (84.512%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.600     1.846    clk_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.091     1.937 f  state_reg[1]/Q
                         net (fo=14, routed)          0.713     2.650    v0/state[0]
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.064     2.714 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.285     2.999    v0/beginning_reg
    SLICE_X45Y89         LUT6 (Prop_lut6_I4_O)        0.028     3.027 r  v0/b[1]_i_1/O
                         net (fo=1, routed)           0.000     3.027    v0/color[9]
    SLICE_X45Y89         FDRE                                         r  v0/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 occupy_reg[193]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/g_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.194ns  (logic 0.274ns (22.950%)  route 0.920ns (77.050%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.601     1.847    clk_IBUF_BUFG
    SLICE_X24Y66         FDRE                                         r  occupy_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y66         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  occupy_reg[193]/Q
                         net (fo=9, routed)           0.272     2.219    v0/r_reg[2]_i_12_0[193]
    SLICE_X30Y73         LUT6 (Prop_lut6_I3_O)        0.028     2.247 r  v0/r[2]_i_20/O
                         net (fo=1, routed)           0.000     2.247    v0/r[2]_i_20_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I0_O)      0.050     2.297 r  v0/r_reg[2]_i_12/O
                         net (fo=2, routed)           0.100     2.396    v0/r_reg[2]_i_12_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I4_O)        0.068     2.464 r  v0/r[2]_i_4/O
                         net (fo=4, routed)           0.548     3.013    show_up/is_occupy
    SLICE_X46Y89         LUT6 (Prop_lut6_I3_O)        0.028     3.041 r  show_up/g[2]_i_1/O
                         net (fo=1, routed)           0.000     3.041    v0/d_in[2]
    SLICE_X46Y89         FDRE                                         r  v0/g_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2833 Endpoints
Min Delay          2833 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.008ns  (logic 1.043ns (13.028%)  route 6.965ns (86.972%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=23, routed)          2.473     3.241    debounce3/SW_IBUF[0]
    SLICE_X48Y59         LUT3 (Prop_lut3_I2_O)        0.043     3.284 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     5.164    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     5.215 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.249     7.465    nolabel_line96/image[197]_i_3_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.138     7.603 r  nolabel_line96/image_tleft[105]_i_2/O
                         net (fo=1, routed)           0.363     7.965    nolabel_line96/image_tleft[105]_i_2_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.043     8.008 r  nolabel_line96/image_tleft[105]_i_1/O
                         net (fo=1, routed)           0.000     8.008    nolabel_line96_n_503
    SLICE_X54Y68         FDRE                                         r  image_tleft_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.255     4.030    clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  image_tleft_reg[105]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.975ns  (logic 1.043ns (13.083%)  route 6.931ns (86.917%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=23, routed)          2.473     3.241    debounce3/SW_IBUF[0]
    SLICE_X48Y59         LUT3 (Prop_lut3_I2_O)        0.043     3.284 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     5.164    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     5.215 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.339     7.554    nolabel_line96/image[197]_i_3_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.138     7.692 r  nolabel_line96/image_tleft[74]_i_2/O
                         net (fo=1, routed)           0.239     7.932    nolabel_line96/image_tleft[74]_i_2_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.043     7.975 r  nolabel_line96/image_tleft[74]_i_1/O
                         net (fo=1, routed)           0.000     7.975    nolabel_line96_n_534
    SLICE_X52Y56         FDRE                                         r  image_tleft_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.265     4.040    clk_IBUF_BUFG
    SLICE_X52Y56         FDRE                                         r  image_tleft_reg[74]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.964ns  (logic 1.043ns (13.101%)  route 6.920ns (86.899%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=23, routed)          2.473     3.241    debounce3/SW_IBUF[0]
    SLICE_X48Y59         LUT3 (Prop_lut3_I2_O)        0.043     3.284 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     5.164    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     5.215 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.332     7.548    nolabel_line96/image[197]_i_3_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.138     7.686 r  nolabel_line96/image_tleft[88]_i_2/O
                         net (fo=1, routed)           0.235     7.921    nolabel_line96/image_tleft[88]_i_2_n_0
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.043     7.964 r  nolabel_line96/image_tleft[88]_i_1/O
                         net (fo=1, routed)           0.000     7.964    nolabel_line96_n_520
    SLICE_X53Y63         FDRE                                         r  image_tleft_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.262     4.037    clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  image_tleft_reg[88]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.948ns  (logic 1.043ns (13.126%)  route 6.905ns (86.874%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=23, routed)          2.473     3.241    debounce3/SW_IBUF[0]
    SLICE_X48Y59         LUT3 (Prop_lut3_I2_O)        0.043     3.284 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     5.164    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     5.215 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.189     7.405    nolabel_line96/image[197]_i_3_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.138     7.543 r  nolabel_line96/image_tleft[85]_i_2/O
                         net (fo=1, routed)           0.363     7.905    nolabel_line96/image_tleft[85]_i_2_n_0
    SLICE_X50Y62         LUT6 (Prop_lut6_I0_O)        0.043     7.948 r  nolabel_line96/image_tleft[85]_i_1/O
                         net (fo=1, routed)           0.000     7.948    nolabel_line96_n_523
    SLICE_X50Y62         FDRE                                         r  image_tleft_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.262     4.037    clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  image_tleft_reg[85]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.934ns  (logic 1.045ns (13.174%)  route 6.889ns (86.826%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=23, routed)          2.591     3.359    nolabel_line96/SW_IBUF[0]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.043     3.402 f  nolabel_line96/image_tleft[197]_i_5/O
                         net (fo=127, routed)         1.616     5.018    nolabel_line96/image_tleft[197]_i_5_n_0
    SLICE_X20Y53         LUT2 (Prop_lut2_I1_O)        0.053     5.071 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=124, routed)         2.582     7.653    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I5_O)        0.138     7.791 r  nolabel_line96/image_tleft[114]_i_2/O
                         net (fo=1, routed)           0.101     7.891    nolabel_line96/image_tleft[114]_i_2_n_0
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.043     7.934 r  nolabel_line96/image_tleft[114]_i_1/O
                         net (fo=1, routed)           0.000     7.934    nolabel_line96_n_494
    SLICE_X53Y72         FDRE                                         r  image_tleft_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.253     4.028    clk_IBUF_BUFG
    SLICE_X53Y72         FDRE                                         r  image_tleft_reg[114]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.930ns  (logic 1.043ns (13.156%)  route 6.887ns (86.844%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=23, routed)          2.473     3.241    debounce3/SW_IBUF[0]
    SLICE_X48Y59         LUT3 (Prop_lut3_I2_O)        0.043     3.284 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     5.164    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     5.215 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.218     7.433    nolabel_line96/image[197]_i_3_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I5_O)        0.138     7.571 r  nolabel_line96/image_tleft[72]_i_2/O
                         net (fo=1, routed)           0.315     7.887    nolabel_line96/image_tleft[72]_i_2_n_0
    SLICE_X49Y58         LUT6 (Prop_lut6_I0_O)        0.043     7.930 r  nolabel_line96/image_tleft[72]_i_1/O
                         net (fo=1, routed)           0.000     7.930    nolabel_line96_n_536
    SLICE_X49Y58         FDRE                                         r  image_tleft_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.266     4.041    clk_IBUF_BUFG
    SLICE_X49Y58         FDRE                                         r  image_tleft_reg[72]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.924ns  (logic 1.045ns (13.191%)  route 6.879ns (86.809%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=23, routed)          2.591     3.359    nolabel_line96/SW_IBUF[0]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.043     3.402 f  nolabel_line96/image_tleft[197]_i_5/O
                         net (fo=127, routed)         1.616     5.018    nolabel_line96/image_tleft[197]_i_5_n_0
    SLICE_X20Y53         LUT2 (Prop_lut2_I1_O)        0.053     5.071 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=124, routed)         2.339     7.410    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I5_O)        0.138     7.548 r  nolabel_line96/image_tleft[118]_i_2/O
                         net (fo=1, routed)           0.333     7.881    nolabel_line96/image_tleft[118]_i_2_n_0
    SLICE_X54Y75         LUT6 (Prop_lut6_I0_O)        0.043     7.924 r  nolabel_line96/image_tleft[118]_i_1/O
                         net (fo=1, routed)           0.000     7.924    nolabel_line96_n_490
    SLICE_X54Y75         FDRE                                         r  image_tleft_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.249     4.024    clk_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  image_tleft_reg[118]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.891ns  (logic 1.043ns (13.222%)  route 6.847ns (86.778%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=23, routed)          2.473     3.241    debounce3/SW_IBUF[0]
    SLICE_X48Y59         LUT3 (Prop_lut3_I2_O)        0.043     3.284 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     5.164    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     5.215 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.141     7.356    nolabel_line96/image[197]_i_3_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.138     7.494 r  nolabel_line96/image_tleft[96]_i_2/O
                         net (fo=1, routed)           0.353     7.848    nolabel_line96/image_tleft[96]_i_2_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I0_O)        0.043     7.891 r  nolabel_line96/image_tleft[96]_i_1/O
                         net (fo=1, routed)           0.000     7.891    nolabel_line96_n_512
    SLICE_X52Y66         FDRE                                         r  image_tleft_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.259     4.034    clk_IBUF_BUFG
    SLICE_X52Y66         FDRE                                         r  image_tleft_reg[96]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.875ns  (logic 1.045ns (13.274%)  route 6.830ns (86.726%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=23, routed)          2.591     3.359    nolabel_line96/SW_IBUF[0]
    SLICE_X42Y59         LUT5 (Prop_lut5_I4_O)        0.043     3.402 f  nolabel_line96/image_tleft[197]_i_5/O
                         net (fo=127, routed)         1.616     5.018    nolabel_line96/image_tleft[197]_i_5_n_0
    SLICE_X20Y53         LUT2 (Prop_lut2_I1_O)        0.053     5.071 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=124, routed)         2.268     7.339    nolabel_line96/image_tleft[197]_i_3_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.138     7.477 r  nolabel_line96/image_tleft[120]_i_2/O
                         net (fo=1, routed)           0.355     7.832    nolabel_line96/image_tleft[120]_i_2_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.043     7.875 r  nolabel_line96/image_tleft[120]_i_1/O
                         net (fo=1, routed)           0.000     7.875    nolabel_line96_n_488
    SLICE_X52Y77         FDRE                                         r  image_tleft_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.253     4.028    clk_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  image_tleft_reg[120]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.873ns  (logic 1.043ns (13.251%)  route 6.830ns (86.749%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=23, routed)          2.473     3.241    debounce3/SW_IBUF[0]
    SLICE_X48Y59         LUT3 (Prop_lut3_I2_O)        0.043     3.284 f  debounce3/image[199]_i_24/O
                         net (fo=116, routed)         1.880     5.164    nolabel_line96/position_reg[154]
    SLICE_X12Y66         LUT2 (Prop_lut2_I0_O)        0.051     5.215 f  nolabel_line96/image[197]_i_3/O
                         net (fo=124, routed)         2.245     7.460    nolabel_line96/image[197]_i_3_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.138     7.598 r  nolabel_line96/image_tleft[101]_i_2/O
                         net (fo=1, routed)           0.232     7.830    nolabel_line96/image_tleft[101]_i_2_n_0
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.043     7.873 r  nolabel_line96/image_tleft[101]_i_1/O
                         net (fo=1, routed)           0.000     7.873    nolabel_line96_n_507
    SLICE_X53Y68         FDRE                                         r  image_tleft_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        1.257     4.032    clk_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  image_tleft_reg[101]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buzzing/lyric_reg[626]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzing/note_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.202ns (24.155%)  route 0.634ns (75.845%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE                         0.000     0.000 r  buzzing/lyric_reg[626]/C
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  buzzing/lyric_reg[626]/Q
                         net (fo=8, routed)           0.152     0.270    buzzing/p_9_in[2]
    SLICE_X12Y47         LUT6 (Prop_lut6_I2_O)        0.028     0.298 r  buzzing/note_i_16/O
                         net (fo=1, routed)           0.358     0.657    buzzing/note_i_16_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.028     0.685 r  buzzing/note_i_5/O
                         net (fo=1, routed)           0.124     0.808    buzzing/note_i_5_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I4_O)        0.028     0.836 r  buzzing/note_i_1/O
                         net (fo=1, routed)           0.000     0.836    buzzing/note_i_1_n_0
    SLICE_X4Y45          FDRE                                         r  buzzing/note_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.956     2.441    buzzing/clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  buzzing/note_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            occupy_reg[80]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.180ns (10.523%)  route 1.527ns (89.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.370     1.522    SW_IBUF[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.028     1.550 r  occupy[89]_i_1/O
                         net (fo=10, routed)          0.157     1.706    occupy[89]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  occupy_reg[80]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.817     2.302    clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  occupy_reg[80]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            occupy_reg[83]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.180ns (10.523%)  route 1.527ns (89.477%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.370     1.522    SW_IBUF[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.028     1.550 r  occupy[89]_i_1/O
                         net (fo=10, routed)          0.157     1.706    occupy[89]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  occupy_reg[83]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.817     2.302    clk_IBUF_BUFG
    SLICE_X40Y64         FDRE                                         r  occupy_reg[83]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            occupy_reg[84]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.180ns (10.518%)  route 1.528ns (89.482%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.370     1.522    SW_IBUF[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.028     1.550 r  occupy[89]_i_1/O
                         net (fo=10, routed)          0.157     1.707    occupy[89]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  occupy_reg[84]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.817     2.302    clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  occupy_reg[84]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            occupy_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.180ns (10.518%)  route 1.528ns (89.482%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.370     1.522    SW_IBUF[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.028     1.550 r  occupy[89]_i_1/O
                         net (fo=10, routed)          0.157     1.707    occupy[89]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  occupy_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.817     2.302    clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  occupy_reg[86]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            occupy_reg[88]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 0.180ns (10.518%)  route 1.528ns (89.482%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.370     1.522    SW_IBUF[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.028     1.550 r  occupy[89]_i_1/O
                         net (fo=10, routed)          0.157     1.707    occupy[89]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  occupy_reg[88]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.817     2.302    clk_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  occupy_reg[88]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            occupy_reg[85]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.180ns (10.510%)  route 1.529ns (89.490%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.370     1.522    SW_IBUF[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.028     1.550 r  occupy[89]_i_1/O
                         net (fo=10, routed)          0.159     1.709    occupy[89]_i_1_n_0
    SLICE_X40Y62         FDRE                                         r  occupy_reg[85]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.818     2.303    clk_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  occupy_reg[85]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            occupy_reg[81]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.717ns  (logic 0.180ns (10.456%)  route 1.538ns (89.544%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.370     1.522    SW_IBUF[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.028     1.550 r  occupy[89]_i_1/O
                         net (fo=10, routed)          0.167     1.717    occupy[89]_i_1_n_0
    SLICE_X43Y63         FDRE                                         r  occupy_reg[81]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.816     2.301    clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  occupy_reg[81]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            occupy_reg[89]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.717ns  (logic 0.180ns (10.456%)  route 1.538ns (89.544%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.370     1.522    SW_IBUF[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.028     1.550 r  occupy[89]_i_1/O
                         net (fo=10, routed)          0.167     1.717    occupy[89]_i_1_n_0
    SLICE_X43Y63         FDRE                                         r  occupy_reg[89]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.816     2.301    clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  occupy_reg[89]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            occupy_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.720ns  (logic 0.180ns (10.442%)  route 1.540ns (89.558%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 r  SW_IBUF[0]_inst/O
                         net (fo=9, routed)           1.370     1.522    SW_IBUF[0]
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.028     1.550 r  occupy[89]_i_1/O
                         net (fo=10, routed)          0.170     1.720    occupy[89]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  occupy_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1467, routed)        0.816     2.301    clk_IBUF_BUFG
    SLICE_X42Y64         FDRE                                         r  occupy_reg[82]/C





