Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov 19 15:48:12 2018
| Host         : LCI-1-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cont_control_sets_placed.rpt
| Design       : cont
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      8 |            2 |
|     14 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+----------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------+---------------+----------------------+------------------+----------------+
|  MAIS_reg[1]_i_2_n_0  |               | MAIS_reg[1]_i_3_n_0  |                1 |              2 |
|  MENOS_reg[1]_i_2_n_0 |               | MENOS_reg[1]_i_3_n_0 |                1 |              2 |
|  MAIS_reg[2]_i_2_n_0  |               | MAIS_reg[2]_i_3_n_0  |                1 |              4 |
|  MENOS_reg[2]_i_2_n_0 |               | MENOS_reg[2]_i_3_n_0 |                1 |              4 |
|  MAIS_reg[0]_i_2_n_0  |               | MAIS_reg[0]_i_3_n_0  |                2 |              8 |
|  MENOS_reg[0]_i_2_n_0 |               | MENOS_reg[0]_i_3_n_0 |                2 |              8 |
|  cont_IBUF_BUFG       |               |                      |                3 |             14 |
+-----------------------+---------------+----------------------+------------------+----------------+


