// Seed: 2186511778
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    output wire void id_2,
    input wire id_3,
    output wire id_4,
    input wor id_5,
    output tri0 id_6,
    output tri id_7,
    output supply1 id_8,
    input tri id_9
    , id_20,
    input supply1 id_10,
    input uwire id_11,
    output tri id_12,
    input uwire id_13,
    input wand id_14,
    output wand id_15,
    output tri id_16,
    input wor id_17,
    output tri id_18
);
  assign id_16 = id_14;
endmodule
module module_1 (
    input wor  id_0,
    input tri  id_1,
    input tri0 id_2
);
  assign id_4 = id_0;
  module_0(
      id_2,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_0,
      id_1,
      id_1,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_2,
      id_4
  );
endmodule
