ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_rcc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c"
  19              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_RCC_DeInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_RCC_DeInit:
  27              	.LFB144:
   1:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
   2:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @file    stm32h7xx_hal_rcc.c
   4:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
  11:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
  16:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (HSI 64MHz) with Flash 0 wait state,and all peripherals are off except
  18:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       internal SRAM, Flash, JTAG and PWR
  19:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) There is no pre-scaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) All GPIOs are in analogue mode , except the JTAG pins which
  23:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  25:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
  26:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  27:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  28:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  29:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  30:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) Configure the AHB and APB buses pre-scalers
  31:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 2


  32:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) Configure the clock kernel source(s) for peripherals which clocks are not
  33:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           derived from the System clock through :RCC_D1CCIPR,RCC_D2CCIP1R,RCC_D2CCIP2R
  34:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           and RCC_D3CCIPR registers
  35:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  36:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
  39:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  48:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
  49:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  53:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  ******************************************************************************
  55:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
  57:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * All rights reserved.
  59:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
  60:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  61:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * the root directory of this software component.
  62:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  63:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   ******************************************************************************
  64:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
  65:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  66:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  67:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #include "stm32h7xx_hal.h"
  68:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  69:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @addtogroup STM32H7xx_HAL_Driver
  70:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
  71:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
  72:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  73:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC  RCC
  74:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief RCC HAL module driver
  75:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
  76:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
  77:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  78:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  79:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  80:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  81:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  82:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  83:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  84:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
  85:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
  86:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  87:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  88:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 3


  89:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  90:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO2_CLK_ENABLE()      __HAL_RCC_GPIOC_CLK_ENABLE()
  91:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  92:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  93:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
  94:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
  95:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @}
  96:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
  97:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  98:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
  99:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
 100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
 103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @}
 104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
 110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  *
 115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** @verbatim
 116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  ===============================================================================
 117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  ===============================================================================
 119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
 120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       (HSE, HSI, LSE,CSI, LSI,HSI48, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB3, A
 122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****        AHB2,AHB4,APB3, APB1L, APB1H, APB2, and APB4).
 123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) HSI (high-speed internal), 64 MHz factory-trimmed RC used directly or through
 126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              the PLL as System clock source.
 127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) CSI is a low-power RC oscillator which can be used directly as system clock, periphera
 128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              clock, or PLL input.But even with frequency calibration, is less accurate than an
 129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              external crystal oscillator or ceramic resonator.
 130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              clock source.
 132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 48 MHz crystal oscillator used directly or
 134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) PLL , The RCC features three independent PLLs (clocked by HSI , HSE or CSI),
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              featuring three different output clocks and able  to work either in integer or Fractio
 140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****            (++) A main PLL, PLL1, which is generally used to provide clocks to the CPU
 141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                 and to some peripherals.
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****            (++) Two dedicated PLLs, PLL2 and PLL3, which are used to generate the kernel clock for 
 143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) CSS (Clock security system), once enabled and if a HSE clock failure occurs
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 4


 146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             (HSE used directly or through PLL as System clock source), the System clock
 147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              is automatically switched to HSI and an interrupt is generated if enabled.
 148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              The interrupt is linked to the Cortex-M NMI (Non-Mask-able Interrupt)
 149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              exception vector.
 150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) MCO1 (micro controller clock output), used to output HSI, LSE, HSE, PLL1(PLL1_Q)
 152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              or HSI48 clock (through a configurable pre-scaler) on PA8 pin.
 153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) MCO2 (micro controller clock output), used to output HSE, PLL2(PLL2_P), SYSCLK,
 155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              LSI, CSI, or PLL1(PLL1_P) clock (through a configurable pre-scaler) on PC9 pin.
 156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): CSI,HSI,
 159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              HSE and PLL.
 160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System core clock through configurable
 161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              pre-scaler and used to clock the CPU, memory and peripherals mapped
 162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              on AHB and APB bus of the 3 Domains (D1, D2, D3)* through configurable pre-scalers
 163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              and used to clock the peripherals mapped on these buses. You can use
 164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve system clock frequency.
 165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****          -@- All the peripheral clocks are derived from the System clock (SYSCLK) except those
 167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              with dual clock domain where kernel source clock could be selected through
 168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****              RCC_D1CCIPR,RCC_D2CCIP1R,RCC_D2CCIP2R and RCC_D3CCIPR registers.
 169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****      (*) : 2 Domains (CD and SRD) for stm32h7a3xx and stm32h7b3xx family lines.
 171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** @endverbatim
 172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
 173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
 176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - HSE, PLL1, PLL2 and PLL3 OFF
 180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - AHB, APB Bus pre-scaler set to 1.
 181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - All interrupts disabled
 183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - Peripheral clocks
 185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval HAL status
 187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
  28              		.loc 1 189 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 82B0     		sub	sp, sp, #8
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 5


  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
 190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t tickstart;
 191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Increasing the CPU frequency */
 193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (FLASH_LATENCY_DEFAULT  > __HAL_FLASH_GET_LATENCY())
  43              		.loc 1 193 32
  44 0006 894B     		ldr	r3, .L18
  45 0008 1B68     		ldr	r3, [r3]
  46 000a 03F00F03 		and	r3, r3, #15
  47              		.loc 1 193 6
  48 000e 062B     		cmp	r3, #6
  49 0010 0FD8     		bhi	.L2
 194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
  50              		.loc 1 196 5
  51 0012 864B     		ldr	r3, .L18
  52 0014 1B68     		ldr	r3, [r3]
  53 0016 23F00F03 		bic	r3, r3, #15
  54 001a 844A     		ldr	r2, .L18
  55 001c 43F00703 		orr	r3, r3, #7
  56 0020 1360     		str	r3, [r2]
 197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
  57              		.loc 1 200 9
  58 0022 824B     		ldr	r3, .L18
  59 0024 1B68     		ldr	r3, [r3]
  60 0026 03F00F03 		and	r3, r3, #15
  61              		.loc 1 200 8
  62 002a 072B     		cmp	r3, #7
  63 002c 01D0     		beq	.L2
 201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_ERROR;
  64              		.loc 1 202 14
  65 002e 0123     		movs	r3, #1
  66 0030 F7E0     		b	.L3
  67              	.L2:
 203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  68              		.loc 1 209 15
  69 0032 FFF7FEFF 		bl	HAL_GetTick
  70 0036 7860     		str	r0, [r7, #4]
 210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Set HSION bit */
 212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  71              		.loc 1 212 3
  72 0038 7D4B     		ldr	r3, .L18+4
  73 003a 1B68     		ldr	r3, [r3]
  74 003c 7C4A     		ldr	r2, .L18+4
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 6


  75 003e 43F00103 		orr	r3, r3, #1
  76 0042 1360     		str	r3, [r2]
 213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till HSI is ready */
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
  77              		.loc 1 215 9
  78 0044 08E0     		b	.L4
  79              	.L5:
 216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  80              		.loc 1 217 10
  81 0046 FFF7FEFF 		bl	HAL_GetTick
  82 004a 0246     		mov	r2, r0
  83              		.loc 1 217 24 discriminator 1
  84 004c 7B68     		ldr	r3, [r7, #4]
  85 004e D31A     		subs	r3, r2, r3
  86              		.loc 1 217 8 discriminator 1
  87 0050 022B     		cmp	r3, #2
  88 0052 01D9     		bls	.L4
 218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
  89              		.loc 1 219 14
  90 0054 0323     		movs	r3, #3
  91 0056 E4E0     		b	.L3
  92              	.L4:
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
  93              		.loc 1 215 10
  94 0058 754B     		ldr	r3, .L18+4
  95 005a 1B68     		ldr	r3, [r3]
  96 005c 03F00403 		and	r3, r3, #4
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
  97              		.loc 1 215 43
  98 0060 002B     		cmp	r3, #0
  99 0062 F0D0     		beq	.L5
 220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Set HSITRIM[6:0] bits to the reset value */
 224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SET_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM_6);
 100              		.loc 1 224 3
 101 0064 724B     		ldr	r3, .L18+4
 102 0066 5B68     		ldr	r3, [r3, #4]
 103 0068 714A     		ldr	r2, .L18+4
 104 006a 43F08043 		orr	r3, r3, #1073741824
 105 006e 5360     		str	r3, [r2, #4]
 225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset CFGR register */
 227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 106              		.loc 1 227 3
 107 0070 6F4B     		ldr	r3, .L18+4
 108 0072 0022     		movs	r2, #0
 109 0074 1A61     		str	r2, [r3, #16]
 228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Update the SystemCoreClock and SystemD2Clock global variables */
 230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 110              		.loc 1 230 19
 111 0076 6F4B     		ldr	r3, .L18+8
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 7


 112 0078 6F4A     		ldr	r2, .L18+12
 113 007a 1A60     		str	r2, [r3]
 231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemD2Clock = HSI_VALUE;
 114              		.loc 1 231 17
 115 007c 6F4B     		ldr	r3, .L18+16
 116 007e 6E4A     		ldr	r2, .L18+12
 117 0080 1A60     		str	r2, [r3]
 232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Adapt Systick interrupt period */
 234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (HAL_InitTick(uwTickPrio) != HAL_OK)
 118              		.loc 1 234 7
 119 0082 6F4B     		ldr	r3, .L18+20
 120 0084 1B68     		ldr	r3, [r3]
 121 0086 1846     		mov	r0, r3
 122 0088 FFF7FEFF 		bl	HAL_InitTick
 123 008c 0346     		mov	r3, r0
 124              		.loc 1 234 6 discriminator 1
 125 008e 002B     		cmp	r3, #0
 126 0090 01D0     		beq	.L6
 235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     return HAL_ERROR;
 127              		.loc 1 236 12
 128 0092 0123     		movs	r3, #1
 129 0094 C5E0     		b	.L3
 130              	.L6:
 237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 131              		.loc 1 240 15
 132 0096 FFF7FEFF 		bl	HAL_GetTick
 133 009a 7860     		str	r0, [r7, #4]
 241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till clock switch is ready */
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 134              		.loc 1 243 9
 135 009c 0AE0     		b	.L7
 136              	.L8:
 244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 137              		.loc 1 245 10
 138 009e FFF7FEFF 		bl	HAL_GetTick
 139 00a2 0246     		mov	r2, r0
 140              		.loc 1 245 24 discriminator 1
 141 00a4 7B68     		ldr	r3, [r7, #4]
 142 00a6 D31A     		subs	r3, r2, r3
 143              		.loc 1 245 8 discriminator 1
 144 00a8 41F28832 		movw	r2, #5000
 145 00ac 9342     		cmp	r3, r2
 146 00ae 01D9     		bls	.L7
 246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 147              		.loc 1 247 14
 148 00b0 0323     		movs	r3, #3
 149 00b2 B6E0     		b	.L3
 150              	.L7:
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 8


 151              		.loc 1 243 10
 152 00b4 5E4B     		ldr	r3, .L18+4
 153 00b6 1B69     		ldr	r3, [r3, #16]
 154 00b8 03F03803 		and	r3, r3, #56
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 155              		.loc 1 243 44
 156 00bc 002B     		cmp	r3, #0
 157 00be EED1     		bne	.L8
 248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 158              		.loc 1 252 15
 159 00c0 FFF7FEFF 		bl	HAL_GetTick
 160 00c4 7860     		str	r0, [r7, #4]
 253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset CSION, CSIKERON, HSEON, HSI48ON, HSECSSON, HSIDIV bits */
 255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSIKERON | RCC_CR_HSIDIV | RCC_CR_HSIDIVF | RCC_CR_CSION
 161              		.loc 1 255 3
 162 00c6 5A4B     		ldr	r3, .L18+4
 163 00c8 1A68     		ldr	r2, [r3]
 164 00ca 5949     		ldr	r1, .L18+4
 165 00cc 5D4B     		ldr	r3, .L18+24
 166 00ce 1340     		ands	r3, r3, r2
 167 00d0 0B60     		str	r3, [r1]
 256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             | RCC_CR_HSI48ON | RCC_CR_CSSHSEON);
 257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till HSE is disabled */
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 168              		.loc 1 259 9
 169 00d2 08E0     		b	.L9
 170              	.L10:
 260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 171              		.loc 1 261 10
 172 00d4 FFF7FEFF 		bl	HAL_GetTick
 173 00d8 0246     		mov	r2, r0
 174              		.loc 1 261 24 discriminator 1
 175 00da 7B68     		ldr	r3, [r7, #4]
 176 00dc D31A     		subs	r3, r2, r3
 177              		.loc 1 261 8 discriminator 1
 178 00de 642B     		cmp	r3, #100
 179 00e0 01D9     		bls	.L9
 262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 180              		.loc 1 263 14
 181 00e2 0323     		movs	r3, #3
 182 00e4 9DE0     		b	.L3
 183              	.L9:
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 184              		.loc 1 259 10
 185 00e6 524B     		ldr	r3, .L18+4
 186 00e8 1B68     		ldr	r3, [r3]
 187 00ea 03F40033 		and	r3, r3, #131072
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 188              		.loc 1 259 43
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 9


 189 00ee 002B     		cmp	r3, #0
 190 00f0 F0D1     		bne	.L10
 264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 191              		.loc 1 268 15
 192 00f2 FFF7FEFF 		bl	HAL_GetTick
 193 00f6 7860     		str	r0, [r7, #4]
 269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Clear PLLON bit */
 271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
 194              		.loc 1 271 3
 195 00f8 4D4B     		ldr	r3, .L18+4
 196 00fa 1B68     		ldr	r3, [r3]
 197 00fc 4C4A     		ldr	r2, .L18+4
 198 00fe 23F08073 		bic	r3, r3, #16777216
 199 0102 1360     		str	r3, [r2]
 272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till PLL is disabled */
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 200              		.loc 1 274 9
 201 0104 08E0     		b	.L11
 202              	.L12:
 275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 203              		.loc 1 276 10
 204 0106 FFF7FEFF 		bl	HAL_GetTick
 205 010a 0246     		mov	r2, r0
 206              		.loc 1 276 24 discriminator 1
 207 010c 7B68     		ldr	r3, [r7, #4]
 208 010e D31A     		subs	r3, r2, r3
 209              		.loc 1 276 8 discriminator 1
 210 0110 022B     		cmp	r3, #2
 211 0112 01D9     		bls	.L11
 277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 212              		.loc 1 278 14
 213 0114 0323     		movs	r3, #3
 214 0116 84E0     		b	.L3
 215              	.L11:
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 216              		.loc 1 274 10
 217 0118 454B     		ldr	r3, .L18+4
 218 011a 1B68     		ldr	r3, [r3]
 219 011c 03F00073 		and	r3, r3, #33554432
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 220              		.loc 1 274 44
 221 0120 002B     		cmp	r3, #0
 222 0122 F0D1     		bne	.L12
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 223              		.loc 1 283 15
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 10


 224 0124 FFF7FEFF 		bl	HAL_GetTick
 225 0128 7860     		str	r0, [r7, #4]
 284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL2ON bit */
 286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 226              		.loc 1 286 3
 227 012a 414B     		ldr	r3, .L18+4
 228 012c 1B68     		ldr	r3, [r3]
 229 012e 404A     		ldr	r2, .L18+4
 230 0130 23F08063 		bic	r3, r3, #67108864
 231 0134 1360     		str	r3, [r2]
 287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till PLL2 is disabled */
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 232              		.loc 1 289 9
 233 0136 08E0     		b	.L13
 234              	.L14:
 290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 235              		.loc 1 291 10
 236 0138 FFF7FEFF 		bl	HAL_GetTick
 237 013c 0246     		mov	r2, r0
 238              		.loc 1 291 24 discriminator 1
 239 013e 7B68     		ldr	r3, [r7, #4]
 240 0140 D31A     		subs	r3, r2, r3
 241              		.loc 1 291 8 discriminator 1
 242 0142 022B     		cmp	r3, #2
 243 0144 01D9     		bls	.L13
 292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 244              		.loc 1 293 14
 245 0146 0323     		movs	r3, #3
 246 0148 6BE0     		b	.L3
 247              	.L13:
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 248              		.loc 1 289 10
 249 014a 394B     		ldr	r3, .L18+4
 250 014c 1B68     		ldr	r3, [r3]
 251 014e 03F00063 		and	r3, r3, #134217728
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 252              		.loc 1 289 44
 253 0152 002B     		cmp	r3, #0
 254 0154 F0D1     		bne	.L14
 294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get Start Tick */
 298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 255              		.loc 1 298 15
 256 0156 FFF7FEFF 		bl	HAL_GetTick
 257 015a 7860     		str	r0, [r7, #4]
 299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL3 bit */
 301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 258              		.loc 1 301 3
 259 015c 344B     		ldr	r3, .L18+4
 260 015e 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 11


 261 0160 334A     		ldr	r2, .L18+4
 262 0162 23F08053 		bic	r3, r3, #268435456
 263 0166 1360     		str	r3, [r2]
 302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Wait till PLL3 is disabled */
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 264              		.loc 1 304 9
 265 0168 08E0     		b	.L15
 266              	.L16:
 305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 267              		.loc 1 306 10
 268 016a FFF7FEFF 		bl	HAL_GetTick
 269 016e 0246     		mov	r2, r0
 270              		.loc 1 306 24 discriminator 1
 271 0170 7B68     		ldr	r3, [r7, #4]
 272 0172 D31A     		subs	r3, r2, r3
 273              		.loc 1 306 8 discriminator 1
 274 0174 022B     		cmp	r3, #2
 275 0176 01D9     		bls	.L15
 307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_TIMEOUT;
 276              		.loc 1 308 14
 277 0178 0323     		movs	r3, #3
 278 017a 52E0     		b	.L3
 279              	.L15:
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 280              		.loc 1 304 10
 281 017c 2C4B     		ldr	r3, .L18+4
 282 017e 1B68     		ldr	r3, [r3]
 283 0180 03F00053 		and	r3, r3, #536870912
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 284              		.loc 1 304 44
 285 0184 002B     		cmp	r3, #0
 286 0186 F0D1     		bne	.L16
 309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_HPRE)
 313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset D1CFGR register */
 314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->D1CFGR);
 287              		.loc 1 314 3
 288 0188 294B     		ldr	r3, .L18+4
 289 018a 0022     		movs	r2, #0
 290 018c 9A61     		str	r2, [r3, #24]
 315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset D2CFGR register */
 317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->D2CFGR);
 291              		.loc 1 317 3
 292 018e 284B     		ldr	r3, .L18+4
 293 0190 0022     		movs	r2, #0
 294 0192 DA61     		str	r2, [r3, #28]
 318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset D3CFGR register */
 320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->D3CFGR);
 295              		.loc 1 320 3
 296 0194 264B     		ldr	r3, .L18+4
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 12


 297 0196 0022     		movs	r2, #0
 298 0198 1A62     		str	r2, [r3, #32]
 321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
 322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset CDCFGR1 register */
 323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->CDCFGR1);
 324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset CDCFGR2 register */
 326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->CDCFGR2);
 327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset SRDCFGR register */
 329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->SRDCFGR);
 330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
 331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLLCKSELR register to default value */
 333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM1_5 | RCC_PLLCKSELR_DIVM2_5 | RCC_PLLCKSELR_DIVM3_5;
 299              		.loc 1 333 6
 300 019a 254B     		ldr	r3, .L18+4
 301              		.loc 1 333 18
 302 019c 2A4A     		ldr	r2, .L18+28
 303 019e 9A62     		str	r2, [r3, #40]
 334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLLCFGR register to default value */
 336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   WRITE_REG(RCC->PLLCFGR, 0x01FF0000U);
 304              		.loc 1 336 3
 305 01a0 234B     		ldr	r3, .L18+4
 306 01a2 2A4A     		ldr	r2, .L18+32
 307 01a4 DA62     		str	r2, [r3, #44]
 337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL1DIVR register to default value */
 339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   WRITE_REG(RCC->PLL1DIVR, 0x01010280U);
 308              		.loc 1 339 3
 309 01a6 224B     		ldr	r3, .L18+4
 310 01a8 294A     		ldr	r2, .L18+36
 311 01aa 1A63     		str	r2, [r3, #48]
 340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL1FRACR register */
 342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->PLL1FRACR);
 312              		.loc 1 342 3
 313 01ac 204B     		ldr	r3, .L18+4
 314 01ae 0022     		movs	r2, #0
 315 01b0 5A63     		str	r2, [r3, #52]
 343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL2DIVR register to default value */
 345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   WRITE_REG(RCC->PLL2DIVR, 0x01010280U);
 316              		.loc 1 345 3
 317 01b2 1F4B     		ldr	r3, .L18+4
 318 01b4 264A     		ldr	r2, .L18+36
 319 01b6 9A63     		str	r2, [r3, #56]
 346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL2FRACR register */
 348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->PLL2FRACR);
 320              		.loc 1 348 3
 321 01b8 1D4B     		ldr	r3, .L18+4
 322 01ba 0022     		movs	r2, #0
 323 01bc DA63     		str	r2, [r3, #60]
 349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL3DIVR register to default value */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 13


 351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   WRITE_REG(RCC->PLL3DIVR, 0x01010280U);
 324              		.loc 1 351 3
 325 01be 1C4B     		ldr	r3, .L18+4
 326 01c0 234A     		ldr	r2, .L18+36
 327 01c2 1A64     		str	r2, [r3, #64]
 352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset PLL3FRACR register */
 354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->PLL3FRACR);
 328              		.loc 1 354 3
 329 01c4 1A4B     		ldr	r3, .L18+4
 330 01c6 0022     		movs	r2, #0
 331 01c8 5A64     		str	r2, [r3, #68]
 355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_CR_HSEEXT)
 357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset HSEEXT  */
 358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT);
 359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /* RCC_CR_HSEEXT */
 360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 332              		.loc 1 362 3
 333 01ca 194B     		ldr	r3, .L18+4
 334 01cc 1B68     		ldr	r3, [r3]
 335 01ce 184A     		ldr	r2, .L18+4
 336 01d0 23F48023 		bic	r3, r3, #262144
 337 01d4 1360     		str	r3, [r2]
 363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Disable all interrupts */
 365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_REG(RCC->CIER);
 338              		.loc 1 365 3
 339 01d6 164B     		ldr	r3, .L18+4
 340 01d8 0022     		movs	r2, #0
 341 01da 1A66     		str	r2, [r3, #96]
 366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Clear all interrupts flags */
 368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 342              		.loc 1 368 3
 343 01dc 144B     		ldr	r3, .L18+4
 344 01de 4FF0FF32 		mov	r2, #-1
 345 01e2 9A66     		str	r2, [r3, #104]
 369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Reset all RSR flags */
 371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SET_BIT(RCC->RSR, RCC_RSR_RMVF);
 346              		.loc 1 371 3
 347 01e4 124B     		ldr	r3, .L18+4
 348 01e6 D3F8D030 		ldr	r3, [r3, #208]
 349 01ea 114A     		ldr	r2, .L18+4
 350 01ec 43F48033 		orr	r3, r3, #65536
 351 01f0 C2F8D030 		str	r3, [r2, #208]
 372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (FLASH_LATENCY_DEFAULT  < __HAL_FLASH_GET_LATENCY())
 352              		.loc 1 374 32
 353 01f4 0D4B     		ldr	r3, .L18
 354 01f6 1B68     		ldr	r3, [r3]
 355              		.loc 1 374 30
 356 01f8 03F00803 		and	r3, r3, #8
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 14


 357              		.loc 1 374 6
 358 01fc 002B     		cmp	r3, #0
 359 01fe 0FD0     		beq	.L17
 375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 360              		.loc 1 377 5
 361 0200 0A4B     		ldr	r3, .L18
 362 0202 1B68     		ldr	r3, [r3]
 363 0204 23F00F03 		bic	r3, r3, #15
 364 0208 084A     		ldr	r2, .L18
 365 020a 43F00703 		orr	r3, r3, #7
 366 020e 1360     		str	r3, [r2]
 378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 367              		.loc 1 381 9
 368 0210 064B     		ldr	r3, .L18
 369 0212 1B68     		ldr	r3, [r3]
 370 0214 03F00F03 		and	r3, r3, #15
 371              		.loc 1 381 8
 372 0218 072B     		cmp	r3, #7
 373 021a 01D0     		beq	.L17
 382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_ERROR;
 374              		.loc 1 383 14
 375 021c 0123     		movs	r3, #1
 376 021e 00E0     		b	.L3
 377              	.L17:
 384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return HAL_OK;
 378              		.loc 1 388 10
 379 0220 0023     		movs	r3, #0
 380              	.L3:
 389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 381              		.loc 1 389 1
 382 0222 1846     		mov	r0, r3
 383 0224 0837     		adds	r7, r7, #8
 384              	.LCFI3:
 385              		.cfi_def_cfa_offset 8
 386 0226 BD46     		mov	sp, r7
 387              	.LCFI4:
 388              		.cfi_def_cfa_register 13
 389              		@ sp needed
 390 0228 80BD     		pop	{r7, pc}
 391              	.L19:
 392 022a 00BF     		.align	2
 393              	.L18:
 394 022c 00200052 		.word	1375739904
 395 0230 00440258 		.word	1476543488
 396 0234 00000000 		.word	SystemCoreClock
 397 0238 0090D003 		.word	64000000
 398 023c 00000000 		.word	SystemD2Clock
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 15


 399 0240 00000000 		.word	uwTickPrio
 400 0244 45EDF6FF 		.word	-594619
 401 0248 00020202 		.word	33686016
 402 024c 0000FF01 		.word	33488896
 403 0250 80020101 		.word	16843392
 404              		.cfi_endproc
 405              	.LFE144:
 407              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 408              		.align	1
 409              		.weak	HAL_RCC_OscConfig
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 414              	HAL_RCC_OscConfig:
 415              	.LFB145:
 390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
 392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_OscInitStruct: pointer to an RCC_OscInitTypeDef structure that
 395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         supported by this function. User should request a transition to LSE Off
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         supported by this function. User should request a transition to HSE Off
 402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval HAL status
 404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 416              		.loc 1 406 1
 417              		.cfi_startproc
 418              		@ args = 0, pretend = 0, frame = 48
 419              		@ frame_needed = 1, uses_anonymous_args = 0
 420 0000 80B5     		push	{r7, lr}
 421              	.LCFI5:
 422              		.cfi_def_cfa_offset 8
 423              		.cfi_offset 7, -8
 424              		.cfi_offset 14, -4
 425 0002 8CB0     		sub	sp, sp, #48
 426              	.LCFI6:
 427              		.cfi_def_cfa_offset 56
 428 0004 00AF     		add	r7, sp, #0
 429              	.LCFI7:
 430              		.cfi_def_cfa_register 7
 431 0006 7860     		str	r0, [r7, #4]
 407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t tickstart;
 408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t temp1_pllckcfg, temp2_pllckcfg;
 409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check Null pointer */
 411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (RCC_OscInitStruct == NULL)
 432              		.loc 1 411 6
 433 0008 7B68     		ldr	r3, [r7, #4]
 434 000a 002B     		cmp	r3, #0
 435 000c 02D1     		bne	.L21
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 16


 412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     return HAL_ERROR;
 436              		.loc 1 413 12
 437 000e 0123     		movs	r3, #1
 438 0010 00F048BC 		b	.L22
 439              	.L21:
 414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check the parameters */
 417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 440              		.loc 1 419 26
 441 0014 7B68     		ldr	r3, [r7, #4]
 442 0016 1B68     		ldr	r3, [r3]
 443              		.loc 1 419 44
 444 0018 03F00103 		and	r3, r3, #1
 445              		.loc 1 419 6
 446 001c 002B     		cmp	r3, #0
 447 001e 00F08880 		beq	.L23
 448              	.LBB2:
 420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 449              		.loc 1 424 37
 450 0022 994B     		ldr	r3, .L103
 451 0024 1B69     		ldr	r3, [r3, #16]
 452              		.loc 1 424 20
 453 0026 03F03803 		and	r3, r3, #56
 454 002a FB62     		str	r3, [r7, #44]
 425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 455              		.loc 1 425 40
 456 002c 964B     		ldr	r3, .L103
 457              		.loc 1 425 20
 458 002e 9B6A     		ldr	r3, [r3, #40]
 459 0030 BB62     		str	r3, [r7, #40]
 426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pl
 460              		.loc 1 427 8
 461 0032 FB6A     		ldr	r3, [r7, #44]
 462 0034 102B     		cmp	r3, #16
 463 0036 07D0     		beq	.L24
 464              		.loc 1 427 46 discriminator 1
 465 0038 FB6A     		ldr	r3, [r7, #44]
 466 003a 182B     		cmp	r3, #24
 467 003c 11D1     		bne	.L25
 468              		.loc 1 427 108 discriminator 2
 469 003e BB6A     		ldr	r3, [r7, #40]
 470 0040 03F00303 		and	r3, r3, #3
 471              		.loc 1 427 88 discriminator 2
 472 0044 022B     		cmp	r3, #2
 473 0046 0CD1     		bne	.L25
 474              	.L24:
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OF
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 17


 475              		.loc 1 429 12
 476 0048 8F4B     		ldr	r3, .L103
 477 004a 1B68     		ldr	r3, [r3]
 478 004c 03F40033 		and	r3, r3, #131072
 479              		.loc 1 429 10
 480 0050 002B     		cmp	r3, #0
 481 0052 6DD0     		beq	.L102
 482              		.loc 1 429 76 discriminator 1
 483 0054 7B68     		ldr	r3, [r7, #4]
 484 0056 5B68     		ldr	r3, [r3, #4]
 485              		.loc 1 429 55 discriminator 1
 486 0058 002B     		cmp	r3, #0
 487 005a 69D1     		bne	.L102
 430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 488              		.loc 1 431 16
 489 005c 0123     		movs	r3, #1
 490 005e 00F021BC 		b	.L22
 491              	.L25:
 432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 492              		.loc 1 437 7
 493 0062 7B68     		ldr	r3, [r7, #4]
 494 0064 5B68     		ldr	r3, [r3, #4]
 495 0066 B3F5803F 		cmp	r3, #65536
 496 006a 06D1     		bne	.L27
 497              		.loc 1 437 7 is_stmt 0 discriminator 1
 498 006c 864B     		ldr	r3, .L103
 499 006e 1B68     		ldr	r3, [r3]
 500 0070 854A     		ldr	r2, .L103
 501 0072 43F48033 		orr	r3, r3, #65536
 502 0076 1360     		str	r3, [r2]
 503 0078 2EE0     		b	.L28
 504              	.L27:
 505              		.loc 1 437 7 discriminator 2
 506 007a 7B68     		ldr	r3, [r7, #4]
 507 007c 5B68     		ldr	r3, [r3, #4]
 508 007e 002B     		cmp	r3, #0
 509 0080 0CD1     		bne	.L29
 510              		.loc 1 437 7 discriminator 3
 511 0082 814B     		ldr	r3, .L103
 512 0084 1B68     		ldr	r3, [r3]
 513 0086 804A     		ldr	r2, .L103
 514 0088 23F48033 		bic	r3, r3, #65536
 515 008c 1360     		str	r3, [r2]
 516 008e 7E4B     		ldr	r3, .L103
 517 0090 1B68     		ldr	r3, [r3]
 518 0092 7D4A     		ldr	r2, .L103
 519 0094 23F48023 		bic	r3, r3, #262144
 520 0098 1360     		str	r3, [r2]
 521 009a 1DE0     		b	.L28
 522              	.L29:
 523              		.loc 1 437 7 discriminator 4
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 18


 524 009c 7B68     		ldr	r3, [r7, #4]
 525 009e 5B68     		ldr	r3, [r3, #4]
 526 00a0 B3F5A02F 		cmp	r3, #327680
 527 00a4 0CD1     		bne	.L30
 528              		.loc 1 437 7 discriminator 5
 529 00a6 784B     		ldr	r3, .L103
 530 00a8 1B68     		ldr	r3, [r3]
 531 00aa 774A     		ldr	r2, .L103
 532 00ac 43F48023 		orr	r3, r3, #262144
 533 00b0 1360     		str	r3, [r2]
 534 00b2 754B     		ldr	r3, .L103
 535 00b4 1B68     		ldr	r3, [r3]
 536 00b6 744A     		ldr	r2, .L103
 537 00b8 43F48033 		orr	r3, r3, #65536
 538 00bc 1360     		str	r3, [r2]
 539 00be 0BE0     		b	.L28
 540              	.L30:
 541              		.loc 1 437 7 discriminator 6
 542 00c0 714B     		ldr	r3, .L103
 543 00c2 1B68     		ldr	r3, [r3]
 544 00c4 704A     		ldr	r2, .L103
 545 00c6 23F48033 		bic	r3, r3, #65536
 546 00ca 1360     		str	r3, [r2]
 547 00cc 6E4B     		ldr	r3, .L103
 548 00ce 1B68     		ldr	r3, [r3]
 549 00d0 6D4A     		ldr	r2, .L103
 550 00d2 23F48023 		bic	r3, r3, #262144
 551 00d6 1360     		str	r3, [r2]
 552              	.L28:
 438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Check the HSE State */
 440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 553              		.loc 1 440 28 is_stmt 1
 554 00d8 7B68     		ldr	r3, [r7, #4]
 555 00da 5B68     		ldr	r3, [r3, #4]
 556              		.loc 1 440 10
 557 00dc 002B     		cmp	r3, #0
 558 00de 13D0     		beq	.L31
 441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 559              		.loc 1 443 21
 560 00e0 FFF7FEFF 		bl	HAL_GetTick
 561 00e4 7862     		str	r0, [r7, #36]
 444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till HSE is ready */
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 562              		.loc 1 446 15
 563 00e6 08E0     		b	.L32
 564              	.L33:
 447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 565              		.loc 1 448 26
 566 00e8 FFF7FEFF 		bl	HAL_GetTick
 567 00ec 0246     		mov	r2, r0
 568              		.loc 1 448 40 discriminator 1
 569 00ee 7B6A     		ldr	r3, [r7, #36]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 19


 570 00f0 D31A     		subs	r3, r2, r3
 571              		.loc 1 448 14 discriminator 1
 572 00f2 642B     		cmp	r3, #100
 573 00f4 01D9     		bls	.L32
 449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 574              		.loc 1 450 20
 575 00f6 0323     		movs	r3, #3
 576 00f8 D4E3     		b	.L22
 577              	.L32:
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 578              		.loc 1 446 16
 579 00fa 634B     		ldr	r3, .L103
 580 00fc 1B68     		ldr	r3, [r3]
 581 00fe 03F40033 		and	r3, r3, #131072
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 582              		.loc 1 446 52
 583 0102 002B     		cmp	r3, #0
 584 0104 F0D0     		beq	.L33
 585 0106 14E0     		b	.L23
 586              	.L31:
 451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 587              		.loc 1 457 21
 588 0108 FFF7FEFF 		bl	HAL_GetTick
 589 010c 7862     		str	r0, [r7, #36]
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 590              		.loc 1 460 15
 591 010e 08E0     		b	.L34
 592              	.L35:
 461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 593              		.loc 1 462 26
 594 0110 FFF7FEFF 		bl	HAL_GetTick
 595 0114 0246     		mov	r2, r0
 596              		.loc 1 462 40 discriminator 1
 597 0116 7B6A     		ldr	r3, [r7, #36]
 598 0118 D31A     		subs	r3, r2, r3
 599              		.loc 1 462 14 discriminator 1
 600 011a 642B     		cmp	r3, #100
 601 011c 01D9     		bls	.L34
 463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 602              		.loc 1 464 20
 603 011e 0323     		movs	r3, #3
 604 0120 C0E3     		b	.L22
 605              	.L34:
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 606              		.loc 1 460 16
 607 0122 594B     		ldr	r3, .L103
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 20


 608 0124 1B68     		ldr	r3, [r3]
 609 0126 03F40033 		and	r3, r3, #131072
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 610              		.loc 1 460 52
 611 012a 002B     		cmp	r3, #0
 612 012c F0D1     		bne	.L35
 613 012e 00E0     		b	.L23
 614              	.L102:
 429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 615              		.loc 1 429 10
 616 0130 00BF     		nop
 617              	.L23:
 618              	.LBE2:
 465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 619              		.loc 1 471 26
 620 0132 7B68     		ldr	r3, [r7, #4]
 621 0134 1B68     		ldr	r3, [r3]
 622              		.loc 1 471 44
 623 0136 03F00203 		and	r3, r3, #2
 624              		.loc 1 471 6
 625 013a 002B     		cmp	r3, #0
 626 013c 00F0CA80 		beq	.L36
 627              	.LBB3:
 472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* When the HSI is used as system clock it will not be disabled */
 478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 628              		.loc 1 478 37
 629 0140 514B     		ldr	r3, .L103
 630 0142 1B69     		ldr	r3, [r3, #16]
 631              		.loc 1 478 20
 632 0144 03F03803 		and	r3, r3, #56
 633 0148 3B62     		str	r3, [r7, #32]
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 634              		.loc 1 479 40
 635 014a 4F4B     		ldr	r3, .L103
 636              		.loc 1 479 20
 637 014c 9B6A     		ldr	r3, [r3, #40]
 638 014e FB61     		str	r3, [r7, #28]
 480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pl
 639              		.loc 1 480 8
 640 0150 3B6A     		ldr	r3, [r7, #32]
 641 0152 002B     		cmp	r3, #0
 642 0154 07D0     		beq	.L37
 643              		.loc 1 480 46 discriminator 1
 644 0156 3B6A     		ldr	r3, [r7, #32]
 645 0158 182B     		cmp	r3, #24
 646 015a 56D1     		bne	.L38
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 21


 647              		.loc 1 480 108 discriminator 2
 648 015c FB69     		ldr	r3, [r7, #28]
 649 015e 03F00303 		and	r3, r3, #3
 650              		.loc 1 480 88 discriminator 2
 651 0162 002B     		cmp	r3, #0
 652 0164 51D1     		bne	.L38
 653              	.L37:
 481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* When HSI is used as system clock it will not be disabled */
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OF
 654              		.loc 1 483 12
 655 0166 484B     		ldr	r3, .L103
 656 0168 1B68     		ldr	r3, [r3]
 657 016a 03F00403 		and	r3, r3, #4
 658              		.loc 1 483 10
 659 016e 002B     		cmp	r3, #0
 660 0170 05D0     		beq	.L39
 661              		.loc 1 483 76 discriminator 1
 662 0172 7B68     		ldr	r3, [r7, #4]
 663 0174 DB68     		ldr	r3, [r3, #12]
 664              		.loc 1 483 55 discriminator 1
 665 0176 002B     		cmp	r3, #0
 666 0178 01D1     		bne	.L39
 484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 667              		.loc 1 485 16
 668 017a 0123     		movs	r3, #1
 669 017c 92E3     		b	.L22
 670              	.L39:
 486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Otherwise, only HSI division and calibration are allowed */
 488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
 491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 671              		.loc 1 491 9
 672 017e 424B     		ldr	r3, .L103
 673 0180 1B68     		ldr	r3, [r3]
 674 0182 23F01902 		bic	r2, r3, #25
 675 0186 7B68     		ldr	r3, [r7, #4]
 676 0188 DB68     		ldr	r3, [r3, #12]
 677 018a 3F49     		ldr	r1, .L103
 678 018c 1343     		orrs	r3, r3, r2
 679 018e 0B60     		str	r3, [r1]
 492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 680              		.loc 1 494 21
 681 0190 FFF7FEFF 		bl	HAL_GetTick
 682 0194 7862     		str	r0, [r7, #36]
 495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till HSI is ready */
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 683              		.loc 1 497 15
 684 0196 08E0     		b	.L40
 685              	.L41:
 498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 22


 499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 686              		.loc 1 499 26
 687 0198 FFF7FEFF 		bl	HAL_GetTick
 688 019c 0246     		mov	r2, r0
 689              		.loc 1 499 40 discriminator 1
 690 019e 7B6A     		ldr	r3, [r7, #36]
 691 01a0 D31A     		subs	r3, r2, r3
 692              		.loc 1 499 14 discriminator 1
 693 01a2 022B     		cmp	r3, #2
 694 01a4 01D9     		bls	.L40
 500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 695              		.loc 1 501 20
 696 01a6 0323     		movs	r3, #3
 697 01a8 7CE3     		b	.L22
 698              	.L40:
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 699              		.loc 1 497 16
 700 01aa 374B     		ldr	r3, .L103
 701 01ac 1B68     		ldr	r3, [r3]
 702 01ae 03F00403 		and	r3, r3, #4
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 703              		.loc 1 497 52
 704 01b2 002B     		cmp	r3, #0
 705 01b4 F0D0     		beq	.L41
 502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 706              		.loc 1 505 9
 707 01b6 FFF7FEFF 		bl	HAL_GetREVID
 708 01ba 0346     		mov	r3, r0
 709              		.loc 1 505 9 is_stmt 0 discriminator 1
 710 01bc 41F20302 		movw	r2, #4099
 711 01c0 9342     		cmp	r3, r2
 712 01c2 17D8     		bhi	.L42
 713 01c4 7B68     		ldr	r3, [r7, #4]
 714 01c6 1B69     		ldr	r3, [r3, #16]
 715 01c8 402B     		cmp	r3, #64
 716 01ca 08D1     		bne	.L43
 717              		.loc 1 505 9 discriminator 3
 718 01cc 2E4B     		ldr	r3, .L103
 719 01ce 5B68     		ldr	r3, [r3, #4]
 720 01d0 23F47C33 		bic	r3, r3, #258048
 721 01d4 2C4A     		ldr	r2, .L103
 722 01d6 43F40033 		orr	r3, r3, #131072
 723 01da 5360     		str	r3, [r2, #4]
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 724              		.loc 1 483 10 is_stmt 1
 725 01dc 7AE0     		b	.L36
 726              	.L43:
 727              		.loc 1 505 9 discriminator 4
 728 01de 2A4B     		ldr	r3, .L103
 729 01e0 5B68     		ldr	r3, [r3, #4]
 730 01e2 23F47C32 		bic	r2, r3, #258048
 731 01e6 7B68     		ldr	r3, [r7, #4]
 732 01e8 1B69     		ldr	r3, [r3, #16]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 23


 733 01ea 1B03     		lsls	r3, r3, #12
 734 01ec 2649     		ldr	r1, .L103
 735 01ee 1343     		orrs	r3, r3, r2
 736 01f0 4B60     		str	r3, [r1, #4]
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 737              		.loc 1 483 10
 738 01f2 6FE0     		b	.L36
 739              	.L42:
 740              		.loc 1 505 9 discriminator 2
 741 01f4 244B     		ldr	r3, .L103
 742 01f6 5B68     		ldr	r3, [r3, #4]
 743 01f8 23F0FE42 		bic	r2, r3, #2130706432
 744 01fc 7B68     		ldr	r3, [r7, #4]
 745 01fe 1B69     		ldr	r3, [r3, #16]
 746 0200 1B06     		lsls	r3, r3, #24
 747 0202 2149     		ldr	r1, .L103
 748 0204 1343     		orrs	r3, r3, r2
 749 0206 4B60     		str	r3, [r1, #4]
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 750              		.loc 1 483 10
 751 0208 64E0     		b	.L36
 752              	.L38:
 506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Check the HSI State */
 512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 753              		.loc 1 512 29
 754 020a 7B68     		ldr	r3, [r7, #4]
 755 020c DB68     		ldr	r3, [r3, #12]
 756              		.loc 1 512 10
 757 020e 002B     		cmp	r3, #0
 758 0210 47D0     		beq	.L45
 513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
 515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 759              		.loc 1 515 9
 760 0212 1D4B     		ldr	r3, .L103
 761 0214 1B68     		ldr	r3, [r3]
 762 0216 23F01902 		bic	r2, r3, #25
 763 021a 7B68     		ldr	r3, [r7, #4]
 764 021c DB68     		ldr	r3, [r3, #12]
 765 021e 1A49     		ldr	r1, .L103
 766 0220 1343     		orrs	r3, r3, r2
 767 0222 0B60     		str	r3, [r1]
 516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 768              		.loc 1 518 21
 769 0224 FFF7FEFF 		bl	HAL_GetTick
 770 0228 7862     		str	r0, [r7, #36]
 519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till HSI is ready */
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 771              		.loc 1 521 15
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 24


 772 022a 08E0     		b	.L46
 773              	.L47:
 522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 774              		.loc 1 523 16
 775 022c FFF7FEFF 		bl	HAL_GetTick
 776 0230 0246     		mov	r2, r0
 777              		.loc 1 523 30 discriminator 1
 778 0232 7B6A     		ldr	r3, [r7, #36]
 779 0234 D31A     		subs	r3, r2, r3
 780              		.loc 1 523 14 discriminator 1
 781 0236 022B     		cmp	r3, #2
 782 0238 01D9     		bls	.L46
 524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 783              		.loc 1 525 20
 784 023a 0323     		movs	r3, #3
 785 023c 32E3     		b	.L22
 786              	.L46:
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 787              		.loc 1 521 16
 788 023e 124B     		ldr	r3, .L103
 789 0240 1B68     		ldr	r3, [r3]
 790 0242 03F00403 		and	r3, r3, #4
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 791              		.loc 1 521 52
 792 0246 002B     		cmp	r3, #0
 793 0248 F0D0     		beq	.L47
 526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 794              		.loc 1 530 9
 795 024a FFF7FEFF 		bl	HAL_GetREVID
 796 024e 0346     		mov	r3, r0
 797              		.loc 1 530 9 is_stmt 0 discriminator 1
 798 0250 41F20302 		movw	r2, #4099
 799 0254 9342     		cmp	r3, r2
 800 0256 19D8     		bhi	.L48
 801 0258 7B68     		ldr	r3, [r7, #4]
 802 025a 1B69     		ldr	r3, [r3, #16]
 803 025c 402B     		cmp	r3, #64
 804 025e 08D1     		bne	.L49
 805              		.loc 1 530 9 discriminator 3
 806 0260 094B     		ldr	r3, .L103
 807 0262 5B68     		ldr	r3, [r3, #4]
 808 0264 23F47C33 		bic	r3, r3, #258048
 809 0268 074A     		ldr	r2, .L103
 810 026a 43F40033 		orr	r3, r3, #131072
 811 026e 5360     		str	r3, [r2, #4]
 812 0270 30E0     		b	.L36
 813              	.L49:
 814              		.loc 1 530 9 discriminator 4
 815 0272 054B     		ldr	r3, .L103
 816 0274 5B68     		ldr	r3, [r3, #4]
 817 0276 23F47C32 		bic	r2, r3, #258048
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 25


 818 027a 7B68     		ldr	r3, [r7, #4]
 819 027c 1B69     		ldr	r3, [r3, #16]
 820 027e 1B03     		lsls	r3, r3, #12
 821 0280 0149     		ldr	r1, .L103
 822 0282 1343     		orrs	r3, r3, r2
 823 0284 4B60     		str	r3, [r1, #4]
 824 0286 25E0     		b	.L36
 825              	.L104:
 826              		.align	2
 827              	.L103:
 828 0288 00440258 		.word	1476543488
 829              	.L48:
 830              		.loc 1 530 9 discriminator 2
 831 028c 9A4B     		ldr	r3, .L105
 832 028e 5B68     		ldr	r3, [r3, #4]
 833 0290 23F0FE42 		bic	r2, r3, #2130706432
 834 0294 7B68     		ldr	r3, [r7, #4]
 835 0296 1B69     		ldr	r3, [r3, #16]
 836 0298 1B06     		lsls	r3, r3, #24
 837 029a 9749     		ldr	r1, .L105
 838 029c 1343     		orrs	r3, r3, r2
 839 029e 4B60     		str	r3, [r1, #4]
 840 02a0 18E0     		b	.L36
 841              	.L45:
 531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 842              		.loc 1 535 9 is_stmt 1
 843 02a2 954B     		ldr	r3, .L105
 844 02a4 1B68     		ldr	r3, [r3]
 845 02a6 944A     		ldr	r2, .L105
 846 02a8 23F00103 		bic	r3, r3, #1
 847 02ac 1360     		str	r3, [r2]
 536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 848              		.loc 1 538 21
 849 02ae FFF7FEFF 		bl	HAL_GetTick
 850 02b2 7862     		str	r0, [r7, #36]
 539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 851              		.loc 1 541 15
 852 02b4 08E0     		b	.L50
 853              	.L51:
 542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 854              		.loc 1 543 16
 855 02b6 FFF7FEFF 		bl	HAL_GetTick
 856 02ba 0246     		mov	r2, r0
 857              		.loc 1 543 30 discriminator 1
 858 02bc 7B6A     		ldr	r3, [r7, #36]
 859 02be D31A     		subs	r3, r2, r3
 860              		.loc 1 543 14 discriminator 1
 861 02c0 022B     		cmp	r3, #2
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 26


 862 02c2 01D9     		bls	.L50
 544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 863              		.loc 1 545 20
 864 02c4 0323     		movs	r3, #3
 865 02c6 EDE2     		b	.L22
 866              	.L50:
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 867              		.loc 1 541 16
 868 02c8 8B4B     		ldr	r3, .L105
 869 02ca 1B68     		ldr	r3, [r3]
 870 02cc 03F00403 		and	r3, r3, #4
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 871              		.loc 1 541 52
 872 02d0 002B     		cmp	r3, #0
 873 02d2 F0D1     		bne	.L51
 874              	.L36:
 875              	.LBE3:
 546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*----------------------------- CSI Configuration --------------------------*/
 552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 876              		.loc 1 552 26
 877 02d4 7B68     		ldr	r3, [r7, #4]
 878 02d6 1B68     		ldr	r3, [r3]
 879              		.loc 1 552 44
 880 02d8 03F01003 		and	r3, r3, #16
 881              		.loc 1 552 6
 882 02dc 002B     		cmp	r3, #0
 883 02de 00F0A980 		beq	.L52
 884              	.LBB4:
 553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
 556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));
 557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* When the CSI is used as system clock it will not disabled */
 559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 885              		.loc 1 559 37
 886 02e2 854B     		ldr	r3, .L105
 887 02e4 1B69     		ldr	r3, [r3, #16]
 888              		.loc 1 559 20
 889 02e6 03F03803 		and	r3, r3, #56
 890 02ea BB61     		str	r3, [r7, #24]
 560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 891              		.loc 1 560 40
 892 02ec 824B     		ldr	r3, .L105
 893              		.loc 1 560 20
 894 02ee 9B6A     		ldr	r3, [r3, #40]
 895 02f0 7B61     		str	r3, [r7, #20]
 561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pl
 896              		.loc 1 561 8
 897 02f2 BB69     		ldr	r3, [r7, #24]
 898 02f4 082B     		cmp	r3, #8
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 27


 899 02f6 07D0     		beq	.L53
 900              		.loc 1 561 46 discriminator 1
 901 02f8 BB69     		ldr	r3, [r7, #24]
 902 02fa 182B     		cmp	r3, #24
 903 02fc 3AD1     		bne	.L54
 904              		.loc 1 561 108 discriminator 2
 905 02fe 7B69     		ldr	r3, [r7, #20]
 906 0300 03F00303 		and	r3, r3, #3
 907              		.loc 1 561 88 discriminator 2
 908 0304 012B     		cmp	r3, #1
 909 0306 35D1     		bne	.L54
 910              	.L53:
 562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* When CSI is used as system clock it will not disabled */
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON
 911              		.loc 1 564 12
 912 0308 7B4B     		ldr	r3, .L105
 913 030a 1B68     		ldr	r3, [r3]
 914 030c 03F48073 		and	r3, r3, #256
 915              		.loc 1 564 10
 916 0310 002B     		cmp	r3, #0
 917 0312 05D0     		beq	.L55
 918              		.loc 1 564 76 discriminator 1
 919 0314 7B68     		ldr	r3, [r7, #4]
 920 0316 DB69     		ldr	r3, [r3, #28]
 921              		.loc 1 564 55 discriminator 1
 922 0318 802B     		cmp	r3, #128
 923 031a 01D0     		beq	.L55
 565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 924              		.loc 1 566 16
 925 031c 0123     		movs	r3, #1
 926 031e C1E2     		b	.L22
 927              	.L55:
 567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
 572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 928              		.loc 1 572 9
 929 0320 FFF7FEFF 		bl	HAL_GetREVID
 930 0324 0346     		mov	r3, r0
 931              		.loc 1 572 9 is_stmt 0 discriminator 1
 932 0326 41F20302 		movw	r2, #4099
 933 032a 9342     		cmp	r3, r2
 934 032c 17D8     		bhi	.L56
 935 032e 7B68     		ldr	r3, [r7, #4]
 936 0330 1B6A     		ldr	r3, [r3, #32]
 937 0332 202B     		cmp	r3, #32
 938 0334 08D1     		bne	.L57
 939              		.loc 1 572 9 discriminator 3
 940 0336 704B     		ldr	r3, .L105
 941 0338 5B68     		ldr	r3, [r3, #4]
 942 033a 23F0F843 		bic	r3, r3, #2080374784
 943 033e 6E4A     		ldr	r2, .L105
 944 0340 43F08043 		orr	r3, r3, #1073741824
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 28


 945 0344 5360     		str	r3, [r2, #4]
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 946              		.loc 1 564 10 is_stmt 1
 947 0346 75E0     		b	.L52
 948              	.L57:
 949              		.loc 1 572 9 discriminator 4
 950 0348 6B4B     		ldr	r3, .L105
 951 034a 5B68     		ldr	r3, [r3, #4]
 952 034c 23F0F842 		bic	r2, r3, #2080374784
 953 0350 7B68     		ldr	r3, [r7, #4]
 954 0352 1B6A     		ldr	r3, [r3, #32]
 955 0354 9B06     		lsls	r3, r3, #26
 956 0356 6849     		ldr	r1, .L105
 957 0358 1343     		orrs	r3, r3, r2
 958 035a 4B60     		str	r3, [r1, #4]
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 959              		.loc 1 564 10
 960 035c 6AE0     		b	.L52
 961              	.L56:
 962              		.loc 1 572 9 discriminator 2
 963 035e 664B     		ldr	r3, .L105
 964 0360 DB68     		ldr	r3, [r3, #12]
 965 0362 23F07C52 		bic	r2, r3, #1056964608
 966 0366 7B68     		ldr	r3, [r7, #4]
 967 0368 1B6A     		ldr	r3, [r3, #32]
 968 036a 1B06     		lsls	r3, r3, #24
 969 036c 6249     		ldr	r1, .L105
 970 036e 1343     		orrs	r3, r3, r2
 971 0370 CB60     		str	r3, [r1, #12]
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 972              		.loc 1 564 10
 973 0372 5FE0     		b	.L52
 974              	.L54:
 573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Check the CSI State */
 578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 975              		.loc 1 578 29
 976 0374 7B68     		ldr	r3, [r7, #4]
 977 0376 DB69     		ldr	r3, [r3, #28]
 978              		.loc 1 578 10
 979 0378 002B     		cmp	r3, #0
 980 037a 42D0     		beq	.L59
 579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (CSI). */
 581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_CSI_ENABLE();
 981              		.loc 1 581 9
 982 037c 5E4B     		ldr	r3, .L105
 983 037e 1B68     		ldr	r3, [r3]
 984 0380 5D4A     		ldr	r2, .L105
 985 0382 43F08003 		orr	r3, r3, #128
 986 0386 1360     		str	r3, [r2]
 582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 29


 987              		.loc 1 584 21
 988 0388 FFF7FEFF 		bl	HAL_GetTick
 989 038c 7862     		str	r0, [r7, #36]
 585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till CSI is ready */
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 990              		.loc 1 587 15
 991 038e 08E0     		b	.L60
 992              	.L61:
 588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 993              		.loc 1 589 16
 994 0390 FFF7FEFF 		bl	HAL_GetTick
 995 0394 0246     		mov	r2, r0
 996              		.loc 1 589 30 discriminator 1
 997 0396 7B6A     		ldr	r3, [r7, #36]
 998 0398 D31A     		subs	r3, r2, r3
 999              		.loc 1 589 14 discriminator 1
 1000 039a 022B     		cmp	r3, #2
 1001 039c 01D9     		bls	.L60
 590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1002              		.loc 1 591 20
 1003 039e 0323     		movs	r3, #3
 1004 03a0 80E2     		b	.L22
 1005              	.L60:
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1006              		.loc 1 587 16
 1007 03a2 554B     		ldr	r3, .L105
 1008 03a4 1B68     		ldr	r3, [r3]
 1009 03a6 03F48073 		and	r3, r3, #256
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1010              		.loc 1 587 52
 1011 03aa 002B     		cmp	r3, #0
 1012 03ac F0D0     		beq	.L61
 592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
 596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 1013              		.loc 1 596 9
 1014 03ae FFF7FEFF 		bl	HAL_GetREVID
 1015 03b2 0346     		mov	r3, r0
 1016              		.loc 1 596 9 is_stmt 0 discriminator 1
 1017 03b4 41F20302 		movw	r2, #4099
 1018 03b8 9342     		cmp	r3, r2
 1019 03ba 17D8     		bhi	.L62
 1020 03bc 7B68     		ldr	r3, [r7, #4]
 1021 03be 1B6A     		ldr	r3, [r3, #32]
 1022 03c0 202B     		cmp	r3, #32
 1023 03c2 08D1     		bne	.L63
 1024              		.loc 1 596 9 discriminator 3
 1025 03c4 4C4B     		ldr	r3, .L105
 1026 03c6 5B68     		ldr	r3, [r3, #4]
 1027 03c8 23F0F843 		bic	r3, r3, #2080374784
 1028 03cc 4A4A     		ldr	r2, .L105
 1029 03ce 43F08043 		orr	r3, r3, #1073741824
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 30


 1030 03d2 5360     		str	r3, [r2, #4]
 1031 03d4 2EE0     		b	.L52
 1032              	.L63:
 1033              		.loc 1 596 9 discriminator 4
 1034 03d6 484B     		ldr	r3, .L105
 1035 03d8 5B68     		ldr	r3, [r3, #4]
 1036 03da 23F0F842 		bic	r2, r3, #2080374784
 1037 03de 7B68     		ldr	r3, [r7, #4]
 1038 03e0 1B6A     		ldr	r3, [r3, #32]
 1039 03e2 9B06     		lsls	r3, r3, #26
 1040 03e4 4449     		ldr	r1, .L105
 1041 03e6 1343     		orrs	r3, r3, r2
 1042 03e8 4B60     		str	r3, [r1, #4]
 1043 03ea 23E0     		b	.L52
 1044              	.L62:
 1045              		.loc 1 596 9 discriminator 2
 1046 03ec 424B     		ldr	r3, .L105
 1047 03ee DB68     		ldr	r3, [r3, #12]
 1048 03f0 23F07C52 		bic	r2, r3, #1056964608
 1049 03f4 7B68     		ldr	r3, [r7, #4]
 1050 03f6 1B6A     		ldr	r3, [r3, #32]
 1051 03f8 1B06     		lsls	r3, r3, #24
 1052 03fa 3F49     		ldr	r1, .L105
 1053 03fc 1343     		orrs	r3, r3, r2
 1054 03fe CB60     		str	r3, [r1, #12]
 1055 0400 18E0     		b	.L52
 1056              	.L59:
 597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (CSI). */
 601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_CSI_DISABLE();
 1057              		.loc 1 601 9 is_stmt 1
 1058 0402 3D4B     		ldr	r3, .L105
 1059 0404 1B68     		ldr	r3, [r3]
 1060 0406 3C4A     		ldr	r2, .L105
 1061 0408 23F08003 		bic	r3, r3, #128
 1062 040c 1360     		str	r3, [r2]
 602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1063              		.loc 1 604 21
 1064 040e FFF7FEFF 		bl	HAL_GetTick
 1065 0412 7862     		str	r0, [r7, #36]
 605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till CSI is disabled */
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 1066              		.loc 1 607 15
 1067 0414 08E0     		b	.L64
 1068              	.L65:
 608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 1069              		.loc 1 609 16
 1070 0416 FFF7FEFF 		bl	HAL_GetTick
 1071 041a 0246     		mov	r2, r0
 1072              		.loc 1 609 30 discriminator 1
 1073 041c 7B6A     		ldr	r3, [r7, #36]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 31


 1074 041e D31A     		subs	r3, r2, r3
 1075              		.loc 1 609 14 discriminator 1
 1076 0420 022B     		cmp	r3, #2
 1077 0422 01D9     		bls	.L64
 610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1078              		.loc 1 611 20
 1079 0424 0323     		movs	r3, #3
 1080 0426 3DE2     		b	.L22
 1081              	.L64:
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1082              		.loc 1 607 16
 1083 0428 334B     		ldr	r3, .L105
 1084 042a 1B68     		ldr	r3, [r3]
 1085 042c 03F48073 		and	r3, r3, #256
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1086              		.loc 1 607 52
 1087 0430 002B     		cmp	r3, #0
 1088 0432 F0D1     		bne	.L65
 1089              	.L52:
 1090              	.LBE4:
 612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 1091              		.loc 1 618 26
 1092 0434 7B68     		ldr	r3, [r7, #4]
 1093 0436 1B68     		ldr	r3, [r3]
 1094              		.loc 1 618 44
 1095 0438 03F00803 		and	r3, r3, #8
 1096              		.loc 1 618 6
 1097 043c 002B     		cmp	r3, #0
 1098 043e 36D0     		beq	.L66
 619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the LSI State */
 624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 1099              		.loc 1 624 27
 1100 0440 7B68     		ldr	r3, [r7, #4]
 1101 0442 5B69     		ldr	r3, [r3, #20]
 1102              		.loc 1 624 8
 1103 0444 002B     		cmp	r3, #0
 1104 0446 19D0     		beq	.L67
 625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 1105              		.loc 1 627 7
 1106 0448 2B4B     		ldr	r3, .L105
 1107 044a 5B6F     		ldr	r3, [r3, #116]
 1108 044c 2A4A     		ldr	r2, .L105
 1109 044e 43F00103 		orr	r3, r3, #1
 1110 0452 5367     		str	r3, [r2, #116]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 32


 628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get Start Tick*/
 630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1111              		.loc 1 630 19
 1112 0454 FFF7FEFF 		bl	HAL_GetTick
 1113 0458 7862     		str	r0, [r7, #36]
 631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till LSI is ready */
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 1114              		.loc 1 633 13
 1115 045a 08E0     		b	.L68
 1116              	.L69:
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 1117              		.loc 1 635 14
 1118 045c FFF7FEFF 		bl	HAL_GetTick
 1119 0460 0246     		mov	r2, r0
 1120              		.loc 1 635 28 discriminator 1
 1121 0462 7B6A     		ldr	r3, [r7, #36]
 1122 0464 D31A     		subs	r3, r2, r3
 1123              		.loc 1 635 12 discriminator 1
 1124 0466 022B     		cmp	r3, #2
 1125 0468 01D9     		bls	.L68
 636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1126              		.loc 1 637 18
 1127 046a 0323     		movs	r3, #3
 1128 046c 1AE2     		b	.L22
 1129              	.L68:
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1130              		.loc 1 633 14
 1131 046e 224B     		ldr	r3, .L105
 1132 0470 5B6F     		ldr	r3, [r3, #116]
 1133 0472 03F00203 		and	r3, r3, #2
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1134              		.loc 1 633 50
 1135 0476 002B     		cmp	r3, #0
 1136 0478 F0D0     		beq	.L69
 1137 047a 18E0     		b	.L66
 1138              	.L67:
 638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1139              		.loc 1 644 7
 1140 047c 1E4B     		ldr	r3, .L105
 1141 047e 5B6F     		ldr	r3, [r3, #116]
 1142 0480 1D4A     		ldr	r2, .L105
 1143 0482 23F00103 		bic	r3, r3, #1
 1144 0486 5367     		str	r3, [r2, #116]
 645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get Start Tick*/
 647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1145              		.loc 1 647 19
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 33


 1146 0488 FFF7FEFF 		bl	HAL_GetTick
 1147 048c 7862     		str	r0, [r7, #36]
 648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till LSI is ready */
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 1148              		.loc 1 650 13
 1149 048e 08E0     		b	.L70
 1150              	.L71:
 651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 1151              		.loc 1 652 14
 1152 0490 FFF7FEFF 		bl	HAL_GetTick
 1153 0494 0246     		mov	r2, r0
 1154              		.loc 1 652 28 discriminator 1
 1155 0496 7B6A     		ldr	r3, [r7, #36]
 1156 0498 D31A     		subs	r3, r2, r3
 1157              		.loc 1 652 12 discriminator 1
 1158 049a 022B     		cmp	r3, #2
 1159 049c 01D9     		bls	.L70
 653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1160              		.loc 1 654 18
 1161 049e 0323     		movs	r3, #3
 1162 04a0 00E2     		b	.L22
 1163              	.L70:
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1164              		.loc 1 650 14
 1165 04a2 154B     		ldr	r3, .L105
 1166 04a4 5B6F     		ldr	r3, [r3, #116]
 1167 04a6 03F00203 		and	r3, r3, #2
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1168              		.loc 1 650 50
 1169 04aa 002B     		cmp	r3, #0
 1170 04ac F0D1     		bne	.L71
 1171              	.L66:
 655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*------------------------------ HSI48 Configuration -------------------------*/
 661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 1172              		.loc 1 661 26
 1173 04ae 7B68     		ldr	r3, [r7, #4]
 1174 04b0 1B68     		ldr	r3, [r3]
 1175              		.loc 1 661 44
 1176 04b2 03F02003 		and	r3, r3, #32
 1177              		.loc 1 661 6
 1178 04b6 002B     		cmp	r3, #0
 1179 04b8 39D0     		beq	.L72
 662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the HSI48 State */
 667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 1180              		.loc 1 667 27
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 34


 1181 04ba 7B68     		ldr	r3, [r7, #4]
 1182 04bc 9B69     		ldr	r3, [r3, #24]
 1183              		.loc 1 667 8
 1184 04be 002B     		cmp	r3, #0
 1185 04c0 1CD0     		beq	.L73
 668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (HSI48). */
 670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       __HAL_RCC_HSI48_ENABLE();
 1186              		.loc 1 670 7
 1187 04c2 0D4B     		ldr	r3, .L105
 1188 04c4 1B68     		ldr	r3, [r3]
 1189 04c6 0C4A     		ldr	r2, .L105
 1190 04c8 43F48053 		orr	r3, r3, #4096
 1191 04cc 1360     		str	r3, [r2]
 671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get time-out */
 673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1192              		.loc 1 673 19
 1193 04ce FFF7FEFF 		bl	HAL_GetTick
 1194 04d2 7862     		str	r0, [r7, #36]
 674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till HSI48 is ready */
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 1195              		.loc 1 676 13
 1196 04d4 08E0     		b	.L74
 1197              	.L75:
 677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 1198              		.loc 1 678 14
 1199 04d6 FFF7FEFF 		bl	HAL_GetTick
 1200 04da 0246     		mov	r2, r0
 1201              		.loc 1 678 28 discriminator 1
 1202 04dc 7B6A     		ldr	r3, [r7, #36]
 1203 04de D31A     		subs	r3, r2, r3
 1204              		.loc 1 678 12 discriminator 1
 1205 04e0 022B     		cmp	r3, #2
 1206 04e2 01D9     		bls	.L74
 679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1207              		.loc 1 680 18
 1208 04e4 0323     		movs	r3, #3
 1209 04e6 DDE1     		b	.L22
 1210              	.L74:
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1211              		.loc 1 676 14
 1212 04e8 034B     		ldr	r3, .L105
 1213 04ea 1B68     		ldr	r3, [r3]
 1214 04ec 03F40053 		and	r3, r3, #8192
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1215              		.loc 1 676 52
 1216 04f0 002B     		cmp	r3, #0
 1217 04f2 F0D0     		beq	.L75
 1218 04f4 1BE0     		b	.L72
 1219              	.L106:
 1220 04f6 00BF     		.align	2
 1221              	.L105:
 1222 04f8 00440258 		.word	1476543488
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 35


 1223              	.L73:
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (HSI48). */
 687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       __HAL_RCC_HSI48_DISABLE();
 1224              		.loc 1 687 7
 1225 04fc 9B4B     		ldr	r3, .L107
 1226 04fe 1B68     		ldr	r3, [r3]
 1227 0500 9A4A     		ldr	r2, .L107
 1228 0502 23F48053 		bic	r3, r3, #4096
 1229 0506 1360     		str	r3, [r2]
 688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get time-out */
 690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1230              		.loc 1 690 19
 1231 0508 FFF7FEFF 		bl	HAL_GetTick
 1232 050c 7862     		str	r0, [r7, #36]
 691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till HSI48 is ready */
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 1233              		.loc 1 693 13
 1234 050e 08E0     		b	.L76
 1235              	.L77:
 694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 1236              		.loc 1 695 14
 1237 0510 FFF7FEFF 		bl	HAL_GetTick
 1238 0514 0246     		mov	r2, r0
 1239              		.loc 1 695 28 discriminator 1
 1240 0516 7B6A     		ldr	r3, [r7, #36]
 1241 0518 D31A     		subs	r3, r2, r3
 1242              		.loc 1 695 12 discriminator 1
 1243 051a 022B     		cmp	r3, #2
 1244 051c 01D9     		bls	.L76
 696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1245              		.loc 1 697 18
 1246 051e 0323     		movs	r3, #3
 1247 0520 C0E1     		b	.L22
 1248              	.L76:
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1249              		.loc 1 693 14
 1250 0522 924B     		ldr	r3, .L107
 1251 0524 1B68     		ldr	r3, [r3]
 1252 0526 03F40053 		and	r3, r3, #8192
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1253              		.loc 1 693 52
 1254 052a 002B     		cmp	r3, #0
 1255 052c F0D1     		bne	.L77
 1256              	.L72:
 698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 36


 702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 1257              		.loc 1 703 26
 1258 052e 7B68     		ldr	r3, [r7, #4]
 1259 0530 1B68     		ldr	r3, [r3]
 1260              		.loc 1 703 44
 1261 0532 03F00403 		and	r3, r3, #4
 1262              		.loc 1 703 6
 1263 0536 002B     		cmp	r3, #0
 1264 0538 00F08180 		beq	.L78
 704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the parameters */
 706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Enable write access to Backup domain */
 709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     PWR->CR1 |= PWR_CR1_DBP;
 1265              		.loc 1 709 8
 1266 053c 8C4B     		ldr	r3, .L107+4
 1267 053e 1B68     		ldr	r3, [r3]
 1268 0540 8B4A     		ldr	r2, .L107+4
 1269              		.loc 1 709 14
 1270 0542 43F48073 		orr	r3, r3, #256
 1271 0546 1360     		str	r3, [r2]
 710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Wait for Backup domain Write protection disable */
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 1272              		.loc 1 712 17
 1273 0548 FFF7FEFF 		bl	HAL_GetTick
 1274 054c 7862     		str	r0, [r7, #36]
 713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 1275              		.loc 1 714 11
 1276 054e 08E0     		b	.L79
 1277              	.L80:
 715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1278              		.loc 1 716 12
 1279 0550 FFF7FEFF 		bl	HAL_GetTick
 1280 0554 0246     		mov	r2, r0
 1281              		.loc 1 716 26 discriminator 1
 1282 0556 7B6A     		ldr	r3, [r7, #36]
 1283 0558 D31A     		subs	r3, r2, r3
 1284              		.loc 1 716 10 discriminator 1
 1285 055a 642B     		cmp	r3, #100
 1286 055c 01D9     		bls	.L79
 717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_TIMEOUT;
 1287              		.loc 1 718 16
 1288 055e 0323     		movs	r3, #3
 1289 0560 A0E1     		b	.L22
 1290              	.L79:
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 1291              		.loc 1 714 16
 1292 0562 834B     		ldr	r3, .L107+4
 1293 0564 1B68     		ldr	r3, [r3]
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 1294              		.loc 1 714 22
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 37


 1295 0566 03F48073 		and	r3, r3, #256
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 1296              		.loc 1 714 37
 1297 056a 002B     		cmp	r3, #0
 1298 056c F0D0     		beq	.L80
 719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1299              		.loc 1 723 5
 1300 056e 7B68     		ldr	r3, [r7, #4]
 1301 0570 9B68     		ldr	r3, [r3, #8]
 1302 0572 012B     		cmp	r3, #1
 1303 0574 06D1     		bne	.L81
 1304              		.loc 1 723 5 is_stmt 0 discriminator 1
 1305 0576 7D4B     		ldr	r3, .L107
 1306 0578 1B6F     		ldr	r3, [r3, #112]
 1307 057a 7C4A     		ldr	r2, .L107
 1308 057c 43F00103 		orr	r3, r3, #1
 1309 0580 1367     		str	r3, [r2, #112]
 1310 0582 2DE0     		b	.L82
 1311              	.L81:
 1312              		.loc 1 723 5 discriminator 2
 1313 0584 7B68     		ldr	r3, [r7, #4]
 1314 0586 9B68     		ldr	r3, [r3, #8]
 1315 0588 002B     		cmp	r3, #0
 1316 058a 0CD1     		bne	.L83
 1317              		.loc 1 723 5 discriminator 3
 1318 058c 774B     		ldr	r3, .L107
 1319 058e 1B6F     		ldr	r3, [r3, #112]
 1320 0590 764A     		ldr	r2, .L107
 1321 0592 23F00103 		bic	r3, r3, #1
 1322 0596 1367     		str	r3, [r2, #112]
 1323 0598 744B     		ldr	r3, .L107
 1324 059a 1B6F     		ldr	r3, [r3, #112]
 1325 059c 734A     		ldr	r2, .L107
 1326 059e 23F00403 		bic	r3, r3, #4
 1327 05a2 1367     		str	r3, [r2, #112]
 1328 05a4 1CE0     		b	.L82
 1329              	.L83:
 1330              		.loc 1 723 5 discriminator 4
 1331 05a6 7B68     		ldr	r3, [r7, #4]
 1332 05a8 9B68     		ldr	r3, [r3, #8]
 1333 05aa 052B     		cmp	r3, #5
 1334 05ac 0CD1     		bne	.L84
 1335              		.loc 1 723 5 discriminator 5
 1336 05ae 6F4B     		ldr	r3, .L107
 1337 05b0 1B6F     		ldr	r3, [r3, #112]
 1338 05b2 6E4A     		ldr	r2, .L107
 1339 05b4 43F00403 		orr	r3, r3, #4
 1340 05b8 1367     		str	r3, [r2, #112]
 1341 05ba 6C4B     		ldr	r3, .L107
 1342 05bc 1B6F     		ldr	r3, [r3, #112]
 1343 05be 6B4A     		ldr	r2, .L107
 1344 05c0 43F00103 		orr	r3, r3, #1
 1345 05c4 1367     		str	r3, [r2, #112]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 38


 1346 05c6 0BE0     		b	.L82
 1347              	.L84:
 1348              		.loc 1 723 5 discriminator 6
 1349 05c8 684B     		ldr	r3, .L107
 1350 05ca 1B6F     		ldr	r3, [r3, #112]
 1351 05cc 674A     		ldr	r2, .L107
 1352 05ce 23F00103 		bic	r3, r3, #1
 1353 05d2 1367     		str	r3, [r2, #112]
 1354 05d4 654B     		ldr	r3, .L107
 1355 05d6 1B6F     		ldr	r3, [r3, #112]
 1356 05d8 644A     		ldr	r2, .L107
 1357 05da 23F00403 		bic	r3, r3, #4
 1358 05de 1367     		str	r3, [r2, #112]
 1359              	.L82:
 724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check the LSE State */
 725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 1360              		.loc 1 725 27 is_stmt 1
 1361 05e0 7B68     		ldr	r3, [r7, #4]
 1362 05e2 9B68     		ldr	r3, [r3, #8]
 1363              		.loc 1 725 8
 1364 05e4 002B     		cmp	r3, #0
 1365 05e6 15D0     		beq	.L85
 726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get Start Tick*/
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1366              		.loc 1 728 19
 1367 05e8 FFF7FEFF 		bl	HAL_GetTick
 1368 05ec 7862     		str	r0, [r7, #36]
 729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till LSE is ready */
 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 1369              		.loc 1 731 13
 1370 05ee 0AE0     		b	.L86
 1371              	.L87:
 732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1372              		.loc 1 733 14
 1373 05f0 FFF7FEFF 		bl	HAL_GetTick
 1374 05f4 0246     		mov	r2, r0
 1375              		.loc 1 733 28 discriminator 1
 1376 05f6 7B6A     		ldr	r3, [r7, #36]
 1377 05f8 D31A     		subs	r3, r2, r3
 1378              		.loc 1 733 12 discriminator 1
 1379 05fa 41F28832 		movw	r2, #5000
 1380 05fe 9342     		cmp	r3, r2
 1381 0600 01D9     		bls	.L86
 734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1382              		.loc 1 735 18
 1383 0602 0323     		movs	r3, #3
 1384 0604 4EE1     		b	.L22
 1385              	.L86:
 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1386              		.loc 1 731 14
 1387 0606 594B     		ldr	r3, .L107
 1388 0608 1B6F     		ldr	r3, [r3, #112]
 1389 060a 03F00203 		and	r3, r3, #2
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 39


 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1390              		.loc 1 731 50
 1391 060e 002B     		cmp	r3, #0
 1392 0610 EED0     		beq	.L87
 1393 0612 14E0     		b	.L78
 1394              	.L85:
 736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Get Start Tick*/
 742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1395              		.loc 1 742 19
 1396 0614 FFF7FEFF 		bl	HAL_GetTick
 1397 0618 7862     		str	r0, [r7, #36]
 743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Wait till LSE is disabled */
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 1398              		.loc 1 745 13
 1399 061a 0AE0     		b	.L88
 1400              	.L89:
 746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 1401              		.loc 1 747 14
 1402 061c FFF7FEFF 		bl	HAL_GetTick
 1403 0620 0246     		mov	r2, r0
 1404              		.loc 1 747 28 discriminator 1
 1405 0622 7B6A     		ldr	r3, [r7, #36]
 1406 0624 D31A     		subs	r3, r2, r3
 1407              		.loc 1 747 12 discriminator 1
 1408 0626 41F28832 		movw	r2, #5000
 1409 062a 9342     		cmp	r3, r2
 1410 062c 01D9     		bls	.L88
 748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1411              		.loc 1 749 18
 1412 062e 0323     		movs	r3, #3
 1413 0630 38E1     		b	.L22
 1414              	.L88:
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1415              		.loc 1 745 14
 1416 0632 4E4B     		ldr	r3, .L107
 1417 0634 1B6F     		ldr	r3, [r3, #112]
 1418 0636 03F00203 		and	r3, r3, #2
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 1419              		.loc 1 745 50
 1420 063a 002B     		cmp	r3, #0
 1421 063c EED1     		bne	.L89
 1422              	.L78:
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check the parameters */
 756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 40


 757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1423              		.loc 1 757 30
 1424 063e 7B68     		ldr	r3, [r7, #4]
 1425 0640 5B6A     		ldr	r3, [r3, #36]
 1426              		.loc 1 757 6
 1427 0642 002B     		cmp	r3, #0
 1428 0644 00F02D81 		beq	.L90
 758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 1429              		.loc 1 760 9
 1430 0648 484B     		ldr	r3, .L107
 1431 064a 1B69     		ldr	r3, [r3, #16]
 1432 064c 03F03803 		and	r3, r3, #56
 1433              		.loc 1 760 8
 1434 0650 182B     		cmp	r3, #24
 1435 0652 00F0BD80 		beq	.L91
 761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1436              		.loc 1 762 34
 1437 0656 7B68     		ldr	r3, [r7, #4]
 1438 0658 5B6A     		ldr	r3, [r3, #36]
 1439              		.loc 1 762 10
 1440 065a 022B     		cmp	r3, #2
 1441 065c 40F09E80 		bne	.L92
 763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Check the parameters */
 765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLRGE_VALUE(RCC_OscInitStruct->PLL.PLLRGE));
 767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLVCO_VALUE(RCC_OscInitStruct->PLL.PLLVCOSEL));
 768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Disable the main PLL. */
 776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1442              		.loc 1 776 9
 1443 0660 424B     		ldr	r3, .L107
 1444 0662 1B68     		ldr	r3, [r3]
 1445 0664 414A     		ldr	r2, .L107
 1446 0666 23F08073 		bic	r3, r3, #16777216
 1447 066a 1360     		str	r3, [r2]
 777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1448              		.loc 1 779 21
 1449 066c FFF7FEFF 		bl	HAL_GetTick
 1450 0670 7862     		str	r0, [r7, #36]
 780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 1451              		.loc 1 782 15
 1452 0672 08E0     		b	.L93
 1453              	.L94:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 41


 783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1454              		.loc 1 784 16
 1455 0674 FFF7FEFF 		bl	HAL_GetTick
 1456 0678 0246     		mov	r2, r0
 1457              		.loc 1 784 30 discriminator 1
 1458 067a 7B6A     		ldr	r3, [r7, #36]
 1459 067c D31A     		subs	r3, r2, r3
 1460              		.loc 1 784 14 discriminator 1
 1461 067e 022B     		cmp	r3, #2
 1462 0680 01D9     		bls	.L93
 785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1463              		.loc 1 786 20
 1464 0682 0323     		movs	r3, #3
 1465 0684 0EE1     		b	.L22
 1466              	.L93:
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1467              		.loc 1 782 16
 1468 0686 394B     		ldr	r3, .L107
 1469 0688 1B68     		ldr	r3, [r3]
 1470 068a 03F00073 		and	r3, r3, #33554432
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1471              		.loc 1 782 52
 1472 068e 002B     		cmp	r3, #0
 1473 0690 F0D1     		bne	.L94
 787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1474              		.loc 1 791 9
 1475 0692 364B     		ldr	r3, .L107
 1476 0694 9A6A     		ldr	r2, [r3, #40]
 1477 0696 374B     		ldr	r3, .L107+8
 1478 0698 1340     		ands	r3, r3, r2
 1479 069a 7A68     		ldr	r2, [r7, #4]
 1480 069c 916A     		ldr	r1, [r2, #40]
 1481 069e 7A68     		ldr	r2, [r7, #4]
 1482 06a0 D26A     		ldr	r2, [r2, #44]
 1483 06a2 1201     		lsls	r2, r2, #4
 1484 06a4 0A43     		orrs	r2, r2, r1
 1485 06a6 3149     		ldr	r1, .L107
 1486 06a8 1343     		orrs	r3, r3, r2
 1487 06aa 8B62     		str	r3, [r1, #40]
 1488 06ac 7B68     		ldr	r3, [r7, #4]
 1489 06ae 1B6B     		ldr	r3, [r3, #48]
 1490 06b0 013B     		subs	r3, r3, #1
 1491 06b2 C3F30802 		ubfx	r2, r3, #0, #9
 1492 06b6 7B68     		ldr	r3, [r7, #4]
 1493 06b8 5B6B     		ldr	r3, [r3, #52]
 1494 06ba 013B     		subs	r3, r3, #1
 1495 06bc 5B02     		lsls	r3, r3, #9
 1496 06be 9BB2     		uxth	r3, r3
 1497 06c0 1A43     		orrs	r2, r2, r3
 1498 06c2 7B68     		ldr	r3, [r7, #4]
 1499 06c4 9B6B     		ldr	r3, [r3, #56]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 42


 1500 06c6 013B     		subs	r3, r3, #1
 1501 06c8 1B04     		lsls	r3, r3, #16
 1502 06ca 03F4FE03 		and	r3, r3, #8323072
 1503 06ce 1A43     		orrs	r2, r2, r3
 1504 06d0 7B68     		ldr	r3, [r7, #4]
 1505 06d2 DB6B     		ldr	r3, [r3, #60]
 1506 06d4 013B     		subs	r3, r3, #1
 1507 06d6 1B06     		lsls	r3, r3, #24
 1508 06d8 03F0FE43 		and	r3, r3, #2130706432
 1509 06dc 2349     		ldr	r1, .L107
 1510 06de 1343     		orrs	r3, r3, r2
 1511 06e0 0B63     		str	r3, [r1, #48]
 792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLM,
 793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLN,
 794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLP,
 795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLQ,
 796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLR);
 797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Disable PLLFRACN . */
 799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLLFRACN_DISABLE();
 1512              		.loc 1 799 9
 1513 06e2 224B     		ldr	r3, .L107
 1514 06e4 DB6A     		ldr	r3, [r3, #44]
 1515 06e6 214A     		ldr	r2, .L107
 1516 06e8 23F00103 		bic	r3, r3, #1
 1517 06ec D362     		str	r3, [r2, #44]
 800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Configure PLL PLL1FRACN */
 802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 1518              		.loc 1 802 9
 1519 06ee 1F4B     		ldr	r3, .L107
 1520 06f0 5A6B     		ldr	r2, [r3, #52]
 1521 06f2 214B     		ldr	r3, .L107+12
 1522 06f4 1340     		ands	r3, r3, r2
 1523 06f6 7A68     		ldr	r2, [r7, #4]
 1524 06f8 926C     		ldr	r2, [r2, #72]
 1525 06fa D200     		lsls	r2, r2, #3
 1526 06fc 1B49     		ldr	r1, .L107
 1527 06fe 1343     		orrs	r3, r3, r2
 1528 0700 4B63     		str	r3, [r1, #52]
 803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Select PLL1 input reference frequency range: VCI */
 805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 1529              		.loc 1 805 9
 1530 0702 1A4B     		ldr	r3, .L107
 1531 0704 DB6A     		ldr	r3, [r3, #44]
 1532 0706 23F00C02 		bic	r2, r3, #12
 1533 070a 7B68     		ldr	r3, [r7, #4]
 1534 070c 1B6C     		ldr	r3, [r3, #64]
 1535 070e 1749     		ldr	r1, .L107
 1536 0710 1343     		orrs	r3, r3, r2
 1537 0712 CB62     		str	r3, [r1, #44]
 806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Select PLL1 output frequency range : VCO */
 808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 1538              		.loc 1 808 9
 1539 0714 154B     		ldr	r3, .L107
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 43


 1540 0716 DB6A     		ldr	r3, [r3, #44]
 1541 0718 23F00202 		bic	r2, r3, #2
 1542 071c 7B68     		ldr	r3, [r7, #4]
 1543 071e 5B6C     		ldr	r3, [r3, #68]
 1544 0720 1249     		ldr	r1, .L107
 1545 0722 1343     		orrs	r3, r3, r2
 1546 0724 CB62     		str	r3, [r1, #44]
 809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable PLL System Clock output. */
 811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 1547              		.loc 1 811 9
 1548 0726 114B     		ldr	r3, .L107
 1549 0728 DB6A     		ldr	r3, [r3, #44]
 1550 072a 104A     		ldr	r2, .L107
 1551 072c 43F48033 		orr	r3, r3, #65536
 1552 0730 D362     		str	r3, [r2, #44]
 812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable PLL1Q Clock output. */
 814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 1553              		.loc 1 814 9
 1554 0732 0E4B     		ldr	r3, .L107
 1555 0734 DB6A     		ldr	r3, [r3, #44]
 1556 0736 0D4A     		ldr	r2, .L107
 1557 0738 43F40033 		orr	r3, r3, #131072
 1558 073c D362     		str	r3, [r2, #44]
 815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable PLL1R  Clock output. */
 817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 1559              		.loc 1 817 9
 1560 073e 0B4B     		ldr	r3, .L107
 1561 0740 DB6A     		ldr	r3, [r3, #44]
 1562 0742 0A4A     		ldr	r2, .L107
 1563 0744 43F48023 		orr	r3, r3, #262144
 1564 0748 D362     		str	r3, [r2, #44]
 818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable PLL1FRACN . */
 820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLLFRACN_ENABLE();
 1565              		.loc 1 820 9
 1566 074a 084B     		ldr	r3, .L107
 1567 074c DB6A     		ldr	r3, [r3, #44]
 1568 074e 074A     		ldr	r2, .L107
 1569 0750 43F00103 		orr	r3, r3, #1
 1570 0754 D362     		str	r3, [r2, #44]
 821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Enable the main PLL. */
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 1571              		.loc 1 823 9
 1572 0756 054B     		ldr	r3, .L107
 1573 0758 1B68     		ldr	r3, [r3]
 1574 075a 044A     		ldr	r2, .L107
 1575 075c 43F08073 		orr	r3, r3, #16777216
 1576 0760 1360     		str	r3, [r2]
 824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
 826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1577              		.loc 1 826 21
 1578 0762 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 44


 1579 0766 7862     		str	r0, [r7, #36]
 827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till PLL is ready */
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 1580              		.loc 1 829 15
 1581 0768 11E0     		b	.L95
 1582              	.L108:
 1583 076a 00BF     		.align	2
 1584              	.L107:
 1585 076c 00440258 		.word	1476543488
 1586 0770 00480258 		.word	1476544512
 1587 0774 0CFCFFFF 		.word	-1012
 1588 0778 0700FFFF 		.word	-65529
 1589              	.L96:
 830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1590              		.loc 1 831 16
 1591 077c FFF7FEFF 		bl	HAL_GetTick
 1592 0780 0246     		mov	r2, r0
 1593              		.loc 1 831 30 discriminator 1
 1594 0782 7B6A     		ldr	r3, [r7, #36]
 1595 0784 D31A     		subs	r3, r2, r3
 1596              		.loc 1 831 14 discriminator 1
 1597 0786 022B     		cmp	r3, #2
 1598 0788 01D9     		bls	.L95
 832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1599              		.loc 1 833 20
 1600 078a 0323     		movs	r3, #3
 1601 078c 8AE0     		b	.L22
 1602              	.L95:
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1603              		.loc 1 829 16
 1604 078e 474B     		ldr	r3, .L109
 1605 0790 1B68     		ldr	r3, [r3]
 1606 0792 03F00073 		and	r3, r3, #33554432
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1607              		.loc 1 829 52
 1608 0796 002B     		cmp	r3, #0
 1609 0798 F0D0     		beq	.L96
 1610 079a 82E0     		b	.L90
 1611              	.L92:
 834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Disable the main PLL. */
 840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1612              		.loc 1 840 9
 1613 079c 434B     		ldr	r3, .L109
 1614 079e 1B68     		ldr	r3, [r3]
 1615 07a0 424A     		ldr	r2, .L109
 1616 07a2 23F08073 		bic	r3, r3, #16777216
 1617 07a6 1360     		str	r3, [r2]
 841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Get Start Tick*/
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 45


 843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1618              		.loc 1 843 21
 1619 07a8 FFF7FEFF 		bl	HAL_GetTick
 1620 07ac 7862     		str	r0, [r7, #36]
 844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 1621              		.loc 1 846 15
 1622 07ae 08E0     		b	.L97
 1623              	.L98:
 847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 1624              		.loc 1 848 16
 1625 07b0 FFF7FEFF 		bl	HAL_GetTick
 1626 07b4 0246     		mov	r2, r0
 1627              		.loc 1 848 30 discriminator 1
 1628 07b6 7B6A     		ldr	r3, [r7, #36]
 1629 07b8 D31A     		subs	r3, r2, r3
 1630              		.loc 1 848 14 discriminator 1
 1631 07ba 022B     		cmp	r3, #2
 1632 07bc 01D9     		bls	.L97
 849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1633              		.loc 1 850 20
 1634 07be 0323     		movs	r3, #3
 1635 07c0 70E0     		b	.L22
 1636              	.L97:
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1637              		.loc 1 846 16
 1638 07c2 3A4B     		ldr	r3, .L109
 1639 07c4 1B68     		ldr	r3, [r3]
 1640 07c6 03F00073 		and	r3, r3, #33554432
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
 1641              		.loc 1 846 52
 1642 07ca 002B     		cmp	r3, #0
 1643 07cc F0D1     		bne	.L98
 1644 07ce 68E0     		b	.L90
 1645              	.L91:
 851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
 856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Do not return HAL_ERROR if request repeats the current configuration */
 858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       temp1_pllckcfg = RCC->PLLCKSELR;
 1646              		.loc 1 858 27
 1647 07d0 364B     		ldr	r3, .L109
 1648              		.loc 1 858 22
 1649 07d2 9B6A     		ldr	r3, [r3, #40]
 1650 07d4 3B61     		str	r3, [r7, #16]
 859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       temp2_pllckcfg = RCC->PLL1DIVR;
 1651              		.loc 1 859 27
 1652 07d6 354B     		ldr	r3, .L109
 1653              		.loc 1 859 22
 1654 07d8 1B6B     		ldr	r3, [r3, #48]
 1655 07da FB60     		str	r3, [r7, #12]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 46


 860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 1656              		.loc 1 860 35
 1657 07dc 7B68     		ldr	r3, [r7, #4]
 1658 07de 5B6A     		ldr	r3, [r3, #36]
 1659              		.loc 1 860 10
 1660 07e0 012B     		cmp	r3, #1
 1661 07e2 31D0     		beq	.L99
 861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1662              		.loc 1 861 12
 1663 07e4 3B69     		ldr	r3, [r7, #16]
 1664 07e6 03F00302 		and	r2, r3, #3
 1665              		.loc 1 861 84
 1666 07ea 7B68     		ldr	r3, [r7, #4]
 1667 07ec 9B6A     		ldr	r3, [r3, #40]
 860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 1668              		.loc 1 860 62 discriminator 1
 1669 07ee 9A42     		cmp	r2, r3
 1670 07f0 2AD1     		bne	.L99
 862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscIni
 1671              		.loc 1 862 59
 1672 07f2 3B69     		ldr	r3, [r7, #16]
 1673 07f4 1B09     		lsrs	r3, r3, #4
 1674 07f6 03F03F02 		and	r2, r3, #63
 1675              		.loc 1 862 112
 1676 07fa 7B68     		ldr	r3, [r7, #4]
 1677 07fc DB6A     		ldr	r3, [r3, #44]
 861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 1678              		.loc 1 861 96
 1679 07fe 9A42     		cmp	r2, r3
 1680 0800 22D1     		bne	.L99
 863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 1681              		.loc 1 863 12
 1682 0802 FB68     		ldr	r3, [r7, #12]
 1683 0804 C3F30802 		ubfx	r2, r3, #0, #9
 1684              		.loc 1 863 80
 1685 0808 7B68     		ldr	r3, [r7, #4]
 1686 080a 1B6B     		ldr	r3, [r3, #48]
 1687              		.loc 1 863 86
 1688 080c 013B     		subs	r3, r3, #1
 862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscIni
 1689              		.loc 1 862 119
 1690 080e 9A42     		cmp	r2, r3
 1691 0810 1AD1     		bne	.L99
 864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct
 1692              		.loc 1 864 55
 1693 0812 FB68     		ldr	r3, [r7, #12]
 1694 0814 5B0A     		lsrs	r3, r3, #9
 1695 0816 03F07F02 		and	r2, r3, #127
 1696              		.loc 1 864 105
 1697 081a 7B68     		ldr	r3, [r7, #4]
 1698 081c 5B6B     		ldr	r3, [r3, #52]
 1699              		.loc 1 864 111
 1700 081e 013B     		subs	r3, r3, #1
 863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 1701              		.loc 1 863 93
 1702 0820 9A42     		cmp	r2, r3
 1703 0822 11D1     		bne	.L99
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 47


 865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct
 1704              		.loc 1 865 55
 1705 0824 FB68     		ldr	r3, [r7, #12]
 1706 0826 1B0C     		lsrs	r3, r3, #16
 1707 0828 03F07F02 		and	r2, r3, #127
 1708              		.loc 1 865 105
 1709 082c 7B68     		ldr	r3, [r7, #4]
 1710 082e 9B6B     		ldr	r3, [r3, #56]
 1711              		.loc 1 865 111
 1712 0830 013B     		subs	r3, r3, #1
 864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct
 1713              		.loc 1 864 118
 1714 0832 9A42     		cmp	r2, r3
 1715 0834 08D1     		bne	.L99
 866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct
 1716              		.loc 1 866 55
 1717 0836 FB68     		ldr	r3, [r7, #12]
 1718 0838 1B0E     		lsrs	r3, r3, #24
 1719 083a 03F07F02 		and	r2, r3, #127
 1720              		.loc 1 866 105
 1721 083e 7B68     		ldr	r3, [r7, #4]
 1722 0840 DB6B     		ldr	r3, [r3, #60]
 1723              		.loc 1 866 111
 1724 0842 013B     		subs	r3, r3, #1
 865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct
 1725              		.loc 1 865 118
 1726 0844 9A42     		cmp	r2, r3
 1727 0846 01D0     		beq	.L100
 1728              	.L99:
 867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 1729              		.loc 1 868 16
 1730 0848 0123     		movs	r3, #1
 1731 084a 2BE0     		b	.L22
 1732              	.L100:
 869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
 871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
 872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         /* Check if only fractional part needs to be updated  */
 873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 1733              		.loc 1 873 31
 1734 084c 174B     		ldr	r3, .L109
 1735 084e 5B6B     		ldr	r3, [r3, #52]
 1736              		.loc 1 873 67
 1737 0850 DB08     		lsrs	r3, r3, #3
 1738              		.loc 1 873 24
 1739 0852 C3F30C03 		ubfx	r3, r3, #0, #13
 1740 0856 3B61     		str	r3, [r7, #16]
 874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 1741              		.loc 1 874 35
 1742 0858 7B68     		ldr	r3, [r7, #4]
 1743 085a 9B6C     		ldr	r3, [r3, #72]
 1744              		.loc 1 874 12
 1745 085c 3A69     		ldr	r2, [r7, #16]
 1746 085e 9A42     		cmp	r2, r3
 1747 0860 1FD0     		beq	.L90
 875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 48


 876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
 877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           /* Disable PLL1FRACEN */
 878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           __HAL_RCC_PLLFRACN_DISABLE();
 1748              		.loc 1 878 11
 1749 0862 124B     		ldr	r3, .L109
 1750 0864 DB6A     		ldr	r3, [r3, #44]
 1751 0866 114A     		ldr	r2, .L109
 1752 0868 23F00103 		bic	r3, r3, #1
 1753 086c D362     		str	r3, [r2, #44]
 879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           /* Get Start Tick*/
 880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           tickstart = HAL_GetTick();
 1754              		.loc 1 880 23
 1755 086e FFF7FEFF 		bl	HAL_GetTick
 1756 0872 7862     		str	r0, [r7, #36]
 881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latche
 882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 1757              		.loc 1 882 17
 1758 0874 00BF     		nop
 1759              	.L101:
 1760              		.loc 1 882 19 discriminator 1
 1761 0876 FFF7FEFF 		bl	HAL_GetTick
 1762 087a 0246     		mov	r2, r0
 1763              		.loc 1 882 46 discriminator 1
 1764 087c 7B6A     		ldr	r3, [r7, #36]
 1765 087e 9342     		cmp	r3, r2
 1766 0880 F9D0     		beq	.L101
 883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           {
 884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           }
 885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           /* Configure PLL1 PLL1FRACN */
 886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 1767              		.loc 1 886 11
 1768 0882 0A4B     		ldr	r3, .L109
 1769 0884 5A6B     		ldr	r2, [r3, #52]
 1770 0886 0A4B     		ldr	r3, .L109+4
 1771 0888 1340     		ands	r3, r3, r2
 1772 088a 7A68     		ldr	r2, [r7, #4]
 1773 088c 926C     		ldr	r2, [r2, #72]
 1774 088e D200     		lsls	r2, r2, #3
 1775 0890 0649     		ldr	r1, .L109
 1776 0892 1343     		orrs	r3, r3, r2
 1777 0894 4B63     		str	r3, [r1, #52]
 887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           /* Enable PLL1FRACEN to latch new value. */
 888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           __HAL_RCC_PLLFRACN_ENABLE();
 1778              		.loc 1 888 11
 1779 0896 054B     		ldr	r3, .L109
 1780 0898 DB6A     		ldr	r3, [r3, #44]
 1781 089a 044A     		ldr	r2, .L109
 1782 089c 43F00103 		orr	r3, r3, #1
 1783 08a0 D362     		str	r3, [r2, #44]
 1784              	.L90:
 889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
 890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return HAL_OK;
 1785              		.loc 1 893 10
 1786 08a2 0023     		movs	r3, #0
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 49


 1787              	.L22:
 894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 1788              		.loc 1 894 1
 1789 08a4 1846     		mov	r0, r3
 1790 08a6 3037     		adds	r7, r7, #48
 1791              	.LCFI8:
 1792              		.cfi_def_cfa_offset 8
 1793 08a8 BD46     		mov	sp, r7
 1794              	.LCFI9:
 1795              		.cfi_def_cfa_register 13
 1796              		@ sp needed
 1797 08aa 80BD     		pop	{r7, pc}
 1798              	.L110:
 1799              		.align	2
 1800              	.L109:
 1801 08ac 00440258 		.word	1476543488
 1802 08b0 0700FFFF 		.word	-65529
 1803              		.cfi_endproc
 1804              	.LFE145:
 1806              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1807              		.align	1
 1808              		.global	HAL_RCC_ClockConfig
 1809              		.syntax unified
 1810              		.thumb
 1811              		.thumb_func
 1813              	HAL_RCC_ClockConfig:
 1814              	.LFB146:
 895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
 897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified
 898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct: pointer to an RCC_OscInitTypeDef structure that
 900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  FLatency: FLASH Latency, this parameter depend on device selected
 902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
 903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Core Clock Frequency
 904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         and updated by HAL_InitTick() function called within this function
 905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
 906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
 911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked).
 913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         You can use HAL_RCC_GetClockConfig() function to know which clock is
 916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         currently used as system clock source.
 917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed freq
 919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
 921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
 922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLaten
 923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 1815              		.loc 1 923 1
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 50


 1816              		.cfi_startproc
 1817              		@ args = 0, pretend = 0, frame = 24
 1818              		@ frame_needed = 1, uses_anonymous_args = 0
 1819 0000 80B5     		push	{r7, lr}
 1820              	.LCFI10:
 1821              		.cfi_def_cfa_offset 8
 1822              		.cfi_offset 7, -8
 1823              		.cfi_offset 14, -4
 1824 0002 86B0     		sub	sp, sp, #24
 1825              	.LCFI11:
 1826              		.cfi_def_cfa_offset 32
 1827 0004 00AF     		add	r7, sp, #0
 1828              	.LCFI12:
 1829              		.cfi_def_cfa_register 7
 1830 0006 7860     		str	r0, [r7, #4]
 1831 0008 3960     		str	r1, [r7]
 924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   HAL_StatusTypeDef halstatus;
 925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t tickstart;
 926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t common_system_clock;
 927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check Null pointer */
 929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (RCC_ClkInitStruct == NULL)
 1832              		.loc 1 929 6
 1833 000a 7B68     		ldr	r3, [r7, #4]
 1834 000c 002B     		cmp	r3, #0
 1835 000e 01D1     		bne	.L112
 930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     return HAL_ERROR;
 1836              		.loc 1 931 12
 1837 0010 0123     		movs	r3, #1
 1838 0012 9CE1     		b	.L113
 1839              	.L112:
 932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check the parameters */
 935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Increasing the CPU frequency */
 943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (FLatency > __HAL_FLASH_GET_LATENCY())
 1840              		.loc 1 943 18
 1841 0014 8A4B     		ldr	r3, .L133
 1842 0016 1B68     		ldr	r3, [r3]
 1843 0018 03F00F03 		and	r3, r3, #15
 1844              		.loc 1 943 6
 1845 001c 3A68     		ldr	r2, [r7]
 1846 001e 9A42     		cmp	r2, r3
 1847 0020 10D9     		bls	.L114
 944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1848              		.loc 1 946 5
 1849 0022 874B     		ldr	r3, .L133
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 51


 1850 0024 1B68     		ldr	r3, [r3]
 1851 0026 23F00F02 		bic	r2, r3, #15
 1852 002a 8549     		ldr	r1, .L133
 1853 002c 3B68     		ldr	r3, [r7]
 1854 002e 1343     		orrs	r3, r3, r2
 1855 0030 0B60     		str	r3, [r1]
 947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 1856              		.loc 1 950 9
 1857 0032 834B     		ldr	r3, .L133
 1858 0034 1B68     		ldr	r3, [r3]
 1859 0036 03F00F03 		and	r3, r3, #15
 1860              		.loc 1 950 8
 1861 003a 3A68     		ldr	r2, [r7]
 1862 003c 9A42     		cmp	r2, r3
 1863 003e 01D0     		beq	.L114
 951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_ERROR;
 1864              		.loc 1 952 14
 1865 0040 0123     		movs	r3, #1
 1866 0042 84E1     		b	.L113
 1867              	.L114:
 953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Increasing the BUS frequency divider */
 958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
 959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 1868              		.loc 1 959 26
 1869 0044 7B68     		ldr	r3, [r7, #4]
 1870 0046 1B68     		ldr	r3, [r3]
 1871              		.loc 1 959 39
 1872 0048 03F00403 		and	r3, r3, #4
 1873              		.loc 1 959 6
 1874 004c 002B     		cmp	r3, #0
 1875 004e 10D0     		beq	.L115
 960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined (RCC_D1CFGR_D1PPRE)
 962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 1876              		.loc 1 962 27
 1877 0050 7B68     		ldr	r3, [r7, #4]
 1878 0052 1A69     		ldr	r2, [r3, #16]
 1879              		.loc 1 962 51
 1880 0054 7B4B     		ldr	r3, .L133+4
 1881 0056 9B69     		ldr	r3, [r3, #24]
 1882              		.loc 1 962 60
 1883 0058 03F07003 		and	r3, r3, #112
 1884              		.loc 1 962 8
 1885 005c 9A42     		cmp	r2, r3
 1886 005e 08D9     		bls	.L115
 963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 1887              		.loc 1 965 7
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 52


 1888 0060 784B     		ldr	r3, .L133+4
 1889 0062 9B69     		ldr	r3, [r3, #24]
 1890 0064 23F07002 		bic	r2, r3, #112
 1891 0068 7B68     		ldr	r3, [r7, #4]
 1892 006a 1B69     		ldr	r3, [r3, #16]
 1893 006c 7549     		ldr	r1, .L133+4
 1894 006e 1343     		orrs	r3, r3, r2
 1895 0070 8B61     		str	r3, [r1, #24]
 1896              	.L115:
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
 968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
 971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
 974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 1897              		.loc 1 977 26
 1898 0072 7B68     		ldr	r3, [r7, #4]
 1899 0074 1B68     		ldr	r3, [r3]
 1900              		.loc 1 977 39
 1901 0076 03F00803 		and	r3, r3, #8
 1902              		.loc 1 977 6
 1903 007a 002B     		cmp	r3, #0
 1904 007c 10D0     		beq	.L116
 978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined (RCC_D2CFGR_D2PPRE1)
 980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 1905              		.loc 1 980 27
 1906 007e 7B68     		ldr	r3, [r7, #4]
 1907 0080 5A69     		ldr	r2, [r3, #20]
 1908              		.loc 1 980 51
 1909 0082 704B     		ldr	r3, .L133+4
 1910 0084 DB69     		ldr	r3, [r3, #28]
 1911              		.loc 1 980 60
 1912 0086 03F07003 		and	r3, r3, #112
 1913              		.loc 1 980 8
 1914 008a 9A42     		cmp	r2, r3
 1915 008c 08D9     		bls	.L116
 981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 1916              		.loc 1 983 7
 1917 008e 6D4B     		ldr	r3, .L133+4
 1918 0090 DB69     		ldr	r3, [r3, #28]
 1919 0092 23F07002 		bic	r2, r3, #112
 1920 0096 7B68     		ldr	r3, [r7, #4]
 1921 0098 5B69     		ldr	r3, [r3, #20]
 1922 009a 6A49     		ldr	r1, .L133+4
 1923 009c 1343     		orrs	r3, r3, r2
 1924 009e CB61     		str	r3, [r1, #28]
 1925              	.L116:
 984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 53


 985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
 986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
 989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
 991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
 992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 1926              		.loc 1 994 26
 1927 00a0 7B68     		ldr	r3, [r7, #4]
 1928 00a2 1B68     		ldr	r3, [r3]
 1929              		.loc 1 994 39
 1930 00a4 03F01003 		and	r3, r3, #16
 1931              		.loc 1 994 6
 1932 00a8 002B     		cmp	r3, #0
 1933 00aa 10D0     		beq	.L117
 995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
 996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D2CFGR_D2PPRE2)
 997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 1934              		.loc 1 997 27
 1935 00ac 7B68     		ldr	r3, [r7, #4]
 1936 00ae 9A69     		ldr	r2, [r3, #24]
 1937              		.loc 1 997 51
 1938 00b0 644B     		ldr	r3, .L133+4
 1939 00b2 DB69     		ldr	r3, [r3, #28]
 1940              		.loc 1 997 60
 1941 00b4 03F4E063 		and	r3, r3, #1792
 1942              		.loc 1 997 8
 1943 00b8 9A42     		cmp	r2, r3
 1944 00ba 08D9     		bls	.L117
 998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
1000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 1945              		.loc 1 1000 7
 1946 00bc 614B     		ldr	r3, .L133+4
 1947 00be DB69     		ldr	r3, [r3, #28]
 1948 00c0 23F4E062 		bic	r2, r3, #1792
 1949 00c4 7B68     		ldr	r3, [r7, #4]
 1950 00c6 9B69     		ldr	r3, [r3, #24]
 1951 00c8 5E49     		ldr	r1, .L133+4
 1952 00ca 1343     		orrs	r3, r3, r2
 1953 00cc CB61     		str	r3, [r1, #28]
 1954              	.L117:
1001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
1004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
1006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
1007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- D3PCLK1 Configuration ---------------------------*/
1012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 54


 1955              		.loc 1 1012 26
 1956 00ce 7B68     		ldr	r3, [r7, #4]
 1957 00d0 1B68     		ldr	r3, [r3]
 1958              		.loc 1 1012 39
 1959 00d2 03F02003 		and	r3, r3, #32
 1960              		.loc 1 1012 6
 1961 00d6 002B     		cmp	r3, #0
 1962 00d8 10D0     		beq	.L118
1013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D3CFGR_D3PPRE)
1015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 1963              		.loc 1 1015 27
 1964 00da 7B68     		ldr	r3, [r7, #4]
 1965 00dc DA69     		ldr	r2, [r3, #28]
 1966              		.loc 1 1015 51
 1967 00de 594B     		ldr	r3, .L133+4
 1968 00e0 1B6A     		ldr	r3, [r3, #32]
 1969              		.loc 1 1015 60
 1970 00e2 03F07003 		and	r3, r3, #112
 1971              		.loc 1 1015 8
 1972 00e6 9A42     		cmp	r2, r3
 1973 00e8 08D9     		bls	.L118
1016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
1018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 1974              		.loc 1 1018 7
 1975 00ea 564B     		ldr	r3, .L133+4
 1976 00ec 1B6A     		ldr	r3, [r3, #32]
 1977 00ee 23F07002 		bic	r2, r3, #112
 1978 00f2 7B68     		ldr	r3, [r7, #4]
 1979 00f4 DB69     		ldr	r3, [r3, #28]
 1980 00f6 5349     		ldr	r1, .L133+4
 1981 00f8 1343     		orrs	r3, r3, r2
 1982 00fa 0B62     		str	r3, [r1, #32]
 1983              	.L118:
1019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
1022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
1024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
1025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
1030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1984              		.loc 1 1030 26
 1985 00fc 7B68     		ldr	r3, [r7, #4]
 1986 00fe 1B68     		ldr	r3, [r3]
 1987              		.loc 1 1030 39
 1988 0100 03F00203 		and	r3, r3, #2
 1989              		.loc 1 1030 6
 1990 0104 002B     		cmp	r3, #0
 1991 0106 10D0     		beq	.L119
1031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined (RCC_D1CFGR_HPRE)
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 55


1033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 1992              		.loc 1 1033 27
 1993 0108 7B68     		ldr	r3, [r7, #4]
 1994 010a DA68     		ldr	r2, [r3, #12]
 1995              		.loc 1 1033 50
 1996 010c 4D4B     		ldr	r3, .L133+4
 1997 010e 9B69     		ldr	r3, [r3, #24]
 1998              		.loc 1 1033 59
 1999 0110 03F00F03 		and	r3, r3, #15
 2000              		.loc 1 1033 8
 2001 0114 9A42     		cmp	r2, r3
 2002 0116 08D9     		bls	.L119
1034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Set the new HCLK clock divider */
1036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2003              		.loc 1 1037 7
 2004 0118 4A4B     		ldr	r3, .L133+4
 2005 011a 9B69     		ldr	r3, [r3, #24]
 2006 011c 23F00F02 		bic	r2, r3, #15
 2007 0120 7B68     		ldr	r3, [r7, #4]
 2008 0122 DB68     		ldr	r3, [r3, #12]
 2009 0124 4749     		ldr	r1, .L133+4
 2010 0126 1343     		orrs	r3, r3, r2
 2011 0128 8B61     		str	r3, [r1, #24]
 2012              	.L119:
1038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
1041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Set the new HCLK clock divider */
1043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
1045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration -------------------------*/
1050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 2013              		.loc 1 1050 26
 2014 012a 7B68     		ldr	r3, [r7, #4]
 2015 012c 1B68     		ldr	r3, [r3]
 2016              		.loc 1 1050 39
 2017 012e 03F00103 		and	r3, r3, #1
 2018              		.loc 1 1050 6
 2019 0132 002B     		cmp	r3, #0
 2020 0134 55D0     		beq	.L120
1051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
1053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
1054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_D1CPRE)
1055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 2021              		.loc 1 1055 5
 2022 0136 434B     		ldr	r3, .L133+4
 2023 0138 9B69     		ldr	r3, [r3, #24]
 2024 013a 23F47062 		bic	r2, r3, #3840
 2025 013e 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 56


 2026 0140 9B68     		ldr	r3, [r3, #8]
 2027 0142 4049     		ldr	r1, .L133+4
 2028 0144 1343     		orrs	r3, r3, r2
 2029 0146 8B61     		str	r3, [r1, #24]
1056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
1058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
1060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 2030              		.loc 1 1060 26
 2031 0148 7B68     		ldr	r3, [r7, #4]
 2032 014a 5B68     		ldr	r3, [r3, #4]
 2033              		.loc 1 1060 8
 2034 014c 022B     		cmp	r3, #2
 2035 014e 07D1     		bne	.L121
1061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Check the HSE ready flag */
1063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 2036              		.loc 1 1063 11
 2037 0150 3C4B     		ldr	r3, .L133+4
 2038 0152 1B68     		ldr	r3, [r3]
 2039 0154 03F40033 		and	r3, r3, #131072
 2040              		.loc 1 1063 10
 2041 0158 002B     		cmp	r3, #0
 2042 015a 21D1     		bne	.L122
1064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 2043              		.loc 1 1065 16
 2044 015c 0123     		movs	r3, #1
 2045 015e F6E0     		b	.L113
 2046              	.L121:
1066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
1069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 2047              		.loc 1 1069 31
 2048 0160 7B68     		ldr	r3, [r7, #4]
 2049 0162 5B68     		ldr	r3, [r3, #4]
 2050              		.loc 1 1069 13
 2051 0164 032B     		cmp	r3, #3
 2052 0166 07D1     		bne	.L123
1070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Check the PLL ready flag */
1072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 2053              		.loc 1 1072 11
 2054 0168 364B     		ldr	r3, .L133+4
 2055 016a 1B68     		ldr	r3, [r3]
 2056 016c 03F00073 		and	r3, r3, #33554432
 2057              		.loc 1 1072 10
 2058 0170 002B     		cmp	r3, #0
 2059 0172 15D1     		bne	.L122
1073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 2060              		.loc 1 1074 16
 2061 0174 0123     		movs	r3, #1
 2062 0176 EAE0     		b	.L113
 2063              	.L123:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 57


1075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* CSI is selected as System Clock Source */
1078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 2064              		.loc 1 1078 31
 2065 0178 7B68     		ldr	r3, [r7, #4]
 2066 017a 5B68     		ldr	r3, [r3, #4]
 2067              		.loc 1 1078 13
 2068 017c 012B     		cmp	r3, #1
 2069 017e 07D1     		bne	.L124
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Check the PLL ready flag */
1081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 2070              		.loc 1 1081 11
 2071 0180 304B     		ldr	r3, .L133+4
 2072 0182 1B68     		ldr	r3, [r3]
 2073 0184 03F48073 		and	r3, r3, #256
 2074              		.loc 1 1081 10
 2075 0188 002B     		cmp	r3, #0
 2076 018a 09D1     		bne	.L122
1082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 2077              		.loc 1 1083 16
 2078 018c 0123     		movs	r3, #1
 2079 018e DEE0     		b	.L113
 2080              	.L124:
1084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
1087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     else
1088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Check the HSI ready flag */
1090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 2081              		.loc 1 1090 11
 2082 0190 2C4B     		ldr	r3, .L133+4
 2083 0192 1B68     		ldr	r3, [r3]
 2084 0194 03F00403 		and	r3, r3, #4
 2085              		.loc 1 1090 10
 2086 0198 002B     		cmp	r3, #0
 2087 019a 01D1     		bne	.L122
1091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_ERROR;
 2088              		.loc 1 1092 16
 2089 019c 0123     		movs	r3, #1
 2090 019e D6E0     		b	.L113
 2091              	.L122:
1093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 2092              		.loc 1 1095 5
 2093 01a0 284B     		ldr	r3, .L133+4
 2094 01a2 1B69     		ldr	r3, [r3, #16]
 2095 01a4 23F00702 		bic	r2, r3, #7
 2096 01a8 7B68     		ldr	r3, [r7, #4]
 2097 01aa 5B68     		ldr	r3, [r3, #4]
 2098 01ac 2549     		ldr	r1, .L133+4
 2099 01ae 1343     		orrs	r3, r3, r2
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 58


 2100 01b0 0B61     		str	r3, [r1, #16]
1096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Get Start Tick*/
1098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 2101              		.loc 1 1098 17
 2102 01b2 FFF7FEFF 		bl	HAL_GetTick
 2103 01b6 7861     		str	r0, [r7, #20]
1099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 2104              		.loc 1 1100 11
 2105 01b8 0AE0     		b	.L125
 2106              	.L126:
1101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 2107              		.loc 1 1102 12
 2108 01ba FFF7FEFF 		bl	HAL_GetTick
 2109 01be 0246     		mov	r2, r0
 2110              		.loc 1 1102 26 discriminator 1
 2111 01c0 7B69     		ldr	r3, [r7, #20]
 2112 01c2 D31A     		subs	r3, r2, r3
 2113              		.loc 1 1102 10 discriminator 1
 2114 01c4 41F28832 		movw	r2, #5000
 2115 01c8 9342     		cmp	r3, r2
 2116 01ca 01D9     		bls	.L125
1103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         return HAL_TIMEOUT;
 2117              		.loc 1 1104 16
 2118 01cc 0323     		movs	r3, #3
 2119 01ce BEE0     		b	.L113
 2120              	.L125:
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 2121              		.loc 1 1100 12
 2122 01d0 1C4B     		ldr	r3, .L133+4
 2123 01d2 1B69     		ldr	r3, [r3, #16]
 2124 01d4 03F03802 		and	r2, r3, #56
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 2125              		.loc 1 1100 63
 2126 01d8 7B68     		ldr	r3, [r7, #4]
 2127 01da 5B68     		ldr	r3, [r3, #4]
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 2128              		.loc 1 1100 78
 2129 01dc DB00     		lsls	r3, r3, #3
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
 2130              		.loc 1 1100 42
 2131 01de 9A42     		cmp	r2, r3
 2132 01e0 EBD1     		bne	.L126
 2133              	.L120:
1105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Decreasing the BUS frequency divider */
1111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
1112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 2134              		.loc 1 1112 26
 2135 01e2 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 59


 2136 01e4 1B68     		ldr	r3, [r3]
 2137              		.loc 1 1112 39
 2138 01e6 03F00203 		and	r3, r3, #2
 2139              		.loc 1 1112 6
 2140 01ea 002B     		cmp	r3, #0
 2141 01ec 10D0     		beq	.L127
1113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_HPRE)
1115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 2142              		.loc 1 1115 27
 2143 01ee 7B68     		ldr	r3, [r7, #4]
 2144 01f0 DA68     		ldr	r2, [r3, #12]
 2145              		.loc 1 1115 50
 2146 01f2 144B     		ldr	r3, .L133+4
 2147 01f4 9B69     		ldr	r3, [r3, #24]
 2148              		.loc 1 1115 59
 2149 01f6 03F00F03 		and	r3, r3, #15
 2150              		.loc 1 1115 8
 2151 01fa 9A42     		cmp	r2, r3
 2152 01fc 08D2     		bcs	.L127
1116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Set the new HCLK clock divider */
1118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2153              		.loc 1 1119 7
 2154 01fe 114B     		ldr	r3, .L133+4
 2155 0200 9B69     		ldr	r3, [r3, #24]
 2156 0202 23F00F02 		bic	r2, r3, #15
 2157 0206 7B68     		ldr	r3, [r7, #4]
 2158 0208 DB68     		ldr	r3, [r3, #12]
 2159 020a 0E49     		ldr	r1, .L133+4
 2160 020c 1343     		orrs	r3, r3, r2
 2161 020e 8B61     		str	r3, [r1, #24]
 2162              	.L127:
1120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
1123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* Set the new HCLK clock divider */
1125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
1126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
1127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
1132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (FLatency < __HAL_FLASH_GET_LATENCY())
 2163              		.loc 1 1132 18
 2164 0210 0B4B     		ldr	r3, .L133
 2165 0212 1B68     		ldr	r3, [r3]
 2166 0214 03F00F03 		and	r3, r3, #15
 2167              		.loc 1 1132 6
 2168 0218 3A68     		ldr	r2, [r7]
 2169 021a 9A42     		cmp	r2, r3
 2170 021c 14D2     		bcs	.L128
1133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 60


1135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 2171              		.loc 1 1135 5
 2172 021e 084B     		ldr	r3, .L133
 2173 0220 1B68     		ldr	r3, [r3]
 2174 0222 23F00F02 		bic	r2, r3, #15
 2175 0226 0649     		ldr	r1, .L133
 2176 0228 3B68     		ldr	r3, [r7]
 2177 022a 1343     		orrs	r3, r3, r2
 2178 022c 0B60     		str	r3, [r1]
1136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
1138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
1139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 2179              		.loc 1 1139 9
 2180 022e 044B     		ldr	r3, .L133
 2181 0230 1B68     		ldr	r3, [r3]
 2182 0232 03F00F03 		and	r3, r3, #15
 2183              		.loc 1 1139 8
 2184 0236 3A68     		ldr	r2, [r7]
 2185 0238 9A42     		cmp	r2, r3
 2186 023a 05D0     		beq	.L128
1140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       return HAL_ERROR;
 2187              		.loc 1 1141 14
 2188 023c 0123     		movs	r3, #1
 2189 023e 86E0     		b	.L113
 2190              	.L134:
 2191              		.align	2
 2192              	.L133:
 2193 0240 00200052 		.word	1375739904
 2194 0244 00440258 		.word	1476543488
 2195              	.L128:
1142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
1146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 2196              		.loc 1 1146 26
 2197 0248 7B68     		ldr	r3, [r7, #4]
 2198 024a 1B68     		ldr	r3, [r3]
 2199              		.loc 1 1146 39
 2200 024c 03F00403 		and	r3, r3, #4
 2201              		.loc 1 1146 6
 2202 0250 002B     		cmp	r3, #0
 2203 0252 10D0     		beq	.L129
1147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_D1PPRE)
1149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 2204              		.loc 1 1149 27
 2205 0254 7B68     		ldr	r3, [r7, #4]
 2206 0256 1A69     		ldr	r2, [r3, #16]
 2207              		.loc 1 1149 51
 2208 0258 3F4B     		ldr	r3, .L135
 2209 025a 9B69     		ldr	r3, [r3, #24]
 2210              		.loc 1 1149 60
 2211 025c 03F07003 		and	r3, r3, #112
 2212              		.loc 1 1149 8
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 61


 2213 0260 9A42     		cmp	r2, r3
 2214 0262 08D2     		bcs	.L129
1150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
1152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 2215              		.loc 1 1152 7
 2216 0264 3C4B     		ldr	r3, .L135
 2217 0266 9B69     		ldr	r3, [r3, #24]
 2218 0268 23F07002 		bic	r2, r3, #112
 2219 026c 7B68     		ldr	r3, [r7, #4]
 2220 026e 1B69     		ldr	r3, [r3, #16]
 2221 0270 3949     		ldr	r1, .L135
 2222 0272 1343     		orrs	r3, r3, r2
 2223 0274 8B61     		str	r3, [r1, #24]
 2224              	.L129:
1153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
1156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
1158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
1159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
1164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 2225              		.loc 1 1164 26
 2226 0276 7B68     		ldr	r3, [r7, #4]
 2227 0278 1B68     		ldr	r3, [r3]
 2228              		.loc 1 1164 39
 2229 027a 03F00803 		and	r3, r3, #8
 2230              		.loc 1 1164 6
 2231 027e 002B     		cmp	r3, #0
 2232 0280 10D0     		beq	.L130
1165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D2CFGR_D2PPRE1)
1167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 2233              		.loc 1 1167 27
 2234 0282 7B68     		ldr	r3, [r7, #4]
 2235 0284 5A69     		ldr	r2, [r3, #20]
 2236              		.loc 1 1167 51
 2237 0286 344B     		ldr	r3, .L135
 2238 0288 DB69     		ldr	r3, [r3, #28]
 2239              		.loc 1 1167 60
 2240 028a 03F07003 		and	r3, r3, #112
 2241              		.loc 1 1167 8
 2242 028e 9A42     		cmp	r2, r3
 2243 0290 08D2     		bcs	.L130
1168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
1170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 2244              		.loc 1 1170 7
 2245 0292 314B     		ldr	r3, .L135
 2246 0294 DB69     		ldr	r3, [r3, #28]
 2247 0296 23F07002 		bic	r2, r3, #112
 2248 029a 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 62


 2249 029c 5B69     		ldr	r3, [r3, #20]
 2250 029e 2E49     		ldr	r1, .L135
 2251 02a0 1343     		orrs	r3, r3, r2
 2252 02a2 CB61     		str	r3, [r1, #28]
 2253              	.L130:
1171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
1174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
1176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
1177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
1182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 2254              		.loc 1 1182 26
 2255 02a4 7B68     		ldr	r3, [r7, #4]
 2256 02a6 1B68     		ldr	r3, [r3]
 2257              		.loc 1 1182 39
 2258 02a8 03F01003 		and	r3, r3, #16
 2259              		.loc 1 1182 6
 2260 02ac 002B     		cmp	r3, #0
 2261 02ae 10D0     		beq	.L131
1183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined (RCC_D2CFGR_D2PPRE2)
1185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 2262              		.loc 1 1185 27
 2263 02b0 7B68     		ldr	r3, [r7, #4]
 2264 02b2 9A69     		ldr	r2, [r3, #24]
 2265              		.loc 1 1185 51
 2266 02b4 284B     		ldr	r3, .L135
 2267 02b6 DB69     		ldr	r3, [r3, #28]
 2268              		.loc 1 1185 60
 2269 02b8 03F4E063 		and	r3, r3, #1792
 2270              		.loc 1 1185 8
 2271 02bc 9A42     		cmp	r2, r3
 2272 02be 08D2     		bcs	.L131
1186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
1188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 2273              		.loc 1 1188 7
 2274 02c0 254B     		ldr	r3, .L135
 2275 02c2 DB69     		ldr	r3, [r3, #28]
 2276 02c4 23F4E062 		bic	r2, r3, #1792
 2277 02c8 7B68     		ldr	r3, [r7, #4]
 2278 02ca 9B69     		ldr	r3, [r3, #24]
 2279 02cc 2249     		ldr	r1, .L135
 2280 02ce 1343     		orrs	r3, r3, r2
 2281 02d0 CB61     		str	r3, [r1, #28]
 2282              	.L131:
1189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
1192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 63


1194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
1195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
1200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 2283              		.loc 1 1200 26
 2284 02d2 7B68     		ldr	r3, [r7, #4]
 2285 02d4 1B68     		ldr	r3, [r3]
 2286              		.loc 1 1200 39
 2287 02d6 03F02003 		and	r3, r3, #32
 2288              		.loc 1 1200 6
 2289 02da 002B     		cmp	r3, #0
 2290 02dc 10D0     		beq	.L132
1201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D3CFGR_D3PPRE)
1203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 2291              		.loc 1 1203 27
 2292 02de 7B68     		ldr	r3, [r7, #4]
 2293 02e0 DA69     		ldr	r2, [r3, #28]
 2294              		.loc 1 1203 51
 2295 02e2 1D4B     		ldr	r3, .L135
 2296 02e4 1B6A     		ldr	r3, [r3, #32]
 2297              		.loc 1 1203 60
 2298 02e6 03F07003 		and	r3, r3, #112
 2299              		.loc 1 1203 8
 2300 02ea 9A42     		cmp	r2, r3
 2301 02ec 08D2     		bcs	.L132
1204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
1206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 2302              		.loc 1 1206 7
 2303 02ee 1A4B     		ldr	r3, .L135
 2304 02f0 1B6A     		ldr	r3, [r3, #32]
 2305 02f2 23F07002 		bic	r2, r3, #112
 2306 02f6 7B68     		ldr	r3, [r7, #4]
 2307 02f8 DB69     		ldr	r3, [r3, #28]
 2308 02fa 1749     		ldr	r1, .L135
 2309 02fc 1343     		orrs	r3, r3, r2
 2310 02fe 0B62     		str	r3, [r1, #32]
 2311              	.L132:
1207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
1210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     {
1211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
1212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
1213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     }
1214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
1218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_D1CPRE)
1219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D
 2312              		.loc 1 1219 25
 2313 0300 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 64


 2314 0304 0246     		mov	r2, r0
 2315              		.loc 1 1219 77 discriminator 1
 2316 0306 144B     		ldr	r3, .L135
 2317 0308 9B69     		ldr	r3, [r3, #24]
 2318              		.loc 1 1219 107 discriminator 1
 2319 030a 1B0A     		lsrs	r3, r3, #8
 2320 030c 03F00F03 		and	r3, r3, #15
 2321              		.loc 1 1219 72 discriminator 1
 2322 0310 1249     		ldr	r1, .L135+4
 2323 0312 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 2324              		.loc 1 1219 134 discriminator 1
 2325 0314 03F01F03 		and	r3, r3, #31
 2326              		.loc 1 1219 23 discriminator 1
 2327 0318 22FA03F3 		lsr	r3, r2, r3
 2328 031c 3B61     		str	r3, [r7, #16]
1220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1
1222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_HPRE)
1225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC
 2329              		.loc 1 1225 66
 2330 031e 0E4B     		ldr	r3, .L135
 2331 0320 9B69     		ldr	r3, [r3, #24]
 2332              		.loc 1 1225 94
 2333 0322 03F00F03 		and	r3, r3, #15
 2334              		.loc 1 1225 61
 2335 0326 0D4A     		ldr	r2, .L135+4
 2336 0328 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2337              		.loc 1 1225 119
 2338 032a 03F01F03 		and	r3, r3, #31
 2339              		.loc 1 1225 40
 2340 032e 3A69     		ldr	r2, [r7, #16]
 2341 0330 22FA03F3 		lsr	r3, r2, r3
 2342              		.loc 1 1225 17
 2343 0334 0A4A     		ldr	r2, .L135+8
 2344 0336 1360     		str	r3, [r2]
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> R
1228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
1231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemCoreClock = SystemD2Clock;
1232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemCoreClock = common_system_clock;
 2345              		.loc 1 1233 19
 2346 0338 0A4A     		ldr	r2, .L135+12
 2347 033a 3B69     		ldr	r3, [r7, #16]
 2348 033c 1360     		str	r3, [r2]
1234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /* DUAL_CORE && CORE_CM4 */
1235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
1237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   halstatus = HAL_InitTick(uwTickPrio);
 2349              		.loc 1 1237 15
 2350 033e 0A4B     		ldr	r3, .L135+16
 2351 0340 1B68     		ldr	r3, [r3]
 2352 0342 1846     		mov	r0, r3
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 65


 2353 0344 FFF7FEFF 		bl	HAL_InitTick
 2354 0348 0346     		mov	r3, r0
 2355 034a FB73     		strb	r3, [r7, #15]
1238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return halstatus;
 2356              		.loc 1 1239 10
 2357 034c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2358              	.L113:
1240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 2359              		.loc 1 1240 1
 2360 034e 1846     		mov	r0, r3
 2361 0350 1837     		adds	r7, r7, #24
 2362              	.LCFI13:
 2363              		.cfi_def_cfa_offset 8
 2364 0352 BD46     		mov	sp, r7
 2365              	.LCFI14:
 2366              		.cfi_def_cfa_register 13
 2367              		@ sp needed
 2368 0354 80BD     		pop	{r7, pc}
 2369              	.L136:
 2370 0356 00BF     		.align	2
 2371              	.L135:
 2372 0358 00440258 		.word	1476543488
 2373 035c 00000000 		.word	D1CorePrescTable
 2374 0360 00000000 		.word	SystemD2Clock
 2375 0364 00000000 		.word	SystemCoreClock
 2376 0368 00000000 		.word	uwTickPrio
 2377              		.cfi_endproc
 2378              	.LFE146:
 2380              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 2381              		.align	1
 2382              		.global	HAL_RCC_MCOConfig
 2383              		.syntax unified
 2384              		.thumb
 2385              		.thumb_func
 2387              	HAL_RCC_MCOConfig:
 2388              	.LFB147:
1241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @}
1244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
1247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  *
1249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** @verbatim
1250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  ===============================================================================
1251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
1252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****  ===============================================================================
1253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     [..]
1254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
1255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     frequencies.
1256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** @endverbatim
1258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @{
1259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 66


1261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
1263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
1264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_MCOx: specifies the output direction for the clock source.
1265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
1267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
1268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_MCOSource: specifies the clock source to output.
1269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
1271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
1272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
1273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLL1QCLK:  PLL1Q clock selected as MCO1 source
1274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI48: HSI48 (48MHZ) selected as MCO1 source
1275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
1276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLL2PCLK: PLL2P clock selected as MCO2 source
1277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
1278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK:  PLL1P clock selected as MCO2 source
1279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_CSICLK:  CSI clock selected as MCO2 source
1280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_LSICLK:  LSI clock selected as MCO2 source
1281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_MCODiv: specifies the MCOx pre-scaler.
1282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *          This parameter can be one of the following values:
1283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
1284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 2389              		.loc 1 1287 1
 2390              		.cfi_startproc
 2391              		@ args = 0, pretend = 0, frame = 48
 2392              		@ frame_needed = 1, uses_anonymous_args = 0
 2393 0000 80B5     		push	{r7, lr}
 2394              	.LCFI15:
 2395              		.cfi_def_cfa_offset 8
 2396              		.cfi_offset 7, -8
 2397              		.cfi_offset 14, -4
 2398 0002 8CB0     		sub	sp, sp, #48
 2399              	.LCFI16:
 2400              		.cfi_def_cfa_offset 56
 2401 0004 00AF     		add	r7, sp, #0
 2402              	.LCFI17:
 2403              		.cfi_def_cfa_register 7
 2404 0006 F860     		str	r0, [r7, #12]
 2405 0008 B960     		str	r1, [r7, #8]
 2406 000a 7A60     		str	r2, [r7, #4]
1288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
1289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check the parameters */
1290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* RCC_MCO1 */
1293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (RCC_MCOx == RCC_MCO1)
 2407              		.loc 1 1293 6
 2408 000c FB68     		ldr	r3, [r7, #12]
 2409 000e 002B     		cmp	r3, #0
 2410 0010 2AD1     		bne	.L138
 2411              	.LBB5:
1294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 67


1295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* MCO1 Clock Enable */
1298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     MCO1_CLK_ENABLE();
 2412              		.loc 1 1298 5
 2413 0012 2D4B     		ldr	r3, .L141
 2414 0014 D3F8E030 		ldr	r3, [r3, #224]
 2415 0018 2B4A     		ldr	r2, .L141
 2416 001a 43F00103 		orr	r3, r3, #1
 2417 001e C2F8E030 		str	r3, [r2, #224]
 2418 0022 294B     		ldr	r3, .L141
 2419 0024 D3F8E030 		ldr	r3, [r3, #224]
 2420 0028 03F00103 		and	r3, r3, #1
 2421 002c BB61     		str	r3, [r7, #24]
 2422 002e BB69     		ldr	r3, [r7, #24]
 2423              	.LBE5:
1299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
1301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 2424              		.loc 1 1301 25
 2425 0030 4FF48073 		mov	r3, #256
 2426 0034 FB61     		str	r3, [r7, #28]
1302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2427              		.loc 1 1302 26
 2428 0036 0223     		movs	r3, #2
 2429 0038 3B62     		str	r3, [r7, #32]
1303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2430              		.loc 1 1303 27
 2431 003a 0323     		movs	r3, #3
 2432 003c BB62     		str	r3, [r7, #40]
1304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2433              		.loc 1 1304 26
 2434 003e 0023     		movs	r3, #0
 2435 0040 7B62     		str	r3, [r7, #36]
1305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 2436              		.loc 1 1305 31
 2437 0042 0023     		movs	r3, #0
 2438 0044 FB62     		str	r3, [r7, #44]
1306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 2439              		.loc 1 1306 5
 2440 0046 07F11C03 		add	r3, r7, #28
 2441 004a 1946     		mov	r1, r3
 2442 004c 1F48     		ldr	r0, .L141+4
 2443 004e FFF7FEFF 		bl	HAL_GPIO_Init
1307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
1309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 2444              		.loc 1 1309 5
 2445 0052 1D4B     		ldr	r3, .L141
 2446 0054 1B69     		ldr	r3, [r3, #16]
 2447 0056 23F0FE72 		bic	r2, r3, #33292288
 2448 005a B968     		ldr	r1, [r7, #8]
 2449 005c 7B68     		ldr	r3, [r7, #4]
 2450 005e 0B43     		orrs	r3, r3, r1
 2451 0060 1949     		ldr	r1, .L141
 2452 0062 1343     		orrs	r3, r3, r2
 2453 0064 0B61     		str	r3, [r1, #16]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 68


1310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
1314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* MCO2 Clock Enable */
1316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     MCO2_CLK_ENABLE();
1317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
1319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
1320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
1321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
1322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
1323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
1324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
1325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
1327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)))
1328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 2454              		.loc 1 1329 1
 2455 0066 2AE0     		b	.L140
 2456              	.L138:
 2457              	.LBB6:
1316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 2458              		.loc 1 1316 5
 2459 0068 174B     		ldr	r3, .L141
 2460 006a D3F8E030 		ldr	r3, [r3, #224]
 2461 006e 164A     		ldr	r2, .L141
 2462 0070 43F00403 		orr	r3, r3, #4
 2463 0074 C2F8E030 		str	r3, [r2, #224]
 2464 0078 134B     		ldr	r3, .L141
 2465 007a D3F8E030 		ldr	r3, [r3, #224]
 2466 007e 03F00403 		and	r3, r3, #4
 2467 0082 7B61     		str	r3, [r7, #20]
 2468 0084 7B69     		ldr	r3, [r7, #20]
 2469              	.LBE6:
1319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2470              		.loc 1 1319 25
 2471 0086 4FF40073 		mov	r3, #512
 2472 008a FB61     		str	r3, [r7, #28]
1320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 2473              		.loc 1 1320 26
 2474 008c 0223     		movs	r3, #2
 2475 008e 3B62     		str	r3, [r7, #32]
1321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2476              		.loc 1 1321 27
 2477 0090 0323     		movs	r3, #3
 2478 0092 BB62     		str	r3, [r7, #40]
1322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 2479              		.loc 1 1322 26
 2480 0094 0023     		movs	r3, #0
 2481 0096 7B62     		str	r3, [r7, #36]
1323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 2482              		.loc 1 1323 31
 2483 0098 0023     		movs	r3, #0
 2484 009a FB62     		str	r3, [r7, #44]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 69


1324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
 2485              		.loc 1 1324 5
 2486 009c 07F11C03 		add	r3, r7, #28
 2487 00a0 1946     		mov	r1, r3
 2488 00a2 0B48     		ldr	r0, .L141+8
 2489 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
1327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
 2490              		.loc 1 1327 5
 2491 00a8 074B     		ldr	r3, .L141
 2492 00aa 1B69     		ldr	r3, [r3, #16]
 2493 00ac 23F07E42 		bic	r2, r3, #-33554432
 2494 00b0 7B68     		ldr	r3, [r7, #4]
 2495 00b2 D901     		lsls	r1, r3, #7
 2496 00b4 BB68     		ldr	r3, [r7, #8]
 2497 00b6 0B43     		orrs	r3, r3, r1
 2498 00b8 0349     		ldr	r1, .L141
 2499 00ba 1343     		orrs	r3, r3, r2
 2500 00bc 0B61     		str	r3, [r1, #16]
 2501              	.L140:
 2502              		.loc 1 1329 1
 2503 00be 00BF     		nop
 2504 00c0 3037     		adds	r7, r7, #48
 2505              	.LCFI18:
 2506              		.cfi_def_cfa_offset 8
 2507 00c2 BD46     		mov	sp, r7
 2508              	.LCFI19:
 2509              		.cfi_def_cfa_register 13
 2510              		@ sp needed
 2511 00c4 80BD     		pop	{r7, pc}
 2512              	.L142:
 2513 00c6 00BF     		.align	2
 2514              	.L141:
 2515 00c8 00440258 		.word	1476543488
 2516 00cc 00000258 		.word	1476526080
 2517 00d0 00080258 		.word	1476528128
 2518              		.cfi_endproc
 2519              	.LFE147:
 2521              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2522              		.align	1
 2523              		.global	HAL_RCC_EnableCSS
 2524              		.syntax unified
 2525              		.thumb
 2526              		.thumb_func
 2528              	HAL_RCC_EnableCSS:
 2529              	.LFB148:
1330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
1333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
1338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 70


 2530              		.loc 1 1341 1
 2531              		.cfi_startproc
 2532              		@ args = 0, pretend = 0, frame = 0
 2533              		@ frame_needed = 1, uses_anonymous_args = 0
 2534              		@ link register save eliminated.
 2535 0000 80B4     		push	{r7}
 2536              	.LCFI20:
 2537              		.cfi_def_cfa_offset 4
 2538              		.cfi_offset 7, -4
 2539 0002 00AF     		add	r7, sp, #0
 2540              	.LCFI21:
 2541              		.cfi_def_cfa_register 7
1342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 2542              		.loc 1 1342 3
 2543 0004 054B     		ldr	r3, .L144
 2544 0006 1B68     		ldr	r3, [r3]
 2545 0008 044A     		ldr	r2, .L144
 2546 000a 43F40023 		orr	r3, r3, #524288
 2547 000e 1360     		str	r3, [r2]
1343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 2548              		.loc 1 1343 1
 2549 0010 00BF     		nop
 2550 0012 BD46     		mov	sp, r7
 2551              	.LCFI22:
 2552              		.cfi_def_cfa_register 13
 2553              		@ sp needed
 2554 0014 5DF8047B 		ldr	r7, [sp], #4
 2555              	.LCFI23:
 2556              		.cfi_restore 7
 2557              		.cfi_def_cfa_offset 0
 2558 0018 7047     		bx	lr
 2559              	.L145:
 2560 001a 00BF     		.align	2
 2561              	.L144:
 2562 001c 00440258 		.word	1476543488
 2563              		.cfi_endproc
 2564              	.LFE148:
 2566              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 2567              		.align	1
 2568              		.global	HAL_RCC_DisableCSS
 2569              		.syntax unified
 2570              		.thumb
 2571              		.thumb_func
 2573              	HAL_RCC_DisableCSS:
 2574              	.LFB149:
1344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
1347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
1350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 2575              		.loc 1 1350 1
 2576              		.cfi_startproc
 2577              		@ args = 0, pretend = 0, frame = 0
 2578              		@ frame_needed = 1, uses_anonymous_args = 0
 2579              		@ link register save eliminated.
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 71


 2580 0000 80B4     		push	{r7}
 2581              	.LCFI24:
 2582              		.cfi_def_cfa_offset 4
 2583              		.cfi_offset 7, -4
 2584 0002 00AF     		add	r7, sp, #0
 2585              	.LCFI25:
 2586              		.cfi_def_cfa_register 7
1351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_CSSHSEON);
 2587              		.loc 1 1351 3
 2588 0004 054B     		ldr	r3, .L147
 2589 0006 1B68     		ldr	r3, [r3]
 2590 0008 044A     		ldr	r2, .L147
 2591 000a 23F40023 		bic	r3, r3, #524288
 2592 000e 1360     		str	r3, [r2]
1352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 2593              		.loc 1 1352 1
 2594 0010 00BF     		nop
 2595 0012 BD46     		mov	sp, r7
 2596              	.LCFI26:
 2597              		.cfi_def_cfa_register 13
 2598              		@ sp needed
 2599 0014 5DF8047B 		ldr	r7, [sp], #4
 2600              	.LCFI27:
 2601              		.cfi_restore 7
 2602              		.cfi_def_cfa_offset 0
 2603 0018 7047     		bx	lr
 2604              	.L148:
 2605 001a 00BF     		.align	2
 2606              	.L147:
 2607 001c 00440258 		.word	1476543488
 2608              		.cfi_endproc
 2609              	.LFE149:
 2611              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2612              		.align	1
 2613              		.global	HAL_RCC_GetSysClockFreq
 2614              		.syntax unified
 2615              		.thumb
 2616              		.thumb_func
 2618              	HAL_RCC_GetSysClockFreq:
 2619              	.LFB150:
1353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
1356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         constant and the selected clock source:
1360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     If SYSCLK source is CSI, function returns values based on CSI_VALUE(*)
1361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(**)
1362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(***)
1363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on CSI_VALUE(*),
1364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *           HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
1365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     (*) CSI_VALUE is a constant defined in stm32h7xx_hal_conf.h file (default value
1366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *               4 MHz) but the real value may vary depending on the variations
1367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *               in voltage and temperature.
1368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     (**) HSI_VALUE is a constant defined in stm32h7xx_hal_conf.h file (default value
1369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *               64 MHz) but the real value may vary depending on the variations
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 72


1370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *               in voltage and temperature.
1371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note     (***) HSE_VALUE is a constant defined in stm32h7xx_hal_conf.h file (default value
1372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
1373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *                have wrong result.
1375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         value for HSE crystal.
1378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         baud rate for the communication peripherals or configure other parameters.
1381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval SYSCLK frequency
1387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 2620              		.loc 1 1389 1
 2621              		.cfi_startproc
 2622              		@ args = 0, pretend = 0, frame = 32
 2623              		@ frame_needed = 1, uses_anonymous_args = 0
 2624              		@ link register save eliminated.
 2625 0000 80B4     		push	{r7}
 2626              	.LCFI28:
 2627              		.cfi_def_cfa_offset 4
 2628              		.cfi_offset 7, -4
 2629 0002 89B0     		sub	sp, sp, #36
 2630              	.LCFI29:
 2631              		.cfi_def_cfa_offset 40
 2632 0004 00AF     		add	r7, sp, #0
 2633              	.LCFI30:
 2634              		.cfi_def_cfa_register 7
1390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue;
1391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   float_t fracn1, pllvco;
1392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t sysclockfreq;
1393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 2635              		.loc 1 1396 14
 2636 0006 B34B     		ldr	r3, .L169
 2637 0008 1B69     		ldr	r3, [r3, #16]
 2638              		.loc 1 1396 21
 2639 000a 03F03803 		and	r3, r3, #56
 2640              		.loc 1 1396 3
 2641 000e 182B     		cmp	r3, #24
 2642 0010 00F25581 		bhi	.L150
 2643 0014 01A2     		adr	r2, .L152
 2644 0016 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2645 001a 00BF     		.p2align 2
 2646              	.L152:
 2647 001c 81000000 		.word	.L155+1
 2648 0020 BF020000 		.word	.L150+1
 2649 0024 BF020000 		.word	.L150+1
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 73


 2650 0028 BF020000 		.word	.L150+1
 2651 002c BF020000 		.word	.L150+1
 2652 0030 BF020000 		.word	.L150+1
 2653 0034 BF020000 		.word	.L150+1
 2654 0038 BF020000 		.word	.L150+1
 2655 003c A7000000 		.word	.L154+1
 2656 0040 BF020000 		.word	.L150+1
 2657 0044 BF020000 		.word	.L150+1
 2658 0048 BF020000 		.word	.L150+1
 2659 004c BF020000 		.word	.L150+1
 2660 0050 BF020000 		.word	.L150+1
 2661 0054 BF020000 		.word	.L150+1
 2662 0058 BF020000 		.word	.L150+1
 2663 005c AD000000 		.word	.L153+1
 2664 0060 BF020000 		.word	.L150+1
 2665 0064 BF020000 		.word	.L150+1
 2666 0068 BF020000 		.word	.L150+1
 2667 006c BF020000 		.word	.L150+1
 2668 0070 BF020000 		.word	.L150+1
 2669 0074 BF020000 		.word	.L150+1
 2670 0078 BF020000 		.word	.L150+1
 2671 007c B3000000 		.word	.L151+1
 2672              		.p2align 1
 2673              	.L155:
1397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
1399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 2674              		.loc 1 1400 11
 2675 0080 944B     		ldr	r3, .L169
 2676 0082 1B68     		ldr	r3, [r3]
 2677 0084 03F02003 		and	r3, r3, #32
 2678              		.loc 1 1400 10
 2679 0088 002B     		cmp	r3, #0
 2680 008a 09D0     		beq	.L156
1401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 2681              		.loc 1 1402 49
 2682 008c 914B     		ldr	r3, .L169
 2683 008e 1B68     		ldr	r3, [r3]
 2684              		.loc 1 1402 77
 2685 0090 DB08     		lsrs	r3, r3, #3
 2686 0092 03F00303 		and	r3, r3, #3
 2687              		.loc 1 1402 22
 2688 0096 904A     		ldr	r2, .L169+4
 2689 0098 22FA03F3 		lsr	r3, r2, r3
 2690 009c BB61     		str	r3, [r7, #24]
1403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
1405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         sysclockfreq = (uint32_t) HSI_VALUE;
1407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       break;
 2691              		.loc 1 1409 7
 2692 009e 11E1     		b	.L158
 2693              	.L156:
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 74


1406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 2694              		.loc 1 1406 22
 2695 00a0 8D4B     		ldr	r3, .L169+4
 2696 00a2 BB61     		str	r3, [r7, #24]
 2697              		.loc 1 1409 7
 2698 00a4 0EE1     		b	.L158
 2699              	.L154:
1410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
1412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       sysclockfreq = CSI_VALUE;
 2700              		.loc 1 1412 20
 2701 00a6 8D4B     		ldr	r3, .L169+8
 2702 00a8 BB61     		str	r3, [r7, #24]
1413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       break;
 2703              		.loc 1 1413 7
 2704 00aa 0BE1     		b	.L158
 2705              	.L153:
1414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
1416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 2706              		.loc 1 1416 20
 2707 00ac 8C4B     		ldr	r3, .L169+12
 2708 00ae BB61     		str	r3, [r7, #24]
1417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       break;
 2709              		.loc 1 1417 7
 2710 00b0 08E1     		b	.L158
 2711              	.L151:
1418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
1420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
1422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLR
1423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       */
1424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 2712              		.loc 1 1424 23
 2713 00b2 884B     		ldr	r3, .L169
 2714 00b4 9B6A     		ldr	r3, [r3, #40]
 2715              		.loc 1 1424 17
 2716 00b6 03F00303 		and	r3, r3, #3
 2717 00ba 7B61     		str	r3, [r7, #20]
1425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 2718              		.loc 1 1425 19
 2719 00bc 854B     		ldr	r3, .L169
 2720 00be 9B6A     		ldr	r3, [r3, #40]
 2721              		.loc 1 1425 54
 2722 00c0 1B09     		lsrs	r3, r3, #4
 2723              		.loc 1 1425 12
 2724 00c2 03F03F03 		and	r3, r3, #63
 2725 00c6 3B61     		str	r3, [r7, #16]
1426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 2726              		.loc 1 1426 24
 2727 00c8 824B     		ldr	r3, .L169
 2728 00ca DB6A     		ldr	r3, [r3, #44]
 2729              		.loc 1 1426 17
 2730 00cc 03F00103 		and	r3, r3, #1
 2731 00d0 FB60     		str	r3, [r7, #12]
1427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 75


 2732              		.loc 1 1427 53
 2733 00d2 804B     		ldr	r3, .L169
 2734 00d4 5B6B     		ldr	r3, [r3, #52]
 2735              		.loc 1 1427 89
 2736 00d6 DB08     		lsrs	r3, r3, #3
 2737 00d8 C3F30C03 		ubfx	r3, r3, #0, #13
 2738              		.loc 1 1427 25
 2739 00dc FA68     		ldr	r2, [r7, #12]
 2740 00de 02FB03F3 		mul	r3, r2, r3
 2741              		.loc 1 1427 14
 2742 00e2 07EE903A 		vmov	s15, r3	@ int
 2743 00e6 F8EE677A 		vcvt.f32.u32	s15, s15
 2744 00ea C7ED027A 		vstr.32	s15, [r7, #8]
1428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       if (pllm != 0U)
 2745              		.loc 1 1429 10
 2746 00ee 3B69     		ldr	r3, [r7, #16]
 2747 00f0 002B     		cmp	r3, #0
 2748 00f2 00F0E180 		beq	.L159
1430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         switch (pllsource)
 2749              		.loc 1 1431 9
 2750 00f6 7B69     		ldr	r3, [r7, #20]
 2751 00f8 022B     		cmp	r3, #2
 2752 00fa 00F08380 		beq	.L160
 2753 00fe 7B69     		ldr	r3, [r7, #20]
 2754 0100 022B     		cmp	r3, #2
 2755 0102 00F2A180 		bhi	.L161
 2756 0106 7B69     		ldr	r3, [r7, #20]
 2757 0108 002B     		cmp	r3, #0
 2758 010a 03D0     		beq	.L162
 2759 010c 7B69     		ldr	r3, [r7, #20]
 2760 010e 012B     		cmp	r3, #1
 2761 0110 56D0     		beq	.L163
 2762 0112 99E0     		b	.L161
 2763              	.L162:
1432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         {
1433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
1434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 2764              		.loc 1 1435 17
 2765 0114 6F4B     		ldr	r3, .L169
 2766 0116 1B68     		ldr	r3, [r3]
 2767 0118 03F02003 		and	r3, r3, #32
 2768              		.loc 1 1435 16
 2769 011c 002B     		cmp	r3, #0
 2770 011e 2DD0     		beq	.L164
1436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             {
1437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****               hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 2771              		.loc 1 1437 41
 2772 0120 6C4B     		ldr	r3, .L169
 2773 0122 1B68     		ldr	r3, [r3]
 2774              		.loc 1 1437 69
 2775 0124 DB08     		lsrs	r3, r3, #3
 2776 0126 03F00303 		and	r3, r3, #3
 2777              		.loc 1 1437 24
 2778 012a 6B4A     		ldr	r2, .L169+4
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 76


 2779 012c 22FA03F3 		lsr	r3, r2, r3
 2780 0130 7B60     		str	r3, [r7, #4]
1438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****               pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & R
 2781              		.loc 1 1438 25
 2782 0132 7B68     		ldr	r3, [r7, #4]
 2783 0134 07EE903A 		vmov	s15, r3	@ int
 2784 0138 F8EE676A 		vcvt.f32.u32	s13, s15
 2785              		.loc 1 1438 45
 2786 013c 3B69     		ldr	r3, [r7, #16]
 2787 013e 07EE903A 		vmov	s15, r3	@ int
 2788 0142 F8EE677A 		vcvt.f32.u32	s15, s15
 2789              		.loc 1 1438 43
 2790 0146 86EEA77A 		vdiv.f32	s14, s13, s15
 2791              		.loc 1 1438 86
 2792 014a 624B     		ldr	r3, .L169
 2793 014c 1B6B     		ldr	r3, [r3, #48]
 2794              		.loc 1 1438 72
 2795 014e C3F30803 		ubfx	r3, r3, #0, #9
 2796              		.loc 1 1438 63
 2797 0152 07EE903A 		vmov	s15, r3	@ int
 2798 0156 F8EE676A 		vcvt.f32.u32	s13, s15
 2799              		.loc 1 1438 126
 2800 015a 97ED026A 		vldr.32	s12, [r7, #8]
 2801 015e DFED615A 		vldr.32	s11, .L169+16
 2802 0162 C6EE257A 		vdiv.f32	s15, s12, s11
 2803              		.loc 1 1438 116
 2804 0166 76EEA77A 		vadd.f32	s15, s13, s15
 2805              		.loc 1 1438 145
 2806 016a F7EE006A 		vmov.f32	s13, #1.0e+0
 2807 016e 77EEA67A 		vadd.f32	s15, s15, s13
 2808              		.loc 1 1438 22
 2809 0172 67EE277A 		vmul.f32	s15, s14, s15
 2810 0176 C7ED077A 		vstr.32	s15, [r7, #28]
1439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
1440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             else
1441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             {
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****               pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & 
1443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
1444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             break;
 2811              		.loc 1 1444 13
 2812 017a 87E0     		b	.L166
 2813              	.L164:
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
 2814              		.loc 1 1442 46
 2815 017c 3B69     		ldr	r3, [r7, #16]
 2816 017e 07EE903A 		vmov	s15, r3	@ int
 2817 0182 F8EE677A 		vcvt.f32.u32	s15, s15
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
 2818              		.loc 1 1442 44
 2819 0186 DFED586A 		vldr.32	s13, .L169+20
 2820 018a 86EEA77A 		vdiv.f32	s14, s13, s15
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
 2821              		.loc 1 1442 87
 2822 018e 514B     		ldr	r3, .L169
 2823 0190 1B6B     		ldr	r3, [r3, #48]
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
 2824              		.loc 1 1442 73
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 77


 2825 0192 C3F30803 		ubfx	r3, r3, #0, #9
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
 2826              		.loc 1 1442 64
 2827 0196 07EE903A 		vmov	s15, r3	@ int
 2828 019a F8EE676A 		vcvt.f32.u32	s13, s15
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
 2829              		.loc 1 1442 127
 2830 019e 97ED026A 		vldr.32	s12, [r7, #8]
 2831 01a2 DFED505A 		vldr.32	s11, .L169+16
 2832 01a6 C6EE257A 		vdiv.f32	s15, s12, s11
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
 2833              		.loc 1 1442 117
 2834 01aa 76EEA77A 		vadd.f32	s15, s13, s15
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
 2835              		.loc 1 1442 146
 2836 01ae F7EE006A 		vmov.f32	s13, #1.0e+0
 2837 01b2 77EEA67A 		vadd.f32	s15, s15, s13
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             }
 2838              		.loc 1 1442 22
 2839 01b6 67EE277A 		vmul.f32	s15, s14, s15
 2840 01ba C7ED077A 		vstr.32	s15, [r7, #28]
 2841              		.loc 1 1444 13
 2842 01be 65E0     		b	.L166
 2843              	.L163:
1445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
1447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RC
 2844              		.loc 1 1447 44
 2845 01c0 3B69     		ldr	r3, [r7, #16]
 2846 01c2 07EE903A 		vmov	s15, r3	@ int
 2847 01c6 F8EE677A 		vcvt.f32.u32	s15, s15
 2848              		.loc 1 1447 42
 2849 01ca DFED486A 		vldr.32	s13, .L169+24
 2850 01ce 86EEA77A 		vdiv.f32	s14, s13, s15
 2851              		.loc 1 1447 85
 2852 01d2 404B     		ldr	r3, .L169
 2853 01d4 1B6B     		ldr	r3, [r3, #48]
 2854              		.loc 1 1447 71
 2855 01d6 C3F30803 		ubfx	r3, r3, #0, #9
 2856              		.loc 1 1447 62
 2857 01da 07EE903A 		vmov	s15, r3	@ int
 2858 01de F8EE676A 		vcvt.f32.u32	s13, s15
 2859              		.loc 1 1447 125
 2860 01e2 97ED026A 		vldr.32	s12, [r7, #8]
 2861 01e6 DFED3F5A 		vldr.32	s11, .L169+16
 2862 01ea C6EE257A 		vdiv.f32	s15, s12, s11
 2863              		.loc 1 1447 115
 2864 01ee 76EEA77A 		vadd.f32	s15, s13, s15
 2865              		.loc 1 1447 144
 2866 01f2 F7EE006A 		vmov.f32	s13, #1.0e+0
 2867 01f6 77EEA67A 		vadd.f32	s15, s15, s13
 2868              		.loc 1 1447 20
 2869 01fa 67EE277A 		vmul.f32	s15, s14, s15
 2870 01fe C7ED077A 		vstr.32	s15, [r7, #28]
1448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             break;
 2871              		.loc 1 1448 13
 2872 0202 43E0     		b	.L166
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 78


 2873              	.L160:
1449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
1451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RC
 2874              		.loc 1 1451 44
 2875 0204 3B69     		ldr	r3, [r7, #16]
 2876 0206 07EE903A 		vmov	s15, r3	@ int
 2877 020a F8EE677A 		vcvt.f32.u32	s15, s15
 2878              		.loc 1 1451 42
 2879 020e DFED386A 		vldr.32	s13, .L169+28
 2880 0212 86EEA77A 		vdiv.f32	s14, s13, s15
 2881              		.loc 1 1451 85
 2882 0216 2F4B     		ldr	r3, .L169
 2883 0218 1B6B     		ldr	r3, [r3, #48]
 2884              		.loc 1 1451 71
 2885 021a C3F30803 		ubfx	r3, r3, #0, #9
 2886              		.loc 1 1451 62
 2887 021e 07EE903A 		vmov	s15, r3	@ int
 2888 0222 F8EE676A 		vcvt.f32.u32	s13, s15
 2889              		.loc 1 1451 125
 2890 0226 97ED026A 		vldr.32	s12, [r7, #8]
 2891 022a DFED2E5A 		vldr.32	s11, .L169+16
 2892 022e C6EE257A 		vdiv.f32	s15, s12, s11
 2893              		.loc 1 1451 115
 2894 0232 76EEA77A 		vadd.f32	s15, s13, s15
 2895              		.loc 1 1451 144
 2896 0236 F7EE006A 		vmov.f32	s13, #1.0e+0
 2897 023a 77EEA67A 		vadd.f32	s15, s15, s13
 2898              		.loc 1 1451 20
 2899 023e 67EE277A 		vmul.f32	s15, s14, s15
 2900 0242 C7ED077A 		vstr.32	s15, [r7, #28]
1452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             break;
 2901              		.loc 1 1452 13
 2902 0246 21E0     		b	.L166
 2903              	.L161:
1453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****           default:
1455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RC
 2904              		.loc 1 1455 44
 2905 0248 3B69     		ldr	r3, [r7, #16]
 2906 024a 07EE903A 		vmov	s15, r3	@ int
 2907 024e F8EE677A 		vcvt.f32.u32	s15, s15
 2908              		.loc 1 1455 42
 2909 0252 DFED266A 		vldr.32	s13, .L169+24
 2910 0256 86EEA77A 		vdiv.f32	s14, s13, s15
 2911              		.loc 1 1455 85
 2912 025a 1E4B     		ldr	r3, .L169
 2913 025c 1B6B     		ldr	r3, [r3, #48]
 2914              		.loc 1 1455 71
 2915 025e C3F30803 		ubfx	r3, r3, #0, #9
 2916              		.loc 1 1455 62
 2917 0262 07EE903A 		vmov	s15, r3	@ int
 2918 0266 F8EE676A 		vcvt.f32.u32	s13, s15
 2919              		.loc 1 1455 125
 2920 026a 97ED026A 		vldr.32	s12, [r7, #8]
 2921 026e DFED1D5A 		vldr.32	s11, .L169+16
 2922 0272 C6EE257A 		vdiv.f32	s15, s12, s11
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 79


 2923              		.loc 1 1455 115
 2924 0276 76EEA77A 		vadd.f32	s15, s13, s15
 2925              		.loc 1 1455 144
 2926 027a F7EE006A 		vmov.f32	s13, #1.0e+0
 2927 027e 77EEA67A 		vadd.f32	s15, s15, s13
 2928              		.loc 1 1455 20
 2929 0282 67EE277A 		vmul.f32	s15, s14, s15
 2930 0286 C7ED077A 		vstr.32	s15, [r7, #28]
1456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             break;
 2931              		.loc 1 1456 13
 2932 028a 00BF     		nop
 2933              	.L166:
1457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         }
1458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 2934              		.loc 1 1458 22
 2935 028c 114B     		ldr	r3, .L169
 2936 028e 1B6B     		ldr	r3, [r3, #48]
 2937              		.loc 1 1458 52
 2938 0290 5B0A     		lsrs	r3, r3, #9
 2939 0292 03F07F03 		and	r3, r3, #127
 2940              		.loc 1 1458 14
 2941 0296 0133     		adds	r3, r3, #1
 2942 0298 3B60     		str	r3, [r7]
1459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 2943              		.loc 1 1459 53
 2944 029a 3B68     		ldr	r3, [r7]
 2945 029c 07EE903A 		vmov	s15, r3	@ int
 2946 02a0 B8EE677A 		vcvt.f32.u32	s14, s15
 2947              		.loc 1 1459 34
 2948 02a4 D7ED076A 		vldr.32	s13, [r7, #28]
 2949 02a8 C6EE877A 		vdiv.f32	s15, s13, s14
 2950              		.loc 1 1459 22
 2951 02ac FCEEE77A 		vcvt.u32.f32	s15, s15
 2952 02b0 17EE903A 		vmov	r3, s15	@ int
 2953 02b4 BB61     		str	r3, [r7, #24]
1460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       else
1462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       {
1463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****         sysclockfreq = 0U;
1464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
1465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       break;
 2954              		.loc 1 1465 7
 2955 02b6 05E0     		b	.L158
 2956              	.L159:
1463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       }
 2957              		.loc 1 1463 22
 2958 02b8 0023     		movs	r3, #0
 2959 02ba BB61     		str	r3, [r7, #24]
 2960              		.loc 1 1465 7
 2961 02bc 02E0     		b	.L158
 2962              	.L150:
1466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     default:
1468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       sysclockfreq = CSI_VALUE;
 2963              		.loc 1 1468 20
 2964 02be 074B     		ldr	r3, .L169+8
 2965 02c0 BB61     		str	r3, [r7, #24]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 80


1469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****       break;
 2966              		.loc 1 1469 7
 2967 02c2 00BF     		nop
 2968              	.L158:
1470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return sysclockfreq;
 2969              		.loc 1 1472 10
 2970 02c4 BB69     		ldr	r3, [r7, #24]
1473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 2971              		.loc 1 1473 1
 2972 02c6 1846     		mov	r0, r3
 2973 02c8 2437     		adds	r7, r7, #36
 2974              	.LCFI31:
 2975              		.cfi_def_cfa_offset 4
 2976 02ca BD46     		mov	sp, r7
 2977              	.LCFI32:
 2978              		.cfi_def_cfa_register 13
 2979              		@ sp needed
 2980 02cc 5DF8047B 		ldr	r7, [sp], #4
 2981              	.LCFI33:
 2982              		.cfi_restore 7
 2983              		.cfi_def_cfa_offset 0
 2984 02d0 7047     		bx	lr
 2985              	.L170:
 2986 02d2 00BF     		.align	2
 2987              	.L169:
 2988 02d4 00440258 		.word	1476543488
 2989 02d8 0090D003 		.word	64000000
 2990 02dc 00093D00 		.word	4000000
 2991 02e0 40787D01 		.word	25000000
 2992 02e4 00000046 		.word	1174405120
 2993 02e8 0024744C 		.word	1282679808
 2994 02ec 0024744A 		.word	1249125376
 2995 02f0 20BCBE4B 		.word	1270791200
 2996              		.cfi_endproc
 2997              	.LFE150:
 2999              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 3000              		.align	1
 3001              		.global	HAL_RCC_GetHCLKFreq
 3002              		.syntax unified
 3003              		.thumb
 3004              		.thumb_func
 3006              	HAL_RCC_GetHCLKFreq:
 3007              	.LFB151:
1474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
1478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *
1481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
1482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         and updated within this function
1483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval HCLK frequency
1484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 81


1486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3008              		.loc 1 1486 1
 3009              		.cfi_startproc
 3010              		@ args = 0, pretend = 0, frame = 8
 3011              		@ frame_needed = 1, uses_anonymous_args = 0
 3012 0000 80B5     		push	{r7, lr}
 3013              	.LCFI34:
 3014              		.cfi_def_cfa_offset 8
 3015              		.cfi_offset 7, -8
 3016              		.cfi_offset 14, -4
 3017 0002 82B0     		sub	sp, sp, #8
 3018              	.LCFI35:
 3019              		.cfi_def_cfa_offset 16
 3020 0004 00AF     		add	r7, sp, #0
 3021              	.LCFI36:
 3022              		.cfi_def_cfa_register 7
1487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   uint32_t common_system_clock;
1488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_D1CPRE)
1490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1
 3023              		.loc 1 1490 25
 3024 0006 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 3025 000a 0246     		mov	r2, r0
 3026              		.loc 1 1490 76 discriminator 1
 3027 000c 104B     		ldr	r3, .L173
 3028 000e 9B69     		ldr	r3, [r3, #24]
 3029              		.loc 1 1490 106 discriminator 1
 3030 0010 1B0A     		lsrs	r3, r3, #8
 3031 0012 03F00F03 		and	r3, r3, #15
 3032              		.loc 1 1490 71 discriminator 1
 3033 0016 0F49     		ldr	r1, .L173+4
 3034 0018 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3035              		.loc 1 1490 132 discriminator 1
 3036 001a 03F01F03 		and	r3, r3, #31
 3037              		.loc 1 1490 23 discriminator 1
 3038 001e 22FA03F3 		lsr	r3, r2, r3
 3039 0022 7B60     		str	r3, [r7, #4]
1491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_
1493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_HPRE)
1496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC
 3040              		.loc 1 1496 66
 3041 0024 0A4B     		ldr	r3, .L173
 3042 0026 9B69     		ldr	r3, [r3, #24]
 3043              		.loc 1 1496 94
 3044 0028 03F00F03 		and	r3, r3, #15
 3045              		.loc 1 1496 61
 3046 002c 094A     		ldr	r2, .L173+4
 3047 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3048              		.loc 1 1496 119
 3049 0030 03F01F03 		and	r3, r3, #31
 3050              		.loc 1 1496 40
 3051 0034 7A68     		ldr	r2, [r7, #4]
 3052 0036 22FA03F3 		lsr	r3, r2, r3
 3053              		.loc 1 1496 17
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 82


 3054 003a 074A     		ldr	r2, .L173+8
 3055 003c 1360     		str	r3, [r2]
1497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> R
1499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
1502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemCoreClock = SystemD2Clock;
1503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   SystemCoreClock = common_system_clock;
 3056              		.loc 1 1504 19
 3057 003e 074A     		ldr	r2, .L173+12
 3058 0040 7B68     		ldr	r3, [r7, #4]
 3059 0042 1360     		str	r3, [r2]
1505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /* DUAL_CORE && CORE_CM4 */
1506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return SystemD2Clock;
 3060              		.loc 1 1507 10
 3061 0044 044B     		ldr	r3, .L173+8
 3062 0046 1B68     		ldr	r3, [r3]
1508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3063              		.loc 1 1508 1
 3064 0048 1846     		mov	r0, r3
 3065 004a 0837     		adds	r7, r7, #8
 3066              	.LCFI37:
 3067              		.cfi_def_cfa_offset 8
 3068 004c BD46     		mov	sp, r7
 3069              	.LCFI38:
 3070              		.cfi_def_cfa_register 13
 3071              		@ sp needed
 3072 004e 80BD     		pop	{r7, pc}
 3073              	.L174:
 3074              		.align	2
 3075              	.L173:
 3076 0050 00440258 		.word	1476543488
 3077 0054 00000000 		.word	D1CorePrescTable
 3078 0058 00000000 		.word	SystemD2Clock
 3079 005c 00000000 		.word	SystemCoreClock
 3080              		.cfi_endproc
 3081              	.LFE151:
 3083              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 3084              		.align	1
 3085              		.global	HAL_RCC_GetPCLK1Freq
 3086              		.syntax unified
 3087              		.thumb
 3088              		.thumb_func
 3090              	HAL_RCC_GetPCLK1Freq:
 3091              	.LFB152:
1509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
1513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval PCLK1 frequency
1516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 83


1518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3092              		.loc 1 1518 1
 3093              		.cfi_startproc
 3094              		@ args = 0, pretend = 0, frame = 0
 3095              		@ frame_needed = 1, uses_anonymous_args = 0
 3096 0000 80B5     		push	{r7, lr}
 3097              	.LCFI39:
 3098              		.cfi_def_cfa_offset 8
 3099              		.cfi_offset 7, -8
 3100              		.cfi_offset 14, -4
 3101 0002 00AF     		add	r7, sp, #0
 3102              	.LCFI40:
 3103              		.cfi_def_cfa_register 7
1519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined (RCC_D2CFGR_D2PPRE1)
1520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2C
 3104              		.loc 1 1521 11
 3105 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3106 0008 0246     		mov	r2, r0
 3107              		.loc 1 1521 59 discriminator 1
 3108 000a 064B     		ldr	r3, .L177
 3109 000c DB69     		ldr	r3, [r3, #28]
 3110              		.loc 1 1521 90 discriminator 1
 3111 000e 1B09     		lsrs	r3, r3, #4
 3112 0010 03F00703 		and	r3, r3, #7
 3113              		.loc 1 1521 54 discriminator 1
 3114 0014 0449     		ldr	r1, .L177+4
 3115 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3116              		.loc 1 1521 118 discriminator 1
 3117 0018 03F01F03 		and	r3, r3, #31
 3118              		.loc 1 1521 33 discriminator 1
 3119 001c 22FA03F3 		lsr	r3, r2, r3
1522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_C
1525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3120              		.loc 1 1526 1
 3121 0020 1846     		mov	r0, r3
 3122 0022 80BD     		pop	{r7, pc}
 3123              	.L178:
 3124              		.align	2
 3125              	.L177:
 3126 0024 00440258 		.word	1476543488
 3127 0028 00000000 		.word	D1CorePrescTable
 3128              		.cfi_endproc
 3129              	.LFE152:
 3131              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 3132              		.align	1
 3133              		.global	HAL_RCC_GetPCLK2Freq
 3134              		.syntax unified
 3135              		.thumb
 3136              		.thumb_func
 3138              	HAL_RCC_GetPCLK2Freq:
 3139              	.LFB153:
1527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 84


1529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Returns the D2 PCLK2 frequency
1531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval PCLK1 frequency
1534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3140              		.loc 1 1536 1
 3141              		.cfi_startproc
 3142              		@ args = 0, pretend = 0, frame = 0
 3143              		@ frame_needed = 1, uses_anonymous_args = 0
 3144 0000 80B5     		push	{r7, lr}
 3145              	.LCFI41:
 3146              		.cfi_def_cfa_offset 8
 3147              		.cfi_offset 7, -8
 3148              		.cfi_offset 14, -4
 3149 0002 00AF     		add	r7, sp, #0
 3150              	.LCFI42:
 3151              		.cfi_def_cfa_register 7
1537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D2CFGR_D2PPRE2)
1539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2C
 3152              		.loc 1 1539 11
 3153 0004 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3154 0008 0246     		mov	r2, r0
 3155              		.loc 1 1539 59 discriminator 1
 3156 000a 064B     		ldr	r3, .L181
 3157 000c DB69     		ldr	r3, [r3, #28]
 3158              		.loc 1 1539 90 discriminator 1
 3159 000e 1B0A     		lsrs	r3, r3, #8
 3160 0010 03F00703 		and	r3, r3, #7
 3161              		.loc 1 1539 54 discriminator 1
 3162 0014 0449     		ldr	r1, .L181+4
 3163 0016 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3164              		.loc 1 1539 118 discriminator 1
 3165 0018 03F01F03 		and	r3, r3, #31
 3166              		.loc 1 1539 33 discriminator 1
 3167 001c 22FA03F3 		lsr	r3, r2, r3
1540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_C
1542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3168              		.loc 1 1543 1
 3169 0020 1846     		mov	r0, r3
 3170 0022 80BD     		pop	{r7, pc}
 3171              	.L182:
 3172              		.align	2
 3173              	.L181:
 3174 0024 00440258 		.word	1476543488
 3175 0028 00000000 		.word	D1CorePrescTable
 3176              		.cfi_endproc
 3177              	.LFE153:
 3179              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 3180              		.align	1
 3181              		.global	HAL_RCC_GetOscConfig
 3182              		.syntax unified
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 85


 3183              		.thumb
 3184              		.thumb_func
 3186              	HAL_RCC_GetOscConfig:
 3187              	.LFB154:
1544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
1547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * RCC configuration registers.
1548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_OscInitStruct: pointer to an RCC_OscInitTypeDef structure that
1549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * will be configured.
1550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3188              		.loc 1 1553 1
 3189              		.cfi_startproc
 3190              		@ args = 0, pretend = 0, frame = 8
 3191              		@ frame_needed = 1, uses_anonymous_args = 0
 3192 0000 80B5     		push	{r7, lr}
 3193              	.LCFI43:
 3194              		.cfi_def_cfa_offset 8
 3195              		.cfi_offset 7, -8
 3196              		.cfi_offset 14, -4
 3197 0002 82B0     		sub	sp, sp, #8
 3198              	.LCFI44:
 3199              		.cfi_def_cfa_offset 16
 3200 0004 00AF     		add	r7, sp, #0
 3201              	.LCFI45:
 3202              		.cfi_def_cfa_register 7
 3203 0006 7860     		str	r0, [r7, #4]
1554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 3204              		.loc 1 1555 37
 3205 0008 7B68     		ldr	r3, [r7, #4]
 3206 000a 3F22     		movs	r2, #63
 3207 000c 1A60     		str	r2, [r3]
1556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                                       RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLA
1557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_CR_HSEEXT)
1560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if ((RCC->CR & (RCC_CR_HSEBYP | RCC_CR_HSEEXT)) == RCC_CR_HSEBYP)
1561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
1563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if ((RCC->CR & (RCC_CR_HSEBYP | RCC_CR_HSEEXT)) == (RCC_CR_HSEBYP | RCC_CR_HSEEXT))
1565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS_DIGITAL;
1567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
1569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 86


1577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 3208              		.loc 1 1577 11
 3209 000e 724B     		ldr	r3, .L204
 3210 0010 1B68     		ldr	r3, [r3]
 3211              		.loc 1 1577 16
 3212 0012 03F48023 		and	r3, r3, #262144
 3213              		.loc 1 1577 6
 3214 0016 B3F5802F 		cmp	r3, #262144
 3215 001a 04D1     		bne	.L184
1578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 3216              		.loc 1 1579 33
 3217 001c 7B68     		ldr	r3, [r7, #4]
 3218 001e 4FF4A022 		mov	r2, #327680
 3219 0022 5A60     		str	r2, [r3, #4]
 3220 0024 0EE0     		b	.L185
 3221              	.L184:
1580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
 3222              		.loc 1 1581 16
 3223 0026 6C4B     		ldr	r3, .L204
 3224 0028 1B68     		ldr	r3, [r3]
 3225              		.loc 1 1581 21
 3226 002a 03F48033 		and	r3, r3, #65536
 3227              		.loc 1 1581 11
 3228 002e B3F5803F 		cmp	r3, #65536
 3229 0032 04D1     		bne	.L186
1582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 3230              		.loc 1 1583 33
 3231 0034 7B68     		ldr	r3, [r7, #4]
 3232 0036 4FF48032 		mov	r2, #65536
 3233 003a 5A60     		str	r2, [r3, #4]
 3234 003c 02E0     		b	.L185
 3235              	.L186:
1584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 3236              		.loc 1 1587 33
 3237 003e 7B68     		ldr	r3, [r7, #4]
 3238 0040 0022     		movs	r2, #0
 3239 0042 5A60     		str	r2, [r3, #4]
 3240              	.L185:
1588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /* RCC_CR_HSEEXT */
1590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the CSI configuration -----------------------------------------------*/
1592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_CSION) == RCC_CR_CSION)
 3241              		.loc 1 1592 11
 3242 0044 644B     		ldr	r3, .L204
 3243 0046 1B68     		ldr	r3, [r3]
 3244              		.loc 1 1592 16
 3245 0048 03F08003 		and	r3, r3, #128
 3246              		.loc 1 1592 6
 3247 004c 802B     		cmp	r3, #128
 3248 004e 03D1     		bne	.L187
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 87


1593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->CSIState = RCC_CSI_ON;
 3249              		.loc 1 1594 33
 3250 0050 7B68     		ldr	r3, [r7, #4]
 3251 0052 8022     		movs	r2, #128
 3252 0054 DA61     		str	r2, [r3, #28]
 3253 0056 02E0     		b	.L188
 3254              	.L187:
1595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->CSIState = RCC_CSI_OFF;
 3255              		.loc 1 1598 33
 3256 0058 7B68     		ldr	r3, [r7, #4]
 3257 005a 0022     		movs	r2, #0
 3258 005c DA61     		str	r2, [r3, #28]
 3259              	.L188:
1599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_VER_X)
1602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (HAL_GetREVID() <= REV_ID_Y)
 3260              		.loc 1 1602 7
 3261 005e FFF7FEFF 		bl	HAL_GetREVID
 3262 0062 0346     		mov	r3, r0
 3263              		.loc 1 1602 6 discriminator 1
 3264 0064 41F20302 		movw	r2, #4099
 3265 0068 9342     		cmp	r3, r2
 3266 006a 07D8     		bhi	.L189
1603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, HAL_RCC_REV_Y_CSITRI
 3267              		.loc 1 1604 57
 3268 006c 5A4B     		ldr	r3, .L204
 3269 006e 5B68     		ldr	r3, [r3, #4]
 3270              		.loc 1 1604 46
 3271 0070 9B0E     		lsrs	r3, r3, #26
 3272 0072 03F01F02 		and	r2, r3, #31
 3273              		.loc 1 1604 44
 3274 0076 7B68     		ldr	r3, [r7, #4]
 3275 0078 1A62     		str	r2, [r3, #32]
 3276 007a 06E0     		b	.L190
 3277              	.L189:
1605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSITRIM)
 3278              		.loc 1 1608 57
 3279 007c 564B     		ldr	r3, .L204
 3280 007e DB68     		ldr	r3, [r3, #12]
 3281              		.loc 1 1608 46
 3282 0080 1B0E     		lsrs	r3, r3, #24
 3283 0082 03F03F02 		and	r2, r3, #63
 3284              		.loc 1 1608 44
 3285 0086 7B68     		ldr	r3, [r7, #4]
 3286 0088 1A62     		str	r2, [r3, #32]
 3287              	.L190:
1609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 88


1611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->CSICalibrationValue = (uint32_t)(READ_BIT(RCC->CSICFGR, RCC_CSICFGR_CSITRIM) >
1612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /*RCC_VER_X*/
1613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
 3288              		.loc 1 1615 11
 3289 008a 534B     		ldr	r3, .L204
 3290 008c 1B68     		ldr	r3, [r3]
 3291              		.loc 1 1615 16
 3292 008e 03F00103 		and	r3, r3, #1
 3293              		.loc 1 1615 6
 3294 0092 012B     		cmp	r3, #1
 3295 0094 03D1     		bne	.L191
1616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 3296              		.loc 1 1617 33
 3297 0096 7B68     		ldr	r3, [r7, #4]
 3298 0098 0122     		movs	r2, #1
 3299 009a DA60     		str	r2, [r3, #12]
 3300 009c 02E0     		b	.L192
 3301              	.L191:
1618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 3302              		.loc 1 1621 33
 3303 009e 7B68     		ldr	r3, [r7, #4]
 3304 00a0 0022     		movs	r2, #0
 3305 00a2 DA60     		str	r2, [r3, #12]
 3306              	.L192:
1622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_VER_X)
1625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (HAL_GetREVID() <= REV_ID_Y)
 3307              		.loc 1 1625 7
 3308 00a4 FFF7FEFF 		bl	HAL_GetREVID
 3309 00a8 0346     		mov	r3, r0
 3310              		.loc 1 1625 6 discriminator 1
 3311 00aa 41F20302 		movw	r2, #4099
 3312 00ae 9342     		cmp	r3, r2
 3313 00b0 07D8     		bhi	.L193
1626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRI
 3314              		.loc 1 1627 57
 3315 00b2 494B     		ldr	r3, .L204
 3316 00b4 5B68     		ldr	r3, [r3, #4]
 3317              		.loc 1 1627 46
 3318 00b6 1B0B     		lsrs	r3, r3, #12
 3319 00b8 03F03F02 		and	r2, r3, #63
 3320              		.loc 1 1627 44
 3321 00bc 7B68     		ldr	r3, [r7, #4]
 3322 00be 1A61     		str	r2, [r3, #16]
 3323 00c0 06E0     		b	.L194
 3324              	.L193:
1628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 89


1631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM)
 3325              		.loc 1 1631 57
 3326 00c2 454B     		ldr	r3, .L204
 3327 00c4 5B68     		ldr	r3, [r3, #4]
 3328              		.loc 1 1631 46
 3329 00c6 1B0E     		lsrs	r3, r3, #24
 3330 00c8 03F07F02 		and	r2, r3, #127
 3331              		.loc 1 1631 44
 3332 00cc 7B68     		ldr	r3, [r7, #4]
 3333 00ce 1A61     		str	r2, [r3, #16]
 3334              	.L194:
1632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)(READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM) >
1635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /*RCC_VER_X*/
1636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_BDCR_LSEEXT)
1639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if ((RCC->BDCR & (RCC_BDCR_LSEBYP | RCC_BDCR_LSEEXT)) == RCC_BDCR_LSEBYP)
1640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
1642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if ((RCC->BDCR & (RCC_BDCR_LSEBYP | RCC_BDCR_LSEEXT)) == (RCC_BDCR_LSEBYP | RCC_BDCR_LSEEXT)
1644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS_DIGITAL;
1646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3335              		.loc 1 1656 11
 3336 00d0 414B     		ldr	r3, .L204
 3337 00d2 1B6F     		ldr	r3, [r3, #112]
 3338              		.loc 1 1656 18
 3339 00d4 03F00403 		and	r3, r3, #4
 3340              		.loc 1 1656 6
 3341 00d8 042B     		cmp	r3, #4
 3342 00da 03D1     		bne	.L195
1657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 3343              		.loc 1 1658 33
 3344 00dc 7B68     		ldr	r3, [r7, #4]
 3345 00de 0522     		movs	r2, #5
 3346 00e0 9A60     		str	r2, [r3, #8]
 3347 00e2 0CE0     		b	.L196
 3348              	.L195:
1659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 3349              		.loc 1 1660 16
 3350 00e4 3C4B     		ldr	r3, .L204
 3351 00e6 1B6F     		ldr	r3, [r3, #112]
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 90


 3352              		.loc 1 1660 23
 3353 00e8 03F00103 		and	r3, r3, #1
 3354              		.loc 1 1660 11
 3355 00ec 012B     		cmp	r3, #1
 3356 00ee 03D1     		bne	.L197
1661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 3357              		.loc 1 1662 33
 3358 00f0 7B68     		ldr	r3, [r7, #4]
 3359 00f2 0122     		movs	r2, #1
 3360 00f4 9A60     		str	r2, [r3, #8]
 3361 00f6 02E0     		b	.L196
 3362              	.L197:
1663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 3363              		.loc 1 1666 33
 3364 00f8 7B68     		ldr	r3, [r7, #4]
 3365 00fa 0022     		movs	r2, #0
 3366 00fc 9A60     		str	r2, [r3, #8]
 3367              	.L196:
1667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif /* RCC_BDCR_LSEEXT */
1669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
 3368              		.loc 1 1671 11
 3369 00fe 364B     		ldr	r3, .L204
 3370 0100 5B6F     		ldr	r3, [r3, #116]
 3371              		.loc 1 1671 17
 3372 0102 03F00103 		and	r3, r3, #1
 3373              		.loc 1 1671 6
 3374 0106 012B     		cmp	r3, #1
 3375 0108 03D1     		bne	.L198
1672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3376              		.loc 1 1673 33
 3377 010a 7B68     		ldr	r3, [r7, #4]
 3378 010c 0122     		movs	r2, #1
 3379 010e 5A61     		str	r2, [r3, #20]
 3380 0110 02E0     		b	.L199
 3381              	.L198:
1674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 3382              		.loc 1 1677 33
 3383 0112 7B68     		ldr	r3, [r7, #4]
 3384 0114 0022     		movs	r2, #0
 3385 0116 5A61     		str	r2, [r3, #20]
 3386              	.L199:
1678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the HSI48 configuration ---------------------------------------------*/
1681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSI48ON) == RCC_CR_HSI48ON)
 3387              		.loc 1 1681 11
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 91


 3388 0118 2F4B     		ldr	r3, .L204
 3389 011a 1B68     		ldr	r3, [r3]
 3390              		.loc 1 1681 16
 3391 011c 03F48053 		and	r3, r3, #4096
 3392              		.loc 1 1681 6
 3393 0120 B3F5805F 		cmp	r3, #4096
 3394 0124 03D1     		bne	.L200
1682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;
 3395              		.loc 1 1683 35
 3396 0126 7B68     		ldr	r3, [r7, #4]
 3397 0128 0122     		movs	r2, #1
 3398 012a 9A61     		str	r2, [r3, #24]
 3399 012c 02E0     		b	.L201
 3400              	.L200:
1684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
 3401              		.loc 1 1687 35
 3402 012e 7B68     		ldr	r3, [r7, #4]
 3403 0130 0022     		movs	r2, #0
 3404 0132 9A61     		str	r2, [r3, #24]
 3405              	.L201:
1688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
 3406              		.loc 1 1691 11
 3407 0134 284B     		ldr	r3, .L204
 3408 0136 1B68     		ldr	r3, [r3]
 3409              		.loc 1 1691 16
 3410 0138 03F08073 		and	r3, r3, #16777216
 3411              		.loc 1 1691 6
 3412 013c B3F1807F 		cmp	r3, #16777216
 3413 0140 03D1     		bne	.L202
1692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 3414              		.loc 1 1693 37
 3415 0142 7B68     		ldr	r3, [r7, #4]
 3416 0144 0222     		movs	r2, #2
 3417 0146 5A62     		str	r2, [r3, #36]
 3418 0148 02E0     		b	.L203
 3419              	.L202:
1694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   else
1696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 3420              		.loc 1 1697 37
 3421 014a 7B68     		ldr	r3, [r7, #4]
 3422 014c 0122     		movs	r2, #1
 3423 014e 5A62     		str	r2, [r3, #36]
 3424              	.L203:
1698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 3425              		.loc 1 1699 52
 3426 0150 214B     		ldr	r3, .L204
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 92


 3427 0152 9B6A     		ldr	r3, [r3, #40]
 3428              		.loc 1 1699 38
 3429 0154 03F00302 		and	r2, r3, #3
 3430              		.loc 1 1699 36
 3431 0158 7B68     		ldr	r3, [r7, #4]
 3432 015a 9A62     		str	r2, [r3, #40]
1700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_
 3433              		.loc 1 1700 48
 3434 015c 1E4B     		ldr	r3, .L204
 3435 015e 9B6A     		ldr	r3, [r3, #40]
 3436              		.loc 1 1700 33
 3437 0160 1B09     		lsrs	r3, r3, #4
 3438 0162 03F03F02 		and	r2, r3, #63
 3439              		.loc 1 1700 31
 3440 0166 7B68     		ldr	r3, [r7, #4]
 3441 0168 DA62     		str	r2, [r3, #44]
1701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_N1) >> RCC_PLL1DIVR_N1_Pos
 3442              		.loc 1 1701 48
 3443 016a 1B4B     		ldr	r3, .L204
 3444 016c 1B6B     		ldr	r3, [r3, #48]
 3445              		.loc 1 1701 33
 3446 016e C3F30803 		ubfx	r3, r3, #0, #9
 3447              		.loc 1 1701 102
 3448 0172 5A1C     		adds	r2, r3, #1
 3449              		.loc 1 1701 31
 3450 0174 7B68     		ldr	r3, [r7, #4]
 3451 0176 1A63     		str	r2, [r3, #48]
1702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLR = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos
 3452              		.loc 1 1702 48
 3453 0178 174B     		ldr	r3, .L204
 3454 017a 1B6B     		ldr	r3, [r3, #48]
 3455              		.loc 1 1702 33
 3456 017c 1B0E     		lsrs	r3, r3, #24
 3457 017e 03F07F03 		and	r3, r3, #127
 3458              		.loc 1 1702 102
 3459 0182 5A1C     		adds	r2, r3, #1
 3460              		.loc 1 1702 31
 3461 0184 7B68     		ldr	r3, [r7, #4]
 3462 0186 DA63     		str	r2, [r3, #60]
1703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos
 3463              		.loc 1 1703 48
 3464 0188 134B     		ldr	r3, .L204
 3465 018a 1B6B     		ldr	r3, [r3, #48]
 3466              		.loc 1 1703 33
 3467 018c 5B0A     		lsrs	r3, r3, #9
 3468 018e 03F07F03 		and	r3, r3, #127
 3469              		.loc 1 1703 102
 3470 0192 5A1C     		adds	r2, r3, #1
 3471              		.loc 1 1703 31
 3472 0194 7B68     		ldr	r3, [r7, #4]
 3473 0196 5A63     		str	r2, [r3, #52]
1704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos
 3474              		.loc 1 1704 48
 3475 0198 0F4B     		ldr	r3, .L204
 3476 019a 1B6B     		ldr	r3, [r3, #48]
 3477              		.loc 1 1704 33
 3478 019c 1B0C     		lsrs	r3, r3, #16
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 93


 3479 019e 03F07F03 		and	r3, r3, #127
 3480              		.loc 1 1704 102
 3481 01a2 5A1C     		adds	r2, r3, #1
 3482              		.loc 1 1704 31
 3483 01a4 7B68     		ldr	r3, [r7, #4]
 3484 01a6 9A63     		str	r2, [r3, #56]
1705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLRGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL1RGE));
 3485              		.loc 1 1705 50
 3486 01a8 0B4B     		ldr	r3, .L204
 3487 01aa DB6A     		ldr	r3, [r3, #44]
 3488              		.loc 1 1705 35
 3489 01ac 03F00C02 		and	r2, r3, #12
 3490              		.loc 1 1705 33
 3491 01b0 7B68     		ldr	r3, [r7, #4]
 3492 01b2 1A64     		str	r2, [r3, #64]
1706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLVCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL1VCOSEL) >> RCC_PLLC
 3493              		.loc 1 1706 53
 3494 01b4 084B     		ldr	r3, .L204
 3495 01b6 DB6A     		ldr	r3, [r3, #44]
 3496              		.loc 1 1706 38
 3497 01b8 5B08     		lsrs	r3, r3, #1
 3498 01ba 03F00102 		and	r2, r3, #1
 3499              		.loc 1 1706 36
 3500 01be 7B68     		ldr	r3, [r7, #4]
 3501 01c0 5A64     		str	r2, [r3, #68]
1707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLFRACN = (uint32_t)(((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1
 3502              		.loc 1 1707 53
 3503 01c2 054B     		ldr	r3, .L204
 3504 01c4 5B6B     		ldr	r3, [r3, #52]
 3505              		.loc 1 1707 37
 3506 01c6 DB08     		lsrs	r3, r3, #3
 3507 01c8 C3F30C02 		ubfx	r2, r3, #0, #13
 3508              		.loc 1 1707 35
 3509 01cc 7B68     		ldr	r3, [r7, #4]
 3510 01ce 9A64     		str	r2, [r3, #72]
1708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3511              		.loc 1 1708 1
 3512 01d0 00BF     		nop
 3513 01d2 0837     		adds	r7, r7, #8
 3514              	.LCFI46:
 3515              		.cfi_def_cfa_offset 8
 3516 01d4 BD46     		mov	sp, r7
 3517              	.LCFI47:
 3518              		.cfi_def_cfa_register 13
 3519              		@ sp needed
 3520 01d6 80BD     		pop	{r7, pc}
 3521              	.L205:
 3522              		.align	2
 3523              	.L204:
 3524 01d8 00440258 		.word	1476543488
 3525              		.cfi_endproc
 3526              	.LFE154:
 3528              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 3529              		.align	1
 3530              		.global	HAL_RCC_GetClockConfig
 3531              		.syntax unified
 3532              		.thumb
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 94


 3533              		.thumb_func
 3535              	HAL_RCC_GetClockConfig:
 3536              	.LFB155:
1709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * RCC configuration registers.
1713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct: pointer to an RCC_ClkInitTypeDef structure that
1714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * will be configured.
1715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @param  pFLatency: Pointer on the Flash Latency.
1716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3537              		.loc 1 1719 1
 3538              		.cfi_startproc
 3539              		@ args = 0, pretend = 0, frame = 8
 3540              		@ frame_needed = 1, uses_anonymous_args = 0
 3541              		@ link register save eliminated.
 3542 0000 80B4     		push	{r7}
 3543              	.LCFI48:
 3544              		.cfi_def_cfa_offset 4
 3545              		.cfi_offset 7, -4
 3546 0002 83B0     		sub	sp, sp, #12
 3547              	.LCFI49:
 3548              		.cfi_def_cfa_offset 16
 3549 0004 00AF     		add	r7, sp, #0
 3550              	.LCFI50:
 3551              		.cfi_def_cfa_register 7
 3552 0006 7860     		str	r0, [r7, #4]
 3553 0008 3960     		str	r1, [r7]
1720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 
 3554              		.loc 1 1721 32
 3555 000a 7B68     		ldr	r3, [r7, #4]
 3556 000c 3F22     		movs	r2, #63
 3557 000e 1A60     		str	r2, [r3]
1722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****                                  RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;
1723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 3558              		.loc 1 1725 51
 3559 0010 1A4B     		ldr	r3, .L207
 3560 0012 1B69     		ldr	r3, [r3, #16]
 3561              		.loc 1 1725 37
 3562 0014 03F00702 		and	r2, r3, #7
 3563              		.loc 1 1725 35
 3564 0018 7B68     		ldr	r3, [r7, #4]
 3565 001a 5A60     		str	r2, [r3, #4]
1726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #if defined(RCC_D1CFGR_D1CPRE)
1728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the SYSCLK configuration ----------------------------------------------*/
1729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 3566              		.loc 1 1729 52
 3567 001c 174B     		ldr	r3, .L207
 3568 001e 9B69     		ldr	r3, [r3, #24]
 3569              		.loc 1 1729 38
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 95


 3570 0020 03F47062 		and	r2, r3, #3840
 3571              		.loc 1 1729 36
 3572 0024 7B68     		ldr	r3, [r7, #4]
 3573 0026 9A60     		str	r2, [r3, #8]
1730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the D1HCLK configuration ----------------------------------------------*/
1732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 3574              		.loc 1 1732 52
 3575 0028 144B     		ldr	r3, .L207
 3576 002a 9B69     		ldr	r3, [r3, #24]
 3577              		.loc 1 1732 38
 3578 002c 03F00F02 		and	r2, r3, #15
 3579              		.loc 1 1732 36
 3580 0030 7B68     		ldr	r3, [r7, #4]
 3581 0032 DA60     		str	r2, [r3, #12]
1733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB3 configuration ----------------------------------------------*/
1735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 3582              		.loc 1 1735 53
 3583 0034 114B     		ldr	r3, .L207
 3584 0036 9B69     		ldr	r3, [r3, #24]
 3585              		.loc 1 1735 39
 3586 0038 03F07002 		and	r2, r3, #112
 3587              		.loc 1 1735 37
 3588 003c 7B68     		ldr	r3, [r7, #4]
 3589 003e 1A61     		str	r2, [r3, #16]
1736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 3590              		.loc 1 1738 53
 3591 0040 0E4B     		ldr	r3, .L207
 3592 0042 DB69     		ldr	r3, [r3, #28]
 3593              		.loc 1 1738 39
 3594 0044 03F07002 		and	r2, r3, #112
 3595              		.loc 1 1738 37
 3596 0048 7B68     		ldr	r3, [r7, #4]
 3597 004a 5A61     		str	r2, [r3, #20]
1739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 3598              		.loc 1 1741 53
 3599 004c 0B4B     		ldr	r3, .L207
 3600 004e DB69     		ldr	r3, [r3, #28]
 3601              		.loc 1 1741 39
 3602 0050 03F4E062 		and	r2, r3, #1792
 3603              		.loc 1 1741 37
 3604 0054 7B68     		ldr	r3, [r7, #4]
 3605 0056 9A61     		str	r2, [r3, #24]
1742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB4 configuration ----------------------------------------------*/
1744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 3606              		.loc 1 1744 53
 3607 0058 084B     		ldr	r3, .L207
 3608 005a 1B6A     		ldr	r3, [r3, #32]
 3609              		.loc 1 1744 39
 3610 005c 03F07002 		and	r2, r3, #112
 3611              		.loc 1 1744 37
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 96


 3612 0060 7B68     		ldr	r3, [r7, #4]
 3613 0062 DA61     		str	r2, [r3, #28]
1745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #else
1746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the SYSCLK configuration ----------------------------------------------*/
1747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
1748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the D1HCLK configuration ----------------------------------------------*/
1750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
1751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB3 configuration ----------------------------------------------*/
1753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
1754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
1757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
1760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the APB4 configuration ----------------------------------------------*/
1762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
1763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** #endif
1764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 3614              		.loc 1 1766 32
 3615 0064 064B     		ldr	r3, .L207+4
 3616 0066 1B68     		ldr	r3, [r3]
 3617              		.loc 1 1766 16
 3618 0068 03F00F02 		and	r2, r3, #15
 3619              		.loc 1 1766 14
 3620 006c 3B68     		ldr	r3, [r7]
 3621 006e 1A60     		str	r2, [r3]
1767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3622              		.loc 1 1767 1
 3623 0070 00BF     		nop
 3624 0072 0C37     		adds	r7, r7, #12
 3625              	.LCFI51:
 3626              		.cfi_def_cfa_offset 4
 3627 0074 BD46     		mov	sp, r7
 3628              	.LCFI52:
 3629              		.cfi_def_cfa_register 13
 3630              		@ sp needed
 3631 0076 5DF8047B 		ldr	r7, [sp], #4
 3632              	.LCFI53:
 3633              		.cfi_restore 7
 3634              		.cfi_def_cfa_offset 0
 3635 007a 7047     		bx	lr
 3636              	.L208:
 3637              		.align	2
 3638              	.L207:
 3639 007c 00440258 		.word	1476543488
 3640 0080 00200052 		.word	1375739904
 3641              		.cfi_endproc
 3642              	.LFE155:
 3644              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3645              		.align	1
 3646              		.global	HAL_RCC_NMI_IRQHandler
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 97


 3647              		.syntax unified
 3648              		.thumb
 3649              		.thumb_func
 3651              	HAL_RCC_NMI_IRQHandler:
 3652              	.LFB156:
1768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval None
1773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3653              		.loc 1 1775 1
 3654              		.cfi_startproc
 3655              		@ args = 0, pretend = 0, frame = 0
 3656              		@ frame_needed = 1, uses_anonymous_args = 0
 3657 0000 80B5     		push	{r7, lr}
 3658              	.LCFI54:
 3659              		.cfi_def_cfa_offset 8
 3660              		.cfi_offset 7, -8
 3661              		.cfi_offset 14, -4
 3662 0002 00AF     		add	r7, sp, #0
 3663              	.LCFI55:
 3664              		.cfi_def_cfa_register 7
1776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 3665              		.loc 1 1777 7
 3666 0004 074B     		ldr	r3, .L212
 3667 0006 5B6E     		ldr	r3, [r3, #100]
 3668 0008 03F48063 		and	r3, r3, #1024
 3669              		.loc 1 1777 6
 3670 000c B3F5806F 		cmp	r3, #1024
 3671 0010 05D1     		bne	.L211
1778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   {
1779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 3672              		.loc 1 1780 5
 3673 0012 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 3674              		.loc 1 1783 5
 3675 0016 034B     		ldr	r3, .L212
 3676 0018 4FF48062 		mov	r2, #1024
 3677 001c 9A66     		str	r2, [r3, #104]
 3678              	.L211:
1784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   }
1785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3679              		.loc 1 1785 1
 3680 001e 00BF     		nop
 3681 0020 80BD     		pop	{r7, pc}
 3682              	.L213:
 3683 0022 00BF     		.align	2
 3684              	.L212:
 3685 0024 00440258 		.word	1476543488
 3686              		.cfi_endproc
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 98


 3687              	.LFE156:
 3689              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 3690              		.align	1
 3691              		.weak	HAL_RCC_CSSCallback
 3692              		.syntax unified
 3693              		.thumb
 3694              		.thumb_func
 3696              	HAL_RCC_CSSCallback:
 3697              	.LFB157:
1786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** 
1787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** /**
1788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   * @retval none
1790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   */
1791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** {
 3698              		.loc 1 1792 1
 3699              		.cfi_startproc
 3700              		@ args = 0, pretend = 0, frame = 0
 3701              		@ frame_needed = 1, uses_anonymous_args = 0
 3702              		@ link register save eliminated.
 3703 0000 80B4     		push	{r7}
 3704              	.LCFI56:
 3705              		.cfi_def_cfa_offset 4
 3706              		.cfi_offset 7, -4
 3707 0002 00AF     		add	r7, sp, #0
 3708              	.LCFI57:
 3709              		.cfi_def_cfa_register 7
1793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c ****    */
1796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc.c **** }
 3710              		.loc 1 1796 1
 3711 0004 00BF     		nop
 3712 0006 BD46     		mov	sp, r7
 3713              	.LCFI58:
 3714              		.cfi_def_cfa_register 13
 3715              		@ sp needed
 3716 0008 5DF8047B 		ldr	r7, [sp], #4
 3717              	.LCFI59:
 3718              		.cfi_restore 7
 3719              		.cfi_def_cfa_offset 0
 3720 000c 7047     		bx	lr
 3721              		.cfi_endproc
 3722              	.LFE157:
 3724              		.text
 3725              	.Letext0:
 3726              		.file 2 "/Users/zhy/Tools/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/include/machine/_defaul
 3727              		.file 3 "/Users/zhy/Tools/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/include/sys/_stdint.h"
 3728              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 3729              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 3730              		.file 6 "/Users/zhy/Tools/xpack-arm-none-eabi-gcc-14.2.1-1.1/arm-none-eabi/include/math.h"
 3731              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 3732              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 3733              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 3734              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 99


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_rcc.c
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:20     .text.HAL_RCC_DeInit:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:26     .text.HAL_RCC_DeInit:00000000 HAL_RCC_DeInit
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:394    .text.HAL_RCC_DeInit:0000022c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:408    .text.HAL_RCC_OscConfig:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:414    .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:828    .text.HAL_RCC_OscConfig:00000288 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:831    .text.HAL_RCC_OscConfig:0000028c $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:1222   .text.HAL_RCC_OscConfig:000004f8 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:1225   .text.HAL_RCC_OscConfig:000004fc $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:1585   .text.HAL_RCC_OscConfig:0000076c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:1591   .text.HAL_RCC_OscConfig:0000077c $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:1801   .text.HAL_RCC_OscConfig:000008ac $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:1807   .text.HAL_RCC_ClockConfig:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:1813   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2193   .text.HAL_RCC_ClockConfig:00000240 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2197   .text.HAL_RCC_ClockConfig:00000248 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2618   .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2372   .text.HAL_RCC_ClockConfig:00000358 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2381   .text.HAL_RCC_MCOConfig:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2387   .text.HAL_RCC_MCOConfig:00000000 HAL_RCC_MCOConfig
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2515   .text.HAL_RCC_MCOConfig:000000c8 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2522   .text.HAL_RCC_EnableCSS:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2528   .text.HAL_RCC_EnableCSS:00000000 HAL_RCC_EnableCSS
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2562   .text.HAL_RCC_EnableCSS:0000001c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2567   .text.HAL_RCC_DisableCSS:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2573   .text.HAL_RCC_DisableCSS:00000000 HAL_RCC_DisableCSS
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2607   .text.HAL_RCC_DisableCSS:0000001c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2612   .text.HAL_RCC_GetSysClockFreq:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2647   .text.HAL_RCC_GetSysClockFreq:0000001c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2672   .text.HAL_RCC_GetSysClockFreq:00000080 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:2988   .text.HAL_RCC_GetSysClockFreq:000002d4 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3000   .text.HAL_RCC_GetHCLKFreq:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3006   .text.HAL_RCC_GetHCLKFreq:00000000 HAL_RCC_GetHCLKFreq
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3076   .text.HAL_RCC_GetHCLKFreq:00000050 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3084   .text.HAL_RCC_GetPCLK1Freq:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3090   .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3126   .text.HAL_RCC_GetPCLK1Freq:00000024 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3132   .text.HAL_RCC_GetPCLK2Freq:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3138   .text.HAL_RCC_GetPCLK2Freq:00000000 HAL_RCC_GetPCLK2Freq
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3174   .text.HAL_RCC_GetPCLK2Freq:00000024 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3180   .text.HAL_RCC_GetOscConfig:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3186   .text.HAL_RCC_GetOscConfig:00000000 HAL_RCC_GetOscConfig
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3524   .text.HAL_RCC_GetOscConfig:000001d8 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3529   .text.HAL_RCC_GetClockConfig:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3535   .text.HAL_RCC_GetClockConfig:00000000 HAL_RCC_GetClockConfig
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3639   .text.HAL_RCC_GetClockConfig:0000007c $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3645   .text.HAL_RCC_NMI_IRQHandler:00000000 $t
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3651   .text.HAL_RCC_NMI_IRQHandler:00000000 HAL_RCC_NMI_IRQHandler
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3696   .text.HAL_RCC_CSSCallback:00000000 HAL_RCC_CSSCallback
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3685   .text.HAL_RCC_NMI_IRQHandler:00000024 $d
/var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s:3690   .text.HAL_RCC_CSSCallback:00000000 $t

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
ARM GAS  /var/folders/g1/j12m_ky910s3_sv7d4yrsdn00000gn/T//cciGwhhq.s 			page 100


SystemCoreClock
SystemD2Clock
uwTickPrio
HAL_GetREVID
D1CorePrescTable
HAL_GPIO_Init
