============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Thu May 16 21:00:10 2024

   Run on =     LMZS
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 286 feed throughs used by 143 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  7.057214s wall, 3.687500s user + 0.125000s system = 3.812500s CPU (54.0%)

RUN-1004 : used memory is 738 MB, reserved memory is 723 MB, peak memory is 788 MB
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(86)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(103)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(103)
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(794)
HDL-5007 WARNING: 'isp_out' is not declared in ../rtl/CortexM0_SoC.v(799)
HDL-5007 WARNING: 'isp_out' is not declared in ../rtl/CortexM0_SoC.v(802)
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(794)
HDL-5007 WARNING: 'isp_out' is not declared in ../rtl/CortexM0_SoC.v(799)
HDL-5007 WARNING: 'isp_out' is not declared in ../rtl/CortexM0_SoC.v(802)
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(103)
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(794)
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(794)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : stop_run phy_1.
RUN-1001 : reset_run phy_1 -step opt_place.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/syn_1/m0soc_gate.db" in  1.543145s wall, 0.515625s user + 0.078125s system = 0.593750s CPU (38.5%)

RUN-1004 : used memory is 497 MB, reserved memory is 468 MB, peak memory is 788 MB
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(794)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(86)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(103)
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(794)
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(794)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net sdram_top_inst/sdram_ctrl_inst/sys_rst_n_syn_2 will be merged with clock sdram_top_inst/sdram_ctrl_inst/sys_rst_n
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 267 feed throughs used by 145 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.397498s wall, 1.187500s user + 0.078125s system = 1.265625s CPU (28.8%)

RUN-1004 : used memory is 810 MB, reserved memory is 791 MB, peak memory is 864 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.060035s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (0.9%)

RUN-1004 : used memory is 883 MB, reserved memory is 839 MB, peak memory is 901 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.278696s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (1.9%)

RUN-1004 : used memory is 883 MB, reserved memory is 839 MB, peak memory is 901 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.033551s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (1.1%)

RUN-1004 : used memory is 885 MB, reserved memory is 839 MB, peak memory is 903 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.251689s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.2%)

RUN-1004 : used memory is 885 MB, reserved memory is 839 MB, peak memory is 903 MB
GUI-1001 : Downloading succeeded!
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(794)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(103)
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(794)
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(794)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(105)
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(796)
HDL-5007 WARNING: 'clk_25m' is not declared in ../rtl/CortexM0_SoC.v(796)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(105)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : stop_run syn_1.
RUN-1001 : reset_run syn_1 -step opt_rtl.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(105)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 308 feed throughs used by 155 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.722306s wall, 2.718750s user + 0.125000s system = 2.843750s CPU (60.2%)

RUN-1004 : used memory is 920 MB, reserved memory is 880 MB, peak memory is 926 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.363355s wall, 0.062500s user + 0.156250s system = 0.218750s CPU (3.0%)

RUN-1004 : used memory is 947 MB, reserved memory is 907 MB, peak memory is 965 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.582068s wall, 0.140625s user + 0.156250s system = 0.296875s CPU (3.9%)

RUN-1004 : used memory is 947 MB, reserved memory is 907 MB, peak memory is 965 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(105)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 264 feed throughs used by 146 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.692783s wall, 3.000000s user + 0.187500s system = 3.187500s CPU (67.9%)

RUN-1004 : used memory is 932 MB, reserved memory is 895 MB, peak memory is 965 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.055301s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (1.1%)

RUN-1004 : used memory is 959 MB, reserved memory is 922 MB, peak memory is 978 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.270490s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.4%)

RUN-1004 : used memory is 959 MB, reserved memory is 922 MB, peak memory is 978 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(105)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 264 feed throughs used by 146 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.657554s wall, 2.296875s user + 0.093750s system = 2.390625s CPU (51.3%)

RUN-1004 : used memory is 959 MB, reserved memory is 923 MB, peak memory is 978 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.470344s wall, 0.062500s user + 0.140625s system = 0.203125s CPU (2.7%)

RUN-1004 : used memory is 987 MB, reserved memory is 950 MB, peak memory is 1006 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.693732s wall, 0.125000s user + 0.171875s system = 0.296875s CPU (3.9%)

RUN-1004 : used memory is 987 MB, reserved memory is 950 MB, peak memory is 1006 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.236461s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (1.3%)

RUN-1004 : used memory is 948 MB, reserved memory is 951 MB, peak memory is 1006 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.458412s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (1.7%)

RUN-1004 : used memory is 948 MB, reserved memory is 951 MB, peak memory is 1006 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(105)
Oops! 'Signal Segmentation Violation' raised. The backtrace:
[bt] (4)_chkstk
[bt] (5)RtlFindCharInUnicodeString
[bt] (6)KiUserExceptionDispatcher
[bt] (7)QFileSystemWatcher::trUtf8
[bt] (8)QAbstractItemModelPrivate::rowsInserted
[bt] (9)QAbstractItemModel::endInsertRows
[bt] (10)QTreeWidgetItem::insertChild
[bt] (11)QTreeWidgetItem::addChild
[bt] (16)QMetaObject::activate
[bt] (20)QMetaObject::activate
[bt] (23)QMetaObject::activate
[bt] (26)QMetaObject::activate
[bt] (27)QTimer::timerEvent
[bt] (28)QObject::event
[bt] (29)QApplicationPrivate::notify_helper
[bt] (30)QApplication::notify
[bt] (31)QCoreApplication::notifyInternal2
[bt] (32)QEventDispatcherWin32Private::sendTimerEvent
[bt] (33)QEventDispatcherWin32::processEvents
[bt] (34)DispatchMessageW
[bt] (35)DispatchMessageW
[bt] (36)QEventDispatcherWin32::processEvents
[bt] (37)qt_plugin_query_metadata
[bt] (38)QEventLoop::exec
[bt] (39)QCoreApplication::exec
[bt] (43)BaseThreadInitThunk
[bt] (44)RtlUserThreadStart

