============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  04:29:33 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-84 ps) Path Delay Check
     Startpoint: (F) B[7]
       Endpoint: (R) S[22]

                   Capture    Launch  
      Path Delay:+    1100         -  
      Drv Adjust:+       0         0  
         Arrival:=    1100            
                                      
   Required Time:=    1100            
       Data Path:-    1184            
           Slack:=     -84            

Exceptions/Constraints:
  max_delay             1100            constraints.sdc_line_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  B[7]                          -       -     F     (arrival)                      1 33.2  1000     0       0    (-,-) 
  g2845/Y                       -       A->Y  R     sky130_fd_sc_hd__inv_16        1 10.7   127   233     233    (-,-) 
  g4938/Y                       -       A->Y  F     sky130_fd_sc_hd__inv_4         2 14.3    41    54     288    (-,-) 
  g5208/Y                       -       A->Y  R     sky130_fd_sc_hd__clkinv_1      1  5.9    41    52     340    (-,-) 
  g5207/Y                       -       A->Y  F     sky130_fd_sc_hd__nor2_2        2 11.5    37    48     388    (-,-) 
  g488/Y                        -       A->Y  R     sky130_fd_sc_hd__nor2_4        1  5.9    71    97     485    (-,-) 
  g486/Y                        -       B->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    44    65     549    (-,-) 
  g5118/Y                       -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    58     607    (-,-) 
  g5117/Y                       -       A->Y  F     sky130_fd_sc_hd__nand2_2       1 10.8    56    62     669    (-,-) 
  g5116/Y                       -       A->Y  R     sky130_fd_sc_hd__clkinv_4      2 20.5    48    65     735    (-,-) 
  g33/Y                         -       B->Y  F     sky130_fd_sc_hd__nand2_4       8 28.9    71    80     814    (-,-) 
  addinc_add_7_30_g1912__2802/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1       2  6.8    79    90     904    (-,-) 
  g3041/X                       -       A->X  R     sky130_fd_sc_hd__buf_4         1 10.1    43   121    1025    (-,-) 
  g3526/Y                       -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 17.7    48    56    1082    (-,-) 
  g3525/Y                       -       A->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   108   102    1184    (-,-) 
  S[22]                         <<<     -     R     (port)                         -    -     -     0    1184    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

