$date
	Sat Nov 16 11:22:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Q2_LUT3_TB $end
$scope module UUT $end
$var wire 1 ! A0 $end
$var wire 1 " A1 $end
$var wire 1 # A2 $end
$var wire 1 $ A3 $end
$var wire 1 % or_0_out $end
$var wire 1 & nor_1_out $end
$var wire 1 ' nor_0_out $end
$var wire 1 ( and_1_out $end
$var wire 1 ) and_0_out $end
$var wire 1 * OUT $end
$scope module AND_0_INST $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ) OUT $end
$scope module AND_0_INST $end
$var wire 1 " I0 $end
$var wire 1 # I1 $end
$var wire 1 $ I2 $end
$var parameter 8 + INIT $end
$var reg 1 ) O $end
$var reg 1 , tmp $end
$scope function lut3_mux4 $end
$var reg 4 - d [3:0] $end
$var reg 2 . s [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_1_INST $end
$var wire 1 ! A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ( OUT $end
$scope module AND_0_INST $end
$var wire 1 ! I0 $end
$var wire 1 # I1 $end
$var wire 1 $ I2 $end
$var parameter 8 / INIT $end
$var reg 1 ( O $end
$var reg 1 0 tmp $end
$scope function lut3_mux4 $end
$var reg 4 1 d [3:0] $end
$var reg 2 2 s [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR_0_INST $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ' OUT $end
$scope module OR_0_INST $end
$var wire 1 " I0 $end
$var wire 1 # I1 $end
$var wire 1 $ I2 $end
$var parameter 8 3 INIT $end
$var reg 1 ' O $end
$var reg 1 4 tmp $end
$scope function lut3_mux4 $end
$var reg 4 5 d [3:0] $end
$var reg 2 6 s [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR_1_INST $end
$var wire 1 ! A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 & OUT $end
$scope module OR_0_INST $end
$var wire 1 ! I0 $end
$var wire 1 # I1 $end
$var wire 1 $ I2 $end
$var parameter 8 7 INIT $end
$var reg 1 & O $end
$var reg 1 8 tmp $end
$scope function lut3_mux4 $end
$var reg 4 9 d [3:0] $end
$var reg 2 : s [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_0_INST $end
$var wire 1 ' A $end
$var wire 1 ) B $end
$var wire 1 & C $end
$var wire 1 % OUT $end
$scope module OR_0_INST $end
$var wire 1 ' I0 $end
$var wire 1 ) I1 $end
$var wire 1 & I2 $end
$var parameter 8 ; INIT $end
$var reg 1 % O $end
$var reg 1 < tmp $end
$scope function lut3_mux4 $end
$var reg 4 = d [3:0] $end
$var reg 2 > s [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_1_INST $end
$var wire 1 % A $end
$var wire 1 ( B $end
$var wire 1 ? C $end
$var wire 1 * OUT $end
$scope module OR_0_INST $end
$var wire 1 % I0 $end
$var wire 1 ( I1 $end
$var wire 1 ? I2 $end
$var parameter 8 @ INIT $end
$var reg 1 * O $end
$var reg 1 A tmp $end
$scope function lut3_mux4 $end
$var reg 4 B d [3:0] $end
$var reg 2 C s [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11111110 @
b11111110 ;
b1 7
b1 3
b10000000 /
b10000000 +
$end
#0
$dumpvars
b0 C
b1x B
1A
0?
bx >
bx =
0<
bx :
bx 9
08
bx 6
bx 5
04
bx 2
bx 1
00
bx .
bx -
0,
1*
0)
0(
1'
1&
1%
0$
0#
0"
0!
$end
#10000
0*
0A
0%
0'
14
1,
0&
18
10
1$
#20000
0$
1#
#30000
04
0,
08
00
1$
#40000
1*
1A
1%
1<
1&
1,
14
0$
0#
1"
#50000
0*
0A
0%
0<
04
0,
0&
18
10
1$
#60000
0$
1#
#70000
1*
1A
1%
1<
14
1)
1,
08
00
1$
#80000
0)
0,
1'
04
10
18
0$
0#
0"
1!
#90000
0*
0A
0%
0<
0'
14
1,
08
00
1$
#100000
0$
1#
#110000
1*
1A
04
0,
18
1(
10
1$
#120000
0*
0A
0(
1,
14
0$
0#
1"
#130000
04
0,
08
00
1$
#140000
0$
1#
#150000
1%
1<
1*
0A
14
1)
1,
18
1(
10
1$
