<stg><name>dut_perform_conv</name>


<trans_list>

<trans id="698" from="1" to="2">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="2" to="3">
<condition id="307">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="2" to="2">
<condition id="309">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="3" to="4">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="4" to="5">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="5" to="6">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="6" to="7">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="7" to="8">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="8" to="9">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="9" to="10">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="10" to="11">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="11" to="12">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="12" to="13">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="13" to="17">
<condition id="363">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="13" to="14">
<condition id="367">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="14" to="15">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="15" to="16">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="16" to="3">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="17" to="18">
<condition id="338">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="18" to="19">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="19" to="17">
<condition id="343">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="19" to="20">
<condition id="345">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="20" to="21">
<condition id="346">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="20" to="19">
<condition id="352">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="21" to="22">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="22" to="20">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i10 [ 0, %0 ], [ %i_V, %2 ]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond1 = icmp eq i10 %t_V, -224

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_V = add i10 %t_V, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader1169, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_2 = zext i10 %t_V to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_V_addr = getelementptr [800 x i32]* %output_V, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:2  store i32 0, i32* %output_V_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader1169:0  %indvar_flatten3 = phi i10 [ %indvar_flatten_next4, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1169:1  %t_V_1 = phi i6 [ %t_V_1_mid2, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1169:2  %indvar_flatten4 = phi i6 [ %indvar_flatten_next3, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader1169:3  %t_V_3 = phi i1 [ %t_V_3_mid2, %.preheader1172 ], [ false, %1 ]

]]></node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1169:4  %indvar_flatten = phi i6 [ %indvar_flatten_next, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader1169:6  %t_V_7 = phi i3 [ %y_V_1, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="6" op_0_bw="1">
<![CDATA[
.preheader1169:9  %t_V_3_cast = zext i1 %t_V_3 to i6

]]></node>
<StgValue><ssdm name="t_V_3_cast"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1169:10  %tmp_6 = add i6 %t_V_1, %t_V_3_cast

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="5" op_0_bw="6">
<![CDATA[
.preheader1169:12  %tmp_39 = trunc i6 %tmp_6 to i5

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1169:37  %n_V = add i6 1, %t_V_1

]]></node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1169:38  %exitcond_flatten4 = icmp eq i10 %indvar_flatten3, -224

]]></node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1169:39  %indvar_flatten_next4 = add i10 1, %indvar_flatten3

]]></node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:2  %exitcond_flatten = icmp eq i6 %indvar_flatten4, 25

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:3  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:4  %t_V_3_mid = and i1 %t_V_3, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="t_V_3_mid"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:8  %not_exitcond_flatten1 = xor i1 %exitcond_flatten, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:9  %p_3_cast_mid = and i1 %t_V_3, %not_exitcond_flatten1

]]></node>
<StgValue><ssdm name="p_3_cast_mid"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:42  %exitcond4 = icmp eq i3 %t_V_7, -3

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:43  %exitcond7_mid = and i1 %exitcond4, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond7_mid"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:44  %exitcond_flatten2 = icmp eq i6 %indvar_flatten, 25

]]></node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:45  %exitcond_flatten_mid = and i1 %exitcond_flatten2, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1172:46  %t_V_1_mid2 = select i1 %exitcond_flatten, i6 %n_V, i6 %t_V_1

]]></node>
<StgValue><ssdm name="t_V_1_mid2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:47  %t_V_3_not = xor i1 %t_V_3, true

]]></node>
<StgValue><ssdm name="t_V_3_not"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:48  %m_V = or i1 %exitcond_flatten, %t_V_3_not

]]></node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:50  %tmp_42 = or i1 %exitcond_flatten_mid, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="6" op_0_bw="1">
<![CDATA[
.preheader1172:52  %t_V_3_cast_mid1 = zext i1 %m_V to i6

]]></node>
<StgValue><ssdm name="t_V_3_cast_mid1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader1172:53  %p_3_cast_mid2 = select i1 %exitcond_flatten_mid, i1 %m_V, i1 %p_3_cast_mid

]]></node>
<StgValue><ssdm name="p_3_cast_mid2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="3" op_0_bw="1">
<![CDATA[
.preheader1172:54  %p_3_cast_mid2_cast = zext i1 %p_3_cast_mid2 to i3

]]></node>
<StgValue><ssdm name="p_3_cast_mid2_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:55  %tmp_6_mid1 = add i6 %t_V_1_mid2, %t_V_3_cast_mid1

]]></node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="5" op_0_bw="6">
<![CDATA[
.preheader1172:57  %tmp_43 = trunc i6 %tmp_6_mid1 to i5

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:212  %exitcond_flatten_not = xor i1 %exitcond_flatten2, true

]]></node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:213  %not_exitcond_flatten_mid = or i1 %exitcond_flatten, %exitcond_flatten_not

]]></node>
<StgValue><ssdm name="not_exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:214  %exitcond7_mid2 = and i1 %exitcond7_mid, %not_exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="exitcond7_mid2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader1172:215  %t_V_3_mid2 = select i1 %exitcond_flatten_mid, i1 %m_V, i1 %t_V_3_mid

]]></node>
<StgValue><ssdm name="t_V_3_mid2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:218  %tmp_49 = or i1 %exitcond7_mid2, %exitcond_flatten_mid

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1172:219  %tmp_50 = or i1 %tmp_49, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:220  %t_V_7_mid2 = select i1 %tmp_50, i3 0, i3 %t_V_7

]]></node>
<StgValue><ssdm name="t_V_7_mid2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:239  %tmp2 = add i3 %p_3_cast_mid2_cast, %t_V_7_mid2

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="508" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:439  %indvar_flatten_op = add i6 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1172:440  %indvar_flatten_next = select i1 %tmp_42, i6 1, i6 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="510" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:441  %indvar_flatten67_op = add i6 %indvar_flatten4, 1

]]></node>
<StgValue><ssdm name="indvar_flatten67_op"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1172:442  %indvar_flatten_next3 = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten67_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader1169:5  %t_V_5 = phi i3 [ %t_V_5_cast3_mid2, %.preheader1172 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="9" op_0_bw="6">
<![CDATA[
.preheader1169:11  %tmp_6_cast2 = zext i6 %tmp_6 to i9

]]></node>
<StgValue><ssdm name="tmp_6_cast2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader1169:13  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_39, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="9" op_0_bw="8">
<![CDATA[
.preheader1169:14  %p_shl_cast = zext i8 %p_shl to i9

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1169:15  %tmp_7 = add i9 %p_shl_cast, %tmp_6_cast2

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1169:16  %newIndex1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %tmp_7, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1169:17  %w_index_V_0_1 = add i9 3, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_0_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1169:18  %newIndex3 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="9" op_0_bw="6">
<![CDATA[
.preheader1172:10  %tmp_6_cast2_mid = zext i6 %n_V to i9

]]></node>
<StgValue><ssdm name="tmp_6_cast2_mid"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="5" op_0_bw="6">
<![CDATA[
.preheader1172:11  %tmp_41 = trunc i6 %n_V to i5

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader1172:12  %p_shl_mid = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_41, i3 0)

]]></node>
<StgValue><ssdm name="p_shl_mid"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="9" op_0_bw="8">
<![CDATA[
.preheader1172:13  %p_shl_cast_mid = zext i8 %p_shl_mid to i9

]]></node>
<StgValue><ssdm name="p_shl_cast_mid"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:14  %tmp_7_mid = add i9 %p_shl_cast_mid, %tmp_6_cast2_mid

]]></node>
<StgValue><ssdm name="tmp_7_mid"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:15  %newIndex1_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %tmp_7_mid, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex1_mid"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:16  %w_index_V_0_1_mid = add i9 %tmp_7_mid, 3

]]></node>
<StgValue><ssdm name="w_index_V_0_1_mid"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:17  %newIndex3_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_1_mid, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex3_mid"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:32  %p_cast1_mid2224_v_v = select i1 %exitcond_flatten, i7 %newIndex1_mid, i7 %newIndex1

]]></node>
<StgValue><ssdm name="p_cast1_mid2224_v_v"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:33  %p_cast5_mid2240_v_v = select i1 %exitcond_flatten, i7 %newIndex3_mid, i7 %newIndex3

]]></node>
<StgValue><ssdm name="p_cast5_mid2240_v_v"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:51  %t_V_5_mid = select i1 %tmp_42, i3 0, i3 %t_V_5

]]></node>
<StgValue><ssdm name="t_V_5_mid"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="9" op_0_bw="6">
<![CDATA[
.preheader1172:56  %tmp_6_cast2_mid1 = zext i6 %tmp_6_mid1 to i9

]]></node>
<StgValue><ssdm name="tmp_6_cast2_mid1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader1172:58  %p_shl_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_43, i3 0)

]]></node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="9" op_0_bw="8">
<![CDATA[
.preheader1172:59  %p_shl_cast_mid1 = zext i8 %p_shl_mid1 to i9

]]></node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:60  %tmp_7_mid1 = add i9 %p_shl_cast_mid1, %tmp_6_cast2_mid1

]]></node>
<StgValue><ssdm name="tmp_7_mid1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="2" op_0_bw="9">
<![CDATA[
.preheader1172:61  %tmp_44 = trunc i9 %tmp_7_mid1 to i2

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="2" op_0_bw="9">
<![CDATA[
.preheader1172:62  %tmp_45 = trunc i9 %tmp_7_mid to i2

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="2" op_0_bw="9">
<![CDATA[
.preheader1172:63  %tmp_46 = trunc i9 %tmp_7 to i2

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1172:64  %tmp_47 = select i1 %exitcond_flatten, i2 %tmp_45, i2 %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1172:65  %tmp_48 = select i1 %exitcond_flatten_mid, i2 %tmp_44, i2 %tmp_47

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:66  %newIndex1_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %tmp_7_mid1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex1_mid1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:67  %w_index_V_0_1_mid1 = add i9 %tmp_7_mid1, 3

]]></node>
<StgValue><ssdm name="w_index_V_0_1_mid1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:68  %newIndex3_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_1_mid1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex3_mid1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:83  %p_cast1_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex1_mid1, i7 %p_cast1_mid2224_v_v

]]></node>
<StgValue><ssdm name="p_cast1_mid2_v_v"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="7">
<![CDATA[
.preheader1172:84  %p_cast1_mid2_v = zext i7 %p_cast1_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="p_cast1_mid2_v"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:85  %w_conv1_0_addr = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast1_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:86  %w_conv1_0_load = load i30* %w_conv1_0_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:88  %w_conv1_1_addr = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast1_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_1_addr"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:89  %w_conv1_1_load = load i30* %w_conv1_1_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="13" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:91  %w_conv1_2_addr = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast1_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_2_addr"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:92  %w_conv1_2_load = load i29* %w_conv1_2_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:94  %w_conv1_3_addr = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast1_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_3_addr"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:95  %w_conv1_3_load = load i30* %w_conv1_3_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:97  %p_cast5_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex3_mid1, i7 %p_cast5_mid2240_v_v

]]></node>
<StgValue><ssdm name="p_cast5_mid2_v_v"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="64" op_0_bw="7">
<![CDATA[
.preheader1172:98  %p_cast5_mid2_v = zext i7 %p_cast5_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="p_cast5_mid2_v"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:99  %w_conv1_3_addr_1 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast5_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_3_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:100  %w_conv1_3_load_1 = load i30* %w_conv1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:102  %w_conv1_0_addr_1 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast5_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:103  %w_conv1_0_load_1 = load i30* %w_conv1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:105  %w_conv1_1_addr_1 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast5_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_1_addr_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:106  %w_conv1_1_load_1 = load i30* %w_conv1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="13" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:108  %w_conv1_2_addr_1 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast5_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_2_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:109  %w_conv1_2_load_1 = load i29* %w_conv1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:216  %x_V_2_dup = add i3 %t_V_5_mid, 1

]]></node>
<StgValue><ssdm name="x_V_2_dup"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:222  %t_V_5_cast3_mid2 = select i1 %exitcond7_mid2, i3 %x_V_2_dup, i3 %t_V_5_mid

]]></node>
<StgValue><ssdm name="t_V_5_cast3_mid2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="6" op_0_bw="3">
<![CDATA[
.preheader1172:223  %t_V_5_cast3_mid2_cast = zext i3 %t_V_5_cast3_mid2 to i6

]]></node>
<StgValue><ssdm name="t_V_5_cast3_mid2_cast"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="7" op_0_bw="3">
<![CDATA[
.preheader1172:224  %t_V_5_cast4_mid2_cast = zext i3 %t_V_5_cast3_mid2 to i7

]]></node>
<StgValue><ssdm name="t_V_5_cast4_mid2_cast"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="7" op_0_bw="3">
<![CDATA[
.preheader1172:240  %tmp2_cast1 = zext i3 %tmp2 to i7

]]></node>
<StgValue><ssdm name="tmp2_cast1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:241  %p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp2, i3 0)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="7" op_0_bw="6">
<![CDATA[
.preheader1172:242  %p_shl3_cast = zext i6 %p_shl3 to i7

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1172:243  %tmp1 = sub i7 %p_shl3_cast, %tmp2_cast1

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1172:244  %i_index_V = add i7 %tmp1, %t_V_5_cast4_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="2" op_0_bw="7">
<![CDATA[
.preheader1172:245  %tmp_51 = trunc i7 %i_index_V to i2

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:246  %tmp_s = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %i_index_V, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="30" op_0_bw="5">
<![CDATA[
.preheader1172:247  %tmp_16 = sext i5 %tmp_s to i30

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="64" op_0_bw="30">
<![CDATA[
.preheader1172:248  %newIndex9 = zext i30 %tmp_16 to i64

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:249  %input_0_V_addr = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:250  %input_0_V_load = load i32* %input_0_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:251  %input_1_V_addr = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="input_1_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:252  %input_1_V_load = load i32* %input_1_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:253  %input_2_V_addr = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="input_2_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:254  %input_2_V_load = load i32* %input_2_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:255  %input_3_V_addr = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="input_3_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:256  %input_3_V_load = load i32* %input_3_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="6" op_0_bw="7">
<![CDATA[
.preheader1172:262  %tmp_52 = trunc i7 %tmp1 to i6

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:263  %tmp1_0_1_cast = add i6 %tmp_52, 7

]]></node>
<StgValue><ssdm name="tmp1_0_1_cast"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:264  %i_index_V_0_1 = add i6 %tmp1_0_1_cast, %t_V_5_cast3_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_0_1"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="2" op_0_bw="6">
<![CDATA[
.preheader1172:265  %tmp_53 = trunc i6 %i_index_V_0_1 to i2

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:266  %newIndex13 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_0_1, i32 2, i32 5)

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="64" op_0_bw="4">
<![CDATA[
.preheader1172:267  %newIndex14 = zext i4 %newIndex13 to i64

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:268  %input_0_V_addr_1 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_0_V_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:269  %input_0_V_load_1 = load i32* %input_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:270  %input_1_V_addr_1 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_1_V_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:271  %input_1_V_load_1 = load i32* %input_1_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_1"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:272  %input_2_V_addr_1 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_2_V_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:273  %input_2_V_load_1 = load i32* %input_2_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:274  %input_3_V_addr_1 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="input_3_V_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:275  %input_3_V_load_1 = load i32* %input_3_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="161" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1169:19  %w_index_V_0_2 = add i9 6, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_0_2"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1169:20  %newIndex5 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_2, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1169:21  %w_index_V_1 = add i9 1, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_1"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1169:22  %newIndex2 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="417">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1169:34  %x_V_2 = add i3 1, %t_V_5

]]></node>
<StgValue><ssdm name="x_V_2"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_42" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1169:35  %tmp_15_2 = add i3 2, %t_V_5

]]></node>
<StgValue><ssdm name="tmp_15_2"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:18  %w_index_V_0_2_mid = add i9 %tmp_7_mid, 6

]]></node>
<StgValue><ssdm name="w_index_V_0_2_mid"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:19  %newIndex5_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_2_mid, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex5_mid"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:20  %w_index_V_1_mid = add i9 %tmp_7_mid, 1

]]></node>
<StgValue><ssdm name="w_index_V_1_mid"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:21  %newIndex11_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_mid, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex11_mid"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:34  %p_cast12_mid2256_v_v = select i1 %exitcond_flatten, i7 %newIndex5_mid, i7 %newIndex5

]]></node>
<StgValue><ssdm name="p_cast12_mid2256_v_v"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:35  %p_cast37_mid2272_v_v = select i1 %exitcond_flatten, i7 %newIndex11_mid, i7 %newIndex2

]]></node>
<StgValue><ssdm name="p_cast37_mid2272_v_v"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:69  %w_index_V_0_2_mid1 = add i9 %tmp_7_mid1, 6

]]></node>
<StgValue><ssdm name="w_index_V_0_2_mid1"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:70  %newIndex5_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_0_2_mid1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex5_mid1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:71  %w_index_V_1_mid1 = add i9 %tmp_7_mid1, 1

]]></node>
<StgValue><ssdm name="w_index_V_1_mid1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:72  %newIndex11_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_mid1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex11_mid1"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:86  %w_conv1_0_load = load i30* %w_conv1_0_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:87  %p_cast1_mid2 = sext i30 %w_conv1_0_load to i32

]]></node>
<StgValue><ssdm name="p_cast1_mid2"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:89  %w_conv1_1_load = load i30* %w_conv1_1_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:90  %p_cast2_mid2 = sext i30 %w_conv1_1_load to i32

]]></node>
<StgValue><ssdm name="p_cast2_mid2"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:92  %w_conv1_2_load = load i29* %w_conv1_2_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="29">
<![CDATA[
.preheader1172:93  %p_cast3_mid2 = sext i29 %w_conv1_2_load to i32

]]></node>
<StgValue><ssdm name="p_cast3_mid2"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:95  %w_conv1_3_load = load i30* %w_conv1_3_addr, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:96  %p_cast4_mid2 = sext i30 %w_conv1_3_load to i32

]]></node>
<StgValue><ssdm name="p_cast4_mid2"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:100  %w_conv1_3_load_1 = load i30* %w_conv1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:101  %p_cast5_mid2 = sext i30 %w_conv1_3_load_1 to i32

]]></node>
<StgValue><ssdm name="p_cast5_mid2"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:103  %w_conv1_0_load_1 = load i30* %w_conv1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_1"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:104  %p_cast6_mid2 = sext i30 %w_conv1_0_load_1 to i32

]]></node>
<StgValue><ssdm name="p_cast6_mid2"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:106  %w_conv1_1_load_1 = load i30* %w_conv1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_1"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:107  %p_cast10_mid2 = sext i30 %w_conv1_1_load_1 to i32

]]></node>
<StgValue><ssdm name="p_cast10_mid2"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:109  %w_conv1_2_load_1 = load i29* %w_conv1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_1"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="29">
<![CDATA[
.preheader1172:110  %p_cast11_mid2 = sext i29 %w_conv1_2_load_1 to i32

]]></node>
<StgValue><ssdm name="p_cast11_mid2"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:111  %p_cast12_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex5_mid1, i7 %p_cast12_mid2256_v_v

]]></node>
<StgValue><ssdm name="p_cast12_mid2_v_v"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="7">
<![CDATA[
.preheader1172:112  %p_cast12_mid2_v = zext i7 %p_cast12_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="p_cast12_mid2_v"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="13" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:113  %w_conv1_2_addr_2 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast12_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_2_addr_2"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:114  %w_conv1_2_load_2 = load i29* %w_conv1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_2"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:116  %w_conv1_3_addr_2 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast12_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_3_addr_2"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:117  %w_conv1_3_load_2 = load i30* %w_conv1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_2"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:119  %w_conv1_0_addr_2 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast12_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_2"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:120  %w_conv1_0_load_2 = load i30* %w_conv1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_2"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:122  %w_conv1_1_addr_2 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast12_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_1_addr_2"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:123  %w_conv1_1_load_2 = load i30* %w_conv1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_2"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:125  %p_cast37_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex11_mid1, i7 %p_cast37_mid2272_v_v

]]></node>
<StgValue><ssdm name="p_cast37_mid2_v_v"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="64" op_0_bw="7">
<![CDATA[
.preheader1172:126  %p_cast37_mid2_v = zext i7 %p_cast37_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="p_cast37_mid2_v"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:127  %w_conv1_1_addr_3 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast37_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_1_addr_3"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:128  %w_conv1_1_load_3 = load i30* %w_conv1_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_3"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="13" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:130  %w_conv1_2_addr_3 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast37_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_2_addr_3"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:131  %w_conv1_2_load_3 = load i29* %w_conv1_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_3"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:133  %w_conv1_3_addr_3 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast37_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_3_addr_3"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:134  %w_conv1_3_load_3 = load i30* %w_conv1_3_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_3"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:136  %w_conv1_0_addr_3 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast37_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_3"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:137  %w_conv1_0_load_3 = load i30* %w_conv1_0_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_3"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:209  %tmp_15_1_cast1_mid = select i1 %tmp_42, i3 1, i3 %x_V_2

]]></node>
<StgValue><ssdm name="tmp_15_1_cast1_mid"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:210  %tmp_15_2_cast1_mid = select i1 %tmp_42, i3 2, i3 %tmp_15_2

]]></node>
<StgValue><ssdm name="tmp_15_2_cast1_mid"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:225  %x_V_2_mid1 = add i3 %t_V_5_mid, 2

]]></node>
<StgValue><ssdm name="x_V_2_mid1"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:226  %tmp_15_1_cast1_mid2 = select i1 %exitcond7_mid2, i3 %x_V_2_mid1, i3 %tmp_15_1_cast1_mid

]]></node>
<StgValue><ssdm name="tmp_15_1_cast1_mid2"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="7" op_0_bw="3">
<![CDATA[
.preheader1172:228  %tmp_15_1_cast_mid2_cast = zext i3 %tmp_15_1_cast1_mid2 to i7

]]></node>
<StgValue><ssdm name="tmp_15_1_cast_mid2_cast"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:229  %tmp_15_2_mid1 = add i3 %t_V_5_mid, 3

]]></node>
<StgValue><ssdm name="tmp_15_2_mid1"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader1172:230  %tmp_15_2_cast1_mid2 = select i1 %exitcond7_mid2, i3 %tmp_15_2_mid1, i3 %tmp_15_2_cast1_mid

]]></node>
<StgValue><ssdm name="tmp_15_2_cast1_mid2"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:250  %input_0_V_load = load i32* %input_0_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:252  %input_1_V_load = load i32* %input_1_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:254  %input_2_V_load = load i32* %input_2_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:256  %input_3_V_load = load i32* %input_3_V_addr, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:257  %tmp_17 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load, i32 %input_1_V_load, i32 %input_2_V_load, i32 %input_3_V_load, i2 %tmp_51)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:259  %tmp_18 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast1_mid2, i32 %p_cast2_mid2, i32 %p_cast3_mid2, i32 %p_cast4_mid2, i2 %tmp_48)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:269  %input_0_V_load_1 = load i32* %input_0_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_1"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:271  %input_1_V_load_1 = load i32* %input_1_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_1"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:273  %input_2_V_load_1 = load i32* %input_2_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_1"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:275  %input_3_V_load_1 = load i32* %input_3_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_1"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:276  %tmp_20 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_1, i32 %input_1_V_load_1, i32 %input_2_V_load_1, i32 %input_3_V_load_1, i2 %tmp_53)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:278  %tmp_21 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast5_mid2, i32 %p_cast6_mid2, i32 %p_cast10_mid2, i32 %p_cast11_mid2, i2 %tmp_48)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:284  %tmp1_0_2_cast = add i6 %tmp_52, 14

]]></node>
<StgValue><ssdm name="tmp1_0_2_cast"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:285  %i_index_V_0_2 = add i6 %tmp1_0_2_cast, %t_V_5_cast3_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_0_2"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="2" op_0_bw="6">
<![CDATA[
.preheader1172:286  %tmp_55 = trunc i6 %i_index_V_0_2 to i2

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:287  %newIndex17 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_0_2, i32 2, i32 5)

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="64" op_0_bw="4">
<![CDATA[
.preheader1172:288  %newIndex18 = zext i4 %newIndex17 to i64

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:289  %input_0_V_addr_2 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_0_V_addr_2"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:290  %input_0_V_load_2 = load i32* %input_0_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:291  %input_1_V_addr_2 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_1_V_addr_2"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:292  %input_1_V_load_2 = load i32* %input_1_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_2"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:293  %input_2_V_addr_2 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_2_V_addr_2"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:294  %input_2_V_load_2 = load i32* %input_2_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_2"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:295  %input_3_V_addr_2 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="input_3_V_addr_2"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:296  %input_3_V_load_2 = load i32* %input_3_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_2"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1172:305  %i_index_V_1 = add i7 %tmp1, %tmp_15_1_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_1"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="2" op_0_bw="7">
<![CDATA[
.preheader1172:306  %tmp_57 = trunc i7 %i_index_V_1 to i2

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:307  %tmp_24 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %i_index_V_1, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="30" op_0_bw="5">
<![CDATA[
.preheader1172:308  %tmp_25 = sext i5 %tmp_24 to i30

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="64" op_0_bw="30">
<![CDATA[
.preheader1172:309  %newIndex19 = zext i30 %tmp_25 to i64

]]></node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:310  %input_0_V_addr_3 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_0_V_addr_3"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:311  %input_0_V_load_3 = load i32* %input_0_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:312  %input_1_V_addr_3 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_1_V_addr_3"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:313  %input_1_V_load_3 = load i32* %input_1_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_3"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:314  %input_2_V_addr_3 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_2_V_addr_3"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:315  %input_2_V_load_3 = load i32* %input_2_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_3"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:316  %input_3_V_addr_3 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="input_3_V_addr_3"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:317  %input_3_V_load_3 = load i32* %input_3_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="258" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1169:23  %w_index_V_1_1 = add i9 4, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_1_1"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1169:24  %newIndex4 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1169:25  %w_index_V_1_2 = add i9 7, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_1_2"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1169:26  %newIndex8 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_2, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1169:27  %w_index_V_2 = add i9 2, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_2"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1169:28  %newIndex11 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1169:29  %w_index_V_2_1 = add i9 5, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_2_1"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1169:30  %newIndex12 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1169:31  %w_index_V_2_2 = add i9 8, %tmp_7

]]></node>
<StgValue><ssdm name="w_index_V_2_2"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1169:32  %newIndex16 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_2, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:22  %w_index_V_1_1_mid = add i9 %tmp_7_mid, 4

]]></node>
<StgValue><ssdm name="w_index_V_1_1_mid"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:23  %newIndex16_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_1_mid, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex16_mid"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:24  %w_index_V_1_2_mid = add i9 %tmp_7_mid, 7

]]></node>
<StgValue><ssdm name="w_index_V_1_2_mid"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:25  %newIndex20_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_2_mid, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex20_mid"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:26  %w_index_V_2_mid = add i9 %tmp_7_mid, 2

]]></node>
<StgValue><ssdm name="w_index_V_2_mid"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:27  %newIndex22_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_mid, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex22_mid"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:28  %w_index_V_2_1_mid = add i9 %tmp_7_mid, 5

]]></node>
<StgValue><ssdm name="w_index_V_2_1_mid"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:29  %newIndex25_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_1_mid, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex25_mid"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:30  %w_index_V_2_2_mid = add i9 %tmp_7_mid, 8

]]></node>
<StgValue><ssdm name="w_index_V_2_2_mid"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten" val="1"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:31  %newIndex30_mid = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_2_mid, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex30_mid"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:36  %p_cast33_mid2288_v_v = select i1 %exitcond_flatten, i7 %newIndex16_mid, i7 %newIndex4

]]></node>
<StgValue><ssdm name="p_cast33_mid2288_v_v"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:37  %p_cast29_mid2304_v_v = select i1 %exitcond_flatten, i7 %newIndex20_mid, i7 %newIndex8

]]></node>
<StgValue><ssdm name="p_cast29_mid2304_v_v"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:38  %p_cast25_mid2320_v_v = select i1 %exitcond_flatten, i7 %newIndex22_mid, i7 %newIndex11

]]></node>
<StgValue><ssdm name="p_cast25_mid2320_v_v"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:39  %p_cast21_mid2336_v_v = select i1 %exitcond_flatten, i7 %newIndex25_mid, i7 %newIndex12

]]></node>
<StgValue><ssdm name="p_cast21_mid2336_v_v"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:40  %p_cast17_mid2352_v_v = select i1 %exitcond_flatten, i7 %newIndex30_mid, i7 %newIndex16

]]></node>
<StgValue><ssdm name="p_cast17_mid2352_v_v"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:73  %w_index_V_1_1_mid1 = add i9 %tmp_7_mid1, 4

]]></node>
<StgValue><ssdm name="w_index_V_1_1_mid1"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:74  %newIndex16_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_1_mid1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex16_mid1"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:75  %w_index_V_1_2_mid1 = add i9 %tmp_7_mid1, 7

]]></node>
<StgValue><ssdm name="w_index_V_1_2_mid1"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:76  %newIndex20_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_1_2_mid1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex20_mid1"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:77  %w_index_V_2_mid1 = add i9 %tmp_7_mid1, 2

]]></node>
<StgValue><ssdm name="w_index_V_2_mid1"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:78  %newIndex22_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_mid1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex22_mid1"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:79  %w_index_V_2_1_mid1 = add i9 %tmp_7_mid1, 5

]]></node>
<StgValue><ssdm name="w_index_V_2_1_mid1"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:80  %newIndex25_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_1_mid1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex25_mid1"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1172:81  %w_index_V_2_2_mid1 = add i9 %tmp_7_mid1, 8

]]></node>
<StgValue><ssdm name="w_index_V_2_2_mid1"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:82  %newIndex30_mid1 = call i7 @_ssdm_op_PartSelect.i7.i9.i32.i32(i9 %w_index_V_2_2_mid1, i32 2, i32 8)

]]></node>
<StgValue><ssdm name="newIndex30_mid1"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:114  %w_conv1_2_load_2 = load i29* %w_conv1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_2"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="29">
<![CDATA[
.preheader1172:115  %p_cast12_mid2 = sext i29 %w_conv1_2_load_2 to i32

]]></node>
<StgValue><ssdm name="p_cast12_mid2"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:117  %w_conv1_3_load_2 = load i30* %w_conv1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_2"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:118  %p_cast13_mid2 = sext i30 %w_conv1_3_load_2 to i32

]]></node>
<StgValue><ssdm name="p_cast13_mid2"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:120  %w_conv1_0_load_2 = load i30* %w_conv1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_2"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:121  %p_cast39_mid2 = sext i30 %w_conv1_0_load_2 to i32

]]></node>
<StgValue><ssdm name="p_cast39_mid2"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:123  %w_conv1_1_load_2 = load i30* %w_conv1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_2"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:124  %p_cast38_mid2 = sext i30 %w_conv1_1_load_2 to i32

]]></node>
<StgValue><ssdm name="p_cast38_mid2"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:128  %w_conv1_1_load_3 = load i30* %w_conv1_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_3"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:129  %p_cast37_mid2 = sext i30 %w_conv1_1_load_3 to i32

]]></node>
<StgValue><ssdm name="p_cast37_mid2"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:131  %w_conv1_2_load_3 = load i29* %w_conv1_2_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_3"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="29">
<![CDATA[
.preheader1172:132  %p_cast36_mid2 = sext i29 %w_conv1_2_load_3 to i32

]]></node>
<StgValue><ssdm name="p_cast36_mid2"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:134  %w_conv1_3_load_3 = load i30* %w_conv1_3_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_3"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:135  %p_cast35_mid2 = sext i30 %w_conv1_3_load_3 to i32

]]></node>
<StgValue><ssdm name="p_cast35_mid2"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:137  %w_conv1_0_load_3 = load i30* %w_conv1_0_addr_3, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_3"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:138  %p_cast34_mid2 = sext i30 %w_conv1_0_load_3 to i32

]]></node>
<StgValue><ssdm name="p_cast34_mid2"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:139  %p_cast33_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex16_mid1, i7 %p_cast33_mid2288_v_v

]]></node>
<StgValue><ssdm name="p_cast33_mid2_v_v"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="64" op_0_bw="7">
<![CDATA[
.preheader1172:140  %p_cast33_mid2_v = zext i7 %p_cast33_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="p_cast33_mid2_v"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:141  %w_conv1_0_addr_4 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast33_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_4"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:142  %w_conv1_0_load_4 = load i30* %w_conv1_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_4"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:144  %w_conv1_1_addr_4 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast33_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_1_addr_4"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:145  %w_conv1_1_load_4 = load i30* %w_conv1_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_4"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="13" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:147  %w_conv1_2_addr_4 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast33_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_2_addr_4"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:148  %w_conv1_2_load_4 = load i29* %w_conv1_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_4"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:150  %w_conv1_3_addr_4 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast33_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_3_addr_4"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:151  %w_conv1_3_load_4 = load i30* %w_conv1_3_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_4"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:153  %p_cast29_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex20_mid1, i7 %p_cast29_mid2304_v_v

]]></node>
<StgValue><ssdm name="p_cast29_mid2_v_v"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="64" op_0_bw="7">
<![CDATA[
.preheader1172:154  %p_cast29_mid2_v = zext i7 %p_cast29_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="p_cast29_mid2_v"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:155  %w_conv1_3_addr_5 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast29_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_3_addr_5"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:156  %w_conv1_3_load_5 = load i30* %w_conv1_3_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_5"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:158  %w_conv1_0_addr_5 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast29_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_5"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:159  %w_conv1_0_load_5 = load i30* %w_conv1_0_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_5"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:161  %w_conv1_1_addr_5 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast29_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_1_addr_5"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:162  %w_conv1_1_load_5 = load i30* %w_conv1_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_5"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="13" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:164  %w_conv1_2_addr_5 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast29_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_2_addr_5"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:165  %w_conv1_2_load_5 = load i29* %w_conv1_2_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_5"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:167  %p_cast25_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex22_mid1, i7 %p_cast25_mid2320_v_v

]]></node>
<StgValue><ssdm name="p_cast25_mid2_v_v"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:181  %p_cast21_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex25_mid1, i7 %p_cast21_mid2336_v_v

]]></node>
<StgValue><ssdm name="p_cast21_mid2_v_v"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader1172:195  %p_cast17_mid2_v_v = select i1 %exitcond_flatten_mid, i7 %newIndex30_mid1, i7 %p_cast17_mid2352_v_v

]]></node>
<StgValue><ssdm name="p_cast17_mid2_v_v"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="6" op_0_bw="3">
<![CDATA[
.preheader1172:227  %tmp_15_1_cast1_mid2_cast = zext i3 %tmp_15_1_cast1_mid2 to i6

]]></node>
<StgValue><ssdm name="tmp_15_1_cast1_mid2_cast"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="6" op_0_bw="3">
<![CDATA[
.preheader1172:231  %tmp_15_2_cast1_mid2_cast = zext i3 %tmp_15_2_cast1_mid2 to i6

]]></node>
<StgValue><ssdm name="tmp_15_2_cast1_mid2_cast"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="7" op_0_bw="3">
<![CDATA[
.preheader1172:232  %tmp_15_2_cast_mid2_cast = zext i3 %tmp_15_2_cast1_mid2 to i7

]]></node>
<StgValue><ssdm name="tmp_15_2_cast_mid2_cast"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:258  %OP1_V_cast = sext i32 %tmp_17 to i62

]]></node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:260  %OP2_V_cast = sext i32 %tmp_18 to i62

]]></node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:277  %OP1_V_0_1 = sext i32 %tmp_20 to i62

]]></node>
<StgValue><ssdm name="OP1_V_0_1"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:279  %OP2_V_0_1 = sext i32 %tmp_21 to i62

]]></node>
<StgValue><ssdm name="OP2_V_0_1"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:290  %input_0_V_load_2 = load i32* %input_0_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_2"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:292  %input_1_V_load_2 = load i32* %input_1_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_2"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:294  %input_2_V_load_2 = load i32* %input_2_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_2"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:296  %input_3_V_load_2 = load i32* %input_3_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_2"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:297  %tmp_22 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_2, i32 %input_1_V_load_2, i32 %input_2_V_load_2, i32 %input_3_V_load_2, i2 %tmp_55)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:299  %tmp_23 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast12_mid2, i32 %p_cast13_mid2, i32 %p_cast39_mid2, i32 %p_cast38_mid2, i2 %tmp_48)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:311  %input_0_V_load_3 = load i32* %input_0_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_3"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:313  %input_1_V_load_3 = load i32* %input_1_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_3"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:315  %input_2_V_load_3 = load i32* %input_2_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_3"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:317  %input_3_V_load_3 = load i32* %input_3_V_addr_3, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_3"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:318  %tmp_26 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_3, i32 %input_1_V_load_3, i32 %input_2_V_load_3, i32 %input_3_V_load_3, i2 %tmp_57)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:320  %tmp_27 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast37_mid2, i32 %p_cast36_mid2, i32 %p_cast35_mid2, i32 %p_cast34_mid2, i2 %tmp_48)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:326  %i_index_V_1_1 = add i6 %tmp1_0_1_cast, %tmp_15_1_cast1_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_1_1"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="2" op_0_bw="6">
<![CDATA[
.preheader1172:327  %tmp_59 = trunc i6 %i_index_V_1_1 to i2

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:328  %newIndex20 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_1_1, i32 2, i32 5)

]]></node>
<StgValue><ssdm name="newIndex20"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="64" op_0_bw="4">
<![CDATA[
.preheader1172:329  %newIndex21 = zext i4 %newIndex20 to i64

]]></node>
<StgValue><ssdm name="newIndex21"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:330  %input_0_V_addr_4 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex21

]]></node>
<StgValue><ssdm name="input_0_V_addr_4"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:331  %input_0_V_load_4 = load i32* %input_0_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:332  %input_1_V_addr_4 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex21

]]></node>
<StgValue><ssdm name="input_1_V_addr_4"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:333  %input_1_V_load_4 = load i32* %input_1_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_4"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:334  %input_2_V_addr_4 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex21

]]></node>
<StgValue><ssdm name="input_2_V_addr_4"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:335  %input_2_V_load_4 = load i32* %input_2_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_4"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:336  %input_3_V_addr_4 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex21

]]></node>
<StgValue><ssdm name="input_3_V_addr_4"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:337  %input_3_V_load_4 = load i32* %input_3_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_4"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:346  %i_index_V_1_2 = add i6 %tmp1_0_2_cast, %tmp_15_1_cast1_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_1_2"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="2" op_0_bw="6">
<![CDATA[
.preheader1172:347  %tmp_61 = trunc i6 %i_index_V_1_2 to i2

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:348  %newIndex22 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_1_2, i32 2, i32 5)

]]></node>
<StgValue><ssdm name="newIndex22"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="418" bw="64" op_0_bw="4">
<![CDATA[
.preheader1172:349  %newIndex23 = zext i4 %newIndex22 to i64

]]></node>
<StgValue><ssdm name="newIndex23"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:350  %input_0_V_addr_5 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex23

]]></node>
<StgValue><ssdm name="input_0_V_addr_5"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:351  %input_0_V_load_5 = load i32* %input_0_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:352  %input_1_V_addr_5 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex23

]]></node>
<StgValue><ssdm name="input_1_V_addr_5"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:353  %input_1_V_load_5 = load i32* %input_1_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_5"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:354  %input_2_V_addr_5 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex23

]]></node>
<StgValue><ssdm name="input_2_V_addr_5"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:355  %input_2_V_load_5 = load i32* %input_2_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_5"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:356  %input_3_V_addr_5 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex23

]]></node>
<StgValue><ssdm name="input_3_V_addr_5"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:357  %input_3_V_load_5 = load i32* %input_3_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_5"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1172:366  %i_index_V_2 = add i7 %tmp1, %tmp_15_2_cast_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_2"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="2" op_0_bw="7">
<![CDATA[
.preheader1172:367  %tmp_63 = trunc i7 %i_index_V_2 to i2

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:368  %tmp_32 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %i_index_V_2, i32 2, i32 6)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:387  %i_index_V_2_1 = add i6 %tmp1_0_1_cast, %tmp_15_2_cast1_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_2_1"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="2" op_0_bw="6">
<![CDATA[
.preheader1172:388  %tmp_65 = trunc i6 %i_index_V_2_1 to i2

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:389  %newIndex15 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_2_1, i32 2, i32 5)

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1172:407  %i_index_V_2_2 = add i6 %tmp1_0_2_cast, %tmp_15_2_cast1_mid2_cast

]]></node>
<StgValue><ssdm name="i_index_V_2_2"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="2" op_0_bw="6">
<![CDATA[
.preheader1172:408  %tmp_67 = trunc i6 %i_index_V_2_2 to i2

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:409  %newIndex = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %i_index_V_2_2, i32 2, i32 5)

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="386" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:142  %w_conv1_0_load_4 = load i30* %w_conv1_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_4"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:143  %p_cast33_mid2 = sext i30 %w_conv1_0_load_4 to i32

]]></node>
<StgValue><ssdm name="p_cast33_mid2"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:145  %w_conv1_1_load_4 = load i30* %w_conv1_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_4"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:146  %p_cast32_mid2 = sext i30 %w_conv1_1_load_4 to i32

]]></node>
<StgValue><ssdm name="p_cast32_mid2"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:148  %w_conv1_2_load_4 = load i29* %w_conv1_2_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_4"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="29">
<![CDATA[
.preheader1172:149  %p_cast31_mid2 = sext i29 %w_conv1_2_load_4 to i32

]]></node>
<StgValue><ssdm name="p_cast31_mid2"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:151  %w_conv1_3_load_4 = load i30* %w_conv1_3_addr_4, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_4"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:152  %p_cast30_mid2 = sext i30 %w_conv1_3_load_4 to i32

]]></node>
<StgValue><ssdm name="p_cast30_mid2"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:156  %w_conv1_3_load_5 = load i30* %w_conv1_3_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_5"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:157  %p_cast29_mid2 = sext i30 %w_conv1_3_load_5 to i32

]]></node>
<StgValue><ssdm name="p_cast29_mid2"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:159  %w_conv1_0_load_5 = load i30* %w_conv1_0_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_5"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:160  %p_cast28_mid2 = sext i30 %w_conv1_0_load_5 to i32

]]></node>
<StgValue><ssdm name="p_cast28_mid2"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:162  %w_conv1_1_load_5 = load i30* %w_conv1_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_5"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:163  %p_cast27_mid2 = sext i30 %w_conv1_1_load_5 to i32

]]></node>
<StgValue><ssdm name="p_cast27_mid2"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:165  %w_conv1_2_load_5 = load i29* %w_conv1_2_addr_5, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_5"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="29">
<![CDATA[
.preheader1172:166  %p_cast26_mid2 = sext i29 %w_conv1_2_load_5 to i32

]]></node>
<StgValue><ssdm name="p_cast26_mid2"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="7">
<![CDATA[
.preheader1172:168  %p_cast25_mid2_v = zext i7 %p_cast25_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="p_cast25_mid2_v"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="13" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:169  %w_conv1_2_addr_6 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast25_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_2_addr_6"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:170  %w_conv1_2_load_6 = load i29* %w_conv1_2_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_6"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:172  %w_conv1_3_addr_6 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast25_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_3_addr_6"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:173  %w_conv1_3_load_6 = load i30* %w_conv1_3_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_6"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:175  %w_conv1_0_addr_6 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast25_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_6"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:176  %w_conv1_0_load_6 = load i30* %w_conv1_0_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_6"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:178  %w_conv1_1_addr_6 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast25_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_1_addr_6"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:179  %w_conv1_1_load_6 = load i30* %w_conv1_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_6"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="64" op_0_bw="7">
<![CDATA[
.preheader1172:182  %p_cast21_mid2_v = zext i7 %p_cast21_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="p_cast21_mid2_v"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:183  %w_conv1_1_addr_7 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast21_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_1_addr_7"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:184  %w_conv1_1_load_7 = load i30* %w_conv1_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_7"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="13" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:186  %w_conv1_2_addr_7 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast21_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_2_addr_7"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:187  %w_conv1_2_load_7 = load i29* %w_conv1_2_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_7"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:189  %w_conv1_3_addr_7 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast21_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_3_addr_7"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:190  %w_conv1_3_load_7 = load i30* %w_conv1_3_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_7"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:192  %w_conv1_0_addr_7 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast21_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_7"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:193  %w_conv1_0_load_7 = load i30* %w_conv1_0_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_7"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:298  %OP1_V_0_2 = sext i32 %tmp_22 to i62

]]></node>
<StgValue><ssdm name="OP1_V_0_2"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:300  %OP2_V_0_2 = sext i32 %tmp_23 to i62

]]></node>
<StgValue><ssdm name="OP2_V_0_2"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:319  %OP1_V_1 = sext i32 %tmp_26 to i62

]]></node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:321  %OP2_V_1 = sext i32 %tmp_27 to i62

]]></node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:331  %input_0_V_load_4 = load i32* %input_0_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_4"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:333  %input_1_V_load_4 = load i32* %input_1_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_4"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:335  %input_2_V_load_4 = load i32* %input_2_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_4"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:337  %input_3_V_load_4 = load i32* %input_3_V_addr_4, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_4"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:338  %tmp_28 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_4, i32 %input_1_V_load_4, i32 %input_2_V_load_4, i32 %input_3_V_load_4, i2 %tmp_59)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:340  %tmp_29 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast33_mid2, i32 %p_cast32_mid2, i32 %p_cast31_mid2, i32 %p_cast30_mid2, i2 %tmp_48)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:351  %input_0_V_load_5 = load i32* %input_0_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_5"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:353  %input_1_V_load_5 = load i32* %input_1_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_5"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:355  %input_2_V_load_5 = load i32* %input_2_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_5"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:357  %input_3_V_load_5 = load i32* %input_3_V_addr_5, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_5"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:358  %tmp_30 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_5, i32 %input_1_V_load_5, i32 %input_2_V_load_5, i32 %input_3_V_load_5, i2 %tmp_61)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:360  %tmp_31 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast29_mid2, i32 %p_cast28_mid2, i32 %p_cast27_mid2, i32 %p_cast26_mid2, i2 %tmp_48)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="30" op_0_bw="5">
<![CDATA[
.preheader1172:369  %tmp_33 = sext i5 %tmp_32 to i30

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="64" op_0_bw="30">
<![CDATA[
.preheader1172:370  %newIndex24 = zext i30 %tmp_33 to i64

]]></node>
<StgValue><ssdm name="newIndex24"/></StgValue>
</operation>

<operation id="442" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:371  %input_0_V_addr_6 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex24

]]></node>
<StgValue><ssdm name="input_0_V_addr_6"/></StgValue>
</operation>

<operation id="443" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:372  %input_0_V_load_6 = load i32* %input_0_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:373  %input_1_V_addr_6 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex24

]]></node>
<StgValue><ssdm name="input_1_V_addr_6"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:374  %input_1_V_load_6 = load i32* %input_1_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_6"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:375  %input_2_V_addr_6 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex24

]]></node>
<StgValue><ssdm name="input_2_V_addr_6"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:376  %input_2_V_load_6 = load i32* %input_2_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_6"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:377  %input_3_V_addr_6 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex24

]]></node>
<StgValue><ssdm name="input_3_V_addr_6"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:378  %input_3_V_load_6 = load i32* %input_3_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_6"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="4">
<![CDATA[
.preheader1172:390  %newIndex25 = zext i4 %newIndex15 to i64

]]></node>
<StgValue><ssdm name="newIndex25"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:391  %input_0_V_addr_7 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex25

]]></node>
<StgValue><ssdm name="input_0_V_addr_7"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:392  %input_0_V_load_7 = load i32* %input_0_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:393  %input_1_V_addr_7 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex25

]]></node>
<StgValue><ssdm name="input_1_V_addr_7"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:394  %input_1_V_load_7 = load i32* %input_1_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_7"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:395  %input_2_V_addr_7 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex25

]]></node>
<StgValue><ssdm name="input_2_V_addr_7"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:396  %input_2_V_load_7 = load i32* %input_2_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_7"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:397  %input_3_V_addr_7 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex25

]]></node>
<StgValue><ssdm name="input_3_V_addr_7"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:398  %input_3_V_load_7 = load i32* %input_3_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_7"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1172:438  %y_V_1 = add i3 %t_V_7_mid2, 1

]]></node>
<StgValue><ssdm name="y_V_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="460" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:170  %w_conv1_2_load_6 = load i29* %w_conv1_2_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_6"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="29">
<![CDATA[
.preheader1172:171  %p_cast25_mid2 = sext i29 %w_conv1_2_load_6 to i32

]]></node>
<StgValue><ssdm name="p_cast25_mid2"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:173  %w_conv1_3_load_6 = load i30* %w_conv1_3_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_6"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:174  %p_cast24_mid2 = sext i30 %w_conv1_3_load_6 to i32

]]></node>
<StgValue><ssdm name="p_cast24_mid2"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:176  %w_conv1_0_load_6 = load i30* %w_conv1_0_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_6"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:177  %p_cast23_mid2 = sext i30 %w_conv1_0_load_6 to i32

]]></node>
<StgValue><ssdm name="p_cast23_mid2"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:179  %w_conv1_1_load_6 = load i30* %w_conv1_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_6"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:180  %p_cast22_mid2 = sext i30 %w_conv1_1_load_6 to i32

]]></node>
<StgValue><ssdm name="p_cast22_mid2"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:184  %w_conv1_1_load_7 = load i30* %w_conv1_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_7"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:185  %p_cast21_mid2 = sext i30 %w_conv1_1_load_7 to i32

]]></node>
<StgValue><ssdm name="p_cast21_mid2"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:187  %w_conv1_2_load_7 = load i29* %w_conv1_2_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_7"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="29">
<![CDATA[
.preheader1172:188  %p_cast20_mid2 = sext i29 %w_conv1_2_load_7 to i32

]]></node>
<StgValue><ssdm name="p_cast20_mid2"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:190  %w_conv1_3_load_7 = load i30* %w_conv1_3_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_7"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:191  %p_cast19_mid2 = sext i30 %w_conv1_3_load_7 to i32

]]></node>
<StgValue><ssdm name="p_cast19_mid2"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:193  %w_conv1_0_load_7 = load i30* %w_conv1_0_addr_7, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_7"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:194  %p_cast18_mid2 = sext i30 %w_conv1_0_load_7 to i32

]]></node>
<StgValue><ssdm name="p_cast18_mid2"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="7">
<![CDATA[
.preheader1172:196  %p_cast17_mid2_v = zext i7 %p_cast17_mid2_v_v to i64

]]></node>
<StgValue><ssdm name="p_cast17_mid2_v"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:197  %w_conv1_0_addr_8 = getelementptr [4608 x i30]* @w_conv1_0, i64 0, i64 %p_cast17_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_0_addr_8"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:198  %w_conv1_0_load_8 = load i30* %w_conv1_0_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_8"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:200  %w_conv1_1_addr_8 = getelementptr [4608 x i30]* @w_conv1_1, i64 0, i64 %p_cast17_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_1_addr_8"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:201  %w_conv1_1_load_8 = load i30* %w_conv1_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_8"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="13" op_0_bw="29" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:203  %w_conv1_2_addr_8 = getelementptr [4608 x i29]* @w_conv1_2, i64 0, i64 %p_cast17_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_2_addr_8"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:204  %w_conv1_2_load_8 = load i29* %w_conv1_2_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_8"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="13" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:206  %w_conv1_3_addr_8 = getelementptr [4608 x i30]* @w_conv1_3, i64 0, i64 %p_cast17_mid2_v

]]></node>
<StgValue><ssdm name="w_conv1_3_addr_8"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:207  %w_conv1_3_load_8 = load i30* %w_conv1_3_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_8"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:339  %OP1_V_1_1 = sext i32 %tmp_28 to i62

]]></node>
<StgValue><ssdm name="OP1_V_1_1"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:341  %OP2_V_1_1 = sext i32 %tmp_29 to i62

]]></node>
<StgValue><ssdm name="OP2_V_1_1"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:359  %OP1_V_1_2 = sext i32 %tmp_30 to i62

]]></node>
<StgValue><ssdm name="OP1_V_1_2"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:361  %OP2_V_1_2 = sext i32 %tmp_31 to i62

]]></node>
<StgValue><ssdm name="OP2_V_1_2"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:372  %input_0_V_load_6 = load i32* %input_0_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_6"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:374  %input_1_V_load_6 = load i32* %input_1_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_6"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:376  %input_2_V_load_6 = load i32* %input_2_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_6"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:378  %input_3_V_load_6 = load i32* %input_3_V_addr_6, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_6"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:379  %tmp_34 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_6, i32 %input_1_V_load_6, i32 %input_2_V_load_6, i32 %input_3_V_load_6, i2 %tmp_63)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:381  %tmp_35 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast25_mid2, i32 %p_cast24_mid2, i32 %p_cast23_mid2, i32 %p_cast22_mid2, i2 %tmp_48)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:392  %input_0_V_load_7 = load i32* %input_0_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_7"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:394  %input_1_V_load_7 = load i32* %input_1_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_7"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:396  %input_2_V_load_7 = load i32* %input_2_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_7"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:398  %input_3_V_load_7 = load i32* %input_3_V_addr_7, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_7"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:399  %tmp_36 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_7, i32 %input_1_V_load_7, i32 %input_2_V_load_7, i32 %input_3_V_load_7, i2 %tmp_65)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:401  %tmp_37 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast21_mid2, i32 %p_cast20_mid2, i32 %p_cast19_mid2, i32 %p_cast18_mid2, i2 %tmp_48)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="64" op_0_bw="4">
<![CDATA[
.preheader1172:410  %newIndex10 = zext i4 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:411  %input_0_V_addr_8 = getelementptr [200 x i32]* %input_0_V, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_0_V_addr_8"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:412  %input_0_V_load_8 = load i32* %input_0_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:413  %input_1_V_addr_8 = getelementptr [200 x i32]* %input_1_V, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_1_V_addr_8"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:414  %input_1_V_load_8 = load i32* %input_1_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_8"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:415  %input_2_V_addr_8 = getelementptr [200 x i32]* %input_2_V, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_2_V_addr_8"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:416  %input_2_V_load_8 = load i32* %input_2_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_8"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:417  %input_3_V_addr_8 = getelementptr [200 x i32]* %input_3_V, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="input_3_V_addr_8"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:418  %input_3_V_load_8 = load i32* %input_3_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="516" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:198  %w_conv1_0_load_8 = load i30* %w_conv1_0_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv1_0_load_8"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:199  %p_cast17_mid2 = sext i30 %w_conv1_0_load_8 to i32

]]></node>
<StgValue><ssdm name="p_cast17_mid2"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:201  %w_conv1_1_load_8 = load i30* %w_conv1_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv1_1_load_8"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:202  %p_cast16_mid2 = sext i30 %w_conv1_1_load_8 to i32

]]></node>
<StgValue><ssdm name="p_cast16_mid2"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="29" op_0_bw="13">
<![CDATA[
.preheader1172:204  %w_conv1_2_load_8 = load i29* %w_conv1_2_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv1_2_load_8"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="29">
<![CDATA[
.preheader1172:205  %p_cast15_mid2 = sext i29 %w_conv1_2_load_8 to i32

]]></node>
<StgValue><ssdm name="p_cast15_mid2"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="30" op_0_bw="13">
<![CDATA[
.preheader1172:207  %w_conv1_3_load_8 = load i30* %w_conv1_3_addr_8, align 4

]]></node>
<StgValue><ssdm name="w_conv1_3_load_8"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="30">
<![CDATA[
.preheader1172:208  %p_cast14_mid2 = sext i30 %w_conv1_3_load_8 to i32

]]></node>
<StgValue><ssdm name="p_cast14_mid2"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:380  %OP1_V_2 = sext i32 %tmp_34 to i62

]]></node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:382  %OP2_V_2 = sext i32 %tmp_35 to i62

]]></node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:400  %OP1_V_2_1 = sext i32 %tmp_36 to i62

]]></node>
<StgValue><ssdm name="OP1_V_2_1"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:402  %OP2_V_2_1 = sext i32 %tmp_37 to i62

]]></node>
<StgValue><ssdm name="OP2_V_2_1"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:412  %input_0_V_load_8 = load i32* %input_0_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_0_V_load_8"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:414  %input_1_V_load_8 = load i32* %input_1_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_1_V_load_8"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:416  %input_2_V_load_8 = load i32* %input_2_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_2_V_load_8"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="32" op_0_bw="8">
<![CDATA[
.preheader1172:418  %input_3_V_load_8 = load i32* %input_3_V_addr_8, align 4

]]></node>
<StgValue><ssdm name="input_3_V_load_8"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:419  %tmp_38 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %input_0_V_load_8, i32 %input_1_V_load_8, i32 %input_2_V_load_8, i32 %input_3_V_load_8, i2 %tmp_67)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.preheader1172:421  %tmp_40 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast17_mid2, i32 %p_cast16_mid2, i32 %p_cast15_mid2, i32 %p_cast14_mid2, i2 %tmp_48)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="542" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="543" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="544" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="545" st_id="10" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="546" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="547" st_id="10" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="548" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:420  %OP1_V_2_2 = sext i32 %tmp_38 to i62

]]></node>
<StgValue><ssdm name="OP1_V_2_2"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="62" op_0_bw="32">
<![CDATA[
.preheader1172:422  %OP2_V_2_2 = sext i32 %tmp_40 to i62

]]></node>
<StgValue><ssdm name="OP2_V_2_2"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="553" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:261  %p_Val2_7 = mul i62 %OP1_V_cast, %OP2_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:280  %p_Val2_7_0_1 = mul i62 %OP1_V_0_1, %OP2_V_0_1

]]></node>
<StgValue><ssdm name="p_Val2_7_0_1"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:281  %tmp_54 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_7, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="563" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:282  %tmp_20_0_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_54, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_0_1"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:283  %p_Val2_8_0_1 = add i62 %p_Val2_7_0_1, %tmp_20_0_1

]]></node>
<StgValue><ssdm name="p_Val2_8_0_1"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:301  %p_Val2_7_0_2 = mul i62 %OP1_V_0_2, %OP2_V_0_2

]]></node>
<StgValue><ssdm name="p_Val2_7_0_2"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:302  %tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_0_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:322  %p_Val2_7_1 = mul i62 %OP1_V_1, %OP2_V_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="573" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="10" op_0_bw="6">
<![CDATA[
.preheader1169:7  %t_V_1_cast = zext i6 %t_V_1 to i10

]]></node>
<StgValue><ssdm name="t_V_1_cast"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1169:8  %p_1 = mul i10 25, %t_V_1_cast

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="10" op_0_bw="3">
<![CDATA[
.preheader1169:33  %t_V_5_cast = zext i3 %t_V_5 to i10

]]></node>
<StgValue><ssdm name="t_V_5_cast"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1169:36  %tmp4 = add i10 %p_1, %t_V_5_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1169:40  br i1 %exitcond_flatten4, label %.preheader1167, label %.preheader1172

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:303  %tmp_20_0_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_56, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_0_2"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:304  %p_Val2_8_0_2 = add i62 %p_Val2_7_0_2, %tmp_20_0_2

]]></node>
<StgValue><ssdm name="p_Val2_8_0_2"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:323  %tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_0_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:324  %tmp_20_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_58, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:325  %p_Val2_8_1 = add i62 %p_Val2_7_1, %tmp_20_1

]]></node>
<StgValue><ssdm name="p_Val2_8_1"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:342  %p_Val2_7_1_1 = mul i62 %OP1_V_1_1, %OP2_V_1_1

]]></node>
<StgValue><ssdm name="p_Val2_7_1_1"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:343  %tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:362  %p_Val2_7_1_2 = mul i62 %OP1_V_1_2, %OP2_V_1_2

]]></node>
<StgValue><ssdm name="p_Val2_7_1_2"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="589" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="10" op_0_bw="6">
<![CDATA[
.preheader1172:5  %t_V_1_cast_mid1 = zext i6 %n_V to i10

]]></node>
<StgValue><ssdm name="t_V_1_cast_mid1"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:6  %p_1_mid1 = mul i10 %t_V_1_cast_mid1, 25

]]></node>
<StgValue><ssdm name="p_1_mid1"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:344  %tmp_20_1_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_60, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_1_1"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:345  %p_Val2_8_1_1 = add i62 %p_Val2_7_1_1, %tmp_20_1_1

]]></node>
<StgValue><ssdm name="p_Val2_8_1_1"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:363  %tmp_62 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:364  %tmp_20_1_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_62, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_1_2"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:365  %p_Val2_8_1_2 = add i62 %p_Val2_7_1_2, %tmp_20_1_2

]]></node>
<StgValue><ssdm name="p_Val2_8_1_2"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:383  %p_Val2_7_2 = mul i62 %OP1_V_2, %OP2_V_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:384  %tmp_64 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_1_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:403  %p_Val2_7_2_1 = mul i62 %OP1_V_2_1, %OP2_V_2_1

]]></node>
<StgValue><ssdm name="p_Val2_7_2_1"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="600" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1172:7  %p_1_mid2 = select i1 %exitcond_flatten, i10 %p_1_mid1, i10 %p_1

]]></node>
<StgValue><ssdm name="p_1_mid2"/></StgValue>
</operation>

<operation id="601" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
<literal name="exitcond_flatten_mid" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1172:41  %tmp4_mid = select i1 %exitcond_flatten, i10 %p_1_mid1, i10 %tmp4

]]></node>
<StgValue><ssdm name="tmp4_mid"/></StgValue>
</operation>

<operation id="602" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1172:211  %tmp4_mid3 = select i1 %exitcond_flatten_mid, i10 %p_1_mid2, i10 %tmp4_mid

]]></node>
<StgValue><ssdm name="tmp4_mid3"/></StgValue>
</operation>

<operation id="603" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="10" op_0_bw="3">
<![CDATA[
.preheader1172:221  %t_V_5_cast_mid1 = zext i3 %x_V_2_dup to i10

]]></node>
<StgValue><ssdm name="t_V_5_cast_mid1"/></StgValue>
</operation>

<operation id="604" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
<literal name="exitcond7_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:233  %tmp4_mid1 = add i10 %p_1_mid2, %t_V_5_cast_mid1

]]></node>
<StgValue><ssdm name="tmp4_mid1"/></StgValue>
</operation>

<operation id="605" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader1172:234  %tmp4_mid2 = select i1 %exitcond7_mid2, i10 %tmp4_mid1, i10 %tmp4_mid3

]]></node>
<StgValue><ssdm name="tmp4_mid2"/></StgValue>
</operation>

<operation id="606" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="5" op_0_bw="3">
<![CDATA[
.preheader1172:235  %t_V_7_cast = zext i3 %t_V_7_mid2 to i5

]]></node>
<StgValue><ssdm name="t_V_7_cast"/></StgValue>
</operation>

<operation id="607" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:385  %tmp_20_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_64, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="608" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:386  %p_Val2_8_2 = add i62 %p_Val2_7_2, %tmp_20_2

]]></node>
<StgValue><ssdm name="p_Val2_8_2"/></StgValue>
</operation>

<operation id="609" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:404  %tmp_66 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="610" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:405  %tmp_20_2_1 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_66, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_2_1"/></StgValue>
</operation>

<operation id="611" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:406  %p_Val2_8_2_1 = add i62 %p_Val2_7_2_1, %tmp_20_2_1

]]></node>
<StgValue><ssdm name="p_Val2_8_2_1"/></StgValue>
</operation>

<operation id="612" st_id="15" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:423  %p_Val2_7_2_2 = mul i62 %OP1_V_2_2, %OP2_V_2_2

]]></node>
<StgValue><ssdm name="p_Val2_7_2_2"/></StgValue>
</operation>

<operation id="613" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:424  %tmp_68 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2_1, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="614" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader1172:428  %p_shl2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %t_V_7_mid2, i2 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="615" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1172:429  %tmp3 = add i5 %t_V_7_cast, %p_shl2

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="616" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="10" op_0_bw="5">
<![CDATA[
.preheader1172:430  %tmp3_cast = zext i5 %tmp3 to i10

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="617" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1172:431  %o_index_V = add i10 %tmp3_cast, %tmp4_mid2

]]></node>
<StgValue><ssdm name="o_index_V"/></StgValue>
</operation>

<operation id="618" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="64" op_0_bw="10">
<![CDATA[
.preheader1172:432  %tmp_3 = zext i10 %o_index_V to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="619" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1172:433  %output_V_addr_2 = getelementptr [800 x i32]* %output_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="output_V_addr_2"/></StgValue>
</operation>

<operation id="620" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:434  %p_Val2_4 = load i32* %output_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="621" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_LOOP1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1172:1  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="623" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:49  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @L_L_LOOP1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:217  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_LOOP1_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader1172:236  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1172:237  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="627" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader1172:238  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="62" op_0_bw="62" op_1_bw="32" op_2_bw="30">
<![CDATA[
.preheader1172:425  %tmp_20_2_2 = call i62 @_ssdm_op_BitConcatenate.i62.i32.i30(i32 %tmp_68, i30 0)

]]></node>
<StgValue><ssdm name="tmp_20_2_2"/></StgValue>
</operation>

<operation id="629" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
.preheader1172:426  %p_Val2_8_2_2 = add i62 %p_Val2_7_2_2, %tmp_20_2_2

]]></node>
<StgValue><ssdm name="p_Val2_8_2_2"/></StgValue>
</operation>

<operation id="630" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader1172:427  %sum_V_2_2 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %p_Val2_8_2_2, i32 30, i32 61)

]]></node>
<StgValue><ssdm name="sum_V_2_2"/></StgValue>
</operation>

<operation id="631" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="32" op_0_bw="10">
<![CDATA[
.preheader1172:434  %p_Val2_4 = load i32* %output_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="632" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1172:435  %p_Val2_5 = add i32 %sum_V_2_2, %p_Val2_4

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="633" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader1172:436  store i32 %p_Val2_5, i32* %output_V_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader1172:437  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="635" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="0" op_0_bw="0">
<![CDATA[
.preheader1172:443  br label %.preheader1169

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="636" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader1167:0  %t_V_2 = phi i6 [ 0, %.preheader1169 ], [ %n_V_1, %.preheader ]

]]></node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="637" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader1167:1  %phi_mul = phi i10 [ 0, %.preheader1169 ], [ %next_mul, %.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="638" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader1167:2  %next_mul = add i10 %phi_mul, 25

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="639" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1167:3  %exitcond3 = icmp eq i6 %t_V_2, -32

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="640" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1167:4  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="641" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader1167:5  %n_V_1 = add i6 %t_V_2, 1

]]></node>
<StgValue><ssdm name="n_V_1"/></StgValue>
</operation>

<operation id="642" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1167:6  br i1 %exitcond3, label %6, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="2" op_0_bw="6">
<![CDATA[
.preheader.preheader:0  %tmp_69 = trunc i6 %t_V_2 to i2

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="644" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:1  %newIndex6 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %t_V_2, i32 2, i32 5)

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="645" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="64" op_0_bw="4">
<![CDATA[
.preheader.preheader:2  %newIndex7 = zext i4 %newIndex6 to i64

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="646" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %b_conv1_0_addr = getelementptr [16 x i28]* @b_conv1_0, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="b_conv1_0_addr"/></StgValue>
</operation>

<operation id="647" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:4  %b_conv1_0_load = load i28* %b_conv1_0_addr, align 4

]]></node>
<StgValue><ssdm name="b_conv1_0_load"/></StgValue>
</operation>

<operation id="648" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="528" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %b_conv1_1_addr = getelementptr [16 x i28]* @b_conv1_1, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="b_conv1_1_addr"/></StgValue>
</operation>

<operation id="649" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %b_conv1_1_load = load i28* %b_conv1_1_addr, align 4

]]></node>
<StgValue><ssdm name="b_conv1_1_load"/></StgValue>
</operation>

<operation id="650" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="531" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %b_conv1_2_addr = getelementptr [16 x i28]* @b_conv1_2, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="b_conv1_2_addr"/></StgValue>
</operation>

<operation id="651" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:10  %b_conv1_2_load = load i28* %b_conv1_2_addr, align 4

]]></node>
<StgValue><ssdm name="b_conv1_2_load"/></StgValue>
</operation>

<operation id="652" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %b_conv1_3_addr = getelementptr [16 x i28]* @b_conv1_3, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="b_conv1_3_addr"/></StgValue>
</operation>

<operation id="653" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %b_conv1_3_load = load i28* %b_conv1_3_addr, align 4

]]></node>
<StgValue><ssdm name="b_conv1_3_load"/></StgValue>
</operation>

<operation id="654" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="655" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:4  %b_conv1_0_load = load i28* %b_conv1_0_addr, align 4

]]></node>
<StgValue><ssdm name="b_conv1_0_load"/></StgValue>
</operation>

<operation id="656" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="32" op_0_bw="28">
<![CDATA[
.preheader.preheader:5  %p_cast9 = zext i28 %b_conv1_0_load to i32

]]></node>
<StgValue><ssdm name="p_cast9"/></StgValue>
</operation>

<operation id="657" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %b_conv1_1_load = load i28* %b_conv1_1_addr, align 4

]]></node>
<StgValue><ssdm name="b_conv1_1_load"/></StgValue>
</operation>

<operation id="658" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="32" op_0_bw="28">
<![CDATA[
.preheader.preheader:8  %p_cast8 = zext i28 %b_conv1_1_load to i32

]]></node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="659" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:10  %b_conv1_2_load = load i28* %b_conv1_2_addr, align 4

]]></node>
<StgValue><ssdm name="b_conv1_2_load"/></StgValue>
</operation>

<operation id="660" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="32" op_0_bw="28">
<![CDATA[
.preheader.preheader:11  %p_cast7 = zext i28 %b_conv1_2_load to i32

]]></node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="661" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="28" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %b_conv1_3_load = load i28* %b_conv1_3_addr, align 4

]]></node>
<StgValue><ssdm name="b_conv1_3_load"/></StgValue>
</operation>

<operation id="662" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="28">
<![CDATA[
.preheader.preheader:14  %p_cast = zext i28 %b_conv1_3_load to i32

]]></node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="663" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:15  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="664" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %t_V_4 = phi i3 [ %x_V, %5 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="665" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="10" op_0_bw="3">
<![CDATA[
.preheader:1  %t_V_4_cast = zext i3 %t_V_4 to i10

]]></node>
<StgValue><ssdm name="t_V_4_cast"/></StgValue>
</operation>

<operation id="666" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %exitcond5 = icmp eq i3 %t_V_4, -3

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="667" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="668" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %x_V = add i3 %t_V_4, 1

]]></node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond5, label %.preheader1167, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="672" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %tmp6 = add i10 %t_V_4_cast, %phi_mul

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="673" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="549" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="674" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %t_V_6 = phi i3 [ 0, %3 ], [ %y_V, %._crit_edge ]

]]></node>
<StgValue><ssdm name="t_V_6"/></StgValue>
</operation>

<operation id="675" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="5" op_0_bw="3">
<![CDATA[
:1  %t_V_6_cast = zext i3 %t_V_6 to i5

]]></node>
<StgValue><ssdm name="t_V_6_cast"/></StgValue>
</operation>

<operation id="676" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond = icmp eq i3 %t_V_6, -3

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="677" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="678" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %y_V = add i3 %t_V_6, 1

]]></node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="679" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %5, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
._crit_edge:0  %p_shl4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %t_V_6, i2 0)

]]></node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="681" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge:1  %tmp5 = add i5 %p_shl4, %t_V_6_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="10" op_0_bw="5">
<![CDATA[
._crit_edge:2  %tmp5_cast = zext i5 %tmp5 to i10

]]></node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge:3  %index_V = add i10 %tmp6, %tmp5_cast

]]></node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="684" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge:4  %tmp_1 = zext i10 %index_V to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="685" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:5  %output_V_addr_1 = getelementptr [800 x i32]* %output_V, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="output_V_addr_1"/></StgValue>
</operation>

<operation id="686" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge:6  %p_Val2_s = load i32* %output_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="687" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
._crit_edge:7  %p_Val2_3 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %p_cast9, i32 %p_cast8, i32 %p_cast7, i32 %p_cast, i2 %tmp_69)

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="688" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="689" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="690" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="10">
<![CDATA[
._crit_edge:6  %p_Val2_s = load i32* %output_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="691" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  %biased_V = add i32 %p_Val2_s, %p_Val2_3

]]></node>
<StgValue><ssdm name="biased_V"/></StgValue>
</operation>

<operation id="692" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="31" op_0_bw="32">
<![CDATA[
._crit_edge:9  %tmp_70 = trunc i32 %biased_V to i31

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="693" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  %tmp_8 = icmp sgt i32 %biased_V, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="694" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
._crit_edge:11  %p_Val2_2_s = select i1 %tmp_8, i31 %tmp_70, i31 0

]]></node>
<StgValue><ssdm name="p_Val2_2_s"/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="32" op_0_bw="31">
<![CDATA[
._crit_edge:12  %p_Val2_2_cast = zext i31 %p_Val2_2_s to i32

]]></node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
._crit_edge:13  store i32 %p_Val2_2_cast, i32* %output_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="697" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:14  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
