{"vcs1":{"timestamp_begin":1732358252.206597956, "rt":2.25, "ut":1.20, "st":0.26}}
{"vcselab":{"timestamp_begin":1732358254.525124005, "rt":1.50, "ut":0.30, "st":0.15}}
{"link":{"timestamp_begin":1732358256.082051237, "rt":0.31, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732358251.654400455}
{"VCS_COMP_START_TIME": 1732358251.654400455}
{"VCS_COMP_END_TIME": 1732358260.518754811}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343604}}
{"stitch_vcselab": {"peak_mem": 231544}}
