$date
	Sat Oct 22 21:41:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1079161
b110 !
1"
#1079162
b110 &
b110 %
1$
#1079163
0"
#1079166
b11 &
b11 %
#1079170
b1010 &
b1010 %
#1079174
b101 &
b101 %
#1079178
b10000 &
b10000 %
#1079182
b1000 &
b1000 %
#1079186
b100 &
b100 %
#1079190
b10 &
b10 %
#1079194
b1 &
b1 %
1#
#1079198
b0 &
0#
b0 %
0$
#2063809
b11010 !
1"
#2063810
b11010 &
b11010 %
1$
#2063811
0"
#2063814
b1101 &
b1101 %
#2063818
b101000 &
b101000 %
#2063822
b10100 &
b10100 %
#2063826
b1010 &
b1010 %
#2063830
b101 &
b101 %
#2063834
b10000 &
b10000 %
#2063838
b1000 &
b1000 %
#2063842
b100 &
b100 %
#2063846
b10 &
b10 %
#2063850
b1 &
b1 %
1#
#2063854
b0 &
0#
b0 %
0$
#3019043
b1011 !
1"
#3019046
b1011 &
b1011 %
1$
#3019047
0"
#3019050
b100010 &
b100010 %
#3019054
b10001 &
b10001 %
#3019058
b110100 &
b110100 %
#3019062
b11010 &
b11010 %
#3019066
b1101 &
b1101 %
#3019070
b101000 &
b101000 %
#3019074
b10100 &
b10100 %
#3019078
b1010 &
b1010 %
#3019082
b101 &
b101 %
#3019086
b10000 &
b10000 %
#3019090
b1000 &
b1000 %
#3019094
b100 &
b100 %
#3019098
b10 &
b10 %
#3019102
b1 &
1#
b1 %
#3019106
b0 &
b0 %
0#
0$
#4500012
