
**RISC-V** (pronounced "risk-five") is a new instruction set architecture (ISA)
that was originally designed to support computer architecture research and education, 
which we now hope will become a standard open architecture for industry implementations. 
RISC-V was originally developed in the Computer Science Division of the EECS Department at
the University of California, Berkeley.

For more information on RISC-V see http://riscv.org/
