

================================================================
== Vivado HLS Report for 'gpio_bram_hls'
================================================================
* Date:           Wed May 25 15:15:05 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        gpio_bram_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    116|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      4|     226|    360|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     35|
|Register         |        -|      -|     233|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     459|    511|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |gpio_bram_hls_cpuControl_s_axi_U    |gpio_bram_hls_cpuControl_s_axi   |        0|      0|  226|  360|
    |gpio_bram_hls_mul_32s_31ns_32_6_U1  |gpio_bram_hls_mul_32s_31ns_32_6  |        0|      4|    0|    0|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                               |                                 |        0|      4|  226|  360|
    +------------------------------------+---------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |c_fu_113_p2      |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_127_p2    |     +    |      0|  0|  31|          31|           1|
    |smax_fu_97_p3    |  Select  |      0|  0|  31|           1|          31|
    |tmp_3_fu_122_p2  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_87_p2     |   icmp   |      0|  0|  11|          32|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0| 116|         128|          97|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   4|         10|    1|         10|
    |i_reg_76   |  31|          2|   31|         62|
    +-----------+----+-----------+-----+-----------+
    |Total      |  35|         12|   32|         72|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |C0_read_reg_143        |  32|   0|   32|          0|
    |ap_CS_fsm              |   9|   0|    9|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |c_reg_158              |  32|   0|   32|          0|
    |i_cast_reg_163         |  31|   0|   32|          1|
    |i_reg_76               |  31|   0|   31|          0|
    |inc_read_reg_133       |  32|   0|   32|          0|
    |rep_read_reg_138       |  32|   0|   32|          0|
    |smax_reg_148           |  31|   0|   31|          0|
    |tmp_3_reg_168          |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 233|   0|  234|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------------+-----+-----+------------+---------------+--------------+
|s_axi_cpuControl_AWVALID  |  in |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_AWREADY  | out |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_AWADDR   |  in |    6|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_WVALID   |  in |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_WREADY   | out |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_WDATA    |  in |   32|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_WSTRB    |  in |    4|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_ARVALID  |  in |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_ARREADY  | out |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_ARADDR   |  in |    6|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_RVALID   | out |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_RREADY   |  in |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_RDATA    | out |   32|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_RRESP    | out |    2|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_BVALID   | out |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_BREADY   |  in |    1|    s_axi   |   cpuControl  |    pointer   |
|s_axi_cpuControl_BRESP    | out |    2|    s_axi   |   cpuControl  |    pointer   |
|ap_clk                    |  in |    1| ap_ctrl_hs | gpio_bram_hls | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs | gpio_bram_hls | return value |
|interrupt                 | out |    1| ap_ctrl_hs | gpio_bram_hls | return value |
+--------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	10  / (!tmp_3)
	9  / (tmp_3)
9 --> 
	8  / true
10 --> 
* FSM state operations: 

 <State 1>: 4.89ns
ST_1: inc_read [1/1] 1.00ns
:6  %inc_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inc) nounwind

ST_1: rep_read [1/1] 1.00ns
:7  %rep_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %rep) nounwind

ST_1: C0_read [1/1] 1.00ns
:8  %C0_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %C0) nounwind

ST_1: tmp [1/1] 2.52ns
:15  %tmp = icmp sgt i32 %rep_read, 0

ST_1: tmp_4 [1/1] 0.00ns
:16  %tmp_4 = trunc i32 %rep_read to i31

ST_1: smax [1/1] 1.37ns
:17  %smax = select i1 %tmp, i31 %tmp_4, i31 0


 <State 2>: 6.08ns
ST_2: smax_cast [1/1] 0.00ns
:18  %smax_cast = zext i31 %smax to i32

ST_2: tmp_1 [6/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast


 <State 3>: 6.08ns
ST_3: tmp_1 [5/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast


 <State 4>: 6.08ns
ST_4: tmp_1 [4/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast


 <State 5>: 6.08ns
ST_5: tmp_1 [3/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast


 <State 6>: 6.08ns
ST_6: tmp_1 [2/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast


 <State 7>: 8.52ns
ST_7: stg_23 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %C0) nounwind, !map !0

ST_7: stg_24 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rep) nounwind, !map !6

ST_7: stg_25 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %inc) nounwind, !map !10

ST_7: stg_26 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %index) nounwind, !map !14

ST_7: stg_27 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter) nounwind, !map !20

ST_7: stg_28 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @gpio_bram_hls_str) nounwind

ST_7: stg_29 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %C0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: stg_30 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %rep, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: stg_31 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %inc, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: stg_32 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %index, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: stg_33 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %counter, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: stg_34 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_7: tmp_1 [1/6] 6.08ns
:19  %tmp_1 = mul i32 %inc_read, %smax_cast

ST_7: c [1/1] 2.44ns
:20  %c = add i32 %C0_read, %tmp_1

ST_7: stg_37 [1/1] 1.57ns
:21  br label %1


 <State 8>: 2.52ns
ST_8: i [1/1] 0.00ns
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

ST_8: i_cast [1/1] 0.00ns
:1  %i_cast = zext i31 %i to i32

ST_8: tmp_3 [1/1] 2.52ns
:2  %tmp_3 = icmp slt i32 %i_cast, %rep_read

ST_8: i_1 [1/1] 2.44ns
:3  %i_1 = add i31 %i, 1

ST_8: stg_42 [1/1] 0.00ns
:4  br i1 %tmp_3, label %2, label %3


 <State 9>: 1.00ns
ST_9: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

ST_9: stg_44 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: stg_45 [1/1] 1.00ns
:2  call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %index, i32 %i_cast) nounwind

ST_9: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2) nounwind

ST_9: stg_47 [1/1] 0.00ns
:4  br label %1


 <State 10>: 1.00ns
ST_10: stg_48 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %counter, i32 %c) nounwind

ST_10: stg_49 [1/1] 0.00ns
:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f77d6c25e70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rep]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f77d6e03d90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f77d6dbab20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f77d6dbe480; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f77d6858f90; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inc_read  (read           ) [ 00111111000]
rep_read  (read           ) [ 00111111110]
C0_read   (read           ) [ 00111111000]
tmp       (icmp           ) [ 00000000000]
tmp_4     (trunc          ) [ 00000000000]
smax      (select         ) [ 00100000000]
smax_cast (zext           ) [ 00011111000]
stg_23    (specbitsmap    ) [ 00000000000]
stg_24    (specbitsmap    ) [ 00000000000]
stg_25    (specbitsmap    ) [ 00000000000]
stg_26    (specbitsmap    ) [ 00000000000]
stg_27    (specbitsmap    ) [ 00000000000]
stg_28    (spectopmodule  ) [ 00000000000]
stg_29    (specinterface  ) [ 00000000000]
stg_30    (specinterface  ) [ 00000000000]
stg_31    (specinterface  ) [ 00000000000]
stg_32    (specinterface  ) [ 00000000000]
stg_33    (specinterface  ) [ 00000000000]
stg_34    (specinterface  ) [ 00000000000]
tmp_1     (mul            ) [ 00000000000]
c         (add            ) [ 00000000111]
stg_37    (br             ) [ 00000001110]
i         (phi            ) [ 00000000100]
i_cast    (zext           ) [ 00000000110]
tmp_3     (icmp           ) [ 00000000110]
i_1       (add            ) [ 00000001110]
stg_42    (br             ) [ 00000000000]
tmp_2     (specregionbegin) [ 00000000000]
stg_44    (specpipeline   ) [ 00000000000]
stg_45    (write          ) [ 00000000000]
empty     (specregionend  ) [ 00000000000]
stg_47    (br             ) [ 00000001110]
stg_48    (write          ) [ 00000000000]
stg_49    (ret            ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rep">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rep"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="index">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="counter">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gpio_bram_hls_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="inc_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inc_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="rep_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rep_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="C0_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C0_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="stg_45_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="31" slack="1"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_45/9 "/>
</bind>
</comp>

<comp id="69" class="1004" name="stg_48_write_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="32" slack="2"/>
<pin id="73" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_48/10 "/>
</bind>
</comp>

<comp id="76" class="1005" name="i_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="31" slack="1"/>
<pin id="78" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="i_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="31" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_4_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="smax_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="31" slack="0"/>
<pin id="100" dir="0" index="2" bw="31" slack="0"/>
<pin id="101" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="smax_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="31" slack="1"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_cast/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="0" index="1" bw="31" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="c_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="6"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="7"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/8 "/>
</bind>
</comp>

<comp id="133" class="1005" name="inc_read_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inc_read "/>
</bind>
</comp>

<comp id="138" class="1005" name="rep_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="7"/>
<pin id="140" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="rep_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="C0_read_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="6"/>
<pin id="145" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="C0_read "/>
</bind>
</comp>

<comp id="148" class="1005" name="smax_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="1"/>
<pin id="150" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="153" class="1005" name="smax_cast_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="smax_cast "/>
</bind>
</comp>

<comp id="158" class="1005" name="c_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2"/>
<pin id="160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_cast_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="168" class="1005" name="tmp_3_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="50" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="50" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="87" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="108" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="80" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="80" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="44" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="141"><net_src comp="50" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="146"><net_src comp="56" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="151"><net_src comp="97" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="156"><net_src comp="105" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="161"><net_src comp="113" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="166"><net_src comp="118" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="171"><net_src comp="122" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="127" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: index | {9 }
	Port: counter | {10 }
  - Chain level:
	State 1
		smax : 1
	State 2
		tmp_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		c : 1
	State 8
		i_cast : 1
		tmp_3 : 2
		i_1 : 1
		stg_42 : 3
	State 9
		empty : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    add   |       c_fu_113      |    0    |    0    |    32   |
|          |      i_1_fu_127     |    0    |    0    |    31   |
|----------|---------------------|---------|---------|---------|
|  select  |      smax_fu_97     |    0    |    0    |    31   |
|----------|---------------------|---------|---------|---------|
|   icmp   |      tmp_fu_87      |    0    |    0    |    11   |
|          |     tmp_3_fu_122    |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_108     |    4    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | inc_read_read_fu_44 |    0    |    0    |    0    |
|   read   | rep_read_read_fu_50 |    0    |    0    |    0    |
|          |  C0_read_read_fu_56 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |  stg_45_write_fu_62 |    0    |    0    |    0    |
|          |  stg_48_write_fu_69 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |     tmp_4_fu_93     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |   smax_cast_fu_105  |    0    |    0    |    0    |
|          |    i_cast_fu_118    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    4    |    0    |   116   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| C0_read_reg_143 |   32   |
|    c_reg_158    |   32   |
|   i_1_reg_172   |   31   |
|  i_cast_reg_163 |   32   |
|     i_reg_76    |   31   |
| inc_read_reg_133|   32   |
| rep_read_reg_138|   32   |
|smax_cast_reg_153|   32   |
|   smax_reg_148  |   31   |
|  tmp_3_reg_168  |    1   |
+-----------------+--------+
|      Total      |   286  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_108 |  p1  |   2  |  31  |   62   ||    31   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   62   ||  1.571  ||    31   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   116  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   31   |
|  Register |    -   |    -   |   286  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   286  |   147  |
+-----------+--------+--------+--------+--------+
