ERROR!  >>>= operation found in block that is specified to not allow SystemVerilog syntax,   file: gen36.v, line: 5, col: 16
ERROR!  Error in parsing design
