<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>U146: Lib::BSP::Ethercat::PDI::LAN9252::Registers Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<script type="text/javascript" src="../../clipboard.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript" src="../../cookie.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">U146<span id="projectnumber">&#160;8.03</span>
   </div>
   <div id="projectbrief">48 Inputs/ 32 Outputs / 802.15.4 Client Canbus Server</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('de/dc8/class_lib_1_1_b_s_p_1_1_ethercat_1_1_p_d_i_1_1_l_a_n9252_1_1_registers.html','../../','de/d89/class_lib_1_1_b_s_p_1_1_ethercat_1_1_p_d_i_1_1_l_a_n9252_1_1_registers-members'); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">Lib::BSP::Ethercat::PDI::LAN9252::Registers Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>LAN9252 register and command constants for EtherCAT PDI.  
 <a href="#details">More...</a></p>
<div id="dynsection-0" onclick="return dynsection.toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;"><span class="dynarrow"><span class="arrowhead closed"></span></span>Collaboration diagram for Lib::BSP::Ethercat::PDI::LAN9252::Registers:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" loading="lazy" frameborder="0" src="../../d2/da0/class_lib_1_1_b_s_p_1_1_ethercat_1_1_p_d_i_1_1_l_a_n9252_1_1_registers__coll__graph.svg" width="652" height="734"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-static-attribs" class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a78da003e4c3ddb6d0917688052950152" id="r_a78da003e4c3ddb6d0917688052950152"><td class="memItemLeft" align="right" valign="top"><a id="a78da003e4c3ddb6d0917688052950152" name="a78da003e4c3ddb6d0917688052950152"></a>
static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>ECAT_REG_BASE_ADDR</b> = 0x0300</td></tr>
<tr class="memdesc:a78da003e4c3ddb6d0917688052950152"><td class="mdescLeft">&#160;</td><td class="mdescRight">EtherCAT register base address. <br /></td></tr>
<tr class="memitem:a8a0cc45dc91229a521002d858da98358" id="r_a8a0cc45dc91229a521002d858da98358"><td class="memItemLeft" align="right" valign="top"><a id="a8a0cc45dc91229a521002d858da98358" name="a8a0cc45dc91229a521002d858da98358"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CSR_DATA_REG_OFFSET</b> = 0x00</td></tr>
<tr class="memdesc:a8a0cc45dc91229a521002d858da98358"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR data register offset. <br /></td></tr>
<tr class="memitem:a8a1c1ba994c5780050df4e901adf25f2" id="r_a8a1c1ba994c5780050df4e901adf25f2"><td class="memItemLeft" align="right" valign="top"><a id="a8a1c1ba994c5780050df4e901adf25f2" name="a8a1c1ba994c5780050df4e901adf25f2"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CSR_CMD_REG_OFFSET</b> = 0x04</td></tr>
<tr class="memdesc:a8a1c1ba994c5780050df4e901adf25f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR command register offset. <br /></td></tr>
<tr class="memitem:a9a349917aa33be0ea7aad1fcf9485075" id="r_a9a349917aa33be0ea7aad1fcf9485075"><td class="memItemLeft" align="right" valign="top"><a id="a9a349917aa33be0ea7aad1fcf9485075" name="a9a349917aa33be0ea7aad1fcf9485075"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_READ_ADDR_LEN_OFFSET</b> = 0x08</td></tr>
<tr class="memdesc:a9a349917aa33be0ea7aad1fcf9485075"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM read address/length offset. <br /></td></tr>
<tr class="memitem:aeff084133fe952e5945e6e3f2644ebfe" id="r_aeff084133fe952e5945e6e3f2644ebfe"><td class="memItemLeft" align="right" valign="top"><a id="aeff084133fe952e5945e6e3f2644ebfe" name="aeff084133fe952e5945e6e3f2644ebfe"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_READ_CMD_OFFSET</b> = 0x0c</td></tr>
<tr class="memdesc:aeff084133fe952e5945e6e3f2644ebfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM read command offset. <br /></td></tr>
<tr class="memitem:a794c4343b83edefa6b987eade1e065b5" id="r_a794c4343b83edefa6b987eade1e065b5"><td class="memItemLeft" align="right" valign="top"><a id="a794c4343b83edefa6b987eade1e065b5" name="a794c4343b83edefa6b987eade1e065b5"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_WRITE_ADDR_LEN_OFFSET</b> = 0x10</td></tr>
<tr class="memdesc:a794c4343b83edefa6b987eade1e065b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM write address/length offset. <br /></td></tr>
<tr class="memitem:a54d150710aa38edeee736ca98a36441b" id="r_a54d150710aa38edeee736ca98a36441b"><td class="memItemLeft" align="right" valign="top"><a id="a54d150710aa38edeee736ca98a36441b" name="a54d150710aa38edeee736ca98a36441b"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_WRITE_CMD_OFFSET</b> = 0x14</td></tr>
<tr class="memdesc:a54d150710aa38edeee736ca98a36441b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM write command offset. <br /></td></tr>
<tr class="memitem:ac0e0f41f5193c85e2758487b2e128ef4" id="r_ac0e0f41f5193c85e2758487b2e128ef4"><td class="memItemLeft" align="right" valign="top"><a id="ac0e0f41f5193c85e2758487b2e128ef4" name="ac0e0f41f5193c85e2758487b2e128ef4"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_SPACE_AVBL_COUNT_MASK</b> = 0x1f</td></tr>
<tr class="memdesc:ac0e0f41f5193c85e2758487b2e128ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM available count mask. <br /></td></tr>
<tr class="memitem:a6ab4a98df3f9e8ad2f14b229e77f8adc" id="r_a6ab4a98df3f9e8ad2f14b229e77f8adc"><td class="memItemLeft" align="right" valign="top"><a id="a6ab4a98df3f9e8ad2f14b229e77f8adc" name="a6ab4a98df3f9e8ad2f14b229e77f8adc"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>IS_PRAM_SPACE_AVBL_MASK</b> = 0x01</td></tr>
<tr class="memdesc:a6ab4a98df3f9e8ad2f14b229e77f8adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM available flag mask. <br /></td></tr>
<tr class="memitem:a35035d975ede0fb29c570f462df4f7cd" id="r_a35035d975ede0fb29c570f462df4f7cd"><td class="memItemLeft" align="right" valign="top"><a id="a35035d975ede0fb29c570f462df4f7cd" name="a35035d975ede0fb29c570f462df4f7cd"></a>
static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>CSR_DATA_REG</b> = <a class="el" href="#a78da003e4c3ddb6d0917688052950152">ECAT_REG_BASE_ADDR</a> + <a class="el" href="#a8a0cc45dc91229a521002d858da98358">CSR_DATA_REG_OFFSET</a></td></tr>
<tr class="memdesc:a35035d975ede0fb29c570f462df4f7cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR data register address. <br /></td></tr>
<tr class="memitem:a0cd56c09fd79004b9acf684bee8d8ca1" id="r_a0cd56c09fd79004b9acf684bee8d8ca1"><td class="memItemLeft" align="right" valign="top"><a id="a0cd56c09fd79004b9acf684bee8d8ca1" name="a0cd56c09fd79004b9acf684bee8d8ca1"></a>
static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>CSR_CMD_REG</b> = <a class="el" href="#a78da003e4c3ddb6d0917688052950152">ECAT_REG_BASE_ADDR</a> + <a class="el" href="#a8a1c1ba994c5780050df4e901adf25f2">CSR_CMD_REG_OFFSET</a></td></tr>
<tr class="memdesc:a0cd56c09fd79004b9acf684bee8d8ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSR command register address. <br /></td></tr>
<tr class="memitem:a6aee26b21c139a44273a4dc641d5e098" id="r_a6aee26b21c139a44273a4dc641d5e098"><td class="memItemLeft" align="right" valign="top"><a id="a6aee26b21c139a44273a4dc641d5e098" name="a6aee26b21c139a44273a4dc641d5e098"></a>
static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_READ_ADDR_LEN_REG</b> = <a class="el" href="#a78da003e4c3ddb6d0917688052950152">ECAT_REG_BASE_ADDR</a> + <a class="el" href="#a9a349917aa33be0ea7aad1fcf9485075">PRAM_READ_ADDR_LEN_OFFSET</a></td></tr>
<tr class="memdesc:a6aee26b21c139a44273a4dc641d5e098"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM read address/length register. <br /></td></tr>
<tr class="memitem:a81e4fbaf76fecd068258945bfdeede40" id="r_a81e4fbaf76fecd068258945bfdeede40"><td class="memItemLeft" align="right" valign="top"><a id="a81e4fbaf76fecd068258945bfdeede40" name="a81e4fbaf76fecd068258945bfdeede40"></a>
static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_READ_CMD_REG</b> = <a class="el" href="#a78da003e4c3ddb6d0917688052950152">ECAT_REG_BASE_ADDR</a> + <a class="el" href="#aeff084133fe952e5945e6e3f2644ebfe">PRAM_READ_CMD_OFFSET</a></td></tr>
<tr class="memdesc:a81e4fbaf76fecd068258945bfdeede40"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM read command register. <br /></td></tr>
<tr class="memitem:aff4ad33ae118ddcc79d2c52e950cb1e0" id="r_aff4ad33ae118ddcc79d2c52e950cb1e0"><td class="memItemLeft" align="right" valign="top"><a id="aff4ad33ae118ddcc79d2c52e950cb1e0" name="aff4ad33ae118ddcc79d2c52e950cb1e0"></a>
static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_WRITE_ADDR_LEN_REG</b> = <a class="el" href="#a78da003e4c3ddb6d0917688052950152">ECAT_REG_BASE_ADDR</a> + <a class="el" href="#a794c4343b83edefa6b987eade1e065b5">PRAM_WRITE_ADDR_LEN_OFFSET</a></td></tr>
<tr class="memdesc:aff4ad33ae118ddcc79d2c52e950cb1e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM write address/length register. <br /></td></tr>
<tr class="memitem:a07b775984993497edecf70f7f6749db3" id="r_a07b775984993497edecf70f7f6749db3"><td class="memItemLeft" align="right" valign="top"><a id="a07b775984993497edecf70f7f6749db3" name="a07b775984993497edecf70f7f6749db3"></a>
static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_WRITE_CMD_REG</b> = <a class="el" href="#a78da003e4c3ddb6d0917688052950152">ECAT_REG_BASE_ADDR</a> + <a class="el" href="#a54d150710aa38edeee736ca98a36441b">PRAM_WRITE_CMD_OFFSET</a></td></tr>
<tr class="memdesc:a07b775984993497edecf70f7f6749db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM write command register. <br /></td></tr>
<tr class="memitem:ae2eca839386aa2cb8f3013e787c1af98" id="r_ae2eca839386aa2cb8f3013e787c1af98"><td class="memItemLeft" align="right" valign="top"><a id="ae2eca839386aa2cb8f3013e787c1af98" name="ae2eca839386aa2cb8f3013e787c1af98"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_READ_FIFO_REG</b> = 0x04</td></tr>
<tr class="memdesc:ae2eca839386aa2cb8f3013e787c1af98"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM read FIFO register offset. <br /></td></tr>
<tr class="memitem:aaa30cacb0416c9bf7c8a76ca97aa407e" id="r_aaa30cacb0416c9bf7c8a76ca97aa407e"><td class="memItemLeft" align="right" valign="top"><a id="aaa30cacb0416c9bf7c8a76ca97aa407e" name="aaa30cacb0416c9bf7c8a76ca97aa407e"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_WRITE_FIFO_REG</b> = 0x20</td></tr>
<tr class="memdesc:aaa30cacb0416c9bf7c8a76ca97aa407e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM write FIFO register offset. <br /></td></tr>
<tr class="memitem:a49fee33959a8f6a986955c8f9322ed32" id="r_a49fee33959a8f6a986955c8f9322ed32"><td class="memItemLeft" align="right" valign="top"><a id="a49fee33959a8f6a986955c8f9322ed32" name="a49fee33959a8f6a986955c8f9322ed32"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>HBI_INDEXED_DATA0_REG</b> = 0x04</td></tr>
<tr class="memdesc:a49fee33959a8f6a986955c8f9322ed32"><td class="mdescLeft">&#160;</td><td class="mdescRight">HBI indexed data0 offset. <br /></td></tr>
<tr class="memitem:a3a1d447e9262ccbf925d91921a20708f" id="r_a3a1d447e9262ccbf925d91921a20708f"><td class="memItemLeft" align="right" valign="top"><a id="a3a1d447e9262ccbf925d91921a20708f" name="a3a1d447e9262ccbf925d91921a20708f"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>HBI_INDEXED_DATA1_REG</b> = 0x0c</td></tr>
<tr class="memdesc:a3a1d447e9262ccbf925d91921a20708f"><td class="mdescLeft">&#160;</td><td class="mdescRight">HBI indexed data1 offset. <br /></td></tr>
<tr class="memitem:a7548f747c64891b08115869a07e834dd" id="r_a7548f747c64891b08115869a07e834dd"><td class="memItemLeft" align="right" valign="top"><a id="a7548f747c64891b08115869a07e834dd" name="a7548f747c64891b08115869a07e834dd"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>HBI_INDEXED_DATA2_REG</b> = 0x14</td></tr>
<tr class="memdesc:a7548f747c64891b08115869a07e834dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">HBI indexed data2 offset. <br /></td></tr>
<tr class="memitem:ac04cfcabf16ee2ddcd9d119e14c17f1b" id="r_ac04cfcabf16ee2ddcd9d119e14c17f1b"><td class="memItemLeft" align="right" valign="top"><a id="ac04cfcabf16ee2ddcd9d119e14c17f1b" name="ac04cfcabf16ee2ddcd9d119e14c17f1b"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>HBI_INDEXED_INDEX0_REG</b> = 0x00</td></tr>
<tr class="memdesc:ac04cfcabf16ee2ddcd9d119e14c17f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">HBI indexed index0 offset. <br /></td></tr>
<tr class="memitem:a5a39c1c2c6934c4608e10a0d1c39cd7f" id="r_a5a39c1c2c6934c4608e10a0d1c39cd7f"><td class="memItemLeft" align="right" valign="top"><a id="a5a39c1c2c6934c4608e10a0d1c39cd7f" name="a5a39c1c2c6934c4608e10a0d1c39cd7f"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>HBI_INDEXED_INDEX1_REG</b> = 0x08</td></tr>
<tr class="memdesc:a5a39c1c2c6934c4608e10a0d1c39cd7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">HBI indexed index1 offset. <br /></td></tr>
<tr class="memitem:a288c34038f07bfa29373cd9635ecfb4b" id="r_a288c34038f07bfa29373cd9635ecfb4b"><td class="memItemLeft" align="right" valign="top"><a id="a288c34038f07bfa29373cd9635ecfb4b" name="a288c34038f07bfa29373cd9635ecfb4b"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>HBI_INDEXED_INDEX2_REG</b> = 0x10</td></tr>
<tr class="memdesc:a288c34038f07bfa29373cd9635ecfb4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">HBI indexed index2 offset. <br /></td></tr>
<tr class="memitem:ab5f1ef06678c0813005ac03b799bf471" id="r_ab5f1ef06678c0813005ac03b799bf471"><td class="memItemLeft" align="right" valign="top"><a id="ab5f1ef06678c0813005ac03b799bf471" name="ab5f1ef06678c0813005ac03b799bf471"></a>
static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>HBI_INDEXED_PRAM_READ_WRITE_FIFO</b> = 0x18</td></tr>
<tr class="memdesc:ab5f1ef06678c0813005ac03b799bf471"><td class="mdescLeft">&#160;</td><td class="mdescRight">HBI indexed PRAM FIFO offset. <br /></td></tr>
<tr class="memitem:ad4a6e867b5e4b11bd56e1ba0d9714197" id="r_ad4a6e867b5e4b11bd56e1ba0d9714197"><td class="memItemLeft" align="right" valign="top"><a id="ad4a6e867b5e4b11bd56e1ba0d9714197" name="ad4a6e867b5e4b11bd56e1ba0d9714197"></a>
static constexpr int32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_RW_ABORT_MASK</b> = (1 &lt;&lt; 30)</td></tr>
<tr class="memdesc:ad4a6e867b5e4b11bd56e1ba0d9714197"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM read/write abort mask. <br /></td></tr>
<tr class="memitem:a79ac2c0f8e16ccb6a87ce6bfc6ee15b5" id="r_a79ac2c0f8e16ccb6a87ce6bfc6ee15b5"><td class="memItemLeft" align="right" valign="top"><a id="a79ac2c0f8e16ccb6a87ce6bfc6ee15b5" name="a79ac2c0f8e16ccb6a87ce6bfc6ee15b5"></a>
static constexpr int32_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_RW_BUSY_32B</b> = (1 &lt;&lt; 31)</td></tr>
<tr class="memdesc:a79ac2c0f8e16ccb6a87ce6bfc6ee15b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM read/write busy mask (32-bit) <br /></td></tr>
<tr class="memitem:a12cf59fbfe244f72c7beacb2c8425876" id="r_a12cf59fbfe244f72c7beacb2c8425876"><td class="memItemLeft" align="right" valign="top"><a id="a12cf59fbfe244f72c7beacb2c8425876" name="a12cf59fbfe244f72c7beacb2c8425876"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_RW_BUSY_8B</b> = (1 &lt;&lt; 7)</td></tr>
<tr class="memdesc:a12cf59fbfe244f72c7beacb2c8425876"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM read/write busy mask (8-bit) <br /></td></tr>
<tr class="memitem:a6ac28f1be820e44fbb0ecb0a87880e5a" id="r_a6ac28f1be820e44fbb0ecb0a87880e5a"><td class="memItemLeft" align="right" valign="top"><a id="a6ac28f1be820e44fbb0ecb0a87880e5a" name="a6ac28f1be820e44fbb0ecb0a87880e5a"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_SET_READ</b> = (1 &lt;&lt; 6)</td></tr>
<tr class="memdesc:a6ac28f1be820e44fbb0ecb0a87880e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM set read command. <br /></td></tr>
<tr class="memitem:ac3329435d9a17fe323b48a3e3e3f792a" id="r_ac3329435d9a17fe323b48a3e3e3f792a"><td class="memItemLeft" align="right" valign="top"><a id="ac3329435d9a17fe323b48a3e3e3f792a" name="ac3329435d9a17fe323b48a3e3e3f792a"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>PRAM_SET_WRITE</b> = 0</td></tr>
<tr class="memdesc:ac3329435d9a17fe323b48a3e3e3f792a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PRAM set write command. <br /></td></tr>
<tr class="memitem:ae69f760cd447ccb989fa75784a36a777" id="r_ae69f760cd447ccb989fa75784a36a777"><td class="memItemLeft" align="right" valign="top"><a id="ae69f760cd447ccb989fa75784a36a777" name="ae69f760cd447ccb989fa75784a36a777"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_SERIAL_READ</b> = 0x03</td></tr>
<tr class="memdesc:ae69f760cd447ccb989fa75784a36a777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial read command. <br /></td></tr>
<tr class="memitem:a9b1453574ee340c12c28c9aed108b469" id="r_a9b1453574ee340c12c28c9aed108b469"><td class="memItemLeft" align="right" valign="top"><a id="a9b1453574ee340c12c28c9aed108b469" name="a9b1453574ee340c12c28c9aed108b469"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_FAST_READ</b> = 0x0B</td></tr>
<tr class="memdesc:a9b1453574ee340c12c28c9aed108b469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast read command. <br /></td></tr>
<tr class="memitem:a1ca87bed601a2eb673c513c024a1ba19" id="r_a1ca87bed601a2eb673c513c024a1ba19"><td class="memItemLeft" align="right" valign="top"><a id="a1ca87bed601a2eb673c513c024a1ba19" name="a1ca87bed601a2eb673c513c024a1ba19"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_DUAL_OP_READ</b> = 0x3B</td></tr>
<tr class="memdesc:a1ca87bed601a2eb673c513c024a1ba19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual output read command. <br /></td></tr>
<tr class="memitem:a6da32c3a5e8a7ecdeffac88ad34c1f43" id="r_a6da32c3a5e8a7ecdeffac88ad34c1f43"><td class="memItemLeft" align="right" valign="top"><a id="a6da32c3a5e8a7ecdeffac88ad34c1f43" name="a6da32c3a5e8a7ecdeffac88ad34c1f43"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_DUAL_IO_READ</b> = 0xBB</td></tr>
<tr class="memdesc:a6da32c3a5e8a7ecdeffac88ad34c1f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual I/O read command. <br /></td></tr>
<tr class="memitem:a048257df293576e19ec44773c9a0f23b" id="r_a048257df293576e19ec44773c9a0f23b"><td class="memItemLeft" align="right" valign="top"><a id="a048257df293576e19ec44773c9a0f23b" name="a048257df293576e19ec44773c9a0f23b"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_QUAD_OP_READ</b> = 0x6B</td></tr>
<tr class="memdesc:a048257df293576e19ec44773c9a0f23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad output read command. <br /></td></tr>
<tr class="memitem:a27d40736a63ad4db24600a73b53fcd2e" id="r_a27d40736a63ad4db24600a73b53fcd2e"><td class="memItemLeft" align="right" valign="top"><a id="a27d40736a63ad4db24600a73b53fcd2e" name="a27d40736a63ad4db24600a73b53fcd2e"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_QUAD_IO_READ</b> = 0xEB</td></tr>
<tr class="memdesc:a27d40736a63ad4db24600a73b53fcd2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad I/O read command. <br /></td></tr>
<tr class="memitem:a4137cf4fc35260727df7123603dacc1b" id="r_a4137cf4fc35260727df7123603dacc1b"><td class="memItemLeft" align="right" valign="top"><a id="a4137cf4fc35260727df7123603dacc1b" name="a4137cf4fc35260727df7123603dacc1b"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_SERIAL_WRITE</b> = 0x02</td></tr>
<tr class="memdesc:a4137cf4fc35260727df7123603dacc1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial write command. <br /></td></tr>
<tr class="memitem:ac343f5ad0a4c3197dba5693448fe1722" id="r_ac343f5ad0a4c3197dba5693448fe1722"><td class="memItemLeft" align="right" valign="top"><a id="ac343f5ad0a4c3197dba5693448fe1722" name="ac343f5ad0a4c3197dba5693448fe1722"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_DUAL_DATA_WRITE</b> = 0x32</td></tr>
<tr class="memdesc:ac343f5ad0a4c3197dba5693448fe1722"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual data write command. <br /></td></tr>
<tr class="memitem:a39aed90ced4731a7b4dea4e3d5cde262" id="r_a39aed90ced4731a7b4dea4e3d5cde262"><td class="memItemLeft" align="right" valign="top"><a id="a39aed90ced4731a7b4dea4e3d5cde262" name="a39aed90ced4731a7b4dea4e3d5cde262"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_DUAL_ADDR_DATA_WRITE</b> = 0xB2</td></tr>
<tr class="memdesc:a39aed90ced4731a7b4dea4e3d5cde262"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual address/data write command. <br /></td></tr>
<tr class="memitem:a12f8ca62068362b6b7ee866ce48b2b7a" id="r_a12f8ca62068362b6b7ee866ce48b2b7a"><td class="memItemLeft" align="right" valign="top"><a id="a12f8ca62068362b6b7ee866ce48b2b7a" name="a12f8ca62068362b6b7ee866ce48b2b7a"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_QUAD_DATA_WRITE</b> = 0x62</td></tr>
<tr class="memdesc:a12f8ca62068362b6b7ee866ce48b2b7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad data write command. <br /></td></tr>
<tr class="memitem:a19e2a2e7a752da862e227f727374480d" id="r_a19e2a2e7a752da862e227f727374480d"><td class="memItemLeft" align="right" valign="top"><a id="a19e2a2e7a752da862e227f727374480d" name="a19e2a2e7a752da862e227f727374480d"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_QUAD_ADDR_DARA_WRITE</b> = 0xE2</td></tr>
<tr class="memdesc:a19e2a2e7a752da862e227f727374480d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad address/data write command. <br /></td></tr>
<tr class="memitem:aedd1b515f6f99e9754534069dfd6df79" id="r_aedd1b515f6f99e9754534069dfd6df79"><td class="memItemLeft" align="right" valign="top"><a id="aedd1b515f6f99e9754534069dfd6df79" name="aedd1b515f6f99e9754534069dfd6df79"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_SERIAL_READ_DUMMY</b> = 0</td></tr>
<tr class="memdesc:aedd1b515f6f99e9754534069dfd6df79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial read dummy cycles. <br /></td></tr>
<tr class="memitem:a7b011c96680ae075adb6eabd2284abf9" id="r_a7b011c96680ae075adb6eabd2284abf9"><td class="memItemLeft" align="right" valign="top"><a id="a7b011c96680ae075adb6eabd2284abf9" name="a7b011c96680ae075adb6eabd2284abf9"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_FAST_READ_DUMMY</b> = 1</td></tr>
<tr class="memdesc:a7b011c96680ae075adb6eabd2284abf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast read dummy cycles. <br /></td></tr>
<tr class="memitem:a9672d0acac22ef53a95bf67f20035cb6" id="r_a9672d0acac22ef53a95bf67f20035cb6"><td class="memItemLeft" align="right" valign="top"><a id="a9672d0acac22ef53a95bf67f20035cb6" name="a9672d0acac22ef53a95bf67f20035cb6"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_DUAL_OP_READ_DUMMY</b> = 1</td></tr>
<tr class="memdesc:a9672d0acac22ef53a95bf67f20035cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual output read dummy cycles. <br /></td></tr>
<tr class="memitem:ae066d526472f4e7daef831809ca90627" id="r_ae066d526472f4e7daef831809ca90627"><td class="memItemLeft" align="right" valign="top"><a id="ae066d526472f4e7daef831809ca90627" name="ae066d526472f4e7daef831809ca90627"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_DUAL_IO_READ_DUMMY</b> = 2</td></tr>
<tr class="memdesc:ae066d526472f4e7daef831809ca90627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual I/O read dummy cycles. <br /></td></tr>
<tr class="memitem:a32a3562eea7deb1ae4a97718bb2ad512" id="r_a32a3562eea7deb1ae4a97718bb2ad512"><td class="memItemLeft" align="right" valign="top"><a id="a32a3562eea7deb1ae4a97718bb2ad512" name="a32a3562eea7deb1ae4a97718bb2ad512"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_QUAD_OP_READ_DUMMY</b> = 1</td></tr>
<tr class="memdesc:a32a3562eea7deb1ae4a97718bb2ad512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad output read dummy cycles. <br /></td></tr>
<tr class="memitem:a424ed0e29156241717ab24347c2de3b3" id="r_a424ed0e29156241717ab24347c2de3b3"><td class="memItemLeft" align="right" valign="top"><a id="a424ed0e29156241717ab24347c2de3b3" name="a424ed0e29156241717ab24347c2de3b3"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_QUAD_IO_READ_DUMMY</b> = 4</td></tr>
<tr class="memdesc:a424ed0e29156241717ab24347c2de3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad I/O read dummy cycles. <br /></td></tr>
<tr class="memitem:a511621a9415de4a2ded4cc01aeedb17c" id="r_a511621a9415de4a2ded4cc01aeedb17c"><td class="memItemLeft" align="right" valign="top"><a id="a511621a9415de4a2ded4cc01aeedb17c" name="a511621a9415de4a2ded4cc01aeedb17c"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_SERIAL_WRITE_DUMMY</b> = 0</td></tr>
<tr class="memdesc:a511621a9415de4a2ded4cc01aeedb17c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial write dummy cycles. <br /></td></tr>
<tr class="memitem:a7c97786ff948556ea79dafa55a3870ed" id="r_a7c97786ff948556ea79dafa55a3870ed"><td class="memItemLeft" align="right" valign="top"><a id="a7c97786ff948556ea79dafa55a3870ed" name="a7c97786ff948556ea79dafa55a3870ed"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_DUAL_DATA_WRITE_DUMMY</b> = 0</td></tr>
<tr class="memdesc:a7c97786ff948556ea79dafa55a3870ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual data write dummy cycles. <br /></td></tr>
<tr class="memitem:a3ae49c14f4ccf1033f740566ecac70d7" id="r_a3ae49c14f4ccf1033f740566ecac70d7"><td class="memItemLeft" align="right" valign="top"><a id="a3ae49c14f4ccf1033f740566ecac70d7" name="a3ae49c14f4ccf1033f740566ecac70d7"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_DUAL_ADDR_DATA_WRITE_DUMMY</b> = 0</td></tr>
<tr class="memdesc:a3ae49c14f4ccf1033f740566ecac70d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual address/data write dummy cycles. <br /></td></tr>
<tr class="memitem:a31e6a883748e36bde22e46f8af55fa03" id="r_a31e6a883748e36bde22e46f8af55fa03"><td class="memItemLeft" align="right" valign="top"><a id="a31e6a883748e36bde22e46f8af55fa03" name="a31e6a883748e36bde22e46f8af55fa03"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_QUAD_DATA_WRITE_DUMMY</b> = 0</td></tr>
<tr class="memdesc:a31e6a883748e36bde22e46f8af55fa03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad data write dummy cycles. <br /></td></tr>
<tr class="memitem:afafbda9b7bbf5be7a805622e8b0dbaf9" id="r_afafbda9b7bbf5be7a805622e8b0dbaf9"><td class="memItemLeft" align="right" valign="top"><a id="afafbda9b7bbf5be7a805622e8b0dbaf9" name="afafbda9b7bbf5be7a805622e8b0dbaf9"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>CMD_QUAD_ADDR_DARA_WRITE_DUMMY</b> = 0</td></tr>
<tr class="memdesc:afafbda9b7bbf5be7a805622e8b0dbaf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quad address/data write dummy cycles. <br /></td></tr>
<tr class="memitem:a15cdcae158f95a66c4944180bd9659b1" id="r_a15cdcae158f95a66c4944180bd9659b1"><td class="memItemLeft" align="right" valign="top"><a id="a15cdcae158f95a66c4944180bd9659b1" name="a15cdcae158f95a66c4944180bd9659b1"></a>
static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>ESC_CSR_CMD_REG</b> = 0x304</td></tr>
<tr class="memdesc:a15cdcae158f95a66c4944180bd9659b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESC CSR command register address. <br /></td></tr>
<tr class="memitem:a246004048637fc7aeaee2016da2bbfb2" id="r_a246004048637fc7aeaee2016da2bbfb2"><td class="memItemLeft" align="right" valign="top"><a id="a246004048637fc7aeaee2016da2bbfb2" name="a246004048637fc7aeaee2016da2bbfb2"></a>
static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>ESC_CSR_DATA_REG</b> = 0x300</td></tr>
<tr class="memdesc:a246004048637fc7aeaee2016da2bbfb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESC CSR data register address. <br /></td></tr>
<tr class="memitem:a186dddb6c2f1280b4855acc9a11559fb" id="r_a186dddb6c2f1280b4855acc9a11559fb"><td class="memItemLeft" align="right" valign="top"><a id="a186dddb6c2f1280b4855acc9a11559fb" name="a186dddb6c2f1280b4855acc9a11559fb"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>ESC_WRITE_BYTE</b> = 0x80</td></tr>
<tr class="memdesc:a186dddb6c2f1280b4855acc9a11559fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESC write byte command. <br /></td></tr>
<tr class="memitem:aee123baa23db735705cb9ac578e5859b" id="r_aee123baa23db735705cb9ac578e5859b"><td class="memItemLeft" align="right" valign="top"><a id="aee123baa23db735705cb9ac578e5859b" name="aee123baa23db735705cb9ac578e5859b"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>ESC_READ_BYTE</b> = 0xC0</td></tr>
<tr class="memdesc:aee123baa23db735705cb9ac578e5859b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESC read byte command. <br /></td></tr>
<tr class="memitem:abe9f0f95f477f2c8bb173ffc43596e92" id="r_abe9f0f95f477f2c8bb173ffc43596e92"><td class="memItemLeft" align="right" valign="top"><a id="abe9f0f95f477f2c8bb173ffc43596e92" name="abe9f0f95f477f2c8bb173ffc43596e92"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>ESC_CSR_BUSY</b> = 0x80</td></tr>
<tr class="memdesc:abe9f0f95f477f2c8bb173ffc43596e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESC CSR busy flag. <br /></td></tr>
<tr class="memitem:ad8e8e6a9397168cd97497cfef56c143c" id="r_ad8e8e6a9397168cd97497cfef56c143c"><td class="memItemLeft" align="right" valign="top"><a id="ad8e8e6a9397168cd97497cfef56c143c" name="ad8e8e6a9397168cd97497cfef56c143c"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>LAN9252_BYTE_ORDER_REG</b> = 0x64</td></tr>
<tr class="memdesc:ad8e8e6a9397168cd97497cfef56c143c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LAN9252 byte order register. <br /></td></tr>
<tr class="memitem:abece2f4af4d284d820b138d4fedd1a66" id="r_abece2f4af4d284d820b138d4fedd1a66"><td class="memItemLeft" align="right" valign="top"><a id="abece2f4af4d284d820b138d4fedd1a66" name="abece2f4af4d284d820b138d4fedd1a66"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>LAN9252_CSR_INT_CONF</b> = 0x54</td></tr>
<tr class="memdesc:abece2f4af4d284d820b138d4fedd1a66"><td class="mdescLeft">&#160;</td><td class="mdescRight">LAN9252 CSR interrupt config register. <br /></td></tr>
<tr class="memitem:a0b6467bebc356669fe9970c2c6d12831" id="r_a0b6467bebc356669fe9970c2c6d12831"><td class="memItemLeft" align="right" valign="top"><a id="a0b6467bebc356669fe9970c2c6d12831" name="a0b6467bebc356669fe9970c2c6d12831"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>LAN9252_CSR_INT_EN</b> = 0x5C</td></tr>
<tr class="memdesc:a0b6467bebc356669fe9970c2c6d12831"><td class="mdescLeft">&#160;</td><td class="mdescRight">LAN9252 CSR interrupt enable register. <br /></td></tr>
<tr class="memitem:afb8f077465c52352bedd6c07fd1da6c0" id="r_afb8f077465c52352bedd6c07fd1da6c0"><td class="memItemLeft" align="right" valign="top"><a id="afb8f077465c52352bedd6c07fd1da6c0" name="afb8f077465c52352bedd6c07fd1da6c0"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>LAN9252_CSR_INT_STS</b> = 0x58</td></tr>
<tr class="memdesc:afb8f077465c52352bedd6c07fd1da6c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">LAN9252 CSR interrupt status register. <br /></td></tr>
<tr class="memitem:a43ec1bc884517947945192e0cff23fed" id="r_a43ec1bc884517947945192e0cff23fed"><td class="memItemLeft" align="right" valign="top"><a id="a43ec1bc884517947945192e0cff23fed" name="a43ec1bc884517947945192e0cff23fed"></a>
static constexpr uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>ADDRESS_AUTO_INCREMENT</b> = 0x40</td></tr>
<tr class="memdesc:a43ec1bc884517947945192e0cff23fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address auto-increment flag. <br /></td></tr>
<tr class="memitem:a2ac7b0f4671b99618bda57b7490fb9a0" id="r_a2ac7b0f4671b99618bda57b7490fb9a0"><td class="memItemLeft" align="right" valign="top"><a id="a2ac7b0f4671b99618bda57b7490fb9a0" name="a2ac7b0f4671b99618bda57b7490fb9a0"></a>
static constexpr uint16_t&#160;</td><td class="memItemRight" valign="bottom"><b>ESC_DL_STATUS_REGISTER</b> = 0x110</td></tr>
<tr class="memdesc:a2ac7b0f4671b99618bda57b7490fb9a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ESC Data Link status register. <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock"><p>LAN9252 register and command constants for EtherCAT PDI. </p>
<p>Contains register addresses, offsets, masks, and command constants for LAN9252 EtherCAT device register and protocol operations. </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="../../d1/d1f/namespace_lib.html">Lib</a></li><li class="navelem"><b>BSP</b></li><li class="navelem"><b>Ethercat</b></li><li class="navelem"><b>PDI</b></li><li class="navelem"><b>LAN9252</b></li><li class="navelem"><a href="../../de/dc8/class_lib_1_1_b_s_p_1_1_ethercat_1_1_p_d_i_1_1_l_a_n9252_1_1_registers.html">Registers</a></li>
    <li class="footer">Generated on <span class="timestamp"></span> for U146 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
