Line 388: [RF RFIC S5540]RF_RFIC_S5540_Get_TX_On_Command_WA : abnormal Tx path
Line 524: [RF RFIC S5540] RF_RFIC_S5540_Get_TX_Off_Command: [RF_ONOFF_DEBUG] %s DTX disable
Line 529: [RF RFIC S5540] RF_RFIC_S5540_Get_TX_Off_Command: [RF_ONOFF_DEBUG] %s DTX LO on/off disable
Line 539: [RF RFIC S5540] RF_RFIC_S5540_Get_TX_Off_Command: [RF_ONOFF_DEBUG] %s DTX disable
Line 544: [RF RFIC S5540] RF_RFIC_S5540_Get_TX_Off_Command: [RF_ONOFF_DEBUG] %s DTX LO on/off disable
Line 663: [RF RFIC S5540] RF_RFIC_S5540_Get_TX_MS_Manual_Mode: mode_en(%d) onoff(%d/%d) TX_MS_SEL=0x%x TX_MS_MANUAL=0x%x
Line 680: [RF RFIC S5540]_RF_RFIC_S5540_Set_TX_Bandwidth_: Set CC%d to [%s](%d) tx_mode[%d]
Line 783: [RF RFIC S5540] RF_RFIC_S5540_Set_CO_ULMIMO : Tx path[%d] CAL mode[%d] enable[%d]
Line 804: RF_RFIC_S5540_Set_TX_Top_Config failed. Invalid Tx path.
Line 809: RF_RFIC_S5540_Set_TX_LO failed
Line 811: RF_RFIC_S5540_Set_TX_DA failed
Line 841: [RF RFIC S5540]_RF_RFIC_S5540_Set_TX_Top_Config_: tx_port=[%d] done
Line 872: RF_RFIC_S5540_Set_TX_Port failed
Line 877: RF_RFIC_S5540_Set_TX_Port failed. Invalid Tx path.
Line 879: [RF RFIC S5540] RF_RFIC_S5540_Set_TX_Port: tx_port[%s] done
Line 895: [RF RFIC S5540] %s: %s %s, 0x%x=0x%x done
Line 943: [RF RFIC S5540] RF_RFIC_S5540_Get_TX_Gain_Compen: config_rev[%d] %s %s freq=%d
Line 2056: [RF RFIC S5540] RF_RFIC_S5540_Set_TX_Capbank: %s TX%d NOTCH_CAP[0x%x] CAPBANK[0x%x] FUND_CAP[0x%x]
Line 2059: [RF RFIC S5540] NOTCH_CAP_LP[0x%x] CAPBANK_LP[0x%x] FUND_CAP_LP[0x%x] SEL_2NDSHORT[0x%x] COMP_CAP[0x%x]
Line 2093: [RF RFIC S5540]_RF_RFIC_S5540_Set_TX_Latch_Mode_: update %s(%d): 0x%08x
Line 2123: [RF RFIC S5540] Reset FBRX due to stuck: FBRX AGC%d [0x%X]
Line 2160: [RF RFIC S5540] %s: update %s: 0x%08x
Line 2299: RF_RFIC_S5540_Set_TX_Config : Invalid Tx config case!!!
Line 2307: [RF RFIC S5540] RF_RFIC_S5540_Set_TX_Config: Invalid Tx path[%d]
Line 2329: [RF RFIC S5540] RF_RFIC_S5540_Set_TX_Config: FBRX_LNA_OLD set, spi_size=%d addr=0x%x data=0x%x
Line 2338: [RF RFIC S5540] RF_RFIC_S5540_Set_TX_Config [%s][%s] set_config[%d]
Line 2354: RF_RFIC_S5540_Set_TX_Mode_Number : Invalid Tx config case!!!
Line 2362: [RF RFIC S5540] RF_RFIC_S5540_Set_TX_Mode: Invalid Tx path[%d]
Line 2380: [RF RFIC S5540] RF_RFIC_S5540_Set_TX_Mode [%s] Tx mode[%d] set_config[%d]
Line 2562: [RF RFIC S5540] RF_RFIC_S5540_Get_TX_LBPK_Addr: invalid tx_path[%d] !!!
Line 2582: [RFD TxFilter] Dump :: [%s] Addr[0x%08x], Data[0x%08x])
Line 2618: [RF RFIC S5540]RF_RFIC_S5540_Set_TX_Slow_DC_Offset_Mode: Invalid tx_port %d
Line 2642: [RF] TxSlowDCOffset : Unknown mode[%d]
Line 2741: [RF RFIC S5540]_RF_RFIC_S5540_Set_TX_Slow_DC_Offset_Gain_: Invalid tx_type
Line 2896: [RF RFIC S5540] TOP     PLL_TOP1[%08x] CHIP_ID[%08x] GLOBAL_CONF[%08x] TX_LATCH_CTRL[%08x]
Line 2903: [RF RFIC S5540] TXPLL   D1_FREQ1[%08x] D1_FREQ2[%06x] D2_FREQ1[%08x] D2_FREQ2[%08x] D3_FREQ1[%08x] D3_FREQ2[%08x]
Line 2910: [RF RFIC S5540] TX     TX1_TOP_CONFIG1[%08x] TX1_TOP_CONFIG2[%08x] TX2_TOP_CONFIG1[%08x] TX2_TOP_CONFIG2[%08x] TX3_TOP_CONFIG1[%08x] TX3_TOP_CONFIG2[%08x]
Line 2916: [RF RFIC S5540] LO     LODIST1_CFG1[%08x] LODIST1_CFG2[%08x] A1_PU_PLL_LOGIC1[%08x] A2_PU_PLL_LOGIC1[%6x]  A2_PU_PLL_LOGIC1[%08x]
Line 371: [RF RFIC S5540]_RF_RFIC_S5540_Set_TX_Path_: Invalid param tx_type=[%d] control_mode=[%d]
Line 240: [RF RFIC S5540]_RF_RFIC_S5540_Set_TX_LO_: tx_port[%d] en[%d] done
Line 303: [RF RFIC S5540]_RF_RFIC_S5540_Set_TX_DA_: tx_port[%d] en[%d] done
Line 314: [RF RFIC S5540]_RF_RFIC_S5540_Set_TX_Power_: tx_type=[%d] en=[%d] done
Line 325: [RF RFIC S5540]_RF_RFIC_S5540_Set_TX_TDD_: tx_type=[%d] en=[%d] done
Line 351: [RF RFIC S5540]_RF_RFIC_S5540_Set_TX_TDD_SW_: tx_type=[%d] tdd_sw=[%d] done
