Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: SingleCoreProcessor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SingleCoreProcessor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SingleCoreProcessor"
Output Format                      : NGC
Target Device                      : xc7k70t-2-fbg676

---- Source Options
Top Module Name                    : SingleCoreProcessor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/filipe/Documents/AAC/lab1/main_definitions.vhd" into library work
Parsing package <main_definitions>.
Parsing package body <main_definitions>.
Parsing VHDL file "/home/filipe/Documents/AAC/lab1/register_file.vhd" into library work
Parsing entity <register_file>.
Parsing architecture <Behavioral> of entity <register_file>.
Parsing VHDL file "/home/filipe/Documents/AAC/lab1/decoder.vhd" into library work
Parsing entity <decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "/home/filipe/Documents/AAC/lab1/branch_control.vhd" into library work
Parsing entity <branch_control>.
Parsing architecture <Behavioral> of entity <branch_control>.
Parsing VHDL file "/home/filipe/Documents/AAC/lab1/alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "/home/filipe/Documents/AAC/lab1/simpleDualPortMemorySecond.vhd" into library work
Parsing entity <DualPortMemory>.
Parsing architecture <Behavioral> of entity <dualportmemory>.
Parsing VHDL file "/home/filipe/Documents/AAC/lab1/simpleCore.vhd" into library work
Parsing entity <simpleCore>.
Parsing architecture <Behavioral> of entity <simplecore>.
Parsing VHDL file "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.vhd" into library work
Parsing entity <SingleCoreProcessor>.
Parsing architecture <Behavioral> of entity <singlecoreprocessor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SingleCoreProcessor> (architecture <Behavioral>) from library <work>.

Elaborating entity <simpleCore> (architecture <Behavioral>) from library <work>.

Elaborating entity <decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <register_file> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/filipe/Documents/AAC/lab1/simpleCore.vhd" Line 258: Assignment to data_hazard ignored, since the identifier is never used

Elaborating entity <branch_control> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu> (architecture <Behavioral>) from library <work>.

Elaborating entity <DualPortMemory> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SingleCoreProcessor>.
    Related source file is "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.vhd".
    Summary:
	no macro.
Unit <SingleCoreProcessor> synthesized.

Synthesizing Unit <simpleCore>.
    Related source file is "/home/filipe/Documents/AAC/lab1/simpleCore.vhd".
INFO:Xst:3210 - "/home/filipe/Documents/AAC/lab1/simpleCore.vhd" line 245: Output port <AIsInValid> of the instance <uRF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/filipe/Documents/AAC/lab1/simpleCore.vhd" line 245: Output port <BIsInValid> of the instance <uRF> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <ID_PC>.
    Found 32-bit register for signal <WB_ExResult>.
    Found 32-bit register for signal <WB_StoreData>.
    Found 3-bit register for signal <WB_MemCTRL>.
    Found 1-bit register for signal <BrTaken>.
    Found 1-bit register for signal <RegWE>.
    Found 1-bit register for signal <ID_STAGE_ENABLE>.
    Found 3-bit register for signal <EX_CTRL>.
    Found 33-bit register for signal <EX_OpA>.
    Found 33-bit register for signal <EX_OpB>.
    Found 1-bit register for signal <EX_OpC>.
    Found 32-bit register for signal <EX_OpD>.
    Found 1-bit register for signal <EX_MSR_C_WE>.
    Found 3-bit register for signal <EX_MemCTRL>.
    Found 1-bit register for signal <EX_RegWE>.
    Found 1-bit register for signal <EX_MSR_C>.
    Found 3-bit register for signal <MEM_CTRL>.
    Found 32-bit register for signal <MEM_ExResult>.
    Found 32-bit register for signal <MEM_DataIn>.
    Found 1-bit register for signal <MEM_RegWE>.
    WARNING:Xst:2404 -  FFs/Latches <Hazard<0:0>> (without init value) have a constant value of 0 in block <simpleCore>.
    Summary:
	inferred 262 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <simpleCore> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "/home/filipe/Documents/AAC/lab1/decoder.vhd".
    Found 16-bit register for signal <RImm16>.
    Found 1-bit register for signal <MSR_I>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  85 Multiplexer(s).
Unit <decoder> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "/home/filipe/Documents/AAC/lab1/register_file.vhd".
    Found 32-bit register for signal <memTable>.
    Found 32-bit register for signal <wbTable>.
    Found 32-bit register for signal <RegisterTable<1>>.
    Found 32-bit register for signal <RegisterTable<2>>.
    Found 32-bit register for signal <RegisterTable<3>>.
    Found 32-bit register for signal <RegisterTable<4>>.
    Found 32-bit register for signal <RegisterTable<5>>.
    Found 32-bit register for signal <RegisterTable<6>>.
    Found 32-bit register for signal <RegisterTable<7>>.
    Found 32-bit register for signal <RegisterTable<8>>.
    Found 32-bit register for signal <RegisterTable<9>>.
    Found 32-bit register for signal <RegisterTable<10>>.
    Found 32-bit register for signal <RegisterTable<11>>.
    Found 32-bit register for signal <RegisterTable<12>>.
    Found 32-bit register for signal <RegisterTable<13>>.
    Found 32-bit register for signal <RegisterTable<14>>.
    Found 32-bit register for signal <RegisterTable<15>>.
    Found 32-bit register for signal <RegisterTable<16>>.
    Found 32-bit register for signal <RegisterTable<17>>.
    Found 32-bit register for signal <RegisterTable<18>>.
    Found 32-bit register for signal <RegisterTable<19>>.
    Found 32-bit register for signal <RegisterTable<20>>.
    Found 32-bit register for signal <RegisterTable<21>>.
    Found 32-bit register for signal <RegisterTable<22>>.
    Found 32-bit register for signal <RegisterTable<23>>.
    Found 32-bit register for signal <RegisterTable<24>>.
    Found 32-bit register for signal <RegisterTable<25>>.
    Found 32-bit register for signal <RegisterTable<26>>.
    Found 32-bit register for signal <RegisterTable<27>>.
    Found 32-bit register for signal <RegisterTable<28>>.
    Found 32-bit register for signal <RegisterTable<29>>.
    Found 32-bit register for signal <RegisterTable<30>>.
    Found 32-bit register for signal <RegisterTable<31>>.
    Found 32-bit register for signal <exTable>.
    Found 1-bit 32-to-1 multiplexer for signal <FW_exTable_A> created at line 86.
    Found 1-bit 32-to-1 multiplexer for signal <FW_memTable_A> created at line 87.
    Found 1-bit 32-to-1 multiplexer for signal <FW_wbTable_A> created at line 88.
    Found 1-bit 32-to-1 multiplexer for signal <FW_exTable_B> created at line 89.
    Found 1-bit 32-to-1 multiplexer for signal <FW_memTable_B> created at line 90.
    Found 1-bit 32-to-1 multiplexer for signal <FW_wbTable_B> created at line 91.
    Found 32-bit 32-to-1 multiplexer for signal <DoutA> created at line 98.
    Found 32-bit 32-to-1 multiplexer for signal <DoutB> created at line 99.
    Found 32-bit 32-to-1 multiplexer for signal <DoutD> created at line 100.
    Summary:
	inferred 1088 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <register_file> synthesized.

Synthesizing Unit <branch_control>.
    Related source file is "/home/filipe/Documents/AAC/lab1/branch_control.vhd".
WARNING:Xst:647 - Input <Data_Hazard> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <NextPC> created at line 75.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 Multiplexer(s).
Unit <branch_control> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/filipe/Documents/AAC/lab1/alu.vhd".
    Found 34-bit adder for signal <n0160> created at line 90.
    Found 34-bit adder for signal <uAddComp.auxRes> created at line 90.
    Found 6-bit adder for signal <n0164> created at line 124.
    Found 6-bit subtractor for signal <GND_13_o_GND_13_o_sub_49_OUT<5:0>> created at line 130.
    Found 33x33-bit multiplier for signal <uMultiplier.auxRes> created at line 106.
    Found 1-bit 21-to-1 multiplexer for signal <PWR_13_o_OpA[16]_Mux_31_o> created at line 124.
    Found 1-bit 21-to-1 multiplexer for signal <PWR_13_o_OpA[15]_Mux_32_o> created at line 124.
    Found 1-bit 24-to-1 multiplexer for signal <PWR_13_o_OpA[14]_Mux_33_o> created at line 124.
    Found 1-bit 24-to-1 multiplexer for signal <PWR_13_o_OpA[13]_Mux_34_o> created at line 124.
    Found 1-bit 25-to-1 multiplexer for signal <PWR_13_o_OpA[12]_Mux_35_o> created at line 124.
    Found 1-bit 25-to-1 multiplexer for signal <PWR_13_o_OpA[11]_Mux_36_o> created at line 124.
    Found 1-bit 27-to-1 multiplexer for signal <PWR_13_o_OpA[10]_Mux_37_o> created at line 124.
    Found 1-bit 27-to-1 multiplexer for signal <PWR_13_o_OpA[9]_Mux_38_o> created at line 124.
    Found 1-bit 28-to-1 multiplexer for signal <PWR_13_o_OpA[8]_Mux_39_o> created at line 124.
    Found 1-bit 28-to-1 multiplexer for signal <PWR_13_o_OpA[7]_Mux_40_o> created at line 124.
    Found 1-bit 30-to-1 multiplexer for signal <PWR_13_o_OpA[6]_Mux_41_o> created at line 124.
    Found 1-bit 30-to-1 multiplexer for signal <PWR_13_o_OpA[5]_Mux_42_o> created at line 124.
    Found 1-bit 31-to-1 multiplexer for signal <PWR_13_o_OpA[4]_Mux_43_o> created at line 124.
    Found 1-bit 31-to-1 multiplexer for signal <PWR_13_o_OpA[3]_Mux_44_o> created at line 124.
    Found 1-bit 32-to-1 multiplexer for signal <PWR_13_o_OpA[2]_Mux_45_o> created at line 124.
    Found 1-bit 32-to-1 multiplexer for signal <PWR_13_o_OpA[1]_Mux_46_o> created at line 124.
    Found 1-bit 32-to-1 multiplexer for signal <PWR_13_o_OpA[0]_Mux_47_o> created at line 124.
    Found 32-bit 4-to-1 multiplexer for signal <logicRes> created at line 67.
    Found 32-bit 3-to-1 multiplexer for signal <_n0202> created at line 46.
    Summary:
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred 218 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <DualPortMemory>.
    Related source file is "/home/filipe/Documents/AAC/lab1/simpleDualPortMemorySecond.vhd".
WARNING:Xst:647 - Input <Addr_A<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr_B<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16384x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <DO_B>.
    Found 32-bit register for signal <DO_A>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DualPortMemory> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16384x32-bit dual-port RAM                            : 1
# Multipliers                                          : 1
 33x33-bit multiplier                                  : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 1
 34-bit adder                                          : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Registers                                            : 58
 1-bit register                                        : 9
 16-bit register                                       : 2
 3-bit register                                        : 4
 32-bit register                                       : 41
 33-bit register                                       : 2
# Multiplexers                                         : 340
 1-bit 2-to-1 multiplexer                              : 194
 1-bit 21-to-1 multiplexer                             : 2
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 25-to-1 multiplexer                             : 2
 1-bit 27-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 1-bit 30-to-1 multiplexer                             : 2
 1-bit 31-to-1 multiplexer                             : 2
 1-bit 32-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 14
 3-bit 2-to-1 multiplexer                              : 18
 32-bit 2-to-1 multiplexer                             : 56
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 30
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DualPortMemory>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DO_B> <DO_A>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE_B>          | high     |
    |     addrA          | connected to signal <Addr_B>        |          |
    |     diA            | connected to signal <DI_B>          |          |
    |     doA            | connected to signal <DO_B>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <Addr_A>        |          |
    |     doB            | connected to signal <DO_A>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <DualPortMemory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16384x32-bit dual-port block RAM                      : 1
# Multipliers                                          : 1
 33x33-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 33-bit adder carry in                                 : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Registers                                            : 1367
 Flip-Flops                                            : 1367
# Multiplexers                                         : 339
 1-bit 2-to-1 multiplexer                              : 194
 1-bit 21-to-1 multiplexer                             : 2
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 25-to-1 multiplexer                             : 2
 1-bit 27-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 1-bit 30-to-1 multiplexer                             : 2
 1-bit 31-to-1 multiplexer                             : 2
 1-bit 32-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 14
 3-bit 2-to-1 multiplexer                              : 18
 32-bit 2-to-1 multiplexer                             : 55
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 30
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SingleCoreProcessor> ...

Optimizing unit <simpleCore> ...

Optimizing unit <decoder> ...

Optimizing unit <register_file> ...

Optimizing unit <branch_control> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SingleCoreProcessor, actual ratio is 7.
FlipFlop Core0/EX_OpB[32]_dff_26_0 has been replicated 1 time(s)
FlipFlop Core0/EX_OpB[32]_dff_26_1 has been replicated 1 time(s)
FlipFlop Core0/EX_OpB[32]_dff_26_2 has been replicated 1 time(s)
FlipFlop Core0/EX_OpB[32]_dff_26_3 has been replicated 1 time(s)
FlipFlop Core0/EX_OpB[32]_dff_26_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1372
 Flip-Flops                                            : 1372

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SingleCoreProcessor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2670
#      GND                         : 1
#      LUT2                        : 90
#      LUT3                        : 65
#      LUT4                        : 88
#      LUT5                        : 438
#      LUT6                        : 1741
#      MUXCY                       : 47
#      MUXF7                       : 150
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 1372
#      FD                          : 1
#      FDC                         : 251
#      FDCE                        : 1120
# RAMS                             : 16
#      RAMB36E1                    : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 1
#      OBUF                        : 65
# DSPs                             : 4
#      DSP48E1                     : 4

Device utilization summary:
---------------------------

Selected Device : 7k70tfbg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1372  out of  82000     1%  
 Number of Slice LUTs:                 2422  out of  41000     5%  
    Number used as Logic:              2422  out of  41000     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3503
   Number with an unused Flip Flop:    2131  out of   3503    60%  
   Number with an unused LUT:          1081  out of   3503    30%  
   Number of fully used LUT-FF pairs:   291  out of   3503     8%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                          67
 Number of bonded IOBs:                  67  out of    300    22%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of    135    11%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      4  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1388  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.507ns (Maximum Frequency: 117.556MHz)
   Minimum input arrival time before clock: 7.201ns
   Maximum output required time after clock: 2.060ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.507ns (frequency: 117.556MHz)
  Total number of paths / destination ports: 1355481391 / 2663
-------------------------------------------------------------------------
Delay:               8.507ns (Levels of Logic = 7)
  Source:            Core0/EX_OpB[32]_dff_26_16 (FF)
  Destination:       Core0/BrTaken (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Core0/EX_OpB[32]_dff_26_16 to Core0/BrTaken
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.236   0.351  Core0/EX_OpB[32]_dff_26_16 (Core0/EX_OpB[32]_dff_26_16)
     DSP48E1:A16->PCOUT47    1   2.879   0.000  Core0/uALU/Mmult_uMultiplier.auxRes (Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.219   0.000  Core0/uALU/Mmult_uMultiplier.auxRes1 (Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.219   0.000  Core0/uALU/Mmult_uMultiplier.auxRes2 (Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_47)
     DSP48E1:PCIN47->P12    6   1.077   0.378  Core0/uALU/Mmult_uMultiplier.auxRes3 (Core0/uALU/uMultiplier.auxRes<46>)
     LUT6:I5->O            1   0.043   0.613  Core0/uBranchCTRL/Mmux_PCIncrement12 (Core0/uBranchCTRL/PCIncrement<14>)
     LUT6:I0->O            1   0.043   0.405  Core0/uBranchCTRL/BrTaken2 (Core0/uBranchCTRL/BrTaken1)
     LUT6:I4->O            1   0.043   0.000  Core0/uBranchCTRL/BrTaken3 (Core0/REG_BrTaken)
     FDC:D                    -0.000          Core0/BrTaken
    ----------------------------------------
    Total                      8.507ns (6.759ns logic, 1.748ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 573039 / 2557
-------------------------------------------------------------------------
Offset:              7.201ns (Levels of Logic = 25)
  Source:            reset (PAD)
  Destination:       Core0/REG_PC[15]_dff_2_15 (FF)
  Destination Clock: clk rising

  Data Path: reset to Core0/REG_PC[15]_dff_2_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1430   0.000   0.657  reset_IBUF (reset_IBUF)
     LUT2:I0->O          248   0.043   0.783  Core0/Mmux_ID_I91 (Core0/ID_I<17>)
     LUT6:I0->O            1   0.043   0.522  Core0/uRF/Mmux_DoutA_813 (Core0/uRF/Mmux_DoutA_813)
     LUT6:I2->O            1   0.043   0.000  Core0/uRF/Mmux_DoutA_34 (Core0/uRF/Mmux_DoutA_34)
     MUXF7:I1->O           3   0.178   0.625  Core0/uRF/Mmux_DoutA_2_f7_3 (Core0/ID_RegDA<13>)
     LUT6:I0->O            1   0.043   0.613  Core0/uBranchCTRL/FlagZ1 (Core0/uBranchCTRL/FlagZ1)
     LUT6:I0->O            2   0.043   0.355  Core0/uBranchCTRL/FlagZ7 (Core0/uBranchCTRL/FlagZ)
     LUT5:I4->O           29   0.043   0.742  Core0/uBranchCTRL/Mmux_PCIncrement1011 (Core0/uBranchCTRL/Mmux_PCIncrement101)
     LUT6:I0->O            3   0.043   0.625  Core0/uBranchCTRL/Madd_NextPC_lut<3>_SW1 (N209)
     LUT6:I0->O            2   0.043   0.527  Core0/Mmux_ID_ExOpB_FW262_SW4 (N393)
     LUT6:I2->O            1   0.043   0.495  Core0/uALU/Res<3>_SW1 (N601)
     LUT5:I2->O            1   0.043   0.000  Core0/uBranchCTRL/Madd_NextPC_lut<3> (Core0/uBranchCTRL/Madd_NextPC_lut<3>)
     MUXCY:S->O            1   0.238   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<3> (Core0/uBranchCTRL/Madd_NextPC_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<4> (Core0/uBranchCTRL/Madd_NextPC_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<5> (Core0/uBranchCTRL/Madd_NextPC_cy<5>)
     MUXCY:CI->O           1   0.014   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<6> (Core0/uBranchCTRL/Madd_NextPC_cy<6>)
     MUXCY:CI->O           1   0.014   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<7> (Core0/uBranchCTRL/Madd_NextPC_cy<7>)
     MUXCY:CI->O           1   0.014   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<8> (Core0/uBranchCTRL/Madd_NextPC_cy<8>)
     MUXCY:CI->O           1   0.014   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<9> (Core0/uBranchCTRL/Madd_NextPC_cy<9>)
     MUXCY:CI->O           1   0.014   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<10> (Core0/uBranchCTRL/Madd_NextPC_cy<10>)
     MUXCY:CI->O           1   0.014   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<11> (Core0/uBranchCTRL/Madd_NextPC_cy<11>)
     MUXCY:CI->O           1   0.014   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<12> (Core0/uBranchCTRL/Madd_NextPC_cy<12>)
     MUXCY:CI->O           1   0.014   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<13> (Core0/uBranchCTRL/Madd_NextPC_cy<13>)
     MUXCY:CI->O           0   0.014   0.000  Core0/uBranchCTRL/Madd_NextPC_cy<14> (Core0/uBranchCTRL/Madd_NextPC_cy<14>)
     XORCY:CI->O           1   0.262   0.000  Core0/uBranchCTRL/Madd_NextPC_xor<15> (Core0/ID_NextPC<15>)
     FDC:D                    -0.000          Core0/REG_PC[15]_dff_2_15
    ----------------------------------------
    Total                      7.201ns (1.257ns logic, 5.945ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 505 / 65
-------------------------------------------------------------------------
Offset:              2.060ns (Levels of Logic = 3)
  Source:            Core0/WB_MemCTRL[2]_dff_63_0 (FF)
  Destination:       MemWData<31> (PAD)
  Source Clock:      clk rising

  Data Path: Core0/WB_MemCTRL[2]_dff_63_0 to MemWData<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             79   0.236   0.742  Core0/WB_MemCTRL[2]_dff_63_0 (Core0/WB_MemCTRL[2]_dff_63_0)
     LUT5:I0->O            8   0.043   0.652  Core0/Mmux_MemWriteData3421 (Core0/Mmux_MemWriteData342)
     LUT6:I0->O            2   0.043   0.344  Core0/Mmux_MemWriteData50 (MemWData_31_OBUF)
     OBUF:I->O                 0.000          MemWData_31_OBUF (MemWData<31>)
    ----------------------------------------
    Total                      2.060ns (0.322ns logic, 1.738ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.507|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 77.00 secs
Total CPU time to Xst completion: 73.25 secs
 
--> 


Total memory usage is 527872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

