//! **************************************************************************
// Written by: Map P.20131013 on Fri Aug 02 12:51:18 2019
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "fx2_reset" LOCATE = SITE "G22" LEVEL 1;
COMP "spiflash4x_cs_n" LOCATE = SITE "AA3" LEVEL 1;
COMP "ddram_cas_n" LOCATE = SITE "M4" LEVEL 1;
COMP "spiflash4x_dq<0>" LOCATE = SITE "AB20" LEVEL 1;
COMP "spiflash4x_dq<1>" LOCATE = SITE "AA20" LEVEL 1;
COMP "spiflash4x_dq<2>" LOCATE = SITE "R13" LEVEL 1;
COMP "spiflash4x_dq<3>" LOCATE = SITE "T14" LEVEL 1;
COMP "ddram_cke" LOCATE = SITE "F2" LEVEL 1;
COMP "hdled" LOCATE = SITE "J7" LEVEL 1;
COMP "eth_mdc" LOCATE = SITE "V7" LEVEL 1;
COMP "ddram_odt" LOCATE = SITE "L6" LEVEL 1;
COMP "ddram_clock_n" LOCATE = SITE "K3" LEVEL 1;
COMP "ddram_clock_p" LOCATE = SITE "K4" LEVEL 1;
COMP "pwled" LOCATE = SITE "H8" LEVEL 1;
COMP "pwrsw" LOCATE = SITE "F5" LEVEL 1;
COMP "cpu_reset" LOCATE = SITE "Y3" LEVEL 1;
COMP "eth_int_n" LOCATE = SITE "V9" LEVEL 1;
COMP "ddram_a<0>" LOCATE = SITE "K2" LEVEL 1;
COMP "ddram_a<1>" LOCATE = SITE "K1" LEVEL 1;
COMP "ddram_a<2>" LOCATE = SITE "K5" LEVEL 1;
COMP "ddram_a<3>" LOCATE = SITE "M6" LEVEL 1;
COMP "ddram_a<4>" LOCATE = SITE "H3" LEVEL 1;
COMP "ddram_a<5>" LOCATE = SITE "L4" LEVEL 1;
COMP "ddram_a<6>" LOCATE = SITE "M3" LEVEL 1;
COMP "ddram_a<7>" LOCATE = SITE "K6" LEVEL 1;
COMP "ddram_a<8>" LOCATE = SITE "G3" LEVEL 1;
COMP "ddram_a<9>" LOCATE = SITE "G1" LEVEL 1;
COMP "eth_rst_n" LOCATE = SITE "U8" LEVEL 1;
COMP "eth_rx_data<0>" LOCATE = SITE "R9" LEVEL 1;
COMP "eth_rx_data<1>" LOCATE = SITE "R8" LEVEL 1;
COMP "eth_rx_data<2>" LOCATE = SITE "W6" LEVEL 1;
COMP "eth_rx_data<3>" LOCATE = SITE "Y6" LEVEL 1;
COMP "spiflash4x_clk" LOCATE = SITE "Y20" LEVEL 1;
COMP "ddram_ras_n" LOCATE = SITE "M5" LEVEL 1;
COMP "ddram_dq<10>" LOCATE = SITE "U3" LEVEL 1;
COMP "ddram_dq<11>" LOCATE = SITE "U1" LEVEL 1;
COMP "ddram_dq<12>" LOCATE = SITE "W3" LEVEL 1;
COMP "ddram_dq<13>" LOCATE = SITE "W1" LEVEL 1;
COMP "ddram_dq<14>" LOCATE = SITE "Y2" LEVEL 1;
COMP "ddram_dq<15>" LOCATE = SITE "Y1" LEVEL 1;
COMP "clk100" LOCATE = SITE "AB13" LEVEL 1;
COMP "eth_tx_data<0>" LOCATE = SITE "W9" LEVEL 1;
COMP "eth_tx_data<1>" LOCATE = SITE "Y8" LEVEL 1;
COMP "eth_tx_data<2>" LOCATE = SITE "AA6" LEVEL 1;
COMP "eth_tx_data<3>" LOCATE = SITE "AB6" LEVEL 1;
COMP "ddram_dqs<0>" LOCATE = SITE "N3" LEVEL 1;
COMP "ddram_dqs<1>" LOCATE = SITE "V2" LEVEL 1;
COMP "eth_mdio" LOCATE = SITE "T8" LEVEL 1;
COMP "ddram_dqs_n<0>" LOCATE = SITE "N1" LEVEL 1;
COMP "ddram_dqs_n<1>" LOCATE = SITE "V1" LEVEL 1;
COMP "ddram_a<10>" LOCATE = SITE "J4" LEVEL 1;
COMP "ddram_a<11>" LOCATE = SITE "E1" LEVEL 1;
COMP "ddram_a<12>" LOCATE = SITE "F1" LEVEL 1;
COMP "ddram_a<13>" LOCATE = SITE "J6" LEVEL 1;
COMP "ddram_a<14>" LOCATE = SITE "H5" LEVEL 1;
COMP "eth_rx_ctl" LOCATE = SITE "U9" LEVEL 1;
COMP "ddram_ba<0>" LOCATE = SITE "J3" LEVEL 1;
COMP "ddram_ba<1>" LOCATE = SITE "J1" LEVEL 1;
COMP "ddram_ba<2>" LOCATE = SITE "H1" LEVEL 1;
COMP "eth_tx_ctl" LOCATE = SITE "W8" LEVEL 1;
COMP "opsis_i2c_sda" LOCATE = SITE "C1" LEVEL 1;
COMP "ddram_dm<0>" LOCATE = SITE "N4" LEVEL 1;
COMP "ddram_we_n" LOCATE = SITE "H2" LEVEL 1;
COMP "ddram_dm<1>" LOCATE = SITE "P3" LEVEL 1;
COMP "opsis_i2c_scl" LOCATE = SITE "G6" LEVEL 1;
COMP "ddram_dq<0>" LOCATE = SITE "R3" LEVEL 1;
COMP "ddram_dq<1>" LOCATE = SITE "R1" LEVEL 1;
COMP "ddram_dq<2>" LOCATE = SITE "P2" LEVEL 1;
COMP "ddram_dq<3>" LOCATE = SITE "P1" LEVEL 1;
COMP "ddram_dq<4>" LOCATE = SITE "L3" LEVEL 1;
COMP "ddram_dq<5>" LOCATE = SITE "L1" LEVEL 1;
COMP "ddram_dq<6>" LOCATE = SITE "M2" LEVEL 1;
COMP "ddram_dq<7>" LOCATE = SITE "M1" LEVEL 1;
COMP "ddram_dq<8>" LOCATE = SITE "T2" LEVEL 1;
COMP "ddram_dq<9>" LOCATE = SITE "T1" LEVEL 1;
COMP "ddram_reset_n" LOCATE = SITE "E3" LEVEL 1;
COMP "eth_clocks_rx" LOCATE = SITE "AA12" LEVEL 1;
COMP "eth_clocks_tx" LOCATE = SITE "AB12" LEVEL 1;
COMP "fx2_serial_rx" LOCATE = SITE "T17" LEVEL 1;
COMP "fx2_serial_tx" LOCATE = SITE "P18" LEVEL 1;
PIN Mram_mem_grain01_pins<20> = BEL "Mram_mem_grain01" PINNAME CLKAWRCLK;
PIN Mram_mem_grain01_pins<21> = BEL "Mram_mem_grain01" PINNAME CLKBRDCLK;
PIN Mram_mem_grain11_pins<20> = BEL "Mram_mem_grain11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain11_pins<21> = BEL "Mram_mem_grain11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain21_pins<20> = BEL "Mram_mem_grain21" PINNAME CLKAWRCLK;
PIN Mram_mem_grain21_pins<21> = BEL "Mram_mem_grain21" PINNAME CLKBRDCLK;
PIN Mram_mem_grain31_pins<20> = BEL "Mram_mem_grain31" PINNAME CLKAWRCLK;
PIN Mram_mem_grain31_pins<21> = BEL "Mram_mem_grain31" PINNAME CLKBRDCLK;
PIN Mram_mem_grain0_11_pins<20> = BEL "Mram_mem_grain0_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain0_11_pins<21> = BEL "Mram_mem_grain0_11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain1_11_pins<20> = BEL "Mram_mem_grain1_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain1_11_pins<21> = BEL "Mram_mem_grain1_11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain2_11_pins<20> = BEL "Mram_mem_grain2_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain2_11_pins<21> = BEL "Mram_mem_grain2_11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain3_11_pins<20> = BEL "Mram_mem_grain3_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain3_11_pins<21> = BEL "Mram_mem_grain3_11" PINNAME CLKBRDCLK;
PIN Mram_tag_mem_pins<9> = BEL "Mram_tag_mem" PINNAME CLKA;
PIN Mram_mem_4_pins<18> = BEL "Mram_mem_4" PINNAME CLKA;
PIN Mram_mem_4_pins<19> = BEL "Mram_mem_4" PINNAME CLKB;
PIN Mram_mem_3_pins<18> = BEL "Mram_mem_3" PINNAME CLKA;
PIN Mram_mem_3_pins<19> = BEL "Mram_mem_3" PINNAME CLKB;
PIN Mram_storage_116_pins<20> = BEL "Mram_storage_116" PINNAME CLKAWRCLK;
PIN Mram_mem_11_pins<9> = BEL "Mram_mem_11" PINNAME CLKA;
PIN Mram_mem_12_pins<9> = BEL "Mram_mem_12" PINNAME CLKA;
PIN Mram_mem_13_pins<9> = BEL "Mram_mem_13" PINNAME CLKA;
PIN Mram_mem_16_pins<9> = BEL "Mram_mem_16" PINNAME CLKA;
PIN Mram_mem_14_pins<9> = BEL "Mram_mem_14" PINNAME CLKA;
PIN Mram_mem_15_pins<9> = BEL "Mram_mem_15" PINNAME CLKA;
PIN Mram_mem_17_pins<9> = BEL "Mram_mem_17" PINNAME CLKA;
PIN Mram_mem_18_pins<9> = BEL "Mram_mem_18" PINNAME CLKA;
PIN Mram_mem_19_pins<9> = BEL "Mram_mem_19" PINNAME CLKA;
PIN Mram_mem_110_pins<9> = BEL "Mram_mem_110" PINNAME CLKA;
PIN Mram_mem_111_pins<9> = BEL "Mram_mem_111" PINNAME CLKA;
PIN Mram_mem_112_pins<9> = BEL "Mram_mem_112" PINNAME CLKA;
PIN Mram_mem_115_pins<9> = BEL "Mram_mem_115" PINNAME CLKA;
PIN Mram_mem_113_pins<9> = BEL "Mram_mem_113" PINNAME CLKA;
PIN Mram_mem_114_pins<9> = BEL "Mram_mem_114" PINNAME CLKA;
PIN Mram_mem_116_pins<9> = BEL "Mram_mem_116" PINNAME CLKA;
PIN Mram_data_mem1_pins<9> = BEL "Mram_data_mem1" PINNAME CLKA;
PIN Mram_data_mem2_pins<9> = BEL "Mram_data_mem2" PINNAME CLKA;
PIN Mram_data_mem3_pins<9> = BEL "Mram_data_mem3" PINNAME CLKA;
PIN Mram_data_mem4_pins<9> = BEL "Mram_data_mem4" PINNAME CLKA;
PIN Mram_storage_122_pins<21> = BEL "Mram_storage_122" PINNAME CLKBRDCLK;
PIN Mram_storage_121_pins<17> = BEL "Mram_storage_121" PINNAME CLKBRDCLK;
PIN Mram_storage_115_pins<16> = BEL "Mram_storage_115" PINNAME CLKAWRCLK;
PIN minerva_cpu/Mram_gprf1_pins<16> = BEL "minerva_cpu/Mram_gprf1" PINNAME
        CLKAWRCLK;
PIN minerva_cpu/Mram_gprf1_pins<17> = BEL "minerva_cpu/Mram_gprf1" PINNAME
        CLKBRDCLK;
PIN minerva_cpu/Mram_gprf_pins<16> = BEL "minerva_cpu/Mram_gprf" PINNAME
        CLKAWRCLK;
PIN minerva_cpu/Mram_gprf_pins<17> = BEL "minerva_cpu/Mram_gprf" PINNAME
        CLKBRDCLK;
PIN Mram_mem32_pins<14> = BEL "Mram_mem32" PINNAME CLKA;
PIN Mram_mem31_pins<14> = BEL "Mram_mem31" PINNAME CLKA;
PIN Mram_mem30_pins<14> = BEL "Mram_mem30" PINNAME CLKA;
PIN Mram_mem29_pins<14> = BEL "Mram_mem29" PINNAME CLKA;
PIN Mram_mem28_pins<14> = BEL "Mram_mem28" PINNAME CLKA;
PIN Mram_mem27_pins<14> = BEL "Mram_mem27" PINNAME CLKA;
PIN Mram_mem26_pins<14> = BEL "Mram_mem26" PINNAME CLKA;
PIN Mram_mem25_pins<14> = BEL "Mram_mem25" PINNAME CLKA;
PIN Mram_mem24_pins<14> = BEL "Mram_mem24" PINNAME CLKA;
PIN Mram_mem23_pins<14> = BEL "Mram_mem23" PINNAME CLKA;
PIN Mram_mem22_pins<14> = BEL "Mram_mem22" PINNAME CLKA;
PIN Mram_mem21_pins<14> = BEL "Mram_mem21" PINNAME CLKA;
PIN Mram_mem20_pins<14> = BEL "Mram_mem20" PINNAME CLKA;
PIN Mram_mem19_pins<14> = BEL "Mram_mem19" PINNAME CLKA;
PIN Mram_mem18_pins<14> = BEL "Mram_mem18" PINNAME CLKA;
PIN Mram_mem17_pins<14> = BEL "Mram_mem17" PINNAME CLKA;
PIN Mram_mem16_pins<14> = BEL "Mram_mem16" PINNAME CLKA;
PIN Mram_mem15_pins<14> = BEL "Mram_mem15" PINNAME CLKA;
PIN Mram_mem14_pins<14> = BEL "Mram_mem14" PINNAME CLKA;
PIN Mram_mem13_pins<14> = BEL "Mram_mem13" PINNAME CLKA;
PIN Mram_mem12_pins<14> = BEL "Mram_mem12" PINNAME CLKA;
PIN Mram_mem11_pins<14> = BEL "Mram_mem11" PINNAME CLKA;
PIN Mram_mem10_pins<14> = BEL "Mram_mem10" PINNAME CLKA;
PIN Mram_mem9_pins<14> = BEL "Mram_mem9" PINNAME CLKA;
PIN Mram_mem8_pins<14> = BEL "Mram_mem8" PINNAME CLKA;
PIN Mram_mem7_pins<14> = BEL "Mram_mem7" PINNAME CLKA;
PIN Mram_mem6_pins<14> = BEL "Mram_mem6" PINNAME CLKA;
PIN Mram_mem5_pins<14> = BEL "Mram_mem5" PINNAME CLKA;
PIN Mram_mem4_pins<14> = BEL "Mram_mem4" PINNAME CLKA;
PIN Mram_mem3_pins<14> = BEL "Mram_mem3" PINNAME CLKA;
PIN Mram_mem2_pins<14> = BEL "Mram_mem2" PINNAME CLKA;
PIN Mram_mem1_pins<14> = BEL "Mram_mem1" PINNAME CLKA;
TIMEGRP PRDsys_clk = BEL "xilinxmultiregimpl2_regs0" BEL
        "xilinxmultiregimpl3_regs0" BEL "xilinxmultiregimpl2_regs1" BEL
        "xilinxmultiregimpl3_regs1" BEL "suart_rx_r" BEL "suart_rx_reg_0" BEL
        "suart_rx_reg_1" BEL "suart_rx_reg_2" BEL "suart_rx_reg_3" BEL
        "suart_rx_reg_4" BEL "suart_rx_reg_5" BEL "suart_rx_reg_6" BEL
        "suart_rx_reg_7" BEL "netsoc_rom_bus_ack" BEL
        "netsoc_bus_wishbone_dat_r_0" BEL "netsoc_bus_wishbone_dat_r_1" BEL
        "netsoc_bus_wishbone_dat_r_2" BEL "netsoc_bus_wishbone_dat_r_3" BEL
        "netsoc_bus_wishbone_dat_r_4" BEL "netsoc_bus_wishbone_dat_r_5" BEL
        "netsoc_bus_wishbone_dat_r_6" BEL "netsoc_bus_wishbone_dat_r_7" BEL
        "netsoc_zero_old_trigger" BEL "suart_sink_ready" BEL
        "suart_tx_old_trigger" BEL "suart_rx_old_trigger" BEL
        "netsoc_sdram_cmd_payload_a_10" BEL "netsoc_sdram_cmd_payload_cas" BEL
        "netsoc_sdram_generator_done" BEL "netsoc_sdram_bandwidth_cmd_ready"
        BEL "ethmac_reader_last_d" BEL "ethmac_sram0_bus_ack0" BEL
        "ethmac_sram1_bus_ack0" BEL "ethmac_slave_sel_r_0" BEL
        "ethmac_slave_sel_r_2" BEL "ethmac_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_0" BEL "netsoc_slave_sel_r_1" BEL
        "netsoc_slave_sel_r_2" BEL "netsoc_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_4" BEL "netsoc_slave_sel_r_5" BEL
        "netsoc_csrbankarray_sel_r" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_cas_n" BEL "netsoc_sdram_dfi_p1_cas_n" BEL
        "netsoc_sdram_dfi_p0_ras_n" BEL "netsoc_sdram_dfi_p0_we_n" BEL
        "netsoc_sdram_dfi_p1_ras_n" BEL "netsoc_sdram_dfi_p1_we_n" BEL
        "opsis_i2c_counter_0" BEL "opsis_i2c_counter_1" BEL
        "opsis_i2c_counter_2" BEL "opsis_i2c_counter_3" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "netsoc_sdram_generator_counter_0" BEL
        "netsoc_sdram_generator_counter_1" BEL
        "netsoc_sdram_generator_counter_2" BEL
        "netsoc_sdram_generator_counter_3" BEL
        "netsoc_sdram_generator_counter_4" BEL
        "netsoc_sdram_generator_counter_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "ethmac_writer_errors_status_0" BEL "ethmac_writer_errors_status_1"
        BEL "ethmac_writer_errors_status_2" BEL
        "ethmac_writer_errors_status_3" BEL "ethmac_writer_errors_status_4"
        BEL "ethmac_writer_errors_status_5" BEL
        "ethmac_writer_errors_status_6" BEL "ethmac_writer_errors_status_7"
        BEL "ethmac_writer_errors_status_8" BEL
        "ethmac_writer_errors_status_9" BEL "ethmac_writer_errors_status_10"
        BEL "ethmac_writer_errors_status_11" BEL
        "ethmac_writer_errors_status_12" BEL "ethmac_writer_errors_status_13"
        BEL "ethmac_writer_errors_status_14" BEL
        "ethmac_writer_errors_status_15" BEL "ethmac_writer_errors_status_16"
        BEL "ethmac_writer_errors_status_17" BEL
        "ethmac_writer_errors_status_18" BEL "ethmac_writer_errors_status_19"
        BEL "ethmac_writer_errors_status_20" BEL
        "ethmac_writer_errors_status_21" BEL "ethmac_writer_errors_status_22"
        BEL "ethmac_writer_errors_status_23" BEL
        "ethmac_writer_errors_status_24" BEL "ethmac_writer_errors_status_25"
        BEL "ethmac_writer_errors_status_26" BEL
        "ethmac_writer_errors_status_27" BEL "ethmac_writer_errors_status_28"
        BEL "ethmac_writer_errors_status_29" BEL
        "ethmac_writer_errors_status_30" BEL "ethmac_writer_errors_status_31"
        BEL "opsis_i2c_samp_carry" BEL "opsis_i2c_samp_count_1" BEL
        "opsis_i2c_samp_count_2" BEL "netsoc_sdram_bandwidth_counter_2" BEL
        "netsoc_sdram_bandwidth_counter_3" BEL
        "netsoc_sdram_bandwidth_counter_4" BEL
        "netsoc_sdram_bandwidth_counter_5" BEL
        "netsoc_sdram_bandwidth_counter_6" BEL
        "netsoc_sdram_bandwidth_counter_7" BEL
        "netsoc_sdram_bandwidth_counter_8" BEL
        "netsoc_sdram_bandwidth_counter_9" BEL
        "netsoc_sdram_bandwidth_counter_10" BEL
        "netsoc_sdram_bandwidth_counter_11" BEL
        "netsoc_sdram_bandwidth_counter_12" BEL
        "netsoc_sdram_bandwidth_counter_13" BEL
        "netsoc_sdram_bandwidth_counter_14" BEL
        "netsoc_sdram_bandwidth_counter_15" BEL
        "netsoc_sdram_bandwidth_counter_16" BEL
        "netsoc_sdram_bandwidth_counter_17" BEL
        "netsoc_sdram_bandwidth_counter_18" BEL
        "netsoc_sdram_bandwidth_counter_19" BEL
        "netsoc_sdram_bandwidth_counter_20" BEL
        "netsoc_sdram_bandwidth_counter_21" BEL
        "netsoc_sdram_bandwidth_counter_22" BEL
        "netsoc_sdram_bandwidth_counter_23" BEL "phase_sys" BEL
        "dfi_dfi_p2_rddata_valid" BEL "new_master_wdata_ready1" BEL
        "opsis_i2c_scl_i" BEL "suart_source_payload_data_0" BEL
        "suart_source_payload_data_1" BEL "suart_source_payload_data_2" BEL
        "suart_source_payload_data_3" BEL "suart_source_payload_data_4" BEL
        "suart_source_payload_data_5" BEL "suart_source_payload_data_6" BEL
        "suart_source_payload_data_7" BEL "netsoc_interface_dat_w_0" BEL
        "netsoc_interface_dat_w_1" BEL "netsoc_interface_dat_w_2" BEL
        "netsoc_interface_dat_w_3" BEL "netsoc_interface_dat_w_4" BEL
        "netsoc_interface_dat_w_5" BEL "netsoc_interface_dat_w_6" BEL
        "netsoc_interface_dat_w_7" BEL "netsoc_interface_adr_0" BEL
        "netsoc_interface_adr_1" BEL "netsoc_interface_adr_2" BEL
        "netsoc_interface_adr_3" BEL "netsoc_interface_adr_4" BEL
        "netsoc_interface_adr_5" BEL "netsoc_interface_adr_9" BEL
        "netsoc_interface_adr_10" BEL "netsoc_interface_adr_11" BEL
        "netsoc_interface_adr_12" BEL "netsoc_interface_adr_13" BEL
        "opsis_i2c_scl_r" BEL "suart_phase_accumulator_tx_2" BEL
        "suart_phase_accumulator_tx_3" BEL "suart_phase_accumulator_tx_4" BEL
        "suart_phase_accumulator_tx_5" BEL "suart_phase_accumulator_tx_6" BEL
        "suart_phase_accumulator_tx_7" BEL "suart_phase_accumulator_tx_8" BEL
        "suart_phase_accumulator_tx_9" BEL "suart_phase_accumulator_tx_10" BEL
        "suart_phase_accumulator_tx_11" BEL "suart_phase_accumulator_tx_12"
        BEL "suart_phase_accumulator_tx_13" BEL
        "suart_phase_accumulator_tx_14" BEL "suart_phase_accumulator_tx_15"
        BEL "suart_phase_accumulator_tx_16" BEL
        "suart_phase_accumulator_tx_17" BEL "suart_phase_accumulator_tx_18"
        BEL "suart_phase_accumulator_tx_19" BEL
        "suart_phase_accumulator_tx_20" BEL "suart_phase_accumulator_tx_21"
        BEL "suart_phase_accumulator_tx_22" BEL
        "suart_phase_accumulator_tx_23" BEL "suart_phase_accumulator_tx_24"
        BEL "suart_phase_accumulator_tx_25" BEL
        "suart_phase_accumulator_tx_26" BEL "suart_phase_accumulator_tx_27"
        BEL "suart_phase_accumulator_tx_28" BEL
        "suart_phase_accumulator_tx_29" BEL "suart_phase_accumulator_tx_30"
        BEL "suart_phase_accumulator_tx_31" BEL "suart_uart_clk_txen" BEL
        "suart_phase_accumulator_rx_2" BEL "suart_phase_accumulator_rx_3" BEL
        "suart_phase_accumulator_rx_4" BEL "suart_phase_accumulator_rx_5" BEL
        "suart_phase_accumulator_rx_6" BEL "suart_phase_accumulator_rx_7" BEL
        "suart_phase_accumulator_rx_8" BEL "suart_phase_accumulator_rx_9" BEL
        "suart_phase_accumulator_rx_10" BEL "suart_phase_accumulator_rx_11"
        BEL "suart_phase_accumulator_rx_12" BEL
        "suart_phase_accumulator_rx_13" BEL "suart_phase_accumulator_rx_14"
        BEL "suart_phase_accumulator_rx_15" BEL
        "suart_phase_accumulator_rx_16" BEL "suart_phase_accumulator_rx_17"
        BEL "suart_phase_accumulator_rx_18" BEL
        "suart_phase_accumulator_rx_19" BEL "suart_phase_accumulator_rx_20"
        BEL "suart_phase_accumulator_rx_21" BEL
        "suart_phase_accumulator_rx_22" BEL "suart_phase_accumulator_rx_23"
        BEL "suart_phase_accumulator_rx_24" BEL
        "suart_phase_accumulator_rx_25" BEL "suart_phase_accumulator_rx_26"
        BEL "suart_phase_accumulator_rx_27" BEL
        "suart_phase_accumulator_rx_28" BEL "suart_phase_accumulator_rx_29"
        BEL "suart_phase_accumulator_rx_30" BEL
        "suart_phase_accumulator_rx_31" BEL "dfi_dfi_p0_rddata_valid" BEL
        "netsoc_sdram_bandwidth_nreads_r_0" BEL
        "netsoc_sdram_bandwidth_nreads_r_1" BEL
        "netsoc_sdram_bandwidth_nreads_r_2" BEL
        "netsoc_sdram_bandwidth_nreads_r_3" BEL
        "netsoc_sdram_bandwidth_nreads_r_4" BEL
        "netsoc_sdram_bandwidth_nreads_r_5" BEL
        "netsoc_sdram_bandwidth_nreads_r_6" BEL
        "netsoc_sdram_bandwidth_nreads_r_7" BEL
        "netsoc_sdram_bandwidth_nreads_r_8" BEL
        "netsoc_sdram_bandwidth_nreads_r_9" BEL
        "netsoc_sdram_bandwidth_nreads_r_10" BEL
        "netsoc_sdram_bandwidth_nreads_r_11" BEL
        "netsoc_sdram_bandwidth_nreads_r_12" BEL
        "netsoc_sdram_bandwidth_nreads_r_13" BEL
        "netsoc_sdram_bandwidth_nreads_r_14" BEL
        "netsoc_sdram_bandwidth_nreads_r_15" BEL
        "netsoc_sdram_bandwidth_nreads_r_16" BEL
        "netsoc_sdram_bandwidth_nreads_r_17" BEL
        "netsoc_sdram_bandwidth_nreads_r_18" BEL
        "netsoc_sdram_bandwidth_nreads_r_19" BEL
        "netsoc_sdram_bandwidth_nreads_r_20" BEL
        "netsoc_sdram_bandwidth_nreads_r_21" BEL
        "netsoc_sdram_bandwidth_nreads_r_22" BEL
        "netsoc_sdram_bandwidth_nreads_r_23" BEL
        "netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "netsoc_sdram_bandwidth_nreads_status_0" BEL
        "netsoc_sdram_bandwidth_nreads_status_1" BEL
        "netsoc_sdram_bandwidth_nreads_status_2" BEL
        "netsoc_sdram_bandwidth_nreads_status_3" BEL
        "netsoc_sdram_bandwidth_nreads_status_4" BEL
        "netsoc_sdram_bandwidth_nreads_status_5" BEL
        "netsoc_sdram_bandwidth_nreads_status_6" BEL
        "netsoc_sdram_bandwidth_nreads_status_7" BEL
        "netsoc_sdram_bandwidth_nreads_status_8" BEL
        "netsoc_sdram_bandwidth_nreads_status_9" BEL
        "netsoc_sdram_bandwidth_nreads_status_10" BEL
        "netsoc_sdram_bandwidth_nreads_status_11" BEL
        "netsoc_sdram_bandwidth_nreads_status_12" BEL
        "netsoc_sdram_bandwidth_nreads_status_13" BEL
        "netsoc_sdram_bandwidth_nreads_status_14" BEL
        "netsoc_sdram_bandwidth_nreads_status_15" BEL
        "netsoc_sdram_bandwidth_nreads_status_16" BEL
        "netsoc_sdram_bandwidth_nreads_status_17" BEL
        "netsoc_sdram_bandwidth_nreads_status_18" BEL
        "netsoc_sdram_bandwidth_nreads_status_19" BEL
        "netsoc_sdram_bandwidth_nreads_status_20" BEL
        "netsoc_sdram_bandwidth_nreads_status_21" BEL
        "netsoc_sdram_bandwidth_nreads_status_22" BEL
        "netsoc_sdram_bandwidth_nreads_status_23" BEL
        "netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "ethmac_reader_counter_2" BEL "ethmac_reader_counter_3" BEL
        "ethmac_reader_counter_4" BEL "ethmac_reader_counter_5" BEL
        "ethmac_reader_counter_6" BEL "ethmac_reader_counter_7" BEL
        "ethmac_reader_counter_8" BEL "ethmac_reader_counter_9" BEL
        "ethmac_reader_counter_10" BEL "netsoc_ctrl_storage_full_31" BEL
        "netsoc_ctrl_storage_full_30" BEL "netsoc_ctrl_storage_full_29" BEL
        "netsoc_ctrl_storage_full_27" BEL "netsoc_ctrl_storage_full_26" BEL
        "netsoc_ctrl_storage_full_24" BEL "netsoc_ctrl_storage_full_23" BEL
        "netsoc_ctrl_storage_full_22" BEL "netsoc_ctrl_storage_full_19" BEL
        "netsoc_ctrl_storage_full_15" BEL "netsoc_ctrl_storage_full_17" BEL
        "netsoc_ctrl_storage_full_16" BEL "netsoc_ctrl_storage_full_13" BEL
        "netsoc_ctrl_storage_full_11" BEL "netsoc_ctrl_storage_full_8" BEL
        "netsoc_ctrl_storage_full_7" BEL "netsoc_ctrl_storage_full_2" BEL
        "netsoc_ctrl_storage_full_1" BEL "netsoc_ctrl_storage_full_0" BEL
        "ethmac_reader_length_storage_full_10" BEL
        "ethmac_reader_length_storage_full_9" BEL
        "ethmac_reader_length_storage_full_8" BEL "ethphy_mdio_storage_full_0"
        BEL "ethphy_mdio_storage_full_1" BEL "front_panel_leds_storage_full_0"
        BEL "front_panel_leds_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_2" BEL
        "opsis_i2c_slave_addr_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_4" BEL
        "opsis_i2c_slave_addr_storage_full_5" BEL
        "opsis_i2c_slave_addr_storage_full_6" BEL
        "netsoc_sdram_storage_full_0" BEL "netsoc_sdram_storage_full_1" BEL
        "netsoc_sdram_storage_full_2" BEL "netsoc_sdram_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "suart_eventmanager_storage_full_0" BEL
        "suart_eventmanager_storage_full_1" BEL "netsoc_ctrl_storage_full_28"
        BEL "netsoc_ctrl_storage_full_20" BEL "netsoc_ctrl_storage_full_25"
        BEL "netsoc_ctrl_storage_full_21" BEL "netsoc_ctrl_storage_full_18"
        BEL "netsoc_ctrl_storage_full_14" BEL "netsoc_ctrl_storage_full_12"
        BEL "netsoc_ctrl_storage_full_10" BEL "netsoc_ctrl_storage_full_9" BEL
        "netsoc_ctrl_storage_full_6" BEL "netsoc_ctrl_storage_full_5" BEL
        "netsoc_ctrl_storage_full_4" BEL "netsoc_ctrl_storage_full_3" BEL
        "opsis_i2c_master_storage_full_0" BEL
        "opsis_i2c_master_storage_full_1" BEL
        "opsis_i2c_master_storage_full_2" BEL
        "opsis_i2c_master_storage_full_3" BEL
        "opsis_i2c_master_storage_full_4" BEL
        "opsis_i2c_master_storage_full_5" BEL
        "opsis_i2c_master_storage_full_6" BEL
        "opsis_i2c_master_storage_full_7" BEL
        "ethmac_reader_length_storage_full_0" BEL
        "ethmac_reader_length_storage_full_1" BEL
        "ethmac_reader_length_storage_full_2" BEL
        "ethmac_reader_length_storage_full_3" BEL
        "ethmac_reader_length_storage_full_4" BEL
        "ethmac_reader_length_storage_full_5" BEL
        "ethmac_reader_length_storage_full_6" BEL
        "ethmac_reader_length_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "netsoc_load_storage_full_24" BEL "netsoc_load_storage_full_25" BEL
        "netsoc_load_storage_full_26" BEL "netsoc_load_storage_full_27" BEL
        "netsoc_load_storage_full_28" BEL "netsoc_load_storage_full_29" BEL
        "netsoc_load_storage_full_30" BEL "netsoc_load_storage_full_31" BEL
        "netsoc_load_storage_full_16" BEL "netsoc_load_storage_full_17" BEL
        "netsoc_load_storage_full_18" BEL "netsoc_load_storage_full_19" BEL
        "netsoc_load_storage_full_20" BEL "netsoc_load_storage_full_21" BEL
        "netsoc_load_storage_full_22" BEL "netsoc_load_storage_full_23" BEL
        "netsoc_load_storage_full_8" BEL "netsoc_load_storage_full_9" BEL
        "netsoc_load_storage_full_10" BEL "netsoc_load_storage_full_11" BEL
        "netsoc_load_storage_full_12" BEL "netsoc_load_storage_full_13" BEL
        "netsoc_load_storage_full_14" BEL "netsoc_load_storage_full_15" BEL
        "netsoc_load_storage_full_0" BEL "netsoc_load_storage_full_1" BEL
        "netsoc_load_storage_full_2" BEL "netsoc_load_storage_full_3" BEL
        "netsoc_load_storage_full_4" BEL "netsoc_load_storage_full_5" BEL
        "netsoc_load_storage_full_6" BEL "netsoc_load_storage_full_7" BEL
        "netsoc_reload_storage_full_24" BEL "netsoc_reload_storage_full_25"
        BEL "netsoc_reload_storage_full_26" BEL
        "netsoc_reload_storage_full_27" BEL "netsoc_reload_storage_full_28"
        BEL "netsoc_reload_storage_full_29" BEL
        "netsoc_reload_storage_full_30" BEL "netsoc_reload_storage_full_31"
        BEL "netsoc_reload_storage_full_16" BEL
        "netsoc_reload_storage_full_17" BEL "netsoc_reload_storage_full_18"
        BEL "netsoc_reload_storage_full_19" BEL
        "netsoc_reload_storage_full_20" BEL "netsoc_reload_storage_full_21"
        BEL "netsoc_reload_storage_full_22" BEL
        "netsoc_reload_storage_full_23" BEL "netsoc_reload_storage_full_8" BEL
        "netsoc_reload_storage_full_9" BEL "netsoc_reload_storage_full_10" BEL
        "netsoc_reload_storage_full_11" BEL "netsoc_reload_storage_full_12"
        BEL "netsoc_reload_storage_full_13" BEL
        "netsoc_reload_storage_full_14" BEL "netsoc_reload_storage_full_15"
        BEL "netsoc_reload_storage_full_0" BEL "netsoc_reload_storage_full_1"
        BEL "netsoc_reload_storage_full_2" BEL "netsoc_reload_storage_full_3"
        BEL "netsoc_reload_storage_full_4" BEL "netsoc_reload_storage_full_5"
        BEL "netsoc_reload_storage_full_6" BEL "netsoc_reload_storage_full_7"
        BEL "new_master_rdata_valid4" BEL "ethmac_tx_cdc_graycounter0_q_0" BEL
        "ethmac_tx_cdc_graycounter0_q_1" BEL "ethmac_tx_cdc_graycounter0_q_2"
        BEL "ethmac_tx_cdc_graycounter0_q_3" BEL
        "ethmac_tx_cdc_graycounter0_q_4" BEL "ethmac_tx_cdc_graycounter0_q_5"
        BEL "ethmac_tx_cdc_graycounter0_q_6" BEL
        "ethmac_rx_cdc_graycounter1_q_0" BEL "ethmac_rx_cdc_graycounter1_q_1"
        BEL "ethmac_rx_cdc_graycounter1_q_2" BEL
        "ethmac_rx_cdc_graycounter1_q_3" BEL "ethmac_rx_cdc_graycounter1_q_4"
        BEL "ethmac_rx_cdc_graycounter1_q_5" BEL
        "ethmac_rx_cdc_graycounter1_q_6" BEL "memdat_1_0" BEL "memdat_1_1" BEL
        "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5" BEL
        "memdat_1_6" BEL "memdat_1_7" BEL "opsis_i2c_status_storage_full_0"
        BEL "opsis_i2c_status_storage_full_1" BEL "xilinxmultiregimpl4_regs0"
        BEL "suart_uart_clk_rxen" BEL "netsoc_sdram_dfi_p0_rddata_en" BEL
        "netsoc_sdram_dfi_p1_rddata_en" BEL "netsoc_sdram_dfi_p1_wrdata_en"
        BEL "xilinxmultiregimpl4_regs1" BEL "netsoc_value_0" BEL
        "netsoc_value_1" BEL "netsoc_value_2" BEL "netsoc_value_3" BEL
        "netsoc_value_4" BEL "netsoc_value_5" BEL "netsoc_value_6" BEL
        "netsoc_value_7" BEL "netsoc_value_8" BEL "netsoc_value_9" BEL
        "netsoc_value_10" BEL "netsoc_value_11" BEL "netsoc_value_12" BEL
        "netsoc_value_13" BEL "netsoc_value_14" BEL "netsoc_value_15" BEL
        "netsoc_value_16" BEL "netsoc_value_17" BEL "netsoc_value_18" BEL
        "netsoc_value_19" BEL "netsoc_value_20" BEL "netsoc_value_21" BEL
        "netsoc_value_22" BEL "netsoc_value_23" BEL "netsoc_value_24" BEL
        "netsoc_value_25" BEL "netsoc_value_26" BEL "netsoc_value_27" BEL
        "netsoc_value_28" BEL "netsoc_value_29" BEL "netsoc_value_30" BEL
        "netsoc_value_31" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl1_regs0" BEL "suart_tx_reg_0" BEL "suart_tx_reg_1"
        BEL "suart_tx_reg_2" BEL "suart_tx_reg_3" BEL "suart_tx_reg_4" BEL
        "suart_tx_reg_5" BEL "suart_tx_reg_6" BEL "suart_tx_reg_7" BEL
        "spiflash_dqi_0" BEL "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL
        "spiflash_dqi_3" BEL "xilinxmultiregimpl1_regs1" BEL
        "netsoc_value_status_0" BEL "netsoc_value_status_1" BEL
        "netsoc_value_status_2" BEL "netsoc_value_status_3" BEL
        "netsoc_value_status_4" BEL "netsoc_value_status_5" BEL
        "netsoc_value_status_6" BEL "netsoc_value_status_7" BEL
        "netsoc_value_status_8" BEL "netsoc_value_status_9" BEL
        "netsoc_value_status_10" BEL "netsoc_value_status_11" BEL
        "netsoc_value_status_12" BEL "netsoc_value_status_13" BEL
        "netsoc_value_status_14" BEL "netsoc_value_status_15" BEL
        "netsoc_value_status_16" BEL "netsoc_value_status_17" BEL
        "netsoc_value_status_18" BEL "netsoc_value_status_19" BEL
        "netsoc_value_status_20" BEL "netsoc_value_status_21" BEL
        "netsoc_value_status_22" BEL "netsoc_value_status_23" BEL
        "netsoc_value_status_24" BEL "netsoc_value_status_25" BEL
        "netsoc_value_status_26" BEL "netsoc_value_status_27" BEL
        "netsoc_value_status_28" BEL "netsoc_value_status_29" BEL
        "netsoc_value_status_30" BEL "netsoc_value_status_31" BEL
        "suart_source_valid" BEL "opsis_i2c_sda_i" BEL "opsis_i2c_sda_r" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "opsis_i2c_din_0" BEL "opsis_i2c_din_1" BEL "opsis_i2c_din_2" BEL
        "opsis_i2c_din_3" BEL "opsis_i2c_din_4" BEL "opsis_i2c_din_5" BEL
        "opsis_i2c_din_6" BEL "opsis_i2c_din_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "spiflash_sr_0" BEL "spiflash_sr_1" BEL "spiflash_sr_2" BEL
        "spiflash_sr_3" BEL "spiflash_sr_4" BEL "spiflash_sr_5" BEL
        "spiflash_sr_6" BEL "spiflash_sr_7" BEL "spiflash_sr_8" BEL
        "spiflash_sr_9" BEL "spiflash_sr_10" BEL "spiflash_sr_11" BEL
        "spiflash_sr_12" BEL "spiflash_sr_13" BEL "spiflash_sr_14" BEL
        "spiflash_sr_15" BEL "spiflash_sr_16" BEL "spiflash_sr_17" BEL
        "spiflash_sr_18" BEL "spiflash_sr_19" BEL "spiflash_sr_20" BEL
        "spiflash_sr_21" BEL "spiflash_sr_22" BEL "spiflash_sr_23" BEL
        "spiflash_sr_24" BEL "spiflash_sr_25" BEL "spiflash_sr_26" BEL
        "spiflash_sr_27" BEL "spiflash_sr_28" BEL "spiflash_sr_29" BEL
        "spiflash_sr_30" BEL "spiflash_sr_31" BEL "dfi_dfi_p2_rddata_0" BEL
        "dfi_dfi_p2_rddata_1" BEL "dfi_dfi_p2_rddata_2" BEL
        "dfi_dfi_p2_rddata_3" BEL "dfi_dfi_p2_rddata_4" BEL
        "dfi_dfi_p2_rddata_5" BEL "dfi_dfi_p2_rddata_6" BEL
        "dfi_dfi_p2_rddata_7" BEL "dfi_dfi_p2_rddata_8" BEL
        "dfi_dfi_p2_rddata_9" BEL "dfi_dfi_p2_rddata_10" BEL
        "dfi_dfi_p2_rddata_11" BEL "dfi_dfi_p2_rddata_12" BEL
        "dfi_dfi_p2_rddata_13" BEL "dfi_dfi_p2_rddata_14" BEL
        "dfi_dfi_p2_rddata_15" BEL "dfi_dfi_p2_rddata_16" BEL
        "dfi_dfi_p2_rddata_17" BEL "dfi_dfi_p2_rddata_18" BEL
        "dfi_dfi_p2_rddata_19" BEL "dfi_dfi_p2_rddata_20" BEL
        "dfi_dfi_p2_rddata_21" BEL "dfi_dfi_p2_rddata_22" BEL
        "dfi_dfi_p2_rddata_23" BEL "dfi_dfi_p2_rddata_24" BEL
        "dfi_dfi_p2_rddata_25" BEL "dfi_dfi_p2_rddata_26" BEL
        "dfi_dfi_p2_rddata_27" BEL "dfi_dfi_p2_rddata_28" BEL
        "dfi_dfi_p2_rddata_29" BEL "dfi_dfi_p2_rddata_30" BEL
        "dfi_dfi_p2_rddata_31" BEL "dfi_dfi_p3_rddata_0" BEL
        "dfi_dfi_p3_rddata_1" BEL "dfi_dfi_p3_rddata_2" BEL
        "dfi_dfi_p3_rddata_3" BEL "dfi_dfi_p3_rddata_4" BEL
        "dfi_dfi_p3_rddata_5" BEL "dfi_dfi_p3_rddata_6" BEL
        "dfi_dfi_p3_rddata_7" BEL "dfi_dfi_p3_rddata_8" BEL
        "dfi_dfi_p3_rddata_9" BEL "dfi_dfi_p3_rddata_10" BEL
        "dfi_dfi_p3_rddata_11" BEL "dfi_dfi_p3_rddata_12" BEL
        "dfi_dfi_p3_rddata_13" BEL "dfi_dfi_p3_rddata_14" BEL
        "dfi_dfi_p3_rddata_15" BEL "dfi_dfi_p3_rddata_16" BEL
        "dfi_dfi_p3_rddata_17" BEL "dfi_dfi_p3_rddata_18" BEL
        "dfi_dfi_p3_rddata_19" BEL "dfi_dfi_p3_rddata_20" BEL
        "dfi_dfi_p3_rddata_21" BEL "dfi_dfi_p3_rddata_22" BEL
        "dfi_dfi_p3_rddata_23" BEL "dfi_dfi_p3_rddata_24" BEL
        "dfi_dfi_p3_rddata_25" BEL "dfi_dfi_p3_rddata_26" BEL
        "dfi_dfi_p3_rddata_27" BEL "dfi_dfi_p3_rddata_28" BEL
        "dfi_dfi_p3_rddata_29" BEL "dfi_dfi_p3_rddata_30" BEL
        "dfi_dfi_p3_rddata_31" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_7" BEL
        "netsoc_sdram_bankmachine0_row_0" BEL
        "netsoc_sdram_bankmachine0_row_1" BEL
        "netsoc_sdram_bankmachine0_row_2" BEL
        "netsoc_sdram_bankmachine0_row_3" BEL
        "netsoc_sdram_bankmachine0_row_4" BEL
        "netsoc_sdram_bankmachine0_row_5" BEL
        "netsoc_sdram_bankmachine0_row_6" BEL
        "netsoc_sdram_bankmachine0_row_7" BEL
        "netsoc_sdram_bankmachine0_row_8" BEL
        "netsoc_sdram_bankmachine0_row_9" BEL
        "netsoc_sdram_bankmachine0_row_10" BEL
        "netsoc_sdram_bankmachine0_row_11" BEL
        "netsoc_sdram_bankmachine0_row_12" BEL
        "netsoc_sdram_bankmachine0_row_13" BEL
        "netsoc_sdram_bankmachine1_row_0" BEL
        "netsoc_sdram_bankmachine1_row_1" BEL
        "netsoc_sdram_bankmachine1_row_2" BEL
        "netsoc_sdram_bankmachine1_row_3" BEL
        "netsoc_sdram_bankmachine1_row_4" BEL
        "netsoc_sdram_bankmachine1_row_5" BEL
        "netsoc_sdram_bankmachine1_row_6" BEL
        "netsoc_sdram_bankmachine1_row_7" BEL
        "netsoc_sdram_bankmachine1_row_8" BEL
        "netsoc_sdram_bankmachine1_row_9" BEL
        "netsoc_sdram_bankmachine1_row_10" BEL
        "netsoc_sdram_bankmachine1_row_11" BEL
        "netsoc_sdram_bankmachine1_row_12" BEL
        "netsoc_sdram_bankmachine1_row_13" BEL
        "netsoc_sdram_bankmachine2_row_0" BEL
        "netsoc_sdram_bankmachine2_row_1" BEL
        "netsoc_sdram_bankmachine2_row_2" BEL
        "netsoc_sdram_bankmachine2_row_3" BEL
        "netsoc_sdram_bankmachine2_row_4" BEL
        "netsoc_sdram_bankmachine2_row_5" BEL
        "netsoc_sdram_bankmachine2_row_6" BEL
        "netsoc_sdram_bankmachine2_row_7" BEL
        "netsoc_sdram_bankmachine2_row_8" BEL
        "netsoc_sdram_bankmachine2_row_9" BEL
        "netsoc_sdram_bankmachine2_row_10" BEL
        "netsoc_sdram_bankmachine2_row_11" BEL
        "netsoc_sdram_bankmachine2_row_12" BEL
        "netsoc_sdram_bankmachine2_row_13" BEL
        "netsoc_sdram_bankmachine3_row_0" BEL
        "netsoc_sdram_bankmachine3_row_1" BEL
        "netsoc_sdram_bankmachine3_row_2" BEL
        "netsoc_sdram_bankmachine3_row_3" BEL
        "netsoc_sdram_bankmachine3_row_4" BEL
        "netsoc_sdram_bankmachine3_row_5" BEL
        "netsoc_sdram_bankmachine3_row_6" BEL
        "netsoc_sdram_bankmachine3_row_7" BEL
        "netsoc_sdram_bankmachine3_row_8" BEL
        "netsoc_sdram_bankmachine3_row_9" BEL
        "netsoc_sdram_bankmachine3_row_10" BEL
        "netsoc_sdram_bankmachine3_row_11" BEL
        "netsoc_sdram_bankmachine3_row_12" BEL
        "netsoc_sdram_bankmachine3_row_13" BEL
        "netsoc_sdram_bankmachine4_row_0" BEL
        "netsoc_sdram_bankmachine4_row_1" BEL
        "netsoc_sdram_bankmachine4_row_2" BEL
        "netsoc_sdram_bankmachine4_row_3" BEL
        "netsoc_sdram_bankmachine4_row_4" BEL
        "netsoc_sdram_bankmachine4_row_5" BEL
        "netsoc_sdram_bankmachine4_row_6" BEL
        "netsoc_sdram_bankmachine4_row_7" BEL
        "netsoc_sdram_bankmachine4_row_8" BEL
        "netsoc_sdram_bankmachine4_row_9" BEL
        "netsoc_sdram_bankmachine4_row_10" BEL
        "netsoc_sdram_bankmachine4_row_11" BEL
        "netsoc_sdram_bankmachine4_row_12" BEL
        "netsoc_sdram_bankmachine4_row_13" BEL
        "netsoc_sdram_bankmachine5_row_0" BEL
        "netsoc_sdram_bankmachine5_row_1" BEL
        "netsoc_sdram_bankmachine5_row_2" BEL
        "netsoc_sdram_bankmachine5_row_3" BEL
        "netsoc_sdram_bankmachine5_row_4" BEL
        "netsoc_sdram_bankmachine5_row_5" BEL
        "netsoc_sdram_bankmachine5_row_6" BEL
        "netsoc_sdram_bankmachine5_row_7" BEL
        "netsoc_sdram_bankmachine5_row_8" BEL
        "netsoc_sdram_bankmachine5_row_9" BEL
        "netsoc_sdram_bankmachine5_row_10" BEL
        "netsoc_sdram_bankmachine5_row_11" BEL
        "netsoc_sdram_bankmachine5_row_12" BEL
        "netsoc_sdram_bankmachine5_row_13" BEL
        "netsoc_sdram_bankmachine6_row_0" BEL
        "netsoc_sdram_bankmachine6_row_1" BEL
        "netsoc_sdram_bankmachine6_row_2" BEL
        "netsoc_sdram_bankmachine6_row_3" BEL
        "netsoc_sdram_bankmachine6_row_4" BEL
        "netsoc_sdram_bankmachine6_row_5" BEL
        "netsoc_sdram_bankmachine6_row_6" BEL
        "netsoc_sdram_bankmachine6_row_7" BEL
        "netsoc_sdram_bankmachine6_row_8" BEL
        "netsoc_sdram_bankmachine6_row_9" BEL
        "netsoc_sdram_bankmachine6_row_10" BEL
        "netsoc_sdram_bankmachine6_row_11" BEL
        "netsoc_sdram_bankmachine6_row_12" BEL
        "netsoc_sdram_bankmachine6_row_13" BEL
        "netsoc_sdram_bankmachine7_row_0" BEL
        "netsoc_sdram_bankmachine7_row_1" BEL
        "netsoc_sdram_bankmachine7_row_2" BEL
        "netsoc_sdram_bankmachine7_row_3" BEL
        "netsoc_sdram_bankmachine7_row_4" BEL
        "netsoc_sdram_bankmachine7_row_5" BEL
        "netsoc_sdram_bankmachine7_row_6" BEL
        "netsoc_sdram_bankmachine7_row_7" BEL
        "netsoc_sdram_bankmachine7_row_8" BEL
        "netsoc_sdram_bankmachine7_row_9" BEL
        "netsoc_sdram_bankmachine7_row_10" BEL
        "netsoc_sdram_bankmachine7_row_11" BEL
        "netsoc_sdram_bankmachine7_row_12" BEL
        "netsoc_sdram_bankmachine7_row_13" BEL "dfi_dfi_p0_rddata_0" BEL
        "dfi_dfi_p0_rddata_1" BEL "dfi_dfi_p0_rddata_2" BEL
        "dfi_dfi_p0_rddata_3" BEL "dfi_dfi_p0_rddata_4" BEL
        "dfi_dfi_p0_rddata_5" BEL "dfi_dfi_p0_rddata_6" BEL
        "dfi_dfi_p0_rddata_7" BEL "dfi_dfi_p0_rddata_8" BEL
        "dfi_dfi_p0_rddata_9" BEL "dfi_dfi_p0_rddata_10" BEL
        "dfi_dfi_p0_rddata_11" BEL "dfi_dfi_p0_rddata_12" BEL
        "dfi_dfi_p0_rddata_13" BEL "dfi_dfi_p0_rddata_14" BEL
        "dfi_dfi_p0_rddata_15" BEL "dfi_dfi_p0_rddata_16" BEL
        "dfi_dfi_p0_rddata_17" BEL "dfi_dfi_p0_rddata_18" BEL
        "dfi_dfi_p0_rddata_19" BEL "dfi_dfi_p0_rddata_20" BEL
        "dfi_dfi_p0_rddata_21" BEL "dfi_dfi_p0_rddata_22" BEL
        "dfi_dfi_p0_rddata_23" BEL "dfi_dfi_p0_rddata_24" BEL
        "dfi_dfi_p0_rddata_25" BEL "dfi_dfi_p0_rddata_26" BEL
        "dfi_dfi_p0_rddata_27" BEL "dfi_dfi_p0_rddata_28" BEL
        "dfi_dfi_p0_rddata_29" BEL "dfi_dfi_p0_rddata_30" BEL
        "dfi_dfi_p0_rddata_31" BEL "dfi_dfi_p1_rddata_0" BEL
        "dfi_dfi_p1_rddata_1" BEL "dfi_dfi_p1_rddata_2" BEL
        "dfi_dfi_p1_rddata_3" BEL "dfi_dfi_p1_rddata_4" BEL
        "dfi_dfi_p1_rddata_5" BEL "dfi_dfi_p1_rddata_6" BEL
        "dfi_dfi_p1_rddata_7" BEL "dfi_dfi_p1_rddata_8" BEL
        "dfi_dfi_p1_rddata_9" BEL "dfi_dfi_p1_rddata_10" BEL
        "dfi_dfi_p1_rddata_11" BEL "dfi_dfi_p1_rddata_12" BEL
        "dfi_dfi_p1_rddata_13" BEL "dfi_dfi_p1_rddata_14" BEL
        "dfi_dfi_p1_rddata_15" BEL "dfi_dfi_p1_rddata_16" BEL
        "dfi_dfi_p1_rddata_17" BEL "dfi_dfi_p1_rddata_18" BEL
        "dfi_dfi_p1_rddata_19" BEL "dfi_dfi_p1_rddata_20" BEL
        "dfi_dfi_p1_rddata_21" BEL "dfi_dfi_p1_rddata_22" BEL
        "dfi_dfi_p1_rddata_23" BEL "dfi_dfi_p1_rddata_24" BEL
        "dfi_dfi_p1_rddata_25" BEL "dfi_dfi_p1_rddata_26" BEL
        "dfi_dfi_p1_rddata_27" BEL "dfi_dfi_p1_rddata_28" BEL
        "dfi_dfi_p1_rddata_29" BEL "dfi_dfi_p1_rddata_30" BEL
        "dfi_dfi_p1_rddata_31" BEL "netsoc_sdram_phaseinjector2_status_0" BEL
        "netsoc_sdram_phaseinjector2_status_1" BEL
        "netsoc_sdram_phaseinjector2_status_2" BEL
        "netsoc_sdram_phaseinjector2_status_3" BEL
        "netsoc_sdram_phaseinjector2_status_4" BEL
        "netsoc_sdram_phaseinjector2_status_5" BEL
        "netsoc_sdram_phaseinjector2_status_6" BEL
        "netsoc_sdram_phaseinjector2_status_7" BEL
        "netsoc_sdram_phaseinjector2_status_8" BEL
        "netsoc_sdram_phaseinjector2_status_9" BEL
        "netsoc_sdram_phaseinjector2_status_10" BEL
        "netsoc_sdram_phaseinjector2_status_11" BEL
        "netsoc_sdram_phaseinjector2_status_12" BEL
        "netsoc_sdram_phaseinjector2_status_13" BEL
        "netsoc_sdram_phaseinjector2_status_14" BEL
        "netsoc_sdram_phaseinjector2_status_15" BEL
        "netsoc_sdram_phaseinjector2_status_16" BEL
        "netsoc_sdram_phaseinjector2_status_17" BEL
        "netsoc_sdram_phaseinjector2_status_18" BEL
        "netsoc_sdram_phaseinjector2_status_19" BEL
        "netsoc_sdram_phaseinjector2_status_20" BEL
        "netsoc_sdram_phaseinjector2_status_21" BEL
        "netsoc_sdram_phaseinjector2_status_22" BEL
        "netsoc_sdram_phaseinjector2_status_23" BEL
        "netsoc_sdram_phaseinjector2_status_24" BEL
        "netsoc_sdram_phaseinjector2_status_25" BEL
        "netsoc_sdram_phaseinjector2_status_26" BEL
        "netsoc_sdram_phaseinjector2_status_27" BEL
        "netsoc_sdram_phaseinjector2_status_28" BEL
        "netsoc_sdram_phaseinjector2_status_29" BEL
        "netsoc_sdram_phaseinjector2_status_30" BEL
        "netsoc_sdram_phaseinjector2_status_31" BEL
        "netsoc_sdram_phaseinjector3_status_0" BEL
        "netsoc_sdram_phaseinjector3_status_1" BEL
        "netsoc_sdram_phaseinjector3_status_2" BEL
        "netsoc_sdram_phaseinjector3_status_3" BEL
        "netsoc_sdram_phaseinjector3_status_4" BEL
        "netsoc_sdram_phaseinjector3_status_5" BEL
        "netsoc_sdram_phaseinjector3_status_6" BEL
        "netsoc_sdram_phaseinjector3_status_7" BEL
        "netsoc_sdram_phaseinjector3_status_8" BEL
        "netsoc_sdram_phaseinjector3_status_9" BEL
        "netsoc_sdram_phaseinjector3_status_10" BEL
        "netsoc_sdram_phaseinjector3_status_11" BEL
        "netsoc_sdram_phaseinjector3_status_12" BEL
        "netsoc_sdram_phaseinjector3_status_13" BEL
        "netsoc_sdram_phaseinjector3_status_14" BEL
        "netsoc_sdram_phaseinjector3_status_15" BEL
        "netsoc_sdram_phaseinjector3_status_16" BEL
        "netsoc_sdram_phaseinjector3_status_17" BEL
        "netsoc_sdram_phaseinjector3_status_18" BEL
        "netsoc_sdram_phaseinjector3_status_19" BEL
        "netsoc_sdram_phaseinjector3_status_20" BEL
        "netsoc_sdram_phaseinjector3_status_21" BEL
        "netsoc_sdram_phaseinjector3_status_22" BEL
        "netsoc_sdram_phaseinjector3_status_23" BEL
        "netsoc_sdram_phaseinjector3_status_24" BEL
        "netsoc_sdram_phaseinjector3_status_25" BEL
        "netsoc_sdram_phaseinjector3_status_26" BEL
        "netsoc_sdram_phaseinjector3_status_27" BEL
        "netsoc_sdram_phaseinjector3_status_28" BEL
        "netsoc_sdram_phaseinjector3_status_29" BEL
        "netsoc_sdram_phaseinjector3_status_30" BEL
        "netsoc_sdram_phaseinjector3_status_31" BEL
        "netsoc_sdram_phaseinjector0_status_0" BEL
        "netsoc_sdram_phaseinjector0_status_1" BEL
        "netsoc_sdram_phaseinjector0_status_2" BEL
        "netsoc_sdram_phaseinjector0_status_3" BEL
        "netsoc_sdram_phaseinjector0_status_4" BEL
        "netsoc_sdram_phaseinjector0_status_5" BEL
        "netsoc_sdram_phaseinjector0_status_6" BEL
        "netsoc_sdram_phaseinjector0_status_7" BEL
        "netsoc_sdram_phaseinjector0_status_8" BEL
        "netsoc_sdram_phaseinjector0_status_9" BEL
        "netsoc_sdram_phaseinjector0_status_10" BEL
        "netsoc_sdram_phaseinjector0_status_11" BEL
        "netsoc_sdram_phaseinjector0_status_12" BEL
        "netsoc_sdram_phaseinjector0_status_13" BEL
        "netsoc_sdram_phaseinjector0_status_14" BEL
        "netsoc_sdram_phaseinjector0_status_15" BEL
        "netsoc_sdram_phaseinjector0_status_16" BEL
        "netsoc_sdram_phaseinjector0_status_17" BEL
        "netsoc_sdram_phaseinjector0_status_18" BEL
        "netsoc_sdram_phaseinjector0_status_19" BEL
        "netsoc_sdram_phaseinjector0_status_20" BEL
        "netsoc_sdram_phaseinjector0_status_21" BEL
        "netsoc_sdram_phaseinjector0_status_22" BEL
        "netsoc_sdram_phaseinjector0_status_23" BEL
        "netsoc_sdram_phaseinjector0_status_24" BEL
        "netsoc_sdram_phaseinjector0_status_25" BEL
        "netsoc_sdram_phaseinjector0_status_26" BEL
        "netsoc_sdram_phaseinjector0_status_27" BEL
        "netsoc_sdram_phaseinjector0_status_28" BEL
        "netsoc_sdram_phaseinjector0_status_29" BEL
        "netsoc_sdram_phaseinjector0_status_30" BEL
        "netsoc_sdram_phaseinjector0_status_31" BEL
        "netsoc_sdram_phaseinjector1_status_0" BEL
        "netsoc_sdram_phaseinjector1_status_1" BEL
        "netsoc_sdram_phaseinjector1_status_2" BEL
        "netsoc_sdram_phaseinjector1_status_3" BEL
        "netsoc_sdram_phaseinjector1_status_4" BEL
        "netsoc_sdram_phaseinjector1_status_5" BEL
        "netsoc_sdram_phaseinjector1_status_6" BEL
        "netsoc_sdram_phaseinjector1_status_7" BEL
        "netsoc_sdram_phaseinjector1_status_8" BEL
        "netsoc_sdram_phaseinjector1_status_9" BEL
        "netsoc_sdram_phaseinjector1_status_10" BEL
        "netsoc_sdram_phaseinjector1_status_11" BEL
        "netsoc_sdram_phaseinjector1_status_12" BEL
        "netsoc_sdram_phaseinjector1_status_13" BEL
        "netsoc_sdram_phaseinjector1_status_14" BEL
        "netsoc_sdram_phaseinjector1_status_15" BEL
        "netsoc_sdram_phaseinjector1_status_16" BEL
        "netsoc_sdram_phaseinjector1_status_17" BEL
        "netsoc_sdram_phaseinjector1_status_18" BEL
        "netsoc_sdram_phaseinjector1_status_19" BEL
        "netsoc_sdram_phaseinjector1_status_20" BEL
        "netsoc_sdram_phaseinjector1_status_21" BEL
        "netsoc_sdram_phaseinjector1_status_22" BEL
        "netsoc_sdram_phaseinjector1_status_23" BEL
        "netsoc_sdram_phaseinjector1_status_24" BEL
        "netsoc_sdram_phaseinjector1_status_25" BEL
        "netsoc_sdram_phaseinjector1_status_26" BEL
        "netsoc_sdram_phaseinjector1_status_27" BEL
        "netsoc_sdram_phaseinjector1_status_28" BEL
        "netsoc_sdram_phaseinjector1_status_29" BEL
        "netsoc_sdram_phaseinjector1_status_30" BEL
        "netsoc_sdram_phaseinjector1_status_31" BEL
        "opsis_i2c_shift_reg_storage_full_0" BEL
        "opsis_i2c_shift_reg_storage_full_1" BEL
        "opsis_i2c_shift_reg_storage_full_2" BEL
        "opsis_i2c_shift_reg_storage_full_3" BEL
        "opsis_i2c_shift_reg_storage_full_4" BEL
        "opsis_i2c_shift_reg_storage_full_5" BEL
        "opsis_i2c_shift_reg_storage_full_6" BEL
        "opsis_i2c_shift_reg_storage_full_7" BEL "opsis_i2c_scl_drv_reg" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl0_regs0" BEL "xilinxmultiregimpl0_regs1" BEL
        "netsoc_sdram_dfi_p0_bank_0" BEL "netsoc_sdram_dfi_p0_bank_1" BEL
        "netsoc_sdram_dfi_p0_bank_2" BEL "netsoc_sdram_dfi_p1_bank_0" BEL
        "netsoc_sdram_dfi_p1_bank_1" BEL "netsoc_sdram_dfi_p1_bank_2" BEL
        "netsoc_sdram_bandwidth_cmd_valid" BEL
        "netsoc_sdram_bandwidth_cmd_is_read" BEL
        "netsoc_sdram_bandwidth_cmd_is_write" BEL
        "netsoc_sdram_dfi_p0_address_0" BEL "netsoc_sdram_dfi_p0_address_1"
        BEL "netsoc_sdram_dfi_p0_address_2" BEL
        "netsoc_sdram_dfi_p0_address_3" BEL "netsoc_sdram_dfi_p0_address_4"
        BEL "netsoc_sdram_dfi_p0_address_5" BEL
        "netsoc_sdram_dfi_p0_address_6" BEL "netsoc_sdram_dfi_p0_address_7"
        BEL "netsoc_sdram_dfi_p0_address_8" BEL
        "netsoc_sdram_dfi_p0_address_9" BEL "netsoc_sdram_dfi_p0_address_10"
        BEL "netsoc_sdram_dfi_p0_address_11" BEL
        "netsoc_sdram_dfi_p0_address_12" BEL "netsoc_sdram_dfi_p0_address_13"
        BEL "netsoc_sdram_dfi_p1_address_0" BEL
        "netsoc_sdram_dfi_p1_address_1" BEL "netsoc_sdram_dfi_p1_address_2"
        BEL "netsoc_sdram_dfi_p1_address_3" BEL
        "netsoc_sdram_dfi_p1_address_4" BEL "netsoc_sdram_dfi_p1_address_5"
        BEL "netsoc_sdram_dfi_p1_address_6" BEL
        "netsoc_sdram_dfi_p1_address_7" BEL "netsoc_sdram_dfi_p1_address_8"
        BEL "netsoc_sdram_dfi_p1_address_9" BEL
        "netsoc_sdram_dfi_p1_address_10" BEL "netsoc_sdram_dfi_p1_address_11"
        BEL "netsoc_sdram_dfi_p1_address_12" BEL
        "netsoc_sdram_dfi_p1_address_13" BEL "xilinxmultiregimpl6_regs0" BEL
        "xilinxmultiregimpl8_regs0_0" BEL "xilinxmultiregimpl8_regs0_1" BEL
        "xilinxmultiregimpl8_regs0_2" BEL "xilinxmultiregimpl8_regs0_3" BEL
        "xilinxmultiregimpl8_regs0_4" BEL "xilinxmultiregimpl8_regs0_5" BEL
        "xilinxmultiregimpl8_regs0_6" BEL "xilinxmultiregimpl8_regs1_0" BEL
        "xilinxmultiregimpl8_regs1_1" BEL "xilinxmultiregimpl8_regs1_2" BEL
        "xilinxmultiregimpl8_regs1_3" BEL "xilinxmultiregimpl8_regs1_4" BEL
        "xilinxmultiregimpl8_regs1_5" BEL "xilinxmultiregimpl8_regs1_6" BEL
        "ethmac_ps_crc_error_toggle_o_r" BEL "xilinxmultiregimpl6_regs1" BEL
        "xilinxmultiregimpl5_regs0" BEL "ethmac_ps_preamble_error_toggle_o_r"
        BEL "xilinxmultiregimpl5_regs1" BEL "xilinxmultiregimpl9_regs0_0" BEL
        "xilinxmultiregimpl9_regs0_1" BEL "xilinxmultiregimpl9_regs0_2" BEL
        "xilinxmultiregimpl9_regs0_3" BEL "xilinxmultiregimpl9_regs0_4" BEL
        "xilinxmultiregimpl9_regs0_5" BEL "xilinxmultiregimpl9_regs0_6" BEL
        "xilinxmultiregimpl9_regs1_0" BEL "xilinxmultiregimpl9_regs1_1" BEL
        "xilinxmultiregimpl9_regs1_2" BEL "xilinxmultiregimpl9_regs1_3" BEL
        "xilinxmultiregimpl9_regs1_4" BEL "xilinxmultiregimpl9_regs1_5" BEL
        "xilinxmultiregimpl9_regs1_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_7" BEL
        "opsisi2c_state_FSM_FFd2" BEL "opsisi2c_state_FSM_FFd4" BEL
        "opsisi2c_state_FSM_FFd3" BEL "opsisi2c_state_FSM_FFd1" BEL
        "multiplexer_state_FSM_FFd3" BEL "multiplexer_state_FSM_FFd2" BEL
        "multiplexer_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL
        "litedramwishbone2native_state_FSM_FFd4" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL
        "liteethmacsramreader_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd1" BEL
        "liteethmacsramreader_state_FSM_FFd2" BEL "front_panel_count_2" BEL
        "front_panel_count_0" BEL "front_panel_count_1" BEL
        "front_panel_count_3" BEL "front_panel_count_4" BEL
        "front_panel_count_5" BEL "front_panel_count_6" BEL
        "front_panel_count_9" BEL "front_panel_count_7" BEL
        "front_panel_count_8" BEL "front_panel_count_12" BEL
        "front_panel_count_10" BEL "front_panel_count_11" BEL
        "front_panel_count_15" BEL "front_panel_count_13" BEL
        "front_panel_count_14" BEL "front_panel_count_16" BEL
        "front_panel_count_17" BEL "front_panel_count_18" BEL
        "front_panel_count_19" BEL "front_panel_count_22" BEL
        "front_panel_count_20" BEL "front_panel_count_21" BEL
        "front_panel_count_23" BEL "front_panel_count_24" BEL
        "front_panel_count_25" BEL "ethmac_rx_cdc_graycounter1_q_binary_0" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_1" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_2" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_3" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_4" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_5" BEL "crg_por_0" BEL
        "crg_por_1" BEL "crg_por_2" BEL "crg_por_3" BEL "crg_por_4" BEL
        "crg_por_5" BEL "crg_por_6" BEL "crg_por_7" BEL "crg_por_8" BEL
        "crg_por_9" BEL "crg_por_10" BEL "ethmac_writer_fifo_level_0" BEL
        "ethmac_writer_fifo_level_1" BEL "netsoc_sdram_timer_count_0" BEL
        "netsoc_ctrl_bus_errors_0" BEL "netsoc_ctrl_bus_errors_1" BEL
        "netsoc_ctrl_bus_errors_2" BEL "netsoc_ctrl_bus_errors_3" BEL
        "netsoc_ctrl_bus_errors_4" BEL "netsoc_ctrl_bus_errors_5" BEL
        "netsoc_ctrl_bus_errors_6" BEL "netsoc_ctrl_bus_errors_7" BEL
        "netsoc_ctrl_bus_errors_8" BEL "netsoc_ctrl_bus_errors_9" BEL
        "netsoc_ctrl_bus_errors_10" BEL "netsoc_ctrl_bus_errors_11" BEL
        "netsoc_ctrl_bus_errors_12" BEL "netsoc_ctrl_bus_errors_13" BEL
        "netsoc_ctrl_bus_errors_14" BEL "netsoc_ctrl_bus_errors_15" BEL
        "netsoc_ctrl_bus_errors_16" BEL "netsoc_ctrl_bus_errors_17" BEL
        "netsoc_ctrl_bus_errors_18" BEL "netsoc_ctrl_bus_errors_19" BEL
        "netsoc_ctrl_bus_errors_20" BEL "netsoc_ctrl_bus_errors_21" BEL
        "netsoc_ctrl_bus_errors_22" BEL "netsoc_ctrl_bus_errors_23" BEL
        "netsoc_ctrl_bus_errors_24" BEL "netsoc_ctrl_bus_errors_25" BEL
        "netsoc_ctrl_bus_errors_26" BEL "netsoc_ctrl_bus_errors_27" BEL
        "netsoc_ctrl_bus_errors_28" BEL "netsoc_ctrl_bus_errors_29" BEL
        "netsoc_ctrl_bus_errors_30" BEL "netsoc_ctrl_bus_errors_31" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_0" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_1" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_2" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_3" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_4" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_5" BEL
        "netsoc_sdram_timer_count_3" BEL "netsoc_sdram_timer_count_1" BEL
        "netsoc_sdram_timer_count_2" BEL "netsoc_sdram_timer_count_4" BEL
        "netsoc_sdram_timer_count_5" BEL "netsoc_sdram_timer_count_6" BEL
        "netsoc_sdram_timer_count_7" BEL "netsoc_sdram_timer_count_8" BEL
        "netsoc_counter_0" BEL "netsoc_counter_1" BEL "suart_rx_bitcount_0"
        BEL "suart_rx_bitcount_1" BEL "suart_rx_bitcount_2" BEL
        "suart_rx_bitcount_3" BEL "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2"
        BEL "dna_cnt_3" BEL "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL
        "suart_tx_bitcount_0" BEL "suart_tx_bitcount_1" BEL
        "suart_tx_bitcount_2" BEL "suart_tx_bitcount_3" BEL
        "suart_tx_fifo_level0_0" BEL "suart_tx_fifo_level0_1" BEL
        "suart_tx_fifo_level0_2" BEL "suart_tx_fifo_level0_3" BEL
        "suart_tx_fifo_level0_4" BEL "suart_tx_fifo_produce_0" BEL
        "suart_tx_fifo_produce_1" BEL "suart_tx_fifo_produce_2" BEL
        "suart_tx_fifo_produce_3" BEL "suart_tx_fifo_consume_0" BEL
        "suart_tx_fifo_consume_1" BEL "suart_tx_fifo_consume_2" BEL
        "suart_tx_fifo_consume_3" BEL "suart_rx_fifo_consume_0" BEL
        "suart_rx_fifo_consume_1" BEL "suart_rx_fifo_consume_2" BEL
        "suart_rx_fifo_consume_3" BEL "suart_rx_fifo_produce_0" BEL
        "suart_rx_fifo_produce_1" BEL "suart_rx_fifo_produce_2" BEL
        "suart_rx_fifo_produce_3" BEL "suart_rx_fifo_level0_0" BEL
        "suart_rx_fifo_level0_1" BEL "suart_rx_fifo_level0_2" BEL
        "suart_rx_fifo_level0_3" BEL "suart_rx_fifo_level0_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine0_trascon_count_0" BEL
        "netsoc_sdram_bankmachine0_trascon_count_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine1_trascon_count_0" BEL
        "netsoc_sdram_bankmachine1_trascon_count_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_trascon_count_0" BEL
        "netsoc_sdram_bankmachine2_trascon_count_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine3_trascon_count_0" BEL
        "netsoc_sdram_bankmachine3_trascon_count_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine4_trascon_count_0" BEL
        "netsoc_sdram_bankmachine4_trascon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine5_trascon_count_0" BEL
        "netsoc_sdram_bankmachine5_trascon_count_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_trascon_count_0" BEL
        "netsoc_sdram_bankmachine6_trascon_count_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine7_trascon_count_0" BEL
        "netsoc_sdram_bankmachine7_trascon_count_1" BEL
        "netsoc_sdram_bandwidth_nreads_0" BEL
        "netsoc_sdram_bandwidth_nreads_1" BEL
        "netsoc_sdram_bandwidth_nreads_2" BEL
        "netsoc_sdram_bandwidth_nreads_3" BEL
        "netsoc_sdram_bandwidth_nreads_4" BEL
        "netsoc_sdram_bandwidth_nreads_5" BEL
        "netsoc_sdram_bandwidth_nreads_6" BEL
        "netsoc_sdram_bandwidth_nreads_7" BEL
        "netsoc_sdram_bandwidth_nreads_8" BEL
        "netsoc_sdram_bandwidth_nreads_9" BEL
        "netsoc_sdram_bandwidth_nreads_10" BEL
        "netsoc_sdram_bandwidth_nreads_11" BEL
        "netsoc_sdram_bandwidth_nreads_12" BEL
        "netsoc_sdram_bandwidth_nreads_13" BEL
        "netsoc_sdram_bandwidth_nreads_14" BEL
        "netsoc_sdram_bandwidth_nreads_15" BEL
        "netsoc_sdram_bandwidth_nreads_16" BEL
        "netsoc_sdram_bandwidth_nreads_17" BEL
        "netsoc_sdram_bandwidth_nreads_18" BEL
        "netsoc_sdram_bandwidth_nreads_19" BEL
        "netsoc_sdram_bandwidth_nreads_20" BEL
        "netsoc_sdram_bandwidth_nreads_21" BEL
        "netsoc_sdram_bandwidth_nreads_22" BEL
        "netsoc_sdram_bandwidth_nreads_23" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "netsoc_sdram_twtrcon_count_0" BEL "netsoc_sdram_twtrcon_count_1" BEL
        "netsoc_sdram_twtrcon_count_2" BEL "netsoc_sdram_bandwidth_nwrites_0"
        BEL "netsoc_sdram_bandwidth_nwrites_1" BEL
        "netsoc_sdram_bandwidth_nwrites_2" BEL
        "netsoc_sdram_bandwidth_nwrites_3" BEL
        "netsoc_sdram_bandwidth_nwrites_4" BEL
        "netsoc_sdram_bandwidth_nwrites_5" BEL
        "netsoc_sdram_bandwidth_nwrites_6" BEL
        "netsoc_sdram_bandwidth_nwrites_7" BEL
        "netsoc_sdram_bandwidth_nwrites_8" BEL
        "netsoc_sdram_bandwidth_nwrites_9" BEL
        "netsoc_sdram_bandwidth_nwrites_10" BEL
        "netsoc_sdram_bandwidth_nwrites_11" BEL
        "netsoc_sdram_bandwidth_nwrites_12" BEL
        "netsoc_sdram_bandwidth_nwrites_13" BEL
        "netsoc_sdram_bandwidth_nwrites_14" BEL
        "netsoc_sdram_bandwidth_nwrites_15" BEL
        "netsoc_sdram_bandwidth_nwrites_16" BEL
        "netsoc_sdram_bandwidth_nwrites_17" BEL
        "netsoc_sdram_bandwidth_nwrites_18" BEL
        "netsoc_sdram_bandwidth_nwrites_19" BEL
        "netsoc_sdram_bandwidth_nwrites_20" BEL
        "netsoc_sdram_bandwidth_nwrites_21" BEL
        "netsoc_sdram_bandwidth_nwrites_22" BEL
        "netsoc_sdram_bandwidth_nwrites_23" BEL
        "ethmac_preamble_errors_status_0" BEL
        "ethmac_preamble_errors_status_1" BEL
        "ethmac_preamble_errors_status_2" BEL
        "ethmac_preamble_errors_status_3" BEL
        "ethmac_preamble_errors_status_4" BEL
        "ethmac_preamble_errors_status_5" BEL
        "ethmac_preamble_errors_status_6" BEL
        "ethmac_preamble_errors_status_7" BEL
        "ethmac_preamble_errors_status_8" BEL
        "ethmac_preamble_errors_status_9" BEL
        "ethmac_preamble_errors_status_10" BEL
        "ethmac_preamble_errors_status_11" BEL
        "ethmac_preamble_errors_status_12" BEL
        "ethmac_preamble_errors_status_13" BEL
        "ethmac_preamble_errors_status_14" BEL
        "ethmac_preamble_errors_status_15" BEL
        "ethmac_preamble_errors_status_16" BEL
        "ethmac_preamble_errors_status_17" BEL
        "ethmac_preamble_errors_status_18" BEL
        "ethmac_preamble_errors_status_19" BEL
        "ethmac_preamble_errors_status_20" BEL
        "ethmac_preamble_errors_status_21" BEL
        "ethmac_preamble_errors_status_22" BEL
        "ethmac_preamble_errors_status_23" BEL
        "ethmac_preamble_errors_status_24" BEL
        "ethmac_preamble_errors_status_25" BEL
        "ethmac_preamble_errors_status_26" BEL
        "ethmac_preamble_errors_status_27" BEL
        "ethmac_preamble_errors_status_28" BEL
        "ethmac_preamble_errors_status_29" BEL
        "ethmac_preamble_errors_status_30" BEL
        "ethmac_preamble_errors_status_31" BEL "ethmac_crc_errors_status_0"
        BEL "ethmac_crc_errors_status_1" BEL "ethmac_crc_errors_status_2" BEL
        "ethmac_crc_errors_status_3" BEL "ethmac_crc_errors_status_4" BEL
        "ethmac_crc_errors_status_5" BEL "ethmac_crc_errors_status_6" BEL
        "ethmac_crc_errors_status_7" BEL "ethmac_crc_errors_status_8" BEL
        "ethmac_crc_errors_status_9" BEL "ethmac_crc_errors_status_10" BEL
        "ethmac_crc_errors_status_11" BEL "ethmac_crc_errors_status_12" BEL
        "ethmac_crc_errors_status_13" BEL "ethmac_crc_errors_status_14" BEL
        "ethmac_crc_errors_status_15" BEL "ethmac_crc_errors_status_16" BEL
        "ethmac_crc_errors_status_17" BEL "ethmac_crc_errors_status_18" BEL
        "ethmac_crc_errors_status_19" BEL "ethmac_crc_errors_status_20" BEL
        "ethmac_crc_errors_status_21" BEL "ethmac_crc_errors_status_22" BEL
        "ethmac_crc_errors_status_23" BEL "ethmac_crc_errors_status_24" BEL
        "ethmac_crc_errors_status_25" BEL "ethmac_crc_errors_status_26" BEL
        "ethmac_crc_errors_status_27" BEL "ethmac_crc_errors_status_28" BEL
        "ethmac_crc_errors_status_29" BEL "ethmac_crc_errors_status_30" BEL
        "ethmac_crc_errors_status_31" BEL "ethmac_writer_counter_0" BEL
        "ethmac_writer_counter_1" BEL "ethmac_writer_counter_2" BEL
        "ethmac_writer_counter_3" BEL "ethmac_writer_counter_4" BEL
        "ethmac_writer_counter_5" BEL "ethmac_writer_counter_6" BEL
        "ethmac_writer_counter_7" BEL "ethmac_writer_counter_8" BEL
        "ethmac_writer_counter_9" BEL "ethmac_writer_counter_10" BEL
        "ethmac_writer_counter_11" BEL "ethmac_writer_counter_12" BEL
        "ethmac_writer_counter_13" BEL "ethmac_writer_counter_14" BEL
        "ethmac_writer_counter_15" BEL "ethmac_writer_counter_16" BEL
        "ethmac_writer_counter_17" BEL "ethmac_writer_counter_18" BEL
        "ethmac_writer_counter_19" BEL "ethmac_writer_counter_20" BEL
        "ethmac_writer_counter_21" BEL "ethmac_writer_counter_22" BEL
        "ethmac_writer_counter_23" BEL "ethmac_writer_counter_24" BEL
        "ethmac_writer_counter_25" BEL "ethmac_writer_counter_26" BEL
        "ethmac_writer_counter_27" BEL "ethmac_writer_counter_28" BEL
        "ethmac_writer_counter_29" BEL "ethmac_writer_counter_30" BEL
        "ethmac_writer_counter_31" BEL "ethmac_reader_fifo_level_0" BEL
        "ethmac_reader_fifo_level_1" BEL "netsoc_count_0" BEL "netsoc_count_3"
        BEL "netsoc_count_1" BEL "netsoc_count_2" BEL "netsoc_count_6" BEL
        "netsoc_count_4" BEL "netsoc_count_5" BEL "netsoc_count_9" BEL
        "netsoc_count_7" BEL "netsoc_count_8" BEL "netsoc_count_10" BEL
        "netsoc_count_11" BEL "netsoc_count_12" BEL "netsoc_count_13" BEL
        "netsoc_count_16" BEL "netsoc_count_14" BEL "netsoc_count_15" BEL
        "netsoc_count_17" BEL "netsoc_count_18" BEL "netsoc_count_19" BEL
        "refresher_state_FSM_FFd2" BEL "refresher_state_FSM_FFd1" BEL
        "liteethmacsramwriter_state_FSM_FFd3" BEL
        "liteethmacsramwriter_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd1" BEL "cache_state_FSM_FFd1" BEL
        "cache_state_FSM_FFd3" BEL "cache_state_FSM_FFd2" BEL
        "bankmachine2_state_FSM_FFd1" BEL "bankmachine2_state_FSM_FFd3" BEL
        "bankmachine2_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd1" BEL
        "bankmachine1_state_FSM_FFd3" BEL "bankmachine3_state_FSM_FFd3" BEL
        "bankmachine1_state_FSM_FFd2" BEL "bankmachine1_state_FSM_FFd1" BEL
        "bankmachine4_state_FSM_FFd3" BEL "bankmachine3_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine5_state_FSM_FFd3" BEL
        "bankmachine4_state_FSM_FFd2" BEL "bankmachine4_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd2" BEL "bankmachine5_state_FSM_FFd1" BEL
        "bankmachine6_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine7_state_FSM_FFd2" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine7_state_FSM_FFd3" BEL "bankmachine7_state_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd2" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL
        "minerva_cpu/payload__pc$43_29" BEL "minerva_cpu/payload__pc$43_28"
        BEL "minerva_cpu/payload__pc$43_27" BEL
        "minerva_cpu/payload__pc$43_26" BEL "minerva_cpu/payload__pc$43_25"
        BEL "minerva_cpu/payload__pc$43_24" BEL
        "minerva_cpu/payload__pc$43_23" BEL "minerva_cpu/payload__pc$43_22"
        BEL "minerva_cpu/payload__pc$43_21" BEL
        "minerva_cpu/payload__pc$43_20" BEL "minerva_cpu/payload__pc$43_19"
        BEL "minerva_cpu/payload__pc$43_18" BEL
        "minerva_cpu/payload__pc$43_17" BEL "minerva_cpu/payload__pc$43_16"
        BEL "minerva_cpu/payload__pc$43_15" BEL
        "minerva_cpu/payload__pc$43_14" BEL "minerva_cpu/payload__pc$43_13"
        BEL "minerva_cpu/payload__pc$43_12" BEL
        "minerva_cpu/payload__pc$43_11" BEL "minerva_cpu/payload__pc$43_10"
        BEL "minerva_cpu/payload__pc$43_9" BEL "minerva_cpu/payload__pc$43_8"
        BEL "minerva_cpu/payload__pc$43_7" BEL "minerva_cpu/payload__pc$43_6"
        BEL "minerva_cpu/payload__pc$43_5" BEL "minerva_cpu/payload__pc$43_4"
        BEL "minerva_cpu/payload__pc$43_3" BEL "minerva_cpu/payload__pc$43_2"
        BEL "minerva_cpu/payload__pc$43_1" BEL "minerva_cpu/payload__pc$43_0"
        BEL "minerva_cpu/payload__pc$37_29" BEL
        "minerva_cpu/payload__pc$37_28" BEL "minerva_cpu/payload__pc$37_27"
        BEL "minerva_cpu/payload__pc$37_26" BEL
        "minerva_cpu/payload__pc$37_25" BEL "minerva_cpu/payload__pc$37_24"
        BEL "minerva_cpu/payload__pc$37_23" BEL
        "minerva_cpu/payload__pc$37_22" BEL "minerva_cpu/payload__pc$37_21"
        BEL "minerva_cpu/payload__pc$37_20" BEL
        "minerva_cpu/payload__pc$37_19" BEL "minerva_cpu/payload__pc$37_18"
        BEL "minerva_cpu/payload__pc$37_17" BEL
        "minerva_cpu/payload__pc$37_16" BEL "minerva_cpu/payload__pc$37_15"
        BEL "minerva_cpu/payload__pc$37_14" BEL
        "minerva_cpu/payload__pc$37_13" BEL "minerva_cpu/payload__pc$37_12"
        BEL "minerva_cpu/payload__pc$37_11" BEL
        "minerva_cpu/payload__pc$37_10" BEL "minerva_cpu/payload__pc$37_9" BEL
        "minerva_cpu/payload__pc$37_8" BEL "minerva_cpu/payload__pc$37_7" BEL
        "minerva_cpu/payload__pc$37_6" BEL "minerva_cpu/payload__pc$37_5" BEL
        "minerva_cpu/payload__pc$37_4" BEL "minerva_cpu/payload__pc$37_3" BEL
        "minerva_cpu/payload__pc$37_2" BEL "minerva_cpu/payload__pc$37_1" BEL
        "minerva_cpu/payload__pc$37_0" BEL "minerva_cpu/payload__pc$34_29" BEL
        "minerva_cpu/payload__pc$34_28" BEL "minerva_cpu/payload__pc$34_27"
        BEL "minerva_cpu/payload__pc$34_26" BEL
        "minerva_cpu/payload__pc$34_25" BEL "minerva_cpu/payload__pc$34_24"
        BEL "minerva_cpu/payload__pc$34_23" BEL
        "minerva_cpu/payload__pc$34_22" BEL "minerva_cpu/payload__pc$34_21"
        BEL "minerva_cpu/payload__pc$34_20" BEL
        "minerva_cpu/payload__pc$34_19" BEL "minerva_cpu/payload__pc$34_18"
        BEL "minerva_cpu/payload__pc$34_17" BEL
        "minerva_cpu/payload__pc$34_16" BEL "minerva_cpu/payload__pc$34_15"
        BEL "minerva_cpu/payload__pc$34_14" BEL
        "minerva_cpu/payload__pc$34_13" BEL "minerva_cpu/payload__pc$34_12"
        BEL "minerva_cpu/payload__pc$34_11" BEL
        "minerva_cpu/payload__pc$34_10" BEL "minerva_cpu/payload__pc$34_9" BEL
        "minerva_cpu/payload__pc$34_8" BEL "minerva_cpu/payload__pc$34_7" BEL
        "minerva_cpu/payload__pc$34_6" BEL "minerva_cpu/payload__pc$34_5" BEL
        "minerva_cpu/payload__pc$34_4" BEL "minerva_cpu/payload__pc$34_3" BEL
        "minerva_cpu/payload__pc$34_2" BEL "minerva_cpu/payload__pc$34_1" BEL
        "minerva_cpu/payload__pc$34_0" BEL
        "minerva_cpu/payload__branch_target$105_31" BEL
        "minerva_cpu/payload__branch_target$105_30" BEL
        "minerva_cpu/payload__branch_target$105_29" BEL
        "minerva_cpu/payload__branch_target$105_28" BEL
        "minerva_cpu/payload__branch_target$105_27" BEL
        "minerva_cpu/payload__branch_target$105_26" BEL
        "minerva_cpu/payload__branch_target$105_25" BEL
        "minerva_cpu/payload__branch_target$105_24" BEL
        "minerva_cpu/payload__branch_target$105_23" BEL
        "minerva_cpu/payload__branch_target$105_22" BEL
        "minerva_cpu/payload__branch_target$105_21" BEL
        "minerva_cpu/payload__branch_target$105_20" BEL
        "minerva_cpu/payload__branch_target$105_19" BEL
        "minerva_cpu/payload__branch_target$105_18" BEL
        "minerva_cpu/payload__branch_target$105_17" BEL
        "minerva_cpu/payload__branch_target$105_16" BEL
        "minerva_cpu/payload__branch_target$105_15" BEL
        "minerva_cpu/payload__branch_target$105_14" BEL
        "minerva_cpu/payload__branch_target$105_13" BEL
        "minerva_cpu/payload__branch_target$105_12" BEL
        "minerva_cpu/payload__branch_target$105_11" BEL
        "minerva_cpu/payload__branch_target$105_10" BEL
        "minerva_cpu/payload__branch_target$105_9" BEL
        "minerva_cpu/payload__branch_target$105_8" BEL
        "minerva_cpu/payload__branch_target$105_7" BEL
        "minerva_cpu/payload__branch_target$105_6" BEL
        "minerva_cpu/payload__branch_target$105_5" BEL
        "minerva_cpu/payload__branch_target$105_4" BEL
        "minerva_cpu/payload__branch_target$105_3" BEL
        "minerva_cpu/payload__branch_target$105_2" BEL
        "minerva_cpu/payload__branch_target$105_1" BEL
        "minerva_cpu/payload__branch_target$105_0" BEL
        "minerva_cpu/payload__branch_target$68_31" BEL
        "minerva_cpu/payload__branch_target$68_30" BEL
        "minerva_cpu/payload__branch_target$68_29" BEL
        "minerva_cpu/payload__branch_target$68_28" BEL
        "minerva_cpu/payload__branch_target$68_27" BEL
        "minerva_cpu/payload__branch_target$68_26" BEL
        "minerva_cpu/payload__branch_target$68_25" BEL
        "minerva_cpu/payload__branch_target$68_24" BEL
        "minerva_cpu/payload__branch_target$68_23" BEL
        "minerva_cpu/payload__branch_target$68_22" BEL
        "minerva_cpu/payload__branch_target$68_21" BEL
        "minerva_cpu/payload__branch_target$68_20" BEL
        "minerva_cpu/payload__branch_target$68_19" BEL
        "minerva_cpu/payload__branch_target$68_18" BEL
        "minerva_cpu/payload__branch_target$68_17" BEL
        "minerva_cpu/payload__branch_target$68_16" BEL
        "minerva_cpu/payload__branch_target$68_15" BEL
        "minerva_cpu/payload__branch_target$68_14" BEL
        "minerva_cpu/payload__branch_target$68_13" BEL
        "minerva_cpu/payload__branch_target$68_12" BEL
        "minerva_cpu/payload__branch_target$68_11" BEL
        "minerva_cpu/payload__branch_target$68_10" BEL
        "minerva_cpu/payload__branch_target$68_9" BEL
        "minerva_cpu/payload__branch_target$68_8" BEL
        "minerva_cpu/payload__branch_target$68_7" BEL
        "minerva_cpu/payload__branch_target$68_6" BEL
        "minerva_cpu/payload__branch_target$68_5" BEL
        "minerva_cpu/payload__branch_target$68_4" BEL
        "minerva_cpu/payload__branch_target$68_3" BEL
        "minerva_cpu/payload__branch_target$68_2" BEL
        "minerva_cpu/payload__src1$50_31" BEL
        "minerva_cpu/payload__src1$50_30" BEL
        "minerva_cpu/payload__src1$50_29" BEL
        "minerva_cpu/payload__src1$50_28" BEL
        "minerva_cpu/payload__src1$50_27" BEL
        "minerva_cpu/payload__src1$50_26" BEL
        "minerva_cpu/payload__src1$50_25" BEL
        "minerva_cpu/payload__src1$50_24" BEL
        "minerva_cpu/payload__src1$50_23" BEL
        "minerva_cpu/payload__src1$50_22" BEL
        "minerva_cpu/payload__src1$50_21" BEL
        "minerva_cpu/payload__src1$50_20" BEL
        "minerva_cpu/payload__src1$50_19" BEL
        "minerva_cpu/payload__src1$50_18" BEL
        "minerva_cpu/payload__src1$50_17" BEL
        "minerva_cpu/payload__src1$50_16" BEL
        "minerva_cpu/payload__src1$50_15" BEL
        "minerva_cpu/payload__src1$50_14" BEL
        "minerva_cpu/payload__src1$50_13" BEL
        "minerva_cpu/payload__src1$50_12" BEL
        "minerva_cpu/payload__src1$50_11" BEL
        "minerva_cpu/payload__src1$50_10" BEL "minerva_cpu/payload__src1$50_9"
        BEL "minerva_cpu/payload__src1$50_8" BEL
        "minerva_cpu/payload__src1$50_7" BEL "minerva_cpu/payload__src1$50_6"
        BEL "minerva_cpu/payload__src1$50_5" BEL
        "minerva_cpu/payload__src1$50_4" BEL "minerva_cpu/payload__src1$50_3"
        BEL "minerva_cpu/payload__src1$50_2" BEL
        "minerva_cpu/payload__src1$50_1" BEL "minerva_cpu/payload__src1$50_0"
        BEL "minerva_cpu/payload__result$118_31" BEL
        "minerva_cpu/payload__result$118_30" BEL
        "minerva_cpu/payload__result$118_29" BEL
        "minerva_cpu/payload__result$118_28" BEL
        "minerva_cpu/payload__result$118_27" BEL
        "minerva_cpu/payload__result$118_26" BEL
        "minerva_cpu/payload__result$118_25" BEL
        "minerva_cpu/payload__result$118_24" BEL
        "minerva_cpu/payload__result$118_23" BEL
        "minerva_cpu/payload__result$118_22" BEL
        "minerva_cpu/payload__result$118_21" BEL
        "minerva_cpu/payload__result$118_20" BEL
        "minerva_cpu/payload__result$118_19" BEL
        "minerva_cpu/payload__result$118_18" BEL
        "minerva_cpu/payload__result$118_17" BEL
        "minerva_cpu/payload__result$118_16" BEL
        "minerva_cpu/payload__result$118_15" BEL
        "minerva_cpu/payload__result$118_14" BEL
        "minerva_cpu/payload__result$118_13" BEL
        "minerva_cpu/payload__result$118_12" BEL
        "minerva_cpu/payload__result$118_11" BEL
        "minerva_cpu/payload__result$118_10" BEL
        "minerva_cpu/payload__result$118_9" BEL
        "minerva_cpu/payload__result$118_8" BEL
        "minerva_cpu/payload__result$118_7" BEL
        "minerva_cpu/payload__result$118_6" BEL
        "minerva_cpu/payload__result$118_5" BEL
        "minerva_cpu/payload__result$118_4" BEL
        "minerva_cpu/payload__result$118_3" BEL
        "minerva_cpu/payload__result$118_2" BEL
        "minerva_cpu/payload__result$118_1" BEL
        "minerva_cpu/payload__result$118_0" BEL
        "minerva_cpu/payload__result$87_31" BEL
        "minerva_cpu/payload__result$87_30" BEL
        "minerva_cpu/payload__result$87_29" BEL
        "minerva_cpu/payload__result$87_28" BEL
        "minerva_cpu/payload__result$87_27" BEL
        "minerva_cpu/payload__result$87_26" BEL
        "minerva_cpu/payload__result$87_25" BEL
        "minerva_cpu/payload__result$87_24" BEL
        "minerva_cpu/payload__result$87_23" BEL
        "minerva_cpu/payload__result$87_22" BEL
        "minerva_cpu/payload__result$87_21" BEL
        "minerva_cpu/payload__result$87_20" BEL
        "minerva_cpu/payload__result$87_19" BEL
        "minerva_cpu/payload__result$87_18" BEL
        "minerva_cpu/payload__result$87_17" BEL
        "minerva_cpu/payload__result$87_16" BEL
        "minerva_cpu/payload__result$87_15" BEL
        "minerva_cpu/payload__result$87_14" BEL
        "minerva_cpu/payload__result$87_13" BEL
        "minerva_cpu/payload__result$87_12" BEL
        "minerva_cpu/payload__result$87_11" BEL
        "minerva_cpu/payload__result$87_10" BEL
        "minerva_cpu/payload__result$87_9" BEL
        "minerva_cpu/payload__result$87_8" BEL
        "minerva_cpu/payload__result$87_7" BEL
        "minerva_cpu/payload__result$87_6" BEL
        "minerva_cpu/payload__result$87_5" BEL
        "minerva_cpu/payload__result$87_4" BEL
        "minerva_cpu/payload__result$87_3" BEL
        "minerva_cpu/payload__result$87_2" BEL
        "minerva_cpu/payload__result$87_1" BEL
        "minerva_cpu/payload__result$87_0" BEL
        "minerva_cpu/payload__src2$51_31" BEL
        "minerva_cpu/payload__src2$51_30" BEL
        "minerva_cpu/payload__src2$51_29" BEL
        "minerva_cpu/payload__src2$51_28" BEL
        "minerva_cpu/payload__src2$51_27" BEL
        "minerva_cpu/payload__src2$51_26" BEL
        "minerva_cpu/payload__src2$51_25" BEL
        "minerva_cpu/payload__src2$51_24" BEL
        "minerva_cpu/payload__src2$51_23" BEL
        "minerva_cpu/payload__src2$51_22" BEL
        "minerva_cpu/payload__src2$51_21" BEL
        "minerva_cpu/payload__src2$51_20" BEL
        "minerva_cpu/payload__src2$51_19" BEL
        "minerva_cpu/payload__src2$51_18" BEL
        "minerva_cpu/payload__src2$51_17" BEL
        "minerva_cpu/payload__src2$51_16" BEL
        "minerva_cpu/payload__src2$51_15" BEL
        "minerva_cpu/payload__src2$51_14" BEL
        "minerva_cpu/payload__src2$51_13" BEL
        "minerva_cpu/payload__src2$51_12" BEL
        "minerva_cpu/payload__src2$51_11" BEL
        "minerva_cpu/payload__src2$51_10" BEL "minerva_cpu/payload__src2$51_9"
        BEL "minerva_cpu/payload__src2$51_8" BEL
        "minerva_cpu/payload__src2$51_7" BEL "minerva_cpu/payload__src2$51_6"
        BEL "minerva_cpu/payload__src2$51_5" BEL
        "minerva_cpu/payload__src2$51_4" BEL "minerva_cpu/payload__src2$51_3"
        BEL "minerva_cpu/payload__src2$51_2" BEL
        "minerva_cpu/payload__src2$51_1" BEL "minerva_cpu/payload__src2$51_0"
        BEL "minerva_cpu/payload__rd$114_4" BEL
        "minerva_cpu/payload__rd$114_3" BEL "minerva_cpu/payload__rd$114_2"
        BEL "minerva_cpu/payload__rd$114_1" BEL
        "minerva_cpu/payload__rd$114_0" BEL
        "minerva_cpu/payload__load_mask$122_2" BEL
        "minerva_cpu/payload__load_mask$122_1" BEL
        "minerva_cpu/payload__load_mask$122_0" BEL
        "minerva_cpu/payload__rd$82_4" BEL "minerva_cpu/payload__rd$82_3" BEL
        "minerva_cpu/payload__rd$82_2" BEL "minerva_cpu/payload__rd$82_1" BEL
        "minerva_cpu/payload__rd$82_0" BEL
        "minerva_cpu/payload__load_mask$92_2" BEL
        "minerva_cpu/payload__load_mask$92_1" BEL
        "minerva_cpu/payload__load_mask$92_0" BEL
        "minerva_cpu/payload__rd$46_4" BEL "minerva_cpu/payload__rd$46_3" BEL
        "minerva_cpu/payload__rd$46_2" BEL "minerva_cpu/payload__rd$46_1" BEL
        "minerva_cpu/payload__rd$46_0" BEL "minerva_cpu/payload__rs1$47_4" BEL
        "minerva_cpu/payload__rs1$47_3" BEL "minerva_cpu/payload__rs1$47_2"
        BEL "minerva_cpu/payload__rs1$47_1" BEL
        "minerva_cpu/payload__rs1$47_0" BEL
        "minerva_cpu/payload__immediate$52_31" BEL
        "minerva_cpu/payload__immediate$52_30" BEL
        "minerva_cpu/payload__immediate$52_29" BEL
        "minerva_cpu/payload__immediate$52_28" BEL
        "minerva_cpu/payload__immediate$52_27" BEL
        "minerva_cpu/payload__immediate$52_26" BEL
        "minerva_cpu/payload__immediate$52_25" BEL
        "minerva_cpu/payload__immediate$52_24" BEL
        "minerva_cpu/payload__immediate$52_23" BEL
        "minerva_cpu/payload__immediate$52_22" BEL
        "minerva_cpu/payload__immediate$52_21" BEL
        "minerva_cpu/payload__immediate$52_20" BEL
        "minerva_cpu/payload__immediate$52_19" BEL
        "minerva_cpu/payload__immediate$52_18" BEL
        "minerva_cpu/payload__immediate$52_17" BEL
        "minerva_cpu/payload__immediate$52_16" BEL
        "minerva_cpu/payload__immediate$52_15" BEL
        "minerva_cpu/payload__immediate$52_14" BEL
        "minerva_cpu/payload__immediate$52_13" BEL
        "minerva_cpu/payload__immediate$52_12" BEL
        "minerva_cpu/payload__immediate$52_11" BEL
        "minerva_cpu/payload__immediate$52_10" BEL
        "minerva_cpu/payload__immediate$52_9" BEL
        "minerva_cpu/payload__immediate$52_8" BEL
        "minerva_cpu/payload__funct3$55_2" BEL
        "minerva_cpu/payload__funct3$55_1" BEL
        "minerva_cpu/payload__funct3$55_0" BEL
        "minerva_cpu/payload__csr_adr$71_7" BEL
        "minerva_cpu/payload__csr_adr$71_6" BEL
        "minerva_cpu/payload__csr_adr$71_5" BEL
        "minerva_cpu/payload__csr_adr$71_4" BEL
        "minerva_cpu/payload__csr_adr$71_3" BEL
        "minerva_cpu/payload__csr_adr$71_2" BEL
        "minerva_cpu/payload__csr_adr$71_1" BEL
        "minerva_cpu/payload__csr_adr$71_0" BEL
        "minerva_cpu/csrf_port__addr_8" BEL
        "minerva_cpu/payload__instruction$40_31" BEL
        "minerva_cpu/payload__instruction$40_30" BEL
        "minerva_cpu/payload__instruction$40_29" BEL
        "minerva_cpu/payload__instruction$40_27" BEL
        "minerva_cpu/payload__instruction$40_26" BEL
        "minerva_cpu/payload__instruction$40_25" BEL
        "minerva_cpu/payload__instruction$40_24" BEL
        "minerva_cpu/payload__instruction$40_23" BEL
        "minerva_cpu/payload__instruction$40_22" BEL
        "minerva_cpu/payload__instruction$40_21" BEL
        "minerva_cpu/payload__instruction$40_20" BEL
        "minerva_cpu/payload__instruction$40_19" BEL
        "minerva_cpu/payload__instruction$40_18" BEL
        "minerva_cpu/payload__instruction$40_17" BEL
        "minerva_cpu/payload__instruction$40_16" BEL
        "minerva_cpu/payload__instruction$40_15" BEL
        "minerva_cpu/payload__instruction$40_14" BEL
        "minerva_cpu/payload__instruction$40_13" BEL
        "minerva_cpu/payload__instruction$40_12" BEL
        "minerva_cpu/payload__instruction$40_11" BEL
        "minerva_cpu/payload__instruction$40_10" BEL
        "minerva_cpu/payload__instruction$40_9" BEL
        "minerva_cpu/payload__instruction$40_8" BEL
        "minerva_cpu/payload__instruction$40_7" BEL
        "minerva_cpu/payload__instruction$40_6" BEL
        "minerva_cpu/payload__instruction$40_5" BEL
        "minerva_cpu/payload__instruction$40_4" BEL
        "minerva_cpu/payload__instruction$40_3" BEL
        "minerva_cpu/payload__instruction$40_2" BEL
        "minerva_cpu/payload__instruction$40_1" BEL
        "minerva_cpu/payload__instruction$40_0" BEL
        "minerva_cpu/payload__load_data$123_31" BEL
        "minerva_cpu/payload__load_data$123_30" BEL
        "minerva_cpu/payload__load_data$123_29" BEL
        "minerva_cpu/payload__load_data$123_28" BEL
        "minerva_cpu/payload__load_data$123_27" BEL
        "minerva_cpu/payload__load_data$123_26" BEL
        "minerva_cpu/payload__load_data$123_25" BEL
        "minerva_cpu/payload__load_data$123_24" BEL
        "minerva_cpu/payload__load_data$123_23" BEL
        "minerva_cpu/payload__load_data$123_22" BEL
        "minerva_cpu/payload__load_data$123_21" BEL
        "minerva_cpu/payload__load_data$123_20" BEL
        "minerva_cpu/payload__load_data$123_19" BEL
        "minerva_cpu/payload__load_data$123_18" BEL
        "minerva_cpu/payload__load_data$123_17" BEL
        "minerva_cpu/payload__load_data$123_16" BEL
        "minerva_cpu/payload__load_data$123_15" BEL
        "minerva_cpu/payload__load_data$123_14" BEL
        "minerva_cpu/payload__load_data$123_13" BEL
        "minerva_cpu/payload__load_data$123_12" BEL
        "minerva_cpu/payload__load_data$123_11" BEL
        "minerva_cpu/payload__load_data$123_10" BEL
        "minerva_cpu/payload__load_data$123_9" BEL
        "minerva_cpu/payload__load_data$123_8" BEL
        "minerva_cpu/payload__load_data$123_7" BEL
        "minerva_cpu/payload__load_data$123_6" BEL
        "minerva_cpu/payload__load_data$123_5" BEL
        "minerva_cpu/payload__load_data$123_4" BEL
        "minerva_cpu/payload__load_data$123_3" BEL
        "minerva_cpu/payload__load_data$123_2" BEL
        "minerva_cpu/payload__load_data$123_1" BEL
        "minerva_cpu/payload__load_data$123_0" BEL
        "minerva_cpu/exception/mepc_r__value_31" BEL
        "minerva_cpu/exception/mepc_r__value_30" BEL
        "minerva_cpu/exception/mepc_r__value_29" BEL
        "minerva_cpu/exception/mepc_r__value_28" BEL
        "minerva_cpu/exception/mepc_r__value_27" BEL
        "minerva_cpu/exception/mepc_r__value_26" BEL
        "minerva_cpu/exception/mepc_r__value_25" BEL
        "minerva_cpu/exception/mepc_r__value_24" BEL
        "minerva_cpu/exception/mepc_r__value_23" BEL
        "minerva_cpu/exception/mepc_r__value_22" BEL
        "minerva_cpu/exception/mepc_r__value_21" BEL
        "minerva_cpu/exception/mepc_r__value_20" BEL
        "minerva_cpu/exception/mepc_r__value_19" BEL
        "minerva_cpu/exception/mepc_r__value_18" BEL
        "minerva_cpu/exception/mepc_r__value_17" BEL
        "minerva_cpu/exception/mepc_r__value_16" BEL
        "minerva_cpu/exception/mepc_r__value_15" BEL
        "minerva_cpu/exception/mepc_r__value_14" BEL
        "minerva_cpu/exception/mepc_r__value_13" BEL
        "minerva_cpu/exception/mepc_r__value_12" BEL
        "minerva_cpu/exception/mepc_r__value_11" BEL
        "minerva_cpu/exception/mepc_r__value_10" BEL
        "minerva_cpu/exception/mepc_r__value_9" BEL
        "minerva_cpu/exception/mepc_r__value_8" BEL
        "minerva_cpu/exception/mepc_r__value_7" BEL
        "minerva_cpu/exception/mepc_r__value_6" BEL
        "minerva_cpu/exception/mepc_r__value_5" BEL
        "minerva_cpu/exception/mepc_r__value_4" BEL
        "minerva_cpu/exception/mepc_r__value_3" BEL
        "minerva_cpu/exception/mepc_r__value_2" BEL
        "minerva_cpu/exception/mepc_r__value_1" BEL
        "minerva_cpu/exception/mepc_r__value_0" BEL
        "minerva_cpu/exception/mcause_r__ecode_30" BEL
        "minerva_cpu/exception/mcause_r__ecode_28" BEL
        "minerva_cpu/exception/mcause_r__ecode_27" BEL
        "minerva_cpu/exception/mcause_r__ecode_26" BEL
        "minerva_cpu/exception/mcause_r__ecode_25" BEL
        "minerva_cpu/exception/mcause_r__ecode_24" BEL
        "minerva_cpu/exception/mcause_r__ecode_23" BEL
        "minerva_cpu/exception/mcause_r__ecode_22" BEL
        "minerva_cpu/exception/mcause_r__ecode_21" BEL
        "minerva_cpu/exception/mcause_r__ecode_20" BEL
        "minerva_cpu/exception/mcause_r__ecode_19" BEL
        "minerva_cpu/exception/mcause_r__ecode_18" BEL
        "minerva_cpu/exception/mcause_r__ecode_17" BEL
        "minerva_cpu/exception/mcause_r__ecode_16" BEL
        "minerva_cpu/exception/mcause_r__ecode_15" BEL
        "minerva_cpu/exception/mcause_r__ecode_14" BEL
        "minerva_cpu/exception/mcause_r__ecode_13" BEL
        "minerva_cpu/exception/mcause_r__ecode_12" BEL
        "minerva_cpu/exception/mcause_r__ecode_11" BEL
        "minerva_cpu/exception/mcause_r__ecode_10" BEL
        "minerva_cpu/exception/mcause_r__ecode_9" BEL
        "minerva_cpu/exception/mcause_r__ecode_8" BEL
        "minerva_cpu/exception/mcause_r__ecode_7" BEL
        "minerva_cpu/exception/mcause_r__ecode_6" BEL
        "minerva_cpu/exception/mcause_r__ecode_5" BEL
        "minerva_cpu/exception/mcause_r__ecode_4" BEL
        "minerva_cpu/exception/mcause_r__ecode_3" BEL
        "minerva_cpu/exception/mcause_r__ecode_2" BEL
        "minerva_cpu/exception/mcause_r__ecode_1" BEL
        "minerva_cpu/exception/mcause_r__ecode_0" BEL
        "minerva_cpu/exception/irq_pending_r__value_31" BEL
        "minerva_cpu/exception/irq_pending_r__value_30" BEL
        "minerva_cpu/exception/irq_pending_r__value_29" BEL
        "minerva_cpu/exception/irq_pending_r__value_28" BEL
        "minerva_cpu/exception/irq_pending_r__value_27" BEL
        "minerva_cpu/exception/irq_pending_r__value_26" BEL
        "minerva_cpu/exception/irq_pending_r__value_25" BEL
        "minerva_cpu/exception/irq_pending_r__value_24" BEL
        "minerva_cpu/exception/irq_pending_r__value_23" BEL
        "minerva_cpu/exception/irq_pending_r__value_22" BEL
        "minerva_cpu/exception/irq_pending_r__value_21" BEL
        "minerva_cpu/exception/irq_pending_r__value_20" BEL
        "minerva_cpu/exception/irq_pending_r__value_19" BEL
        "minerva_cpu/exception/irq_pending_r__value_18" BEL
        "minerva_cpu/exception/irq_pending_r__value_17" BEL
        "minerva_cpu/exception/irq_pending_r__value_16" BEL
        "minerva_cpu/exception/irq_pending_r__value_15" BEL
        "minerva_cpu/exception/irq_pending_r__value_14" BEL
        "minerva_cpu/exception/irq_pending_r__value_13" BEL
        "minerva_cpu/exception/irq_pending_r__value_12" BEL
        "minerva_cpu/exception/irq_pending_r__value_11" BEL
        "minerva_cpu/exception/irq_pending_r__value_10" BEL
        "minerva_cpu/exception/irq_pending_r__value_9" BEL
        "minerva_cpu/exception/irq_pending_r__value_8" BEL
        "minerva_cpu/exception/irq_pending_r__value_7" BEL
        "minerva_cpu/exception/irq_pending_r__value_6" BEL
        "minerva_cpu/exception/irq_pending_r__value_5" BEL
        "minerva_cpu/exception/irq_pending_r__value_4" BEL
        "minerva_cpu/exception/irq_pending_r__value_3" BEL
        "minerva_cpu/exception/irq_pending_r__value_2" BEL
        "minerva_cpu/exception/irq_pending_r__value_1" BEL
        "minerva_cpu/exception/irq_pending_r__value_0" BEL
        "minerva_cpu/exception/irq_mask_r__value_31" BEL
        "minerva_cpu/exception/irq_mask_r__value_30" BEL
        "minerva_cpu/exception/irq_mask_r__value_29" BEL
        "minerva_cpu/exception/irq_mask_r__value_28" BEL
        "minerva_cpu/exception/irq_mask_r__value_27" BEL
        "minerva_cpu/exception/irq_mask_r__value_26" BEL
        "minerva_cpu/exception/irq_mask_r__value_25" BEL
        "minerva_cpu/exception/irq_mask_r__value_24" BEL
        "minerva_cpu/exception/irq_mask_r__value_23" BEL
        "minerva_cpu/exception/irq_mask_r__value_22" BEL
        "minerva_cpu/exception/irq_mask_r__value_21" BEL
        "minerva_cpu/exception/irq_mask_r__value_20" BEL
        "minerva_cpu/exception/irq_mask_r__value_19" BEL
        "minerva_cpu/exception/irq_mask_r__value_18" BEL
        "minerva_cpu/exception/irq_mask_r__value_17" BEL
        "minerva_cpu/exception/irq_mask_r__value_16" BEL
        "minerva_cpu/exception/irq_mask_r__value_15" BEL
        "minerva_cpu/exception/irq_mask_r__value_14" BEL
        "minerva_cpu/exception/irq_mask_r__value_13" BEL
        "minerva_cpu/exception/irq_mask_r__value_12" BEL
        "minerva_cpu/exception/irq_mask_r__value_11" BEL
        "minerva_cpu/exception/irq_mask_r__value_10" BEL
        "minerva_cpu/exception/irq_mask_r__value_9" BEL
        "minerva_cpu/exception/irq_mask_r__value_8" BEL
        "minerva_cpu/exception/irq_mask_r__value_7" BEL
        "minerva_cpu/exception/irq_mask_r__value_6" BEL
        "minerva_cpu/exception/irq_mask_r__value_5" BEL
        "minerva_cpu/exception/irq_mask_r__value_4" BEL
        "minerva_cpu/exception/irq_mask_r__value_3" BEL
        "minerva_cpu/exception/irq_mask_r__value_2" BEL
        "minerva_cpu/exception/irq_mask_r__value_1" BEL
        "minerva_cpu/exception/irq_mask_r__value_0" BEL
        "minerva_cpu/exception/mscratch_r__value_31" BEL
        "minerva_cpu/exception/mscratch_r__value_30" BEL
        "minerva_cpu/exception/mscratch_r__value_29" BEL
        "minerva_cpu/exception/mscratch_r__value_28" BEL
        "minerva_cpu/exception/mscratch_r__value_27" BEL
        "minerva_cpu/exception/mscratch_r__value_26" BEL
        "minerva_cpu/exception/mscratch_r__value_25" BEL
        "minerva_cpu/exception/mscratch_r__value_24" BEL
        "minerva_cpu/exception/mscratch_r__value_23" BEL
        "minerva_cpu/exception/mscratch_r__value_22" BEL
        "minerva_cpu/exception/mscratch_r__value_21" BEL
        "minerva_cpu/exception/mscratch_r__value_20" BEL
        "minerva_cpu/exception/mscratch_r__value_19" BEL
        "minerva_cpu/exception/mscratch_r__value_18" BEL
        "minerva_cpu/exception/mscratch_r__value_17" BEL
        "minerva_cpu/exception/mscratch_r__value_16" BEL
        "minerva_cpu/exception/mscratch_r__value_15" BEL
        "minerva_cpu/exception/mscratch_r__value_14" BEL
        "minerva_cpu/exception/mscratch_r__value_13" BEL
        "minerva_cpu/exception/mscratch_r__value_12" BEL
        "minerva_cpu/exception/mscratch_r__value_11" BEL
        "minerva_cpu/exception/mscratch_r__value_10" BEL
        "minerva_cpu/exception/mscratch_r__value_9" BEL
        "minerva_cpu/exception/mscratch_r__value_8" BEL
        "minerva_cpu/exception/mscratch_r__value_7" BEL
        "minerva_cpu/exception/mscratch_r__value_6" BEL
        "minerva_cpu/exception/mscratch_r__value_5" BEL
        "minerva_cpu/exception/mscratch_r__value_4" BEL
        "minerva_cpu/exception/mscratch_r__value_3" BEL
        "minerva_cpu/exception/mscratch_r__value_2" BEL
        "minerva_cpu/exception/mscratch_r__value_1" BEL
        "minerva_cpu/exception/mscratch_r__value_0" BEL
        "minerva_cpu/exception/mtvec_r__base_29" BEL
        "minerva_cpu/exception/mtvec_r__base_28" BEL
        "minerva_cpu/exception/mtvec_r__base_27" BEL
        "minerva_cpu/exception/mtvec_r__base_26" BEL
        "minerva_cpu/exception/mtvec_r__base_25" BEL
        "minerva_cpu/exception/mtvec_r__base_24" BEL
        "minerva_cpu/exception/mtvec_r__base_23" BEL
        "minerva_cpu/exception/mtvec_r__base_22" BEL
        "minerva_cpu/exception/mtvec_r__base_21" BEL
        "minerva_cpu/exception/mtvec_r__base_20" BEL
        "minerva_cpu/exception/mtvec_r__base_19" BEL
        "minerva_cpu/exception/mtvec_r__base_18" BEL
        "minerva_cpu/exception/mtvec_r__base_17" BEL
        "minerva_cpu/exception/mtvec_r__base_16" BEL
        "minerva_cpu/exception/mtvec_r__base_15" BEL
        "minerva_cpu/exception/mtvec_r__base_14" BEL
        "minerva_cpu/exception/mtvec_r__base_13" BEL
        "minerva_cpu/exception/mtvec_r__base_12" BEL
        "minerva_cpu/exception/mtvec_r__base_11" BEL
        "minerva_cpu/exception/mtvec_r__base_10" BEL
        "minerva_cpu/exception/mtvec_r__base_9" BEL
        "minerva_cpu/exception/mtvec_r__base_8" BEL
        "minerva_cpu/exception/mtvec_r__base_7" BEL
        "minerva_cpu/exception/mtvec_r__base_6" BEL
        "minerva_cpu/exception/mtvec_r__base_5" BEL
        "minerva_cpu/exception/mtvec_r__base_4" BEL
        "minerva_cpu/exception/mtvec_r__base_3" BEL
        "minerva_cpu/exception/mtvec_r__base_2" BEL
        "minerva_cpu/exception/mtvec_r__base_1" BEL
        "minerva_cpu/exception/mtvec_r__base_0" BEL
        "minerva_cpu/exception/mtvec_r__mode_1" BEL
        "minerva_cpu/exception/mtvec_r__mode_0" BEL
        "minerva_cpu/exception/misa_r__extensions_25" BEL
        "minerva_cpu/exception/misa_r__extensions_24" BEL
        "minerva_cpu/exception/misa_r__extensions_23" BEL
        "minerva_cpu/exception/misa_r__extensions_22" BEL
        "minerva_cpu/exception/misa_r__extensions_21" BEL
        "minerva_cpu/exception/misa_r__extensions_20" BEL
        "minerva_cpu/exception/misa_r__extensions_19" BEL
        "minerva_cpu/exception/misa_r__extensions_18" BEL
        "minerva_cpu/exception/misa_r__extensions_17" BEL
        "minerva_cpu/exception/misa_r__extensions_16" BEL
        "minerva_cpu/exception/misa_r__extensions_15" BEL
        "minerva_cpu/exception/misa_r__extensions_14" BEL
        "minerva_cpu/exception/misa_r__extensions_13" BEL
        "minerva_cpu/exception/misa_r__extensions_12" BEL
        "minerva_cpu/exception/misa_r__extensions_11" BEL
        "minerva_cpu/exception/misa_r__extensions_10" BEL
        "minerva_cpu/exception/misa_r__extensions_9" BEL
        "minerva_cpu/exception/misa_r__extensions_8" BEL
        "minerva_cpu/exception/misa_r__extensions_7" BEL
        "minerva_cpu/exception/misa_r__extensions_6" BEL
        "minerva_cpu/exception/misa_r__extensions_5" BEL
        "minerva_cpu/exception/misa_r__extensions_4" BEL
        "minerva_cpu/exception/misa_r__extensions_3" BEL
        "minerva_cpu/exception/misa_r__extensions_2" BEL
        "minerva_cpu/exception/misa_r__extensions_1" BEL
        "minerva_cpu/exception/misa_r__extensions_0" BEL
        "minerva_cpu/exception/misa_r__mxl_1" BEL
        "minerva_cpu/exception/misa_r__mxl_0" BEL
        "minerva_cpu/exception/mstatus_r__xs_1" BEL
        "minerva_cpu/exception/mstatus_r__xs_0" BEL
        "minerva_cpu/exception/mstatus_r__mpp_1" BEL
        "minerva_cpu/exception/mstatus_r__mpp_0" BEL
        "minerva_cpu/exception/mstatus_r__fs_1" BEL
        "minerva_cpu/exception/mstatus_r__fs_0" BEL
        "minerva_cpu/fetch/ibus__adr_29" BEL "minerva_cpu/fetch/ibus__adr_28"
        BEL "minerva_cpu/fetch/ibus__adr_27" BEL
        "minerva_cpu/fetch/ibus__adr_26" BEL "minerva_cpu/fetch/ibus__adr_25"
        BEL "minerva_cpu/fetch/ibus__adr_24" BEL
        "minerva_cpu/fetch/ibus__adr_23" BEL "minerva_cpu/fetch/ibus__adr_22"
        BEL "minerva_cpu/fetch/ibus__adr_21" BEL
        "minerva_cpu/fetch/ibus__adr_20" BEL "minerva_cpu/fetch/ibus__adr_19"
        BEL "minerva_cpu/fetch/ibus__adr_18" BEL
        "minerva_cpu/fetch/ibus__adr_17" BEL "minerva_cpu/fetch/ibus__adr_16"
        BEL "minerva_cpu/fetch/ibus__adr_15" BEL
        "minerva_cpu/fetch/ibus__adr_14" BEL "minerva_cpu/fetch/ibus__adr_13"
        BEL "minerva_cpu/fetch/ibus__adr_12" BEL
        "minerva_cpu/fetch/ibus__adr_11" BEL "minerva_cpu/fetch/ibus__adr_10"
        BEL "minerva_cpu/fetch/ibus__adr_9" BEL
        "minerva_cpu/fetch/ibus__adr_8" BEL "minerva_cpu/fetch/ibus__adr_7"
        BEL "minerva_cpu/fetch/ibus__adr_6" BEL
        "minerva_cpu/fetch/ibus__adr_5" BEL "minerva_cpu/fetch/ibus__adr_4"
        BEL "minerva_cpu/fetch/ibus__adr_3" BEL
        "minerva_cpu/fetch/ibus__adr_2" BEL "minerva_cpu/fetch/ibus__adr_1"
        BEL "minerva_cpu/fetch/ibus__adr_0" BEL
        "minerva_cpu/fetch/f_instruction$2_31" BEL
        "minerva_cpu/fetch/f_instruction$2_30" BEL
        "minerva_cpu/fetch/f_instruction$2_29" BEL
        "minerva_cpu/fetch/f_instruction$2_28" BEL
        "minerva_cpu/fetch/f_instruction$2_27" BEL
        "minerva_cpu/fetch/f_instruction$2_26" BEL
        "minerva_cpu/fetch/f_instruction$2_25" BEL
        "minerva_cpu/fetch/f_instruction$2_24" BEL
        "minerva_cpu/fetch/f_instruction$2_23" BEL
        "minerva_cpu/fetch/f_instruction$2_22" BEL
        "minerva_cpu/fetch/f_instruction$2_21" BEL
        "minerva_cpu/fetch/f_instruction$2_20" BEL
        "minerva_cpu/fetch/f_instruction$2_19" BEL
        "minerva_cpu/fetch/f_instruction$2_18" BEL
        "minerva_cpu/fetch/f_instruction$2_17" BEL
        "minerva_cpu/fetch/f_instruction$2_16" BEL
        "minerva_cpu/fetch/f_instruction$2_15" BEL
        "minerva_cpu/fetch/f_instruction$2_14" BEL
        "minerva_cpu/fetch/f_instruction$2_13" BEL
        "minerva_cpu/fetch/f_instruction$2_12" BEL
        "minerva_cpu/fetch/f_instruction$2_11" BEL
        "minerva_cpu/fetch/f_instruction$2_10" BEL
        "minerva_cpu/fetch/f_instruction$2_9" BEL
        "minerva_cpu/fetch/f_instruction$2_8" BEL
        "minerva_cpu/fetch/f_instruction$2_7" BEL
        "minerva_cpu/fetch/f_instruction$2_6" BEL
        "minerva_cpu/fetch/f_instruction$2_5" BEL
        "minerva_cpu/fetch/f_instruction$2_4" BEL
        "minerva_cpu/fetch/f_instruction$2_3" BEL
        "minerva_cpu/fetch/f_instruction$2_2" BEL
        "minerva_cpu/fetch/f_instruction$2_1" BEL
        "minerva_cpu/fetch/f_instruction$2_0" BEL
        "minerva_cpu/loadstore/dbus__sel_3" BEL
        "minerva_cpu/loadstore/dbus__sel_2" BEL
        "minerva_cpu/loadstore/dbus__sel_1" BEL
        "minerva_cpu/loadstore/dbus__sel_0" BEL
        "minerva_cpu/loadstore/dbus__adr_29" BEL
        "minerva_cpu/loadstore/dbus__adr_28" BEL
        "minerva_cpu/loadstore/dbus__adr_27" BEL
        "minerva_cpu/loadstore/dbus__adr_26" BEL
        "minerva_cpu/loadstore/dbus__adr_25" BEL
        "minerva_cpu/loadstore/dbus__adr_24" BEL
        "minerva_cpu/loadstore/dbus__adr_23" BEL
        "minerva_cpu/loadstore/dbus__adr_22" BEL
        "minerva_cpu/loadstore/dbus__adr_21" BEL
        "minerva_cpu/loadstore/dbus__adr_20" BEL
        "minerva_cpu/loadstore/dbus__adr_19" BEL
        "minerva_cpu/loadstore/dbus__adr_18" BEL
        "minerva_cpu/loadstore/dbus__adr_17" BEL
        "minerva_cpu/loadstore/dbus__adr_16" BEL
        "minerva_cpu/loadstore/dbus__adr_15" BEL
        "minerva_cpu/loadstore/dbus__adr_14" BEL
        "minerva_cpu/loadstore/dbus__adr_13" BEL
        "minerva_cpu/loadstore/dbus__adr_12" BEL
        "minerva_cpu/loadstore/dbus__adr_11" BEL
        "minerva_cpu/loadstore/dbus__adr_10" BEL
        "minerva_cpu/loadstore/dbus__adr_9" BEL
        "minerva_cpu/loadstore/dbus__adr_8" BEL
        "minerva_cpu/loadstore/dbus__adr_7" BEL
        "minerva_cpu/loadstore/dbus__adr_6" BEL
        "minerva_cpu/loadstore/dbus__adr_5" BEL
        "minerva_cpu/loadstore/dbus__adr_4" BEL
        "minerva_cpu/loadstore/dbus__adr_3" BEL
        "minerva_cpu/loadstore/dbus__adr_2" BEL
        "minerva_cpu/loadstore/dbus__adr_1" BEL
        "minerva_cpu/loadstore/dbus__adr_0" BEL
        "minerva_cpu/loadstore/dbus__dat_w_31" BEL
        "minerva_cpu/loadstore/dbus__dat_w_30" BEL
        "minerva_cpu/loadstore/dbus__dat_w_29" BEL
        "minerva_cpu/loadstore/dbus__dat_w_28" BEL
        "minerva_cpu/loadstore/dbus__dat_w_27" BEL
        "minerva_cpu/loadstore/dbus__dat_w_26" BEL
        "minerva_cpu/loadstore/dbus__dat_w_25" BEL
        "minerva_cpu/loadstore/dbus__dat_w_24" BEL
        "minerva_cpu/loadstore/dbus__dat_w_23" BEL
        "minerva_cpu/loadstore/dbus__dat_w_22" BEL
        "minerva_cpu/loadstore/dbus__dat_w_21" BEL
        "minerva_cpu/loadstore/dbus__dat_w_20" BEL
        "minerva_cpu/loadstore/dbus__dat_w_19" BEL
        "minerva_cpu/loadstore/dbus__dat_w_18" BEL
        "minerva_cpu/loadstore/dbus__dat_w_17" BEL
        "minerva_cpu/loadstore/dbus__dat_w_16" BEL
        "minerva_cpu/loadstore/dbus__dat_w_15" BEL
        "minerva_cpu/loadstore/dbus__dat_w_14" BEL
        "minerva_cpu/loadstore/dbus__dat_w_13" BEL
        "minerva_cpu/loadstore/dbus__dat_w_12" BEL
        "minerva_cpu/loadstore/dbus__dat_w_11" BEL
        "minerva_cpu/loadstore/dbus__dat_w_10" BEL
        "minerva_cpu/loadstore/dbus__dat_w_9" BEL
        "minerva_cpu/loadstore/dbus__dat_w_8" BEL
        "minerva_cpu/loadstore/dbus__dat_w_7" BEL
        "minerva_cpu/loadstore/dbus__dat_w_6" BEL
        "minerva_cpu/loadstore/dbus__dat_w_5" BEL
        "minerva_cpu/loadstore/dbus__dat_w_4" BEL
        "minerva_cpu/loadstore/dbus__dat_w_3" BEL
        "minerva_cpu/loadstore/dbus__dat_w_2" BEL
        "minerva_cpu/loadstore/dbus__dat_w_1" BEL
        "minerva_cpu/loadstore/dbus__dat_w_0" BEL
        "minerva_cpu/loadstore/m_load_data_31" BEL
        "minerva_cpu/loadstore/m_load_data_30" BEL
        "minerva_cpu/loadstore/m_load_data_29" BEL
        "minerva_cpu/loadstore/m_load_data_28" BEL
        "minerva_cpu/loadstore/m_load_data_27" BEL
        "minerva_cpu/loadstore/m_load_data_26" BEL
        "minerva_cpu/loadstore/m_load_data_25" BEL
        "minerva_cpu/loadstore/m_load_data_24" BEL
        "minerva_cpu/loadstore/m_load_data_23" BEL
        "minerva_cpu/loadstore/m_load_data_22" BEL
        "minerva_cpu/loadstore/m_load_data_21" BEL
        "minerva_cpu/loadstore/m_load_data_20" BEL
        "minerva_cpu/loadstore/m_load_data_19" BEL
        "minerva_cpu/loadstore/m_load_data_18" BEL
        "minerva_cpu/loadstore/m_load_data_17" BEL
        "minerva_cpu/loadstore/m_load_data_16" BEL
        "minerva_cpu/loadstore/m_load_data_15" BEL
        "minerva_cpu/loadstore/m_load_data_14" BEL
        "minerva_cpu/loadstore/m_load_data_13" BEL
        "minerva_cpu/loadstore/m_load_data_12" BEL
        "minerva_cpu/loadstore/m_load_data_11" BEL
        "minerva_cpu/loadstore/m_load_data_10" BEL
        "minerva_cpu/loadstore/m_load_data_9" BEL
        "minerva_cpu/loadstore/m_load_data_8" BEL
        "minerva_cpu/loadstore/m_load_data_7" BEL
        "minerva_cpu/loadstore/m_load_data_6" BEL
        "minerva_cpu/loadstore/m_load_data_5" BEL
        "minerva_cpu/loadstore/m_load_data_4" BEL
        "minerva_cpu/loadstore/m_load_data_3" BEL
        "minerva_cpu/loadstore/m_load_data_2" BEL
        "minerva_cpu/loadstore/m_load_data_1" BEL
        "minerva_cpu/loadstore/m_load_data_0" BEL
        "minerva_cpu/shifter/m_result$9_31" BEL
        "minerva_cpu/shifter/m_result$9_30" BEL
        "minerva_cpu/shifter/m_result$9_29" BEL
        "minerva_cpu/shifter/m_result$9_28" BEL
        "minerva_cpu/shifter/m_result$9_27" BEL
        "minerva_cpu/shifter/m_result$9_26" BEL
        "minerva_cpu/shifter/m_result$9_25" BEL
        "minerva_cpu/shifter/m_result$9_24" BEL
        "minerva_cpu/shifter/m_result$9_23" BEL
        "minerva_cpu/shifter/m_result$9_22" BEL
        "minerva_cpu/shifter/m_result$9_21" BEL
        "minerva_cpu/shifter/m_result$9_20" BEL
        "minerva_cpu/shifter/m_result$9_19" BEL
        "minerva_cpu/shifter/m_result$9_18" BEL
        "minerva_cpu/shifter/m_result$9_17" BEL
        "minerva_cpu/shifter/m_result$9_16" BEL
        "minerva_cpu/shifter/m_result$9_15" BEL
        "minerva_cpu/shifter/m_result$9_14" BEL
        "minerva_cpu/shifter/m_result$9_13" BEL
        "minerva_cpu/shifter/m_result$9_12" BEL
        "minerva_cpu/shifter/m_result$9_11" BEL
        "minerva_cpu/shifter/m_result$9_10" BEL
        "minerva_cpu/shifter/m_result$9_9" BEL
        "minerva_cpu/shifter/m_result$9_8" BEL
        "minerva_cpu/shifter/m_result$9_7" BEL
        "minerva_cpu/shifter/m_result$9_6" BEL
        "minerva_cpu/shifter/m_result$9_5" BEL
        "minerva_cpu/shifter/m_result$9_4" BEL
        "minerva_cpu/shifter/m_result$9_3" BEL
        "minerva_cpu/shifter/m_result$9_2" BEL
        "minerva_cpu/shifter/m_result$9_1" BEL
        "minerva_cpu/shifter/m_result$9_0" BEL "netsoc_sdram_cmd_payload_ras"
        BEL "netsoc_zero_pending" BEL "opsis_i2c_data_drv" BEL "suart_tx_busy"
        BEL "suart_rx_busy" BEL "suart_tx_pending" BEL "suart_rx_pending" BEL
        "suart_rx_fifo_readable" BEL "spiflash_dq_oe" BEL "spiflash_cs_n" BEL
        "spiflash_bus_ack" BEL "netsoc_sdram_bankmachine0_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine0_trccon_ready" BEL
        "netsoc_sdram_bankmachine0_trascon_ready" BEL
        "netsoc_sdram_bankmachine1_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_trccon_ready" BEL
        "netsoc_sdram_bankmachine2_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_trascon_ready" BEL
        "netsoc_sdram_bankmachine2_trccon_ready" BEL
        "netsoc_sdram_bankmachine2_trascon_ready" BEL
        "netsoc_sdram_bankmachine3_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine3_trccon_ready" BEL
        "netsoc_sdram_bankmachine3_trascon_ready" BEL
        "netsoc_sdram_bankmachine4_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine4_trccon_ready" BEL
        "netsoc_sdram_bankmachine4_trascon_ready" BEL
        "netsoc_sdram_bankmachine5_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_trccon_ready" BEL
        "netsoc_sdram_bankmachine5_trascon_ready" BEL
        "netsoc_sdram_bankmachine6_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine6_trccon_ready" BEL
        "netsoc_sdram_bankmachine6_trascon_ready" BEL
        "netsoc_sdram_bankmachine7_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine7_trccon_ready" BEL
        "netsoc_sdram_bankmachine7_trascon_ready" BEL
        "netsoc_sdram_trrdcon_ready" BEL "netsoc_sdram_twtrcon_ready" BEL
        "netsoc_grant" BEL "suart_tx_fifo_readable" BEL
        "opsis_i2c_sda_drv_reg" BEL "ethmac_reader_done_pending" BEL
        "suart_tx" BEL "netsoc_sdram_bankmachine0_row_opened" BEL
        "netsoc_sdram_bankmachine1_row_opened" BEL
        "netsoc_sdram_bankmachine2_row_opened" BEL
        "netsoc_sdram_bankmachine3_row_opened" BEL
        "netsoc_sdram_bankmachine4_row_opened" BEL
        "netsoc_sdram_bankmachine5_row_opened" BEL
        "netsoc_sdram_bankmachine6_row_opened" BEL
        "netsoc_sdram_bankmachine7_row_opened" BEL
        "netsoc_sdram_bankmachine2_trccon_count_0" BEL
        "netsoc_sdram_bankmachine2_trccon_count_1" BEL
        "netsoc_sdram_bankmachine0_trccon_count_0" BEL
        "netsoc_sdram_bankmachine0_trccon_count_1" BEL
        "netsoc_sdram_bankmachine1_trccon_count_0" BEL
        "netsoc_sdram_bankmachine1_trccon_count_1" BEL
        "netsoc_sdram_bankmachine3_trccon_count_0" BEL
        "netsoc_sdram_bankmachine3_trccon_count_1" BEL
        "netsoc_sdram_bankmachine5_trccon_count_0" BEL
        "netsoc_sdram_bankmachine5_trccon_count_1" BEL
        "netsoc_sdram_bankmachine4_trccon_count_0" BEL
        "netsoc_sdram_bankmachine4_trccon_count_1" BEL
        "netsoc_sdram_bankmachine6_trccon_count_0" BEL
        "netsoc_sdram_bankmachine6_trccon_count_1" BEL
        "netsoc_sdram_bankmachine7_trccon_count_0" BEL
        "netsoc_sdram_bankmachine7_trccon_count_1" BEL
        "netsoc_sdram_trrdcon_count" BEL "netsoc_sdram_time1_0" BEL
        "netsoc_sdram_time1_1" BEL "netsoc_sdram_time1_2" BEL
        "netsoc_sdram_time1_3" BEL "netsoc_sdram_time0_0" BEL
        "netsoc_sdram_time0_1" BEL "netsoc_sdram_time0_2" BEL
        "netsoc_sdram_time0_3" BEL "netsoc_sdram_time0_4" BEL
        "minerva_cpu/f/valid$1" BEL "minerva_cpu/d/valid$1" BEL
        "minerva_cpu/a/valid" BEL "minerva_cpu/x/valid$1" BEL
        "minerva_cpu/m/valid$1" BEL "minerva_cpu/payload__misaligned_fetch$45"
        BEL "minerva_cpu/payload__misaligned_fetch$39" BEL
        "minerva_cpu/payload__bus_error$74" BEL
        "minerva_cpu/payload__misaligned_fetch$35" BEL
        "minerva_cpu/payload__bus_error$41" BEL "minerva_cpu/w_valid_r" BEL
        "minerva_cpu/payload__condition_met$103" BEL
        "minerva_cpu/payload__load$120" BEL
        "minerva_cpu/payload__branch_predict_taken" BEL
        "minerva_cpu/payload__load$91" BEL "minerva_cpu/payload__compare$98"
        BEL "minerva_cpu/payload__shift$89" BEL
        "minerva_cpu/payload__mret$109" BEL "minerva_cpu/payload__rd_we$48"
        BEL "minerva_cpu/payload__rs1_re$49" BEL
        "minerva_cpu/payload__bypass_m$54" BEL
        "minerva_cpu/payload__bypass_x$53" BEL "minerva_cpu/payload__load$56"
        BEL "minerva_cpu/payload__store$57" BEL
        "minerva_cpu/payload__adder_sub$58" BEL
        "minerva_cpu/payload__logic$59" BEL "minerva_cpu/payload__shift$62"
        BEL "minerva_cpu/payload__compare$66" BEL
        "minerva_cpu/payload__direction$63" BEL "minerva_cpu/payload__sext$64"
        BEL "minerva_cpu/payload__jump$65" BEL
        "minerva_cpu/payload__branch$67" BEL "minerva_cpu/payload__csr$70" BEL
        "minerva_cpu/payload__csr_adr$71_11" BEL
        "minerva_cpu/payload__csr_we$72" BEL "minerva_cpu/payload__ecall$75"
        BEL "minerva_cpu/payload__ebreak$76" BEL
        "minerva_cpu/payload__mret$77" BEL "minerva_cpu/payload__illegal$78"
        BEL "minerva_cpu/payload__rd_we$116" BEL
        "minerva_cpu/csrf_port__addr_12" BEL
        "minerva_cpu/payload__bypass_m$86" BEL "minerva_cpu/payload__rd_we$84"
        BEL "minerva_cpu/payload__exception$110" BEL
        "minerva_cpu/payload__branch_taken$106" BEL
        "minerva_cpu/payload__branch_predict_taken$107" BEL
        "minerva_cpu/exception/mstatus_r__mie" BEL
        "minerva_cpu/exception/mcause_r__ecode_29" BEL
        "minerva_cpu/exception/mcause_r__interrupt" BEL
        "minerva_cpu/exception/mstatus_r__mpie" BEL
        "minerva_cpu/exception/mip_r__mtip" BEL
        "minerva_cpu/exception/mip_r__meip" BEL
        "minerva_cpu/exception/mip_r__ueip" BEL
        "minerva_cpu/exception/mip_r__seip" BEL
        "minerva_cpu/exception/mip_r__stip" BEL
        "minerva_cpu/exception/mip_r__utip" BEL
        "minerva_cpu/exception/mip_r__ssip" BEL
        "minerva_cpu/exception/mip_r__msip" BEL
        "minerva_cpu/exception/mip_r__usip" BEL
        "minerva_cpu/exception/mstatus_r__sd" BEL
        "minerva_cpu/exception/mstatus_r__tw" BEL
        "minerva_cpu/exception/mstatus_r__tvm" BEL
        "minerva_cpu/exception/mstatus_r__tsr" BEL
        "minerva_cpu/exception/mstatus_r__mxr" BEL
        "minerva_cpu/exception/mstatus_r__sum" BEL
        "minerva_cpu/exception/mstatus_r__spp" BEL
        "minerva_cpu/exception/mstatus_r__mprv" BEL
        "minerva_cpu/exception/mstatus_r__spie" BEL
        "minerva_cpu/exception/mstatus_r__sie" BEL
        "minerva_cpu/exception/mstatus_r__upie" BEL
        "minerva_cpu/exception/mstatus_r__uie" BEL
        "minerva_cpu/exception/mie_r__meie" BEL
        "minerva_cpu/exception/mie_r__seie" BEL
        "minerva_cpu/exception/mie_r__ueie" BEL
        "minerva_cpu/exception/mie_r__mtie" BEL
        "minerva_cpu/exception/mie_r__stie" BEL
        "minerva_cpu/exception/mie_r__utie" BEL
        "minerva_cpu/exception/mie_r__msie" BEL
        "minerva_cpu/exception/mie_r__usie" BEL
        "minerva_cpu/exception/mie_r__ssie" BEL "minerva_cpu/fetch/ibus__stb"
        BEL "minerva_cpu/fetch/f_bus_error$5" BEL
        "minerva_cpu/loadstore/dbus__stb" BEL "minerva_cpu/loadstore/dbus__we"
        BEL "minerva_cpu/shifter/m_direction" BEL "spiflash_clk" BEL
        "netsoc_bus_wishbone_ack" BEL "ethmac_writer_storage_full" BEL
        "ethmac_reader_slot_storage_full" BEL
        "ethmac_reader_eventmanager_storage_full" BEL
        "ethphy_crg_storage_full" BEL "opsis_i2c_fx2_reset_storage_full" BEL
        "opsisi2c_storage_full" BEL "spiflash_bitbang_en_storage_full" BEL
        "netsoc_en_storage_full" BEL "netsoc_eventmanager_storage_full" BEL
        "opsis_i2c_is_read" BEL "opsis_i2c_data_bit" BEL
        "ethmac_writer_fifo_produce" BEL "ethmac_reader_fifo_produce" BEL
        "ethmac_writer_fifo_consume" BEL "ethmac_reader_fifo_consume" BEL
        "ethmac_writer_slot" BEL "netsoc_sram_bus_ack" BEL
        "netsoc_sdram_cmd_payload_we" BEL "ethmac_sram0_bus_ack1" BEL
        "ethmac_sram1_bus_ack1" BEL "ethmac_slave_sel_r_1" BEL
        "opsis_i2c_slave_addr_re" BEL "netsoc_interface_we" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata1_re111_FRB" BEL
        "Mmux_netsoc_csrbankarray_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_2645_OUT11611_FRB"
        BEL "netsoc_csrbankarray_csrbank6_sel<13>1_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata0_re11_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata1_re11_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata1_re11_FRB" BEL
        "_n14087<5>1_FRB" BEL "_n14009<5>1_FRB" BEL
        "new_master_wdata_ready0_BRB0" BEL "new_master_wdata_ready0_BRB1" BEL
        "new_master_wdata_ready0_BRB2" BEL "new_master_wdata_ready0_BRB3" BEL
        "new_master_wdata_ready0_BRB4" BEL "new_master_wdata_ready0_BRB5" BEL
        "new_master_rdata_valid1_BRB0" BEL "new_master_rdata_valid2_BRB0" BEL
        "new_master_rdata_valid3_BRB0" BEL "new_master_rdata_valid3_BRB1" BEL
        "new_master_rdata_valid3_BRB2" BEL "new_master_rdata_valid3_BRB3" BEL
        "new_master_rdata_valid3_BRB4" BEL "new_master_rdata_valid3_BRB5" BEL
        "new_master_rdata_valid2_BRB6" BEL "new_master_rdata_valid2_BRB7" BEL
        "new_master_rdata_valid2_BRB8" BEL "new_master_rdata_valid2_BRB9" BEL
        "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "netsoc_sdram_storage_full_0_1" BEL "netsoc_interface_adr_3_1" BEL
        "netsoc_interface_adr_5_1" BEL "netsoc_interface_we_1" BEL
        "netsoc_csrbankarray_csrbank6_sel<13>1_FRB_1" BEL
        "netsoc_interface_adr_3_2" BEL "netsoc_sdram_storage_full_0_2" BEL
        "netsoc_sdram_storage_full_0_3" BEL "netsoc_sdram_storage_full_0_4"
        BEL "netsoc_interface_adr_1_1" BEL "netsoc_interface_we_2" BEL
        "netsoc_interface_adr_5_2" BEL "netsoc_sdram_storage_full_0_5" BEL
        "ethphy_mdio_storage_full_2" PIN "Mram_mem_grain01_pins<20>" PIN
        "Mram_mem_grain01_pins<21>" PIN "Mram_mem_grain11_pins<20>" PIN
        "Mram_mem_grain11_pins<21>" PIN "Mram_mem_grain21_pins<20>" PIN
        "Mram_mem_grain21_pins<21>" PIN "Mram_mem_grain31_pins<20>" PIN
        "Mram_mem_grain31_pins<21>" PIN "Mram_mem_grain0_11_pins<20>" PIN
        "Mram_mem_grain0_11_pins<21>" PIN "Mram_mem_grain1_11_pins<20>" PIN
        "Mram_mem_grain1_11_pins<21>" PIN "Mram_mem_grain2_11_pins<20>" PIN
        "Mram_mem_grain2_11_pins<21>" PIN "Mram_mem_grain3_11_pins<20>" PIN
        "Mram_mem_grain3_11_pins<21>" PIN "Mram_tag_mem_pins<9>" PIN
        "Mram_mem_4_pins<18>" PIN "Mram_mem_4_pins<19>" PIN
        "Mram_mem_3_pins<18>" PIN "Mram_mem_3_pins<19>" PIN
        "Mram_storage_116_pins<20>" PIN "Mram_mem_11_pins<9>" PIN
        "Mram_mem_12_pins<9>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_18_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_115_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_116_pins<9>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_data_mem4_pins<9>" PIN "Mram_storage_122_pins<21>" PIN
        "Mram_storage_121_pins<17>" PIN "Mram_storage_115_pins<16>" PIN
        "minerva_cpu/Mram_gprf1_pins<16>" PIN
        "minerva_cpu/Mram_gprf1_pins<17>" PIN "minerva_cpu/Mram_gprf_pins<16>"
        PIN "minerva_cpu/Mram_gprf_pins<17>" PIN "Mram_mem32_pins<14>" PIN
        "Mram_mem31_pins<14>" PIN "Mram_mem30_pins<14>" PIN
        "Mram_mem29_pins<14>" PIN "Mram_mem28_pins<14>" PIN
        "Mram_mem27_pins<14>" PIN "Mram_mem26_pins<14>" PIN
        "Mram_mem25_pins<14>" PIN "Mram_mem24_pins<14>" PIN
        "Mram_mem23_pins<14>" PIN "Mram_mem22_pins<14>" PIN
        "Mram_mem21_pins<14>" PIN "Mram_mem20_pins<14>" PIN
        "Mram_mem19_pins<14>" PIN "Mram_mem18_pins<14>" PIN
        "Mram_mem17_pins<14>" PIN "Mram_mem16_pins<14>" PIN
        "Mram_mem15_pins<14>" PIN "Mram_mem14_pins<14>" PIN
        "Mram_mem13_pins<14>" PIN "Mram_mem12_pins<14>" PIN
        "Mram_mem11_pins<14>" PIN "Mram_mem10_pins<14>" PIN
        "Mram_mem9_pins<14>" PIN "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>"
        PIN "Mram_mem6_pins<14>" PIN "Mram_mem5_pins<14>" PIN
        "Mram_mem4_pins<14>" PIN "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>"
        PIN "Mram_mem1_pins<14>" BEL "Mshreg_new_master_rdata_valid2_BRB4" BEL
        "new_master_rdata_valid2_BRB4" BEL
        "Mshreg_new_master_rdata_valid2_BRB10" BEL
        "new_master_rdata_valid2_BRB10" BEL
        "Mshreg_new_master_rdata_valid2_BRB11" BEL
        "new_master_rdata_valid2_BRB11" BEL
        "Mshreg_new_master_rdata_valid2_BRB12" BEL
        "new_master_rdata_valid2_BRB12" BEL
        "Mshreg_new_master_rdata_valid2_BRB13" BEL
        "new_master_rdata_valid2_BRB13" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB15" BEL
        "new_master_rdata_valid2_BRB15" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid2_BRB17" BEL
        "new_master_rdata_valid2_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB18" BEL
        "new_master_rdata_valid2_BRB18" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB20" BEL
        "new_master_rdata_valid2_BRB20" BEL
        "Mshreg_new_master_rdata_valid2_BRB21" BEL
        "new_master_rdata_valid2_BRB21" BEL
        "Mshreg_new_master_rdata_valid2_BRB22" BEL
        "new_master_rdata_valid2_BRB22" BEL
        "Mshreg_new_master_rdata_valid2_BRB23" BEL
        "new_master_rdata_valid2_BRB23" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB3" BEL
        "new_master_rdata_valid2_BRB3" BEL
        "Mshreg_new_master_rdata_valid2_BRB25" BEL
        "new_master_rdata_valid2_BRB25" BEL
        "Mshreg_new_master_rdata_valid2_BRB26" BEL
        "new_master_rdata_valid2_BRB26" BEL
        "Mshreg_new_master_rdata_valid2_BRB27" BEL
        "new_master_rdata_valid2_BRB27" BEL
        "Mshreg_new_master_rdata_valid2_BRB28" BEL
        "new_master_rdata_valid2_BRB28" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid1_BRB5" BEL
        "new_master_rdata_valid1_BRB5" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB31" BEL
        "new_master_rdata_valid1_BRB31" BEL
        "Mshreg_new_master_rdata_valid1_BRB32" BEL
        "new_master_rdata_valid1_BRB32" BEL
        "Mshreg_new_master_rdata_valid1_BRB33" BEL
        "new_master_rdata_valid1_BRB33" BEL
        "Mshreg_new_master_rdata_valid1_BRB34" BEL
        "new_master_rdata_valid1_BRB34" BEL
        "Mshreg_new_master_rdata_valid1_BRB6" BEL
        "new_master_rdata_valid1_BRB6" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB36" BEL
        "new_master_rdata_valid1_BRB36" BEL
        "Mshreg_new_master_rdata_valid1_BRB37" BEL
        "new_master_rdata_valid1_BRB37" BEL
        "Mshreg_new_master_rdata_valid1_BRB38" BEL
        "new_master_rdata_valid1_BRB38" BEL
        "Mshreg_new_master_rdata_valid1_BRB39" BEL
        "new_master_rdata_valid1_BRB39" BEL
        "Mshreg_new_master_rdata_valid1_BRB7" BEL
        "new_master_rdata_valid1_BRB7" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB41" BEL
        "new_master_rdata_valid1_BRB41" BEL
        "Mshreg_new_master_rdata_valid1_BRB42" BEL
        "new_master_rdata_valid1_BRB42" BEL
        "Mshreg_new_master_rdata_valid1_BRB43" BEL
        "new_master_rdata_valid1_BRB43" BEL
        "Mshreg_new_master_rdata_valid1_BRB44" BEL
        "new_master_rdata_valid1_BRB44" BEL
        "Mshreg_new_master_rdata_valid1_BRB8" BEL
        "new_master_rdata_valid1_BRB8" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB46" BEL
        "new_master_rdata_valid1_BRB46" BEL
        "Mshreg_new_master_rdata_valid1_BRB47" BEL
        "new_master_rdata_valid1_BRB47" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB49" BEL
        "new_master_rdata_valid1_BRB49" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage4/SP" BEL "Mram_storage4/DP" BEL
        "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL "Mram_storage3/SP" BEL
        "Mram_storage3/DP" BEL "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL
        "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_17/SP" BEL "Mram_storage_17/DP" BEL "Mram_storage_15/SP"
        BEL "Mram_storage_15/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_18/SP" BEL "Mram_storage_18/DP"
        BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP" BEL
        "Mram_storage_110/SP" BEL "Mram_storage_110/DP" BEL
        "Mram_storage_111/SP" BEL "Mram_storage_111/DP" BEL
        "Mram_storage_112/SP" BEL "Mram_storage_112/DP" BEL
        "Mram_storage_131/DP" BEL "Mram_storage_131/SP" BEL
        "Mram_storage_1310/DP" BEL "Mram_storage_1310/SP" BEL
        "Mram_storage_1311/DP" BEL "Mram_storage_1311/SP" BEL
        "Mram_storage_1312/DP" BEL "Mram_storage_1312/SP" BEL
        "Mram_storage_1313/DP" BEL "Mram_storage_1313/SP" BEL
        "Mram_storage_1314/DP" BEL "Mram_storage_1314/SP" BEL
        "Mram_storage_1315/DP" BEL "Mram_storage_1315/SP" BEL
        "Mram_storage_1316/DP" BEL "Mram_storage_1316/SP" BEL
        "Mram_storage_1317/DP" BEL "Mram_storage_1317/SP" BEL
        "Mram_storage_1318/DP" BEL "Mram_storage_1318/SP" BEL
        "Mram_storage_1319/DP" BEL "Mram_storage_1319/SP" BEL
        "Mram_storage_132/DP" BEL "Mram_storage_132/SP" BEL
        "Mram_storage_1320/DP" BEL "Mram_storage_1320/SP" BEL
        "Mram_storage_1321/DP" BEL "Mram_storage_1321/SP" BEL
        "Mram_storage_1322/DP" BEL "Mram_storage_1322/SP" BEL
        "Mram_storage_1323/DP" BEL "Mram_storage_1323/SP" BEL
        "Mram_storage_1324/DP" BEL "Mram_storage_1324/SP" BEL
        "Mram_storage_1325/DP" BEL "Mram_storage_1325/SP" BEL
        "Mram_storage_1326/DP" BEL "Mram_storage_1326/SP" BEL
        "Mram_storage_1327/DP" BEL "Mram_storage_1327/SP" BEL
        "Mram_storage_1328/DP" BEL "Mram_storage_1328/SP" BEL
        "Mram_storage_1329/DP" BEL "Mram_storage_1329/SP" BEL
        "Mram_storage_133/DP" BEL "Mram_storage_133/SP" BEL
        "Mram_storage_1330/DP" BEL "Mram_storage_1330/SP" BEL
        "Mram_storage_1331/DP" BEL "Mram_storage_1331/SP" BEL
        "Mram_storage_1332/DP" BEL "Mram_storage_1332/SP" BEL
        "Mram_storage_1333/DP" BEL "Mram_storage_1333/SP" BEL
        "Mram_storage_134/DP" BEL "Mram_storage_134/SP" BEL
        "Mram_storage_135/DP" BEL "Mram_storage_135/SP" BEL
        "Mram_storage_136/DP" BEL "Mram_storage_136/SP" BEL
        "Mram_storage_137/DP" BEL "Mram_storage_137/SP" BEL
        "Mram_storage_138/DP" BEL "Mram_storage_138/SP" BEL
        "Mram_storage_139/DP" BEL "Mram_storage_139/SP" BEL
        "Mram_storage_141/DP" BEL "Mram_storage_141/SP" BEL
        "Mram_storage_1410/DP" BEL "Mram_storage_1410/SP" BEL
        "Mram_storage_1411/DP" BEL "Mram_storage_1411/SP" BEL
        "Mram_storage_1412/DP" BEL "Mram_storage_1412/SP" BEL
        "Mram_storage_142/DP" BEL "Mram_storage_142/SP" BEL
        "Mram_storage_143/DP" BEL "Mram_storage_143/SP" BEL
        "Mram_storage_144/DP" BEL "Mram_storage_144/SP" BEL
        "Mram_storage_145/DP" BEL "Mram_storage_145/SP" BEL
        "Mram_storage_146/DP" BEL "Mram_storage_146/SP" BEL
        "Mram_storage_147/DP" BEL "Mram_storage_147/SP" BEL
        "Mram_storage_148/DP" BEL "Mram_storage_148/SP" BEL
        "Mram_storage_149/DP" BEL "Mram_storage_149/SP" BEL
        "Mram_storage_21/DP" BEL "Mram_storage_21/SP" BEL
        "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL
        "Mram_storage_99/SP";
TIMEGRP TIGsys_clk = BEL "xilinxmultiregimpl2_regs0" BEL
        "xilinxmultiregimpl3_regs0" BEL "xilinxmultiregimpl2_regs1" BEL
        "xilinxmultiregimpl3_regs1" BEL "suart_rx_r" BEL "suart_rx_reg_0" BEL
        "suart_rx_reg_1" BEL "suart_rx_reg_2" BEL "suart_rx_reg_3" BEL
        "suart_rx_reg_4" BEL "suart_rx_reg_5" BEL "suart_rx_reg_6" BEL
        "suart_rx_reg_7" BEL "netsoc_rom_bus_ack" BEL
        "netsoc_bus_wishbone_dat_r_0" BEL "netsoc_bus_wishbone_dat_r_1" BEL
        "netsoc_bus_wishbone_dat_r_2" BEL "netsoc_bus_wishbone_dat_r_3" BEL
        "netsoc_bus_wishbone_dat_r_4" BEL "netsoc_bus_wishbone_dat_r_5" BEL
        "netsoc_bus_wishbone_dat_r_6" BEL "netsoc_bus_wishbone_dat_r_7" BEL
        "netsoc_zero_old_trigger" BEL "suart_sink_ready" BEL
        "suart_tx_old_trigger" BEL "suart_rx_old_trigger" BEL
        "netsoc_sdram_cmd_payload_a_10" BEL "netsoc_sdram_cmd_payload_cas" BEL
        "netsoc_sdram_generator_done" BEL "netsoc_sdram_bandwidth_cmd_ready"
        BEL "ethmac_reader_last_d" BEL "ethmac_sram0_bus_ack0" BEL
        "ethmac_sram1_bus_ack0" BEL "ethmac_slave_sel_r_0" BEL
        "ethmac_slave_sel_r_2" BEL "ethmac_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_0" BEL "netsoc_slave_sel_r_1" BEL
        "netsoc_slave_sel_r_2" BEL "netsoc_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_4" BEL "netsoc_slave_sel_r_5" BEL
        "netsoc_csrbankarray_sel_r" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_cas_n" BEL "netsoc_sdram_dfi_p1_cas_n" BEL
        "netsoc_sdram_dfi_p0_ras_n" BEL "netsoc_sdram_dfi_p0_we_n" BEL
        "netsoc_sdram_dfi_p1_ras_n" BEL "netsoc_sdram_dfi_p1_we_n" BEL
        "opsis_i2c_counter_0" BEL "opsis_i2c_counter_1" BEL
        "opsis_i2c_counter_2" BEL "opsis_i2c_counter_3" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "netsoc_sdram_generator_counter_0" BEL
        "netsoc_sdram_generator_counter_1" BEL
        "netsoc_sdram_generator_counter_2" BEL
        "netsoc_sdram_generator_counter_3" BEL
        "netsoc_sdram_generator_counter_4" BEL
        "netsoc_sdram_generator_counter_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "ethmac_writer_errors_status_0" BEL "ethmac_writer_errors_status_1"
        BEL "ethmac_writer_errors_status_2" BEL
        "ethmac_writer_errors_status_3" BEL "ethmac_writer_errors_status_4"
        BEL "ethmac_writer_errors_status_5" BEL
        "ethmac_writer_errors_status_6" BEL "ethmac_writer_errors_status_7"
        BEL "ethmac_writer_errors_status_8" BEL
        "ethmac_writer_errors_status_9" BEL "ethmac_writer_errors_status_10"
        BEL "ethmac_writer_errors_status_11" BEL
        "ethmac_writer_errors_status_12" BEL "ethmac_writer_errors_status_13"
        BEL "ethmac_writer_errors_status_14" BEL
        "ethmac_writer_errors_status_15" BEL "ethmac_writer_errors_status_16"
        BEL "ethmac_writer_errors_status_17" BEL
        "ethmac_writer_errors_status_18" BEL "ethmac_writer_errors_status_19"
        BEL "ethmac_writer_errors_status_20" BEL
        "ethmac_writer_errors_status_21" BEL "ethmac_writer_errors_status_22"
        BEL "ethmac_writer_errors_status_23" BEL
        "ethmac_writer_errors_status_24" BEL "ethmac_writer_errors_status_25"
        BEL "ethmac_writer_errors_status_26" BEL
        "ethmac_writer_errors_status_27" BEL "ethmac_writer_errors_status_28"
        BEL "ethmac_writer_errors_status_29" BEL
        "ethmac_writer_errors_status_30" BEL "ethmac_writer_errors_status_31"
        BEL "opsis_i2c_samp_carry" BEL "opsis_i2c_samp_count_1" BEL
        "opsis_i2c_samp_count_2" BEL "netsoc_sdram_bandwidth_counter_2" BEL
        "netsoc_sdram_bandwidth_counter_3" BEL
        "netsoc_sdram_bandwidth_counter_4" BEL
        "netsoc_sdram_bandwidth_counter_5" BEL
        "netsoc_sdram_bandwidth_counter_6" BEL
        "netsoc_sdram_bandwidth_counter_7" BEL
        "netsoc_sdram_bandwidth_counter_8" BEL
        "netsoc_sdram_bandwidth_counter_9" BEL
        "netsoc_sdram_bandwidth_counter_10" BEL
        "netsoc_sdram_bandwidth_counter_11" BEL
        "netsoc_sdram_bandwidth_counter_12" BEL
        "netsoc_sdram_bandwidth_counter_13" BEL
        "netsoc_sdram_bandwidth_counter_14" BEL
        "netsoc_sdram_bandwidth_counter_15" BEL
        "netsoc_sdram_bandwidth_counter_16" BEL
        "netsoc_sdram_bandwidth_counter_17" BEL
        "netsoc_sdram_bandwidth_counter_18" BEL
        "netsoc_sdram_bandwidth_counter_19" BEL
        "netsoc_sdram_bandwidth_counter_20" BEL
        "netsoc_sdram_bandwidth_counter_21" BEL
        "netsoc_sdram_bandwidth_counter_22" BEL
        "netsoc_sdram_bandwidth_counter_23" BEL "phase_sys" BEL
        "dfi_dfi_p2_rddata_valid" BEL "new_master_wdata_ready1" BEL
        "opsis_i2c_scl_i" BEL "suart_source_payload_data_0" BEL
        "suart_source_payload_data_1" BEL "suart_source_payload_data_2" BEL
        "suart_source_payload_data_3" BEL "suart_source_payload_data_4" BEL
        "suart_source_payload_data_5" BEL "suart_source_payload_data_6" BEL
        "suart_source_payload_data_7" BEL "netsoc_interface_dat_w_0" BEL
        "netsoc_interface_dat_w_1" BEL "netsoc_interface_dat_w_2" BEL
        "netsoc_interface_dat_w_3" BEL "netsoc_interface_dat_w_4" BEL
        "netsoc_interface_dat_w_5" BEL "netsoc_interface_dat_w_6" BEL
        "netsoc_interface_dat_w_7" BEL "netsoc_interface_adr_0" BEL
        "netsoc_interface_adr_1" BEL "netsoc_interface_adr_2" BEL
        "netsoc_interface_adr_3" BEL "netsoc_interface_adr_4" BEL
        "netsoc_interface_adr_5" BEL "netsoc_interface_adr_9" BEL
        "netsoc_interface_adr_10" BEL "netsoc_interface_adr_11" BEL
        "netsoc_interface_adr_12" BEL "netsoc_interface_adr_13" BEL
        "opsis_i2c_scl_r" BEL "suart_phase_accumulator_tx_2" BEL
        "suart_phase_accumulator_tx_3" BEL "suart_phase_accumulator_tx_4" BEL
        "suart_phase_accumulator_tx_5" BEL "suart_phase_accumulator_tx_6" BEL
        "suart_phase_accumulator_tx_7" BEL "suart_phase_accumulator_tx_8" BEL
        "suart_phase_accumulator_tx_9" BEL "suart_phase_accumulator_tx_10" BEL
        "suart_phase_accumulator_tx_11" BEL "suart_phase_accumulator_tx_12"
        BEL "suart_phase_accumulator_tx_13" BEL
        "suart_phase_accumulator_tx_14" BEL "suart_phase_accumulator_tx_15"
        BEL "suart_phase_accumulator_tx_16" BEL
        "suart_phase_accumulator_tx_17" BEL "suart_phase_accumulator_tx_18"
        BEL "suart_phase_accumulator_tx_19" BEL
        "suart_phase_accumulator_tx_20" BEL "suart_phase_accumulator_tx_21"
        BEL "suart_phase_accumulator_tx_22" BEL
        "suart_phase_accumulator_tx_23" BEL "suart_phase_accumulator_tx_24"
        BEL "suart_phase_accumulator_tx_25" BEL
        "suart_phase_accumulator_tx_26" BEL "suart_phase_accumulator_tx_27"
        BEL "suart_phase_accumulator_tx_28" BEL
        "suart_phase_accumulator_tx_29" BEL "suart_phase_accumulator_tx_30"
        BEL "suart_phase_accumulator_tx_31" BEL "suart_uart_clk_txen" BEL
        "suart_phase_accumulator_rx_2" BEL "suart_phase_accumulator_rx_3" BEL
        "suart_phase_accumulator_rx_4" BEL "suart_phase_accumulator_rx_5" BEL
        "suart_phase_accumulator_rx_6" BEL "suart_phase_accumulator_rx_7" BEL
        "suart_phase_accumulator_rx_8" BEL "suart_phase_accumulator_rx_9" BEL
        "suart_phase_accumulator_rx_10" BEL "suart_phase_accumulator_rx_11"
        BEL "suart_phase_accumulator_rx_12" BEL
        "suart_phase_accumulator_rx_13" BEL "suart_phase_accumulator_rx_14"
        BEL "suart_phase_accumulator_rx_15" BEL
        "suart_phase_accumulator_rx_16" BEL "suart_phase_accumulator_rx_17"
        BEL "suart_phase_accumulator_rx_18" BEL
        "suart_phase_accumulator_rx_19" BEL "suart_phase_accumulator_rx_20"
        BEL "suart_phase_accumulator_rx_21" BEL
        "suart_phase_accumulator_rx_22" BEL "suart_phase_accumulator_rx_23"
        BEL "suart_phase_accumulator_rx_24" BEL
        "suart_phase_accumulator_rx_25" BEL "suart_phase_accumulator_rx_26"
        BEL "suart_phase_accumulator_rx_27" BEL
        "suart_phase_accumulator_rx_28" BEL "suart_phase_accumulator_rx_29"
        BEL "suart_phase_accumulator_rx_30" BEL
        "suart_phase_accumulator_rx_31" BEL "dfi_dfi_p0_rddata_valid" BEL
        "netsoc_sdram_bandwidth_nreads_r_0" BEL
        "netsoc_sdram_bandwidth_nreads_r_1" BEL
        "netsoc_sdram_bandwidth_nreads_r_2" BEL
        "netsoc_sdram_bandwidth_nreads_r_3" BEL
        "netsoc_sdram_bandwidth_nreads_r_4" BEL
        "netsoc_sdram_bandwidth_nreads_r_5" BEL
        "netsoc_sdram_bandwidth_nreads_r_6" BEL
        "netsoc_sdram_bandwidth_nreads_r_7" BEL
        "netsoc_sdram_bandwidth_nreads_r_8" BEL
        "netsoc_sdram_bandwidth_nreads_r_9" BEL
        "netsoc_sdram_bandwidth_nreads_r_10" BEL
        "netsoc_sdram_bandwidth_nreads_r_11" BEL
        "netsoc_sdram_bandwidth_nreads_r_12" BEL
        "netsoc_sdram_bandwidth_nreads_r_13" BEL
        "netsoc_sdram_bandwidth_nreads_r_14" BEL
        "netsoc_sdram_bandwidth_nreads_r_15" BEL
        "netsoc_sdram_bandwidth_nreads_r_16" BEL
        "netsoc_sdram_bandwidth_nreads_r_17" BEL
        "netsoc_sdram_bandwidth_nreads_r_18" BEL
        "netsoc_sdram_bandwidth_nreads_r_19" BEL
        "netsoc_sdram_bandwidth_nreads_r_20" BEL
        "netsoc_sdram_bandwidth_nreads_r_21" BEL
        "netsoc_sdram_bandwidth_nreads_r_22" BEL
        "netsoc_sdram_bandwidth_nreads_r_23" BEL
        "netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "netsoc_sdram_bandwidth_nreads_status_0" BEL
        "netsoc_sdram_bandwidth_nreads_status_1" BEL
        "netsoc_sdram_bandwidth_nreads_status_2" BEL
        "netsoc_sdram_bandwidth_nreads_status_3" BEL
        "netsoc_sdram_bandwidth_nreads_status_4" BEL
        "netsoc_sdram_bandwidth_nreads_status_5" BEL
        "netsoc_sdram_bandwidth_nreads_status_6" BEL
        "netsoc_sdram_bandwidth_nreads_status_7" BEL
        "netsoc_sdram_bandwidth_nreads_status_8" BEL
        "netsoc_sdram_bandwidth_nreads_status_9" BEL
        "netsoc_sdram_bandwidth_nreads_status_10" BEL
        "netsoc_sdram_bandwidth_nreads_status_11" BEL
        "netsoc_sdram_bandwidth_nreads_status_12" BEL
        "netsoc_sdram_bandwidth_nreads_status_13" BEL
        "netsoc_sdram_bandwidth_nreads_status_14" BEL
        "netsoc_sdram_bandwidth_nreads_status_15" BEL
        "netsoc_sdram_bandwidth_nreads_status_16" BEL
        "netsoc_sdram_bandwidth_nreads_status_17" BEL
        "netsoc_sdram_bandwidth_nreads_status_18" BEL
        "netsoc_sdram_bandwidth_nreads_status_19" BEL
        "netsoc_sdram_bandwidth_nreads_status_20" BEL
        "netsoc_sdram_bandwidth_nreads_status_21" BEL
        "netsoc_sdram_bandwidth_nreads_status_22" BEL
        "netsoc_sdram_bandwidth_nreads_status_23" BEL
        "netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "ethmac_reader_counter_2" BEL "ethmac_reader_counter_3" BEL
        "ethmac_reader_counter_4" BEL "ethmac_reader_counter_5" BEL
        "ethmac_reader_counter_6" BEL "ethmac_reader_counter_7" BEL
        "ethmac_reader_counter_8" BEL "ethmac_reader_counter_9" BEL
        "ethmac_reader_counter_10" BEL "netsoc_ctrl_storage_full_31" BEL
        "netsoc_ctrl_storage_full_30" BEL "netsoc_ctrl_storage_full_29" BEL
        "netsoc_ctrl_storage_full_27" BEL "netsoc_ctrl_storage_full_26" BEL
        "netsoc_ctrl_storage_full_24" BEL "netsoc_ctrl_storage_full_23" BEL
        "netsoc_ctrl_storage_full_22" BEL "netsoc_ctrl_storage_full_19" BEL
        "netsoc_ctrl_storage_full_15" BEL "netsoc_ctrl_storage_full_17" BEL
        "netsoc_ctrl_storage_full_16" BEL "netsoc_ctrl_storage_full_13" BEL
        "netsoc_ctrl_storage_full_11" BEL "netsoc_ctrl_storage_full_8" BEL
        "netsoc_ctrl_storage_full_7" BEL "netsoc_ctrl_storage_full_2" BEL
        "netsoc_ctrl_storage_full_1" BEL "netsoc_ctrl_storage_full_0" BEL
        "ethmac_reader_length_storage_full_10" BEL
        "ethmac_reader_length_storage_full_9" BEL
        "ethmac_reader_length_storage_full_8" BEL "ethphy_mdio_storage_full_0"
        BEL "ethphy_mdio_storage_full_1" BEL "front_panel_leds_storage_full_0"
        BEL "front_panel_leds_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_2" BEL
        "opsis_i2c_slave_addr_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_4" BEL
        "opsis_i2c_slave_addr_storage_full_5" BEL
        "opsis_i2c_slave_addr_storage_full_6" BEL
        "netsoc_sdram_storage_full_0" BEL "netsoc_sdram_storage_full_1" BEL
        "netsoc_sdram_storage_full_2" BEL "netsoc_sdram_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "suart_eventmanager_storage_full_0" BEL
        "suart_eventmanager_storage_full_1" BEL "netsoc_ctrl_storage_full_28"
        BEL "netsoc_ctrl_storage_full_20" BEL "netsoc_ctrl_storage_full_25"
        BEL "netsoc_ctrl_storage_full_21" BEL "netsoc_ctrl_storage_full_18"
        BEL "netsoc_ctrl_storage_full_14" BEL "netsoc_ctrl_storage_full_12"
        BEL "netsoc_ctrl_storage_full_10" BEL "netsoc_ctrl_storage_full_9" BEL
        "netsoc_ctrl_storage_full_6" BEL "netsoc_ctrl_storage_full_5" BEL
        "netsoc_ctrl_storage_full_4" BEL "netsoc_ctrl_storage_full_3" BEL
        "opsis_i2c_master_storage_full_0" BEL
        "opsis_i2c_master_storage_full_1" BEL
        "opsis_i2c_master_storage_full_2" BEL
        "opsis_i2c_master_storage_full_3" BEL
        "opsis_i2c_master_storage_full_4" BEL
        "opsis_i2c_master_storage_full_5" BEL
        "opsis_i2c_master_storage_full_6" BEL
        "opsis_i2c_master_storage_full_7" BEL
        "ethmac_reader_length_storage_full_0" BEL
        "ethmac_reader_length_storage_full_1" BEL
        "ethmac_reader_length_storage_full_2" BEL
        "ethmac_reader_length_storage_full_3" BEL
        "ethmac_reader_length_storage_full_4" BEL
        "ethmac_reader_length_storage_full_5" BEL
        "ethmac_reader_length_storage_full_6" BEL
        "ethmac_reader_length_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "netsoc_load_storage_full_24" BEL "netsoc_load_storage_full_25" BEL
        "netsoc_load_storage_full_26" BEL "netsoc_load_storage_full_27" BEL
        "netsoc_load_storage_full_28" BEL "netsoc_load_storage_full_29" BEL
        "netsoc_load_storage_full_30" BEL "netsoc_load_storage_full_31" BEL
        "netsoc_load_storage_full_16" BEL "netsoc_load_storage_full_17" BEL
        "netsoc_load_storage_full_18" BEL "netsoc_load_storage_full_19" BEL
        "netsoc_load_storage_full_20" BEL "netsoc_load_storage_full_21" BEL
        "netsoc_load_storage_full_22" BEL "netsoc_load_storage_full_23" BEL
        "netsoc_load_storage_full_8" BEL "netsoc_load_storage_full_9" BEL
        "netsoc_load_storage_full_10" BEL "netsoc_load_storage_full_11" BEL
        "netsoc_load_storage_full_12" BEL "netsoc_load_storage_full_13" BEL
        "netsoc_load_storage_full_14" BEL "netsoc_load_storage_full_15" BEL
        "netsoc_load_storage_full_0" BEL "netsoc_load_storage_full_1" BEL
        "netsoc_load_storage_full_2" BEL "netsoc_load_storage_full_3" BEL
        "netsoc_load_storage_full_4" BEL "netsoc_load_storage_full_5" BEL
        "netsoc_load_storage_full_6" BEL "netsoc_load_storage_full_7" BEL
        "netsoc_reload_storage_full_24" BEL "netsoc_reload_storage_full_25"
        BEL "netsoc_reload_storage_full_26" BEL
        "netsoc_reload_storage_full_27" BEL "netsoc_reload_storage_full_28"
        BEL "netsoc_reload_storage_full_29" BEL
        "netsoc_reload_storage_full_30" BEL "netsoc_reload_storage_full_31"
        BEL "netsoc_reload_storage_full_16" BEL
        "netsoc_reload_storage_full_17" BEL "netsoc_reload_storage_full_18"
        BEL "netsoc_reload_storage_full_19" BEL
        "netsoc_reload_storage_full_20" BEL "netsoc_reload_storage_full_21"
        BEL "netsoc_reload_storage_full_22" BEL
        "netsoc_reload_storage_full_23" BEL "netsoc_reload_storage_full_8" BEL
        "netsoc_reload_storage_full_9" BEL "netsoc_reload_storage_full_10" BEL
        "netsoc_reload_storage_full_11" BEL "netsoc_reload_storage_full_12"
        BEL "netsoc_reload_storage_full_13" BEL
        "netsoc_reload_storage_full_14" BEL "netsoc_reload_storage_full_15"
        BEL "netsoc_reload_storage_full_0" BEL "netsoc_reload_storage_full_1"
        BEL "netsoc_reload_storage_full_2" BEL "netsoc_reload_storage_full_3"
        BEL "netsoc_reload_storage_full_4" BEL "netsoc_reload_storage_full_5"
        BEL "netsoc_reload_storage_full_6" BEL "netsoc_reload_storage_full_7"
        BEL "new_master_rdata_valid4" BEL "ethmac_tx_cdc_graycounter0_q_0" BEL
        "ethmac_tx_cdc_graycounter0_q_1" BEL "ethmac_tx_cdc_graycounter0_q_2"
        BEL "ethmac_tx_cdc_graycounter0_q_3" BEL
        "ethmac_tx_cdc_graycounter0_q_4" BEL "ethmac_tx_cdc_graycounter0_q_5"
        BEL "ethmac_tx_cdc_graycounter0_q_6" BEL
        "ethmac_rx_cdc_graycounter1_q_0" BEL "ethmac_rx_cdc_graycounter1_q_1"
        BEL "ethmac_rx_cdc_graycounter1_q_2" BEL
        "ethmac_rx_cdc_graycounter1_q_3" BEL "ethmac_rx_cdc_graycounter1_q_4"
        BEL "ethmac_rx_cdc_graycounter1_q_5" BEL
        "ethmac_rx_cdc_graycounter1_q_6" BEL "memdat_1_0" BEL "memdat_1_1" BEL
        "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5" BEL
        "memdat_1_6" BEL "memdat_1_7" BEL "opsis_i2c_status_storage_full_0"
        BEL "opsis_i2c_status_storage_full_1" BEL "xilinxmultiregimpl4_regs0"
        BEL "suart_uart_clk_rxen" BEL "netsoc_sdram_dfi_p0_rddata_en" BEL
        "netsoc_sdram_dfi_p1_rddata_en" BEL "netsoc_sdram_dfi_p1_wrdata_en"
        BEL "xilinxmultiregimpl4_regs1" BEL "netsoc_value_0" BEL
        "netsoc_value_1" BEL "netsoc_value_2" BEL "netsoc_value_3" BEL
        "netsoc_value_4" BEL "netsoc_value_5" BEL "netsoc_value_6" BEL
        "netsoc_value_7" BEL "netsoc_value_8" BEL "netsoc_value_9" BEL
        "netsoc_value_10" BEL "netsoc_value_11" BEL "netsoc_value_12" BEL
        "netsoc_value_13" BEL "netsoc_value_14" BEL "netsoc_value_15" BEL
        "netsoc_value_16" BEL "netsoc_value_17" BEL "netsoc_value_18" BEL
        "netsoc_value_19" BEL "netsoc_value_20" BEL "netsoc_value_21" BEL
        "netsoc_value_22" BEL "netsoc_value_23" BEL "netsoc_value_24" BEL
        "netsoc_value_25" BEL "netsoc_value_26" BEL "netsoc_value_27" BEL
        "netsoc_value_28" BEL "netsoc_value_29" BEL "netsoc_value_30" BEL
        "netsoc_value_31" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl1_regs0" BEL "suart_tx_reg_0" BEL "suart_tx_reg_1"
        BEL "suart_tx_reg_2" BEL "suart_tx_reg_3" BEL "suart_tx_reg_4" BEL
        "suart_tx_reg_5" BEL "suart_tx_reg_6" BEL "suart_tx_reg_7" BEL
        "spiflash_dqi_0" BEL "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL
        "spiflash_dqi_3" BEL "xilinxmultiregimpl1_regs1" BEL
        "netsoc_value_status_0" BEL "netsoc_value_status_1" BEL
        "netsoc_value_status_2" BEL "netsoc_value_status_3" BEL
        "netsoc_value_status_4" BEL "netsoc_value_status_5" BEL
        "netsoc_value_status_6" BEL "netsoc_value_status_7" BEL
        "netsoc_value_status_8" BEL "netsoc_value_status_9" BEL
        "netsoc_value_status_10" BEL "netsoc_value_status_11" BEL
        "netsoc_value_status_12" BEL "netsoc_value_status_13" BEL
        "netsoc_value_status_14" BEL "netsoc_value_status_15" BEL
        "netsoc_value_status_16" BEL "netsoc_value_status_17" BEL
        "netsoc_value_status_18" BEL "netsoc_value_status_19" BEL
        "netsoc_value_status_20" BEL "netsoc_value_status_21" BEL
        "netsoc_value_status_22" BEL "netsoc_value_status_23" BEL
        "netsoc_value_status_24" BEL "netsoc_value_status_25" BEL
        "netsoc_value_status_26" BEL "netsoc_value_status_27" BEL
        "netsoc_value_status_28" BEL "netsoc_value_status_29" BEL
        "netsoc_value_status_30" BEL "netsoc_value_status_31" BEL
        "suart_source_valid" BEL "opsis_i2c_sda_i" BEL "opsis_i2c_sda_r" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "opsis_i2c_din_0" BEL "opsis_i2c_din_1" BEL "opsis_i2c_din_2" BEL
        "opsis_i2c_din_3" BEL "opsis_i2c_din_4" BEL "opsis_i2c_din_5" BEL
        "opsis_i2c_din_6" BEL "opsis_i2c_din_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "spiflash_sr_0" BEL "spiflash_sr_1" BEL "spiflash_sr_2" BEL
        "spiflash_sr_3" BEL "spiflash_sr_4" BEL "spiflash_sr_5" BEL
        "spiflash_sr_6" BEL "spiflash_sr_7" BEL "spiflash_sr_8" BEL
        "spiflash_sr_9" BEL "spiflash_sr_10" BEL "spiflash_sr_11" BEL
        "spiflash_sr_12" BEL "spiflash_sr_13" BEL "spiflash_sr_14" BEL
        "spiflash_sr_15" BEL "spiflash_sr_16" BEL "spiflash_sr_17" BEL
        "spiflash_sr_18" BEL "spiflash_sr_19" BEL "spiflash_sr_20" BEL
        "spiflash_sr_21" BEL "spiflash_sr_22" BEL "spiflash_sr_23" BEL
        "spiflash_sr_24" BEL "spiflash_sr_25" BEL "spiflash_sr_26" BEL
        "spiflash_sr_27" BEL "spiflash_sr_28" BEL "spiflash_sr_29" BEL
        "spiflash_sr_30" BEL "spiflash_sr_31" BEL "dfi_dfi_p2_rddata_0" BEL
        "dfi_dfi_p2_rddata_1" BEL "dfi_dfi_p2_rddata_2" BEL
        "dfi_dfi_p2_rddata_3" BEL "dfi_dfi_p2_rddata_4" BEL
        "dfi_dfi_p2_rddata_5" BEL "dfi_dfi_p2_rddata_6" BEL
        "dfi_dfi_p2_rddata_7" BEL "dfi_dfi_p2_rddata_8" BEL
        "dfi_dfi_p2_rddata_9" BEL "dfi_dfi_p2_rddata_10" BEL
        "dfi_dfi_p2_rddata_11" BEL "dfi_dfi_p2_rddata_12" BEL
        "dfi_dfi_p2_rddata_13" BEL "dfi_dfi_p2_rddata_14" BEL
        "dfi_dfi_p2_rddata_15" BEL "dfi_dfi_p2_rddata_16" BEL
        "dfi_dfi_p2_rddata_17" BEL "dfi_dfi_p2_rddata_18" BEL
        "dfi_dfi_p2_rddata_19" BEL "dfi_dfi_p2_rddata_20" BEL
        "dfi_dfi_p2_rddata_21" BEL "dfi_dfi_p2_rddata_22" BEL
        "dfi_dfi_p2_rddata_23" BEL "dfi_dfi_p2_rddata_24" BEL
        "dfi_dfi_p2_rddata_25" BEL "dfi_dfi_p2_rddata_26" BEL
        "dfi_dfi_p2_rddata_27" BEL "dfi_dfi_p2_rddata_28" BEL
        "dfi_dfi_p2_rddata_29" BEL "dfi_dfi_p2_rddata_30" BEL
        "dfi_dfi_p2_rddata_31" BEL "dfi_dfi_p3_rddata_0" BEL
        "dfi_dfi_p3_rddata_1" BEL "dfi_dfi_p3_rddata_2" BEL
        "dfi_dfi_p3_rddata_3" BEL "dfi_dfi_p3_rddata_4" BEL
        "dfi_dfi_p3_rddata_5" BEL "dfi_dfi_p3_rddata_6" BEL
        "dfi_dfi_p3_rddata_7" BEL "dfi_dfi_p3_rddata_8" BEL
        "dfi_dfi_p3_rddata_9" BEL "dfi_dfi_p3_rddata_10" BEL
        "dfi_dfi_p3_rddata_11" BEL "dfi_dfi_p3_rddata_12" BEL
        "dfi_dfi_p3_rddata_13" BEL "dfi_dfi_p3_rddata_14" BEL
        "dfi_dfi_p3_rddata_15" BEL "dfi_dfi_p3_rddata_16" BEL
        "dfi_dfi_p3_rddata_17" BEL "dfi_dfi_p3_rddata_18" BEL
        "dfi_dfi_p3_rddata_19" BEL "dfi_dfi_p3_rddata_20" BEL
        "dfi_dfi_p3_rddata_21" BEL "dfi_dfi_p3_rddata_22" BEL
        "dfi_dfi_p3_rddata_23" BEL "dfi_dfi_p3_rddata_24" BEL
        "dfi_dfi_p3_rddata_25" BEL "dfi_dfi_p3_rddata_26" BEL
        "dfi_dfi_p3_rddata_27" BEL "dfi_dfi_p3_rddata_28" BEL
        "dfi_dfi_p3_rddata_29" BEL "dfi_dfi_p3_rddata_30" BEL
        "dfi_dfi_p3_rddata_31" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_7" BEL
        "netsoc_sdram_bankmachine0_row_0" BEL
        "netsoc_sdram_bankmachine0_row_1" BEL
        "netsoc_sdram_bankmachine0_row_2" BEL
        "netsoc_sdram_bankmachine0_row_3" BEL
        "netsoc_sdram_bankmachine0_row_4" BEL
        "netsoc_sdram_bankmachine0_row_5" BEL
        "netsoc_sdram_bankmachine0_row_6" BEL
        "netsoc_sdram_bankmachine0_row_7" BEL
        "netsoc_sdram_bankmachine0_row_8" BEL
        "netsoc_sdram_bankmachine0_row_9" BEL
        "netsoc_sdram_bankmachine0_row_10" BEL
        "netsoc_sdram_bankmachine0_row_11" BEL
        "netsoc_sdram_bankmachine0_row_12" BEL
        "netsoc_sdram_bankmachine0_row_13" BEL
        "netsoc_sdram_bankmachine1_row_0" BEL
        "netsoc_sdram_bankmachine1_row_1" BEL
        "netsoc_sdram_bankmachine1_row_2" BEL
        "netsoc_sdram_bankmachine1_row_3" BEL
        "netsoc_sdram_bankmachine1_row_4" BEL
        "netsoc_sdram_bankmachine1_row_5" BEL
        "netsoc_sdram_bankmachine1_row_6" BEL
        "netsoc_sdram_bankmachine1_row_7" BEL
        "netsoc_sdram_bankmachine1_row_8" BEL
        "netsoc_sdram_bankmachine1_row_9" BEL
        "netsoc_sdram_bankmachine1_row_10" BEL
        "netsoc_sdram_bankmachine1_row_11" BEL
        "netsoc_sdram_bankmachine1_row_12" BEL
        "netsoc_sdram_bankmachine1_row_13" BEL
        "netsoc_sdram_bankmachine2_row_0" BEL
        "netsoc_sdram_bankmachine2_row_1" BEL
        "netsoc_sdram_bankmachine2_row_2" BEL
        "netsoc_sdram_bankmachine2_row_3" BEL
        "netsoc_sdram_bankmachine2_row_4" BEL
        "netsoc_sdram_bankmachine2_row_5" BEL
        "netsoc_sdram_bankmachine2_row_6" BEL
        "netsoc_sdram_bankmachine2_row_7" BEL
        "netsoc_sdram_bankmachine2_row_8" BEL
        "netsoc_sdram_bankmachine2_row_9" BEL
        "netsoc_sdram_bankmachine2_row_10" BEL
        "netsoc_sdram_bankmachine2_row_11" BEL
        "netsoc_sdram_bankmachine2_row_12" BEL
        "netsoc_sdram_bankmachine2_row_13" BEL
        "netsoc_sdram_bankmachine3_row_0" BEL
        "netsoc_sdram_bankmachine3_row_1" BEL
        "netsoc_sdram_bankmachine3_row_2" BEL
        "netsoc_sdram_bankmachine3_row_3" BEL
        "netsoc_sdram_bankmachine3_row_4" BEL
        "netsoc_sdram_bankmachine3_row_5" BEL
        "netsoc_sdram_bankmachine3_row_6" BEL
        "netsoc_sdram_bankmachine3_row_7" BEL
        "netsoc_sdram_bankmachine3_row_8" BEL
        "netsoc_sdram_bankmachine3_row_9" BEL
        "netsoc_sdram_bankmachine3_row_10" BEL
        "netsoc_sdram_bankmachine3_row_11" BEL
        "netsoc_sdram_bankmachine3_row_12" BEL
        "netsoc_sdram_bankmachine3_row_13" BEL
        "netsoc_sdram_bankmachine4_row_0" BEL
        "netsoc_sdram_bankmachine4_row_1" BEL
        "netsoc_sdram_bankmachine4_row_2" BEL
        "netsoc_sdram_bankmachine4_row_3" BEL
        "netsoc_sdram_bankmachine4_row_4" BEL
        "netsoc_sdram_bankmachine4_row_5" BEL
        "netsoc_sdram_bankmachine4_row_6" BEL
        "netsoc_sdram_bankmachine4_row_7" BEL
        "netsoc_sdram_bankmachine4_row_8" BEL
        "netsoc_sdram_bankmachine4_row_9" BEL
        "netsoc_sdram_bankmachine4_row_10" BEL
        "netsoc_sdram_bankmachine4_row_11" BEL
        "netsoc_sdram_bankmachine4_row_12" BEL
        "netsoc_sdram_bankmachine4_row_13" BEL
        "netsoc_sdram_bankmachine5_row_0" BEL
        "netsoc_sdram_bankmachine5_row_1" BEL
        "netsoc_sdram_bankmachine5_row_2" BEL
        "netsoc_sdram_bankmachine5_row_3" BEL
        "netsoc_sdram_bankmachine5_row_4" BEL
        "netsoc_sdram_bankmachine5_row_5" BEL
        "netsoc_sdram_bankmachine5_row_6" BEL
        "netsoc_sdram_bankmachine5_row_7" BEL
        "netsoc_sdram_bankmachine5_row_8" BEL
        "netsoc_sdram_bankmachine5_row_9" BEL
        "netsoc_sdram_bankmachine5_row_10" BEL
        "netsoc_sdram_bankmachine5_row_11" BEL
        "netsoc_sdram_bankmachine5_row_12" BEL
        "netsoc_sdram_bankmachine5_row_13" BEL
        "netsoc_sdram_bankmachine6_row_0" BEL
        "netsoc_sdram_bankmachine6_row_1" BEL
        "netsoc_sdram_bankmachine6_row_2" BEL
        "netsoc_sdram_bankmachine6_row_3" BEL
        "netsoc_sdram_bankmachine6_row_4" BEL
        "netsoc_sdram_bankmachine6_row_5" BEL
        "netsoc_sdram_bankmachine6_row_6" BEL
        "netsoc_sdram_bankmachine6_row_7" BEL
        "netsoc_sdram_bankmachine6_row_8" BEL
        "netsoc_sdram_bankmachine6_row_9" BEL
        "netsoc_sdram_bankmachine6_row_10" BEL
        "netsoc_sdram_bankmachine6_row_11" BEL
        "netsoc_sdram_bankmachine6_row_12" BEL
        "netsoc_sdram_bankmachine6_row_13" BEL
        "netsoc_sdram_bankmachine7_row_0" BEL
        "netsoc_sdram_bankmachine7_row_1" BEL
        "netsoc_sdram_bankmachine7_row_2" BEL
        "netsoc_sdram_bankmachine7_row_3" BEL
        "netsoc_sdram_bankmachine7_row_4" BEL
        "netsoc_sdram_bankmachine7_row_5" BEL
        "netsoc_sdram_bankmachine7_row_6" BEL
        "netsoc_sdram_bankmachine7_row_7" BEL
        "netsoc_sdram_bankmachine7_row_8" BEL
        "netsoc_sdram_bankmachine7_row_9" BEL
        "netsoc_sdram_bankmachine7_row_10" BEL
        "netsoc_sdram_bankmachine7_row_11" BEL
        "netsoc_sdram_bankmachine7_row_12" BEL
        "netsoc_sdram_bankmachine7_row_13" BEL "dfi_dfi_p0_rddata_0" BEL
        "dfi_dfi_p0_rddata_1" BEL "dfi_dfi_p0_rddata_2" BEL
        "dfi_dfi_p0_rddata_3" BEL "dfi_dfi_p0_rddata_4" BEL
        "dfi_dfi_p0_rddata_5" BEL "dfi_dfi_p0_rddata_6" BEL
        "dfi_dfi_p0_rddata_7" BEL "dfi_dfi_p0_rddata_8" BEL
        "dfi_dfi_p0_rddata_9" BEL "dfi_dfi_p0_rddata_10" BEL
        "dfi_dfi_p0_rddata_11" BEL "dfi_dfi_p0_rddata_12" BEL
        "dfi_dfi_p0_rddata_13" BEL "dfi_dfi_p0_rddata_14" BEL
        "dfi_dfi_p0_rddata_15" BEL "dfi_dfi_p0_rddata_16" BEL
        "dfi_dfi_p0_rddata_17" BEL "dfi_dfi_p0_rddata_18" BEL
        "dfi_dfi_p0_rddata_19" BEL "dfi_dfi_p0_rddata_20" BEL
        "dfi_dfi_p0_rddata_21" BEL "dfi_dfi_p0_rddata_22" BEL
        "dfi_dfi_p0_rddata_23" BEL "dfi_dfi_p0_rddata_24" BEL
        "dfi_dfi_p0_rddata_25" BEL "dfi_dfi_p0_rddata_26" BEL
        "dfi_dfi_p0_rddata_27" BEL "dfi_dfi_p0_rddata_28" BEL
        "dfi_dfi_p0_rddata_29" BEL "dfi_dfi_p0_rddata_30" BEL
        "dfi_dfi_p0_rddata_31" BEL "dfi_dfi_p1_rddata_0" BEL
        "dfi_dfi_p1_rddata_1" BEL "dfi_dfi_p1_rddata_2" BEL
        "dfi_dfi_p1_rddata_3" BEL "dfi_dfi_p1_rddata_4" BEL
        "dfi_dfi_p1_rddata_5" BEL "dfi_dfi_p1_rddata_6" BEL
        "dfi_dfi_p1_rddata_7" BEL "dfi_dfi_p1_rddata_8" BEL
        "dfi_dfi_p1_rddata_9" BEL "dfi_dfi_p1_rddata_10" BEL
        "dfi_dfi_p1_rddata_11" BEL "dfi_dfi_p1_rddata_12" BEL
        "dfi_dfi_p1_rddata_13" BEL "dfi_dfi_p1_rddata_14" BEL
        "dfi_dfi_p1_rddata_15" BEL "dfi_dfi_p1_rddata_16" BEL
        "dfi_dfi_p1_rddata_17" BEL "dfi_dfi_p1_rddata_18" BEL
        "dfi_dfi_p1_rddata_19" BEL "dfi_dfi_p1_rddata_20" BEL
        "dfi_dfi_p1_rddata_21" BEL "dfi_dfi_p1_rddata_22" BEL
        "dfi_dfi_p1_rddata_23" BEL "dfi_dfi_p1_rddata_24" BEL
        "dfi_dfi_p1_rddata_25" BEL "dfi_dfi_p1_rddata_26" BEL
        "dfi_dfi_p1_rddata_27" BEL "dfi_dfi_p1_rddata_28" BEL
        "dfi_dfi_p1_rddata_29" BEL "dfi_dfi_p1_rddata_30" BEL
        "dfi_dfi_p1_rddata_31" BEL "netsoc_sdram_phaseinjector2_status_0" BEL
        "netsoc_sdram_phaseinjector2_status_1" BEL
        "netsoc_sdram_phaseinjector2_status_2" BEL
        "netsoc_sdram_phaseinjector2_status_3" BEL
        "netsoc_sdram_phaseinjector2_status_4" BEL
        "netsoc_sdram_phaseinjector2_status_5" BEL
        "netsoc_sdram_phaseinjector2_status_6" BEL
        "netsoc_sdram_phaseinjector2_status_7" BEL
        "netsoc_sdram_phaseinjector2_status_8" BEL
        "netsoc_sdram_phaseinjector2_status_9" BEL
        "netsoc_sdram_phaseinjector2_status_10" BEL
        "netsoc_sdram_phaseinjector2_status_11" BEL
        "netsoc_sdram_phaseinjector2_status_12" BEL
        "netsoc_sdram_phaseinjector2_status_13" BEL
        "netsoc_sdram_phaseinjector2_status_14" BEL
        "netsoc_sdram_phaseinjector2_status_15" BEL
        "netsoc_sdram_phaseinjector2_status_16" BEL
        "netsoc_sdram_phaseinjector2_status_17" BEL
        "netsoc_sdram_phaseinjector2_status_18" BEL
        "netsoc_sdram_phaseinjector2_status_19" BEL
        "netsoc_sdram_phaseinjector2_status_20" BEL
        "netsoc_sdram_phaseinjector2_status_21" BEL
        "netsoc_sdram_phaseinjector2_status_22" BEL
        "netsoc_sdram_phaseinjector2_status_23" BEL
        "netsoc_sdram_phaseinjector2_status_24" BEL
        "netsoc_sdram_phaseinjector2_status_25" BEL
        "netsoc_sdram_phaseinjector2_status_26" BEL
        "netsoc_sdram_phaseinjector2_status_27" BEL
        "netsoc_sdram_phaseinjector2_status_28" BEL
        "netsoc_sdram_phaseinjector2_status_29" BEL
        "netsoc_sdram_phaseinjector2_status_30" BEL
        "netsoc_sdram_phaseinjector2_status_31" BEL
        "netsoc_sdram_phaseinjector3_status_0" BEL
        "netsoc_sdram_phaseinjector3_status_1" BEL
        "netsoc_sdram_phaseinjector3_status_2" BEL
        "netsoc_sdram_phaseinjector3_status_3" BEL
        "netsoc_sdram_phaseinjector3_status_4" BEL
        "netsoc_sdram_phaseinjector3_status_5" BEL
        "netsoc_sdram_phaseinjector3_status_6" BEL
        "netsoc_sdram_phaseinjector3_status_7" BEL
        "netsoc_sdram_phaseinjector3_status_8" BEL
        "netsoc_sdram_phaseinjector3_status_9" BEL
        "netsoc_sdram_phaseinjector3_status_10" BEL
        "netsoc_sdram_phaseinjector3_status_11" BEL
        "netsoc_sdram_phaseinjector3_status_12" BEL
        "netsoc_sdram_phaseinjector3_status_13" BEL
        "netsoc_sdram_phaseinjector3_status_14" BEL
        "netsoc_sdram_phaseinjector3_status_15" BEL
        "netsoc_sdram_phaseinjector3_status_16" BEL
        "netsoc_sdram_phaseinjector3_status_17" BEL
        "netsoc_sdram_phaseinjector3_status_18" BEL
        "netsoc_sdram_phaseinjector3_status_19" BEL
        "netsoc_sdram_phaseinjector3_status_20" BEL
        "netsoc_sdram_phaseinjector3_status_21" BEL
        "netsoc_sdram_phaseinjector3_status_22" BEL
        "netsoc_sdram_phaseinjector3_status_23" BEL
        "netsoc_sdram_phaseinjector3_status_24" BEL
        "netsoc_sdram_phaseinjector3_status_25" BEL
        "netsoc_sdram_phaseinjector3_status_26" BEL
        "netsoc_sdram_phaseinjector3_status_27" BEL
        "netsoc_sdram_phaseinjector3_status_28" BEL
        "netsoc_sdram_phaseinjector3_status_29" BEL
        "netsoc_sdram_phaseinjector3_status_30" BEL
        "netsoc_sdram_phaseinjector3_status_31" BEL
        "netsoc_sdram_phaseinjector0_status_0" BEL
        "netsoc_sdram_phaseinjector0_status_1" BEL
        "netsoc_sdram_phaseinjector0_status_2" BEL
        "netsoc_sdram_phaseinjector0_status_3" BEL
        "netsoc_sdram_phaseinjector0_status_4" BEL
        "netsoc_sdram_phaseinjector0_status_5" BEL
        "netsoc_sdram_phaseinjector0_status_6" BEL
        "netsoc_sdram_phaseinjector0_status_7" BEL
        "netsoc_sdram_phaseinjector0_status_8" BEL
        "netsoc_sdram_phaseinjector0_status_9" BEL
        "netsoc_sdram_phaseinjector0_status_10" BEL
        "netsoc_sdram_phaseinjector0_status_11" BEL
        "netsoc_sdram_phaseinjector0_status_12" BEL
        "netsoc_sdram_phaseinjector0_status_13" BEL
        "netsoc_sdram_phaseinjector0_status_14" BEL
        "netsoc_sdram_phaseinjector0_status_15" BEL
        "netsoc_sdram_phaseinjector0_status_16" BEL
        "netsoc_sdram_phaseinjector0_status_17" BEL
        "netsoc_sdram_phaseinjector0_status_18" BEL
        "netsoc_sdram_phaseinjector0_status_19" BEL
        "netsoc_sdram_phaseinjector0_status_20" BEL
        "netsoc_sdram_phaseinjector0_status_21" BEL
        "netsoc_sdram_phaseinjector0_status_22" BEL
        "netsoc_sdram_phaseinjector0_status_23" BEL
        "netsoc_sdram_phaseinjector0_status_24" BEL
        "netsoc_sdram_phaseinjector0_status_25" BEL
        "netsoc_sdram_phaseinjector0_status_26" BEL
        "netsoc_sdram_phaseinjector0_status_27" BEL
        "netsoc_sdram_phaseinjector0_status_28" BEL
        "netsoc_sdram_phaseinjector0_status_29" BEL
        "netsoc_sdram_phaseinjector0_status_30" BEL
        "netsoc_sdram_phaseinjector0_status_31" BEL
        "netsoc_sdram_phaseinjector1_status_0" BEL
        "netsoc_sdram_phaseinjector1_status_1" BEL
        "netsoc_sdram_phaseinjector1_status_2" BEL
        "netsoc_sdram_phaseinjector1_status_3" BEL
        "netsoc_sdram_phaseinjector1_status_4" BEL
        "netsoc_sdram_phaseinjector1_status_5" BEL
        "netsoc_sdram_phaseinjector1_status_6" BEL
        "netsoc_sdram_phaseinjector1_status_7" BEL
        "netsoc_sdram_phaseinjector1_status_8" BEL
        "netsoc_sdram_phaseinjector1_status_9" BEL
        "netsoc_sdram_phaseinjector1_status_10" BEL
        "netsoc_sdram_phaseinjector1_status_11" BEL
        "netsoc_sdram_phaseinjector1_status_12" BEL
        "netsoc_sdram_phaseinjector1_status_13" BEL
        "netsoc_sdram_phaseinjector1_status_14" BEL
        "netsoc_sdram_phaseinjector1_status_15" BEL
        "netsoc_sdram_phaseinjector1_status_16" BEL
        "netsoc_sdram_phaseinjector1_status_17" BEL
        "netsoc_sdram_phaseinjector1_status_18" BEL
        "netsoc_sdram_phaseinjector1_status_19" BEL
        "netsoc_sdram_phaseinjector1_status_20" BEL
        "netsoc_sdram_phaseinjector1_status_21" BEL
        "netsoc_sdram_phaseinjector1_status_22" BEL
        "netsoc_sdram_phaseinjector1_status_23" BEL
        "netsoc_sdram_phaseinjector1_status_24" BEL
        "netsoc_sdram_phaseinjector1_status_25" BEL
        "netsoc_sdram_phaseinjector1_status_26" BEL
        "netsoc_sdram_phaseinjector1_status_27" BEL
        "netsoc_sdram_phaseinjector1_status_28" BEL
        "netsoc_sdram_phaseinjector1_status_29" BEL
        "netsoc_sdram_phaseinjector1_status_30" BEL
        "netsoc_sdram_phaseinjector1_status_31" BEL
        "opsis_i2c_shift_reg_storage_full_0" BEL
        "opsis_i2c_shift_reg_storage_full_1" BEL
        "opsis_i2c_shift_reg_storage_full_2" BEL
        "opsis_i2c_shift_reg_storage_full_3" BEL
        "opsis_i2c_shift_reg_storage_full_4" BEL
        "opsis_i2c_shift_reg_storage_full_5" BEL
        "opsis_i2c_shift_reg_storage_full_6" BEL
        "opsis_i2c_shift_reg_storage_full_7" BEL "opsis_i2c_scl_drv_reg" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl0_regs0" BEL "xilinxmultiregimpl0_regs1" BEL
        "netsoc_sdram_dfi_p0_bank_0" BEL "netsoc_sdram_dfi_p0_bank_1" BEL
        "netsoc_sdram_dfi_p0_bank_2" BEL "netsoc_sdram_dfi_p1_bank_0" BEL
        "netsoc_sdram_dfi_p1_bank_1" BEL "netsoc_sdram_dfi_p1_bank_2" BEL
        "netsoc_sdram_bandwidth_cmd_valid" BEL
        "netsoc_sdram_bandwidth_cmd_is_read" BEL
        "netsoc_sdram_bandwidth_cmd_is_write" BEL
        "netsoc_sdram_dfi_p0_address_0" BEL "netsoc_sdram_dfi_p0_address_1"
        BEL "netsoc_sdram_dfi_p0_address_2" BEL
        "netsoc_sdram_dfi_p0_address_3" BEL "netsoc_sdram_dfi_p0_address_4"
        BEL "netsoc_sdram_dfi_p0_address_5" BEL
        "netsoc_sdram_dfi_p0_address_6" BEL "netsoc_sdram_dfi_p0_address_7"
        BEL "netsoc_sdram_dfi_p0_address_8" BEL
        "netsoc_sdram_dfi_p0_address_9" BEL "netsoc_sdram_dfi_p0_address_10"
        BEL "netsoc_sdram_dfi_p0_address_11" BEL
        "netsoc_sdram_dfi_p0_address_12" BEL "netsoc_sdram_dfi_p0_address_13"
        BEL "netsoc_sdram_dfi_p1_address_0" BEL
        "netsoc_sdram_dfi_p1_address_1" BEL "netsoc_sdram_dfi_p1_address_2"
        BEL "netsoc_sdram_dfi_p1_address_3" BEL
        "netsoc_sdram_dfi_p1_address_4" BEL "netsoc_sdram_dfi_p1_address_5"
        BEL "netsoc_sdram_dfi_p1_address_6" BEL
        "netsoc_sdram_dfi_p1_address_7" BEL "netsoc_sdram_dfi_p1_address_8"
        BEL "netsoc_sdram_dfi_p1_address_9" BEL
        "netsoc_sdram_dfi_p1_address_10" BEL "netsoc_sdram_dfi_p1_address_11"
        BEL "netsoc_sdram_dfi_p1_address_12" BEL
        "netsoc_sdram_dfi_p1_address_13" BEL "xilinxmultiregimpl6_regs0" BEL
        "xilinxmultiregimpl8_regs0_0" BEL "xilinxmultiregimpl8_regs0_1" BEL
        "xilinxmultiregimpl8_regs0_2" BEL "xilinxmultiregimpl8_regs0_3" BEL
        "xilinxmultiregimpl8_regs0_4" BEL "xilinxmultiregimpl8_regs0_5" BEL
        "xilinxmultiregimpl8_regs0_6" BEL "xilinxmultiregimpl8_regs1_0" BEL
        "xilinxmultiregimpl8_regs1_1" BEL "xilinxmultiregimpl8_regs1_2" BEL
        "xilinxmultiregimpl8_regs1_3" BEL "xilinxmultiregimpl8_regs1_4" BEL
        "xilinxmultiregimpl8_regs1_5" BEL "xilinxmultiregimpl8_regs1_6" BEL
        "ethmac_ps_crc_error_toggle_o_r" BEL "xilinxmultiregimpl6_regs1" BEL
        "xilinxmultiregimpl5_regs0" BEL "ethmac_ps_preamble_error_toggle_o_r"
        BEL "xilinxmultiregimpl5_regs1" BEL "xilinxmultiregimpl9_regs0_0" BEL
        "xilinxmultiregimpl9_regs0_1" BEL "xilinxmultiregimpl9_regs0_2" BEL
        "xilinxmultiregimpl9_regs0_3" BEL "xilinxmultiregimpl9_regs0_4" BEL
        "xilinxmultiregimpl9_regs0_5" BEL "xilinxmultiregimpl9_regs0_6" BEL
        "xilinxmultiregimpl9_regs1_0" BEL "xilinxmultiregimpl9_regs1_1" BEL
        "xilinxmultiregimpl9_regs1_2" BEL "xilinxmultiregimpl9_regs1_3" BEL
        "xilinxmultiregimpl9_regs1_4" BEL "xilinxmultiregimpl9_regs1_5" BEL
        "xilinxmultiregimpl9_regs1_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_7" BEL
        "opsisi2c_state_FSM_FFd2" BEL "opsisi2c_state_FSM_FFd4" BEL
        "opsisi2c_state_FSM_FFd3" BEL "opsisi2c_state_FSM_FFd1" BEL
        "multiplexer_state_FSM_FFd3" BEL "multiplexer_state_FSM_FFd2" BEL
        "multiplexer_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL
        "litedramwishbone2native_state_FSM_FFd4" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL
        "liteethmacsramreader_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd1" BEL
        "liteethmacsramreader_state_FSM_FFd2" BEL "front_panel_count_2" BEL
        "front_panel_count_0" BEL "front_panel_count_1" BEL
        "front_panel_count_3" BEL "front_panel_count_4" BEL
        "front_panel_count_5" BEL "front_panel_count_6" BEL
        "front_panel_count_9" BEL "front_panel_count_7" BEL
        "front_panel_count_8" BEL "front_panel_count_12" BEL
        "front_panel_count_10" BEL "front_panel_count_11" BEL
        "front_panel_count_15" BEL "front_panel_count_13" BEL
        "front_panel_count_14" BEL "front_panel_count_16" BEL
        "front_panel_count_17" BEL "front_panel_count_18" BEL
        "front_panel_count_19" BEL "front_panel_count_22" BEL
        "front_panel_count_20" BEL "front_panel_count_21" BEL
        "front_panel_count_23" BEL "front_panel_count_24" BEL
        "front_panel_count_25" BEL "ethmac_rx_cdc_graycounter1_q_binary_0" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_1" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_2" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_3" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_4" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_5" BEL "crg_por_0" BEL
        "crg_por_1" BEL "crg_por_2" BEL "crg_por_3" BEL "crg_por_4" BEL
        "crg_por_5" BEL "crg_por_6" BEL "crg_por_7" BEL "crg_por_8" BEL
        "crg_por_9" BEL "crg_por_10" BEL "ethmac_writer_fifo_level_0" BEL
        "ethmac_writer_fifo_level_1" BEL "netsoc_sdram_timer_count_0" BEL
        "netsoc_ctrl_bus_errors_0" BEL "netsoc_ctrl_bus_errors_1" BEL
        "netsoc_ctrl_bus_errors_2" BEL "netsoc_ctrl_bus_errors_3" BEL
        "netsoc_ctrl_bus_errors_4" BEL "netsoc_ctrl_bus_errors_5" BEL
        "netsoc_ctrl_bus_errors_6" BEL "netsoc_ctrl_bus_errors_7" BEL
        "netsoc_ctrl_bus_errors_8" BEL "netsoc_ctrl_bus_errors_9" BEL
        "netsoc_ctrl_bus_errors_10" BEL "netsoc_ctrl_bus_errors_11" BEL
        "netsoc_ctrl_bus_errors_12" BEL "netsoc_ctrl_bus_errors_13" BEL
        "netsoc_ctrl_bus_errors_14" BEL "netsoc_ctrl_bus_errors_15" BEL
        "netsoc_ctrl_bus_errors_16" BEL "netsoc_ctrl_bus_errors_17" BEL
        "netsoc_ctrl_bus_errors_18" BEL "netsoc_ctrl_bus_errors_19" BEL
        "netsoc_ctrl_bus_errors_20" BEL "netsoc_ctrl_bus_errors_21" BEL
        "netsoc_ctrl_bus_errors_22" BEL "netsoc_ctrl_bus_errors_23" BEL
        "netsoc_ctrl_bus_errors_24" BEL "netsoc_ctrl_bus_errors_25" BEL
        "netsoc_ctrl_bus_errors_26" BEL "netsoc_ctrl_bus_errors_27" BEL
        "netsoc_ctrl_bus_errors_28" BEL "netsoc_ctrl_bus_errors_29" BEL
        "netsoc_ctrl_bus_errors_30" BEL "netsoc_ctrl_bus_errors_31" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_0" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_1" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_2" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_3" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_4" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_5" BEL
        "netsoc_sdram_timer_count_3" BEL "netsoc_sdram_timer_count_1" BEL
        "netsoc_sdram_timer_count_2" BEL "netsoc_sdram_timer_count_4" BEL
        "netsoc_sdram_timer_count_5" BEL "netsoc_sdram_timer_count_6" BEL
        "netsoc_sdram_timer_count_7" BEL "netsoc_sdram_timer_count_8" BEL
        "netsoc_counter_0" BEL "netsoc_counter_1" BEL "suart_rx_bitcount_0"
        BEL "suart_rx_bitcount_1" BEL "suart_rx_bitcount_2" BEL
        "suart_rx_bitcount_3" BEL "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2"
        BEL "dna_cnt_3" BEL "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL
        "suart_tx_bitcount_0" BEL "suart_tx_bitcount_1" BEL
        "suart_tx_bitcount_2" BEL "suart_tx_bitcount_3" BEL
        "suart_tx_fifo_level0_0" BEL "suart_tx_fifo_level0_1" BEL
        "suart_tx_fifo_level0_2" BEL "suart_tx_fifo_level0_3" BEL
        "suart_tx_fifo_level0_4" BEL "suart_tx_fifo_produce_0" BEL
        "suart_tx_fifo_produce_1" BEL "suart_tx_fifo_produce_2" BEL
        "suart_tx_fifo_produce_3" BEL "suart_tx_fifo_consume_0" BEL
        "suart_tx_fifo_consume_1" BEL "suart_tx_fifo_consume_2" BEL
        "suart_tx_fifo_consume_3" BEL "suart_rx_fifo_consume_0" BEL
        "suart_rx_fifo_consume_1" BEL "suart_rx_fifo_consume_2" BEL
        "suart_rx_fifo_consume_3" BEL "suart_rx_fifo_produce_0" BEL
        "suart_rx_fifo_produce_1" BEL "suart_rx_fifo_produce_2" BEL
        "suart_rx_fifo_produce_3" BEL "suart_rx_fifo_level0_0" BEL
        "suart_rx_fifo_level0_1" BEL "suart_rx_fifo_level0_2" BEL
        "suart_rx_fifo_level0_3" BEL "suart_rx_fifo_level0_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine0_trascon_count_0" BEL
        "netsoc_sdram_bankmachine0_trascon_count_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine1_trascon_count_0" BEL
        "netsoc_sdram_bankmachine1_trascon_count_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_trascon_count_0" BEL
        "netsoc_sdram_bankmachine2_trascon_count_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine3_trascon_count_0" BEL
        "netsoc_sdram_bankmachine3_trascon_count_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine4_trascon_count_0" BEL
        "netsoc_sdram_bankmachine4_trascon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine5_trascon_count_0" BEL
        "netsoc_sdram_bankmachine5_trascon_count_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_trascon_count_0" BEL
        "netsoc_sdram_bankmachine6_trascon_count_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine7_trascon_count_0" BEL
        "netsoc_sdram_bankmachine7_trascon_count_1" BEL
        "netsoc_sdram_bandwidth_nreads_0" BEL
        "netsoc_sdram_bandwidth_nreads_1" BEL
        "netsoc_sdram_bandwidth_nreads_2" BEL
        "netsoc_sdram_bandwidth_nreads_3" BEL
        "netsoc_sdram_bandwidth_nreads_4" BEL
        "netsoc_sdram_bandwidth_nreads_5" BEL
        "netsoc_sdram_bandwidth_nreads_6" BEL
        "netsoc_sdram_bandwidth_nreads_7" BEL
        "netsoc_sdram_bandwidth_nreads_8" BEL
        "netsoc_sdram_bandwidth_nreads_9" BEL
        "netsoc_sdram_bandwidth_nreads_10" BEL
        "netsoc_sdram_bandwidth_nreads_11" BEL
        "netsoc_sdram_bandwidth_nreads_12" BEL
        "netsoc_sdram_bandwidth_nreads_13" BEL
        "netsoc_sdram_bandwidth_nreads_14" BEL
        "netsoc_sdram_bandwidth_nreads_15" BEL
        "netsoc_sdram_bandwidth_nreads_16" BEL
        "netsoc_sdram_bandwidth_nreads_17" BEL
        "netsoc_sdram_bandwidth_nreads_18" BEL
        "netsoc_sdram_bandwidth_nreads_19" BEL
        "netsoc_sdram_bandwidth_nreads_20" BEL
        "netsoc_sdram_bandwidth_nreads_21" BEL
        "netsoc_sdram_bandwidth_nreads_22" BEL
        "netsoc_sdram_bandwidth_nreads_23" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "netsoc_sdram_twtrcon_count_0" BEL "netsoc_sdram_twtrcon_count_1" BEL
        "netsoc_sdram_twtrcon_count_2" BEL "netsoc_sdram_bandwidth_nwrites_0"
        BEL "netsoc_sdram_bandwidth_nwrites_1" BEL
        "netsoc_sdram_bandwidth_nwrites_2" BEL
        "netsoc_sdram_bandwidth_nwrites_3" BEL
        "netsoc_sdram_bandwidth_nwrites_4" BEL
        "netsoc_sdram_bandwidth_nwrites_5" BEL
        "netsoc_sdram_bandwidth_nwrites_6" BEL
        "netsoc_sdram_bandwidth_nwrites_7" BEL
        "netsoc_sdram_bandwidth_nwrites_8" BEL
        "netsoc_sdram_bandwidth_nwrites_9" BEL
        "netsoc_sdram_bandwidth_nwrites_10" BEL
        "netsoc_sdram_bandwidth_nwrites_11" BEL
        "netsoc_sdram_bandwidth_nwrites_12" BEL
        "netsoc_sdram_bandwidth_nwrites_13" BEL
        "netsoc_sdram_bandwidth_nwrites_14" BEL
        "netsoc_sdram_bandwidth_nwrites_15" BEL
        "netsoc_sdram_bandwidth_nwrites_16" BEL
        "netsoc_sdram_bandwidth_nwrites_17" BEL
        "netsoc_sdram_bandwidth_nwrites_18" BEL
        "netsoc_sdram_bandwidth_nwrites_19" BEL
        "netsoc_sdram_bandwidth_nwrites_20" BEL
        "netsoc_sdram_bandwidth_nwrites_21" BEL
        "netsoc_sdram_bandwidth_nwrites_22" BEL
        "netsoc_sdram_bandwidth_nwrites_23" BEL
        "ethmac_preamble_errors_status_0" BEL
        "ethmac_preamble_errors_status_1" BEL
        "ethmac_preamble_errors_status_2" BEL
        "ethmac_preamble_errors_status_3" BEL
        "ethmac_preamble_errors_status_4" BEL
        "ethmac_preamble_errors_status_5" BEL
        "ethmac_preamble_errors_status_6" BEL
        "ethmac_preamble_errors_status_7" BEL
        "ethmac_preamble_errors_status_8" BEL
        "ethmac_preamble_errors_status_9" BEL
        "ethmac_preamble_errors_status_10" BEL
        "ethmac_preamble_errors_status_11" BEL
        "ethmac_preamble_errors_status_12" BEL
        "ethmac_preamble_errors_status_13" BEL
        "ethmac_preamble_errors_status_14" BEL
        "ethmac_preamble_errors_status_15" BEL
        "ethmac_preamble_errors_status_16" BEL
        "ethmac_preamble_errors_status_17" BEL
        "ethmac_preamble_errors_status_18" BEL
        "ethmac_preamble_errors_status_19" BEL
        "ethmac_preamble_errors_status_20" BEL
        "ethmac_preamble_errors_status_21" BEL
        "ethmac_preamble_errors_status_22" BEL
        "ethmac_preamble_errors_status_23" BEL
        "ethmac_preamble_errors_status_24" BEL
        "ethmac_preamble_errors_status_25" BEL
        "ethmac_preamble_errors_status_26" BEL
        "ethmac_preamble_errors_status_27" BEL
        "ethmac_preamble_errors_status_28" BEL
        "ethmac_preamble_errors_status_29" BEL
        "ethmac_preamble_errors_status_30" BEL
        "ethmac_preamble_errors_status_31" BEL "ethmac_crc_errors_status_0"
        BEL "ethmac_crc_errors_status_1" BEL "ethmac_crc_errors_status_2" BEL
        "ethmac_crc_errors_status_3" BEL "ethmac_crc_errors_status_4" BEL
        "ethmac_crc_errors_status_5" BEL "ethmac_crc_errors_status_6" BEL
        "ethmac_crc_errors_status_7" BEL "ethmac_crc_errors_status_8" BEL
        "ethmac_crc_errors_status_9" BEL "ethmac_crc_errors_status_10" BEL
        "ethmac_crc_errors_status_11" BEL "ethmac_crc_errors_status_12" BEL
        "ethmac_crc_errors_status_13" BEL "ethmac_crc_errors_status_14" BEL
        "ethmac_crc_errors_status_15" BEL "ethmac_crc_errors_status_16" BEL
        "ethmac_crc_errors_status_17" BEL "ethmac_crc_errors_status_18" BEL
        "ethmac_crc_errors_status_19" BEL "ethmac_crc_errors_status_20" BEL
        "ethmac_crc_errors_status_21" BEL "ethmac_crc_errors_status_22" BEL
        "ethmac_crc_errors_status_23" BEL "ethmac_crc_errors_status_24" BEL
        "ethmac_crc_errors_status_25" BEL "ethmac_crc_errors_status_26" BEL
        "ethmac_crc_errors_status_27" BEL "ethmac_crc_errors_status_28" BEL
        "ethmac_crc_errors_status_29" BEL "ethmac_crc_errors_status_30" BEL
        "ethmac_crc_errors_status_31" BEL "ethmac_writer_counter_0" BEL
        "ethmac_writer_counter_1" BEL "ethmac_writer_counter_2" BEL
        "ethmac_writer_counter_3" BEL "ethmac_writer_counter_4" BEL
        "ethmac_writer_counter_5" BEL "ethmac_writer_counter_6" BEL
        "ethmac_writer_counter_7" BEL "ethmac_writer_counter_8" BEL
        "ethmac_writer_counter_9" BEL "ethmac_writer_counter_10" BEL
        "ethmac_writer_counter_11" BEL "ethmac_writer_counter_12" BEL
        "ethmac_writer_counter_13" BEL "ethmac_writer_counter_14" BEL
        "ethmac_writer_counter_15" BEL "ethmac_writer_counter_16" BEL
        "ethmac_writer_counter_17" BEL "ethmac_writer_counter_18" BEL
        "ethmac_writer_counter_19" BEL "ethmac_writer_counter_20" BEL
        "ethmac_writer_counter_21" BEL "ethmac_writer_counter_22" BEL
        "ethmac_writer_counter_23" BEL "ethmac_writer_counter_24" BEL
        "ethmac_writer_counter_25" BEL "ethmac_writer_counter_26" BEL
        "ethmac_writer_counter_27" BEL "ethmac_writer_counter_28" BEL
        "ethmac_writer_counter_29" BEL "ethmac_writer_counter_30" BEL
        "ethmac_writer_counter_31" BEL "ethmac_reader_fifo_level_0" BEL
        "ethmac_reader_fifo_level_1" BEL "netsoc_count_0" BEL "netsoc_count_3"
        BEL "netsoc_count_1" BEL "netsoc_count_2" BEL "netsoc_count_6" BEL
        "netsoc_count_4" BEL "netsoc_count_5" BEL "netsoc_count_9" BEL
        "netsoc_count_7" BEL "netsoc_count_8" BEL "netsoc_count_10" BEL
        "netsoc_count_11" BEL "netsoc_count_12" BEL "netsoc_count_13" BEL
        "netsoc_count_16" BEL "netsoc_count_14" BEL "netsoc_count_15" BEL
        "netsoc_count_17" BEL "netsoc_count_18" BEL "netsoc_count_19" BEL
        "refresher_state_FSM_FFd2" BEL "refresher_state_FSM_FFd1" BEL
        "liteethmacsramwriter_state_FSM_FFd3" BEL
        "liteethmacsramwriter_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd1" BEL "cache_state_FSM_FFd1" BEL
        "cache_state_FSM_FFd3" BEL "cache_state_FSM_FFd2" BEL
        "bankmachine2_state_FSM_FFd1" BEL "bankmachine2_state_FSM_FFd3" BEL
        "bankmachine2_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd1" BEL
        "bankmachine1_state_FSM_FFd3" BEL "bankmachine3_state_FSM_FFd3" BEL
        "bankmachine1_state_FSM_FFd2" BEL "bankmachine1_state_FSM_FFd1" BEL
        "bankmachine4_state_FSM_FFd3" BEL "bankmachine3_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine5_state_FSM_FFd3" BEL
        "bankmachine4_state_FSM_FFd2" BEL "bankmachine4_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd2" BEL "bankmachine5_state_FSM_FFd1" BEL
        "bankmachine6_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine7_state_FSM_FFd2" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine7_state_FSM_FFd3" BEL "bankmachine7_state_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd2" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL
        "minerva_cpu/payload__pc$43_29" BEL "minerva_cpu/payload__pc$43_28"
        BEL "minerva_cpu/payload__pc$43_27" BEL
        "minerva_cpu/payload__pc$43_26" BEL "minerva_cpu/payload__pc$43_25"
        BEL "minerva_cpu/payload__pc$43_24" BEL
        "minerva_cpu/payload__pc$43_23" BEL "minerva_cpu/payload__pc$43_22"
        BEL "minerva_cpu/payload__pc$43_21" BEL
        "minerva_cpu/payload__pc$43_20" BEL "minerva_cpu/payload__pc$43_19"
        BEL "minerva_cpu/payload__pc$43_18" BEL
        "minerva_cpu/payload__pc$43_17" BEL "minerva_cpu/payload__pc$43_16"
        BEL "minerva_cpu/payload__pc$43_15" BEL
        "minerva_cpu/payload__pc$43_14" BEL "minerva_cpu/payload__pc$43_13"
        BEL "minerva_cpu/payload__pc$43_12" BEL
        "minerva_cpu/payload__pc$43_11" BEL "minerva_cpu/payload__pc$43_10"
        BEL "minerva_cpu/payload__pc$43_9" BEL "minerva_cpu/payload__pc$43_8"
        BEL "minerva_cpu/payload__pc$43_7" BEL "minerva_cpu/payload__pc$43_6"
        BEL "minerva_cpu/payload__pc$43_5" BEL "minerva_cpu/payload__pc$43_4"
        BEL "minerva_cpu/payload__pc$43_3" BEL "minerva_cpu/payload__pc$43_2"
        BEL "minerva_cpu/payload__pc$43_1" BEL "minerva_cpu/payload__pc$43_0"
        BEL "minerva_cpu/payload__pc$37_29" BEL
        "minerva_cpu/payload__pc$37_28" BEL "minerva_cpu/payload__pc$37_27"
        BEL "minerva_cpu/payload__pc$37_26" BEL
        "minerva_cpu/payload__pc$37_25" BEL "minerva_cpu/payload__pc$37_24"
        BEL "minerva_cpu/payload__pc$37_23" BEL
        "minerva_cpu/payload__pc$37_22" BEL "minerva_cpu/payload__pc$37_21"
        BEL "minerva_cpu/payload__pc$37_20" BEL
        "minerva_cpu/payload__pc$37_19" BEL "minerva_cpu/payload__pc$37_18"
        BEL "minerva_cpu/payload__pc$37_17" BEL
        "minerva_cpu/payload__pc$37_16" BEL "minerva_cpu/payload__pc$37_15"
        BEL "minerva_cpu/payload__pc$37_14" BEL
        "minerva_cpu/payload__pc$37_13" BEL "minerva_cpu/payload__pc$37_12"
        BEL "minerva_cpu/payload__pc$37_11" BEL
        "minerva_cpu/payload__pc$37_10" BEL "minerva_cpu/payload__pc$37_9" BEL
        "minerva_cpu/payload__pc$37_8" BEL "minerva_cpu/payload__pc$37_7" BEL
        "minerva_cpu/payload__pc$37_6" BEL "minerva_cpu/payload__pc$37_5" BEL
        "minerva_cpu/payload__pc$37_4" BEL "minerva_cpu/payload__pc$37_3" BEL
        "minerva_cpu/payload__pc$37_2" BEL "minerva_cpu/payload__pc$37_1" BEL
        "minerva_cpu/payload__pc$37_0" BEL "minerva_cpu/payload__pc$34_29" BEL
        "minerva_cpu/payload__pc$34_28" BEL "minerva_cpu/payload__pc$34_27"
        BEL "minerva_cpu/payload__pc$34_26" BEL
        "minerva_cpu/payload__pc$34_25" BEL "minerva_cpu/payload__pc$34_24"
        BEL "minerva_cpu/payload__pc$34_23" BEL
        "minerva_cpu/payload__pc$34_22" BEL "minerva_cpu/payload__pc$34_21"
        BEL "minerva_cpu/payload__pc$34_20" BEL
        "minerva_cpu/payload__pc$34_19" BEL "minerva_cpu/payload__pc$34_18"
        BEL "minerva_cpu/payload__pc$34_17" BEL
        "minerva_cpu/payload__pc$34_16" BEL "minerva_cpu/payload__pc$34_15"
        BEL "minerva_cpu/payload__pc$34_14" BEL
        "minerva_cpu/payload__pc$34_13" BEL "minerva_cpu/payload__pc$34_12"
        BEL "minerva_cpu/payload__pc$34_11" BEL
        "minerva_cpu/payload__pc$34_10" BEL "minerva_cpu/payload__pc$34_9" BEL
        "minerva_cpu/payload__pc$34_8" BEL "minerva_cpu/payload__pc$34_7" BEL
        "minerva_cpu/payload__pc$34_6" BEL "minerva_cpu/payload__pc$34_5" BEL
        "minerva_cpu/payload__pc$34_4" BEL "minerva_cpu/payload__pc$34_3" BEL
        "minerva_cpu/payload__pc$34_2" BEL "minerva_cpu/payload__pc$34_1" BEL
        "minerva_cpu/payload__pc$34_0" BEL
        "minerva_cpu/payload__branch_target$105_31" BEL
        "minerva_cpu/payload__branch_target$105_30" BEL
        "minerva_cpu/payload__branch_target$105_29" BEL
        "minerva_cpu/payload__branch_target$105_28" BEL
        "minerva_cpu/payload__branch_target$105_27" BEL
        "minerva_cpu/payload__branch_target$105_26" BEL
        "minerva_cpu/payload__branch_target$105_25" BEL
        "minerva_cpu/payload__branch_target$105_24" BEL
        "minerva_cpu/payload__branch_target$105_23" BEL
        "minerva_cpu/payload__branch_target$105_22" BEL
        "minerva_cpu/payload__branch_target$105_21" BEL
        "minerva_cpu/payload__branch_target$105_20" BEL
        "minerva_cpu/payload__branch_target$105_19" BEL
        "minerva_cpu/payload__branch_target$105_18" BEL
        "minerva_cpu/payload__branch_target$105_17" BEL
        "minerva_cpu/payload__branch_target$105_16" BEL
        "minerva_cpu/payload__branch_target$105_15" BEL
        "minerva_cpu/payload__branch_target$105_14" BEL
        "minerva_cpu/payload__branch_target$105_13" BEL
        "minerva_cpu/payload__branch_target$105_12" BEL
        "minerva_cpu/payload__branch_target$105_11" BEL
        "minerva_cpu/payload__branch_target$105_10" BEL
        "minerva_cpu/payload__branch_target$105_9" BEL
        "minerva_cpu/payload__branch_target$105_8" BEL
        "minerva_cpu/payload__branch_target$105_7" BEL
        "minerva_cpu/payload__branch_target$105_6" BEL
        "minerva_cpu/payload__branch_target$105_5" BEL
        "minerva_cpu/payload__branch_target$105_4" BEL
        "minerva_cpu/payload__branch_target$105_3" BEL
        "minerva_cpu/payload__branch_target$105_2" BEL
        "minerva_cpu/payload__branch_target$105_1" BEL
        "minerva_cpu/payload__branch_target$105_0" BEL
        "minerva_cpu/payload__branch_target$68_31" BEL
        "minerva_cpu/payload__branch_target$68_30" BEL
        "minerva_cpu/payload__branch_target$68_29" BEL
        "minerva_cpu/payload__branch_target$68_28" BEL
        "minerva_cpu/payload__branch_target$68_27" BEL
        "minerva_cpu/payload__branch_target$68_26" BEL
        "minerva_cpu/payload__branch_target$68_25" BEL
        "minerva_cpu/payload__branch_target$68_24" BEL
        "minerva_cpu/payload__branch_target$68_23" BEL
        "minerva_cpu/payload__branch_target$68_22" BEL
        "minerva_cpu/payload__branch_target$68_21" BEL
        "minerva_cpu/payload__branch_target$68_20" BEL
        "minerva_cpu/payload__branch_target$68_19" BEL
        "minerva_cpu/payload__branch_target$68_18" BEL
        "minerva_cpu/payload__branch_target$68_17" BEL
        "minerva_cpu/payload__branch_target$68_16" BEL
        "minerva_cpu/payload__branch_target$68_15" BEL
        "minerva_cpu/payload__branch_target$68_14" BEL
        "minerva_cpu/payload__branch_target$68_13" BEL
        "minerva_cpu/payload__branch_target$68_12" BEL
        "minerva_cpu/payload__branch_target$68_11" BEL
        "minerva_cpu/payload__branch_target$68_10" BEL
        "minerva_cpu/payload__branch_target$68_9" BEL
        "minerva_cpu/payload__branch_target$68_8" BEL
        "minerva_cpu/payload__branch_target$68_7" BEL
        "minerva_cpu/payload__branch_target$68_6" BEL
        "minerva_cpu/payload__branch_target$68_5" BEL
        "minerva_cpu/payload__branch_target$68_4" BEL
        "minerva_cpu/payload__branch_target$68_3" BEL
        "minerva_cpu/payload__branch_target$68_2" BEL
        "minerva_cpu/payload__src1$50_31" BEL
        "minerva_cpu/payload__src1$50_30" BEL
        "minerva_cpu/payload__src1$50_29" BEL
        "minerva_cpu/payload__src1$50_28" BEL
        "minerva_cpu/payload__src1$50_27" BEL
        "minerva_cpu/payload__src1$50_26" BEL
        "minerva_cpu/payload__src1$50_25" BEL
        "minerva_cpu/payload__src1$50_24" BEL
        "minerva_cpu/payload__src1$50_23" BEL
        "minerva_cpu/payload__src1$50_22" BEL
        "minerva_cpu/payload__src1$50_21" BEL
        "minerva_cpu/payload__src1$50_20" BEL
        "minerva_cpu/payload__src1$50_19" BEL
        "minerva_cpu/payload__src1$50_18" BEL
        "minerva_cpu/payload__src1$50_17" BEL
        "minerva_cpu/payload__src1$50_16" BEL
        "minerva_cpu/payload__src1$50_15" BEL
        "minerva_cpu/payload__src1$50_14" BEL
        "minerva_cpu/payload__src1$50_13" BEL
        "minerva_cpu/payload__src1$50_12" BEL
        "minerva_cpu/payload__src1$50_11" BEL
        "minerva_cpu/payload__src1$50_10" BEL "minerva_cpu/payload__src1$50_9"
        BEL "minerva_cpu/payload__src1$50_8" BEL
        "minerva_cpu/payload__src1$50_7" BEL "minerva_cpu/payload__src1$50_6"
        BEL "minerva_cpu/payload__src1$50_5" BEL
        "minerva_cpu/payload__src1$50_4" BEL "minerva_cpu/payload__src1$50_3"
        BEL "minerva_cpu/payload__src1$50_2" BEL
        "minerva_cpu/payload__src1$50_1" BEL "minerva_cpu/payload__src1$50_0"
        BEL "minerva_cpu/payload__result$118_31" BEL
        "minerva_cpu/payload__result$118_30" BEL
        "minerva_cpu/payload__result$118_29" BEL
        "minerva_cpu/payload__result$118_28" BEL
        "minerva_cpu/payload__result$118_27" BEL
        "minerva_cpu/payload__result$118_26" BEL
        "minerva_cpu/payload__result$118_25" BEL
        "minerva_cpu/payload__result$118_24" BEL
        "minerva_cpu/payload__result$118_23" BEL
        "minerva_cpu/payload__result$118_22" BEL
        "minerva_cpu/payload__result$118_21" BEL
        "minerva_cpu/payload__result$118_20" BEL
        "minerva_cpu/payload__result$118_19" BEL
        "minerva_cpu/payload__result$118_18" BEL
        "minerva_cpu/payload__result$118_17" BEL
        "minerva_cpu/payload__result$118_16" BEL
        "minerva_cpu/payload__result$118_15" BEL
        "minerva_cpu/payload__result$118_14" BEL
        "minerva_cpu/payload__result$118_13" BEL
        "minerva_cpu/payload__result$118_12" BEL
        "minerva_cpu/payload__result$118_11" BEL
        "minerva_cpu/payload__result$118_10" BEL
        "minerva_cpu/payload__result$118_9" BEL
        "minerva_cpu/payload__result$118_8" BEL
        "minerva_cpu/payload__result$118_7" BEL
        "minerva_cpu/payload__result$118_6" BEL
        "minerva_cpu/payload__result$118_5" BEL
        "minerva_cpu/payload__result$118_4" BEL
        "minerva_cpu/payload__result$118_3" BEL
        "minerva_cpu/payload__result$118_2" BEL
        "minerva_cpu/payload__result$118_1" BEL
        "minerva_cpu/payload__result$118_0" BEL
        "minerva_cpu/payload__result$87_31" BEL
        "minerva_cpu/payload__result$87_30" BEL
        "minerva_cpu/payload__result$87_29" BEL
        "minerva_cpu/payload__result$87_28" BEL
        "minerva_cpu/payload__result$87_27" BEL
        "minerva_cpu/payload__result$87_26" BEL
        "minerva_cpu/payload__result$87_25" BEL
        "minerva_cpu/payload__result$87_24" BEL
        "minerva_cpu/payload__result$87_23" BEL
        "minerva_cpu/payload__result$87_22" BEL
        "minerva_cpu/payload__result$87_21" BEL
        "minerva_cpu/payload__result$87_20" BEL
        "minerva_cpu/payload__result$87_19" BEL
        "minerva_cpu/payload__result$87_18" BEL
        "minerva_cpu/payload__result$87_17" BEL
        "minerva_cpu/payload__result$87_16" BEL
        "minerva_cpu/payload__result$87_15" BEL
        "minerva_cpu/payload__result$87_14" BEL
        "minerva_cpu/payload__result$87_13" BEL
        "minerva_cpu/payload__result$87_12" BEL
        "minerva_cpu/payload__result$87_11" BEL
        "minerva_cpu/payload__result$87_10" BEL
        "minerva_cpu/payload__result$87_9" BEL
        "minerva_cpu/payload__result$87_8" BEL
        "minerva_cpu/payload__result$87_7" BEL
        "minerva_cpu/payload__result$87_6" BEL
        "minerva_cpu/payload__result$87_5" BEL
        "minerva_cpu/payload__result$87_4" BEL
        "minerva_cpu/payload__result$87_3" BEL
        "minerva_cpu/payload__result$87_2" BEL
        "minerva_cpu/payload__result$87_1" BEL
        "minerva_cpu/payload__result$87_0" BEL
        "minerva_cpu/payload__src2$51_31" BEL
        "minerva_cpu/payload__src2$51_30" BEL
        "minerva_cpu/payload__src2$51_29" BEL
        "minerva_cpu/payload__src2$51_28" BEL
        "minerva_cpu/payload__src2$51_27" BEL
        "minerva_cpu/payload__src2$51_26" BEL
        "minerva_cpu/payload__src2$51_25" BEL
        "minerva_cpu/payload__src2$51_24" BEL
        "minerva_cpu/payload__src2$51_23" BEL
        "minerva_cpu/payload__src2$51_22" BEL
        "minerva_cpu/payload__src2$51_21" BEL
        "minerva_cpu/payload__src2$51_20" BEL
        "minerva_cpu/payload__src2$51_19" BEL
        "minerva_cpu/payload__src2$51_18" BEL
        "minerva_cpu/payload__src2$51_17" BEL
        "minerva_cpu/payload__src2$51_16" BEL
        "minerva_cpu/payload__src2$51_15" BEL
        "minerva_cpu/payload__src2$51_14" BEL
        "minerva_cpu/payload__src2$51_13" BEL
        "minerva_cpu/payload__src2$51_12" BEL
        "minerva_cpu/payload__src2$51_11" BEL
        "minerva_cpu/payload__src2$51_10" BEL "minerva_cpu/payload__src2$51_9"
        BEL "minerva_cpu/payload__src2$51_8" BEL
        "minerva_cpu/payload__src2$51_7" BEL "minerva_cpu/payload__src2$51_6"
        BEL "minerva_cpu/payload__src2$51_5" BEL
        "minerva_cpu/payload__src2$51_4" BEL "minerva_cpu/payload__src2$51_3"
        BEL "minerva_cpu/payload__src2$51_2" BEL
        "minerva_cpu/payload__src2$51_1" BEL "minerva_cpu/payload__src2$51_0"
        BEL "minerva_cpu/payload__rd$114_4" BEL
        "minerva_cpu/payload__rd$114_3" BEL "minerva_cpu/payload__rd$114_2"
        BEL "minerva_cpu/payload__rd$114_1" BEL
        "minerva_cpu/payload__rd$114_0" BEL
        "minerva_cpu/payload__load_mask$122_2" BEL
        "minerva_cpu/payload__load_mask$122_1" BEL
        "minerva_cpu/payload__load_mask$122_0" BEL
        "minerva_cpu/payload__rd$82_4" BEL "minerva_cpu/payload__rd$82_3" BEL
        "minerva_cpu/payload__rd$82_2" BEL "minerva_cpu/payload__rd$82_1" BEL
        "minerva_cpu/payload__rd$82_0" BEL
        "minerva_cpu/payload__load_mask$92_2" BEL
        "minerva_cpu/payload__load_mask$92_1" BEL
        "minerva_cpu/payload__load_mask$92_0" BEL
        "minerva_cpu/payload__rd$46_4" BEL "minerva_cpu/payload__rd$46_3" BEL
        "minerva_cpu/payload__rd$46_2" BEL "minerva_cpu/payload__rd$46_1" BEL
        "minerva_cpu/payload__rd$46_0" BEL "minerva_cpu/payload__rs1$47_4" BEL
        "minerva_cpu/payload__rs1$47_3" BEL "minerva_cpu/payload__rs1$47_2"
        BEL "minerva_cpu/payload__rs1$47_1" BEL
        "minerva_cpu/payload__rs1$47_0" BEL
        "minerva_cpu/payload__immediate$52_31" BEL
        "minerva_cpu/payload__immediate$52_30" BEL
        "minerva_cpu/payload__immediate$52_29" BEL
        "minerva_cpu/payload__immediate$52_28" BEL
        "minerva_cpu/payload__immediate$52_27" BEL
        "minerva_cpu/payload__immediate$52_26" BEL
        "minerva_cpu/payload__immediate$52_25" BEL
        "minerva_cpu/payload__immediate$52_24" BEL
        "minerva_cpu/payload__immediate$52_23" BEL
        "minerva_cpu/payload__immediate$52_22" BEL
        "minerva_cpu/payload__immediate$52_21" BEL
        "minerva_cpu/payload__immediate$52_20" BEL
        "minerva_cpu/payload__immediate$52_19" BEL
        "minerva_cpu/payload__immediate$52_18" BEL
        "minerva_cpu/payload__immediate$52_17" BEL
        "minerva_cpu/payload__immediate$52_16" BEL
        "minerva_cpu/payload__immediate$52_15" BEL
        "minerva_cpu/payload__immediate$52_14" BEL
        "minerva_cpu/payload__immediate$52_13" BEL
        "minerva_cpu/payload__immediate$52_12" BEL
        "minerva_cpu/payload__immediate$52_11" BEL
        "minerva_cpu/payload__immediate$52_10" BEL
        "minerva_cpu/payload__immediate$52_9" BEL
        "minerva_cpu/payload__immediate$52_8" BEL
        "minerva_cpu/payload__funct3$55_2" BEL
        "minerva_cpu/payload__funct3$55_1" BEL
        "minerva_cpu/payload__funct3$55_0" BEL
        "minerva_cpu/payload__csr_adr$71_7" BEL
        "minerva_cpu/payload__csr_adr$71_6" BEL
        "minerva_cpu/payload__csr_adr$71_5" BEL
        "minerva_cpu/payload__csr_adr$71_4" BEL
        "minerva_cpu/payload__csr_adr$71_3" BEL
        "minerva_cpu/payload__csr_adr$71_2" BEL
        "minerva_cpu/payload__csr_adr$71_1" BEL
        "minerva_cpu/payload__csr_adr$71_0" BEL
        "minerva_cpu/csrf_port__addr_8" BEL
        "minerva_cpu/payload__instruction$40_31" BEL
        "minerva_cpu/payload__instruction$40_30" BEL
        "minerva_cpu/payload__instruction$40_29" BEL
        "minerva_cpu/payload__instruction$40_27" BEL
        "minerva_cpu/payload__instruction$40_26" BEL
        "minerva_cpu/payload__instruction$40_25" BEL
        "minerva_cpu/payload__instruction$40_24" BEL
        "minerva_cpu/payload__instruction$40_23" BEL
        "minerva_cpu/payload__instruction$40_22" BEL
        "minerva_cpu/payload__instruction$40_21" BEL
        "minerva_cpu/payload__instruction$40_20" BEL
        "minerva_cpu/payload__instruction$40_19" BEL
        "minerva_cpu/payload__instruction$40_18" BEL
        "minerva_cpu/payload__instruction$40_17" BEL
        "minerva_cpu/payload__instruction$40_16" BEL
        "minerva_cpu/payload__instruction$40_15" BEL
        "minerva_cpu/payload__instruction$40_14" BEL
        "minerva_cpu/payload__instruction$40_13" BEL
        "minerva_cpu/payload__instruction$40_12" BEL
        "minerva_cpu/payload__instruction$40_11" BEL
        "minerva_cpu/payload__instruction$40_10" BEL
        "minerva_cpu/payload__instruction$40_9" BEL
        "minerva_cpu/payload__instruction$40_8" BEL
        "minerva_cpu/payload__instruction$40_7" BEL
        "minerva_cpu/payload__instruction$40_6" BEL
        "minerva_cpu/payload__instruction$40_5" BEL
        "minerva_cpu/payload__instruction$40_4" BEL
        "minerva_cpu/payload__instruction$40_3" BEL
        "minerva_cpu/payload__instruction$40_2" BEL
        "minerva_cpu/payload__instruction$40_1" BEL
        "minerva_cpu/payload__instruction$40_0" BEL
        "minerva_cpu/payload__load_data$123_31" BEL
        "minerva_cpu/payload__load_data$123_30" BEL
        "minerva_cpu/payload__load_data$123_29" BEL
        "minerva_cpu/payload__load_data$123_28" BEL
        "minerva_cpu/payload__load_data$123_27" BEL
        "minerva_cpu/payload__load_data$123_26" BEL
        "minerva_cpu/payload__load_data$123_25" BEL
        "minerva_cpu/payload__load_data$123_24" BEL
        "minerva_cpu/payload__load_data$123_23" BEL
        "minerva_cpu/payload__load_data$123_22" BEL
        "minerva_cpu/payload__load_data$123_21" BEL
        "minerva_cpu/payload__load_data$123_20" BEL
        "minerva_cpu/payload__load_data$123_19" BEL
        "minerva_cpu/payload__load_data$123_18" BEL
        "minerva_cpu/payload__load_data$123_17" BEL
        "minerva_cpu/payload__load_data$123_16" BEL
        "minerva_cpu/payload__load_data$123_15" BEL
        "minerva_cpu/payload__load_data$123_14" BEL
        "minerva_cpu/payload__load_data$123_13" BEL
        "minerva_cpu/payload__load_data$123_12" BEL
        "minerva_cpu/payload__load_data$123_11" BEL
        "minerva_cpu/payload__load_data$123_10" BEL
        "minerva_cpu/payload__load_data$123_9" BEL
        "minerva_cpu/payload__load_data$123_8" BEL
        "minerva_cpu/payload__load_data$123_7" BEL
        "minerva_cpu/payload__load_data$123_6" BEL
        "minerva_cpu/payload__load_data$123_5" BEL
        "minerva_cpu/payload__load_data$123_4" BEL
        "minerva_cpu/payload__load_data$123_3" BEL
        "minerva_cpu/payload__load_data$123_2" BEL
        "minerva_cpu/payload__load_data$123_1" BEL
        "minerva_cpu/payload__load_data$123_0" BEL
        "minerva_cpu/exception/mepc_r__value_31" BEL
        "minerva_cpu/exception/mepc_r__value_30" BEL
        "minerva_cpu/exception/mepc_r__value_29" BEL
        "minerva_cpu/exception/mepc_r__value_28" BEL
        "minerva_cpu/exception/mepc_r__value_27" BEL
        "minerva_cpu/exception/mepc_r__value_26" BEL
        "minerva_cpu/exception/mepc_r__value_25" BEL
        "minerva_cpu/exception/mepc_r__value_24" BEL
        "minerva_cpu/exception/mepc_r__value_23" BEL
        "minerva_cpu/exception/mepc_r__value_22" BEL
        "minerva_cpu/exception/mepc_r__value_21" BEL
        "minerva_cpu/exception/mepc_r__value_20" BEL
        "minerva_cpu/exception/mepc_r__value_19" BEL
        "minerva_cpu/exception/mepc_r__value_18" BEL
        "minerva_cpu/exception/mepc_r__value_17" BEL
        "minerva_cpu/exception/mepc_r__value_16" BEL
        "minerva_cpu/exception/mepc_r__value_15" BEL
        "minerva_cpu/exception/mepc_r__value_14" BEL
        "minerva_cpu/exception/mepc_r__value_13" BEL
        "minerva_cpu/exception/mepc_r__value_12" BEL
        "minerva_cpu/exception/mepc_r__value_11" BEL
        "minerva_cpu/exception/mepc_r__value_10" BEL
        "minerva_cpu/exception/mepc_r__value_9" BEL
        "minerva_cpu/exception/mepc_r__value_8" BEL
        "minerva_cpu/exception/mepc_r__value_7" BEL
        "minerva_cpu/exception/mepc_r__value_6" BEL
        "minerva_cpu/exception/mepc_r__value_5" BEL
        "minerva_cpu/exception/mepc_r__value_4" BEL
        "minerva_cpu/exception/mepc_r__value_3" BEL
        "minerva_cpu/exception/mepc_r__value_2" BEL
        "minerva_cpu/exception/mepc_r__value_1" BEL
        "minerva_cpu/exception/mepc_r__value_0" BEL
        "minerva_cpu/exception/mcause_r__ecode_30" BEL
        "minerva_cpu/exception/mcause_r__ecode_28" BEL
        "minerva_cpu/exception/mcause_r__ecode_27" BEL
        "minerva_cpu/exception/mcause_r__ecode_26" BEL
        "minerva_cpu/exception/mcause_r__ecode_25" BEL
        "minerva_cpu/exception/mcause_r__ecode_24" BEL
        "minerva_cpu/exception/mcause_r__ecode_23" BEL
        "minerva_cpu/exception/mcause_r__ecode_22" BEL
        "minerva_cpu/exception/mcause_r__ecode_21" BEL
        "minerva_cpu/exception/mcause_r__ecode_20" BEL
        "minerva_cpu/exception/mcause_r__ecode_19" BEL
        "minerva_cpu/exception/mcause_r__ecode_18" BEL
        "minerva_cpu/exception/mcause_r__ecode_17" BEL
        "minerva_cpu/exception/mcause_r__ecode_16" BEL
        "minerva_cpu/exception/mcause_r__ecode_15" BEL
        "minerva_cpu/exception/mcause_r__ecode_14" BEL
        "minerva_cpu/exception/mcause_r__ecode_13" BEL
        "minerva_cpu/exception/mcause_r__ecode_12" BEL
        "minerva_cpu/exception/mcause_r__ecode_11" BEL
        "minerva_cpu/exception/mcause_r__ecode_10" BEL
        "minerva_cpu/exception/mcause_r__ecode_9" BEL
        "minerva_cpu/exception/mcause_r__ecode_8" BEL
        "minerva_cpu/exception/mcause_r__ecode_7" BEL
        "minerva_cpu/exception/mcause_r__ecode_6" BEL
        "minerva_cpu/exception/mcause_r__ecode_5" BEL
        "minerva_cpu/exception/mcause_r__ecode_4" BEL
        "minerva_cpu/exception/mcause_r__ecode_3" BEL
        "minerva_cpu/exception/mcause_r__ecode_2" BEL
        "minerva_cpu/exception/mcause_r__ecode_1" BEL
        "minerva_cpu/exception/mcause_r__ecode_0" BEL
        "minerva_cpu/exception/irq_pending_r__value_31" BEL
        "minerva_cpu/exception/irq_pending_r__value_30" BEL
        "minerva_cpu/exception/irq_pending_r__value_29" BEL
        "minerva_cpu/exception/irq_pending_r__value_28" BEL
        "minerva_cpu/exception/irq_pending_r__value_27" BEL
        "minerva_cpu/exception/irq_pending_r__value_26" BEL
        "minerva_cpu/exception/irq_pending_r__value_25" BEL
        "minerva_cpu/exception/irq_pending_r__value_24" BEL
        "minerva_cpu/exception/irq_pending_r__value_23" BEL
        "minerva_cpu/exception/irq_pending_r__value_22" BEL
        "minerva_cpu/exception/irq_pending_r__value_21" BEL
        "minerva_cpu/exception/irq_pending_r__value_20" BEL
        "minerva_cpu/exception/irq_pending_r__value_19" BEL
        "minerva_cpu/exception/irq_pending_r__value_18" BEL
        "minerva_cpu/exception/irq_pending_r__value_17" BEL
        "minerva_cpu/exception/irq_pending_r__value_16" BEL
        "minerva_cpu/exception/irq_pending_r__value_15" BEL
        "minerva_cpu/exception/irq_pending_r__value_14" BEL
        "minerva_cpu/exception/irq_pending_r__value_13" BEL
        "minerva_cpu/exception/irq_pending_r__value_12" BEL
        "minerva_cpu/exception/irq_pending_r__value_11" BEL
        "minerva_cpu/exception/irq_pending_r__value_10" BEL
        "minerva_cpu/exception/irq_pending_r__value_9" BEL
        "minerva_cpu/exception/irq_pending_r__value_8" BEL
        "minerva_cpu/exception/irq_pending_r__value_7" BEL
        "minerva_cpu/exception/irq_pending_r__value_6" BEL
        "minerva_cpu/exception/irq_pending_r__value_5" BEL
        "minerva_cpu/exception/irq_pending_r__value_4" BEL
        "minerva_cpu/exception/irq_pending_r__value_3" BEL
        "minerva_cpu/exception/irq_pending_r__value_2" BEL
        "minerva_cpu/exception/irq_pending_r__value_1" BEL
        "minerva_cpu/exception/irq_pending_r__value_0" BEL
        "minerva_cpu/exception/irq_mask_r__value_31" BEL
        "minerva_cpu/exception/irq_mask_r__value_30" BEL
        "minerva_cpu/exception/irq_mask_r__value_29" BEL
        "minerva_cpu/exception/irq_mask_r__value_28" BEL
        "minerva_cpu/exception/irq_mask_r__value_27" BEL
        "minerva_cpu/exception/irq_mask_r__value_26" BEL
        "minerva_cpu/exception/irq_mask_r__value_25" BEL
        "minerva_cpu/exception/irq_mask_r__value_24" BEL
        "minerva_cpu/exception/irq_mask_r__value_23" BEL
        "minerva_cpu/exception/irq_mask_r__value_22" BEL
        "minerva_cpu/exception/irq_mask_r__value_21" BEL
        "minerva_cpu/exception/irq_mask_r__value_20" BEL
        "minerva_cpu/exception/irq_mask_r__value_19" BEL
        "minerva_cpu/exception/irq_mask_r__value_18" BEL
        "minerva_cpu/exception/irq_mask_r__value_17" BEL
        "minerva_cpu/exception/irq_mask_r__value_16" BEL
        "minerva_cpu/exception/irq_mask_r__value_15" BEL
        "minerva_cpu/exception/irq_mask_r__value_14" BEL
        "minerva_cpu/exception/irq_mask_r__value_13" BEL
        "minerva_cpu/exception/irq_mask_r__value_12" BEL
        "minerva_cpu/exception/irq_mask_r__value_11" BEL
        "minerva_cpu/exception/irq_mask_r__value_10" BEL
        "minerva_cpu/exception/irq_mask_r__value_9" BEL
        "minerva_cpu/exception/irq_mask_r__value_8" BEL
        "minerva_cpu/exception/irq_mask_r__value_7" BEL
        "minerva_cpu/exception/irq_mask_r__value_6" BEL
        "minerva_cpu/exception/irq_mask_r__value_5" BEL
        "minerva_cpu/exception/irq_mask_r__value_4" BEL
        "minerva_cpu/exception/irq_mask_r__value_3" BEL
        "minerva_cpu/exception/irq_mask_r__value_2" BEL
        "minerva_cpu/exception/irq_mask_r__value_1" BEL
        "minerva_cpu/exception/irq_mask_r__value_0" BEL
        "minerva_cpu/exception/mscratch_r__value_31" BEL
        "minerva_cpu/exception/mscratch_r__value_30" BEL
        "minerva_cpu/exception/mscratch_r__value_29" BEL
        "minerva_cpu/exception/mscratch_r__value_28" BEL
        "minerva_cpu/exception/mscratch_r__value_27" BEL
        "minerva_cpu/exception/mscratch_r__value_26" BEL
        "minerva_cpu/exception/mscratch_r__value_25" BEL
        "minerva_cpu/exception/mscratch_r__value_24" BEL
        "minerva_cpu/exception/mscratch_r__value_23" BEL
        "minerva_cpu/exception/mscratch_r__value_22" BEL
        "minerva_cpu/exception/mscratch_r__value_21" BEL
        "minerva_cpu/exception/mscratch_r__value_20" BEL
        "minerva_cpu/exception/mscratch_r__value_19" BEL
        "minerva_cpu/exception/mscratch_r__value_18" BEL
        "minerva_cpu/exception/mscratch_r__value_17" BEL
        "minerva_cpu/exception/mscratch_r__value_16" BEL
        "minerva_cpu/exception/mscratch_r__value_15" BEL
        "minerva_cpu/exception/mscratch_r__value_14" BEL
        "minerva_cpu/exception/mscratch_r__value_13" BEL
        "minerva_cpu/exception/mscratch_r__value_12" BEL
        "minerva_cpu/exception/mscratch_r__value_11" BEL
        "minerva_cpu/exception/mscratch_r__value_10" BEL
        "minerva_cpu/exception/mscratch_r__value_9" BEL
        "minerva_cpu/exception/mscratch_r__value_8" BEL
        "minerva_cpu/exception/mscratch_r__value_7" BEL
        "minerva_cpu/exception/mscratch_r__value_6" BEL
        "minerva_cpu/exception/mscratch_r__value_5" BEL
        "minerva_cpu/exception/mscratch_r__value_4" BEL
        "minerva_cpu/exception/mscratch_r__value_3" BEL
        "minerva_cpu/exception/mscratch_r__value_2" BEL
        "minerva_cpu/exception/mscratch_r__value_1" BEL
        "minerva_cpu/exception/mscratch_r__value_0" BEL
        "minerva_cpu/exception/mtvec_r__base_29" BEL
        "minerva_cpu/exception/mtvec_r__base_28" BEL
        "minerva_cpu/exception/mtvec_r__base_27" BEL
        "minerva_cpu/exception/mtvec_r__base_26" BEL
        "minerva_cpu/exception/mtvec_r__base_25" BEL
        "minerva_cpu/exception/mtvec_r__base_24" BEL
        "minerva_cpu/exception/mtvec_r__base_23" BEL
        "minerva_cpu/exception/mtvec_r__base_22" BEL
        "minerva_cpu/exception/mtvec_r__base_21" BEL
        "minerva_cpu/exception/mtvec_r__base_20" BEL
        "minerva_cpu/exception/mtvec_r__base_19" BEL
        "minerva_cpu/exception/mtvec_r__base_18" BEL
        "minerva_cpu/exception/mtvec_r__base_17" BEL
        "minerva_cpu/exception/mtvec_r__base_16" BEL
        "minerva_cpu/exception/mtvec_r__base_15" BEL
        "minerva_cpu/exception/mtvec_r__base_14" BEL
        "minerva_cpu/exception/mtvec_r__base_13" BEL
        "minerva_cpu/exception/mtvec_r__base_12" BEL
        "minerva_cpu/exception/mtvec_r__base_11" BEL
        "minerva_cpu/exception/mtvec_r__base_10" BEL
        "minerva_cpu/exception/mtvec_r__base_9" BEL
        "minerva_cpu/exception/mtvec_r__base_8" BEL
        "minerva_cpu/exception/mtvec_r__base_7" BEL
        "minerva_cpu/exception/mtvec_r__base_6" BEL
        "minerva_cpu/exception/mtvec_r__base_5" BEL
        "minerva_cpu/exception/mtvec_r__base_4" BEL
        "minerva_cpu/exception/mtvec_r__base_3" BEL
        "minerva_cpu/exception/mtvec_r__base_2" BEL
        "minerva_cpu/exception/mtvec_r__base_1" BEL
        "minerva_cpu/exception/mtvec_r__base_0" BEL
        "minerva_cpu/exception/mtvec_r__mode_1" BEL
        "minerva_cpu/exception/mtvec_r__mode_0" BEL
        "minerva_cpu/exception/misa_r__extensions_25" BEL
        "minerva_cpu/exception/misa_r__extensions_24" BEL
        "minerva_cpu/exception/misa_r__extensions_23" BEL
        "minerva_cpu/exception/misa_r__extensions_22" BEL
        "minerva_cpu/exception/misa_r__extensions_21" BEL
        "minerva_cpu/exception/misa_r__extensions_20" BEL
        "minerva_cpu/exception/misa_r__extensions_19" BEL
        "minerva_cpu/exception/misa_r__extensions_18" BEL
        "minerva_cpu/exception/misa_r__extensions_17" BEL
        "minerva_cpu/exception/misa_r__extensions_16" BEL
        "minerva_cpu/exception/misa_r__extensions_15" BEL
        "minerva_cpu/exception/misa_r__extensions_14" BEL
        "minerva_cpu/exception/misa_r__extensions_13" BEL
        "minerva_cpu/exception/misa_r__extensions_12" BEL
        "minerva_cpu/exception/misa_r__extensions_11" BEL
        "minerva_cpu/exception/misa_r__extensions_10" BEL
        "minerva_cpu/exception/misa_r__extensions_9" BEL
        "minerva_cpu/exception/misa_r__extensions_8" BEL
        "minerva_cpu/exception/misa_r__extensions_7" BEL
        "minerva_cpu/exception/misa_r__extensions_6" BEL
        "minerva_cpu/exception/misa_r__extensions_5" BEL
        "minerva_cpu/exception/misa_r__extensions_4" BEL
        "minerva_cpu/exception/misa_r__extensions_3" BEL
        "minerva_cpu/exception/misa_r__extensions_2" BEL
        "minerva_cpu/exception/misa_r__extensions_1" BEL
        "minerva_cpu/exception/misa_r__extensions_0" BEL
        "minerva_cpu/exception/misa_r__mxl_1" BEL
        "minerva_cpu/exception/misa_r__mxl_0" BEL
        "minerva_cpu/exception/mstatus_r__xs_1" BEL
        "minerva_cpu/exception/mstatus_r__xs_0" BEL
        "minerva_cpu/exception/mstatus_r__mpp_1" BEL
        "minerva_cpu/exception/mstatus_r__mpp_0" BEL
        "minerva_cpu/exception/mstatus_r__fs_1" BEL
        "minerva_cpu/exception/mstatus_r__fs_0" BEL
        "minerva_cpu/fetch/ibus__adr_29" BEL "minerva_cpu/fetch/ibus__adr_28"
        BEL "minerva_cpu/fetch/ibus__adr_27" BEL
        "minerva_cpu/fetch/ibus__adr_26" BEL "minerva_cpu/fetch/ibus__adr_25"
        BEL "minerva_cpu/fetch/ibus__adr_24" BEL
        "minerva_cpu/fetch/ibus__adr_23" BEL "minerva_cpu/fetch/ibus__adr_22"
        BEL "minerva_cpu/fetch/ibus__adr_21" BEL
        "minerva_cpu/fetch/ibus__adr_20" BEL "minerva_cpu/fetch/ibus__adr_19"
        BEL "minerva_cpu/fetch/ibus__adr_18" BEL
        "minerva_cpu/fetch/ibus__adr_17" BEL "minerva_cpu/fetch/ibus__adr_16"
        BEL "minerva_cpu/fetch/ibus__adr_15" BEL
        "minerva_cpu/fetch/ibus__adr_14" BEL "minerva_cpu/fetch/ibus__adr_13"
        BEL "minerva_cpu/fetch/ibus__adr_12" BEL
        "minerva_cpu/fetch/ibus__adr_11" BEL "minerva_cpu/fetch/ibus__adr_10"
        BEL "minerva_cpu/fetch/ibus__adr_9" BEL
        "minerva_cpu/fetch/ibus__adr_8" BEL "minerva_cpu/fetch/ibus__adr_7"
        BEL "minerva_cpu/fetch/ibus__adr_6" BEL
        "minerva_cpu/fetch/ibus__adr_5" BEL "minerva_cpu/fetch/ibus__adr_4"
        BEL "minerva_cpu/fetch/ibus__adr_3" BEL
        "minerva_cpu/fetch/ibus__adr_2" BEL "minerva_cpu/fetch/ibus__adr_1"
        BEL "minerva_cpu/fetch/ibus__adr_0" BEL
        "minerva_cpu/fetch/f_instruction$2_31" BEL
        "minerva_cpu/fetch/f_instruction$2_30" BEL
        "minerva_cpu/fetch/f_instruction$2_29" BEL
        "minerva_cpu/fetch/f_instruction$2_28" BEL
        "minerva_cpu/fetch/f_instruction$2_27" BEL
        "minerva_cpu/fetch/f_instruction$2_26" BEL
        "minerva_cpu/fetch/f_instruction$2_25" BEL
        "minerva_cpu/fetch/f_instruction$2_24" BEL
        "minerva_cpu/fetch/f_instruction$2_23" BEL
        "minerva_cpu/fetch/f_instruction$2_22" BEL
        "minerva_cpu/fetch/f_instruction$2_21" BEL
        "minerva_cpu/fetch/f_instruction$2_20" BEL
        "minerva_cpu/fetch/f_instruction$2_19" BEL
        "minerva_cpu/fetch/f_instruction$2_18" BEL
        "minerva_cpu/fetch/f_instruction$2_17" BEL
        "minerva_cpu/fetch/f_instruction$2_16" BEL
        "minerva_cpu/fetch/f_instruction$2_15" BEL
        "minerva_cpu/fetch/f_instruction$2_14" BEL
        "minerva_cpu/fetch/f_instruction$2_13" BEL
        "minerva_cpu/fetch/f_instruction$2_12" BEL
        "minerva_cpu/fetch/f_instruction$2_11" BEL
        "minerva_cpu/fetch/f_instruction$2_10" BEL
        "minerva_cpu/fetch/f_instruction$2_9" BEL
        "minerva_cpu/fetch/f_instruction$2_8" BEL
        "minerva_cpu/fetch/f_instruction$2_7" BEL
        "minerva_cpu/fetch/f_instruction$2_6" BEL
        "minerva_cpu/fetch/f_instruction$2_5" BEL
        "minerva_cpu/fetch/f_instruction$2_4" BEL
        "minerva_cpu/fetch/f_instruction$2_3" BEL
        "minerva_cpu/fetch/f_instruction$2_2" BEL
        "minerva_cpu/fetch/f_instruction$2_1" BEL
        "minerva_cpu/fetch/f_instruction$2_0" BEL
        "minerva_cpu/loadstore/dbus__sel_3" BEL
        "minerva_cpu/loadstore/dbus__sel_2" BEL
        "minerva_cpu/loadstore/dbus__sel_1" BEL
        "minerva_cpu/loadstore/dbus__sel_0" BEL
        "minerva_cpu/loadstore/dbus__adr_29" BEL
        "minerva_cpu/loadstore/dbus__adr_28" BEL
        "minerva_cpu/loadstore/dbus__adr_27" BEL
        "minerva_cpu/loadstore/dbus__adr_26" BEL
        "minerva_cpu/loadstore/dbus__adr_25" BEL
        "minerva_cpu/loadstore/dbus__adr_24" BEL
        "minerva_cpu/loadstore/dbus__adr_23" BEL
        "minerva_cpu/loadstore/dbus__adr_22" BEL
        "minerva_cpu/loadstore/dbus__adr_21" BEL
        "minerva_cpu/loadstore/dbus__adr_20" BEL
        "minerva_cpu/loadstore/dbus__adr_19" BEL
        "minerva_cpu/loadstore/dbus__adr_18" BEL
        "minerva_cpu/loadstore/dbus__adr_17" BEL
        "minerva_cpu/loadstore/dbus__adr_16" BEL
        "minerva_cpu/loadstore/dbus__adr_15" BEL
        "minerva_cpu/loadstore/dbus__adr_14" BEL
        "minerva_cpu/loadstore/dbus__adr_13" BEL
        "minerva_cpu/loadstore/dbus__adr_12" BEL
        "minerva_cpu/loadstore/dbus__adr_11" BEL
        "minerva_cpu/loadstore/dbus__adr_10" BEL
        "minerva_cpu/loadstore/dbus__adr_9" BEL
        "minerva_cpu/loadstore/dbus__adr_8" BEL
        "minerva_cpu/loadstore/dbus__adr_7" BEL
        "minerva_cpu/loadstore/dbus__adr_6" BEL
        "minerva_cpu/loadstore/dbus__adr_5" BEL
        "minerva_cpu/loadstore/dbus__adr_4" BEL
        "minerva_cpu/loadstore/dbus__adr_3" BEL
        "minerva_cpu/loadstore/dbus__adr_2" BEL
        "minerva_cpu/loadstore/dbus__adr_1" BEL
        "minerva_cpu/loadstore/dbus__adr_0" BEL
        "minerva_cpu/loadstore/dbus__dat_w_31" BEL
        "minerva_cpu/loadstore/dbus__dat_w_30" BEL
        "minerva_cpu/loadstore/dbus__dat_w_29" BEL
        "minerva_cpu/loadstore/dbus__dat_w_28" BEL
        "minerva_cpu/loadstore/dbus__dat_w_27" BEL
        "minerva_cpu/loadstore/dbus__dat_w_26" BEL
        "minerva_cpu/loadstore/dbus__dat_w_25" BEL
        "minerva_cpu/loadstore/dbus__dat_w_24" BEL
        "minerva_cpu/loadstore/dbus__dat_w_23" BEL
        "minerva_cpu/loadstore/dbus__dat_w_22" BEL
        "minerva_cpu/loadstore/dbus__dat_w_21" BEL
        "minerva_cpu/loadstore/dbus__dat_w_20" BEL
        "minerva_cpu/loadstore/dbus__dat_w_19" BEL
        "minerva_cpu/loadstore/dbus__dat_w_18" BEL
        "minerva_cpu/loadstore/dbus__dat_w_17" BEL
        "minerva_cpu/loadstore/dbus__dat_w_16" BEL
        "minerva_cpu/loadstore/dbus__dat_w_15" BEL
        "minerva_cpu/loadstore/dbus__dat_w_14" BEL
        "minerva_cpu/loadstore/dbus__dat_w_13" BEL
        "minerva_cpu/loadstore/dbus__dat_w_12" BEL
        "minerva_cpu/loadstore/dbus__dat_w_11" BEL
        "minerva_cpu/loadstore/dbus__dat_w_10" BEL
        "minerva_cpu/loadstore/dbus__dat_w_9" BEL
        "minerva_cpu/loadstore/dbus__dat_w_8" BEL
        "minerva_cpu/loadstore/dbus__dat_w_7" BEL
        "minerva_cpu/loadstore/dbus__dat_w_6" BEL
        "minerva_cpu/loadstore/dbus__dat_w_5" BEL
        "minerva_cpu/loadstore/dbus__dat_w_4" BEL
        "minerva_cpu/loadstore/dbus__dat_w_3" BEL
        "minerva_cpu/loadstore/dbus__dat_w_2" BEL
        "minerva_cpu/loadstore/dbus__dat_w_1" BEL
        "minerva_cpu/loadstore/dbus__dat_w_0" BEL
        "minerva_cpu/loadstore/m_load_data_31" BEL
        "minerva_cpu/loadstore/m_load_data_30" BEL
        "minerva_cpu/loadstore/m_load_data_29" BEL
        "minerva_cpu/loadstore/m_load_data_28" BEL
        "minerva_cpu/loadstore/m_load_data_27" BEL
        "minerva_cpu/loadstore/m_load_data_26" BEL
        "minerva_cpu/loadstore/m_load_data_25" BEL
        "minerva_cpu/loadstore/m_load_data_24" BEL
        "minerva_cpu/loadstore/m_load_data_23" BEL
        "minerva_cpu/loadstore/m_load_data_22" BEL
        "minerva_cpu/loadstore/m_load_data_21" BEL
        "minerva_cpu/loadstore/m_load_data_20" BEL
        "minerva_cpu/loadstore/m_load_data_19" BEL
        "minerva_cpu/loadstore/m_load_data_18" BEL
        "minerva_cpu/loadstore/m_load_data_17" BEL
        "minerva_cpu/loadstore/m_load_data_16" BEL
        "minerva_cpu/loadstore/m_load_data_15" BEL
        "minerva_cpu/loadstore/m_load_data_14" BEL
        "minerva_cpu/loadstore/m_load_data_13" BEL
        "minerva_cpu/loadstore/m_load_data_12" BEL
        "minerva_cpu/loadstore/m_load_data_11" BEL
        "minerva_cpu/loadstore/m_load_data_10" BEL
        "minerva_cpu/loadstore/m_load_data_9" BEL
        "minerva_cpu/loadstore/m_load_data_8" BEL
        "minerva_cpu/loadstore/m_load_data_7" BEL
        "minerva_cpu/loadstore/m_load_data_6" BEL
        "minerva_cpu/loadstore/m_load_data_5" BEL
        "minerva_cpu/loadstore/m_load_data_4" BEL
        "minerva_cpu/loadstore/m_load_data_3" BEL
        "minerva_cpu/loadstore/m_load_data_2" BEL
        "minerva_cpu/loadstore/m_load_data_1" BEL
        "minerva_cpu/loadstore/m_load_data_0" BEL
        "minerva_cpu/shifter/m_result$9_31" BEL
        "minerva_cpu/shifter/m_result$9_30" BEL
        "minerva_cpu/shifter/m_result$9_29" BEL
        "minerva_cpu/shifter/m_result$9_28" BEL
        "minerva_cpu/shifter/m_result$9_27" BEL
        "minerva_cpu/shifter/m_result$9_26" BEL
        "minerva_cpu/shifter/m_result$9_25" BEL
        "minerva_cpu/shifter/m_result$9_24" BEL
        "minerva_cpu/shifter/m_result$9_23" BEL
        "minerva_cpu/shifter/m_result$9_22" BEL
        "minerva_cpu/shifter/m_result$9_21" BEL
        "minerva_cpu/shifter/m_result$9_20" BEL
        "minerva_cpu/shifter/m_result$9_19" BEL
        "minerva_cpu/shifter/m_result$9_18" BEL
        "minerva_cpu/shifter/m_result$9_17" BEL
        "minerva_cpu/shifter/m_result$9_16" BEL
        "minerva_cpu/shifter/m_result$9_15" BEL
        "minerva_cpu/shifter/m_result$9_14" BEL
        "minerva_cpu/shifter/m_result$9_13" BEL
        "minerva_cpu/shifter/m_result$9_12" BEL
        "minerva_cpu/shifter/m_result$9_11" BEL
        "minerva_cpu/shifter/m_result$9_10" BEL
        "minerva_cpu/shifter/m_result$9_9" BEL
        "minerva_cpu/shifter/m_result$9_8" BEL
        "minerva_cpu/shifter/m_result$9_7" BEL
        "minerva_cpu/shifter/m_result$9_6" BEL
        "minerva_cpu/shifter/m_result$9_5" BEL
        "minerva_cpu/shifter/m_result$9_4" BEL
        "minerva_cpu/shifter/m_result$9_3" BEL
        "minerva_cpu/shifter/m_result$9_2" BEL
        "minerva_cpu/shifter/m_result$9_1" BEL
        "minerva_cpu/shifter/m_result$9_0" BEL "netsoc_sdram_cmd_payload_ras"
        BEL "netsoc_zero_pending" BEL "opsis_i2c_data_drv" BEL "suart_tx_busy"
        BEL "suart_rx_busy" BEL "suart_tx_pending" BEL "suart_rx_pending" BEL
        "suart_rx_fifo_readable" BEL "spiflash_dq_oe" BEL "spiflash_cs_n" BEL
        "spiflash_bus_ack" BEL "netsoc_sdram_bankmachine0_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine0_trccon_ready" BEL
        "netsoc_sdram_bankmachine0_trascon_ready" BEL
        "netsoc_sdram_bankmachine1_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_trccon_ready" BEL
        "netsoc_sdram_bankmachine2_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_trascon_ready" BEL
        "netsoc_sdram_bankmachine2_trccon_ready" BEL
        "netsoc_sdram_bankmachine2_trascon_ready" BEL
        "netsoc_sdram_bankmachine3_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine3_trccon_ready" BEL
        "netsoc_sdram_bankmachine3_trascon_ready" BEL
        "netsoc_sdram_bankmachine4_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine4_trccon_ready" BEL
        "netsoc_sdram_bankmachine4_trascon_ready" BEL
        "netsoc_sdram_bankmachine5_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_trccon_ready" BEL
        "netsoc_sdram_bankmachine5_trascon_ready" BEL
        "netsoc_sdram_bankmachine6_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine6_trccon_ready" BEL
        "netsoc_sdram_bankmachine6_trascon_ready" BEL
        "netsoc_sdram_bankmachine7_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine7_trccon_ready" BEL
        "netsoc_sdram_bankmachine7_trascon_ready" BEL
        "netsoc_sdram_trrdcon_ready" BEL "netsoc_sdram_twtrcon_ready" BEL
        "netsoc_grant" BEL "suart_tx_fifo_readable" BEL
        "opsis_i2c_sda_drv_reg" BEL "ethmac_reader_done_pending" BEL
        "suart_tx" BEL "netsoc_sdram_bankmachine0_row_opened" BEL
        "netsoc_sdram_bankmachine1_row_opened" BEL
        "netsoc_sdram_bankmachine2_row_opened" BEL
        "netsoc_sdram_bankmachine3_row_opened" BEL
        "netsoc_sdram_bankmachine4_row_opened" BEL
        "netsoc_sdram_bankmachine5_row_opened" BEL
        "netsoc_sdram_bankmachine6_row_opened" BEL
        "netsoc_sdram_bankmachine7_row_opened" BEL
        "netsoc_sdram_bankmachine2_trccon_count_0" BEL
        "netsoc_sdram_bankmachine2_trccon_count_1" BEL
        "netsoc_sdram_bankmachine0_trccon_count_0" BEL
        "netsoc_sdram_bankmachine0_trccon_count_1" BEL
        "netsoc_sdram_bankmachine1_trccon_count_0" BEL
        "netsoc_sdram_bankmachine1_trccon_count_1" BEL
        "netsoc_sdram_bankmachine3_trccon_count_0" BEL
        "netsoc_sdram_bankmachine3_trccon_count_1" BEL
        "netsoc_sdram_bankmachine5_trccon_count_0" BEL
        "netsoc_sdram_bankmachine5_trccon_count_1" BEL
        "netsoc_sdram_bankmachine4_trccon_count_0" BEL
        "netsoc_sdram_bankmachine4_trccon_count_1" BEL
        "netsoc_sdram_bankmachine6_trccon_count_0" BEL
        "netsoc_sdram_bankmachine6_trccon_count_1" BEL
        "netsoc_sdram_bankmachine7_trccon_count_0" BEL
        "netsoc_sdram_bankmachine7_trccon_count_1" BEL
        "netsoc_sdram_trrdcon_count" BEL "netsoc_sdram_time1_0" BEL
        "netsoc_sdram_time1_1" BEL "netsoc_sdram_time1_2" BEL
        "netsoc_sdram_time1_3" BEL "netsoc_sdram_time0_0" BEL
        "netsoc_sdram_time0_1" BEL "netsoc_sdram_time0_2" BEL
        "netsoc_sdram_time0_3" BEL "netsoc_sdram_time0_4" BEL
        "minerva_cpu/f/valid$1" BEL "minerva_cpu/d/valid$1" BEL
        "minerva_cpu/a/valid" BEL "minerva_cpu/x/valid$1" BEL
        "minerva_cpu/m/valid$1" BEL "minerva_cpu/payload__misaligned_fetch$45"
        BEL "minerva_cpu/payload__misaligned_fetch$39" BEL
        "minerva_cpu/payload__bus_error$74" BEL
        "minerva_cpu/payload__misaligned_fetch$35" BEL
        "minerva_cpu/payload__bus_error$41" BEL "minerva_cpu/w_valid_r" BEL
        "minerva_cpu/payload__condition_met$103" BEL
        "minerva_cpu/payload__load$120" BEL
        "minerva_cpu/payload__branch_predict_taken" BEL
        "minerva_cpu/payload__load$91" BEL "minerva_cpu/payload__compare$98"
        BEL "minerva_cpu/payload__shift$89" BEL
        "minerva_cpu/payload__mret$109" BEL "minerva_cpu/payload__rd_we$48"
        BEL "minerva_cpu/payload__rs1_re$49" BEL
        "minerva_cpu/payload__bypass_m$54" BEL
        "minerva_cpu/payload__bypass_x$53" BEL "minerva_cpu/payload__load$56"
        BEL "minerva_cpu/payload__store$57" BEL
        "minerva_cpu/payload__adder_sub$58" BEL
        "minerva_cpu/payload__logic$59" BEL "minerva_cpu/payload__shift$62"
        BEL "minerva_cpu/payload__compare$66" BEL
        "minerva_cpu/payload__direction$63" BEL "minerva_cpu/payload__sext$64"
        BEL "minerva_cpu/payload__jump$65" BEL
        "minerva_cpu/payload__branch$67" BEL "minerva_cpu/payload__csr$70" BEL
        "minerva_cpu/payload__csr_adr$71_11" BEL
        "minerva_cpu/payload__csr_we$72" BEL "minerva_cpu/payload__ecall$75"
        BEL "minerva_cpu/payload__ebreak$76" BEL
        "minerva_cpu/payload__mret$77" BEL "minerva_cpu/payload__illegal$78"
        BEL "minerva_cpu/payload__rd_we$116" BEL
        "minerva_cpu/csrf_port__addr_12" BEL
        "minerva_cpu/payload__bypass_m$86" BEL "minerva_cpu/payload__rd_we$84"
        BEL "minerva_cpu/payload__exception$110" BEL
        "minerva_cpu/payload__branch_taken$106" BEL
        "minerva_cpu/payload__branch_predict_taken$107" BEL
        "minerva_cpu/exception/mstatus_r__mie" BEL
        "minerva_cpu/exception/mcause_r__ecode_29" BEL
        "minerva_cpu/exception/mcause_r__interrupt" BEL
        "minerva_cpu/exception/mstatus_r__mpie" BEL
        "minerva_cpu/exception/mip_r__mtip" BEL
        "minerva_cpu/exception/mip_r__meip" BEL
        "minerva_cpu/exception/mip_r__ueip" BEL
        "minerva_cpu/exception/mip_r__seip" BEL
        "minerva_cpu/exception/mip_r__stip" BEL
        "minerva_cpu/exception/mip_r__utip" BEL
        "minerva_cpu/exception/mip_r__ssip" BEL
        "minerva_cpu/exception/mip_r__msip" BEL
        "minerva_cpu/exception/mip_r__usip" BEL
        "minerva_cpu/exception/mstatus_r__sd" BEL
        "minerva_cpu/exception/mstatus_r__tw" BEL
        "minerva_cpu/exception/mstatus_r__tvm" BEL
        "minerva_cpu/exception/mstatus_r__tsr" BEL
        "minerva_cpu/exception/mstatus_r__mxr" BEL
        "minerva_cpu/exception/mstatus_r__sum" BEL
        "minerva_cpu/exception/mstatus_r__spp" BEL
        "minerva_cpu/exception/mstatus_r__mprv" BEL
        "minerva_cpu/exception/mstatus_r__spie" BEL
        "minerva_cpu/exception/mstatus_r__sie" BEL
        "minerva_cpu/exception/mstatus_r__upie" BEL
        "minerva_cpu/exception/mstatus_r__uie" BEL
        "minerva_cpu/exception/mie_r__meie" BEL
        "minerva_cpu/exception/mie_r__seie" BEL
        "minerva_cpu/exception/mie_r__ueie" BEL
        "minerva_cpu/exception/mie_r__mtie" BEL
        "minerva_cpu/exception/mie_r__stie" BEL
        "minerva_cpu/exception/mie_r__utie" BEL
        "minerva_cpu/exception/mie_r__msie" BEL
        "minerva_cpu/exception/mie_r__usie" BEL
        "minerva_cpu/exception/mie_r__ssie" BEL "minerva_cpu/fetch/ibus__stb"
        BEL "minerva_cpu/fetch/f_bus_error$5" BEL
        "minerva_cpu/loadstore/dbus__stb" BEL "minerva_cpu/loadstore/dbus__we"
        BEL "minerva_cpu/shifter/m_direction" BEL "spiflash_clk" BEL
        "netsoc_bus_wishbone_ack" BEL "ethmac_writer_storage_full" BEL
        "ethmac_reader_slot_storage_full" BEL
        "ethmac_reader_eventmanager_storage_full" BEL
        "ethphy_crg_storage_full" BEL "opsis_i2c_fx2_reset_storage_full" BEL
        "opsisi2c_storage_full" BEL "spiflash_bitbang_en_storage_full" BEL
        "netsoc_en_storage_full" BEL "netsoc_eventmanager_storage_full" BEL
        "opsis_i2c_is_read" BEL "opsis_i2c_data_bit" BEL
        "ethmac_writer_fifo_produce" BEL "ethmac_reader_fifo_produce" BEL
        "ethmac_writer_fifo_consume" BEL "ethmac_reader_fifo_consume" BEL
        "ethmac_writer_slot" BEL "netsoc_sram_bus_ack" BEL
        "netsoc_sdram_cmd_payload_we" BEL "ethmac_sram0_bus_ack1" BEL
        "ethmac_sram1_bus_ack1" BEL "ethmac_slave_sel_r_1" BEL
        "opsis_i2c_slave_addr_re" BEL "netsoc_interface_we" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata1_re111_FRB" BEL
        "Mmux_netsoc_csrbankarray_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_2645_OUT11611_FRB"
        BEL "netsoc_csrbankarray_csrbank6_sel<13>1_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata0_re11_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata1_re11_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata1_re11_FRB" BEL
        "_n14087<5>1_FRB" BEL "_n14009<5>1_FRB" BEL
        "new_master_wdata_ready0_BRB0" BEL "new_master_wdata_ready0_BRB1" BEL
        "new_master_wdata_ready0_BRB2" BEL "new_master_wdata_ready0_BRB3" BEL
        "new_master_wdata_ready0_BRB4" BEL "new_master_wdata_ready0_BRB5" BEL
        "new_master_rdata_valid1_BRB0" BEL "new_master_rdata_valid2_BRB0" BEL
        "new_master_rdata_valid3_BRB0" BEL "new_master_rdata_valid3_BRB1" BEL
        "new_master_rdata_valid3_BRB2" BEL "new_master_rdata_valid3_BRB3" BEL
        "new_master_rdata_valid3_BRB4" BEL "new_master_rdata_valid3_BRB5" BEL
        "new_master_rdata_valid2_BRB6" BEL "new_master_rdata_valid2_BRB7" BEL
        "new_master_rdata_valid2_BRB8" BEL "new_master_rdata_valid2_BRB9" BEL
        "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "netsoc_sdram_storage_full_0_1" BEL "netsoc_interface_adr_3_1" BEL
        "netsoc_interface_adr_5_1" BEL "netsoc_interface_we_1" BEL
        "netsoc_csrbankarray_csrbank6_sel<13>1_FRB_1" BEL
        "netsoc_interface_adr_3_2" BEL "netsoc_sdram_storage_full_0_2" BEL
        "netsoc_sdram_storage_full_0_3" BEL "netsoc_sdram_storage_full_0_4"
        BEL "netsoc_interface_adr_1_1" BEL "netsoc_interface_we_2" BEL
        "netsoc_interface_adr_5_2" BEL "netsoc_sdram_storage_full_0_5" BEL
        "ethphy_mdio_storage_full_2" PIN "Mram_mem_grain01_pins<20>" PIN
        "Mram_mem_grain01_pins<21>" PIN "Mram_mem_grain11_pins<20>" PIN
        "Mram_mem_grain11_pins<21>" PIN "Mram_mem_grain21_pins<20>" PIN
        "Mram_mem_grain21_pins<21>" PIN "Mram_mem_grain31_pins<20>" PIN
        "Mram_mem_grain31_pins<21>" PIN "Mram_mem_grain0_11_pins<20>" PIN
        "Mram_mem_grain0_11_pins<21>" PIN "Mram_mem_grain1_11_pins<20>" PIN
        "Mram_mem_grain1_11_pins<21>" PIN "Mram_mem_grain2_11_pins<20>" PIN
        "Mram_mem_grain2_11_pins<21>" PIN "Mram_mem_grain3_11_pins<20>" PIN
        "Mram_mem_grain3_11_pins<21>" PIN "Mram_tag_mem_pins<9>" PIN
        "Mram_mem_4_pins<18>" PIN "Mram_mem_4_pins<19>" PIN
        "Mram_mem_3_pins<18>" PIN "Mram_mem_3_pins<19>" PIN
        "Mram_storage_116_pins<20>" PIN "Mram_mem_11_pins<9>" PIN
        "Mram_mem_12_pins<9>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_18_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_115_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_116_pins<9>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_data_mem4_pins<9>" PIN "Mram_storage_122_pins<21>" PIN
        "Mram_storage_121_pins<17>" PIN "Mram_storage_115_pins<16>" PIN
        "minerva_cpu/Mram_gprf1_pins<16>" PIN
        "minerva_cpu/Mram_gprf1_pins<17>" PIN "minerva_cpu/Mram_gprf_pins<16>"
        PIN "minerva_cpu/Mram_gprf_pins<17>" PIN "Mram_mem32_pins<14>" PIN
        "Mram_mem31_pins<14>" PIN "Mram_mem30_pins<14>" PIN
        "Mram_mem29_pins<14>" PIN "Mram_mem28_pins<14>" PIN
        "Mram_mem27_pins<14>" PIN "Mram_mem26_pins<14>" PIN
        "Mram_mem25_pins<14>" PIN "Mram_mem24_pins<14>" PIN
        "Mram_mem23_pins<14>" PIN "Mram_mem22_pins<14>" PIN
        "Mram_mem21_pins<14>" PIN "Mram_mem20_pins<14>" PIN
        "Mram_mem19_pins<14>" PIN "Mram_mem18_pins<14>" PIN
        "Mram_mem17_pins<14>" PIN "Mram_mem16_pins<14>" PIN
        "Mram_mem15_pins<14>" PIN "Mram_mem14_pins<14>" PIN
        "Mram_mem13_pins<14>" PIN "Mram_mem12_pins<14>" PIN
        "Mram_mem11_pins<14>" PIN "Mram_mem10_pins<14>" PIN
        "Mram_mem9_pins<14>" PIN "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>"
        PIN "Mram_mem6_pins<14>" PIN "Mram_mem5_pins<14>" PIN
        "Mram_mem4_pins<14>" PIN "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>"
        PIN "Mram_mem1_pins<14>" BEL "Mshreg_new_master_rdata_valid2_BRB4" BEL
        "new_master_rdata_valid2_BRB4" BEL
        "Mshreg_new_master_rdata_valid2_BRB10" BEL
        "new_master_rdata_valid2_BRB10" BEL
        "Mshreg_new_master_rdata_valid2_BRB11" BEL
        "new_master_rdata_valid2_BRB11" BEL
        "Mshreg_new_master_rdata_valid2_BRB12" BEL
        "new_master_rdata_valid2_BRB12" BEL
        "Mshreg_new_master_rdata_valid2_BRB13" BEL
        "new_master_rdata_valid2_BRB13" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB15" BEL
        "new_master_rdata_valid2_BRB15" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid2_BRB17" BEL
        "new_master_rdata_valid2_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB18" BEL
        "new_master_rdata_valid2_BRB18" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB20" BEL
        "new_master_rdata_valid2_BRB20" BEL
        "Mshreg_new_master_rdata_valid2_BRB21" BEL
        "new_master_rdata_valid2_BRB21" BEL
        "Mshreg_new_master_rdata_valid2_BRB22" BEL
        "new_master_rdata_valid2_BRB22" BEL
        "Mshreg_new_master_rdata_valid2_BRB23" BEL
        "new_master_rdata_valid2_BRB23" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB3" BEL
        "new_master_rdata_valid2_BRB3" BEL
        "Mshreg_new_master_rdata_valid2_BRB25" BEL
        "new_master_rdata_valid2_BRB25" BEL
        "Mshreg_new_master_rdata_valid2_BRB26" BEL
        "new_master_rdata_valid2_BRB26" BEL
        "Mshreg_new_master_rdata_valid2_BRB27" BEL
        "new_master_rdata_valid2_BRB27" BEL
        "Mshreg_new_master_rdata_valid2_BRB28" BEL
        "new_master_rdata_valid2_BRB28" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid1_BRB5" BEL
        "new_master_rdata_valid1_BRB5" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB31" BEL
        "new_master_rdata_valid1_BRB31" BEL
        "Mshreg_new_master_rdata_valid1_BRB32" BEL
        "new_master_rdata_valid1_BRB32" BEL
        "Mshreg_new_master_rdata_valid1_BRB33" BEL
        "new_master_rdata_valid1_BRB33" BEL
        "Mshreg_new_master_rdata_valid1_BRB34" BEL
        "new_master_rdata_valid1_BRB34" BEL
        "Mshreg_new_master_rdata_valid1_BRB6" BEL
        "new_master_rdata_valid1_BRB6" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB36" BEL
        "new_master_rdata_valid1_BRB36" BEL
        "Mshreg_new_master_rdata_valid1_BRB37" BEL
        "new_master_rdata_valid1_BRB37" BEL
        "Mshreg_new_master_rdata_valid1_BRB38" BEL
        "new_master_rdata_valid1_BRB38" BEL
        "Mshreg_new_master_rdata_valid1_BRB39" BEL
        "new_master_rdata_valid1_BRB39" BEL
        "Mshreg_new_master_rdata_valid1_BRB7" BEL
        "new_master_rdata_valid1_BRB7" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB41" BEL
        "new_master_rdata_valid1_BRB41" BEL
        "Mshreg_new_master_rdata_valid1_BRB42" BEL
        "new_master_rdata_valid1_BRB42" BEL
        "Mshreg_new_master_rdata_valid1_BRB43" BEL
        "new_master_rdata_valid1_BRB43" BEL
        "Mshreg_new_master_rdata_valid1_BRB44" BEL
        "new_master_rdata_valid1_BRB44" BEL
        "Mshreg_new_master_rdata_valid1_BRB8" BEL
        "new_master_rdata_valid1_BRB8" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB46" BEL
        "new_master_rdata_valid1_BRB46" BEL
        "Mshreg_new_master_rdata_valid1_BRB47" BEL
        "new_master_rdata_valid1_BRB47" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB49" BEL
        "new_master_rdata_valid1_BRB49" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage4/SP" BEL "Mram_storage4/DP" BEL
        "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL "Mram_storage3/SP" BEL
        "Mram_storage3/DP" BEL "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL
        "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_17/SP" BEL "Mram_storage_17/DP" BEL "Mram_storage_15/SP"
        BEL "Mram_storage_15/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_18/SP" BEL "Mram_storage_18/DP"
        BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP" BEL
        "Mram_storage_110/SP" BEL "Mram_storage_110/DP" BEL
        "Mram_storage_111/SP" BEL "Mram_storage_111/DP" BEL
        "Mram_storage_112/SP" BEL "Mram_storage_112/DP" BEL
        "Mram_storage_131/DP" BEL "Mram_storage_131/SP" BEL
        "Mram_storage_1310/DP" BEL "Mram_storage_1310/SP" BEL
        "Mram_storage_1311/DP" BEL "Mram_storage_1311/SP" BEL
        "Mram_storage_1312/DP" BEL "Mram_storage_1312/SP" BEL
        "Mram_storage_1313/DP" BEL "Mram_storage_1313/SP" BEL
        "Mram_storage_1314/DP" BEL "Mram_storage_1314/SP" BEL
        "Mram_storage_1315/DP" BEL "Mram_storage_1315/SP" BEL
        "Mram_storage_1316/DP" BEL "Mram_storage_1316/SP" BEL
        "Mram_storage_1317/DP" BEL "Mram_storage_1317/SP" BEL
        "Mram_storage_1318/DP" BEL "Mram_storage_1318/SP" BEL
        "Mram_storage_1319/DP" BEL "Mram_storage_1319/SP" BEL
        "Mram_storage_132/DP" BEL "Mram_storage_132/SP" BEL
        "Mram_storage_1320/DP" BEL "Mram_storage_1320/SP" BEL
        "Mram_storage_1321/DP" BEL "Mram_storage_1321/SP" BEL
        "Mram_storage_1322/DP" BEL "Mram_storage_1322/SP" BEL
        "Mram_storage_1323/DP" BEL "Mram_storage_1323/SP" BEL
        "Mram_storage_1324/DP" BEL "Mram_storage_1324/SP" BEL
        "Mram_storage_1325/DP" BEL "Mram_storage_1325/SP" BEL
        "Mram_storage_1326/DP" BEL "Mram_storage_1326/SP" BEL
        "Mram_storage_1327/DP" BEL "Mram_storage_1327/SP" BEL
        "Mram_storage_1328/DP" BEL "Mram_storage_1328/SP" BEL
        "Mram_storage_1329/DP" BEL "Mram_storage_1329/SP" BEL
        "Mram_storage_133/DP" BEL "Mram_storage_133/SP" BEL
        "Mram_storage_1330/DP" BEL "Mram_storage_1330/SP" BEL
        "Mram_storage_1331/DP" BEL "Mram_storage_1331/SP" BEL
        "Mram_storage_1332/DP" BEL "Mram_storage_1332/SP" BEL
        "Mram_storage_1333/DP" BEL "Mram_storage_1333/SP" BEL
        "Mram_storage_134/DP" BEL "Mram_storage_134/SP" BEL
        "Mram_storage_135/DP" BEL "Mram_storage_135/SP" BEL
        "Mram_storage_136/DP" BEL "Mram_storage_136/SP" BEL
        "Mram_storage_137/DP" BEL "Mram_storage_137/SP" BEL
        "Mram_storage_138/DP" BEL "Mram_storage_138/SP" BEL
        "Mram_storage_139/DP" BEL "Mram_storage_139/SP" BEL
        "Mram_storage_141/DP" BEL "Mram_storage_141/SP" BEL
        "Mram_storage_1410/DP" BEL "Mram_storage_1410/SP" BEL
        "Mram_storage_1411/DP" BEL "Mram_storage_1411/SP" BEL
        "Mram_storage_1412/DP" BEL "Mram_storage_1412/SP" BEL
        "Mram_storage_142/DP" BEL "Mram_storage_142/SP" BEL
        "Mram_storage_143/DP" BEL "Mram_storage_143/SP" BEL
        "Mram_storage_144/DP" BEL "Mram_storage_144/SP" BEL
        "Mram_storage_145/DP" BEL "Mram_storage_145/SP" BEL
        "Mram_storage_146/DP" BEL "Mram_storage_146/SP" BEL
        "Mram_storage_147/DP" BEL "Mram_storage_147/SP" BEL
        "Mram_storage_148/DP" BEL "Mram_storage_148/SP" BEL
        "Mram_storage_149/DP" BEL "Mram_storage_149/SP" BEL
        "Mram_storage_21/DP" BEL "Mram_storage_21/SP" BEL
        "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL
        "Mram_storage_99/SP";
TIMEGRP crg_unbuf_sys = BEL "xilinxmultiregimpl2_regs0" BEL
        "xilinxmultiregimpl3_regs0" BEL "xilinxmultiregimpl2_regs1" BEL
        "xilinxmultiregimpl3_regs1" BEL "suart_rx_r" BEL "suart_rx_reg_0" BEL
        "suart_rx_reg_1" BEL "suart_rx_reg_2" BEL "suart_rx_reg_3" BEL
        "suart_rx_reg_4" BEL "suart_rx_reg_5" BEL "suart_rx_reg_6" BEL
        "suart_rx_reg_7" BEL "netsoc_rom_bus_ack" BEL
        "netsoc_bus_wishbone_dat_r_0" BEL "netsoc_bus_wishbone_dat_r_1" BEL
        "netsoc_bus_wishbone_dat_r_2" BEL "netsoc_bus_wishbone_dat_r_3" BEL
        "netsoc_bus_wishbone_dat_r_4" BEL "netsoc_bus_wishbone_dat_r_5" BEL
        "netsoc_bus_wishbone_dat_r_6" BEL "netsoc_bus_wishbone_dat_r_7" BEL
        "netsoc_zero_old_trigger" BEL "suart_sink_ready" BEL
        "suart_tx_old_trigger" BEL "suart_rx_old_trigger" BEL
        "netsoc_sdram_cmd_payload_a_10" BEL "netsoc_sdram_cmd_payload_cas" BEL
        "netsoc_sdram_generator_done" BEL "netsoc_sdram_bandwidth_cmd_ready"
        BEL "ethmac_reader_last_d" BEL "ethmac_sram0_bus_ack0" BEL
        "ethmac_sram1_bus_ack0" BEL "ethmac_slave_sel_r_0" BEL
        "ethmac_slave_sel_r_2" BEL "ethmac_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_0" BEL "netsoc_slave_sel_r_1" BEL
        "netsoc_slave_sel_r_2" BEL "netsoc_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_4" BEL "netsoc_slave_sel_r_5" BEL
        "netsoc_csrbankarray_sel_r" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_cas_n" BEL "netsoc_sdram_dfi_p1_cas_n" BEL
        "netsoc_sdram_dfi_p0_ras_n" BEL "netsoc_sdram_dfi_p0_we_n" BEL
        "netsoc_sdram_dfi_p1_ras_n" BEL "netsoc_sdram_dfi_p1_we_n" BEL
        "opsis_i2c_counter_0" BEL "opsis_i2c_counter_1" BEL
        "opsis_i2c_counter_2" BEL "opsis_i2c_counter_3" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "netsoc_sdram_generator_counter_0" BEL
        "netsoc_sdram_generator_counter_1" BEL
        "netsoc_sdram_generator_counter_2" BEL
        "netsoc_sdram_generator_counter_3" BEL
        "netsoc_sdram_generator_counter_4" BEL
        "netsoc_sdram_generator_counter_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "ethmac_writer_errors_status_0" BEL "ethmac_writer_errors_status_1"
        BEL "ethmac_writer_errors_status_2" BEL
        "ethmac_writer_errors_status_3" BEL "ethmac_writer_errors_status_4"
        BEL "ethmac_writer_errors_status_5" BEL
        "ethmac_writer_errors_status_6" BEL "ethmac_writer_errors_status_7"
        BEL "ethmac_writer_errors_status_8" BEL
        "ethmac_writer_errors_status_9" BEL "ethmac_writer_errors_status_10"
        BEL "ethmac_writer_errors_status_11" BEL
        "ethmac_writer_errors_status_12" BEL "ethmac_writer_errors_status_13"
        BEL "ethmac_writer_errors_status_14" BEL
        "ethmac_writer_errors_status_15" BEL "ethmac_writer_errors_status_16"
        BEL "ethmac_writer_errors_status_17" BEL
        "ethmac_writer_errors_status_18" BEL "ethmac_writer_errors_status_19"
        BEL "ethmac_writer_errors_status_20" BEL
        "ethmac_writer_errors_status_21" BEL "ethmac_writer_errors_status_22"
        BEL "ethmac_writer_errors_status_23" BEL
        "ethmac_writer_errors_status_24" BEL "ethmac_writer_errors_status_25"
        BEL "ethmac_writer_errors_status_26" BEL
        "ethmac_writer_errors_status_27" BEL "ethmac_writer_errors_status_28"
        BEL "ethmac_writer_errors_status_29" BEL
        "ethmac_writer_errors_status_30" BEL "ethmac_writer_errors_status_31"
        BEL "opsis_i2c_samp_carry" BEL "opsis_i2c_samp_count_1" BEL
        "opsis_i2c_samp_count_2" BEL "netsoc_sdram_bandwidth_counter_2" BEL
        "netsoc_sdram_bandwidth_counter_3" BEL
        "netsoc_sdram_bandwidth_counter_4" BEL
        "netsoc_sdram_bandwidth_counter_5" BEL
        "netsoc_sdram_bandwidth_counter_6" BEL
        "netsoc_sdram_bandwidth_counter_7" BEL
        "netsoc_sdram_bandwidth_counter_8" BEL
        "netsoc_sdram_bandwidth_counter_9" BEL
        "netsoc_sdram_bandwidth_counter_10" BEL
        "netsoc_sdram_bandwidth_counter_11" BEL
        "netsoc_sdram_bandwidth_counter_12" BEL
        "netsoc_sdram_bandwidth_counter_13" BEL
        "netsoc_sdram_bandwidth_counter_14" BEL
        "netsoc_sdram_bandwidth_counter_15" BEL
        "netsoc_sdram_bandwidth_counter_16" BEL
        "netsoc_sdram_bandwidth_counter_17" BEL
        "netsoc_sdram_bandwidth_counter_18" BEL
        "netsoc_sdram_bandwidth_counter_19" BEL
        "netsoc_sdram_bandwidth_counter_20" BEL
        "netsoc_sdram_bandwidth_counter_21" BEL
        "netsoc_sdram_bandwidth_counter_22" BEL
        "netsoc_sdram_bandwidth_counter_23" BEL "phase_sys" BEL
        "dfi_dfi_p2_rddata_valid" BEL "new_master_wdata_ready1" BEL
        "opsis_i2c_scl_i" BEL "suart_source_payload_data_0" BEL
        "suart_source_payload_data_1" BEL "suart_source_payload_data_2" BEL
        "suart_source_payload_data_3" BEL "suart_source_payload_data_4" BEL
        "suart_source_payload_data_5" BEL "suart_source_payload_data_6" BEL
        "suart_source_payload_data_7" BEL "netsoc_interface_dat_w_0" BEL
        "netsoc_interface_dat_w_1" BEL "netsoc_interface_dat_w_2" BEL
        "netsoc_interface_dat_w_3" BEL "netsoc_interface_dat_w_4" BEL
        "netsoc_interface_dat_w_5" BEL "netsoc_interface_dat_w_6" BEL
        "netsoc_interface_dat_w_7" BEL "netsoc_interface_adr_0" BEL
        "netsoc_interface_adr_1" BEL "netsoc_interface_adr_2" BEL
        "netsoc_interface_adr_3" BEL "netsoc_interface_adr_4" BEL
        "netsoc_interface_adr_5" BEL "netsoc_interface_adr_9" BEL
        "netsoc_interface_adr_10" BEL "netsoc_interface_adr_11" BEL
        "netsoc_interface_adr_12" BEL "netsoc_interface_adr_13" BEL
        "opsis_i2c_scl_r" BEL "suart_phase_accumulator_tx_2" BEL
        "suart_phase_accumulator_tx_3" BEL "suart_phase_accumulator_tx_4" BEL
        "suart_phase_accumulator_tx_5" BEL "suart_phase_accumulator_tx_6" BEL
        "suart_phase_accumulator_tx_7" BEL "suart_phase_accumulator_tx_8" BEL
        "suart_phase_accumulator_tx_9" BEL "suart_phase_accumulator_tx_10" BEL
        "suart_phase_accumulator_tx_11" BEL "suart_phase_accumulator_tx_12"
        BEL "suart_phase_accumulator_tx_13" BEL
        "suart_phase_accumulator_tx_14" BEL "suart_phase_accumulator_tx_15"
        BEL "suart_phase_accumulator_tx_16" BEL
        "suart_phase_accumulator_tx_17" BEL "suart_phase_accumulator_tx_18"
        BEL "suart_phase_accumulator_tx_19" BEL
        "suart_phase_accumulator_tx_20" BEL "suart_phase_accumulator_tx_21"
        BEL "suart_phase_accumulator_tx_22" BEL
        "suart_phase_accumulator_tx_23" BEL "suart_phase_accumulator_tx_24"
        BEL "suart_phase_accumulator_tx_25" BEL
        "suart_phase_accumulator_tx_26" BEL "suart_phase_accumulator_tx_27"
        BEL "suart_phase_accumulator_tx_28" BEL
        "suart_phase_accumulator_tx_29" BEL "suart_phase_accumulator_tx_30"
        BEL "suart_phase_accumulator_tx_31" BEL "suart_uart_clk_txen" BEL
        "suart_phase_accumulator_rx_2" BEL "suart_phase_accumulator_rx_3" BEL
        "suart_phase_accumulator_rx_4" BEL "suart_phase_accumulator_rx_5" BEL
        "suart_phase_accumulator_rx_6" BEL "suart_phase_accumulator_rx_7" BEL
        "suart_phase_accumulator_rx_8" BEL "suart_phase_accumulator_rx_9" BEL
        "suart_phase_accumulator_rx_10" BEL "suart_phase_accumulator_rx_11"
        BEL "suart_phase_accumulator_rx_12" BEL
        "suart_phase_accumulator_rx_13" BEL "suart_phase_accumulator_rx_14"
        BEL "suart_phase_accumulator_rx_15" BEL
        "suart_phase_accumulator_rx_16" BEL "suart_phase_accumulator_rx_17"
        BEL "suart_phase_accumulator_rx_18" BEL
        "suart_phase_accumulator_rx_19" BEL "suart_phase_accumulator_rx_20"
        BEL "suart_phase_accumulator_rx_21" BEL
        "suart_phase_accumulator_rx_22" BEL "suart_phase_accumulator_rx_23"
        BEL "suart_phase_accumulator_rx_24" BEL
        "suart_phase_accumulator_rx_25" BEL "suart_phase_accumulator_rx_26"
        BEL "suart_phase_accumulator_rx_27" BEL
        "suart_phase_accumulator_rx_28" BEL "suart_phase_accumulator_rx_29"
        BEL "suart_phase_accumulator_rx_30" BEL
        "suart_phase_accumulator_rx_31" BEL "dfi_dfi_p0_rddata_valid" BEL
        "netsoc_sdram_bandwidth_nreads_r_0" BEL
        "netsoc_sdram_bandwidth_nreads_r_1" BEL
        "netsoc_sdram_bandwidth_nreads_r_2" BEL
        "netsoc_sdram_bandwidth_nreads_r_3" BEL
        "netsoc_sdram_bandwidth_nreads_r_4" BEL
        "netsoc_sdram_bandwidth_nreads_r_5" BEL
        "netsoc_sdram_bandwidth_nreads_r_6" BEL
        "netsoc_sdram_bandwidth_nreads_r_7" BEL
        "netsoc_sdram_bandwidth_nreads_r_8" BEL
        "netsoc_sdram_bandwidth_nreads_r_9" BEL
        "netsoc_sdram_bandwidth_nreads_r_10" BEL
        "netsoc_sdram_bandwidth_nreads_r_11" BEL
        "netsoc_sdram_bandwidth_nreads_r_12" BEL
        "netsoc_sdram_bandwidth_nreads_r_13" BEL
        "netsoc_sdram_bandwidth_nreads_r_14" BEL
        "netsoc_sdram_bandwidth_nreads_r_15" BEL
        "netsoc_sdram_bandwidth_nreads_r_16" BEL
        "netsoc_sdram_bandwidth_nreads_r_17" BEL
        "netsoc_sdram_bandwidth_nreads_r_18" BEL
        "netsoc_sdram_bandwidth_nreads_r_19" BEL
        "netsoc_sdram_bandwidth_nreads_r_20" BEL
        "netsoc_sdram_bandwidth_nreads_r_21" BEL
        "netsoc_sdram_bandwidth_nreads_r_22" BEL
        "netsoc_sdram_bandwidth_nreads_r_23" BEL
        "netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "netsoc_sdram_bandwidth_nreads_status_0" BEL
        "netsoc_sdram_bandwidth_nreads_status_1" BEL
        "netsoc_sdram_bandwidth_nreads_status_2" BEL
        "netsoc_sdram_bandwidth_nreads_status_3" BEL
        "netsoc_sdram_bandwidth_nreads_status_4" BEL
        "netsoc_sdram_bandwidth_nreads_status_5" BEL
        "netsoc_sdram_bandwidth_nreads_status_6" BEL
        "netsoc_sdram_bandwidth_nreads_status_7" BEL
        "netsoc_sdram_bandwidth_nreads_status_8" BEL
        "netsoc_sdram_bandwidth_nreads_status_9" BEL
        "netsoc_sdram_bandwidth_nreads_status_10" BEL
        "netsoc_sdram_bandwidth_nreads_status_11" BEL
        "netsoc_sdram_bandwidth_nreads_status_12" BEL
        "netsoc_sdram_bandwidth_nreads_status_13" BEL
        "netsoc_sdram_bandwidth_nreads_status_14" BEL
        "netsoc_sdram_bandwidth_nreads_status_15" BEL
        "netsoc_sdram_bandwidth_nreads_status_16" BEL
        "netsoc_sdram_bandwidth_nreads_status_17" BEL
        "netsoc_sdram_bandwidth_nreads_status_18" BEL
        "netsoc_sdram_bandwidth_nreads_status_19" BEL
        "netsoc_sdram_bandwidth_nreads_status_20" BEL
        "netsoc_sdram_bandwidth_nreads_status_21" BEL
        "netsoc_sdram_bandwidth_nreads_status_22" BEL
        "netsoc_sdram_bandwidth_nreads_status_23" BEL
        "netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "ethmac_reader_counter_2" BEL "ethmac_reader_counter_3" BEL
        "ethmac_reader_counter_4" BEL "ethmac_reader_counter_5" BEL
        "ethmac_reader_counter_6" BEL "ethmac_reader_counter_7" BEL
        "ethmac_reader_counter_8" BEL "ethmac_reader_counter_9" BEL
        "ethmac_reader_counter_10" BEL "netsoc_ctrl_storage_full_31" BEL
        "netsoc_ctrl_storage_full_30" BEL "netsoc_ctrl_storage_full_29" BEL
        "netsoc_ctrl_storage_full_27" BEL "netsoc_ctrl_storage_full_26" BEL
        "netsoc_ctrl_storage_full_24" BEL "netsoc_ctrl_storage_full_23" BEL
        "netsoc_ctrl_storage_full_22" BEL "netsoc_ctrl_storage_full_19" BEL
        "netsoc_ctrl_storage_full_15" BEL "netsoc_ctrl_storage_full_17" BEL
        "netsoc_ctrl_storage_full_16" BEL "netsoc_ctrl_storage_full_13" BEL
        "netsoc_ctrl_storage_full_11" BEL "netsoc_ctrl_storage_full_8" BEL
        "netsoc_ctrl_storage_full_7" BEL "netsoc_ctrl_storage_full_2" BEL
        "netsoc_ctrl_storage_full_1" BEL "netsoc_ctrl_storage_full_0" BEL
        "ethmac_reader_length_storage_full_10" BEL
        "ethmac_reader_length_storage_full_9" BEL
        "ethmac_reader_length_storage_full_8" BEL "ethphy_mdio_storage_full_0"
        BEL "ethphy_mdio_storage_full_1" BEL "front_panel_leds_storage_full_0"
        BEL "front_panel_leds_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_2" BEL
        "opsis_i2c_slave_addr_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_4" BEL
        "opsis_i2c_slave_addr_storage_full_5" BEL
        "opsis_i2c_slave_addr_storage_full_6" BEL
        "netsoc_sdram_storage_full_0" BEL "netsoc_sdram_storage_full_1" BEL
        "netsoc_sdram_storage_full_2" BEL "netsoc_sdram_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "suart_eventmanager_storage_full_0" BEL
        "suart_eventmanager_storage_full_1" BEL "netsoc_ctrl_storage_full_28"
        BEL "netsoc_ctrl_storage_full_20" BEL "netsoc_ctrl_storage_full_25"
        BEL "netsoc_ctrl_storage_full_21" BEL "netsoc_ctrl_storage_full_18"
        BEL "netsoc_ctrl_storage_full_14" BEL "netsoc_ctrl_storage_full_12"
        BEL "netsoc_ctrl_storage_full_10" BEL "netsoc_ctrl_storage_full_9" BEL
        "netsoc_ctrl_storage_full_6" BEL "netsoc_ctrl_storage_full_5" BEL
        "netsoc_ctrl_storage_full_4" BEL "netsoc_ctrl_storage_full_3" BEL
        "opsis_i2c_master_storage_full_0" BEL
        "opsis_i2c_master_storage_full_1" BEL
        "opsis_i2c_master_storage_full_2" BEL
        "opsis_i2c_master_storage_full_3" BEL
        "opsis_i2c_master_storage_full_4" BEL
        "opsis_i2c_master_storage_full_5" BEL
        "opsis_i2c_master_storage_full_6" BEL
        "opsis_i2c_master_storage_full_7" BEL
        "ethmac_reader_length_storage_full_0" BEL
        "ethmac_reader_length_storage_full_1" BEL
        "ethmac_reader_length_storage_full_2" BEL
        "ethmac_reader_length_storage_full_3" BEL
        "ethmac_reader_length_storage_full_4" BEL
        "ethmac_reader_length_storage_full_5" BEL
        "ethmac_reader_length_storage_full_6" BEL
        "ethmac_reader_length_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "netsoc_load_storage_full_24" BEL "netsoc_load_storage_full_25" BEL
        "netsoc_load_storage_full_26" BEL "netsoc_load_storage_full_27" BEL
        "netsoc_load_storage_full_28" BEL "netsoc_load_storage_full_29" BEL
        "netsoc_load_storage_full_30" BEL "netsoc_load_storage_full_31" BEL
        "netsoc_load_storage_full_16" BEL "netsoc_load_storage_full_17" BEL
        "netsoc_load_storage_full_18" BEL "netsoc_load_storage_full_19" BEL
        "netsoc_load_storage_full_20" BEL "netsoc_load_storage_full_21" BEL
        "netsoc_load_storage_full_22" BEL "netsoc_load_storage_full_23" BEL
        "netsoc_load_storage_full_8" BEL "netsoc_load_storage_full_9" BEL
        "netsoc_load_storage_full_10" BEL "netsoc_load_storage_full_11" BEL
        "netsoc_load_storage_full_12" BEL "netsoc_load_storage_full_13" BEL
        "netsoc_load_storage_full_14" BEL "netsoc_load_storage_full_15" BEL
        "netsoc_load_storage_full_0" BEL "netsoc_load_storage_full_1" BEL
        "netsoc_load_storage_full_2" BEL "netsoc_load_storage_full_3" BEL
        "netsoc_load_storage_full_4" BEL "netsoc_load_storage_full_5" BEL
        "netsoc_load_storage_full_6" BEL "netsoc_load_storage_full_7" BEL
        "netsoc_reload_storage_full_24" BEL "netsoc_reload_storage_full_25"
        BEL "netsoc_reload_storage_full_26" BEL
        "netsoc_reload_storage_full_27" BEL "netsoc_reload_storage_full_28"
        BEL "netsoc_reload_storage_full_29" BEL
        "netsoc_reload_storage_full_30" BEL "netsoc_reload_storage_full_31"
        BEL "netsoc_reload_storage_full_16" BEL
        "netsoc_reload_storage_full_17" BEL "netsoc_reload_storage_full_18"
        BEL "netsoc_reload_storage_full_19" BEL
        "netsoc_reload_storage_full_20" BEL "netsoc_reload_storage_full_21"
        BEL "netsoc_reload_storage_full_22" BEL
        "netsoc_reload_storage_full_23" BEL "netsoc_reload_storage_full_8" BEL
        "netsoc_reload_storage_full_9" BEL "netsoc_reload_storage_full_10" BEL
        "netsoc_reload_storage_full_11" BEL "netsoc_reload_storage_full_12"
        BEL "netsoc_reload_storage_full_13" BEL
        "netsoc_reload_storage_full_14" BEL "netsoc_reload_storage_full_15"
        BEL "netsoc_reload_storage_full_0" BEL "netsoc_reload_storage_full_1"
        BEL "netsoc_reload_storage_full_2" BEL "netsoc_reload_storage_full_3"
        BEL "netsoc_reload_storage_full_4" BEL "netsoc_reload_storage_full_5"
        BEL "netsoc_reload_storage_full_6" BEL "netsoc_reload_storage_full_7"
        BEL "new_master_rdata_valid4" BEL "ethmac_tx_cdc_graycounter0_q_0" BEL
        "ethmac_tx_cdc_graycounter0_q_1" BEL "ethmac_tx_cdc_graycounter0_q_2"
        BEL "ethmac_tx_cdc_graycounter0_q_3" BEL
        "ethmac_tx_cdc_graycounter0_q_4" BEL "ethmac_tx_cdc_graycounter0_q_5"
        BEL "ethmac_tx_cdc_graycounter0_q_6" BEL
        "ethmac_rx_cdc_graycounter1_q_0" BEL "ethmac_rx_cdc_graycounter1_q_1"
        BEL "ethmac_rx_cdc_graycounter1_q_2" BEL
        "ethmac_rx_cdc_graycounter1_q_3" BEL "ethmac_rx_cdc_graycounter1_q_4"
        BEL "ethmac_rx_cdc_graycounter1_q_5" BEL
        "ethmac_rx_cdc_graycounter1_q_6" BEL "memdat_1_0" BEL "memdat_1_1" BEL
        "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5" BEL
        "memdat_1_6" BEL "memdat_1_7" BEL "opsis_i2c_status_storage_full_0"
        BEL "opsis_i2c_status_storage_full_1" BEL "xilinxmultiregimpl4_regs0"
        BEL "suart_uart_clk_rxen" BEL "netsoc_sdram_dfi_p0_rddata_en" BEL
        "netsoc_sdram_dfi_p1_rddata_en" BEL "netsoc_sdram_dfi_p1_wrdata_en"
        BEL "xilinxmultiregimpl4_regs1" BEL "netsoc_value_0" BEL
        "netsoc_value_1" BEL "netsoc_value_2" BEL "netsoc_value_3" BEL
        "netsoc_value_4" BEL "netsoc_value_5" BEL "netsoc_value_6" BEL
        "netsoc_value_7" BEL "netsoc_value_8" BEL "netsoc_value_9" BEL
        "netsoc_value_10" BEL "netsoc_value_11" BEL "netsoc_value_12" BEL
        "netsoc_value_13" BEL "netsoc_value_14" BEL "netsoc_value_15" BEL
        "netsoc_value_16" BEL "netsoc_value_17" BEL "netsoc_value_18" BEL
        "netsoc_value_19" BEL "netsoc_value_20" BEL "netsoc_value_21" BEL
        "netsoc_value_22" BEL "netsoc_value_23" BEL "netsoc_value_24" BEL
        "netsoc_value_25" BEL "netsoc_value_26" BEL "netsoc_value_27" BEL
        "netsoc_value_28" BEL "netsoc_value_29" BEL "netsoc_value_30" BEL
        "netsoc_value_31" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl1_regs0" BEL "suart_tx_reg_0" BEL "suart_tx_reg_1"
        BEL "suart_tx_reg_2" BEL "suart_tx_reg_3" BEL "suart_tx_reg_4" BEL
        "suart_tx_reg_5" BEL "suart_tx_reg_6" BEL "suart_tx_reg_7" BEL
        "spiflash_dqi_0" BEL "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL
        "spiflash_dqi_3" BEL "xilinxmultiregimpl1_regs1" BEL
        "netsoc_value_status_0" BEL "netsoc_value_status_1" BEL
        "netsoc_value_status_2" BEL "netsoc_value_status_3" BEL
        "netsoc_value_status_4" BEL "netsoc_value_status_5" BEL
        "netsoc_value_status_6" BEL "netsoc_value_status_7" BEL
        "netsoc_value_status_8" BEL "netsoc_value_status_9" BEL
        "netsoc_value_status_10" BEL "netsoc_value_status_11" BEL
        "netsoc_value_status_12" BEL "netsoc_value_status_13" BEL
        "netsoc_value_status_14" BEL "netsoc_value_status_15" BEL
        "netsoc_value_status_16" BEL "netsoc_value_status_17" BEL
        "netsoc_value_status_18" BEL "netsoc_value_status_19" BEL
        "netsoc_value_status_20" BEL "netsoc_value_status_21" BEL
        "netsoc_value_status_22" BEL "netsoc_value_status_23" BEL
        "netsoc_value_status_24" BEL "netsoc_value_status_25" BEL
        "netsoc_value_status_26" BEL "netsoc_value_status_27" BEL
        "netsoc_value_status_28" BEL "netsoc_value_status_29" BEL
        "netsoc_value_status_30" BEL "netsoc_value_status_31" BEL
        "suart_source_valid" BEL "opsis_i2c_sda_i" BEL "opsis_i2c_sda_r" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "opsis_i2c_din_0" BEL "opsis_i2c_din_1" BEL "opsis_i2c_din_2" BEL
        "opsis_i2c_din_3" BEL "opsis_i2c_din_4" BEL "opsis_i2c_din_5" BEL
        "opsis_i2c_din_6" BEL "opsis_i2c_din_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "spiflash_sr_0" BEL "spiflash_sr_1" BEL "spiflash_sr_2" BEL
        "spiflash_sr_3" BEL "spiflash_sr_4" BEL "spiflash_sr_5" BEL
        "spiflash_sr_6" BEL "spiflash_sr_7" BEL "spiflash_sr_8" BEL
        "spiflash_sr_9" BEL "spiflash_sr_10" BEL "spiflash_sr_11" BEL
        "spiflash_sr_12" BEL "spiflash_sr_13" BEL "spiflash_sr_14" BEL
        "spiflash_sr_15" BEL "spiflash_sr_16" BEL "spiflash_sr_17" BEL
        "spiflash_sr_18" BEL "spiflash_sr_19" BEL "spiflash_sr_20" BEL
        "spiflash_sr_21" BEL "spiflash_sr_22" BEL "spiflash_sr_23" BEL
        "spiflash_sr_24" BEL "spiflash_sr_25" BEL "spiflash_sr_26" BEL
        "spiflash_sr_27" BEL "spiflash_sr_28" BEL "spiflash_sr_29" BEL
        "spiflash_sr_30" BEL "spiflash_sr_31" BEL "dfi_dfi_p2_rddata_0" BEL
        "dfi_dfi_p2_rddata_1" BEL "dfi_dfi_p2_rddata_2" BEL
        "dfi_dfi_p2_rddata_3" BEL "dfi_dfi_p2_rddata_4" BEL
        "dfi_dfi_p2_rddata_5" BEL "dfi_dfi_p2_rddata_6" BEL
        "dfi_dfi_p2_rddata_7" BEL "dfi_dfi_p2_rddata_8" BEL
        "dfi_dfi_p2_rddata_9" BEL "dfi_dfi_p2_rddata_10" BEL
        "dfi_dfi_p2_rddata_11" BEL "dfi_dfi_p2_rddata_12" BEL
        "dfi_dfi_p2_rddata_13" BEL "dfi_dfi_p2_rddata_14" BEL
        "dfi_dfi_p2_rddata_15" BEL "dfi_dfi_p2_rddata_16" BEL
        "dfi_dfi_p2_rddata_17" BEL "dfi_dfi_p2_rddata_18" BEL
        "dfi_dfi_p2_rddata_19" BEL "dfi_dfi_p2_rddata_20" BEL
        "dfi_dfi_p2_rddata_21" BEL "dfi_dfi_p2_rddata_22" BEL
        "dfi_dfi_p2_rddata_23" BEL "dfi_dfi_p2_rddata_24" BEL
        "dfi_dfi_p2_rddata_25" BEL "dfi_dfi_p2_rddata_26" BEL
        "dfi_dfi_p2_rddata_27" BEL "dfi_dfi_p2_rddata_28" BEL
        "dfi_dfi_p2_rddata_29" BEL "dfi_dfi_p2_rddata_30" BEL
        "dfi_dfi_p2_rddata_31" BEL "dfi_dfi_p3_rddata_0" BEL
        "dfi_dfi_p3_rddata_1" BEL "dfi_dfi_p3_rddata_2" BEL
        "dfi_dfi_p3_rddata_3" BEL "dfi_dfi_p3_rddata_4" BEL
        "dfi_dfi_p3_rddata_5" BEL "dfi_dfi_p3_rddata_6" BEL
        "dfi_dfi_p3_rddata_7" BEL "dfi_dfi_p3_rddata_8" BEL
        "dfi_dfi_p3_rddata_9" BEL "dfi_dfi_p3_rddata_10" BEL
        "dfi_dfi_p3_rddata_11" BEL "dfi_dfi_p3_rddata_12" BEL
        "dfi_dfi_p3_rddata_13" BEL "dfi_dfi_p3_rddata_14" BEL
        "dfi_dfi_p3_rddata_15" BEL "dfi_dfi_p3_rddata_16" BEL
        "dfi_dfi_p3_rddata_17" BEL "dfi_dfi_p3_rddata_18" BEL
        "dfi_dfi_p3_rddata_19" BEL "dfi_dfi_p3_rddata_20" BEL
        "dfi_dfi_p3_rddata_21" BEL "dfi_dfi_p3_rddata_22" BEL
        "dfi_dfi_p3_rddata_23" BEL "dfi_dfi_p3_rddata_24" BEL
        "dfi_dfi_p3_rddata_25" BEL "dfi_dfi_p3_rddata_26" BEL
        "dfi_dfi_p3_rddata_27" BEL "dfi_dfi_p3_rddata_28" BEL
        "dfi_dfi_p3_rddata_29" BEL "dfi_dfi_p3_rddata_30" BEL
        "dfi_dfi_p3_rddata_31" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_7" BEL
        "netsoc_sdram_bankmachine0_row_0" BEL
        "netsoc_sdram_bankmachine0_row_1" BEL
        "netsoc_sdram_bankmachine0_row_2" BEL
        "netsoc_sdram_bankmachine0_row_3" BEL
        "netsoc_sdram_bankmachine0_row_4" BEL
        "netsoc_sdram_bankmachine0_row_5" BEL
        "netsoc_sdram_bankmachine0_row_6" BEL
        "netsoc_sdram_bankmachine0_row_7" BEL
        "netsoc_sdram_bankmachine0_row_8" BEL
        "netsoc_sdram_bankmachine0_row_9" BEL
        "netsoc_sdram_bankmachine0_row_10" BEL
        "netsoc_sdram_bankmachine0_row_11" BEL
        "netsoc_sdram_bankmachine0_row_12" BEL
        "netsoc_sdram_bankmachine0_row_13" BEL
        "netsoc_sdram_bankmachine1_row_0" BEL
        "netsoc_sdram_bankmachine1_row_1" BEL
        "netsoc_sdram_bankmachine1_row_2" BEL
        "netsoc_sdram_bankmachine1_row_3" BEL
        "netsoc_sdram_bankmachine1_row_4" BEL
        "netsoc_sdram_bankmachine1_row_5" BEL
        "netsoc_sdram_bankmachine1_row_6" BEL
        "netsoc_sdram_bankmachine1_row_7" BEL
        "netsoc_sdram_bankmachine1_row_8" BEL
        "netsoc_sdram_bankmachine1_row_9" BEL
        "netsoc_sdram_bankmachine1_row_10" BEL
        "netsoc_sdram_bankmachine1_row_11" BEL
        "netsoc_sdram_bankmachine1_row_12" BEL
        "netsoc_sdram_bankmachine1_row_13" BEL
        "netsoc_sdram_bankmachine2_row_0" BEL
        "netsoc_sdram_bankmachine2_row_1" BEL
        "netsoc_sdram_bankmachine2_row_2" BEL
        "netsoc_sdram_bankmachine2_row_3" BEL
        "netsoc_sdram_bankmachine2_row_4" BEL
        "netsoc_sdram_bankmachine2_row_5" BEL
        "netsoc_sdram_bankmachine2_row_6" BEL
        "netsoc_sdram_bankmachine2_row_7" BEL
        "netsoc_sdram_bankmachine2_row_8" BEL
        "netsoc_sdram_bankmachine2_row_9" BEL
        "netsoc_sdram_bankmachine2_row_10" BEL
        "netsoc_sdram_bankmachine2_row_11" BEL
        "netsoc_sdram_bankmachine2_row_12" BEL
        "netsoc_sdram_bankmachine2_row_13" BEL
        "netsoc_sdram_bankmachine3_row_0" BEL
        "netsoc_sdram_bankmachine3_row_1" BEL
        "netsoc_sdram_bankmachine3_row_2" BEL
        "netsoc_sdram_bankmachine3_row_3" BEL
        "netsoc_sdram_bankmachine3_row_4" BEL
        "netsoc_sdram_bankmachine3_row_5" BEL
        "netsoc_sdram_bankmachine3_row_6" BEL
        "netsoc_sdram_bankmachine3_row_7" BEL
        "netsoc_sdram_bankmachine3_row_8" BEL
        "netsoc_sdram_bankmachine3_row_9" BEL
        "netsoc_sdram_bankmachine3_row_10" BEL
        "netsoc_sdram_bankmachine3_row_11" BEL
        "netsoc_sdram_bankmachine3_row_12" BEL
        "netsoc_sdram_bankmachine3_row_13" BEL
        "netsoc_sdram_bankmachine4_row_0" BEL
        "netsoc_sdram_bankmachine4_row_1" BEL
        "netsoc_sdram_bankmachine4_row_2" BEL
        "netsoc_sdram_bankmachine4_row_3" BEL
        "netsoc_sdram_bankmachine4_row_4" BEL
        "netsoc_sdram_bankmachine4_row_5" BEL
        "netsoc_sdram_bankmachine4_row_6" BEL
        "netsoc_sdram_bankmachine4_row_7" BEL
        "netsoc_sdram_bankmachine4_row_8" BEL
        "netsoc_sdram_bankmachine4_row_9" BEL
        "netsoc_sdram_bankmachine4_row_10" BEL
        "netsoc_sdram_bankmachine4_row_11" BEL
        "netsoc_sdram_bankmachine4_row_12" BEL
        "netsoc_sdram_bankmachine4_row_13" BEL
        "netsoc_sdram_bankmachine5_row_0" BEL
        "netsoc_sdram_bankmachine5_row_1" BEL
        "netsoc_sdram_bankmachine5_row_2" BEL
        "netsoc_sdram_bankmachine5_row_3" BEL
        "netsoc_sdram_bankmachine5_row_4" BEL
        "netsoc_sdram_bankmachine5_row_5" BEL
        "netsoc_sdram_bankmachine5_row_6" BEL
        "netsoc_sdram_bankmachine5_row_7" BEL
        "netsoc_sdram_bankmachine5_row_8" BEL
        "netsoc_sdram_bankmachine5_row_9" BEL
        "netsoc_sdram_bankmachine5_row_10" BEL
        "netsoc_sdram_bankmachine5_row_11" BEL
        "netsoc_sdram_bankmachine5_row_12" BEL
        "netsoc_sdram_bankmachine5_row_13" BEL
        "netsoc_sdram_bankmachine6_row_0" BEL
        "netsoc_sdram_bankmachine6_row_1" BEL
        "netsoc_sdram_bankmachine6_row_2" BEL
        "netsoc_sdram_bankmachine6_row_3" BEL
        "netsoc_sdram_bankmachine6_row_4" BEL
        "netsoc_sdram_bankmachine6_row_5" BEL
        "netsoc_sdram_bankmachine6_row_6" BEL
        "netsoc_sdram_bankmachine6_row_7" BEL
        "netsoc_sdram_bankmachine6_row_8" BEL
        "netsoc_sdram_bankmachine6_row_9" BEL
        "netsoc_sdram_bankmachine6_row_10" BEL
        "netsoc_sdram_bankmachine6_row_11" BEL
        "netsoc_sdram_bankmachine6_row_12" BEL
        "netsoc_sdram_bankmachine6_row_13" BEL
        "netsoc_sdram_bankmachine7_row_0" BEL
        "netsoc_sdram_bankmachine7_row_1" BEL
        "netsoc_sdram_bankmachine7_row_2" BEL
        "netsoc_sdram_bankmachine7_row_3" BEL
        "netsoc_sdram_bankmachine7_row_4" BEL
        "netsoc_sdram_bankmachine7_row_5" BEL
        "netsoc_sdram_bankmachine7_row_6" BEL
        "netsoc_sdram_bankmachine7_row_7" BEL
        "netsoc_sdram_bankmachine7_row_8" BEL
        "netsoc_sdram_bankmachine7_row_9" BEL
        "netsoc_sdram_bankmachine7_row_10" BEL
        "netsoc_sdram_bankmachine7_row_11" BEL
        "netsoc_sdram_bankmachine7_row_12" BEL
        "netsoc_sdram_bankmachine7_row_13" BEL "dfi_dfi_p0_rddata_0" BEL
        "dfi_dfi_p0_rddata_1" BEL "dfi_dfi_p0_rddata_2" BEL
        "dfi_dfi_p0_rddata_3" BEL "dfi_dfi_p0_rddata_4" BEL
        "dfi_dfi_p0_rddata_5" BEL "dfi_dfi_p0_rddata_6" BEL
        "dfi_dfi_p0_rddata_7" BEL "dfi_dfi_p0_rddata_8" BEL
        "dfi_dfi_p0_rddata_9" BEL "dfi_dfi_p0_rddata_10" BEL
        "dfi_dfi_p0_rddata_11" BEL "dfi_dfi_p0_rddata_12" BEL
        "dfi_dfi_p0_rddata_13" BEL "dfi_dfi_p0_rddata_14" BEL
        "dfi_dfi_p0_rddata_15" BEL "dfi_dfi_p0_rddata_16" BEL
        "dfi_dfi_p0_rddata_17" BEL "dfi_dfi_p0_rddata_18" BEL
        "dfi_dfi_p0_rddata_19" BEL "dfi_dfi_p0_rddata_20" BEL
        "dfi_dfi_p0_rddata_21" BEL "dfi_dfi_p0_rddata_22" BEL
        "dfi_dfi_p0_rddata_23" BEL "dfi_dfi_p0_rddata_24" BEL
        "dfi_dfi_p0_rddata_25" BEL "dfi_dfi_p0_rddata_26" BEL
        "dfi_dfi_p0_rddata_27" BEL "dfi_dfi_p0_rddata_28" BEL
        "dfi_dfi_p0_rddata_29" BEL "dfi_dfi_p0_rddata_30" BEL
        "dfi_dfi_p0_rddata_31" BEL "dfi_dfi_p1_rddata_0" BEL
        "dfi_dfi_p1_rddata_1" BEL "dfi_dfi_p1_rddata_2" BEL
        "dfi_dfi_p1_rddata_3" BEL "dfi_dfi_p1_rddata_4" BEL
        "dfi_dfi_p1_rddata_5" BEL "dfi_dfi_p1_rddata_6" BEL
        "dfi_dfi_p1_rddata_7" BEL "dfi_dfi_p1_rddata_8" BEL
        "dfi_dfi_p1_rddata_9" BEL "dfi_dfi_p1_rddata_10" BEL
        "dfi_dfi_p1_rddata_11" BEL "dfi_dfi_p1_rddata_12" BEL
        "dfi_dfi_p1_rddata_13" BEL "dfi_dfi_p1_rddata_14" BEL
        "dfi_dfi_p1_rddata_15" BEL "dfi_dfi_p1_rddata_16" BEL
        "dfi_dfi_p1_rddata_17" BEL "dfi_dfi_p1_rddata_18" BEL
        "dfi_dfi_p1_rddata_19" BEL "dfi_dfi_p1_rddata_20" BEL
        "dfi_dfi_p1_rddata_21" BEL "dfi_dfi_p1_rddata_22" BEL
        "dfi_dfi_p1_rddata_23" BEL "dfi_dfi_p1_rddata_24" BEL
        "dfi_dfi_p1_rddata_25" BEL "dfi_dfi_p1_rddata_26" BEL
        "dfi_dfi_p1_rddata_27" BEL "dfi_dfi_p1_rddata_28" BEL
        "dfi_dfi_p1_rddata_29" BEL "dfi_dfi_p1_rddata_30" BEL
        "dfi_dfi_p1_rddata_31" BEL "netsoc_sdram_phaseinjector2_status_0" BEL
        "netsoc_sdram_phaseinjector2_status_1" BEL
        "netsoc_sdram_phaseinjector2_status_2" BEL
        "netsoc_sdram_phaseinjector2_status_3" BEL
        "netsoc_sdram_phaseinjector2_status_4" BEL
        "netsoc_sdram_phaseinjector2_status_5" BEL
        "netsoc_sdram_phaseinjector2_status_6" BEL
        "netsoc_sdram_phaseinjector2_status_7" BEL
        "netsoc_sdram_phaseinjector2_status_8" BEL
        "netsoc_sdram_phaseinjector2_status_9" BEL
        "netsoc_sdram_phaseinjector2_status_10" BEL
        "netsoc_sdram_phaseinjector2_status_11" BEL
        "netsoc_sdram_phaseinjector2_status_12" BEL
        "netsoc_sdram_phaseinjector2_status_13" BEL
        "netsoc_sdram_phaseinjector2_status_14" BEL
        "netsoc_sdram_phaseinjector2_status_15" BEL
        "netsoc_sdram_phaseinjector2_status_16" BEL
        "netsoc_sdram_phaseinjector2_status_17" BEL
        "netsoc_sdram_phaseinjector2_status_18" BEL
        "netsoc_sdram_phaseinjector2_status_19" BEL
        "netsoc_sdram_phaseinjector2_status_20" BEL
        "netsoc_sdram_phaseinjector2_status_21" BEL
        "netsoc_sdram_phaseinjector2_status_22" BEL
        "netsoc_sdram_phaseinjector2_status_23" BEL
        "netsoc_sdram_phaseinjector2_status_24" BEL
        "netsoc_sdram_phaseinjector2_status_25" BEL
        "netsoc_sdram_phaseinjector2_status_26" BEL
        "netsoc_sdram_phaseinjector2_status_27" BEL
        "netsoc_sdram_phaseinjector2_status_28" BEL
        "netsoc_sdram_phaseinjector2_status_29" BEL
        "netsoc_sdram_phaseinjector2_status_30" BEL
        "netsoc_sdram_phaseinjector2_status_31" BEL
        "netsoc_sdram_phaseinjector3_status_0" BEL
        "netsoc_sdram_phaseinjector3_status_1" BEL
        "netsoc_sdram_phaseinjector3_status_2" BEL
        "netsoc_sdram_phaseinjector3_status_3" BEL
        "netsoc_sdram_phaseinjector3_status_4" BEL
        "netsoc_sdram_phaseinjector3_status_5" BEL
        "netsoc_sdram_phaseinjector3_status_6" BEL
        "netsoc_sdram_phaseinjector3_status_7" BEL
        "netsoc_sdram_phaseinjector3_status_8" BEL
        "netsoc_sdram_phaseinjector3_status_9" BEL
        "netsoc_sdram_phaseinjector3_status_10" BEL
        "netsoc_sdram_phaseinjector3_status_11" BEL
        "netsoc_sdram_phaseinjector3_status_12" BEL
        "netsoc_sdram_phaseinjector3_status_13" BEL
        "netsoc_sdram_phaseinjector3_status_14" BEL
        "netsoc_sdram_phaseinjector3_status_15" BEL
        "netsoc_sdram_phaseinjector3_status_16" BEL
        "netsoc_sdram_phaseinjector3_status_17" BEL
        "netsoc_sdram_phaseinjector3_status_18" BEL
        "netsoc_sdram_phaseinjector3_status_19" BEL
        "netsoc_sdram_phaseinjector3_status_20" BEL
        "netsoc_sdram_phaseinjector3_status_21" BEL
        "netsoc_sdram_phaseinjector3_status_22" BEL
        "netsoc_sdram_phaseinjector3_status_23" BEL
        "netsoc_sdram_phaseinjector3_status_24" BEL
        "netsoc_sdram_phaseinjector3_status_25" BEL
        "netsoc_sdram_phaseinjector3_status_26" BEL
        "netsoc_sdram_phaseinjector3_status_27" BEL
        "netsoc_sdram_phaseinjector3_status_28" BEL
        "netsoc_sdram_phaseinjector3_status_29" BEL
        "netsoc_sdram_phaseinjector3_status_30" BEL
        "netsoc_sdram_phaseinjector3_status_31" BEL
        "netsoc_sdram_phaseinjector0_status_0" BEL
        "netsoc_sdram_phaseinjector0_status_1" BEL
        "netsoc_sdram_phaseinjector0_status_2" BEL
        "netsoc_sdram_phaseinjector0_status_3" BEL
        "netsoc_sdram_phaseinjector0_status_4" BEL
        "netsoc_sdram_phaseinjector0_status_5" BEL
        "netsoc_sdram_phaseinjector0_status_6" BEL
        "netsoc_sdram_phaseinjector0_status_7" BEL
        "netsoc_sdram_phaseinjector0_status_8" BEL
        "netsoc_sdram_phaseinjector0_status_9" BEL
        "netsoc_sdram_phaseinjector0_status_10" BEL
        "netsoc_sdram_phaseinjector0_status_11" BEL
        "netsoc_sdram_phaseinjector0_status_12" BEL
        "netsoc_sdram_phaseinjector0_status_13" BEL
        "netsoc_sdram_phaseinjector0_status_14" BEL
        "netsoc_sdram_phaseinjector0_status_15" BEL
        "netsoc_sdram_phaseinjector0_status_16" BEL
        "netsoc_sdram_phaseinjector0_status_17" BEL
        "netsoc_sdram_phaseinjector0_status_18" BEL
        "netsoc_sdram_phaseinjector0_status_19" BEL
        "netsoc_sdram_phaseinjector0_status_20" BEL
        "netsoc_sdram_phaseinjector0_status_21" BEL
        "netsoc_sdram_phaseinjector0_status_22" BEL
        "netsoc_sdram_phaseinjector0_status_23" BEL
        "netsoc_sdram_phaseinjector0_status_24" BEL
        "netsoc_sdram_phaseinjector0_status_25" BEL
        "netsoc_sdram_phaseinjector0_status_26" BEL
        "netsoc_sdram_phaseinjector0_status_27" BEL
        "netsoc_sdram_phaseinjector0_status_28" BEL
        "netsoc_sdram_phaseinjector0_status_29" BEL
        "netsoc_sdram_phaseinjector0_status_30" BEL
        "netsoc_sdram_phaseinjector0_status_31" BEL
        "netsoc_sdram_phaseinjector1_status_0" BEL
        "netsoc_sdram_phaseinjector1_status_1" BEL
        "netsoc_sdram_phaseinjector1_status_2" BEL
        "netsoc_sdram_phaseinjector1_status_3" BEL
        "netsoc_sdram_phaseinjector1_status_4" BEL
        "netsoc_sdram_phaseinjector1_status_5" BEL
        "netsoc_sdram_phaseinjector1_status_6" BEL
        "netsoc_sdram_phaseinjector1_status_7" BEL
        "netsoc_sdram_phaseinjector1_status_8" BEL
        "netsoc_sdram_phaseinjector1_status_9" BEL
        "netsoc_sdram_phaseinjector1_status_10" BEL
        "netsoc_sdram_phaseinjector1_status_11" BEL
        "netsoc_sdram_phaseinjector1_status_12" BEL
        "netsoc_sdram_phaseinjector1_status_13" BEL
        "netsoc_sdram_phaseinjector1_status_14" BEL
        "netsoc_sdram_phaseinjector1_status_15" BEL
        "netsoc_sdram_phaseinjector1_status_16" BEL
        "netsoc_sdram_phaseinjector1_status_17" BEL
        "netsoc_sdram_phaseinjector1_status_18" BEL
        "netsoc_sdram_phaseinjector1_status_19" BEL
        "netsoc_sdram_phaseinjector1_status_20" BEL
        "netsoc_sdram_phaseinjector1_status_21" BEL
        "netsoc_sdram_phaseinjector1_status_22" BEL
        "netsoc_sdram_phaseinjector1_status_23" BEL
        "netsoc_sdram_phaseinjector1_status_24" BEL
        "netsoc_sdram_phaseinjector1_status_25" BEL
        "netsoc_sdram_phaseinjector1_status_26" BEL
        "netsoc_sdram_phaseinjector1_status_27" BEL
        "netsoc_sdram_phaseinjector1_status_28" BEL
        "netsoc_sdram_phaseinjector1_status_29" BEL
        "netsoc_sdram_phaseinjector1_status_30" BEL
        "netsoc_sdram_phaseinjector1_status_31" BEL
        "opsis_i2c_shift_reg_storage_full_0" BEL
        "opsis_i2c_shift_reg_storage_full_1" BEL
        "opsis_i2c_shift_reg_storage_full_2" BEL
        "opsis_i2c_shift_reg_storage_full_3" BEL
        "opsis_i2c_shift_reg_storage_full_4" BEL
        "opsis_i2c_shift_reg_storage_full_5" BEL
        "opsis_i2c_shift_reg_storage_full_6" BEL
        "opsis_i2c_shift_reg_storage_full_7" BEL "opsis_i2c_scl_drv_reg" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl0_regs0" BEL "xilinxmultiregimpl0_regs1" BEL
        "netsoc_sdram_dfi_p0_bank_0" BEL "netsoc_sdram_dfi_p0_bank_1" BEL
        "netsoc_sdram_dfi_p0_bank_2" BEL "netsoc_sdram_dfi_p1_bank_0" BEL
        "netsoc_sdram_dfi_p1_bank_1" BEL "netsoc_sdram_dfi_p1_bank_2" BEL
        "netsoc_sdram_bandwidth_cmd_valid" BEL
        "netsoc_sdram_bandwidth_cmd_is_read" BEL
        "netsoc_sdram_bandwidth_cmd_is_write" BEL
        "netsoc_sdram_dfi_p0_address_0" BEL "netsoc_sdram_dfi_p0_address_1"
        BEL "netsoc_sdram_dfi_p0_address_2" BEL
        "netsoc_sdram_dfi_p0_address_3" BEL "netsoc_sdram_dfi_p0_address_4"
        BEL "netsoc_sdram_dfi_p0_address_5" BEL
        "netsoc_sdram_dfi_p0_address_6" BEL "netsoc_sdram_dfi_p0_address_7"
        BEL "netsoc_sdram_dfi_p0_address_8" BEL
        "netsoc_sdram_dfi_p0_address_9" BEL "netsoc_sdram_dfi_p0_address_10"
        BEL "netsoc_sdram_dfi_p0_address_11" BEL
        "netsoc_sdram_dfi_p0_address_12" BEL "netsoc_sdram_dfi_p0_address_13"
        BEL "netsoc_sdram_dfi_p1_address_0" BEL
        "netsoc_sdram_dfi_p1_address_1" BEL "netsoc_sdram_dfi_p1_address_2"
        BEL "netsoc_sdram_dfi_p1_address_3" BEL
        "netsoc_sdram_dfi_p1_address_4" BEL "netsoc_sdram_dfi_p1_address_5"
        BEL "netsoc_sdram_dfi_p1_address_6" BEL
        "netsoc_sdram_dfi_p1_address_7" BEL "netsoc_sdram_dfi_p1_address_8"
        BEL "netsoc_sdram_dfi_p1_address_9" BEL
        "netsoc_sdram_dfi_p1_address_10" BEL "netsoc_sdram_dfi_p1_address_11"
        BEL "netsoc_sdram_dfi_p1_address_12" BEL
        "netsoc_sdram_dfi_p1_address_13" BEL "xilinxmultiregimpl6_regs0" BEL
        "xilinxmultiregimpl8_regs0_0" BEL "xilinxmultiregimpl8_regs0_1" BEL
        "xilinxmultiregimpl8_regs0_2" BEL "xilinxmultiregimpl8_regs0_3" BEL
        "xilinxmultiregimpl8_regs0_4" BEL "xilinxmultiregimpl8_regs0_5" BEL
        "xilinxmultiregimpl8_regs0_6" BEL "xilinxmultiregimpl8_regs1_0" BEL
        "xilinxmultiregimpl8_regs1_1" BEL "xilinxmultiregimpl8_regs1_2" BEL
        "xilinxmultiregimpl8_regs1_3" BEL "xilinxmultiregimpl8_regs1_4" BEL
        "xilinxmultiregimpl8_regs1_5" BEL "xilinxmultiregimpl8_regs1_6" BEL
        "ethmac_ps_crc_error_toggle_o_r" BEL "xilinxmultiregimpl6_regs1" BEL
        "xilinxmultiregimpl5_regs0" BEL "ethmac_ps_preamble_error_toggle_o_r"
        BEL "xilinxmultiregimpl5_regs1" BEL "xilinxmultiregimpl9_regs0_0" BEL
        "xilinxmultiregimpl9_regs0_1" BEL "xilinxmultiregimpl9_regs0_2" BEL
        "xilinxmultiregimpl9_regs0_3" BEL "xilinxmultiregimpl9_regs0_4" BEL
        "xilinxmultiregimpl9_regs0_5" BEL "xilinxmultiregimpl9_regs0_6" BEL
        "xilinxmultiregimpl9_regs1_0" BEL "xilinxmultiregimpl9_regs1_1" BEL
        "xilinxmultiregimpl9_regs1_2" BEL "xilinxmultiregimpl9_regs1_3" BEL
        "xilinxmultiregimpl9_regs1_4" BEL "xilinxmultiregimpl9_regs1_5" BEL
        "xilinxmultiregimpl9_regs1_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_7" BEL
        "opsisi2c_state_FSM_FFd2" BEL "opsisi2c_state_FSM_FFd4" BEL
        "opsisi2c_state_FSM_FFd3" BEL "opsisi2c_state_FSM_FFd1" BEL
        "multiplexer_state_FSM_FFd3" BEL "multiplexer_state_FSM_FFd2" BEL
        "multiplexer_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL
        "litedramwishbone2native_state_FSM_FFd4" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL
        "liteethmacsramreader_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd1" BEL
        "liteethmacsramreader_state_FSM_FFd2" BEL "front_panel_count_2" BEL
        "front_panel_count_0" BEL "front_panel_count_1" BEL
        "front_panel_count_3" BEL "front_panel_count_4" BEL
        "front_panel_count_5" BEL "front_panel_count_6" BEL
        "front_panel_count_9" BEL "front_panel_count_7" BEL
        "front_panel_count_8" BEL "front_panel_count_12" BEL
        "front_panel_count_10" BEL "front_panel_count_11" BEL
        "front_panel_count_15" BEL "front_panel_count_13" BEL
        "front_panel_count_14" BEL "front_panel_count_16" BEL
        "front_panel_count_17" BEL "front_panel_count_18" BEL
        "front_panel_count_19" BEL "front_panel_count_22" BEL
        "front_panel_count_20" BEL "front_panel_count_21" BEL
        "front_panel_count_23" BEL "front_panel_count_24" BEL
        "front_panel_count_25" BEL "ethmac_rx_cdc_graycounter1_q_binary_0" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_1" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_2" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_3" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_4" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_5" BEL "crg_por_0" BEL
        "crg_por_1" BEL "crg_por_2" BEL "crg_por_3" BEL "crg_por_4" BEL
        "crg_por_5" BEL "crg_por_6" BEL "crg_por_7" BEL "crg_por_8" BEL
        "crg_por_9" BEL "crg_por_10" BEL "ethmac_writer_fifo_level_0" BEL
        "ethmac_writer_fifo_level_1" BEL "netsoc_sdram_timer_count_0" BEL
        "netsoc_ctrl_bus_errors_0" BEL "netsoc_ctrl_bus_errors_1" BEL
        "netsoc_ctrl_bus_errors_2" BEL "netsoc_ctrl_bus_errors_3" BEL
        "netsoc_ctrl_bus_errors_4" BEL "netsoc_ctrl_bus_errors_5" BEL
        "netsoc_ctrl_bus_errors_6" BEL "netsoc_ctrl_bus_errors_7" BEL
        "netsoc_ctrl_bus_errors_8" BEL "netsoc_ctrl_bus_errors_9" BEL
        "netsoc_ctrl_bus_errors_10" BEL "netsoc_ctrl_bus_errors_11" BEL
        "netsoc_ctrl_bus_errors_12" BEL "netsoc_ctrl_bus_errors_13" BEL
        "netsoc_ctrl_bus_errors_14" BEL "netsoc_ctrl_bus_errors_15" BEL
        "netsoc_ctrl_bus_errors_16" BEL "netsoc_ctrl_bus_errors_17" BEL
        "netsoc_ctrl_bus_errors_18" BEL "netsoc_ctrl_bus_errors_19" BEL
        "netsoc_ctrl_bus_errors_20" BEL "netsoc_ctrl_bus_errors_21" BEL
        "netsoc_ctrl_bus_errors_22" BEL "netsoc_ctrl_bus_errors_23" BEL
        "netsoc_ctrl_bus_errors_24" BEL "netsoc_ctrl_bus_errors_25" BEL
        "netsoc_ctrl_bus_errors_26" BEL "netsoc_ctrl_bus_errors_27" BEL
        "netsoc_ctrl_bus_errors_28" BEL "netsoc_ctrl_bus_errors_29" BEL
        "netsoc_ctrl_bus_errors_30" BEL "netsoc_ctrl_bus_errors_31" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_0" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_1" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_2" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_3" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_4" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_5" BEL
        "netsoc_sdram_timer_count_3" BEL "netsoc_sdram_timer_count_1" BEL
        "netsoc_sdram_timer_count_2" BEL "netsoc_sdram_timer_count_4" BEL
        "netsoc_sdram_timer_count_5" BEL "netsoc_sdram_timer_count_6" BEL
        "netsoc_sdram_timer_count_7" BEL "netsoc_sdram_timer_count_8" BEL
        "netsoc_counter_0" BEL "netsoc_counter_1" BEL "suart_rx_bitcount_0"
        BEL "suart_rx_bitcount_1" BEL "suart_rx_bitcount_2" BEL
        "suart_rx_bitcount_3" BEL "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2"
        BEL "dna_cnt_3" BEL "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL
        "suart_tx_bitcount_0" BEL "suart_tx_bitcount_1" BEL
        "suart_tx_bitcount_2" BEL "suart_tx_bitcount_3" BEL
        "suart_tx_fifo_level0_0" BEL "suart_tx_fifo_level0_1" BEL
        "suart_tx_fifo_level0_2" BEL "suart_tx_fifo_level0_3" BEL
        "suart_tx_fifo_level0_4" BEL "suart_tx_fifo_produce_0" BEL
        "suart_tx_fifo_produce_1" BEL "suart_tx_fifo_produce_2" BEL
        "suart_tx_fifo_produce_3" BEL "suart_tx_fifo_consume_0" BEL
        "suart_tx_fifo_consume_1" BEL "suart_tx_fifo_consume_2" BEL
        "suart_tx_fifo_consume_3" BEL "suart_rx_fifo_consume_0" BEL
        "suart_rx_fifo_consume_1" BEL "suart_rx_fifo_consume_2" BEL
        "suart_rx_fifo_consume_3" BEL "suart_rx_fifo_produce_0" BEL
        "suart_rx_fifo_produce_1" BEL "suart_rx_fifo_produce_2" BEL
        "suart_rx_fifo_produce_3" BEL "suart_rx_fifo_level0_0" BEL
        "suart_rx_fifo_level0_1" BEL "suart_rx_fifo_level0_2" BEL
        "suart_rx_fifo_level0_3" BEL "suart_rx_fifo_level0_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine0_trascon_count_0" BEL
        "netsoc_sdram_bankmachine0_trascon_count_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine1_trascon_count_0" BEL
        "netsoc_sdram_bankmachine1_trascon_count_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_trascon_count_0" BEL
        "netsoc_sdram_bankmachine2_trascon_count_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine3_trascon_count_0" BEL
        "netsoc_sdram_bankmachine3_trascon_count_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine4_trascon_count_0" BEL
        "netsoc_sdram_bankmachine4_trascon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine5_trascon_count_0" BEL
        "netsoc_sdram_bankmachine5_trascon_count_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_trascon_count_0" BEL
        "netsoc_sdram_bankmachine6_trascon_count_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine7_trascon_count_0" BEL
        "netsoc_sdram_bankmachine7_trascon_count_1" BEL
        "netsoc_sdram_bandwidth_nreads_0" BEL
        "netsoc_sdram_bandwidth_nreads_1" BEL
        "netsoc_sdram_bandwidth_nreads_2" BEL
        "netsoc_sdram_bandwidth_nreads_3" BEL
        "netsoc_sdram_bandwidth_nreads_4" BEL
        "netsoc_sdram_bandwidth_nreads_5" BEL
        "netsoc_sdram_bandwidth_nreads_6" BEL
        "netsoc_sdram_bandwidth_nreads_7" BEL
        "netsoc_sdram_bandwidth_nreads_8" BEL
        "netsoc_sdram_bandwidth_nreads_9" BEL
        "netsoc_sdram_bandwidth_nreads_10" BEL
        "netsoc_sdram_bandwidth_nreads_11" BEL
        "netsoc_sdram_bandwidth_nreads_12" BEL
        "netsoc_sdram_bandwidth_nreads_13" BEL
        "netsoc_sdram_bandwidth_nreads_14" BEL
        "netsoc_sdram_bandwidth_nreads_15" BEL
        "netsoc_sdram_bandwidth_nreads_16" BEL
        "netsoc_sdram_bandwidth_nreads_17" BEL
        "netsoc_sdram_bandwidth_nreads_18" BEL
        "netsoc_sdram_bandwidth_nreads_19" BEL
        "netsoc_sdram_bandwidth_nreads_20" BEL
        "netsoc_sdram_bandwidth_nreads_21" BEL
        "netsoc_sdram_bandwidth_nreads_22" BEL
        "netsoc_sdram_bandwidth_nreads_23" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "netsoc_sdram_twtrcon_count_0" BEL "netsoc_sdram_twtrcon_count_1" BEL
        "netsoc_sdram_twtrcon_count_2" BEL "netsoc_sdram_bandwidth_nwrites_0"
        BEL "netsoc_sdram_bandwidth_nwrites_1" BEL
        "netsoc_sdram_bandwidth_nwrites_2" BEL
        "netsoc_sdram_bandwidth_nwrites_3" BEL
        "netsoc_sdram_bandwidth_nwrites_4" BEL
        "netsoc_sdram_bandwidth_nwrites_5" BEL
        "netsoc_sdram_bandwidth_nwrites_6" BEL
        "netsoc_sdram_bandwidth_nwrites_7" BEL
        "netsoc_sdram_bandwidth_nwrites_8" BEL
        "netsoc_sdram_bandwidth_nwrites_9" BEL
        "netsoc_sdram_bandwidth_nwrites_10" BEL
        "netsoc_sdram_bandwidth_nwrites_11" BEL
        "netsoc_sdram_bandwidth_nwrites_12" BEL
        "netsoc_sdram_bandwidth_nwrites_13" BEL
        "netsoc_sdram_bandwidth_nwrites_14" BEL
        "netsoc_sdram_bandwidth_nwrites_15" BEL
        "netsoc_sdram_bandwidth_nwrites_16" BEL
        "netsoc_sdram_bandwidth_nwrites_17" BEL
        "netsoc_sdram_bandwidth_nwrites_18" BEL
        "netsoc_sdram_bandwidth_nwrites_19" BEL
        "netsoc_sdram_bandwidth_nwrites_20" BEL
        "netsoc_sdram_bandwidth_nwrites_21" BEL
        "netsoc_sdram_bandwidth_nwrites_22" BEL
        "netsoc_sdram_bandwidth_nwrites_23" BEL
        "ethmac_preamble_errors_status_0" BEL
        "ethmac_preamble_errors_status_1" BEL
        "ethmac_preamble_errors_status_2" BEL
        "ethmac_preamble_errors_status_3" BEL
        "ethmac_preamble_errors_status_4" BEL
        "ethmac_preamble_errors_status_5" BEL
        "ethmac_preamble_errors_status_6" BEL
        "ethmac_preamble_errors_status_7" BEL
        "ethmac_preamble_errors_status_8" BEL
        "ethmac_preamble_errors_status_9" BEL
        "ethmac_preamble_errors_status_10" BEL
        "ethmac_preamble_errors_status_11" BEL
        "ethmac_preamble_errors_status_12" BEL
        "ethmac_preamble_errors_status_13" BEL
        "ethmac_preamble_errors_status_14" BEL
        "ethmac_preamble_errors_status_15" BEL
        "ethmac_preamble_errors_status_16" BEL
        "ethmac_preamble_errors_status_17" BEL
        "ethmac_preamble_errors_status_18" BEL
        "ethmac_preamble_errors_status_19" BEL
        "ethmac_preamble_errors_status_20" BEL
        "ethmac_preamble_errors_status_21" BEL
        "ethmac_preamble_errors_status_22" BEL
        "ethmac_preamble_errors_status_23" BEL
        "ethmac_preamble_errors_status_24" BEL
        "ethmac_preamble_errors_status_25" BEL
        "ethmac_preamble_errors_status_26" BEL
        "ethmac_preamble_errors_status_27" BEL
        "ethmac_preamble_errors_status_28" BEL
        "ethmac_preamble_errors_status_29" BEL
        "ethmac_preamble_errors_status_30" BEL
        "ethmac_preamble_errors_status_31" BEL "ethmac_crc_errors_status_0"
        BEL "ethmac_crc_errors_status_1" BEL "ethmac_crc_errors_status_2" BEL
        "ethmac_crc_errors_status_3" BEL "ethmac_crc_errors_status_4" BEL
        "ethmac_crc_errors_status_5" BEL "ethmac_crc_errors_status_6" BEL
        "ethmac_crc_errors_status_7" BEL "ethmac_crc_errors_status_8" BEL
        "ethmac_crc_errors_status_9" BEL "ethmac_crc_errors_status_10" BEL
        "ethmac_crc_errors_status_11" BEL "ethmac_crc_errors_status_12" BEL
        "ethmac_crc_errors_status_13" BEL "ethmac_crc_errors_status_14" BEL
        "ethmac_crc_errors_status_15" BEL "ethmac_crc_errors_status_16" BEL
        "ethmac_crc_errors_status_17" BEL "ethmac_crc_errors_status_18" BEL
        "ethmac_crc_errors_status_19" BEL "ethmac_crc_errors_status_20" BEL
        "ethmac_crc_errors_status_21" BEL "ethmac_crc_errors_status_22" BEL
        "ethmac_crc_errors_status_23" BEL "ethmac_crc_errors_status_24" BEL
        "ethmac_crc_errors_status_25" BEL "ethmac_crc_errors_status_26" BEL
        "ethmac_crc_errors_status_27" BEL "ethmac_crc_errors_status_28" BEL
        "ethmac_crc_errors_status_29" BEL "ethmac_crc_errors_status_30" BEL
        "ethmac_crc_errors_status_31" BEL "ethmac_writer_counter_0" BEL
        "ethmac_writer_counter_1" BEL "ethmac_writer_counter_2" BEL
        "ethmac_writer_counter_3" BEL "ethmac_writer_counter_4" BEL
        "ethmac_writer_counter_5" BEL "ethmac_writer_counter_6" BEL
        "ethmac_writer_counter_7" BEL "ethmac_writer_counter_8" BEL
        "ethmac_writer_counter_9" BEL "ethmac_writer_counter_10" BEL
        "ethmac_writer_counter_11" BEL "ethmac_writer_counter_12" BEL
        "ethmac_writer_counter_13" BEL "ethmac_writer_counter_14" BEL
        "ethmac_writer_counter_15" BEL "ethmac_writer_counter_16" BEL
        "ethmac_writer_counter_17" BEL "ethmac_writer_counter_18" BEL
        "ethmac_writer_counter_19" BEL "ethmac_writer_counter_20" BEL
        "ethmac_writer_counter_21" BEL "ethmac_writer_counter_22" BEL
        "ethmac_writer_counter_23" BEL "ethmac_writer_counter_24" BEL
        "ethmac_writer_counter_25" BEL "ethmac_writer_counter_26" BEL
        "ethmac_writer_counter_27" BEL "ethmac_writer_counter_28" BEL
        "ethmac_writer_counter_29" BEL "ethmac_writer_counter_30" BEL
        "ethmac_writer_counter_31" BEL "ethmac_reader_fifo_level_0" BEL
        "ethmac_reader_fifo_level_1" BEL "netsoc_count_0" BEL "netsoc_count_3"
        BEL "netsoc_count_1" BEL "netsoc_count_2" BEL "netsoc_count_6" BEL
        "netsoc_count_4" BEL "netsoc_count_5" BEL "netsoc_count_9" BEL
        "netsoc_count_7" BEL "netsoc_count_8" BEL "netsoc_count_10" BEL
        "netsoc_count_11" BEL "netsoc_count_12" BEL "netsoc_count_13" BEL
        "netsoc_count_16" BEL "netsoc_count_14" BEL "netsoc_count_15" BEL
        "netsoc_count_17" BEL "netsoc_count_18" BEL "netsoc_count_19" BEL
        "refresher_state_FSM_FFd2" BEL "refresher_state_FSM_FFd1" BEL
        "liteethmacsramwriter_state_FSM_FFd3" BEL
        "liteethmacsramwriter_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd1" BEL "cache_state_FSM_FFd1" BEL
        "cache_state_FSM_FFd3" BEL "cache_state_FSM_FFd2" BEL
        "bankmachine2_state_FSM_FFd1" BEL "bankmachine2_state_FSM_FFd3" BEL
        "bankmachine2_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd1" BEL
        "bankmachine1_state_FSM_FFd3" BEL "bankmachine3_state_FSM_FFd3" BEL
        "bankmachine1_state_FSM_FFd2" BEL "bankmachine1_state_FSM_FFd1" BEL
        "bankmachine4_state_FSM_FFd3" BEL "bankmachine3_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine5_state_FSM_FFd3" BEL
        "bankmachine4_state_FSM_FFd2" BEL "bankmachine4_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd2" BEL "bankmachine5_state_FSM_FFd1" BEL
        "bankmachine6_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine7_state_FSM_FFd2" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine7_state_FSM_FFd3" BEL "bankmachine7_state_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd2" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        BEL "minerva_cpu/payload__pc$43_29" BEL
        "minerva_cpu/payload__pc$43_28" BEL "minerva_cpu/payload__pc$43_27"
        BEL "minerva_cpu/payload__pc$43_26" BEL
        "minerva_cpu/payload__pc$43_25" BEL "minerva_cpu/payload__pc$43_24"
        BEL "minerva_cpu/payload__pc$43_23" BEL
        "minerva_cpu/payload__pc$43_22" BEL "minerva_cpu/payload__pc$43_21"
        BEL "minerva_cpu/payload__pc$43_20" BEL
        "minerva_cpu/payload__pc$43_19" BEL "minerva_cpu/payload__pc$43_18"
        BEL "minerva_cpu/payload__pc$43_17" BEL
        "minerva_cpu/payload__pc$43_16" BEL "minerva_cpu/payload__pc$43_15"
        BEL "minerva_cpu/payload__pc$43_14" BEL
        "minerva_cpu/payload__pc$43_13" BEL "minerva_cpu/payload__pc$43_12"
        BEL "minerva_cpu/payload__pc$43_11" BEL
        "minerva_cpu/payload__pc$43_10" BEL "minerva_cpu/payload__pc$43_9" BEL
        "minerva_cpu/payload__pc$43_8" BEL "minerva_cpu/payload__pc$43_7" BEL
        "minerva_cpu/payload__pc$43_6" BEL "minerva_cpu/payload__pc$43_5" BEL
        "minerva_cpu/payload__pc$43_4" BEL "minerva_cpu/payload__pc$43_3" BEL
        "minerva_cpu/payload__pc$43_2" BEL "minerva_cpu/payload__pc$43_1" BEL
        "minerva_cpu/payload__pc$43_0" BEL "minerva_cpu/payload__pc$37_29" BEL
        "minerva_cpu/payload__pc$37_28" BEL "minerva_cpu/payload__pc$37_27"
        BEL "minerva_cpu/payload__pc$37_26" BEL
        "minerva_cpu/payload__pc$37_25" BEL "minerva_cpu/payload__pc$37_24"
        BEL "minerva_cpu/payload__pc$37_23" BEL
        "minerva_cpu/payload__pc$37_22" BEL "minerva_cpu/payload__pc$37_21"
        BEL "minerva_cpu/payload__pc$37_20" BEL
        "minerva_cpu/payload__pc$37_19" BEL "minerva_cpu/payload__pc$37_18"
        BEL "minerva_cpu/payload__pc$37_17" BEL
        "minerva_cpu/payload__pc$37_16" BEL "minerva_cpu/payload__pc$37_15"
        BEL "minerva_cpu/payload__pc$37_14" BEL
        "minerva_cpu/payload__pc$37_13" BEL "minerva_cpu/payload__pc$37_12"
        BEL "minerva_cpu/payload__pc$37_11" BEL
        "minerva_cpu/payload__pc$37_10" BEL "minerva_cpu/payload__pc$37_9" BEL
        "minerva_cpu/payload__pc$37_8" BEL "minerva_cpu/payload__pc$37_7" BEL
        "minerva_cpu/payload__pc$37_6" BEL "minerva_cpu/payload__pc$37_5" BEL
        "minerva_cpu/payload__pc$37_4" BEL "minerva_cpu/payload__pc$37_3" BEL
        "minerva_cpu/payload__pc$37_2" BEL "minerva_cpu/payload__pc$37_1" BEL
        "minerva_cpu/payload__pc$37_0" BEL "minerva_cpu/payload__pc$34_29" BEL
        "minerva_cpu/payload__pc$34_28" BEL "minerva_cpu/payload__pc$34_27"
        BEL "minerva_cpu/payload__pc$34_26" BEL
        "minerva_cpu/payload__pc$34_25" BEL "minerva_cpu/payload__pc$34_24"
        BEL "minerva_cpu/payload__pc$34_23" BEL
        "minerva_cpu/payload__pc$34_22" BEL "minerva_cpu/payload__pc$34_21"
        BEL "minerva_cpu/payload__pc$34_20" BEL
        "minerva_cpu/payload__pc$34_19" BEL "minerva_cpu/payload__pc$34_18"
        BEL "minerva_cpu/payload__pc$34_17" BEL
        "minerva_cpu/payload__pc$34_16" BEL "minerva_cpu/payload__pc$34_15"
        BEL "minerva_cpu/payload__pc$34_14" BEL
        "minerva_cpu/payload__pc$34_13" BEL "minerva_cpu/payload__pc$34_12"
        BEL "minerva_cpu/payload__pc$34_11" BEL
        "minerva_cpu/payload__pc$34_10" BEL "minerva_cpu/payload__pc$34_9" BEL
        "minerva_cpu/payload__pc$34_8" BEL "minerva_cpu/payload__pc$34_7" BEL
        "minerva_cpu/payload__pc$34_6" BEL "minerva_cpu/payload__pc$34_5" BEL
        "minerva_cpu/payload__pc$34_4" BEL "minerva_cpu/payload__pc$34_3" BEL
        "minerva_cpu/payload__pc$34_2" BEL "minerva_cpu/payload__pc$34_1" BEL
        "minerva_cpu/payload__pc$34_0" BEL
        "minerva_cpu/payload__branch_target$105_31" BEL
        "minerva_cpu/payload__branch_target$105_30" BEL
        "minerva_cpu/payload__branch_target$105_29" BEL
        "minerva_cpu/payload__branch_target$105_28" BEL
        "minerva_cpu/payload__branch_target$105_27" BEL
        "minerva_cpu/payload__branch_target$105_26" BEL
        "minerva_cpu/payload__branch_target$105_25" BEL
        "minerva_cpu/payload__branch_target$105_24" BEL
        "minerva_cpu/payload__branch_target$105_23" BEL
        "minerva_cpu/payload__branch_target$105_22" BEL
        "minerva_cpu/payload__branch_target$105_21" BEL
        "minerva_cpu/payload__branch_target$105_20" BEL
        "minerva_cpu/payload__branch_target$105_19" BEL
        "minerva_cpu/payload__branch_target$105_18" BEL
        "minerva_cpu/payload__branch_target$105_17" BEL
        "minerva_cpu/payload__branch_target$105_16" BEL
        "minerva_cpu/payload__branch_target$105_15" BEL
        "minerva_cpu/payload__branch_target$105_14" BEL
        "minerva_cpu/payload__branch_target$105_13" BEL
        "minerva_cpu/payload__branch_target$105_12" BEL
        "minerva_cpu/payload__branch_target$105_11" BEL
        "minerva_cpu/payload__branch_target$105_10" BEL
        "minerva_cpu/payload__branch_target$105_9" BEL
        "minerva_cpu/payload__branch_target$105_8" BEL
        "minerva_cpu/payload__branch_target$105_7" BEL
        "minerva_cpu/payload__branch_target$105_6" BEL
        "minerva_cpu/payload__branch_target$105_5" BEL
        "minerva_cpu/payload__branch_target$105_4" BEL
        "minerva_cpu/payload__branch_target$105_3" BEL
        "minerva_cpu/payload__branch_target$105_2" BEL
        "minerva_cpu/payload__branch_target$105_1" BEL
        "minerva_cpu/payload__branch_target$105_0" BEL
        "minerva_cpu/payload__branch_target$68_31" BEL
        "minerva_cpu/payload__branch_target$68_30" BEL
        "minerva_cpu/payload__branch_target$68_29" BEL
        "minerva_cpu/payload__branch_target$68_28" BEL
        "minerva_cpu/payload__branch_target$68_27" BEL
        "minerva_cpu/payload__branch_target$68_26" BEL
        "minerva_cpu/payload__branch_target$68_25" BEL
        "minerva_cpu/payload__branch_target$68_24" BEL
        "minerva_cpu/payload__branch_target$68_23" BEL
        "minerva_cpu/payload__branch_target$68_22" BEL
        "minerva_cpu/payload__branch_target$68_21" BEL
        "minerva_cpu/payload__branch_target$68_20" BEL
        "minerva_cpu/payload__branch_target$68_19" BEL
        "minerva_cpu/payload__branch_target$68_18" BEL
        "minerva_cpu/payload__branch_target$68_17" BEL
        "minerva_cpu/payload__branch_target$68_16" BEL
        "minerva_cpu/payload__branch_target$68_15" BEL
        "minerva_cpu/payload__branch_target$68_14" BEL
        "minerva_cpu/payload__branch_target$68_13" BEL
        "minerva_cpu/payload__branch_target$68_12" BEL
        "minerva_cpu/payload__branch_target$68_11" BEL
        "minerva_cpu/payload__branch_target$68_10" BEL
        "minerva_cpu/payload__branch_target$68_9" BEL
        "minerva_cpu/payload__branch_target$68_8" BEL
        "minerva_cpu/payload__branch_target$68_7" BEL
        "minerva_cpu/payload__branch_target$68_6" BEL
        "minerva_cpu/payload__branch_target$68_5" BEL
        "minerva_cpu/payload__branch_target$68_4" BEL
        "minerva_cpu/payload__branch_target$68_3" BEL
        "minerva_cpu/payload__branch_target$68_2" BEL
        "minerva_cpu/payload__src1$50_31" BEL
        "minerva_cpu/payload__src1$50_30" BEL
        "minerva_cpu/payload__src1$50_29" BEL
        "minerva_cpu/payload__src1$50_28" BEL
        "minerva_cpu/payload__src1$50_27" BEL
        "minerva_cpu/payload__src1$50_26" BEL
        "minerva_cpu/payload__src1$50_25" BEL
        "minerva_cpu/payload__src1$50_24" BEL
        "minerva_cpu/payload__src1$50_23" BEL
        "minerva_cpu/payload__src1$50_22" BEL
        "minerva_cpu/payload__src1$50_21" BEL
        "minerva_cpu/payload__src1$50_20" BEL
        "minerva_cpu/payload__src1$50_19" BEL
        "minerva_cpu/payload__src1$50_18" BEL
        "minerva_cpu/payload__src1$50_17" BEL
        "minerva_cpu/payload__src1$50_16" BEL
        "minerva_cpu/payload__src1$50_15" BEL
        "minerva_cpu/payload__src1$50_14" BEL
        "minerva_cpu/payload__src1$50_13" BEL
        "minerva_cpu/payload__src1$50_12" BEL
        "minerva_cpu/payload__src1$50_11" BEL
        "minerva_cpu/payload__src1$50_10" BEL "minerva_cpu/payload__src1$50_9"
        BEL "minerva_cpu/payload__src1$50_8" BEL
        "minerva_cpu/payload__src1$50_7" BEL "minerva_cpu/payload__src1$50_6"
        BEL "minerva_cpu/payload__src1$50_5" BEL
        "minerva_cpu/payload__src1$50_4" BEL "minerva_cpu/payload__src1$50_3"
        BEL "minerva_cpu/payload__src1$50_2" BEL
        "minerva_cpu/payload__src1$50_1" BEL "minerva_cpu/payload__src1$50_0"
        BEL "minerva_cpu/payload__result$118_31" BEL
        "minerva_cpu/payload__result$118_30" BEL
        "minerva_cpu/payload__result$118_29" BEL
        "minerva_cpu/payload__result$118_28" BEL
        "minerva_cpu/payload__result$118_27" BEL
        "minerva_cpu/payload__result$118_26" BEL
        "minerva_cpu/payload__result$118_25" BEL
        "minerva_cpu/payload__result$118_24" BEL
        "minerva_cpu/payload__result$118_23" BEL
        "minerva_cpu/payload__result$118_22" BEL
        "minerva_cpu/payload__result$118_21" BEL
        "minerva_cpu/payload__result$118_20" BEL
        "minerva_cpu/payload__result$118_19" BEL
        "minerva_cpu/payload__result$118_18" BEL
        "minerva_cpu/payload__result$118_17" BEL
        "minerva_cpu/payload__result$118_16" BEL
        "minerva_cpu/payload__result$118_15" BEL
        "minerva_cpu/payload__result$118_14" BEL
        "minerva_cpu/payload__result$118_13" BEL
        "minerva_cpu/payload__result$118_12" BEL
        "minerva_cpu/payload__result$118_11" BEL
        "minerva_cpu/payload__result$118_10" BEL
        "minerva_cpu/payload__result$118_9" BEL
        "minerva_cpu/payload__result$118_8" BEL
        "minerva_cpu/payload__result$118_7" BEL
        "minerva_cpu/payload__result$118_6" BEL
        "minerva_cpu/payload__result$118_5" BEL
        "minerva_cpu/payload__result$118_4" BEL
        "minerva_cpu/payload__result$118_3" BEL
        "minerva_cpu/payload__result$118_2" BEL
        "minerva_cpu/payload__result$118_1" BEL
        "minerva_cpu/payload__result$118_0" BEL
        "minerva_cpu/payload__result$87_31" BEL
        "minerva_cpu/payload__result$87_30" BEL
        "minerva_cpu/payload__result$87_29" BEL
        "minerva_cpu/payload__result$87_28" BEL
        "minerva_cpu/payload__result$87_27" BEL
        "minerva_cpu/payload__result$87_26" BEL
        "minerva_cpu/payload__result$87_25" BEL
        "minerva_cpu/payload__result$87_24" BEL
        "minerva_cpu/payload__result$87_23" BEL
        "minerva_cpu/payload__result$87_22" BEL
        "minerva_cpu/payload__result$87_21" BEL
        "minerva_cpu/payload__result$87_20" BEL
        "minerva_cpu/payload__result$87_19" BEL
        "minerva_cpu/payload__result$87_18" BEL
        "minerva_cpu/payload__result$87_17" BEL
        "minerva_cpu/payload__result$87_16" BEL
        "minerva_cpu/payload__result$87_15" BEL
        "minerva_cpu/payload__result$87_14" BEL
        "minerva_cpu/payload__result$87_13" BEL
        "minerva_cpu/payload__result$87_12" BEL
        "minerva_cpu/payload__result$87_11" BEL
        "minerva_cpu/payload__result$87_10" BEL
        "minerva_cpu/payload__result$87_9" BEL
        "minerva_cpu/payload__result$87_8" BEL
        "minerva_cpu/payload__result$87_7" BEL
        "minerva_cpu/payload__result$87_6" BEL
        "minerva_cpu/payload__result$87_5" BEL
        "minerva_cpu/payload__result$87_4" BEL
        "minerva_cpu/payload__result$87_3" BEL
        "minerva_cpu/payload__result$87_2" BEL
        "minerva_cpu/payload__result$87_1" BEL
        "minerva_cpu/payload__result$87_0" BEL
        "minerva_cpu/payload__src2$51_31" BEL
        "minerva_cpu/payload__src2$51_30" BEL
        "minerva_cpu/payload__src2$51_29" BEL
        "minerva_cpu/payload__src2$51_28" BEL
        "minerva_cpu/payload__src2$51_27" BEL
        "minerva_cpu/payload__src2$51_26" BEL
        "minerva_cpu/payload__src2$51_25" BEL
        "minerva_cpu/payload__src2$51_24" BEL
        "minerva_cpu/payload__src2$51_23" BEL
        "minerva_cpu/payload__src2$51_22" BEL
        "minerva_cpu/payload__src2$51_21" BEL
        "minerva_cpu/payload__src2$51_20" BEL
        "minerva_cpu/payload__src2$51_19" BEL
        "minerva_cpu/payload__src2$51_18" BEL
        "minerva_cpu/payload__src2$51_17" BEL
        "minerva_cpu/payload__src2$51_16" BEL
        "minerva_cpu/payload__src2$51_15" BEL
        "minerva_cpu/payload__src2$51_14" BEL
        "minerva_cpu/payload__src2$51_13" BEL
        "minerva_cpu/payload__src2$51_12" BEL
        "minerva_cpu/payload__src2$51_11" BEL
        "minerva_cpu/payload__src2$51_10" BEL "minerva_cpu/payload__src2$51_9"
        BEL "minerva_cpu/payload__src2$51_8" BEL
        "minerva_cpu/payload__src2$51_7" BEL "minerva_cpu/payload__src2$51_6"
        BEL "minerva_cpu/payload__src2$51_5" BEL
        "minerva_cpu/payload__src2$51_4" BEL "minerva_cpu/payload__src2$51_3"
        BEL "minerva_cpu/payload__src2$51_2" BEL
        "minerva_cpu/payload__src2$51_1" BEL "minerva_cpu/payload__src2$51_0"
        BEL "minerva_cpu/payload__rd$114_4" BEL
        "minerva_cpu/payload__rd$114_3" BEL "minerva_cpu/payload__rd$114_2"
        BEL "minerva_cpu/payload__rd$114_1" BEL
        "minerva_cpu/payload__rd$114_0" BEL
        "minerva_cpu/payload__load_mask$122_2" BEL
        "minerva_cpu/payload__load_mask$122_1" BEL
        "minerva_cpu/payload__load_mask$122_0" BEL
        "minerva_cpu/payload__rd$82_4" BEL "minerva_cpu/payload__rd$82_3" BEL
        "minerva_cpu/payload__rd$82_2" BEL "minerva_cpu/payload__rd$82_1" BEL
        "minerva_cpu/payload__rd$82_0" BEL
        "minerva_cpu/payload__load_mask$92_2" BEL
        "minerva_cpu/payload__load_mask$92_1" BEL
        "minerva_cpu/payload__load_mask$92_0" BEL
        "minerva_cpu/payload__rd$46_4" BEL "minerva_cpu/payload__rd$46_3" BEL
        "minerva_cpu/payload__rd$46_2" BEL "minerva_cpu/payload__rd$46_1" BEL
        "minerva_cpu/payload__rd$46_0" BEL "minerva_cpu/payload__rs1$47_4" BEL
        "minerva_cpu/payload__rs1$47_3" BEL "minerva_cpu/payload__rs1$47_2"
        BEL "minerva_cpu/payload__rs1$47_1" BEL
        "minerva_cpu/payload__rs1$47_0" BEL
        "minerva_cpu/payload__immediate$52_31" BEL
        "minerva_cpu/payload__immediate$52_30" BEL
        "minerva_cpu/payload__immediate$52_29" BEL
        "minerva_cpu/payload__immediate$52_28" BEL
        "minerva_cpu/payload__immediate$52_27" BEL
        "minerva_cpu/payload__immediate$52_26" BEL
        "minerva_cpu/payload__immediate$52_25" BEL
        "minerva_cpu/payload__immediate$52_24" BEL
        "minerva_cpu/payload__immediate$52_23" BEL
        "minerva_cpu/payload__immediate$52_22" BEL
        "minerva_cpu/payload__immediate$52_21" BEL
        "minerva_cpu/payload__immediate$52_20" BEL
        "minerva_cpu/payload__immediate$52_19" BEL
        "minerva_cpu/payload__immediate$52_18" BEL
        "minerva_cpu/payload__immediate$52_17" BEL
        "minerva_cpu/payload__immediate$52_16" BEL
        "minerva_cpu/payload__immediate$52_15" BEL
        "minerva_cpu/payload__immediate$52_14" BEL
        "minerva_cpu/payload__immediate$52_13" BEL
        "minerva_cpu/payload__immediate$52_12" BEL
        "minerva_cpu/payload__immediate$52_11" BEL
        "minerva_cpu/payload__immediate$52_10" BEL
        "minerva_cpu/payload__immediate$52_9" BEL
        "minerva_cpu/payload__immediate$52_8" BEL
        "minerva_cpu/payload__funct3$55_2" BEL
        "minerva_cpu/payload__funct3$55_1" BEL
        "minerva_cpu/payload__funct3$55_0" BEL
        "minerva_cpu/payload__csr_adr$71_7" BEL
        "minerva_cpu/payload__csr_adr$71_6" BEL
        "minerva_cpu/payload__csr_adr$71_5" BEL
        "minerva_cpu/payload__csr_adr$71_4" BEL
        "minerva_cpu/payload__csr_adr$71_3" BEL
        "minerva_cpu/payload__csr_adr$71_2" BEL
        "minerva_cpu/payload__csr_adr$71_1" BEL
        "minerva_cpu/payload__csr_adr$71_0" BEL
        "minerva_cpu/csrf_port__addr_8" BEL
        "minerva_cpu/payload__instruction$40_31" BEL
        "minerva_cpu/payload__instruction$40_30" BEL
        "minerva_cpu/payload__instruction$40_29" BEL
        "minerva_cpu/payload__instruction$40_27" BEL
        "minerva_cpu/payload__instruction$40_26" BEL
        "minerva_cpu/payload__instruction$40_25" BEL
        "minerva_cpu/payload__instruction$40_24" BEL
        "minerva_cpu/payload__instruction$40_23" BEL
        "minerva_cpu/payload__instruction$40_22" BEL
        "minerva_cpu/payload__instruction$40_21" BEL
        "minerva_cpu/payload__instruction$40_20" BEL
        "minerva_cpu/payload__instruction$40_19" BEL
        "minerva_cpu/payload__instruction$40_18" BEL
        "minerva_cpu/payload__instruction$40_17" BEL
        "minerva_cpu/payload__instruction$40_16" BEL
        "minerva_cpu/payload__instruction$40_15" BEL
        "minerva_cpu/payload__instruction$40_14" BEL
        "minerva_cpu/payload__instruction$40_13" BEL
        "minerva_cpu/payload__instruction$40_12" BEL
        "minerva_cpu/payload__instruction$40_11" BEL
        "minerva_cpu/payload__instruction$40_10" BEL
        "minerva_cpu/payload__instruction$40_9" BEL
        "minerva_cpu/payload__instruction$40_8" BEL
        "minerva_cpu/payload__instruction$40_7" BEL
        "minerva_cpu/payload__instruction$40_6" BEL
        "minerva_cpu/payload__instruction$40_5" BEL
        "minerva_cpu/payload__instruction$40_4" BEL
        "minerva_cpu/payload__instruction$40_3" BEL
        "minerva_cpu/payload__instruction$40_2" BEL
        "minerva_cpu/payload__instruction$40_1" BEL
        "minerva_cpu/payload__instruction$40_0" BEL
        "minerva_cpu/payload__load_data$123_31" BEL
        "minerva_cpu/payload__load_data$123_30" BEL
        "minerva_cpu/payload__load_data$123_29" BEL
        "minerva_cpu/payload__load_data$123_28" BEL
        "minerva_cpu/payload__load_data$123_27" BEL
        "minerva_cpu/payload__load_data$123_26" BEL
        "minerva_cpu/payload__load_data$123_25" BEL
        "minerva_cpu/payload__load_data$123_24" BEL
        "minerva_cpu/payload__load_data$123_23" BEL
        "minerva_cpu/payload__load_data$123_22" BEL
        "minerva_cpu/payload__load_data$123_21" BEL
        "minerva_cpu/payload__load_data$123_20" BEL
        "minerva_cpu/payload__load_data$123_19" BEL
        "minerva_cpu/payload__load_data$123_18" BEL
        "minerva_cpu/payload__load_data$123_17" BEL
        "minerva_cpu/payload__load_data$123_16" BEL
        "minerva_cpu/payload__load_data$123_15" BEL
        "minerva_cpu/payload__load_data$123_14" BEL
        "minerva_cpu/payload__load_data$123_13" BEL
        "minerva_cpu/payload__load_data$123_12" BEL
        "minerva_cpu/payload__load_data$123_11" BEL
        "minerva_cpu/payload__load_data$123_10" BEL
        "minerva_cpu/payload__load_data$123_9" BEL
        "minerva_cpu/payload__load_data$123_8" BEL
        "minerva_cpu/payload__load_data$123_7" BEL
        "minerva_cpu/payload__load_data$123_6" BEL
        "minerva_cpu/payload__load_data$123_5" BEL
        "minerva_cpu/payload__load_data$123_4" BEL
        "minerva_cpu/payload__load_data$123_3" BEL
        "minerva_cpu/payload__load_data$123_2" BEL
        "minerva_cpu/payload__load_data$123_1" BEL
        "minerva_cpu/payload__load_data$123_0" BEL
        "minerva_cpu/exception/mepc_r__value_31" BEL
        "minerva_cpu/exception/mepc_r__value_30" BEL
        "minerva_cpu/exception/mepc_r__value_29" BEL
        "minerva_cpu/exception/mepc_r__value_28" BEL
        "minerva_cpu/exception/mepc_r__value_27" BEL
        "minerva_cpu/exception/mepc_r__value_26" BEL
        "minerva_cpu/exception/mepc_r__value_25" BEL
        "minerva_cpu/exception/mepc_r__value_24" BEL
        "minerva_cpu/exception/mepc_r__value_23" BEL
        "minerva_cpu/exception/mepc_r__value_22" BEL
        "minerva_cpu/exception/mepc_r__value_21" BEL
        "minerva_cpu/exception/mepc_r__value_20" BEL
        "minerva_cpu/exception/mepc_r__value_19" BEL
        "minerva_cpu/exception/mepc_r__value_18" BEL
        "minerva_cpu/exception/mepc_r__value_17" BEL
        "minerva_cpu/exception/mepc_r__value_16" BEL
        "minerva_cpu/exception/mepc_r__value_15" BEL
        "minerva_cpu/exception/mepc_r__value_14" BEL
        "minerva_cpu/exception/mepc_r__value_13" BEL
        "minerva_cpu/exception/mepc_r__value_12" BEL
        "minerva_cpu/exception/mepc_r__value_11" BEL
        "minerva_cpu/exception/mepc_r__value_10" BEL
        "minerva_cpu/exception/mepc_r__value_9" BEL
        "minerva_cpu/exception/mepc_r__value_8" BEL
        "minerva_cpu/exception/mepc_r__value_7" BEL
        "minerva_cpu/exception/mepc_r__value_6" BEL
        "minerva_cpu/exception/mepc_r__value_5" BEL
        "minerva_cpu/exception/mepc_r__value_4" BEL
        "minerva_cpu/exception/mepc_r__value_3" BEL
        "minerva_cpu/exception/mepc_r__value_2" BEL
        "minerva_cpu/exception/mepc_r__value_1" BEL
        "minerva_cpu/exception/mepc_r__value_0" BEL
        "minerva_cpu/exception/mcause_r__ecode_30" BEL
        "minerva_cpu/exception/mcause_r__ecode_28" BEL
        "minerva_cpu/exception/mcause_r__ecode_27" BEL
        "minerva_cpu/exception/mcause_r__ecode_26" BEL
        "minerva_cpu/exception/mcause_r__ecode_25" BEL
        "minerva_cpu/exception/mcause_r__ecode_24" BEL
        "minerva_cpu/exception/mcause_r__ecode_23" BEL
        "minerva_cpu/exception/mcause_r__ecode_22" BEL
        "minerva_cpu/exception/mcause_r__ecode_21" BEL
        "minerva_cpu/exception/mcause_r__ecode_20" BEL
        "minerva_cpu/exception/mcause_r__ecode_19" BEL
        "minerva_cpu/exception/mcause_r__ecode_18" BEL
        "minerva_cpu/exception/mcause_r__ecode_17" BEL
        "minerva_cpu/exception/mcause_r__ecode_16" BEL
        "minerva_cpu/exception/mcause_r__ecode_15" BEL
        "minerva_cpu/exception/mcause_r__ecode_14" BEL
        "minerva_cpu/exception/mcause_r__ecode_13" BEL
        "minerva_cpu/exception/mcause_r__ecode_12" BEL
        "minerva_cpu/exception/mcause_r__ecode_11" BEL
        "minerva_cpu/exception/mcause_r__ecode_10" BEL
        "minerva_cpu/exception/mcause_r__ecode_9" BEL
        "minerva_cpu/exception/mcause_r__ecode_8" BEL
        "minerva_cpu/exception/mcause_r__ecode_7" BEL
        "minerva_cpu/exception/mcause_r__ecode_6" BEL
        "minerva_cpu/exception/mcause_r__ecode_5" BEL
        "minerva_cpu/exception/mcause_r__ecode_4" BEL
        "minerva_cpu/exception/mcause_r__ecode_3" BEL
        "minerva_cpu/exception/mcause_r__ecode_2" BEL
        "minerva_cpu/exception/mcause_r__ecode_1" BEL
        "minerva_cpu/exception/mcause_r__ecode_0" BEL
        "minerva_cpu/exception/irq_pending_r__value_31" BEL
        "minerva_cpu/exception/irq_pending_r__value_30" BEL
        "minerva_cpu/exception/irq_pending_r__value_29" BEL
        "minerva_cpu/exception/irq_pending_r__value_28" BEL
        "minerva_cpu/exception/irq_pending_r__value_27" BEL
        "minerva_cpu/exception/irq_pending_r__value_26" BEL
        "minerva_cpu/exception/irq_pending_r__value_25" BEL
        "minerva_cpu/exception/irq_pending_r__value_24" BEL
        "minerva_cpu/exception/irq_pending_r__value_23" BEL
        "minerva_cpu/exception/irq_pending_r__value_22" BEL
        "minerva_cpu/exception/irq_pending_r__value_21" BEL
        "minerva_cpu/exception/irq_pending_r__value_20" BEL
        "minerva_cpu/exception/irq_pending_r__value_19" BEL
        "minerva_cpu/exception/irq_pending_r__value_18" BEL
        "minerva_cpu/exception/irq_pending_r__value_17" BEL
        "minerva_cpu/exception/irq_pending_r__value_16" BEL
        "minerva_cpu/exception/irq_pending_r__value_15" BEL
        "minerva_cpu/exception/irq_pending_r__value_14" BEL
        "minerva_cpu/exception/irq_pending_r__value_13" BEL
        "minerva_cpu/exception/irq_pending_r__value_12" BEL
        "minerva_cpu/exception/irq_pending_r__value_11" BEL
        "minerva_cpu/exception/irq_pending_r__value_10" BEL
        "minerva_cpu/exception/irq_pending_r__value_9" BEL
        "minerva_cpu/exception/irq_pending_r__value_8" BEL
        "minerva_cpu/exception/irq_pending_r__value_7" BEL
        "minerva_cpu/exception/irq_pending_r__value_6" BEL
        "minerva_cpu/exception/irq_pending_r__value_5" BEL
        "minerva_cpu/exception/irq_pending_r__value_4" BEL
        "minerva_cpu/exception/irq_pending_r__value_3" BEL
        "minerva_cpu/exception/irq_pending_r__value_2" BEL
        "minerva_cpu/exception/irq_pending_r__value_1" BEL
        "minerva_cpu/exception/irq_pending_r__value_0" BEL
        "minerva_cpu/exception/irq_mask_r__value_31" BEL
        "minerva_cpu/exception/irq_mask_r__value_30" BEL
        "minerva_cpu/exception/irq_mask_r__value_29" BEL
        "minerva_cpu/exception/irq_mask_r__value_28" BEL
        "minerva_cpu/exception/irq_mask_r__value_27" BEL
        "minerva_cpu/exception/irq_mask_r__value_26" BEL
        "minerva_cpu/exception/irq_mask_r__value_25" BEL
        "minerva_cpu/exception/irq_mask_r__value_24" BEL
        "minerva_cpu/exception/irq_mask_r__value_23" BEL
        "minerva_cpu/exception/irq_mask_r__value_22" BEL
        "minerva_cpu/exception/irq_mask_r__value_21" BEL
        "minerva_cpu/exception/irq_mask_r__value_20" BEL
        "minerva_cpu/exception/irq_mask_r__value_19" BEL
        "minerva_cpu/exception/irq_mask_r__value_18" BEL
        "minerva_cpu/exception/irq_mask_r__value_17" BEL
        "minerva_cpu/exception/irq_mask_r__value_16" BEL
        "minerva_cpu/exception/irq_mask_r__value_15" BEL
        "minerva_cpu/exception/irq_mask_r__value_14" BEL
        "minerva_cpu/exception/irq_mask_r__value_13" BEL
        "minerva_cpu/exception/irq_mask_r__value_12" BEL
        "minerva_cpu/exception/irq_mask_r__value_11" BEL
        "minerva_cpu/exception/irq_mask_r__value_10" BEL
        "minerva_cpu/exception/irq_mask_r__value_9" BEL
        "minerva_cpu/exception/irq_mask_r__value_8" BEL
        "minerva_cpu/exception/irq_mask_r__value_7" BEL
        "minerva_cpu/exception/irq_mask_r__value_6" BEL
        "minerva_cpu/exception/irq_mask_r__value_5" BEL
        "minerva_cpu/exception/irq_mask_r__value_4" BEL
        "minerva_cpu/exception/irq_mask_r__value_3" BEL
        "minerva_cpu/exception/irq_mask_r__value_2" BEL
        "minerva_cpu/exception/irq_mask_r__value_1" BEL
        "minerva_cpu/exception/irq_mask_r__value_0" BEL
        "minerva_cpu/exception/mscratch_r__value_31" BEL
        "minerva_cpu/exception/mscratch_r__value_30" BEL
        "minerva_cpu/exception/mscratch_r__value_29" BEL
        "minerva_cpu/exception/mscratch_r__value_28" BEL
        "minerva_cpu/exception/mscratch_r__value_27" BEL
        "minerva_cpu/exception/mscratch_r__value_26" BEL
        "minerva_cpu/exception/mscratch_r__value_25" BEL
        "minerva_cpu/exception/mscratch_r__value_24" BEL
        "minerva_cpu/exception/mscratch_r__value_23" BEL
        "minerva_cpu/exception/mscratch_r__value_22" BEL
        "minerva_cpu/exception/mscratch_r__value_21" BEL
        "minerva_cpu/exception/mscratch_r__value_20" BEL
        "minerva_cpu/exception/mscratch_r__value_19" BEL
        "minerva_cpu/exception/mscratch_r__value_18" BEL
        "minerva_cpu/exception/mscratch_r__value_17" BEL
        "minerva_cpu/exception/mscratch_r__value_16" BEL
        "minerva_cpu/exception/mscratch_r__value_15" BEL
        "minerva_cpu/exception/mscratch_r__value_14" BEL
        "minerva_cpu/exception/mscratch_r__value_13" BEL
        "minerva_cpu/exception/mscratch_r__value_12" BEL
        "minerva_cpu/exception/mscratch_r__value_11" BEL
        "minerva_cpu/exception/mscratch_r__value_10" BEL
        "minerva_cpu/exception/mscratch_r__value_9" BEL
        "minerva_cpu/exception/mscratch_r__value_8" BEL
        "minerva_cpu/exception/mscratch_r__value_7" BEL
        "minerva_cpu/exception/mscratch_r__value_6" BEL
        "minerva_cpu/exception/mscratch_r__value_5" BEL
        "minerva_cpu/exception/mscratch_r__value_4" BEL
        "minerva_cpu/exception/mscratch_r__value_3" BEL
        "minerva_cpu/exception/mscratch_r__value_2" BEL
        "minerva_cpu/exception/mscratch_r__value_1" BEL
        "minerva_cpu/exception/mscratch_r__value_0" BEL
        "minerva_cpu/exception/mtvec_r__base_29" BEL
        "minerva_cpu/exception/mtvec_r__base_28" BEL
        "minerva_cpu/exception/mtvec_r__base_27" BEL
        "minerva_cpu/exception/mtvec_r__base_26" BEL
        "minerva_cpu/exception/mtvec_r__base_25" BEL
        "minerva_cpu/exception/mtvec_r__base_24" BEL
        "minerva_cpu/exception/mtvec_r__base_23" BEL
        "minerva_cpu/exception/mtvec_r__base_22" BEL
        "minerva_cpu/exception/mtvec_r__base_21" BEL
        "minerva_cpu/exception/mtvec_r__base_20" BEL
        "minerva_cpu/exception/mtvec_r__base_19" BEL
        "minerva_cpu/exception/mtvec_r__base_18" BEL
        "minerva_cpu/exception/mtvec_r__base_17" BEL
        "minerva_cpu/exception/mtvec_r__base_16" BEL
        "minerva_cpu/exception/mtvec_r__base_15" BEL
        "minerva_cpu/exception/mtvec_r__base_14" BEL
        "minerva_cpu/exception/mtvec_r__base_13" BEL
        "minerva_cpu/exception/mtvec_r__base_12" BEL
        "minerva_cpu/exception/mtvec_r__base_11" BEL
        "minerva_cpu/exception/mtvec_r__base_10" BEL
        "minerva_cpu/exception/mtvec_r__base_9" BEL
        "minerva_cpu/exception/mtvec_r__base_8" BEL
        "minerva_cpu/exception/mtvec_r__base_7" BEL
        "minerva_cpu/exception/mtvec_r__base_6" BEL
        "minerva_cpu/exception/mtvec_r__base_5" BEL
        "minerva_cpu/exception/mtvec_r__base_4" BEL
        "minerva_cpu/exception/mtvec_r__base_3" BEL
        "minerva_cpu/exception/mtvec_r__base_2" BEL
        "minerva_cpu/exception/mtvec_r__base_1" BEL
        "minerva_cpu/exception/mtvec_r__base_0" BEL
        "minerva_cpu/exception/mtvec_r__mode_1" BEL
        "minerva_cpu/exception/mtvec_r__mode_0" BEL
        "minerva_cpu/exception/misa_r__extensions_25" BEL
        "minerva_cpu/exception/misa_r__extensions_24" BEL
        "minerva_cpu/exception/misa_r__extensions_23" BEL
        "minerva_cpu/exception/misa_r__extensions_22" BEL
        "minerva_cpu/exception/misa_r__extensions_21" BEL
        "minerva_cpu/exception/misa_r__extensions_20" BEL
        "minerva_cpu/exception/misa_r__extensions_19" BEL
        "minerva_cpu/exception/misa_r__extensions_18" BEL
        "minerva_cpu/exception/misa_r__extensions_17" BEL
        "minerva_cpu/exception/misa_r__extensions_16" BEL
        "minerva_cpu/exception/misa_r__extensions_15" BEL
        "minerva_cpu/exception/misa_r__extensions_14" BEL
        "minerva_cpu/exception/misa_r__extensions_13" BEL
        "minerva_cpu/exception/misa_r__extensions_12" BEL
        "minerva_cpu/exception/misa_r__extensions_11" BEL
        "minerva_cpu/exception/misa_r__extensions_10" BEL
        "minerva_cpu/exception/misa_r__extensions_9" BEL
        "minerva_cpu/exception/misa_r__extensions_8" BEL
        "minerva_cpu/exception/misa_r__extensions_7" BEL
        "minerva_cpu/exception/misa_r__extensions_6" BEL
        "minerva_cpu/exception/misa_r__extensions_5" BEL
        "minerva_cpu/exception/misa_r__extensions_4" BEL
        "minerva_cpu/exception/misa_r__extensions_3" BEL
        "minerva_cpu/exception/misa_r__extensions_2" BEL
        "minerva_cpu/exception/misa_r__extensions_1" BEL
        "minerva_cpu/exception/misa_r__extensions_0" BEL
        "minerva_cpu/exception/misa_r__mxl_1" BEL
        "minerva_cpu/exception/misa_r__mxl_0" BEL
        "minerva_cpu/exception/mstatus_r__xs_1" BEL
        "minerva_cpu/exception/mstatus_r__xs_0" BEL
        "minerva_cpu/exception/mstatus_r__mpp_1" BEL
        "minerva_cpu/exception/mstatus_r__mpp_0" BEL
        "minerva_cpu/exception/mstatus_r__fs_1" BEL
        "minerva_cpu/exception/mstatus_r__fs_0" BEL
        "minerva_cpu/fetch/ibus__adr_29" BEL "minerva_cpu/fetch/ibus__adr_28"
        BEL "minerva_cpu/fetch/ibus__adr_27" BEL
        "minerva_cpu/fetch/ibus__adr_26" BEL "minerva_cpu/fetch/ibus__adr_25"
        BEL "minerva_cpu/fetch/ibus__adr_24" BEL
        "minerva_cpu/fetch/ibus__adr_23" BEL "minerva_cpu/fetch/ibus__adr_22"
        BEL "minerva_cpu/fetch/ibus__adr_21" BEL
        "minerva_cpu/fetch/ibus__adr_20" BEL "minerva_cpu/fetch/ibus__adr_19"
        BEL "minerva_cpu/fetch/ibus__adr_18" BEL
        "minerva_cpu/fetch/ibus__adr_17" BEL "minerva_cpu/fetch/ibus__adr_16"
        BEL "minerva_cpu/fetch/ibus__adr_15" BEL
        "minerva_cpu/fetch/ibus__adr_14" BEL "minerva_cpu/fetch/ibus__adr_13"
        BEL "minerva_cpu/fetch/ibus__adr_12" BEL
        "minerva_cpu/fetch/ibus__adr_11" BEL "minerva_cpu/fetch/ibus__adr_10"
        BEL "minerva_cpu/fetch/ibus__adr_9" BEL
        "minerva_cpu/fetch/ibus__adr_8" BEL "minerva_cpu/fetch/ibus__adr_7"
        BEL "minerva_cpu/fetch/ibus__adr_6" BEL
        "minerva_cpu/fetch/ibus__adr_5" BEL "minerva_cpu/fetch/ibus__adr_4"
        BEL "minerva_cpu/fetch/ibus__adr_3" BEL
        "minerva_cpu/fetch/ibus__adr_2" BEL "minerva_cpu/fetch/ibus__adr_1"
        BEL "minerva_cpu/fetch/ibus__adr_0" BEL
        "minerva_cpu/fetch/f_instruction$2_31" BEL
        "minerva_cpu/fetch/f_instruction$2_30" BEL
        "minerva_cpu/fetch/f_instruction$2_29" BEL
        "minerva_cpu/fetch/f_instruction$2_28" BEL
        "minerva_cpu/fetch/f_instruction$2_27" BEL
        "minerva_cpu/fetch/f_instruction$2_26" BEL
        "minerva_cpu/fetch/f_instruction$2_25" BEL
        "minerva_cpu/fetch/f_instruction$2_24" BEL
        "minerva_cpu/fetch/f_instruction$2_23" BEL
        "minerva_cpu/fetch/f_instruction$2_22" BEL
        "minerva_cpu/fetch/f_instruction$2_21" BEL
        "minerva_cpu/fetch/f_instruction$2_20" BEL
        "minerva_cpu/fetch/f_instruction$2_19" BEL
        "minerva_cpu/fetch/f_instruction$2_18" BEL
        "minerva_cpu/fetch/f_instruction$2_17" BEL
        "minerva_cpu/fetch/f_instruction$2_16" BEL
        "minerva_cpu/fetch/f_instruction$2_15" BEL
        "minerva_cpu/fetch/f_instruction$2_14" BEL
        "minerva_cpu/fetch/f_instruction$2_13" BEL
        "minerva_cpu/fetch/f_instruction$2_12" BEL
        "minerva_cpu/fetch/f_instruction$2_11" BEL
        "minerva_cpu/fetch/f_instruction$2_10" BEL
        "minerva_cpu/fetch/f_instruction$2_9" BEL
        "minerva_cpu/fetch/f_instruction$2_8" BEL
        "minerva_cpu/fetch/f_instruction$2_7" BEL
        "minerva_cpu/fetch/f_instruction$2_6" BEL
        "minerva_cpu/fetch/f_instruction$2_5" BEL
        "minerva_cpu/fetch/f_instruction$2_4" BEL
        "minerva_cpu/fetch/f_instruction$2_3" BEL
        "minerva_cpu/fetch/f_instruction$2_2" BEL
        "minerva_cpu/fetch/f_instruction$2_1" BEL
        "minerva_cpu/fetch/f_instruction$2_0" BEL
        "minerva_cpu/loadstore/dbus__sel_3" BEL
        "minerva_cpu/loadstore/dbus__sel_2" BEL
        "minerva_cpu/loadstore/dbus__sel_1" BEL
        "minerva_cpu/loadstore/dbus__sel_0" BEL
        "minerva_cpu/loadstore/dbus__adr_29" BEL
        "minerva_cpu/loadstore/dbus__adr_28" BEL
        "minerva_cpu/loadstore/dbus__adr_27" BEL
        "minerva_cpu/loadstore/dbus__adr_26" BEL
        "minerva_cpu/loadstore/dbus__adr_25" BEL
        "minerva_cpu/loadstore/dbus__adr_24" BEL
        "minerva_cpu/loadstore/dbus__adr_23" BEL
        "minerva_cpu/loadstore/dbus__adr_22" BEL
        "minerva_cpu/loadstore/dbus__adr_21" BEL
        "minerva_cpu/loadstore/dbus__adr_20" BEL
        "minerva_cpu/loadstore/dbus__adr_19" BEL
        "minerva_cpu/loadstore/dbus__adr_18" BEL
        "minerva_cpu/loadstore/dbus__adr_17" BEL
        "minerva_cpu/loadstore/dbus__adr_16" BEL
        "minerva_cpu/loadstore/dbus__adr_15" BEL
        "minerva_cpu/loadstore/dbus__adr_14" BEL
        "minerva_cpu/loadstore/dbus__adr_13" BEL
        "minerva_cpu/loadstore/dbus__adr_12" BEL
        "minerva_cpu/loadstore/dbus__adr_11" BEL
        "minerva_cpu/loadstore/dbus__adr_10" BEL
        "minerva_cpu/loadstore/dbus__adr_9" BEL
        "minerva_cpu/loadstore/dbus__adr_8" BEL
        "minerva_cpu/loadstore/dbus__adr_7" BEL
        "minerva_cpu/loadstore/dbus__adr_6" BEL
        "minerva_cpu/loadstore/dbus__adr_5" BEL
        "minerva_cpu/loadstore/dbus__adr_4" BEL
        "minerva_cpu/loadstore/dbus__adr_3" BEL
        "minerva_cpu/loadstore/dbus__adr_2" BEL
        "minerva_cpu/loadstore/dbus__adr_1" BEL
        "minerva_cpu/loadstore/dbus__adr_0" BEL
        "minerva_cpu/loadstore/dbus__dat_w_31" BEL
        "minerva_cpu/loadstore/dbus__dat_w_30" BEL
        "minerva_cpu/loadstore/dbus__dat_w_29" BEL
        "minerva_cpu/loadstore/dbus__dat_w_28" BEL
        "minerva_cpu/loadstore/dbus__dat_w_27" BEL
        "minerva_cpu/loadstore/dbus__dat_w_26" BEL
        "minerva_cpu/loadstore/dbus__dat_w_25" BEL
        "minerva_cpu/loadstore/dbus__dat_w_24" BEL
        "minerva_cpu/loadstore/dbus__dat_w_23" BEL
        "minerva_cpu/loadstore/dbus__dat_w_22" BEL
        "minerva_cpu/loadstore/dbus__dat_w_21" BEL
        "minerva_cpu/loadstore/dbus__dat_w_20" BEL
        "minerva_cpu/loadstore/dbus__dat_w_19" BEL
        "minerva_cpu/loadstore/dbus__dat_w_18" BEL
        "minerva_cpu/loadstore/dbus__dat_w_17" BEL
        "minerva_cpu/loadstore/dbus__dat_w_16" BEL
        "minerva_cpu/loadstore/dbus__dat_w_15" BEL
        "minerva_cpu/loadstore/dbus__dat_w_14" BEL
        "minerva_cpu/loadstore/dbus__dat_w_13" BEL
        "minerva_cpu/loadstore/dbus__dat_w_12" BEL
        "minerva_cpu/loadstore/dbus__dat_w_11" BEL
        "minerva_cpu/loadstore/dbus__dat_w_10" BEL
        "minerva_cpu/loadstore/dbus__dat_w_9" BEL
        "minerva_cpu/loadstore/dbus__dat_w_8" BEL
        "minerva_cpu/loadstore/dbus__dat_w_7" BEL
        "minerva_cpu/loadstore/dbus__dat_w_6" BEL
        "minerva_cpu/loadstore/dbus__dat_w_5" BEL
        "minerva_cpu/loadstore/dbus__dat_w_4" BEL
        "minerva_cpu/loadstore/dbus__dat_w_3" BEL
        "minerva_cpu/loadstore/dbus__dat_w_2" BEL
        "minerva_cpu/loadstore/dbus__dat_w_1" BEL
        "minerva_cpu/loadstore/dbus__dat_w_0" BEL
        "minerva_cpu/loadstore/m_load_data_31" BEL
        "minerva_cpu/loadstore/m_load_data_30" BEL
        "minerva_cpu/loadstore/m_load_data_29" BEL
        "minerva_cpu/loadstore/m_load_data_28" BEL
        "minerva_cpu/loadstore/m_load_data_27" BEL
        "minerva_cpu/loadstore/m_load_data_26" BEL
        "minerva_cpu/loadstore/m_load_data_25" BEL
        "minerva_cpu/loadstore/m_load_data_24" BEL
        "minerva_cpu/loadstore/m_load_data_23" BEL
        "minerva_cpu/loadstore/m_load_data_22" BEL
        "minerva_cpu/loadstore/m_load_data_21" BEL
        "minerva_cpu/loadstore/m_load_data_20" BEL
        "minerva_cpu/loadstore/m_load_data_19" BEL
        "minerva_cpu/loadstore/m_load_data_18" BEL
        "minerva_cpu/loadstore/m_load_data_17" BEL
        "minerva_cpu/loadstore/m_load_data_16" BEL
        "minerva_cpu/loadstore/m_load_data_15" BEL
        "minerva_cpu/loadstore/m_load_data_14" BEL
        "minerva_cpu/loadstore/m_load_data_13" BEL
        "minerva_cpu/loadstore/m_load_data_12" BEL
        "minerva_cpu/loadstore/m_load_data_11" BEL
        "minerva_cpu/loadstore/m_load_data_10" BEL
        "minerva_cpu/loadstore/m_load_data_9" BEL
        "minerva_cpu/loadstore/m_load_data_8" BEL
        "minerva_cpu/loadstore/m_load_data_7" BEL
        "minerva_cpu/loadstore/m_load_data_6" BEL
        "minerva_cpu/loadstore/m_load_data_5" BEL
        "minerva_cpu/loadstore/m_load_data_4" BEL
        "minerva_cpu/loadstore/m_load_data_3" BEL
        "minerva_cpu/loadstore/m_load_data_2" BEL
        "minerva_cpu/loadstore/m_load_data_1" BEL
        "minerva_cpu/loadstore/m_load_data_0" BEL
        "minerva_cpu/shifter/m_result$9_31" BEL
        "minerva_cpu/shifter/m_result$9_30" BEL
        "minerva_cpu/shifter/m_result$9_29" BEL
        "minerva_cpu/shifter/m_result$9_28" BEL
        "minerva_cpu/shifter/m_result$9_27" BEL
        "minerva_cpu/shifter/m_result$9_26" BEL
        "minerva_cpu/shifter/m_result$9_25" BEL
        "minerva_cpu/shifter/m_result$9_24" BEL
        "minerva_cpu/shifter/m_result$9_23" BEL
        "minerva_cpu/shifter/m_result$9_22" BEL
        "minerva_cpu/shifter/m_result$9_21" BEL
        "minerva_cpu/shifter/m_result$9_20" BEL
        "minerva_cpu/shifter/m_result$9_19" BEL
        "minerva_cpu/shifter/m_result$9_18" BEL
        "minerva_cpu/shifter/m_result$9_17" BEL
        "minerva_cpu/shifter/m_result$9_16" BEL
        "minerva_cpu/shifter/m_result$9_15" BEL
        "minerva_cpu/shifter/m_result$9_14" BEL
        "minerva_cpu/shifter/m_result$9_13" BEL
        "minerva_cpu/shifter/m_result$9_12" BEL
        "minerva_cpu/shifter/m_result$9_11" BEL
        "minerva_cpu/shifter/m_result$9_10" BEL
        "minerva_cpu/shifter/m_result$9_9" BEL
        "minerva_cpu/shifter/m_result$9_8" BEL
        "minerva_cpu/shifter/m_result$9_7" BEL
        "minerva_cpu/shifter/m_result$9_6" BEL
        "minerva_cpu/shifter/m_result$9_5" BEL
        "minerva_cpu/shifter/m_result$9_4" BEL
        "minerva_cpu/shifter/m_result$9_3" BEL
        "minerva_cpu/shifter/m_result$9_2" BEL
        "minerva_cpu/shifter/m_result$9_1" BEL
        "minerva_cpu/shifter/m_result$9_0" BEL "netsoc_sdram_cmd_payload_ras"
        BEL "netsoc_zero_pending" BEL "opsis_i2c_data_drv" BEL "suart_tx_busy"
        BEL "suart_rx_busy" BEL "suart_tx_pending" BEL "suart_rx_pending" BEL
        "suart_rx_fifo_readable" BEL "spiflash_dq_oe" BEL "spiflash_cs_n" BEL
        "spiflash_bus_ack" BEL "netsoc_sdram_bankmachine0_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine0_trccon_ready" BEL
        "netsoc_sdram_bankmachine0_trascon_ready" BEL
        "netsoc_sdram_bankmachine1_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_trccon_ready" BEL
        "netsoc_sdram_bankmachine2_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_trascon_ready" BEL
        "netsoc_sdram_bankmachine2_trccon_ready" BEL
        "netsoc_sdram_bankmachine2_trascon_ready" BEL
        "netsoc_sdram_bankmachine3_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine3_trccon_ready" BEL
        "netsoc_sdram_bankmachine3_trascon_ready" BEL
        "netsoc_sdram_bankmachine4_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine4_trccon_ready" BEL
        "netsoc_sdram_bankmachine4_trascon_ready" BEL
        "netsoc_sdram_bankmachine5_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_trccon_ready" BEL
        "netsoc_sdram_bankmachine5_trascon_ready" BEL
        "netsoc_sdram_bankmachine6_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine6_trccon_ready" BEL
        "netsoc_sdram_bankmachine6_trascon_ready" BEL
        "netsoc_sdram_bankmachine7_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine7_trccon_ready" BEL
        "netsoc_sdram_bankmachine7_trascon_ready" BEL
        "netsoc_sdram_trrdcon_ready" BEL "netsoc_sdram_twtrcon_ready" BEL
        "netsoc_grant" BEL "suart_tx_fifo_readable" BEL
        "opsis_i2c_sda_drv_reg" BEL "ethmac_reader_done_pending" BEL
        "suart_tx" BEL "netsoc_sdram_bankmachine0_row_opened" BEL
        "netsoc_sdram_bankmachine1_row_opened" BEL
        "netsoc_sdram_bankmachine2_row_opened" BEL
        "netsoc_sdram_bankmachine3_row_opened" BEL
        "netsoc_sdram_bankmachine4_row_opened" BEL
        "netsoc_sdram_bankmachine5_row_opened" BEL
        "netsoc_sdram_bankmachine6_row_opened" BEL
        "netsoc_sdram_bankmachine7_row_opened" BEL
        "netsoc_sdram_bankmachine2_trccon_count_0" BEL
        "netsoc_sdram_bankmachine2_trccon_count_1" BEL
        "netsoc_sdram_bankmachine0_trccon_count_0" BEL
        "netsoc_sdram_bankmachine0_trccon_count_1" BEL
        "netsoc_sdram_bankmachine1_trccon_count_0" BEL
        "netsoc_sdram_bankmachine1_trccon_count_1" BEL
        "netsoc_sdram_bankmachine3_trccon_count_0" BEL
        "netsoc_sdram_bankmachine3_trccon_count_1" BEL
        "netsoc_sdram_bankmachine5_trccon_count_0" BEL
        "netsoc_sdram_bankmachine5_trccon_count_1" BEL
        "netsoc_sdram_bankmachine4_trccon_count_0" BEL
        "netsoc_sdram_bankmachine4_trccon_count_1" BEL
        "netsoc_sdram_bankmachine6_trccon_count_0" BEL
        "netsoc_sdram_bankmachine6_trccon_count_1" BEL
        "netsoc_sdram_bankmachine7_trccon_count_0" BEL
        "netsoc_sdram_bankmachine7_trccon_count_1" BEL
        "netsoc_sdram_trrdcon_count" BEL "netsoc_sdram_time1_0" BEL
        "netsoc_sdram_time1_1" BEL "netsoc_sdram_time1_2" BEL
        "netsoc_sdram_time1_3" BEL "netsoc_sdram_time0_0" BEL
        "netsoc_sdram_time0_1" BEL "netsoc_sdram_time0_2" BEL
        "netsoc_sdram_time0_3" BEL "netsoc_sdram_time0_4" BEL
        "minerva_cpu/f/valid$1" BEL "minerva_cpu/d/valid$1" BEL
        "minerva_cpu/a/valid" BEL "minerva_cpu/x/valid$1" BEL
        "minerva_cpu/m/valid$1" BEL "minerva_cpu/payload__misaligned_fetch$45"
        BEL "minerva_cpu/payload__misaligned_fetch$39" BEL
        "minerva_cpu/payload__bus_error$74" BEL
        "minerva_cpu/payload__misaligned_fetch$35" BEL
        "minerva_cpu/payload__bus_error$41" BEL "minerva_cpu/w_valid_r" BEL
        "minerva_cpu/payload__condition_met$103" BEL
        "minerva_cpu/payload__load$120" BEL
        "minerva_cpu/payload__branch_predict_taken" BEL
        "minerva_cpu/payload__load$91" BEL "minerva_cpu/payload__compare$98"
        BEL "minerva_cpu/payload__shift$89" BEL
        "minerva_cpu/payload__mret$109" BEL "minerva_cpu/payload__rd_we$48"
        BEL "minerva_cpu/payload__rs1_re$49" BEL
        "minerva_cpu/payload__bypass_m$54" BEL
        "minerva_cpu/payload__bypass_x$53" BEL "minerva_cpu/payload__load$56"
        BEL "minerva_cpu/payload__store$57" BEL
        "minerva_cpu/payload__adder_sub$58" BEL
        "minerva_cpu/payload__logic$59" BEL "minerva_cpu/payload__shift$62"
        BEL "minerva_cpu/payload__compare$66" BEL
        "minerva_cpu/payload__direction$63" BEL "minerva_cpu/payload__sext$64"
        BEL "minerva_cpu/payload__jump$65" BEL
        "minerva_cpu/payload__branch$67" BEL "minerva_cpu/payload__csr$70" BEL
        "minerva_cpu/payload__csr_adr$71_11" BEL
        "minerva_cpu/payload__csr_we$72" BEL "minerva_cpu/payload__ecall$75"
        BEL "minerva_cpu/payload__ebreak$76" BEL
        "minerva_cpu/payload__mret$77" BEL "minerva_cpu/payload__illegal$78"
        BEL "minerva_cpu/payload__rd_we$116" BEL
        "minerva_cpu/csrf_port__addr_12" BEL
        "minerva_cpu/payload__bypass_m$86" BEL "minerva_cpu/payload__rd_we$84"
        BEL "minerva_cpu/payload__exception$110" BEL
        "minerva_cpu/payload__branch_taken$106" BEL
        "minerva_cpu/payload__branch_predict_taken$107" BEL
        "minerva_cpu/exception/mstatus_r__mie" BEL
        "minerva_cpu/exception/mcause_r__ecode_29" BEL
        "minerva_cpu/exception/mcause_r__interrupt" BEL
        "minerva_cpu/exception/mstatus_r__mpie" BEL
        "minerva_cpu/exception/mip_r__mtip" BEL
        "minerva_cpu/exception/mip_r__meip" BEL
        "minerva_cpu/exception/mip_r__ueip" BEL
        "minerva_cpu/exception/mip_r__seip" BEL
        "minerva_cpu/exception/mip_r__stip" BEL
        "minerva_cpu/exception/mip_r__utip" BEL
        "minerva_cpu/exception/mip_r__ssip" BEL
        "minerva_cpu/exception/mip_r__msip" BEL
        "minerva_cpu/exception/mip_r__usip" BEL
        "minerva_cpu/exception/mstatus_r__sd" BEL
        "minerva_cpu/exception/mstatus_r__tw" BEL
        "minerva_cpu/exception/mstatus_r__tvm" BEL
        "minerva_cpu/exception/mstatus_r__tsr" BEL
        "minerva_cpu/exception/mstatus_r__mxr" BEL
        "minerva_cpu/exception/mstatus_r__sum" BEL
        "minerva_cpu/exception/mstatus_r__spp" BEL
        "minerva_cpu/exception/mstatus_r__mprv" BEL
        "minerva_cpu/exception/mstatus_r__spie" BEL
        "minerva_cpu/exception/mstatus_r__sie" BEL
        "minerva_cpu/exception/mstatus_r__upie" BEL
        "minerva_cpu/exception/mstatus_r__uie" BEL
        "minerva_cpu/exception/mie_r__meie" BEL
        "minerva_cpu/exception/mie_r__seie" BEL
        "minerva_cpu/exception/mie_r__ueie" BEL
        "minerva_cpu/exception/mie_r__mtie" BEL
        "minerva_cpu/exception/mie_r__stie" BEL
        "minerva_cpu/exception/mie_r__utie" BEL
        "minerva_cpu/exception/mie_r__msie" BEL
        "minerva_cpu/exception/mie_r__usie" BEL
        "minerva_cpu/exception/mie_r__ssie" BEL "minerva_cpu/fetch/ibus__stb"
        BEL "minerva_cpu/fetch/f_bus_error$5" BEL
        "minerva_cpu/loadstore/dbus__stb" BEL "minerva_cpu/loadstore/dbus__we"
        BEL "minerva_cpu/shifter/m_direction" BEL "spiflash_clk" BEL
        "netsoc_bus_wishbone_ack" BEL "ethmac_writer_storage_full" BEL
        "ethmac_reader_slot_storage_full" BEL
        "ethmac_reader_eventmanager_storage_full" BEL
        "ethphy_crg_storage_full" BEL "opsis_i2c_fx2_reset_storage_full" BEL
        "opsisi2c_storage_full" BEL "spiflash_bitbang_en_storage_full" BEL
        "netsoc_en_storage_full" BEL "netsoc_eventmanager_storage_full" BEL
        "opsis_i2c_is_read" BEL "opsis_i2c_data_bit" BEL
        "ethmac_writer_fifo_produce" BEL "ethmac_reader_fifo_produce" BEL
        "ethmac_writer_fifo_consume" BEL "ethmac_reader_fifo_consume" BEL
        "ethmac_writer_slot" BEL "netsoc_sram_bus_ack" BEL
        "netsoc_sdram_cmd_payload_we" BEL "ethmac_sram0_bus_ack1" BEL
        "ethmac_sram1_bus_ack1" BEL "ethmac_slave_sel_r_1" BEL
        "opsis_i2c_slave_addr_re" BEL "netsoc_interface_we" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata1_re111_FRB" BEL
        "Mmux_netsoc_csrbankarray_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_2645_OUT11611_FRB"
        BEL "netsoc_csrbankarray_csrbank6_sel<13>1_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata0_re11_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata1_re11_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata1_re11_FRB" BEL
        "_n14087<5>1_FRB" BEL "_n14009<5>1_FRB" BEL
        "new_master_wdata_ready0_BRB0" BEL "new_master_wdata_ready0_BRB1" BEL
        "new_master_wdata_ready0_BRB2" BEL "new_master_wdata_ready0_BRB3" BEL
        "new_master_wdata_ready0_BRB4" BEL "new_master_wdata_ready0_BRB5" BEL
        "new_master_rdata_valid1_BRB0" BEL "new_master_rdata_valid2_BRB0" BEL
        "new_master_rdata_valid3_BRB0" BEL "new_master_rdata_valid3_BRB1" BEL
        "new_master_rdata_valid3_BRB2" BEL "new_master_rdata_valid3_BRB3" BEL
        "new_master_rdata_valid3_BRB4" BEL "new_master_rdata_valid3_BRB5" BEL
        "new_master_rdata_valid2_BRB6" BEL "new_master_rdata_valid2_BRB7" BEL
        "new_master_rdata_valid2_BRB8" BEL "new_master_rdata_valid2_BRB9" BEL
        "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "netsoc_sdram_storage_full_0_1" BEL "netsoc_interface_adr_3_1" BEL
        "netsoc_interface_adr_5_1" BEL "netsoc_interface_we_1" BEL
        "netsoc_csrbankarray_csrbank6_sel<13>1_FRB_1" BEL
        "netsoc_interface_adr_3_2" BEL "netsoc_sdram_storage_full_0_2" BEL
        "netsoc_sdram_storage_full_0_3" BEL "netsoc_sdram_storage_full_0_4"
        BEL "netsoc_interface_adr_1_1" BEL "netsoc_interface_we_2" BEL
        "netsoc_interface_adr_5_2" BEL "netsoc_sdram_storage_full_0_5" BEL
        "ethphy_mdio_storage_full_2" PIN "Mram_mem_grain01_pins<20>" PIN
        "Mram_mem_grain01_pins<21>" PIN "Mram_mem_grain11_pins<20>" PIN
        "Mram_mem_grain11_pins<21>" PIN "Mram_mem_grain21_pins<20>" PIN
        "Mram_mem_grain21_pins<21>" PIN "Mram_mem_grain31_pins<20>" PIN
        "Mram_mem_grain31_pins<21>" PIN "Mram_mem_grain0_11_pins<20>" PIN
        "Mram_mem_grain0_11_pins<21>" PIN "Mram_mem_grain1_11_pins<20>" PIN
        "Mram_mem_grain1_11_pins<21>" PIN "Mram_mem_grain2_11_pins<20>" PIN
        "Mram_mem_grain2_11_pins<21>" PIN "Mram_mem_grain3_11_pins<20>" PIN
        "Mram_mem_grain3_11_pins<21>" PIN "Mram_tag_mem_pins<9>" PIN
        "Mram_mem_4_pins<18>" PIN "Mram_mem_4_pins<19>" PIN
        "Mram_mem_3_pins<18>" PIN "Mram_mem_3_pins<19>" PIN
        "Mram_storage_116_pins<20>" PIN "Mram_mem_11_pins<9>" PIN
        "Mram_mem_12_pins<9>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_18_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_115_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_116_pins<9>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_data_mem4_pins<9>" PIN "Mram_storage_122_pins<21>" PIN
        "Mram_storage_121_pins<17>" PIN "Mram_storage_115_pins<16>" PIN
        "minerva_cpu/Mram_gprf1_pins<16>" PIN
        "minerva_cpu/Mram_gprf1_pins<17>" PIN "minerva_cpu/Mram_gprf_pins<16>"
        PIN "minerva_cpu/Mram_gprf_pins<17>" PIN "Mram_mem32_pins<14>" PIN
        "Mram_mem31_pins<14>" PIN "Mram_mem30_pins<14>" PIN
        "Mram_mem29_pins<14>" PIN "Mram_mem28_pins<14>" PIN
        "Mram_mem27_pins<14>" PIN "Mram_mem26_pins<14>" PIN
        "Mram_mem25_pins<14>" PIN "Mram_mem24_pins<14>" PIN
        "Mram_mem23_pins<14>" PIN "Mram_mem22_pins<14>" PIN
        "Mram_mem21_pins<14>" PIN "Mram_mem20_pins<14>" PIN
        "Mram_mem19_pins<14>" PIN "Mram_mem18_pins<14>" PIN
        "Mram_mem17_pins<14>" PIN "Mram_mem16_pins<14>" PIN
        "Mram_mem15_pins<14>" PIN "Mram_mem14_pins<14>" PIN
        "Mram_mem13_pins<14>" PIN "Mram_mem12_pins<14>" PIN
        "Mram_mem11_pins<14>" PIN "Mram_mem10_pins<14>" PIN
        "Mram_mem9_pins<14>" PIN "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>"
        PIN "Mram_mem6_pins<14>" PIN "Mram_mem5_pins<14>" PIN
        "Mram_mem4_pins<14>" PIN "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>"
        PIN "Mram_mem1_pins<14>" BEL "Mshreg_new_master_rdata_valid2_BRB4" BEL
        "new_master_rdata_valid2_BRB4" BEL
        "Mshreg_new_master_rdata_valid2_BRB10" BEL
        "new_master_rdata_valid2_BRB10" BEL
        "Mshreg_new_master_rdata_valid2_BRB11" BEL
        "new_master_rdata_valid2_BRB11" BEL
        "Mshreg_new_master_rdata_valid2_BRB12" BEL
        "new_master_rdata_valid2_BRB12" BEL
        "Mshreg_new_master_rdata_valid2_BRB13" BEL
        "new_master_rdata_valid2_BRB13" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB15" BEL
        "new_master_rdata_valid2_BRB15" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid2_BRB17" BEL
        "new_master_rdata_valid2_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB18" BEL
        "new_master_rdata_valid2_BRB18" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB20" BEL
        "new_master_rdata_valid2_BRB20" BEL
        "Mshreg_new_master_rdata_valid2_BRB21" BEL
        "new_master_rdata_valid2_BRB21" BEL
        "Mshreg_new_master_rdata_valid2_BRB22" BEL
        "new_master_rdata_valid2_BRB22" BEL
        "Mshreg_new_master_rdata_valid2_BRB23" BEL
        "new_master_rdata_valid2_BRB23" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB3" BEL
        "new_master_rdata_valid2_BRB3" BEL
        "Mshreg_new_master_rdata_valid2_BRB25" BEL
        "new_master_rdata_valid2_BRB25" BEL
        "Mshreg_new_master_rdata_valid2_BRB26" BEL
        "new_master_rdata_valid2_BRB26" BEL
        "Mshreg_new_master_rdata_valid2_BRB27" BEL
        "new_master_rdata_valid2_BRB27" BEL
        "Mshreg_new_master_rdata_valid2_BRB28" BEL
        "new_master_rdata_valid2_BRB28" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid1_BRB5" BEL
        "new_master_rdata_valid1_BRB5" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB31" BEL
        "new_master_rdata_valid1_BRB31" BEL
        "Mshreg_new_master_rdata_valid1_BRB32" BEL
        "new_master_rdata_valid1_BRB32" BEL
        "Mshreg_new_master_rdata_valid1_BRB33" BEL
        "new_master_rdata_valid1_BRB33" BEL
        "Mshreg_new_master_rdata_valid1_BRB34" BEL
        "new_master_rdata_valid1_BRB34" BEL
        "Mshreg_new_master_rdata_valid1_BRB6" BEL
        "new_master_rdata_valid1_BRB6" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB36" BEL
        "new_master_rdata_valid1_BRB36" BEL
        "Mshreg_new_master_rdata_valid1_BRB37" BEL
        "new_master_rdata_valid1_BRB37" BEL
        "Mshreg_new_master_rdata_valid1_BRB38" BEL
        "new_master_rdata_valid1_BRB38" BEL
        "Mshreg_new_master_rdata_valid1_BRB39" BEL
        "new_master_rdata_valid1_BRB39" BEL
        "Mshreg_new_master_rdata_valid1_BRB7" BEL
        "new_master_rdata_valid1_BRB7" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB41" BEL
        "new_master_rdata_valid1_BRB41" BEL
        "Mshreg_new_master_rdata_valid1_BRB42" BEL
        "new_master_rdata_valid1_BRB42" BEL
        "Mshreg_new_master_rdata_valid1_BRB43" BEL
        "new_master_rdata_valid1_BRB43" BEL
        "Mshreg_new_master_rdata_valid1_BRB44" BEL
        "new_master_rdata_valid1_BRB44" BEL
        "Mshreg_new_master_rdata_valid1_BRB8" BEL
        "new_master_rdata_valid1_BRB8" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB46" BEL
        "new_master_rdata_valid1_BRB46" BEL
        "Mshreg_new_master_rdata_valid1_BRB47" BEL
        "new_master_rdata_valid1_BRB47" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB49" BEL
        "new_master_rdata_valid1_BRB49" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage4/SP" BEL "Mram_storage4/DP" BEL
        "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL "Mram_storage3/SP" BEL
        "Mram_storage3/DP" BEL "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL
        "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_17/SP" BEL "Mram_storage_17/DP" BEL "Mram_storage_15/SP"
        BEL "Mram_storage_15/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_18/SP" BEL "Mram_storage_18/DP"
        BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP" BEL
        "Mram_storage_110/SP" BEL "Mram_storage_110/DP" BEL
        "Mram_storage_111/SP" BEL "Mram_storage_111/DP" BEL
        "Mram_storage_112/SP" BEL "Mram_storage_112/DP" BEL
        "Mram_storage_131/DP" BEL "Mram_storage_131/SP" BEL
        "Mram_storage_1310/DP" BEL "Mram_storage_1310/SP" BEL
        "Mram_storage_1311/DP" BEL "Mram_storage_1311/SP" BEL
        "Mram_storage_1312/DP" BEL "Mram_storage_1312/SP" BEL
        "Mram_storage_1313/DP" BEL "Mram_storage_1313/SP" BEL
        "Mram_storage_1314/DP" BEL "Mram_storage_1314/SP" BEL
        "Mram_storage_1315/DP" BEL "Mram_storage_1315/SP" BEL
        "Mram_storage_1316/DP" BEL "Mram_storage_1316/SP" BEL
        "Mram_storage_1317/DP" BEL "Mram_storage_1317/SP" BEL
        "Mram_storage_1318/DP" BEL "Mram_storage_1318/SP" BEL
        "Mram_storage_1319/DP" BEL "Mram_storage_1319/SP" BEL
        "Mram_storage_132/DP" BEL "Mram_storage_132/SP" BEL
        "Mram_storage_1320/DP" BEL "Mram_storage_1320/SP" BEL
        "Mram_storage_1321/DP" BEL "Mram_storage_1321/SP" BEL
        "Mram_storage_1322/DP" BEL "Mram_storage_1322/SP" BEL
        "Mram_storage_1323/DP" BEL "Mram_storage_1323/SP" BEL
        "Mram_storage_1324/DP" BEL "Mram_storage_1324/SP" BEL
        "Mram_storage_1325/DP" BEL "Mram_storage_1325/SP" BEL
        "Mram_storage_1326/DP" BEL "Mram_storage_1326/SP" BEL
        "Mram_storage_1327/DP" BEL "Mram_storage_1327/SP" BEL
        "Mram_storage_1328/DP" BEL "Mram_storage_1328/SP" BEL
        "Mram_storage_1329/DP" BEL "Mram_storage_1329/SP" BEL
        "Mram_storage_133/DP" BEL "Mram_storage_133/SP" BEL
        "Mram_storage_1330/DP" BEL "Mram_storage_1330/SP" BEL
        "Mram_storage_1331/DP" BEL "Mram_storage_1331/SP" BEL
        "Mram_storage_1332/DP" BEL "Mram_storage_1332/SP" BEL
        "Mram_storage_1333/DP" BEL "Mram_storage_1333/SP" BEL
        "Mram_storage_134/DP" BEL "Mram_storage_134/SP" BEL
        "Mram_storage_135/DP" BEL "Mram_storage_135/SP" BEL
        "Mram_storage_136/DP" BEL "Mram_storage_136/SP" BEL
        "Mram_storage_137/DP" BEL "Mram_storage_137/SP" BEL
        "Mram_storage_138/DP" BEL "Mram_storage_138/SP" BEL
        "Mram_storage_139/DP" BEL "Mram_storage_139/SP" BEL
        "Mram_storage_141/DP" BEL "Mram_storage_141/SP" BEL
        "Mram_storage_1410/DP" BEL "Mram_storage_1410/SP" BEL
        "Mram_storage_1411/DP" BEL "Mram_storage_1411/SP" BEL
        "Mram_storage_1412/DP" BEL "Mram_storage_1412/SP" BEL
        "Mram_storage_142/DP" BEL "Mram_storage_142/SP" BEL
        "Mram_storage_143/DP" BEL "Mram_storage_143/SP" BEL
        "Mram_storage_144/DP" BEL "Mram_storage_144/SP" BEL
        "Mram_storage_145/DP" BEL "Mram_storage_145/SP" BEL
        "Mram_storage_146/DP" BEL "Mram_storage_146/SP" BEL
        "Mram_storage_147/DP" BEL "Mram_storage_147/SP" BEL
        "Mram_storage_148/DP" BEL "Mram_storage_148/SP" BEL
        "Mram_storage_149/DP" BEL "Mram_storage_149/SP" BEL
        "Mram_storage_21/DP" BEL "Mram_storage_21/SP" BEL
        "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL
        "Mram_storage_99/SP";
TIMEGRP crg_unbuf_sys_0 = BEL "xilinxmultiregimpl2_regs0" BEL
        "xilinxmultiregimpl3_regs0" BEL "xilinxmultiregimpl2_regs1" BEL
        "xilinxmultiregimpl3_regs1" BEL "suart_rx_r" BEL "suart_rx_reg_0" BEL
        "suart_rx_reg_1" BEL "suart_rx_reg_2" BEL "suart_rx_reg_3" BEL
        "suart_rx_reg_4" BEL "suart_rx_reg_5" BEL "suart_rx_reg_6" BEL
        "suart_rx_reg_7" BEL "netsoc_rom_bus_ack" BEL
        "netsoc_bus_wishbone_dat_r_0" BEL "netsoc_bus_wishbone_dat_r_1" BEL
        "netsoc_bus_wishbone_dat_r_2" BEL "netsoc_bus_wishbone_dat_r_3" BEL
        "netsoc_bus_wishbone_dat_r_4" BEL "netsoc_bus_wishbone_dat_r_5" BEL
        "netsoc_bus_wishbone_dat_r_6" BEL "netsoc_bus_wishbone_dat_r_7" BEL
        "netsoc_zero_old_trigger" BEL "suart_sink_ready" BEL
        "suart_tx_old_trigger" BEL "suart_rx_old_trigger" BEL
        "netsoc_sdram_cmd_payload_a_10" BEL "netsoc_sdram_cmd_payload_cas" BEL
        "netsoc_sdram_generator_done" BEL "netsoc_sdram_bandwidth_cmd_ready"
        BEL "ethmac_reader_last_d" BEL "ethmac_sram0_bus_ack0" BEL
        "ethmac_sram1_bus_ack0" BEL "ethmac_slave_sel_r_0" BEL
        "ethmac_slave_sel_r_2" BEL "ethmac_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_0" BEL "netsoc_slave_sel_r_1" BEL
        "netsoc_slave_sel_r_2" BEL "netsoc_slave_sel_r_3" BEL
        "netsoc_slave_sel_r_4" BEL "netsoc_slave_sel_r_5" BEL
        "netsoc_csrbankarray_sel_r" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "netsoc_sdram_dfi_p0_cas_n" BEL "netsoc_sdram_dfi_p1_cas_n" BEL
        "netsoc_sdram_dfi_p0_ras_n" BEL "netsoc_sdram_dfi_p0_we_n" BEL
        "netsoc_sdram_dfi_p1_ras_n" BEL "netsoc_sdram_dfi_p1_we_n" BEL
        "opsis_i2c_counter_0" BEL "opsis_i2c_counter_1" BEL
        "opsis_i2c_counter_2" BEL "opsis_i2c_counter_3" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "netsoc_sdram_generator_counter_0" BEL
        "netsoc_sdram_generator_counter_1" BEL
        "netsoc_sdram_generator_counter_2" BEL
        "netsoc_sdram_generator_counter_3" BEL
        "netsoc_sdram_generator_counter_4" BEL
        "netsoc_sdram_generator_counter_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "ethmac_writer_errors_status_0" BEL "ethmac_writer_errors_status_1"
        BEL "ethmac_writer_errors_status_2" BEL
        "ethmac_writer_errors_status_3" BEL "ethmac_writer_errors_status_4"
        BEL "ethmac_writer_errors_status_5" BEL
        "ethmac_writer_errors_status_6" BEL "ethmac_writer_errors_status_7"
        BEL "ethmac_writer_errors_status_8" BEL
        "ethmac_writer_errors_status_9" BEL "ethmac_writer_errors_status_10"
        BEL "ethmac_writer_errors_status_11" BEL
        "ethmac_writer_errors_status_12" BEL "ethmac_writer_errors_status_13"
        BEL "ethmac_writer_errors_status_14" BEL
        "ethmac_writer_errors_status_15" BEL "ethmac_writer_errors_status_16"
        BEL "ethmac_writer_errors_status_17" BEL
        "ethmac_writer_errors_status_18" BEL "ethmac_writer_errors_status_19"
        BEL "ethmac_writer_errors_status_20" BEL
        "ethmac_writer_errors_status_21" BEL "ethmac_writer_errors_status_22"
        BEL "ethmac_writer_errors_status_23" BEL
        "ethmac_writer_errors_status_24" BEL "ethmac_writer_errors_status_25"
        BEL "ethmac_writer_errors_status_26" BEL
        "ethmac_writer_errors_status_27" BEL "ethmac_writer_errors_status_28"
        BEL "ethmac_writer_errors_status_29" BEL
        "ethmac_writer_errors_status_30" BEL "ethmac_writer_errors_status_31"
        BEL "opsis_i2c_samp_carry" BEL "opsis_i2c_samp_count_1" BEL
        "opsis_i2c_samp_count_2" BEL "netsoc_sdram_bandwidth_counter_2" BEL
        "netsoc_sdram_bandwidth_counter_3" BEL
        "netsoc_sdram_bandwidth_counter_4" BEL
        "netsoc_sdram_bandwidth_counter_5" BEL
        "netsoc_sdram_bandwidth_counter_6" BEL
        "netsoc_sdram_bandwidth_counter_7" BEL
        "netsoc_sdram_bandwidth_counter_8" BEL
        "netsoc_sdram_bandwidth_counter_9" BEL
        "netsoc_sdram_bandwidth_counter_10" BEL
        "netsoc_sdram_bandwidth_counter_11" BEL
        "netsoc_sdram_bandwidth_counter_12" BEL
        "netsoc_sdram_bandwidth_counter_13" BEL
        "netsoc_sdram_bandwidth_counter_14" BEL
        "netsoc_sdram_bandwidth_counter_15" BEL
        "netsoc_sdram_bandwidth_counter_16" BEL
        "netsoc_sdram_bandwidth_counter_17" BEL
        "netsoc_sdram_bandwidth_counter_18" BEL
        "netsoc_sdram_bandwidth_counter_19" BEL
        "netsoc_sdram_bandwidth_counter_20" BEL
        "netsoc_sdram_bandwidth_counter_21" BEL
        "netsoc_sdram_bandwidth_counter_22" BEL
        "netsoc_sdram_bandwidth_counter_23" BEL "phase_sys" BEL
        "dfi_dfi_p2_rddata_valid" BEL "new_master_wdata_ready1" BEL
        "opsis_i2c_scl_i" BEL "suart_source_payload_data_0" BEL
        "suart_source_payload_data_1" BEL "suart_source_payload_data_2" BEL
        "suart_source_payload_data_3" BEL "suart_source_payload_data_4" BEL
        "suart_source_payload_data_5" BEL "suart_source_payload_data_6" BEL
        "suart_source_payload_data_7" BEL "netsoc_interface_dat_w_0" BEL
        "netsoc_interface_dat_w_1" BEL "netsoc_interface_dat_w_2" BEL
        "netsoc_interface_dat_w_3" BEL "netsoc_interface_dat_w_4" BEL
        "netsoc_interface_dat_w_5" BEL "netsoc_interface_dat_w_6" BEL
        "netsoc_interface_dat_w_7" BEL "netsoc_interface_adr_0" BEL
        "netsoc_interface_adr_1" BEL "netsoc_interface_adr_2" BEL
        "netsoc_interface_adr_3" BEL "netsoc_interface_adr_4" BEL
        "netsoc_interface_adr_5" BEL "netsoc_interface_adr_9" BEL
        "netsoc_interface_adr_10" BEL "netsoc_interface_adr_11" BEL
        "netsoc_interface_adr_12" BEL "netsoc_interface_adr_13" BEL
        "opsis_i2c_scl_r" BEL "suart_phase_accumulator_tx_2" BEL
        "suart_phase_accumulator_tx_3" BEL "suart_phase_accumulator_tx_4" BEL
        "suart_phase_accumulator_tx_5" BEL "suart_phase_accumulator_tx_6" BEL
        "suart_phase_accumulator_tx_7" BEL "suart_phase_accumulator_tx_8" BEL
        "suart_phase_accumulator_tx_9" BEL "suart_phase_accumulator_tx_10" BEL
        "suart_phase_accumulator_tx_11" BEL "suart_phase_accumulator_tx_12"
        BEL "suart_phase_accumulator_tx_13" BEL
        "suart_phase_accumulator_tx_14" BEL "suart_phase_accumulator_tx_15"
        BEL "suart_phase_accumulator_tx_16" BEL
        "suart_phase_accumulator_tx_17" BEL "suart_phase_accumulator_tx_18"
        BEL "suart_phase_accumulator_tx_19" BEL
        "suart_phase_accumulator_tx_20" BEL "suart_phase_accumulator_tx_21"
        BEL "suart_phase_accumulator_tx_22" BEL
        "suart_phase_accumulator_tx_23" BEL "suart_phase_accumulator_tx_24"
        BEL "suart_phase_accumulator_tx_25" BEL
        "suart_phase_accumulator_tx_26" BEL "suart_phase_accumulator_tx_27"
        BEL "suart_phase_accumulator_tx_28" BEL
        "suart_phase_accumulator_tx_29" BEL "suart_phase_accumulator_tx_30"
        BEL "suart_phase_accumulator_tx_31" BEL "suart_uart_clk_txen" BEL
        "suart_phase_accumulator_rx_2" BEL "suart_phase_accumulator_rx_3" BEL
        "suart_phase_accumulator_rx_4" BEL "suart_phase_accumulator_rx_5" BEL
        "suart_phase_accumulator_rx_6" BEL "suart_phase_accumulator_rx_7" BEL
        "suart_phase_accumulator_rx_8" BEL "suart_phase_accumulator_rx_9" BEL
        "suart_phase_accumulator_rx_10" BEL "suart_phase_accumulator_rx_11"
        BEL "suart_phase_accumulator_rx_12" BEL
        "suart_phase_accumulator_rx_13" BEL "suart_phase_accumulator_rx_14"
        BEL "suart_phase_accumulator_rx_15" BEL
        "suart_phase_accumulator_rx_16" BEL "suart_phase_accumulator_rx_17"
        BEL "suart_phase_accumulator_rx_18" BEL
        "suart_phase_accumulator_rx_19" BEL "suart_phase_accumulator_rx_20"
        BEL "suart_phase_accumulator_rx_21" BEL
        "suart_phase_accumulator_rx_22" BEL "suart_phase_accumulator_rx_23"
        BEL "suart_phase_accumulator_rx_24" BEL
        "suart_phase_accumulator_rx_25" BEL "suart_phase_accumulator_rx_26"
        BEL "suart_phase_accumulator_rx_27" BEL
        "suart_phase_accumulator_rx_28" BEL "suart_phase_accumulator_rx_29"
        BEL "suart_phase_accumulator_rx_30" BEL
        "suart_phase_accumulator_rx_31" BEL "dfi_dfi_p0_rddata_valid" BEL
        "netsoc_sdram_bandwidth_nreads_r_0" BEL
        "netsoc_sdram_bandwidth_nreads_r_1" BEL
        "netsoc_sdram_bandwidth_nreads_r_2" BEL
        "netsoc_sdram_bandwidth_nreads_r_3" BEL
        "netsoc_sdram_bandwidth_nreads_r_4" BEL
        "netsoc_sdram_bandwidth_nreads_r_5" BEL
        "netsoc_sdram_bandwidth_nreads_r_6" BEL
        "netsoc_sdram_bandwidth_nreads_r_7" BEL
        "netsoc_sdram_bandwidth_nreads_r_8" BEL
        "netsoc_sdram_bandwidth_nreads_r_9" BEL
        "netsoc_sdram_bandwidth_nreads_r_10" BEL
        "netsoc_sdram_bandwidth_nreads_r_11" BEL
        "netsoc_sdram_bandwidth_nreads_r_12" BEL
        "netsoc_sdram_bandwidth_nreads_r_13" BEL
        "netsoc_sdram_bandwidth_nreads_r_14" BEL
        "netsoc_sdram_bandwidth_nreads_r_15" BEL
        "netsoc_sdram_bandwidth_nreads_r_16" BEL
        "netsoc_sdram_bandwidth_nreads_r_17" BEL
        "netsoc_sdram_bandwidth_nreads_r_18" BEL
        "netsoc_sdram_bandwidth_nreads_r_19" BEL
        "netsoc_sdram_bandwidth_nreads_r_20" BEL
        "netsoc_sdram_bandwidth_nreads_r_21" BEL
        "netsoc_sdram_bandwidth_nreads_r_22" BEL
        "netsoc_sdram_bandwidth_nreads_r_23" BEL
        "netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "netsoc_sdram_bandwidth_nreads_status_0" BEL
        "netsoc_sdram_bandwidth_nreads_status_1" BEL
        "netsoc_sdram_bandwidth_nreads_status_2" BEL
        "netsoc_sdram_bandwidth_nreads_status_3" BEL
        "netsoc_sdram_bandwidth_nreads_status_4" BEL
        "netsoc_sdram_bandwidth_nreads_status_5" BEL
        "netsoc_sdram_bandwidth_nreads_status_6" BEL
        "netsoc_sdram_bandwidth_nreads_status_7" BEL
        "netsoc_sdram_bandwidth_nreads_status_8" BEL
        "netsoc_sdram_bandwidth_nreads_status_9" BEL
        "netsoc_sdram_bandwidth_nreads_status_10" BEL
        "netsoc_sdram_bandwidth_nreads_status_11" BEL
        "netsoc_sdram_bandwidth_nreads_status_12" BEL
        "netsoc_sdram_bandwidth_nreads_status_13" BEL
        "netsoc_sdram_bandwidth_nreads_status_14" BEL
        "netsoc_sdram_bandwidth_nreads_status_15" BEL
        "netsoc_sdram_bandwidth_nreads_status_16" BEL
        "netsoc_sdram_bandwidth_nreads_status_17" BEL
        "netsoc_sdram_bandwidth_nreads_status_18" BEL
        "netsoc_sdram_bandwidth_nreads_status_19" BEL
        "netsoc_sdram_bandwidth_nreads_status_20" BEL
        "netsoc_sdram_bandwidth_nreads_status_21" BEL
        "netsoc_sdram_bandwidth_nreads_status_22" BEL
        "netsoc_sdram_bandwidth_nreads_status_23" BEL
        "netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "ethmac_reader_counter_2" BEL "ethmac_reader_counter_3" BEL
        "ethmac_reader_counter_4" BEL "ethmac_reader_counter_5" BEL
        "ethmac_reader_counter_6" BEL "ethmac_reader_counter_7" BEL
        "ethmac_reader_counter_8" BEL "ethmac_reader_counter_9" BEL
        "ethmac_reader_counter_10" BEL "netsoc_ctrl_storage_full_31" BEL
        "netsoc_ctrl_storage_full_30" BEL "netsoc_ctrl_storage_full_29" BEL
        "netsoc_ctrl_storage_full_27" BEL "netsoc_ctrl_storage_full_26" BEL
        "netsoc_ctrl_storage_full_24" BEL "netsoc_ctrl_storage_full_23" BEL
        "netsoc_ctrl_storage_full_22" BEL "netsoc_ctrl_storage_full_19" BEL
        "netsoc_ctrl_storage_full_15" BEL "netsoc_ctrl_storage_full_17" BEL
        "netsoc_ctrl_storage_full_16" BEL "netsoc_ctrl_storage_full_13" BEL
        "netsoc_ctrl_storage_full_11" BEL "netsoc_ctrl_storage_full_8" BEL
        "netsoc_ctrl_storage_full_7" BEL "netsoc_ctrl_storage_full_2" BEL
        "netsoc_ctrl_storage_full_1" BEL "netsoc_ctrl_storage_full_0" BEL
        "ethmac_reader_length_storage_full_10" BEL
        "ethmac_reader_length_storage_full_9" BEL
        "ethmac_reader_length_storage_full_8" BEL "ethphy_mdio_storage_full_0"
        BEL "ethphy_mdio_storage_full_1" BEL "front_panel_leds_storage_full_0"
        BEL "front_panel_leds_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_2" BEL
        "opsis_i2c_slave_addr_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_4" BEL
        "opsis_i2c_slave_addr_storage_full_5" BEL
        "opsis_i2c_slave_addr_storage_full_6" BEL
        "netsoc_sdram_storage_full_0" BEL "netsoc_sdram_storage_full_1" BEL
        "netsoc_sdram_storage_full_2" BEL "netsoc_sdram_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "suart_eventmanager_storage_full_0" BEL
        "suart_eventmanager_storage_full_1" BEL "netsoc_ctrl_storage_full_28"
        BEL "netsoc_ctrl_storage_full_20" BEL "netsoc_ctrl_storage_full_25"
        BEL "netsoc_ctrl_storage_full_21" BEL "netsoc_ctrl_storage_full_18"
        BEL "netsoc_ctrl_storage_full_14" BEL "netsoc_ctrl_storage_full_12"
        BEL "netsoc_ctrl_storage_full_10" BEL "netsoc_ctrl_storage_full_9" BEL
        "netsoc_ctrl_storage_full_6" BEL "netsoc_ctrl_storage_full_5" BEL
        "netsoc_ctrl_storage_full_4" BEL "netsoc_ctrl_storage_full_3" BEL
        "opsis_i2c_master_storage_full_0" BEL
        "opsis_i2c_master_storage_full_1" BEL
        "opsis_i2c_master_storage_full_2" BEL
        "opsis_i2c_master_storage_full_3" BEL
        "opsis_i2c_master_storage_full_4" BEL
        "opsis_i2c_master_storage_full_5" BEL
        "opsis_i2c_master_storage_full_6" BEL
        "opsis_i2c_master_storage_full_7" BEL
        "ethmac_reader_length_storage_full_0" BEL
        "ethmac_reader_length_storage_full_1" BEL
        "ethmac_reader_length_storage_full_2" BEL
        "ethmac_reader_length_storage_full_3" BEL
        "ethmac_reader_length_storage_full_4" BEL
        "ethmac_reader_length_storage_full_5" BEL
        "ethmac_reader_length_storage_full_6" BEL
        "ethmac_reader_length_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "netsoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "netsoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "netsoc_load_storage_full_24" BEL "netsoc_load_storage_full_25" BEL
        "netsoc_load_storage_full_26" BEL "netsoc_load_storage_full_27" BEL
        "netsoc_load_storage_full_28" BEL "netsoc_load_storage_full_29" BEL
        "netsoc_load_storage_full_30" BEL "netsoc_load_storage_full_31" BEL
        "netsoc_load_storage_full_16" BEL "netsoc_load_storage_full_17" BEL
        "netsoc_load_storage_full_18" BEL "netsoc_load_storage_full_19" BEL
        "netsoc_load_storage_full_20" BEL "netsoc_load_storage_full_21" BEL
        "netsoc_load_storage_full_22" BEL "netsoc_load_storage_full_23" BEL
        "netsoc_load_storage_full_8" BEL "netsoc_load_storage_full_9" BEL
        "netsoc_load_storage_full_10" BEL "netsoc_load_storage_full_11" BEL
        "netsoc_load_storage_full_12" BEL "netsoc_load_storage_full_13" BEL
        "netsoc_load_storage_full_14" BEL "netsoc_load_storage_full_15" BEL
        "netsoc_load_storage_full_0" BEL "netsoc_load_storage_full_1" BEL
        "netsoc_load_storage_full_2" BEL "netsoc_load_storage_full_3" BEL
        "netsoc_load_storage_full_4" BEL "netsoc_load_storage_full_5" BEL
        "netsoc_load_storage_full_6" BEL "netsoc_load_storage_full_7" BEL
        "netsoc_reload_storage_full_24" BEL "netsoc_reload_storage_full_25"
        BEL "netsoc_reload_storage_full_26" BEL
        "netsoc_reload_storage_full_27" BEL "netsoc_reload_storage_full_28"
        BEL "netsoc_reload_storage_full_29" BEL
        "netsoc_reload_storage_full_30" BEL "netsoc_reload_storage_full_31"
        BEL "netsoc_reload_storage_full_16" BEL
        "netsoc_reload_storage_full_17" BEL "netsoc_reload_storage_full_18"
        BEL "netsoc_reload_storage_full_19" BEL
        "netsoc_reload_storage_full_20" BEL "netsoc_reload_storage_full_21"
        BEL "netsoc_reload_storage_full_22" BEL
        "netsoc_reload_storage_full_23" BEL "netsoc_reload_storage_full_8" BEL
        "netsoc_reload_storage_full_9" BEL "netsoc_reload_storage_full_10" BEL
        "netsoc_reload_storage_full_11" BEL "netsoc_reload_storage_full_12"
        BEL "netsoc_reload_storage_full_13" BEL
        "netsoc_reload_storage_full_14" BEL "netsoc_reload_storage_full_15"
        BEL "netsoc_reload_storage_full_0" BEL "netsoc_reload_storage_full_1"
        BEL "netsoc_reload_storage_full_2" BEL "netsoc_reload_storage_full_3"
        BEL "netsoc_reload_storage_full_4" BEL "netsoc_reload_storage_full_5"
        BEL "netsoc_reload_storage_full_6" BEL "netsoc_reload_storage_full_7"
        BEL "new_master_rdata_valid4" BEL "ethmac_tx_cdc_graycounter0_q_0" BEL
        "ethmac_tx_cdc_graycounter0_q_1" BEL "ethmac_tx_cdc_graycounter0_q_2"
        BEL "ethmac_tx_cdc_graycounter0_q_3" BEL
        "ethmac_tx_cdc_graycounter0_q_4" BEL "ethmac_tx_cdc_graycounter0_q_5"
        BEL "ethmac_tx_cdc_graycounter0_q_6" BEL
        "ethmac_rx_cdc_graycounter1_q_0" BEL "ethmac_rx_cdc_graycounter1_q_1"
        BEL "ethmac_rx_cdc_graycounter1_q_2" BEL
        "ethmac_rx_cdc_graycounter1_q_3" BEL "ethmac_rx_cdc_graycounter1_q_4"
        BEL "ethmac_rx_cdc_graycounter1_q_5" BEL
        "ethmac_rx_cdc_graycounter1_q_6" BEL "memdat_1_0" BEL "memdat_1_1" BEL
        "memdat_1_2" BEL "memdat_1_3" BEL "memdat_1_4" BEL "memdat_1_5" BEL
        "memdat_1_6" BEL "memdat_1_7" BEL "opsis_i2c_status_storage_full_0"
        BEL "opsis_i2c_status_storage_full_1" BEL "xilinxmultiregimpl4_regs0"
        BEL "suart_uart_clk_rxen" BEL "netsoc_sdram_dfi_p0_rddata_en" BEL
        "netsoc_sdram_dfi_p1_rddata_en" BEL "netsoc_sdram_dfi_p1_wrdata_en"
        BEL "xilinxmultiregimpl4_regs1" BEL "netsoc_value_0" BEL
        "netsoc_value_1" BEL "netsoc_value_2" BEL "netsoc_value_3" BEL
        "netsoc_value_4" BEL "netsoc_value_5" BEL "netsoc_value_6" BEL
        "netsoc_value_7" BEL "netsoc_value_8" BEL "netsoc_value_9" BEL
        "netsoc_value_10" BEL "netsoc_value_11" BEL "netsoc_value_12" BEL
        "netsoc_value_13" BEL "netsoc_value_14" BEL "netsoc_value_15" BEL
        "netsoc_value_16" BEL "netsoc_value_17" BEL "netsoc_value_18" BEL
        "netsoc_value_19" BEL "netsoc_value_20" BEL "netsoc_value_21" BEL
        "netsoc_value_22" BEL "netsoc_value_23" BEL "netsoc_value_24" BEL
        "netsoc_value_25" BEL "netsoc_value_26" BEL "netsoc_value_27" BEL
        "netsoc_value_28" BEL "netsoc_value_29" BEL "netsoc_value_30" BEL
        "netsoc_value_31" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface9_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl1_regs0" BEL "suart_tx_reg_0" BEL "suart_tx_reg_1"
        BEL "suart_tx_reg_2" BEL "suart_tx_reg_3" BEL "suart_tx_reg_4" BEL
        "suart_tx_reg_5" BEL "suart_tx_reg_6" BEL "suart_tx_reg_7" BEL
        "spiflash_dqi_0" BEL "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL
        "spiflash_dqi_3" BEL "xilinxmultiregimpl1_regs1" BEL
        "netsoc_value_status_0" BEL "netsoc_value_status_1" BEL
        "netsoc_value_status_2" BEL "netsoc_value_status_3" BEL
        "netsoc_value_status_4" BEL "netsoc_value_status_5" BEL
        "netsoc_value_status_6" BEL "netsoc_value_status_7" BEL
        "netsoc_value_status_8" BEL "netsoc_value_status_9" BEL
        "netsoc_value_status_10" BEL "netsoc_value_status_11" BEL
        "netsoc_value_status_12" BEL "netsoc_value_status_13" BEL
        "netsoc_value_status_14" BEL "netsoc_value_status_15" BEL
        "netsoc_value_status_16" BEL "netsoc_value_status_17" BEL
        "netsoc_value_status_18" BEL "netsoc_value_status_19" BEL
        "netsoc_value_status_20" BEL "netsoc_value_status_21" BEL
        "netsoc_value_status_22" BEL "netsoc_value_status_23" BEL
        "netsoc_value_status_24" BEL "netsoc_value_status_25" BEL
        "netsoc_value_status_26" BEL "netsoc_value_status_27" BEL
        "netsoc_value_status_28" BEL "netsoc_value_status_29" BEL
        "netsoc_value_status_30" BEL "netsoc_value_status_31" BEL
        "suart_source_valid" BEL "opsis_i2c_sda_i" BEL "opsis_i2c_sda_r" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "opsis_i2c_din_0" BEL "opsis_i2c_din_1" BEL "opsis_i2c_din_2" BEL
        "opsis_i2c_din_3" BEL "opsis_i2c_din_4" BEL "opsis_i2c_din_5" BEL
        "opsis_i2c_din_6" BEL "opsis_i2c_din_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "spiflash_sr_0" BEL "spiflash_sr_1" BEL "spiflash_sr_2" BEL
        "spiflash_sr_3" BEL "spiflash_sr_4" BEL "spiflash_sr_5" BEL
        "spiflash_sr_6" BEL "spiflash_sr_7" BEL "spiflash_sr_8" BEL
        "spiflash_sr_9" BEL "spiflash_sr_10" BEL "spiflash_sr_11" BEL
        "spiflash_sr_12" BEL "spiflash_sr_13" BEL "spiflash_sr_14" BEL
        "spiflash_sr_15" BEL "spiflash_sr_16" BEL "spiflash_sr_17" BEL
        "spiflash_sr_18" BEL "spiflash_sr_19" BEL "spiflash_sr_20" BEL
        "spiflash_sr_21" BEL "spiflash_sr_22" BEL "spiflash_sr_23" BEL
        "spiflash_sr_24" BEL "spiflash_sr_25" BEL "spiflash_sr_26" BEL
        "spiflash_sr_27" BEL "spiflash_sr_28" BEL "spiflash_sr_29" BEL
        "spiflash_sr_30" BEL "spiflash_sr_31" BEL "dfi_dfi_p2_rddata_0" BEL
        "dfi_dfi_p2_rddata_1" BEL "dfi_dfi_p2_rddata_2" BEL
        "dfi_dfi_p2_rddata_3" BEL "dfi_dfi_p2_rddata_4" BEL
        "dfi_dfi_p2_rddata_5" BEL "dfi_dfi_p2_rddata_6" BEL
        "dfi_dfi_p2_rddata_7" BEL "dfi_dfi_p2_rddata_8" BEL
        "dfi_dfi_p2_rddata_9" BEL "dfi_dfi_p2_rddata_10" BEL
        "dfi_dfi_p2_rddata_11" BEL "dfi_dfi_p2_rddata_12" BEL
        "dfi_dfi_p2_rddata_13" BEL "dfi_dfi_p2_rddata_14" BEL
        "dfi_dfi_p2_rddata_15" BEL "dfi_dfi_p2_rddata_16" BEL
        "dfi_dfi_p2_rddata_17" BEL "dfi_dfi_p2_rddata_18" BEL
        "dfi_dfi_p2_rddata_19" BEL "dfi_dfi_p2_rddata_20" BEL
        "dfi_dfi_p2_rddata_21" BEL "dfi_dfi_p2_rddata_22" BEL
        "dfi_dfi_p2_rddata_23" BEL "dfi_dfi_p2_rddata_24" BEL
        "dfi_dfi_p2_rddata_25" BEL "dfi_dfi_p2_rddata_26" BEL
        "dfi_dfi_p2_rddata_27" BEL "dfi_dfi_p2_rddata_28" BEL
        "dfi_dfi_p2_rddata_29" BEL "dfi_dfi_p2_rddata_30" BEL
        "dfi_dfi_p2_rddata_31" BEL "dfi_dfi_p3_rddata_0" BEL
        "dfi_dfi_p3_rddata_1" BEL "dfi_dfi_p3_rddata_2" BEL
        "dfi_dfi_p3_rddata_3" BEL "dfi_dfi_p3_rddata_4" BEL
        "dfi_dfi_p3_rddata_5" BEL "dfi_dfi_p3_rddata_6" BEL
        "dfi_dfi_p3_rddata_7" BEL "dfi_dfi_p3_rddata_8" BEL
        "dfi_dfi_p3_rddata_9" BEL "dfi_dfi_p3_rddata_10" BEL
        "dfi_dfi_p3_rddata_11" BEL "dfi_dfi_p3_rddata_12" BEL
        "dfi_dfi_p3_rddata_13" BEL "dfi_dfi_p3_rddata_14" BEL
        "dfi_dfi_p3_rddata_15" BEL "dfi_dfi_p3_rddata_16" BEL
        "dfi_dfi_p3_rddata_17" BEL "dfi_dfi_p3_rddata_18" BEL
        "dfi_dfi_p3_rddata_19" BEL "dfi_dfi_p3_rddata_20" BEL
        "dfi_dfi_p3_rddata_21" BEL "dfi_dfi_p3_rddata_22" BEL
        "dfi_dfi_p3_rddata_23" BEL "dfi_dfi_p3_rddata_24" BEL
        "dfi_dfi_p3_rddata_25" BEL "dfi_dfi_p3_rddata_26" BEL
        "dfi_dfi_p3_rddata_27" BEL "dfi_dfi_p3_rddata_28" BEL
        "dfi_dfi_p3_rddata_29" BEL "dfi_dfi_p3_rddata_30" BEL
        "dfi_dfi_p3_rddata_31" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface8_bank_bus_dat_r_7" BEL
        "netsoc_sdram_bankmachine0_row_0" BEL
        "netsoc_sdram_bankmachine0_row_1" BEL
        "netsoc_sdram_bankmachine0_row_2" BEL
        "netsoc_sdram_bankmachine0_row_3" BEL
        "netsoc_sdram_bankmachine0_row_4" BEL
        "netsoc_sdram_bankmachine0_row_5" BEL
        "netsoc_sdram_bankmachine0_row_6" BEL
        "netsoc_sdram_bankmachine0_row_7" BEL
        "netsoc_sdram_bankmachine0_row_8" BEL
        "netsoc_sdram_bankmachine0_row_9" BEL
        "netsoc_sdram_bankmachine0_row_10" BEL
        "netsoc_sdram_bankmachine0_row_11" BEL
        "netsoc_sdram_bankmachine0_row_12" BEL
        "netsoc_sdram_bankmachine0_row_13" BEL
        "netsoc_sdram_bankmachine1_row_0" BEL
        "netsoc_sdram_bankmachine1_row_1" BEL
        "netsoc_sdram_bankmachine1_row_2" BEL
        "netsoc_sdram_bankmachine1_row_3" BEL
        "netsoc_sdram_bankmachine1_row_4" BEL
        "netsoc_sdram_bankmachine1_row_5" BEL
        "netsoc_sdram_bankmachine1_row_6" BEL
        "netsoc_sdram_bankmachine1_row_7" BEL
        "netsoc_sdram_bankmachine1_row_8" BEL
        "netsoc_sdram_bankmachine1_row_9" BEL
        "netsoc_sdram_bankmachine1_row_10" BEL
        "netsoc_sdram_bankmachine1_row_11" BEL
        "netsoc_sdram_bankmachine1_row_12" BEL
        "netsoc_sdram_bankmachine1_row_13" BEL
        "netsoc_sdram_bankmachine2_row_0" BEL
        "netsoc_sdram_bankmachine2_row_1" BEL
        "netsoc_sdram_bankmachine2_row_2" BEL
        "netsoc_sdram_bankmachine2_row_3" BEL
        "netsoc_sdram_bankmachine2_row_4" BEL
        "netsoc_sdram_bankmachine2_row_5" BEL
        "netsoc_sdram_bankmachine2_row_6" BEL
        "netsoc_sdram_bankmachine2_row_7" BEL
        "netsoc_sdram_bankmachine2_row_8" BEL
        "netsoc_sdram_bankmachine2_row_9" BEL
        "netsoc_sdram_bankmachine2_row_10" BEL
        "netsoc_sdram_bankmachine2_row_11" BEL
        "netsoc_sdram_bankmachine2_row_12" BEL
        "netsoc_sdram_bankmachine2_row_13" BEL
        "netsoc_sdram_bankmachine3_row_0" BEL
        "netsoc_sdram_bankmachine3_row_1" BEL
        "netsoc_sdram_bankmachine3_row_2" BEL
        "netsoc_sdram_bankmachine3_row_3" BEL
        "netsoc_sdram_bankmachine3_row_4" BEL
        "netsoc_sdram_bankmachine3_row_5" BEL
        "netsoc_sdram_bankmachine3_row_6" BEL
        "netsoc_sdram_bankmachine3_row_7" BEL
        "netsoc_sdram_bankmachine3_row_8" BEL
        "netsoc_sdram_bankmachine3_row_9" BEL
        "netsoc_sdram_bankmachine3_row_10" BEL
        "netsoc_sdram_bankmachine3_row_11" BEL
        "netsoc_sdram_bankmachine3_row_12" BEL
        "netsoc_sdram_bankmachine3_row_13" BEL
        "netsoc_sdram_bankmachine4_row_0" BEL
        "netsoc_sdram_bankmachine4_row_1" BEL
        "netsoc_sdram_bankmachine4_row_2" BEL
        "netsoc_sdram_bankmachine4_row_3" BEL
        "netsoc_sdram_bankmachine4_row_4" BEL
        "netsoc_sdram_bankmachine4_row_5" BEL
        "netsoc_sdram_bankmachine4_row_6" BEL
        "netsoc_sdram_bankmachine4_row_7" BEL
        "netsoc_sdram_bankmachine4_row_8" BEL
        "netsoc_sdram_bankmachine4_row_9" BEL
        "netsoc_sdram_bankmachine4_row_10" BEL
        "netsoc_sdram_bankmachine4_row_11" BEL
        "netsoc_sdram_bankmachine4_row_12" BEL
        "netsoc_sdram_bankmachine4_row_13" BEL
        "netsoc_sdram_bankmachine5_row_0" BEL
        "netsoc_sdram_bankmachine5_row_1" BEL
        "netsoc_sdram_bankmachine5_row_2" BEL
        "netsoc_sdram_bankmachine5_row_3" BEL
        "netsoc_sdram_bankmachine5_row_4" BEL
        "netsoc_sdram_bankmachine5_row_5" BEL
        "netsoc_sdram_bankmachine5_row_6" BEL
        "netsoc_sdram_bankmachine5_row_7" BEL
        "netsoc_sdram_bankmachine5_row_8" BEL
        "netsoc_sdram_bankmachine5_row_9" BEL
        "netsoc_sdram_bankmachine5_row_10" BEL
        "netsoc_sdram_bankmachine5_row_11" BEL
        "netsoc_sdram_bankmachine5_row_12" BEL
        "netsoc_sdram_bankmachine5_row_13" BEL
        "netsoc_sdram_bankmachine6_row_0" BEL
        "netsoc_sdram_bankmachine6_row_1" BEL
        "netsoc_sdram_bankmachine6_row_2" BEL
        "netsoc_sdram_bankmachine6_row_3" BEL
        "netsoc_sdram_bankmachine6_row_4" BEL
        "netsoc_sdram_bankmachine6_row_5" BEL
        "netsoc_sdram_bankmachine6_row_6" BEL
        "netsoc_sdram_bankmachine6_row_7" BEL
        "netsoc_sdram_bankmachine6_row_8" BEL
        "netsoc_sdram_bankmachine6_row_9" BEL
        "netsoc_sdram_bankmachine6_row_10" BEL
        "netsoc_sdram_bankmachine6_row_11" BEL
        "netsoc_sdram_bankmachine6_row_12" BEL
        "netsoc_sdram_bankmachine6_row_13" BEL
        "netsoc_sdram_bankmachine7_row_0" BEL
        "netsoc_sdram_bankmachine7_row_1" BEL
        "netsoc_sdram_bankmachine7_row_2" BEL
        "netsoc_sdram_bankmachine7_row_3" BEL
        "netsoc_sdram_bankmachine7_row_4" BEL
        "netsoc_sdram_bankmachine7_row_5" BEL
        "netsoc_sdram_bankmachine7_row_6" BEL
        "netsoc_sdram_bankmachine7_row_7" BEL
        "netsoc_sdram_bankmachine7_row_8" BEL
        "netsoc_sdram_bankmachine7_row_9" BEL
        "netsoc_sdram_bankmachine7_row_10" BEL
        "netsoc_sdram_bankmachine7_row_11" BEL
        "netsoc_sdram_bankmachine7_row_12" BEL
        "netsoc_sdram_bankmachine7_row_13" BEL "dfi_dfi_p0_rddata_0" BEL
        "dfi_dfi_p0_rddata_1" BEL "dfi_dfi_p0_rddata_2" BEL
        "dfi_dfi_p0_rddata_3" BEL "dfi_dfi_p0_rddata_4" BEL
        "dfi_dfi_p0_rddata_5" BEL "dfi_dfi_p0_rddata_6" BEL
        "dfi_dfi_p0_rddata_7" BEL "dfi_dfi_p0_rddata_8" BEL
        "dfi_dfi_p0_rddata_9" BEL "dfi_dfi_p0_rddata_10" BEL
        "dfi_dfi_p0_rddata_11" BEL "dfi_dfi_p0_rddata_12" BEL
        "dfi_dfi_p0_rddata_13" BEL "dfi_dfi_p0_rddata_14" BEL
        "dfi_dfi_p0_rddata_15" BEL "dfi_dfi_p0_rddata_16" BEL
        "dfi_dfi_p0_rddata_17" BEL "dfi_dfi_p0_rddata_18" BEL
        "dfi_dfi_p0_rddata_19" BEL "dfi_dfi_p0_rddata_20" BEL
        "dfi_dfi_p0_rddata_21" BEL "dfi_dfi_p0_rddata_22" BEL
        "dfi_dfi_p0_rddata_23" BEL "dfi_dfi_p0_rddata_24" BEL
        "dfi_dfi_p0_rddata_25" BEL "dfi_dfi_p0_rddata_26" BEL
        "dfi_dfi_p0_rddata_27" BEL "dfi_dfi_p0_rddata_28" BEL
        "dfi_dfi_p0_rddata_29" BEL "dfi_dfi_p0_rddata_30" BEL
        "dfi_dfi_p0_rddata_31" BEL "dfi_dfi_p1_rddata_0" BEL
        "dfi_dfi_p1_rddata_1" BEL "dfi_dfi_p1_rddata_2" BEL
        "dfi_dfi_p1_rddata_3" BEL "dfi_dfi_p1_rddata_4" BEL
        "dfi_dfi_p1_rddata_5" BEL "dfi_dfi_p1_rddata_6" BEL
        "dfi_dfi_p1_rddata_7" BEL "dfi_dfi_p1_rddata_8" BEL
        "dfi_dfi_p1_rddata_9" BEL "dfi_dfi_p1_rddata_10" BEL
        "dfi_dfi_p1_rddata_11" BEL "dfi_dfi_p1_rddata_12" BEL
        "dfi_dfi_p1_rddata_13" BEL "dfi_dfi_p1_rddata_14" BEL
        "dfi_dfi_p1_rddata_15" BEL "dfi_dfi_p1_rddata_16" BEL
        "dfi_dfi_p1_rddata_17" BEL "dfi_dfi_p1_rddata_18" BEL
        "dfi_dfi_p1_rddata_19" BEL "dfi_dfi_p1_rddata_20" BEL
        "dfi_dfi_p1_rddata_21" BEL "dfi_dfi_p1_rddata_22" BEL
        "dfi_dfi_p1_rddata_23" BEL "dfi_dfi_p1_rddata_24" BEL
        "dfi_dfi_p1_rddata_25" BEL "dfi_dfi_p1_rddata_26" BEL
        "dfi_dfi_p1_rddata_27" BEL "dfi_dfi_p1_rddata_28" BEL
        "dfi_dfi_p1_rddata_29" BEL "dfi_dfi_p1_rddata_30" BEL
        "dfi_dfi_p1_rddata_31" BEL "netsoc_sdram_phaseinjector2_status_0" BEL
        "netsoc_sdram_phaseinjector2_status_1" BEL
        "netsoc_sdram_phaseinjector2_status_2" BEL
        "netsoc_sdram_phaseinjector2_status_3" BEL
        "netsoc_sdram_phaseinjector2_status_4" BEL
        "netsoc_sdram_phaseinjector2_status_5" BEL
        "netsoc_sdram_phaseinjector2_status_6" BEL
        "netsoc_sdram_phaseinjector2_status_7" BEL
        "netsoc_sdram_phaseinjector2_status_8" BEL
        "netsoc_sdram_phaseinjector2_status_9" BEL
        "netsoc_sdram_phaseinjector2_status_10" BEL
        "netsoc_sdram_phaseinjector2_status_11" BEL
        "netsoc_sdram_phaseinjector2_status_12" BEL
        "netsoc_sdram_phaseinjector2_status_13" BEL
        "netsoc_sdram_phaseinjector2_status_14" BEL
        "netsoc_sdram_phaseinjector2_status_15" BEL
        "netsoc_sdram_phaseinjector2_status_16" BEL
        "netsoc_sdram_phaseinjector2_status_17" BEL
        "netsoc_sdram_phaseinjector2_status_18" BEL
        "netsoc_sdram_phaseinjector2_status_19" BEL
        "netsoc_sdram_phaseinjector2_status_20" BEL
        "netsoc_sdram_phaseinjector2_status_21" BEL
        "netsoc_sdram_phaseinjector2_status_22" BEL
        "netsoc_sdram_phaseinjector2_status_23" BEL
        "netsoc_sdram_phaseinjector2_status_24" BEL
        "netsoc_sdram_phaseinjector2_status_25" BEL
        "netsoc_sdram_phaseinjector2_status_26" BEL
        "netsoc_sdram_phaseinjector2_status_27" BEL
        "netsoc_sdram_phaseinjector2_status_28" BEL
        "netsoc_sdram_phaseinjector2_status_29" BEL
        "netsoc_sdram_phaseinjector2_status_30" BEL
        "netsoc_sdram_phaseinjector2_status_31" BEL
        "netsoc_sdram_phaseinjector3_status_0" BEL
        "netsoc_sdram_phaseinjector3_status_1" BEL
        "netsoc_sdram_phaseinjector3_status_2" BEL
        "netsoc_sdram_phaseinjector3_status_3" BEL
        "netsoc_sdram_phaseinjector3_status_4" BEL
        "netsoc_sdram_phaseinjector3_status_5" BEL
        "netsoc_sdram_phaseinjector3_status_6" BEL
        "netsoc_sdram_phaseinjector3_status_7" BEL
        "netsoc_sdram_phaseinjector3_status_8" BEL
        "netsoc_sdram_phaseinjector3_status_9" BEL
        "netsoc_sdram_phaseinjector3_status_10" BEL
        "netsoc_sdram_phaseinjector3_status_11" BEL
        "netsoc_sdram_phaseinjector3_status_12" BEL
        "netsoc_sdram_phaseinjector3_status_13" BEL
        "netsoc_sdram_phaseinjector3_status_14" BEL
        "netsoc_sdram_phaseinjector3_status_15" BEL
        "netsoc_sdram_phaseinjector3_status_16" BEL
        "netsoc_sdram_phaseinjector3_status_17" BEL
        "netsoc_sdram_phaseinjector3_status_18" BEL
        "netsoc_sdram_phaseinjector3_status_19" BEL
        "netsoc_sdram_phaseinjector3_status_20" BEL
        "netsoc_sdram_phaseinjector3_status_21" BEL
        "netsoc_sdram_phaseinjector3_status_22" BEL
        "netsoc_sdram_phaseinjector3_status_23" BEL
        "netsoc_sdram_phaseinjector3_status_24" BEL
        "netsoc_sdram_phaseinjector3_status_25" BEL
        "netsoc_sdram_phaseinjector3_status_26" BEL
        "netsoc_sdram_phaseinjector3_status_27" BEL
        "netsoc_sdram_phaseinjector3_status_28" BEL
        "netsoc_sdram_phaseinjector3_status_29" BEL
        "netsoc_sdram_phaseinjector3_status_30" BEL
        "netsoc_sdram_phaseinjector3_status_31" BEL
        "netsoc_sdram_phaseinjector0_status_0" BEL
        "netsoc_sdram_phaseinjector0_status_1" BEL
        "netsoc_sdram_phaseinjector0_status_2" BEL
        "netsoc_sdram_phaseinjector0_status_3" BEL
        "netsoc_sdram_phaseinjector0_status_4" BEL
        "netsoc_sdram_phaseinjector0_status_5" BEL
        "netsoc_sdram_phaseinjector0_status_6" BEL
        "netsoc_sdram_phaseinjector0_status_7" BEL
        "netsoc_sdram_phaseinjector0_status_8" BEL
        "netsoc_sdram_phaseinjector0_status_9" BEL
        "netsoc_sdram_phaseinjector0_status_10" BEL
        "netsoc_sdram_phaseinjector0_status_11" BEL
        "netsoc_sdram_phaseinjector0_status_12" BEL
        "netsoc_sdram_phaseinjector0_status_13" BEL
        "netsoc_sdram_phaseinjector0_status_14" BEL
        "netsoc_sdram_phaseinjector0_status_15" BEL
        "netsoc_sdram_phaseinjector0_status_16" BEL
        "netsoc_sdram_phaseinjector0_status_17" BEL
        "netsoc_sdram_phaseinjector0_status_18" BEL
        "netsoc_sdram_phaseinjector0_status_19" BEL
        "netsoc_sdram_phaseinjector0_status_20" BEL
        "netsoc_sdram_phaseinjector0_status_21" BEL
        "netsoc_sdram_phaseinjector0_status_22" BEL
        "netsoc_sdram_phaseinjector0_status_23" BEL
        "netsoc_sdram_phaseinjector0_status_24" BEL
        "netsoc_sdram_phaseinjector0_status_25" BEL
        "netsoc_sdram_phaseinjector0_status_26" BEL
        "netsoc_sdram_phaseinjector0_status_27" BEL
        "netsoc_sdram_phaseinjector0_status_28" BEL
        "netsoc_sdram_phaseinjector0_status_29" BEL
        "netsoc_sdram_phaseinjector0_status_30" BEL
        "netsoc_sdram_phaseinjector0_status_31" BEL
        "netsoc_sdram_phaseinjector1_status_0" BEL
        "netsoc_sdram_phaseinjector1_status_1" BEL
        "netsoc_sdram_phaseinjector1_status_2" BEL
        "netsoc_sdram_phaseinjector1_status_3" BEL
        "netsoc_sdram_phaseinjector1_status_4" BEL
        "netsoc_sdram_phaseinjector1_status_5" BEL
        "netsoc_sdram_phaseinjector1_status_6" BEL
        "netsoc_sdram_phaseinjector1_status_7" BEL
        "netsoc_sdram_phaseinjector1_status_8" BEL
        "netsoc_sdram_phaseinjector1_status_9" BEL
        "netsoc_sdram_phaseinjector1_status_10" BEL
        "netsoc_sdram_phaseinjector1_status_11" BEL
        "netsoc_sdram_phaseinjector1_status_12" BEL
        "netsoc_sdram_phaseinjector1_status_13" BEL
        "netsoc_sdram_phaseinjector1_status_14" BEL
        "netsoc_sdram_phaseinjector1_status_15" BEL
        "netsoc_sdram_phaseinjector1_status_16" BEL
        "netsoc_sdram_phaseinjector1_status_17" BEL
        "netsoc_sdram_phaseinjector1_status_18" BEL
        "netsoc_sdram_phaseinjector1_status_19" BEL
        "netsoc_sdram_phaseinjector1_status_20" BEL
        "netsoc_sdram_phaseinjector1_status_21" BEL
        "netsoc_sdram_phaseinjector1_status_22" BEL
        "netsoc_sdram_phaseinjector1_status_23" BEL
        "netsoc_sdram_phaseinjector1_status_24" BEL
        "netsoc_sdram_phaseinjector1_status_25" BEL
        "netsoc_sdram_phaseinjector1_status_26" BEL
        "netsoc_sdram_phaseinjector1_status_27" BEL
        "netsoc_sdram_phaseinjector1_status_28" BEL
        "netsoc_sdram_phaseinjector1_status_29" BEL
        "netsoc_sdram_phaseinjector1_status_30" BEL
        "netsoc_sdram_phaseinjector1_status_31" BEL
        "opsis_i2c_shift_reg_storage_full_0" BEL
        "opsis_i2c_shift_reg_storage_full_1" BEL
        "opsis_i2c_shift_reg_storage_full_2" BEL
        "opsis_i2c_shift_reg_storage_full_3" BEL
        "opsis_i2c_shift_reg_storage_full_4" BEL
        "opsis_i2c_shift_reg_storage_full_5" BEL
        "opsis_i2c_shift_reg_storage_full_6" BEL
        "opsis_i2c_shift_reg_storage_full_7" BEL "opsis_i2c_scl_drv_reg" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface5_bank_bus_dat_r_7" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl0_regs0" BEL "xilinxmultiregimpl0_regs1" BEL
        "netsoc_sdram_dfi_p0_bank_0" BEL "netsoc_sdram_dfi_p0_bank_1" BEL
        "netsoc_sdram_dfi_p0_bank_2" BEL "netsoc_sdram_dfi_p1_bank_0" BEL
        "netsoc_sdram_dfi_p1_bank_1" BEL "netsoc_sdram_dfi_p1_bank_2" BEL
        "netsoc_sdram_bandwidth_cmd_valid" BEL
        "netsoc_sdram_bandwidth_cmd_is_read" BEL
        "netsoc_sdram_bandwidth_cmd_is_write" BEL
        "netsoc_sdram_dfi_p0_address_0" BEL "netsoc_sdram_dfi_p0_address_1"
        BEL "netsoc_sdram_dfi_p0_address_2" BEL
        "netsoc_sdram_dfi_p0_address_3" BEL "netsoc_sdram_dfi_p0_address_4"
        BEL "netsoc_sdram_dfi_p0_address_5" BEL
        "netsoc_sdram_dfi_p0_address_6" BEL "netsoc_sdram_dfi_p0_address_7"
        BEL "netsoc_sdram_dfi_p0_address_8" BEL
        "netsoc_sdram_dfi_p0_address_9" BEL "netsoc_sdram_dfi_p0_address_10"
        BEL "netsoc_sdram_dfi_p0_address_11" BEL
        "netsoc_sdram_dfi_p0_address_12" BEL "netsoc_sdram_dfi_p0_address_13"
        BEL "netsoc_sdram_dfi_p1_address_0" BEL
        "netsoc_sdram_dfi_p1_address_1" BEL "netsoc_sdram_dfi_p1_address_2"
        BEL "netsoc_sdram_dfi_p1_address_3" BEL
        "netsoc_sdram_dfi_p1_address_4" BEL "netsoc_sdram_dfi_p1_address_5"
        BEL "netsoc_sdram_dfi_p1_address_6" BEL
        "netsoc_sdram_dfi_p1_address_7" BEL "netsoc_sdram_dfi_p1_address_8"
        BEL "netsoc_sdram_dfi_p1_address_9" BEL
        "netsoc_sdram_dfi_p1_address_10" BEL "netsoc_sdram_dfi_p1_address_11"
        BEL "netsoc_sdram_dfi_p1_address_12" BEL
        "netsoc_sdram_dfi_p1_address_13" BEL "xilinxmultiregimpl6_regs0" BEL
        "xilinxmultiregimpl8_regs0_0" BEL "xilinxmultiregimpl8_regs0_1" BEL
        "xilinxmultiregimpl8_regs0_2" BEL "xilinxmultiregimpl8_regs0_3" BEL
        "xilinxmultiregimpl8_regs0_4" BEL "xilinxmultiregimpl8_regs0_5" BEL
        "xilinxmultiregimpl8_regs0_6" BEL "xilinxmultiregimpl8_regs1_0" BEL
        "xilinxmultiregimpl8_regs1_1" BEL "xilinxmultiregimpl8_regs1_2" BEL
        "xilinxmultiregimpl8_regs1_3" BEL "xilinxmultiregimpl8_regs1_4" BEL
        "xilinxmultiregimpl8_regs1_5" BEL "xilinxmultiregimpl8_regs1_6" BEL
        "ethmac_ps_crc_error_toggle_o_r" BEL "xilinxmultiregimpl6_regs1" BEL
        "xilinxmultiregimpl5_regs0" BEL "ethmac_ps_preamble_error_toggle_o_r"
        BEL "xilinxmultiregimpl5_regs1" BEL "xilinxmultiregimpl9_regs0_0" BEL
        "xilinxmultiregimpl9_regs0_1" BEL "xilinxmultiregimpl9_regs0_2" BEL
        "xilinxmultiregimpl9_regs0_3" BEL "xilinxmultiregimpl9_regs0_4" BEL
        "xilinxmultiregimpl9_regs0_5" BEL "xilinxmultiregimpl9_regs0_6" BEL
        "xilinxmultiregimpl9_regs1_0" BEL "xilinxmultiregimpl9_regs1_1" BEL
        "xilinxmultiregimpl9_regs1_2" BEL "xilinxmultiregimpl9_regs1_3" BEL
        "xilinxmultiregimpl9_regs1_4" BEL "xilinxmultiregimpl9_regs1_5" BEL
        "xilinxmultiregimpl9_regs1_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_2" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_3" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_4" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_5" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_6" BEL
        "netsoc_csrbankarray_interface1_bank_bus_dat_r_7" BEL
        "opsisi2c_state_FSM_FFd2" BEL "opsisi2c_state_FSM_FFd4" BEL
        "opsisi2c_state_FSM_FFd3" BEL "opsisi2c_state_FSM_FFd1" BEL
        "multiplexer_state_FSM_FFd3" BEL "multiplexer_state_FSM_FFd2" BEL
        "multiplexer_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL
        "litedramwishbone2native_state_FSM_FFd4" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL
        "liteethmacsramreader_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd1" BEL
        "liteethmacsramreader_state_FSM_FFd2" BEL "front_panel_count_2" BEL
        "front_panel_count_0" BEL "front_panel_count_1" BEL
        "front_panel_count_3" BEL "front_panel_count_4" BEL
        "front_panel_count_5" BEL "front_panel_count_6" BEL
        "front_panel_count_9" BEL "front_panel_count_7" BEL
        "front_panel_count_8" BEL "front_panel_count_12" BEL
        "front_panel_count_10" BEL "front_panel_count_11" BEL
        "front_panel_count_15" BEL "front_panel_count_13" BEL
        "front_panel_count_14" BEL "front_panel_count_16" BEL
        "front_panel_count_17" BEL "front_panel_count_18" BEL
        "front_panel_count_19" BEL "front_panel_count_22" BEL
        "front_panel_count_20" BEL "front_panel_count_21" BEL
        "front_panel_count_23" BEL "front_panel_count_24" BEL
        "front_panel_count_25" BEL "ethmac_rx_cdc_graycounter1_q_binary_0" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_1" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_2" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_3" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_4" BEL
        "ethmac_rx_cdc_graycounter1_q_binary_5" BEL "crg_por_0" BEL
        "crg_por_1" BEL "crg_por_2" BEL "crg_por_3" BEL "crg_por_4" BEL
        "crg_por_5" BEL "crg_por_6" BEL "crg_por_7" BEL "crg_por_8" BEL
        "crg_por_9" BEL "crg_por_10" BEL "ethmac_writer_fifo_level_0" BEL
        "ethmac_writer_fifo_level_1" BEL "netsoc_sdram_timer_count_0" BEL
        "netsoc_ctrl_bus_errors_0" BEL "netsoc_ctrl_bus_errors_1" BEL
        "netsoc_ctrl_bus_errors_2" BEL "netsoc_ctrl_bus_errors_3" BEL
        "netsoc_ctrl_bus_errors_4" BEL "netsoc_ctrl_bus_errors_5" BEL
        "netsoc_ctrl_bus_errors_6" BEL "netsoc_ctrl_bus_errors_7" BEL
        "netsoc_ctrl_bus_errors_8" BEL "netsoc_ctrl_bus_errors_9" BEL
        "netsoc_ctrl_bus_errors_10" BEL "netsoc_ctrl_bus_errors_11" BEL
        "netsoc_ctrl_bus_errors_12" BEL "netsoc_ctrl_bus_errors_13" BEL
        "netsoc_ctrl_bus_errors_14" BEL "netsoc_ctrl_bus_errors_15" BEL
        "netsoc_ctrl_bus_errors_16" BEL "netsoc_ctrl_bus_errors_17" BEL
        "netsoc_ctrl_bus_errors_18" BEL "netsoc_ctrl_bus_errors_19" BEL
        "netsoc_ctrl_bus_errors_20" BEL "netsoc_ctrl_bus_errors_21" BEL
        "netsoc_ctrl_bus_errors_22" BEL "netsoc_ctrl_bus_errors_23" BEL
        "netsoc_ctrl_bus_errors_24" BEL "netsoc_ctrl_bus_errors_25" BEL
        "netsoc_ctrl_bus_errors_26" BEL "netsoc_ctrl_bus_errors_27" BEL
        "netsoc_ctrl_bus_errors_28" BEL "netsoc_ctrl_bus_errors_29" BEL
        "netsoc_ctrl_bus_errors_30" BEL "netsoc_ctrl_bus_errors_31" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_0" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_1" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_2" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_3" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_4" BEL
        "ethmac_tx_cdc_graycounter0_q_binary_5" BEL
        "netsoc_sdram_timer_count_3" BEL "netsoc_sdram_timer_count_1" BEL
        "netsoc_sdram_timer_count_2" BEL "netsoc_sdram_timer_count_4" BEL
        "netsoc_sdram_timer_count_5" BEL "netsoc_sdram_timer_count_6" BEL
        "netsoc_sdram_timer_count_7" BEL "netsoc_sdram_timer_count_8" BEL
        "netsoc_counter_0" BEL "netsoc_counter_1" BEL "suart_rx_bitcount_0"
        BEL "suart_rx_bitcount_1" BEL "suart_rx_bitcount_2" BEL
        "suart_rx_bitcount_3" BEL "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2"
        BEL "dna_cnt_3" BEL "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL
        "suart_tx_bitcount_0" BEL "suart_tx_bitcount_1" BEL
        "suart_tx_bitcount_2" BEL "suart_tx_bitcount_3" BEL
        "suart_tx_fifo_level0_0" BEL "suart_tx_fifo_level0_1" BEL
        "suart_tx_fifo_level0_2" BEL "suart_tx_fifo_level0_3" BEL
        "suart_tx_fifo_level0_4" BEL "suart_tx_fifo_produce_0" BEL
        "suart_tx_fifo_produce_1" BEL "suart_tx_fifo_produce_2" BEL
        "suart_tx_fifo_produce_3" BEL "suart_tx_fifo_consume_0" BEL
        "suart_tx_fifo_consume_1" BEL "suart_tx_fifo_consume_2" BEL
        "suart_tx_fifo_consume_3" BEL "suart_rx_fifo_consume_0" BEL
        "suart_rx_fifo_consume_1" BEL "suart_rx_fifo_consume_2" BEL
        "suart_rx_fifo_consume_3" BEL "suart_rx_fifo_produce_0" BEL
        "suart_rx_fifo_produce_1" BEL "suart_rx_fifo_produce_2" BEL
        "suart_rx_fifo_produce_3" BEL "suart_rx_fifo_level0_0" BEL
        "suart_rx_fifo_level0_1" BEL "suart_rx_fifo_level0_2" BEL
        "suart_rx_fifo_level0_3" BEL "suart_rx_fifo_level0_4" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine0_trascon_count_0" BEL
        "netsoc_sdram_bankmachine0_trascon_count_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine1_trascon_count_0" BEL
        "netsoc_sdram_bankmachine1_trascon_count_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine2_trascon_count_0" BEL
        "netsoc_sdram_bankmachine2_trascon_count_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine3_trascon_count_0" BEL
        "netsoc_sdram_bankmachine3_trascon_count_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine4_trascon_count_0" BEL
        "netsoc_sdram_bankmachine4_trascon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine5_trascon_count_0" BEL
        "netsoc_sdram_bankmachine5_trascon_count_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "netsoc_sdram_bankmachine6_trascon_count_0" BEL
        "netsoc_sdram_bankmachine6_trascon_count_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "netsoc_sdram_bankmachine7_trascon_count_0" BEL
        "netsoc_sdram_bankmachine7_trascon_count_1" BEL
        "netsoc_sdram_bandwidth_nreads_0" BEL
        "netsoc_sdram_bandwidth_nreads_1" BEL
        "netsoc_sdram_bandwidth_nreads_2" BEL
        "netsoc_sdram_bandwidth_nreads_3" BEL
        "netsoc_sdram_bandwidth_nreads_4" BEL
        "netsoc_sdram_bandwidth_nreads_5" BEL
        "netsoc_sdram_bandwidth_nreads_6" BEL
        "netsoc_sdram_bandwidth_nreads_7" BEL
        "netsoc_sdram_bandwidth_nreads_8" BEL
        "netsoc_sdram_bandwidth_nreads_9" BEL
        "netsoc_sdram_bandwidth_nreads_10" BEL
        "netsoc_sdram_bandwidth_nreads_11" BEL
        "netsoc_sdram_bandwidth_nreads_12" BEL
        "netsoc_sdram_bandwidth_nreads_13" BEL
        "netsoc_sdram_bandwidth_nreads_14" BEL
        "netsoc_sdram_bandwidth_nreads_15" BEL
        "netsoc_sdram_bandwidth_nreads_16" BEL
        "netsoc_sdram_bandwidth_nreads_17" BEL
        "netsoc_sdram_bandwidth_nreads_18" BEL
        "netsoc_sdram_bandwidth_nreads_19" BEL
        "netsoc_sdram_bandwidth_nreads_20" BEL
        "netsoc_sdram_bandwidth_nreads_21" BEL
        "netsoc_sdram_bandwidth_nreads_22" BEL
        "netsoc_sdram_bandwidth_nreads_23" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "netsoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "netsoc_sdram_twtrcon_count_0" BEL "netsoc_sdram_twtrcon_count_1" BEL
        "netsoc_sdram_twtrcon_count_2" BEL "netsoc_sdram_bandwidth_nwrites_0"
        BEL "netsoc_sdram_bandwidth_nwrites_1" BEL
        "netsoc_sdram_bandwidth_nwrites_2" BEL
        "netsoc_sdram_bandwidth_nwrites_3" BEL
        "netsoc_sdram_bandwidth_nwrites_4" BEL
        "netsoc_sdram_bandwidth_nwrites_5" BEL
        "netsoc_sdram_bandwidth_nwrites_6" BEL
        "netsoc_sdram_bandwidth_nwrites_7" BEL
        "netsoc_sdram_bandwidth_nwrites_8" BEL
        "netsoc_sdram_bandwidth_nwrites_9" BEL
        "netsoc_sdram_bandwidth_nwrites_10" BEL
        "netsoc_sdram_bandwidth_nwrites_11" BEL
        "netsoc_sdram_bandwidth_nwrites_12" BEL
        "netsoc_sdram_bandwidth_nwrites_13" BEL
        "netsoc_sdram_bandwidth_nwrites_14" BEL
        "netsoc_sdram_bandwidth_nwrites_15" BEL
        "netsoc_sdram_bandwidth_nwrites_16" BEL
        "netsoc_sdram_bandwidth_nwrites_17" BEL
        "netsoc_sdram_bandwidth_nwrites_18" BEL
        "netsoc_sdram_bandwidth_nwrites_19" BEL
        "netsoc_sdram_bandwidth_nwrites_20" BEL
        "netsoc_sdram_bandwidth_nwrites_21" BEL
        "netsoc_sdram_bandwidth_nwrites_22" BEL
        "netsoc_sdram_bandwidth_nwrites_23" BEL
        "ethmac_preamble_errors_status_0" BEL
        "ethmac_preamble_errors_status_1" BEL
        "ethmac_preamble_errors_status_2" BEL
        "ethmac_preamble_errors_status_3" BEL
        "ethmac_preamble_errors_status_4" BEL
        "ethmac_preamble_errors_status_5" BEL
        "ethmac_preamble_errors_status_6" BEL
        "ethmac_preamble_errors_status_7" BEL
        "ethmac_preamble_errors_status_8" BEL
        "ethmac_preamble_errors_status_9" BEL
        "ethmac_preamble_errors_status_10" BEL
        "ethmac_preamble_errors_status_11" BEL
        "ethmac_preamble_errors_status_12" BEL
        "ethmac_preamble_errors_status_13" BEL
        "ethmac_preamble_errors_status_14" BEL
        "ethmac_preamble_errors_status_15" BEL
        "ethmac_preamble_errors_status_16" BEL
        "ethmac_preamble_errors_status_17" BEL
        "ethmac_preamble_errors_status_18" BEL
        "ethmac_preamble_errors_status_19" BEL
        "ethmac_preamble_errors_status_20" BEL
        "ethmac_preamble_errors_status_21" BEL
        "ethmac_preamble_errors_status_22" BEL
        "ethmac_preamble_errors_status_23" BEL
        "ethmac_preamble_errors_status_24" BEL
        "ethmac_preamble_errors_status_25" BEL
        "ethmac_preamble_errors_status_26" BEL
        "ethmac_preamble_errors_status_27" BEL
        "ethmac_preamble_errors_status_28" BEL
        "ethmac_preamble_errors_status_29" BEL
        "ethmac_preamble_errors_status_30" BEL
        "ethmac_preamble_errors_status_31" BEL "ethmac_crc_errors_status_0"
        BEL "ethmac_crc_errors_status_1" BEL "ethmac_crc_errors_status_2" BEL
        "ethmac_crc_errors_status_3" BEL "ethmac_crc_errors_status_4" BEL
        "ethmac_crc_errors_status_5" BEL "ethmac_crc_errors_status_6" BEL
        "ethmac_crc_errors_status_7" BEL "ethmac_crc_errors_status_8" BEL
        "ethmac_crc_errors_status_9" BEL "ethmac_crc_errors_status_10" BEL
        "ethmac_crc_errors_status_11" BEL "ethmac_crc_errors_status_12" BEL
        "ethmac_crc_errors_status_13" BEL "ethmac_crc_errors_status_14" BEL
        "ethmac_crc_errors_status_15" BEL "ethmac_crc_errors_status_16" BEL
        "ethmac_crc_errors_status_17" BEL "ethmac_crc_errors_status_18" BEL
        "ethmac_crc_errors_status_19" BEL "ethmac_crc_errors_status_20" BEL
        "ethmac_crc_errors_status_21" BEL "ethmac_crc_errors_status_22" BEL
        "ethmac_crc_errors_status_23" BEL "ethmac_crc_errors_status_24" BEL
        "ethmac_crc_errors_status_25" BEL "ethmac_crc_errors_status_26" BEL
        "ethmac_crc_errors_status_27" BEL "ethmac_crc_errors_status_28" BEL
        "ethmac_crc_errors_status_29" BEL "ethmac_crc_errors_status_30" BEL
        "ethmac_crc_errors_status_31" BEL "ethmac_writer_counter_0" BEL
        "ethmac_writer_counter_1" BEL "ethmac_writer_counter_2" BEL
        "ethmac_writer_counter_3" BEL "ethmac_writer_counter_4" BEL
        "ethmac_writer_counter_5" BEL "ethmac_writer_counter_6" BEL
        "ethmac_writer_counter_7" BEL "ethmac_writer_counter_8" BEL
        "ethmac_writer_counter_9" BEL "ethmac_writer_counter_10" BEL
        "ethmac_writer_counter_11" BEL "ethmac_writer_counter_12" BEL
        "ethmac_writer_counter_13" BEL "ethmac_writer_counter_14" BEL
        "ethmac_writer_counter_15" BEL "ethmac_writer_counter_16" BEL
        "ethmac_writer_counter_17" BEL "ethmac_writer_counter_18" BEL
        "ethmac_writer_counter_19" BEL "ethmac_writer_counter_20" BEL
        "ethmac_writer_counter_21" BEL "ethmac_writer_counter_22" BEL
        "ethmac_writer_counter_23" BEL "ethmac_writer_counter_24" BEL
        "ethmac_writer_counter_25" BEL "ethmac_writer_counter_26" BEL
        "ethmac_writer_counter_27" BEL "ethmac_writer_counter_28" BEL
        "ethmac_writer_counter_29" BEL "ethmac_writer_counter_30" BEL
        "ethmac_writer_counter_31" BEL "ethmac_reader_fifo_level_0" BEL
        "ethmac_reader_fifo_level_1" BEL "netsoc_count_0" BEL "netsoc_count_3"
        BEL "netsoc_count_1" BEL "netsoc_count_2" BEL "netsoc_count_6" BEL
        "netsoc_count_4" BEL "netsoc_count_5" BEL "netsoc_count_9" BEL
        "netsoc_count_7" BEL "netsoc_count_8" BEL "netsoc_count_10" BEL
        "netsoc_count_11" BEL "netsoc_count_12" BEL "netsoc_count_13" BEL
        "netsoc_count_16" BEL "netsoc_count_14" BEL "netsoc_count_15" BEL
        "netsoc_count_17" BEL "netsoc_count_18" BEL "netsoc_count_19" BEL
        "refresher_state_FSM_FFd2" BEL "refresher_state_FSM_FFd1" BEL
        "liteethmacsramwriter_state_FSM_FFd3" BEL
        "liteethmacsramwriter_state_FSM_FFd2" BEL
        "liteethmacsramwriter_state_FSM_FFd1" BEL "cache_state_FSM_FFd1" BEL
        "cache_state_FSM_FFd3" BEL "cache_state_FSM_FFd2" BEL
        "bankmachine2_state_FSM_FFd1" BEL "bankmachine2_state_FSM_FFd3" BEL
        "bankmachine2_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine0_state_FSM_FFd1" BEL
        "bankmachine1_state_FSM_FFd3" BEL "bankmachine3_state_FSM_FFd3" BEL
        "bankmachine1_state_FSM_FFd2" BEL "bankmachine1_state_FSM_FFd1" BEL
        "bankmachine4_state_FSM_FFd3" BEL "bankmachine3_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine5_state_FSM_FFd3" BEL
        "bankmachine4_state_FSM_FFd2" BEL "bankmachine4_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd2" BEL "bankmachine5_state_FSM_FFd1" BEL
        "bankmachine6_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine7_state_FSM_FFd2" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine7_state_FSM_FFd3" BEL "bankmachine7_state_FSM_FFd1" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd1" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "netsoc_sdram_choose_req_grant_FSM_FFd2" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        BEL "minerva_cpu/payload__pc$43_29" BEL
        "minerva_cpu/payload__pc$43_28" BEL "minerva_cpu/payload__pc$43_27"
        BEL "minerva_cpu/payload__pc$43_26" BEL
        "minerva_cpu/payload__pc$43_25" BEL "minerva_cpu/payload__pc$43_24"
        BEL "minerva_cpu/payload__pc$43_23" BEL
        "minerva_cpu/payload__pc$43_22" BEL "minerva_cpu/payload__pc$43_21"
        BEL "minerva_cpu/payload__pc$43_20" BEL
        "minerva_cpu/payload__pc$43_19" BEL "minerva_cpu/payload__pc$43_18"
        BEL "minerva_cpu/payload__pc$43_17" BEL
        "minerva_cpu/payload__pc$43_16" BEL "minerva_cpu/payload__pc$43_15"
        BEL "minerva_cpu/payload__pc$43_14" BEL
        "minerva_cpu/payload__pc$43_13" BEL "minerva_cpu/payload__pc$43_12"
        BEL "minerva_cpu/payload__pc$43_11" BEL
        "minerva_cpu/payload__pc$43_10" BEL "minerva_cpu/payload__pc$43_9" BEL
        "minerva_cpu/payload__pc$43_8" BEL "minerva_cpu/payload__pc$43_7" BEL
        "minerva_cpu/payload__pc$43_6" BEL "minerva_cpu/payload__pc$43_5" BEL
        "minerva_cpu/payload__pc$43_4" BEL "minerva_cpu/payload__pc$43_3" BEL
        "minerva_cpu/payload__pc$43_2" BEL "minerva_cpu/payload__pc$43_1" BEL
        "minerva_cpu/payload__pc$43_0" BEL "minerva_cpu/payload__pc$37_29" BEL
        "minerva_cpu/payload__pc$37_28" BEL "minerva_cpu/payload__pc$37_27"
        BEL "minerva_cpu/payload__pc$37_26" BEL
        "minerva_cpu/payload__pc$37_25" BEL "minerva_cpu/payload__pc$37_24"
        BEL "minerva_cpu/payload__pc$37_23" BEL
        "minerva_cpu/payload__pc$37_22" BEL "minerva_cpu/payload__pc$37_21"
        BEL "minerva_cpu/payload__pc$37_20" BEL
        "minerva_cpu/payload__pc$37_19" BEL "minerva_cpu/payload__pc$37_18"
        BEL "minerva_cpu/payload__pc$37_17" BEL
        "minerva_cpu/payload__pc$37_16" BEL "minerva_cpu/payload__pc$37_15"
        BEL "minerva_cpu/payload__pc$37_14" BEL
        "minerva_cpu/payload__pc$37_13" BEL "minerva_cpu/payload__pc$37_12"
        BEL "minerva_cpu/payload__pc$37_11" BEL
        "minerva_cpu/payload__pc$37_10" BEL "minerva_cpu/payload__pc$37_9" BEL
        "minerva_cpu/payload__pc$37_8" BEL "minerva_cpu/payload__pc$37_7" BEL
        "minerva_cpu/payload__pc$37_6" BEL "minerva_cpu/payload__pc$37_5" BEL
        "minerva_cpu/payload__pc$37_4" BEL "minerva_cpu/payload__pc$37_3" BEL
        "minerva_cpu/payload__pc$37_2" BEL "minerva_cpu/payload__pc$37_1" BEL
        "minerva_cpu/payload__pc$37_0" BEL "minerva_cpu/payload__pc$34_29" BEL
        "minerva_cpu/payload__pc$34_28" BEL "minerva_cpu/payload__pc$34_27"
        BEL "minerva_cpu/payload__pc$34_26" BEL
        "minerva_cpu/payload__pc$34_25" BEL "minerva_cpu/payload__pc$34_24"
        BEL "minerva_cpu/payload__pc$34_23" BEL
        "minerva_cpu/payload__pc$34_22" BEL "minerva_cpu/payload__pc$34_21"
        BEL "minerva_cpu/payload__pc$34_20" BEL
        "minerva_cpu/payload__pc$34_19" BEL "minerva_cpu/payload__pc$34_18"
        BEL "minerva_cpu/payload__pc$34_17" BEL
        "minerva_cpu/payload__pc$34_16" BEL "minerva_cpu/payload__pc$34_15"
        BEL "minerva_cpu/payload__pc$34_14" BEL
        "minerva_cpu/payload__pc$34_13" BEL "minerva_cpu/payload__pc$34_12"
        BEL "minerva_cpu/payload__pc$34_11" BEL
        "minerva_cpu/payload__pc$34_10" BEL "minerva_cpu/payload__pc$34_9" BEL
        "minerva_cpu/payload__pc$34_8" BEL "minerva_cpu/payload__pc$34_7" BEL
        "minerva_cpu/payload__pc$34_6" BEL "minerva_cpu/payload__pc$34_5" BEL
        "minerva_cpu/payload__pc$34_4" BEL "minerva_cpu/payload__pc$34_3" BEL
        "minerva_cpu/payload__pc$34_2" BEL "minerva_cpu/payload__pc$34_1" BEL
        "minerva_cpu/payload__pc$34_0" BEL
        "minerva_cpu/payload__branch_target$105_31" BEL
        "minerva_cpu/payload__branch_target$105_30" BEL
        "minerva_cpu/payload__branch_target$105_29" BEL
        "minerva_cpu/payload__branch_target$105_28" BEL
        "minerva_cpu/payload__branch_target$105_27" BEL
        "minerva_cpu/payload__branch_target$105_26" BEL
        "minerva_cpu/payload__branch_target$105_25" BEL
        "minerva_cpu/payload__branch_target$105_24" BEL
        "minerva_cpu/payload__branch_target$105_23" BEL
        "minerva_cpu/payload__branch_target$105_22" BEL
        "minerva_cpu/payload__branch_target$105_21" BEL
        "minerva_cpu/payload__branch_target$105_20" BEL
        "minerva_cpu/payload__branch_target$105_19" BEL
        "minerva_cpu/payload__branch_target$105_18" BEL
        "minerva_cpu/payload__branch_target$105_17" BEL
        "minerva_cpu/payload__branch_target$105_16" BEL
        "minerva_cpu/payload__branch_target$105_15" BEL
        "minerva_cpu/payload__branch_target$105_14" BEL
        "minerva_cpu/payload__branch_target$105_13" BEL
        "minerva_cpu/payload__branch_target$105_12" BEL
        "minerva_cpu/payload__branch_target$105_11" BEL
        "minerva_cpu/payload__branch_target$105_10" BEL
        "minerva_cpu/payload__branch_target$105_9" BEL
        "minerva_cpu/payload__branch_target$105_8" BEL
        "minerva_cpu/payload__branch_target$105_7" BEL
        "minerva_cpu/payload__branch_target$105_6" BEL
        "minerva_cpu/payload__branch_target$105_5" BEL
        "minerva_cpu/payload__branch_target$105_4" BEL
        "minerva_cpu/payload__branch_target$105_3" BEL
        "minerva_cpu/payload__branch_target$105_2" BEL
        "minerva_cpu/payload__branch_target$105_1" BEL
        "minerva_cpu/payload__branch_target$105_0" BEL
        "minerva_cpu/payload__branch_target$68_31" BEL
        "minerva_cpu/payload__branch_target$68_30" BEL
        "minerva_cpu/payload__branch_target$68_29" BEL
        "minerva_cpu/payload__branch_target$68_28" BEL
        "minerva_cpu/payload__branch_target$68_27" BEL
        "minerva_cpu/payload__branch_target$68_26" BEL
        "minerva_cpu/payload__branch_target$68_25" BEL
        "minerva_cpu/payload__branch_target$68_24" BEL
        "minerva_cpu/payload__branch_target$68_23" BEL
        "minerva_cpu/payload__branch_target$68_22" BEL
        "minerva_cpu/payload__branch_target$68_21" BEL
        "minerva_cpu/payload__branch_target$68_20" BEL
        "minerva_cpu/payload__branch_target$68_19" BEL
        "minerva_cpu/payload__branch_target$68_18" BEL
        "minerva_cpu/payload__branch_target$68_17" BEL
        "minerva_cpu/payload__branch_target$68_16" BEL
        "minerva_cpu/payload__branch_target$68_15" BEL
        "minerva_cpu/payload__branch_target$68_14" BEL
        "minerva_cpu/payload__branch_target$68_13" BEL
        "minerva_cpu/payload__branch_target$68_12" BEL
        "minerva_cpu/payload__branch_target$68_11" BEL
        "minerva_cpu/payload__branch_target$68_10" BEL
        "minerva_cpu/payload__branch_target$68_9" BEL
        "minerva_cpu/payload__branch_target$68_8" BEL
        "minerva_cpu/payload__branch_target$68_7" BEL
        "minerva_cpu/payload__branch_target$68_6" BEL
        "minerva_cpu/payload__branch_target$68_5" BEL
        "minerva_cpu/payload__branch_target$68_4" BEL
        "minerva_cpu/payload__branch_target$68_3" BEL
        "minerva_cpu/payload__branch_target$68_2" BEL
        "minerva_cpu/payload__src1$50_31" BEL
        "minerva_cpu/payload__src1$50_30" BEL
        "minerva_cpu/payload__src1$50_29" BEL
        "minerva_cpu/payload__src1$50_28" BEL
        "minerva_cpu/payload__src1$50_27" BEL
        "minerva_cpu/payload__src1$50_26" BEL
        "minerva_cpu/payload__src1$50_25" BEL
        "minerva_cpu/payload__src1$50_24" BEL
        "minerva_cpu/payload__src1$50_23" BEL
        "minerva_cpu/payload__src1$50_22" BEL
        "minerva_cpu/payload__src1$50_21" BEL
        "minerva_cpu/payload__src1$50_20" BEL
        "minerva_cpu/payload__src1$50_19" BEL
        "minerva_cpu/payload__src1$50_18" BEL
        "minerva_cpu/payload__src1$50_17" BEL
        "minerva_cpu/payload__src1$50_16" BEL
        "minerva_cpu/payload__src1$50_15" BEL
        "minerva_cpu/payload__src1$50_14" BEL
        "minerva_cpu/payload__src1$50_13" BEL
        "minerva_cpu/payload__src1$50_12" BEL
        "minerva_cpu/payload__src1$50_11" BEL
        "minerva_cpu/payload__src1$50_10" BEL "minerva_cpu/payload__src1$50_9"
        BEL "minerva_cpu/payload__src1$50_8" BEL
        "minerva_cpu/payload__src1$50_7" BEL "minerva_cpu/payload__src1$50_6"
        BEL "minerva_cpu/payload__src1$50_5" BEL
        "minerva_cpu/payload__src1$50_4" BEL "minerva_cpu/payload__src1$50_3"
        BEL "minerva_cpu/payload__src1$50_2" BEL
        "minerva_cpu/payload__src1$50_1" BEL "minerva_cpu/payload__src1$50_0"
        BEL "minerva_cpu/payload__result$118_31" BEL
        "minerva_cpu/payload__result$118_30" BEL
        "minerva_cpu/payload__result$118_29" BEL
        "minerva_cpu/payload__result$118_28" BEL
        "minerva_cpu/payload__result$118_27" BEL
        "minerva_cpu/payload__result$118_26" BEL
        "minerva_cpu/payload__result$118_25" BEL
        "minerva_cpu/payload__result$118_24" BEL
        "minerva_cpu/payload__result$118_23" BEL
        "minerva_cpu/payload__result$118_22" BEL
        "minerva_cpu/payload__result$118_21" BEL
        "minerva_cpu/payload__result$118_20" BEL
        "minerva_cpu/payload__result$118_19" BEL
        "minerva_cpu/payload__result$118_18" BEL
        "minerva_cpu/payload__result$118_17" BEL
        "minerva_cpu/payload__result$118_16" BEL
        "minerva_cpu/payload__result$118_15" BEL
        "minerva_cpu/payload__result$118_14" BEL
        "minerva_cpu/payload__result$118_13" BEL
        "minerva_cpu/payload__result$118_12" BEL
        "minerva_cpu/payload__result$118_11" BEL
        "minerva_cpu/payload__result$118_10" BEL
        "minerva_cpu/payload__result$118_9" BEL
        "minerva_cpu/payload__result$118_8" BEL
        "minerva_cpu/payload__result$118_7" BEL
        "minerva_cpu/payload__result$118_6" BEL
        "minerva_cpu/payload__result$118_5" BEL
        "minerva_cpu/payload__result$118_4" BEL
        "minerva_cpu/payload__result$118_3" BEL
        "minerva_cpu/payload__result$118_2" BEL
        "minerva_cpu/payload__result$118_1" BEL
        "minerva_cpu/payload__result$118_0" BEL
        "minerva_cpu/payload__result$87_31" BEL
        "minerva_cpu/payload__result$87_30" BEL
        "minerva_cpu/payload__result$87_29" BEL
        "minerva_cpu/payload__result$87_28" BEL
        "minerva_cpu/payload__result$87_27" BEL
        "minerva_cpu/payload__result$87_26" BEL
        "minerva_cpu/payload__result$87_25" BEL
        "minerva_cpu/payload__result$87_24" BEL
        "minerva_cpu/payload__result$87_23" BEL
        "minerva_cpu/payload__result$87_22" BEL
        "minerva_cpu/payload__result$87_21" BEL
        "minerva_cpu/payload__result$87_20" BEL
        "minerva_cpu/payload__result$87_19" BEL
        "minerva_cpu/payload__result$87_18" BEL
        "minerva_cpu/payload__result$87_17" BEL
        "minerva_cpu/payload__result$87_16" BEL
        "minerva_cpu/payload__result$87_15" BEL
        "minerva_cpu/payload__result$87_14" BEL
        "minerva_cpu/payload__result$87_13" BEL
        "minerva_cpu/payload__result$87_12" BEL
        "minerva_cpu/payload__result$87_11" BEL
        "minerva_cpu/payload__result$87_10" BEL
        "minerva_cpu/payload__result$87_9" BEL
        "minerva_cpu/payload__result$87_8" BEL
        "minerva_cpu/payload__result$87_7" BEL
        "minerva_cpu/payload__result$87_6" BEL
        "minerva_cpu/payload__result$87_5" BEL
        "minerva_cpu/payload__result$87_4" BEL
        "minerva_cpu/payload__result$87_3" BEL
        "minerva_cpu/payload__result$87_2" BEL
        "minerva_cpu/payload__result$87_1" BEL
        "minerva_cpu/payload__result$87_0" BEL
        "minerva_cpu/payload__src2$51_31" BEL
        "minerva_cpu/payload__src2$51_30" BEL
        "minerva_cpu/payload__src2$51_29" BEL
        "minerva_cpu/payload__src2$51_28" BEL
        "minerva_cpu/payload__src2$51_27" BEL
        "minerva_cpu/payload__src2$51_26" BEL
        "minerva_cpu/payload__src2$51_25" BEL
        "minerva_cpu/payload__src2$51_24" BEL
        "minerva_cpu/payload__src2$51_23" BEL
        "minerva_cpu/payload__src2$51_22" BEL
        "minerva_cpu/payload__src2$51_21" BEL
        "minerva_cpu/payload__src2$51_20" BEL
        "minerva_cpu/payload__src2$51_19" BEL
        "minerva_cpu/payload__src2$51_18" BEL
        "minerva_cpu/payload__src2$51_17" BEL
        "minerva_cpu/payload__src2$51_16" BEL
        "minerva_cpu/payload__src2$51_15" BEL
        "minerva_cpu/payload__src2$51_14" BEL
        "minerva_cpu/payload__src2$51_13" BEL
        "minerva_cpu/payload__src2$51_12" BEL
        "minerva_cpu/payload__src2$51_11" BEL
        "minerva_cpu/payload__src2$51_10" BEL "minerva_cpu/payload__src2$51_9"
        BEL "minerva_cpu/payload__src2$51_8" BEL
        "minerva_cpu/payload__src2$51_7" BEL "minerva_cpu/payload__src2$51_6"
        BEL "minerva_cpu/payload__src2$51_5" BEL
        "minerva_cpu/payload__src2$51_4" BEL "minerva_cpu/payload__src2$51_3"
        BEL "minerva_cpu/payload__src2$51_2" BEL
        "minerva_cpu/payload__src2$51_1" BEL "minerva_cpu/payload__src2$51_0"
        BEL "minerva_cpu/payload__rd$114_4" BEL
        "minerva_cpu/payload__rd$114_3" BEL "minerva_cpu/payload__rd$114_2"
        BEL "minerva_cpu/payload__rd$114_1" BEL
        "minerva_cpu/payload__rd$114_0" BEL
        "minerva_cpu/payload__load_mask$122_2" BEL
        "minerva_cpu/payload__load_mask$122_1" BEL
        "minerva_cpu/payload__load_mask$122_0" BEL
        "minerva_cpu/payload__rd$82_4" BEL "minerva_cpu/payload__rd$82_3" BEL
        "minerva_cpu/payload__rd$82_2" BEL "minerva_cpu/payload__rd$82_1" BEL
        "minerva_cpu/payload__rd$82_0" BEL
        "minerva_cpu/payload__load_mask$92_2" BEL
        "minerva_cpu/payload__load_mask$92_1" BEL
        "minerva_cpu/payload__load_mask$92_0" BEL
        "minerva_cpu/payload__rd$46_4" BEL "minerva_cpu/payload__rd$46_3" BEL
        "minerva_cpu/payload__rd$46_2" BEL "minerva_cpu/payload__rd$46_1" BEL
        "minerva_cpu/payload__rd$46_0" BEL "minerva_cpu/payload__rs1$47_4" BEL
        "minerva_cpu/payload__rs1$47_3" BEL "minerva_cpu/payload__rs1$47_2"
        BEL "minerva_cpu/payload__rs1$47_1" BEL
        "minerva_cpu/payload__rs1$47_0" BEL
        "minerva_cpu/payload__immediate$52_31" BEL
        "minerva_cpu/payload__immediate$52_30" BEL
        "minerva_cpu/payload__immediate$52_29" BEL
        "minerva_cpu/payload__immediate$52_28" BEL
        "minerva_cpu/payload__immediate$52_27" BEL
        "minerva_cpu/payload__immediate$52_26" BEL
        "minerva_cpu/payload__immediate$52_25" BEL
        "minerva_cpu/payload__immediate$52_24" BEL
        "minerva_cpu/payload__immediate$52_23" BEL
        "minerva_cpu/payload__immediate$52_22" BEL
        "minerva_cpu/payload__immediate$52_21" BEL
        "minerva_cpu/payload__immediate$52_20" BEL
        "minerva_cpu/payload__immediate$52_19" BEL
        "minerva_cpu/payload__immediate$52_18" BEL
        "minerva_cpu/payload__immediate$52_17" BEL
        "minerva_cpu/payload__immediate$52_16" BEL
        "minerva_cpu/payload__immediate$52_15" BEL
        "minerva_cpu/payload__immediate$52_14" BEL
        "minerva_cpu/payload__immediate$52_13" BEL
        "minerva_cpu/payload__immediate$52_12" BEL
        "minerva_cpu/payload__immediate$52_11" BEL
        "minerva_cpu/payload__immediate$52_10" BEL
        "minerva_cpu/payload__immediate$52_9" BEL
        "minerva_cpu/payload__immediate$52_8" BEL
        "minerva_cpu/payload__funct3$55_2" BEL
        "minerva_cpu/payload__funct3$55_1" BEL
        "minerva_cpu/payload__funct3$55_0" BEL
        "minerva_cpu/payload__csr_adr$71_7" BEL
        "minerva_cpu/payload__csr_adr$71_6" BEL
        "minerva_cpu/payload__csr_adr$71_5" BEL
        "minerva_cpu/payload__csr_adr$71_4" BEL
        "minerva_cpu/payload__csr_adr$71_3" BEL
        "minerva_cpu/payload__csr_adr$71_2" BEL
        "minerva_cpu/payload__csr_adr$71_1" BEL
        "minerva_cpu/payload__csr_adr$71_0" BEL
        "minerva_cpu/csrf_port__addr_8" BEL
        "minerva_cpu/payload__instruction$40_31" BEL
        "minerva_cpu/payload__instruction$40_30" BEL
        "minerva_cpu/payload__instruction$40_29" BEL
        "minerva_cpu/payload__instruction$40_27" BEL
        "minerva_cpu/payload__instruction$40_26" BEL
        "minerva_cpu/payload__instruction$40_25" BEL
        "minerva_cpu/payload__instruction$40_24" BEL
        "minerva_cpu/payload__instruction$40_23" BEL
        "minerva_cpu/payload__instruction$40_22" BEL
        "minerva_cpu/payload__instruction$40_21" BEL
        "minerva_cpu/payload__instruction$40_20" BEL
        "minerva_cpu/payload__instruction$40_19" BEL
        "minerva_cpu/payload__instruction$40_18" BEL
        "minerva_cpu/payload__instruction$40_17" BEL
        "minerva_cpu/payload__instruction$40_16" BEL
        "minerva_cpu/payload__instruction$40_15" BEL
        "minerva_cpu/payload__instruction$40_14" BEL
        "minerva_cpu/payload__instruction$40_13" BEL
        "minerva_cpu/payload__instruction$40_12" BEL
        "minerva_cpu/payload__instruction$40_11" BEL
        "minerva_cpu/payload__instruction$40_10" BEL
        "minerva_cpu/payload__instruction$40_9" BEL
        "minerva_cpu/payload__instruction$40_8" BEL
        "minerva_cpu/payload__instruction$40_7" BEL
        "minerva_cpu/payload__instruction$40_6" BEL
        "minerva_cpu/payload__instruction$40_5" BEL
        "minerva_cpu/payload__instruction$40_4" BEL
        "minerva_cpu/payload__instruction$40_3" BEL
        "minerva_cpu/payload__instruction$40_2" BEL
        "minerva_cpu/payload__instruction$40_1" BEL
        "minerva_cpu/payload__instruction$40_0" BEL
        "minerva_cpu/payload__load_data$123_31" BEL
        "minerva_cpu/payload__load_data$123_30" BEL
        "minerva_cpu/payload__load_data$123_29" BEL
        "minerva_cpu/payload__load_data$123_28" BEL
        "minerva_cpu/payload__load_data$123_27" BEL
        "minerva_cpu/payload__load_data$123_26" BEL
        "minerva_cpu/payload__load_data$123_25" BEL
        "minerva_cpu/payload__load_data$123_24" BEL
        "minerva_cpu/payload__load_data$123_23" BEL
        "minerva_cpu/payload__load_data$123_22" BEL
        "minerva_cpu/payload__load_data$123_21" BEL
        "minerva_cpu/payload__load_data$123_20" BEL
        "minerva_cpu/payload__load_data$123_19" BEL
        "minerva_cpu/payload__load_data$123_18" BEL
        "minerva_cpu/payload__load_data$123_17" BEL
        "minerva_cpu/payload__load_data$123_16" BEL
        "minerva_cpu/payload__load_data$123_15" BEL
        "minerva_cpu/payload__load_data$123_14" BEL
        "minerva_cpu/payload__load_data$123_13" BEL
        "minerva_cpu/payload__load_data$123_12" BEL
        "minerva_cpu/payload__load_data$123_11" BEL
        "minerva_cpu/payload__load_data$123_10" BEL
        "minerva_cpu/payload__load_data$123_9" BEL
        "minerva_cpu/payload__load_data$123_8" BEL
        "minerva_cpu/payload__load_data$123_7" BEL
        "minerva_cpu/payload__load_data$123_6" BEL
        "minerva_cpu/payload__load_data$123_5" BEL
        "minerva_cpu/payload__load_data$123_4" BEL
        "minerva_cpu/payload__load_data$123_3" BEL
        "minerva_cpu/payload__load_data$123_2" BEL
        "minerva_cpu/payload__load_data$123_1" BEL
        "minerva_cpu/payload__load_data$123_0" BEL
        "minerva_cpu/exception/mepc_r__value_31" BEL
        "minerva_cpu/exception/mepc_r__value_30" BEL
        "minerva_cpu/exception/mepc_r__value_29" BEL
        "minerva_cpu/exception/mepc_r__value_28" BEL
        "minerva_cpu/exception/mepc_r__value_27" BEL
        "minerva_cpu/exception/mepc_r__value_26" BEL
        "minerva_cpu/exception/mepc_r__value_25" BEL
        "minerva_cpu/exception/mepc_r__value_24" BEL
        "minerva_cpu/exception/mepc_r__value_23" BEL
        "minerva_cpu/exception/mepc_r__value_22" BEL
        "minerva_cpu/exception/mepc_r__value_21" BEL
        "minerva_cpu/exception/mepc_r__value_20" BEL
        "minerva_cpu/exception/mepc_r__value_19" BEL
        "minerva_cpu/exception/mepc_r__value_18" BEL
        "minerva_cpu/exception/mepc_r__value_17" BEL
        "minerva_cpu/exception/mepc_r__value_16" BEL
        "minerva_cpu/exception/mepc_r__value_15" BEL
        "minerva_cpu/exception/mepc_r__value_14" BEL
        "minerva_cpu/exception/mepc_r__value_13" BEL
        "minerva_cpu/exception/mepc_r__value_12" BEL
        "minerva_cpu/exception/mepc_r__value_11" BEL
        "minerva_cpu/exception/mepc_r__value_10" BEL
        "minerva_cpu/exception/mepc_r__value_9" BEL
        "minerva_cpu/exception/mepc_r__value_8" BEL
        "minerva_cpu/exception/mepc_r__value_7" BEL
        "minerva_cpu/exception/mepc_r__value_6" BEL
        "minerva_cpu/exception/mepc_r__value_5" BEL
        "minerva_cpu/exception/mepc_r__value_4" BEL
        "minerva_cpu/exception/mepc_r__value_3" BEL
        "minerva_cpu/exception/mepc_r__value_2" BEL
        "minerva_cpu/exception/mepc_r__value_1" BEL
        "minerva_cpu/exception/mepc_r__value_0" BEL
        "minerva_cpu/exception/mcause_r__ecode_30" BEL
        "minerva_cpu/exception/mcause_r__ecode_28" BEL
        "minerva_cpu/exception/mcause_r__ecode_27" BEL
        "minerva_cpu/exception/mcause_r__ecode_26" BEL
        "minerva_cpu/exception/mcause_r__ecode_25" BEL
        "minerva_cpu/exception/mcause_r__ecode_24" BEL
        "minerva_cpu/exception/mcause_r__ecode_23" BEL
        "minerva_cpu/exception/mcause_r__ecode_22" BEL
        "minerva_cpu/exception/mcause_r__ecode_21" BEL
        "minerva_cpu/exception/mcause_r__ecode_20" BEL
        "minerva_cpu/exception/mcause_r__ecode_19" BEL
        "minerva_cpu/exception/mcause_r__ecode_18" BEL
        "minerva_cpu/exception/mcause_r__ecode_17" BEL
        "minerva_cpu/exception/mcause_r__ecode_16" BEL
        "minerva_cpu/exception/mcause_r__ecode_15" BEL
        "minerva_cpu/exception/mcause_r__ecode_14" BEL
        "minerva_cpu/exception/mcause_r__ecode_13" BEL
        "minerva_cpu/exception/mcause_r__ecode_12" BEL
        "minerva_cpu/exception/mcause_r__ecode_11" BEL
        "minerva_cpu/exception/mcause_r__ecode_10" BEL
        "minerva_cpu/exception/mcause_r__ecode_9" BEL
        "minerva_cpu/exception/mcause_r__ecode_8" BEL
        "minerva_cpu/exception/mcause_r__ecode_7" BEL
        "minerva_cpu/exception/mcause_r__ecode_6" BEL
        "minerva_cpu/exception/mcause_r__ecode_5" BEL
        "minerva_cpu/exception/mcause_r__ecode_4" BEL
        "minerva_cpu/exception/mcause_r__ecode_3" BEL
        "minerva_cpu/exception/mcause_r__ecode_2" BEL
        "minerva_cpu/exception/mcause_r__ecode_1" BEL
        "minerva_cpu/exception/mcause_r__ecode_0" BEL
        "minerva_cpu/exception/irq_pending_r__value_31" BEL
        "minerva_cpu/exception/irq_pending_r__value_30" BEL
        "minerva_cpu/exception/irq_pending_r__value_29" BEL
        "minerva_cpu/exception/irq_pending_r__value_28" BEL
        "minerva_cpu/exception/irq_pending_r__value_27" BEL
        "minerva_cpu/exception/irq_pending_r__value_26" BEL
        "minerva_cpu/exception/irq_pending_r__value_25" BEL
        "minerva_cpu/exception/irq_pending_r__value_24" BEL
        "minerva_cpu/exception/irq_pending_r__value_23" BEL
        "minerva_cpu/exception/irq_pending_r__value_22" BEL
        "minerva_cpu/exception/irq_pending_r__value_21" BEL
        "minerva_cpu/exception/irq_pending_r__value_20" BEL
        "minerva_cpu/exception/irq_pending_r__value_19" BEL
        "minerva_cpu/exception/irq_pending_r__value_18" BEL
        "minerva_cpu/exception/irq_pending_r__value_17" BEL
        "minerva_cpu/exception/irq_pending_r__value_16" BEL
        "minerva_cpu/exception/irq_pending_r__value_15" BEL
        "minerva_cpu/exception/irq_pending_r__value_14" BEL
        "minerva_cpu/exception/irq_pending_r__value_13" BEL
        "minerva_cpu/exception/irq_pending_r__value_12" BEL
        "minerva_cpu/exception/irq_pending_r__value_11" BEL
        "minerva_cpu/exception/irq_pending_r__value_10" BEL
        "minerva_cpu/exception/irq_pending_r__value_9" BEL
        "minerva_cpu/exception/irq_pending_r__value_8" BEL
        "minerva_cpu/exception/irq_pending_r__value_7" BEL
        "minerva_cpu/exception/irq_pending_r__value_6" BEL
        "minerva_cpu/exception/irq_pending_r__value_5" BEL
        "minerva_cpu/exception/irq_pending_r__value_4" BEL
        "minerva_cpu/exception/irq_pending_r__value_3" BEL
        "minerva_cpu/exception/irq_pending_r__value_2" BEL
        "minerva_cpu/exception/irq_pending_r__value_1" BEL
        "minerva_cpu/exception/irq_pending_r__value_0" BEL
        "minerva_cpu/exception/irq_mask_r__value_31" BEL
        "minerva_cpu/exception/irq_mask_r__value_30" BEL
        "minerva_cpu/exception/irq_mask_r__value_29" BEL
        "minerva_cpu/exception/irq_mask_r__value_28" BEL
        "minerva_cpu/exception/irq_mask_r__value_27" BEL
        "minerva_cpu/exception/irq_mask_r__value_26" BEL
        "minerva_cpu/exception/irq_mask_r__value_25" BEL
        "minerva_cpu/exception/irq_mask_r__value_24" BEL
        "minerva_cpu/exception/irq_mask_r__value_23" BEL
        "minerva_cpu/exception/irq_mask_r__value_22" BEL
        "minerva_cpu/exception/irq_mask_r__value_21" BEL
        "minerva_cpu/exception/irq_mask_r__value_20" BEL
        "minerva_cpu/exception/irq_mask_r__value_19" BEL
        "minerva_cpu/exception/irq_mask_r__value_18" BEL
        "minerva_cpu/exception/irq_mask_r__value_17" BEL
        "minerva_cpu/exception/irq_mask_r__value_16" BEL
        "minerva_cpu/exception/irq_mask_r__value_15" BEL
        "minerva_cpu/exception/irq_mask_r__value_14" BEL
        "minerva_cpu/exception/irq_mask_r__value_13" BEL
        "minerva_cpu/exception/irq_mask_r__value_12" BEL
        "minerva_cpu/exception/irq_mask_r__value_11" BEL
        "minerva_cpu/exception/irq_mask_r__value_10" BEL
        "minerva_cpu/exception/irq_mask_r__value_9" BEL
        "minerva_cpu/exception/irq_mask_r__value_8" BEL
        "minerva_cpu/exception/irq_mask_r__value_7" BEL
        "minerva_cpu/exception/irq_mask_r__value_6" BEL
        "minerva_cpu/exception/irq_mask_r__value_5" BEL
        "minerva_cpu/exception/irq_mask_r__value_4" BEL
        "minerva_cpu/exception/irq_mask_r__value_3" BEL
        "minerva_cpu/exception/irq_mask_r__value_2" BEL
        "minerva_cpu/exception/irq_mask_r__value_1" BEL
        "minerva_cpu/exception/irq_mask_r__value_0" BEL
        "minerva_cpu/exception/mscratch_r__value_31" BEL
        "minerva_cpu/exception/mscratch_r__value_30" BEL
        "minerva_cpu/exception/mscratch_r__value_29" BEL
        "minerva_cpu/exception/mscratch_r__value_28" BEL
        "minerva_cpu/exception/mscratch_r__value_27" BEL
        "minerva_cpu/exception/mscratch_r__value_26" BEL
        "minerva_cpu/exception/mscratch_r__value_25" BEL
        "minerva_cpu/exception/mscratch_r__value_24" BEL
        "minerva_cpu/exception/mscratch_r__value_23" BEL
        "minerva_cpu/exception/mscratch_r__value_22" BEL
        "minerva_cpu/exception/mscratch_r__value_21" BEL
        "minerva_cpu/exception/mscratch_r__value_20" BEL
        "minerva_cpu/exception/mscratch_r__value_19" BEL
        "minerva_cpu/exception/mscratch_r__value_18" BEL
        "minerva_cpu/exception/mscratch_r__value_17" BEL
        "minerva_cpu/exception/mscratch_r__value_16" BEL
        "minerva_cpu/exception/mscratch_r__value_15" BEL
        "minerva_cpu/exception/mscratch_r__value_14" BEL
        "minerva_cpu/exception/mscratch_r__value_13" BEL
        "minerva_cpu/exception/mscratch_r__value_12" BEL
        "minerva_cpu/exception/mscratch_r__value_11" BEL
        "minerva_cpu/exception/mscratch_r__value_10" BEL
        "minerva_cpu/exception/mscratch_r__value_9" BEL
        "minerva_cpu/exception/mscratch_r__value_8" BEL
        "minerva_cpu/exception/mscratch_r__value_7" BEL
        "minerva_cpu/exception/mscratch_r__value_6" BEL
        "minerva_cpu/exception/mscratch_r__value_5" BEL
        "minerva_cpu/exception/mscratch_r__value_4" BEL
        "minerva_cpu/exception/mscratch_r__value_3" BEL
        "minerva_cpu/exception/mscratch_r__value_2" BEL
        "minerva_cpu/exception/mscratch_r__value_1" BEL
        "minerva_cpu/exception/mscratch_r__value_0" BEL
        "minerva_cpu/exception/mtvec_r__base_29" BEL
        "minerva_cpu/exception/mtvec_r__base_28" BEL
        "minerva_cpu/exception/mtvec_r__base_27" BEL
        "minerva_cpu/exception/mtvec_r__base_26" BEL
        "minerva_cpu/exception/mtvec_r__base_25" BEL
        "minerva_cpu/exception/mtvec_r__base_24" BEL
        "minerva_cpu/exception/mtvec_r__base_23" BEL
        "minerva_cpu/exception/mtvec_r__base_22" BEL
        "minerva_cpu/exception/mtvec_r__base_21" BEL
        "minerva_cpu/exception/mtvec_r__base_20" BEL
        "minerva_cpu/exception/mtvec_r__base_19" BEL
        "minerva_cpu/exception/mtvec_r__base_18" BEL
        "minerva_cpu/exception/mtvec_r__base_17" BEL
        "minerva_cpu/exception/mtvec_r__base_16" BEL
        "minerva_cpu/exception/mtvec_r__base_15" BEL
        "minerva_cpu/exception/mtvec_r__base_14" BEL
        "minerva_cpu/exception/mtvec_r__base_13" BEL
        "minerva_cpu/exception/mtvec_r__base_12" BEL
        "minerva_cpu/exception/mtvec_r__base_11" BEL
        "minerva_cpu/exception/mtvec_r__base_10" BEL
        "minerva_cpu/exception/mtvec_r__base_9" BEL
        "minerva_cpu/exception/mtvec_r__base_8" BEL
        "minerva_cpu/exception/mtvec_r__base_7" BEL
        "minerva_cpu/exception/mtvec_r__base_6" BEL
        "minerva_cpu/exception/mtvec_r__base_5" BEL
        "minerva_cpu/exception/mtvec_r__base_4" BEL
        "minerva_cpu/exception/mtvec_r__base_3" BEL
        "minerva_cpu/exception/mtvec_r__base_2" BEL
        "minerva_cpu/exception/mtvec_r__base_1" BEL
        "minerva_cpu/exception/mtvec_r__base_0" BEL
        "minerva_cpu/exception/mtvec_r__mode_1" BEL
        "minerva_cpu/exception/mtvec_r__mode_0" BEL
        "minerva_cpu/exception/misa_r__extensions_25" BEL
        "minerva_cpu/exception/misa_r__extensions_24" BEL
        "minerva_cpu/exception/misa_r__extensions_23" BEL
        "minerva_cpu/exception/misa_r__extensions_22" BEL
        "minerva_cpu/exception/misa_r__extensions_21" BEL
        "minerva_cpu/exception/misa_r__extensions_20" BEL
        "minerva_cpu/exception/misa_r__extensions_19" BEL
        "minerva_cpu/exception/misa_r__extensions_18" BEL
        "minerva_cpu/exception/misa_r__extensions_17" BEL
        "minerva_cpu/exception/misa_r__extensions_16" BEL
        "minerva_cpu/exception/misa_r__extensions_15" BEL
        "minerva_cpu/exception/misa_r__extensions_14" BEL
        "minerva_cpu/exception/misa_r__extensions_13" BEL
        "minerva_cpu/exception/misa_r__extensions_12" BEL
        "minerva_cpu/exception/misa_r__extensions_11" BEL
        "minerva_cpu/exception/misa_r__extensions_10" BEL
        "minerva_cpu/exception/misa_r__extensions_9" BEL
        "minerva_cpu/exception/misa_r__extensions_8" BEL
        "minerva_cpu/exception/misa_r__extensions_7" BEL
        "minerva_cpu/exception/misa_r__extensions_6" BEL
        "minerva_cpu/exception/misa_r__extensions_5" BEL
        "minerva_cpu/exception/misa_r__extensions_4" BEL
        "minerva_cpu/exception/misa_r__extensions_3" BEL
        "minerva_cpu/exception/misa_r__extensions_2" BEL
        "minerva_cpu/exception/misa_r__extensions_1" BEL
        "minerva_cpu/exception/misa_r__extensions_0" BEL
        "minerva_cpu/exception/misa_r__mxl_1" BEL
        "minerva_cpu/exception/misa_r__mxl_0" BEL
        "minerva_cpu/exception/mstatus_r__xs_1" BEL
        "minerva_cpu/exception/mstatus_r__xs_0" BEL
        "minerva_cpu/exception/mstatus_r__mpp_1" BEL
        "minerva_cpu/exception/mstatus_r__mpp_0" BEL
        "minerva_cpu/exception/mstatus_r__fs_1" BEL
        "minerva_cpu/exception/mstatus_r__fs_0" BEL
        "minerva_cpu/fetch/ibus__adr_29" BEL "minerva_cpu/fetch/ibus__adr_28"
        BEL "minerva_cpu/fetch/ibus__adr_27" BEL
        "minerva_cpu/fetch/ibus__adr_26" BEL "minerva_cpu/fetch/ibus__adr_25"
        BEL "minerva_cpu/fetch/ibus__adr_24" BEL
        "minerva_cpu/fetch/ibus__adr_23" BEL "minerva_cpu/fetch/ibus__adr_22"
        BEL "minerva_cpu/fetch/ibus__adr_21" BEL
        "minerva_cpu/fetch/ibus__adr_20" BEL "minerva_cpu/fetch/ibus__adr_19"
        BEL "minerva_cpu/fetch/ibus__adr_18" BEL
        "minerva_cpu/fetch/ibus__adr_17" BEL "minerva_cpu/fetch/ibus__adr_16"
        BEL "minerva_cpu/fetch/ibus__adr_15" BEL
        "minerva_cpu/fetch/ibus__adr_14" BEL "minerva_cpu/fetch/ibus__adr_13"
        BEL "minerva_cpu/fetch/ibus__adr_12" BEL
        "minerva_cpu/fetch/ibus__adr_11" BEL "minerva_cpu/fetch/ibus__adr_10"
        BEL "minerva_cpu/fetch/ibus__adr_9" BEL
        "minerva_cpu/fetch/ibus__adr_8" BEL "minerva_cpu/fetch/ibus__adr_7"
        BEL "minerva_cpu/fetch/ibus__adr_6" BEL
        "minerva_cpu/fetch/ibus__adr_5" BEL "minerva_cpu/fetch/ibus__adr_4"
        BEL "minerva_cpu/fetch/ibus__adr_3" BEL
        "minerva_cpu/fetch/ibus__adr_2" BEL "minerva_cpu/fetch/ibus__adr_1"
        BEL "minerva_cpu/fetch/ibus__adr_0" BEL
        "minerva_cpu/fetch/f_instruction$2_31" BEL
        "minerva_cpu/fetch/f_instruction$2_30" BEL
        "minerva_cpu/fetch/f_instruction$2_29" BEL
        "minerva_cpu/fetch/f_instruction$2_28" BEL
        "minerva_cpu/fetch/f_instruction$2_27" BEL
        "minerva_cpu/fetch/f_instruction$2_26" BEL
        "minerva_cpu/fetch/f_instruction$2_25" BEL
        "minerva_cpu/fetch/f_instruction$2_24" BEL
        "minerva_cpu/fetch/f_instruction$2_23" BEL
        "minerva_cpu/fetch/f_instruction$2_22" BEL
        "minerva_cpu/fetch/f_instruction$2_21" BEL
        "minerva_cpu/fetch/f_instruction$2_20" BEL
        "minerva_cpu/fetch/f_instruction$2_19" BEL
        "minerva_cpu/fetch/f_instruction$2_18" BEL
        "minerva_cpu/fetch/f_instruction$2_17" BEL
        "minerva_cpu/fetch/f_instruction$2_16" BEL
        "minerva_cpu/fetch/f_instruction$2_15" BEL
        "minerva_cpu/fetch/f_instruction$2_14" BEL
        "minerva_cpu/fetch/f_instruction$2_13" BEL
        "minerva_cpu/fetch/f_instruction$2_12" BEL
        "minerva_cpu/fetch/f_instruction$2_11" BEL
        "minerva_cpu/fetch/f_instruction$2_10" BEL
        "minerva_cpu/fetch/f_instruction$2_9" BEL
        "minerva_cpu/fetch/f_instruction$2_8" BEL
        "minerva_cpu/fetch/f_instruction$2_7" BEL
        "minerva_cpu/fetch/f_instruction$2_6" BEL
        "minerva_cpu/fetch/f_instruction$2_5" BEL
        "minerva_cpu/fetch/f_instruction$2_4" BEL
        "minerva_cpu/fetch/f_instruction$2_3" BEL
        "minerva_cpu/fetch/f_instruction$2_2" BEL
        "minerva_cpu/fetch/f_instruction$2_1" BEL
        "minerva_cpu/fetch/f_instruction$2_0" BEL
        "minerva_cpu/loadstore/dbus__sel_3" BEL
        "minerva_cpu/loadstore/dbus__sel_2" BEL
        "minerva_cpu/loadstore/dbus__sel_1" BEL
        "minerva_cpu/loadstore/dbus__sel_0" BEL
        "minerva_cpu/loadstore/dbus__adr_29" BEL
        "minerva_cpu/loadstore/dbus__adr_28" BEL
        "minerva_cpu/loadstore/dbus__adr_27" BEL
        "minerva_cpu/loadstore/dbus__adr_26" BEL
        "minerva_cpu/loadstore/dbus__adr_25" BEL
        "minerva_cpu/loadstore/dbus__adr_24" BEL
        "minerva_cpu/loadstore/dbus__adr_23" BEL
        "minerva_cpu/loadstore/dbus__adr_22" BEL
        "minerva_cpu/loadstore/dbus__adr_21" BEL
        "minerva_cpu/loadstore/dbus__adr_20" BEL
        "minerva_cpu/loadstore/dbus__adr_19" BEL
        "minerva_cpu/loadstore/dbus__adr_18" BEL
        "minerva_cpu/loadstore/dbus__adr_17" BEL
        "minerva_cpu/loadstore/dbus__adr_16" BEL
        "minerva_cpu/loadstore/dbus__adr_15" BEL
        "minerva_cpu/loadstore/dbus__adr_14" BEL
        "minerva_cpu/loadstore/dbus__adr_13" BEL
        "minerva_cpu/loadstore/dbus__adr_12" BEL
        "minerva_cpu/loadstore/dbus__adr_11" BEL
        "minerva_cpu/loadstore/dbus__adr_10" BEL
        "minerva_cpu/loadstore/dbus__adr_9" BEL
        "minerva_cpu/loadstore/dbus__adr_8" BEL
        "minerva_cpu/loadstore/dbus__adr_7" BEL
        "minerva_cpu/loadstore/dbus__adr_6" BEL
        "minerva_cpu/loadstore/dbus__adr_5" BEL
        "minerva_cpu/loadstore/dbus__adr_4" BEL
        "minerva_cpu/loadstore/dbus__adr_3" BEL
        "minerva_cpu/loadstore/dbus__adr_2" BEL
        "minerva_cpu/loadstore/dbus__adr_1" BEL
        "minerva_cpu/loadstore/dbus__adr_0" BEL
        "minerva_cpu/loadstore/dbus__dat_w_31" BEL
        "minerva_cpu/loadstore/dbus__dat_w_30" BEL
        "minerva_cpu/loadstore/dbus__dat_w_29" BEL
        "minerva_cpu/loadstore/dbus__dat_w_28" BEL
        "minerva_cpu/loadstore/dbus__dat_w_27" BEL
        "minerva_cpu/loadstore/dbus__dat_w_26" BEL
        "minerva_cpu/loadstore/dbus__dat_w_25" BEL
        "minerva_cpu/loadstore/dbus__dat_w_24" BEL
        "minerva_cpu/loadstore/dbus__dat_w_23" BEL
        "minerva_cpu/loadstore/dbus__dat_w_22" BEL
        "minerva_cpu/loadstore/dbus__dat_w_21" BEL
        "minerva_cpu/loadstore/dbus__dat_w_20" BEL
        "minerva_cpu/loadstore/dbus__dat_w_19" BEL
        "minerva_cpu/loadstore/dbus__dat_w_18" BEL
        "minerva_cpu/loadstore/dbus__dat_w_17" BEL
        "minerva_cpu/loadstore/dbus__dat_w_16" BEL
        "minerva_cpu/loadstore/dbus__dat_w_15" BEL
        "minerva_cpu/loadstore/dbus__dat_w_14" BEL
        "minerva_cpu/loadstore/dbus__dat_w_13" BEL
        "minerva_cpu/loadstore/dbus__dat_w_12" BEL
        "minerva_cpu/loadstore/dbus__dat_w_11" BEL
        "minerva_cpu/loadstore/dbus__dat_w_10" BEL
        "minerva_cpu/loadstore/dbus__dat_w_9" BEL
        "minerva_cpu/loadstore/dbus__dat_w_8" BEL
        "minerva_cpu/loadstore/dbus__dat_w_7" BEL
        "minerva_cpu/loadstore/dbus__dat_w_6" BEL
        "minerva_cpu/loadstore/dbus__dat_w_5" BEL
        "minerva_cpu/loadstore/dbus__dat_w_4" BEL
        "minerva_cpu/loadstore/dbus__dat_w_3" BEL
        "minerva_cpu/loadstore/dbus__dat_w_2" BEL
        "minerva_cpu/loadstore/dbus__dat_w_1" BEL
        "minerva_cpu/loadstore/dbus__dat_w_0" BEL
        "minerva_cpu/loadstore/m_load_data_31" BEL
        "minerva_cpu/loadstore/m_load_data_30" BEL
        "minerva_cpu/loadstore/m_load_data_29" BEL
        "minerva_cpu/loadstore/m_load_data_28" BEL
        "minerva_cpu/loadstore/m_load_data_27" BEL
        "minerva_cpu/loadstore/m_load_data_26" BEL
        "minerva_cpu/loadstore/m_load_data_25" BEL
        "minerva_cpu/loadstore/m_load_data_24" BEL
        "minerva_cpu/loadstore/m_load_data_23" BEL
        "minerva_cpu/loadstore/m_load_data_22" BEL
        "minerva_cpu/loadstore/m_load_data_21" BEL
        "minerva_cpu/loadstore/m_load_data_20" BEL
        "minerva_cpu/loadstore/m_load_data_19" BEL
        "minerva_cpu/loadstore/m_load_data_18" BEL
        "minerva_cpu/loadstore/m_load_data_17" BEL
        "minerva_cpu/loadstore/m_load_data_16" BEL
        "minerva_cpu/loadstore/m_load_data_15" BEL
        "minerva_cpu/loadstore/m_load_data_14" BEL
        "minerva_cpu/loadstore/m_load_data_13" BEL
        "minerva_cpu/loadstore/m_load_data_12" BEL
        "minerva_cpu/loadstore/m_load_data_11" BEL
        "minerva_cpu/loadstore/m_load_data_10" BEL
        "minerva_cpu/loadstore/m_load_data_9" BEL
        "minerva_cpu/loadstore/m_load_data_8" BEL
        "minerva_cpu/loadstore/m_load_data_7" BEL
        "minerva_cpu/loadstore/m_load_data_6" BEL
        "minerva_cpu/loadstore/m_load_data_5" BEL
        "minerva_cpu/loadstore/m_load_data_4" BEL
        "minerva_cpu/loadstore/m_load_data_3" BEL
        "minerva_cpu/loadstore/m_load_data_2" BEL
        "minerva_cpu/loadstore/m_load_data_1" BEL
        "minerva_cpu/loadstore/m_load_data_0" BEL
        "minerva_cpu/shifter/m_result$9_31" BEL
        "minerva_cpu/shifter/m_result$9_30" BEL
        "minerva_cpu/shifter/m_result$9_29" BEL
        "minerva_cpu/shifter/m_result$9_28" BEL
        "minerva_cpu/shifter/m_result$9_27" BEL
        "minerva_cpu/shifter/m_result$9_26" BEL
        "minerva_cpu/shifter/m_result$9_25" BEL
        "minerva_cpu/shifter/m_result$9_24" BEL
        "minerva_cpu/shifter/m_result$9_23" BEL
        "minerva_cpu/shifter/m_result$9_22" BEL
        "minerva_cpu/shifter/m_result$9_21" BEL
        "minerva_cpu/shifter/m_result$9_20" BEL
        "minerva_cpu/shifter/m_result$9_19" BEL
        "minerva_cpu/shifter/m_result$9_18" BEL
        "minerva_cpu/shifter/m_result$9_17" BEL
        "minerva_cpu/shifter/m_result$9_16" BEL
        "minerva_cpu/shifter/m_result$9_15" BEL
        "minerva_cpu/shifter/m_result$9_14" BEL
        "minerva_cpu/shifter/m_result$9_13" BEL
        "minerva_cpu/shifter/m_result$9_12" BEL
        "minerva_cpu/shifter/m_result$9_11" BEL
        "minerva_cpu/shifter/m_result$9_10" BEL
        "minerva_cpu/shifter/m_result$9_9" BEL
        "minerva_cpu/shifter/m_result$9_8" BEL
        "minerva_cpu/shifter/m_result$9_7" BEL
        "minerva_cpu/shifter/m_result$9_6" BEL
        "minerva_cpu/shifter/m_result$9_5" BEL
        "minerva_cpu/shifter/m_result$9_4" BEL
        "minerva_cpu/shifter/m_result$9_3" BEL
        "minerva_cpu/shifter/m_result$9_2" BEL
        "minerva_cpu/shifter/m_result$9_1" BEL
        "minerva_cpu/shifter/m_result$9_0" BEL "netsoc_sdram_cmd_payload_ras"
        BEL "netsoc_zero_pending" BEL "opsis_i2c_data_drv" BEL "suart_tx_busy"
        BEL "suart_rx_busy" BEL "suart_tx_pending" BEL "suart_rx_pending" BEL
        "suart_rx_fifo_readable" BEL "spiflash_dq_oe" BEL "spiflash_cs_n" BEL
        "spiflash_bus_ack" BEL "netsoc_sdram_bankmachine0_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine0_trccon_ready" BEL
        "netsoc_sdram_bankmachine0_trascon_ready" BEL
        "netsoc_sdram_bankmachine1_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_trccon_ready" BEL
        "netsoc_sdram_bankmachine2_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine1_trascon_ready" BEL
        "netsoc_sdram_bankmachine2_trccon_ready" BEL
        "netsoc_sdram_bankmachine2_trascon_ready" BEL
        "netsoc_sdram_bankmachine3_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine3_trccon_ready" BEL
        "netsoc_sdram_bankmachine3_trascon_ready" BEL
        "netsoc_sdram_bankmachine4_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine4_trccon_ready" BEL
        "netsoc_sdram_bankmachine4_trascon_ready" BEL
        "netsoc_sdram_bankmachine5_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine5_trccon_ready" BEL
        "netsoc_sdram_bankmachine5_trascon_ready" BEL
        "netsoc_sdram_bankmachine6_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine6_trccon_ready" BEL
        "netsoc_sdram_bankmachine6_trascon_ready" BEL
        "netsoc_sdram_bankmachine7_twtpcon_ready" BEL
        "netsoc_sdram_bankmachine7_trccon_ready" BEL
        "netsoc_sdram_bankmachine7_trascon_ready" BEL
        "netsoc_sdram_trrdcon_ready" BEL "netsoc_sdram_twtrcon_ready" BEL
        "netsoc_grant" BEL "suart_tx_fifo_readable" BEL
        "opsis_i2c_sda_drv_reg" BEL "ethmac_reader_done_pending" BEL
        "suart_tx" BEL "netsoc_sdram_bankmachine0_row_opened" BEL
        "netsoc_sdram_bankmachine1_row_opened" BEL
        "netsoc_sdram_bankmachine2_row_opened" BEL
        "netsoc_sdram_bankmachine3_row_opened" BEL
        "netsoc_sdram_bankmachine4_row_opened" BEL
        "netsoc_sdram_bankmachine5_row_opened" BEL
        "netsoc_sdram_bankmachine6_row_opened" BEL
        "netsoc_sdram_bankmachine7_row_opened" BEL
        "netsoc_sdram_bankmachine2_trccon_count_0" BEL
        "netsoc_sdram_bankmachine2_trccon_count_1" BEL
        "netsoc_sdram_bankmachine0_trccon_count_0" BEL
        "netsoc_sdram_bankmachine0_trccon_count_1" BEL
        "netsoc_sdram_bankmachine1_trccon_count_0" BEL
        "netsoc_sdram_bankmachine1_trccon_count_1" BEL
        "netsoc_sdram_bankmachine3_trccon_count_0" BEL
        "netsoc_sdram_bankmachine3_trccon_count_1" BEL
        "netsoc_sdram_bankmachine5_trccon_count_0" BEL
        "netsoc_sdram_bankmachine5_trccon_count_1" BEL
        "netsoc_sdram_bankmachine4_trccon_count_0" BEL
        "netsoc_sdram_bankmachine4_trccon_count_1" BEL
        "netsoc_sdram_bankmachine6_trccon_count_0" BEL
        "netsoc_sdram_bankmachine6_trccon_count_1" BEL
        "netsoc_sdram_bankmachine7_trccon_count_0" BEL
        "netsoc_sdram_bankmachine7_trccon_count_1" BEL
        "netsoc_sdram_trrdcon_count" BEL "netsoc_sdram_time1_0" BEL
        "netsoc_sdram_time1_1" BEL "netsoc_sdram_time1_2" BEL
        "netsoc_sdram_time1_3" BEL "netsoc_sdram_time0_0" BEL
        "netsoc_sdram_time0_1" BEL "netsoc_sdram_time0_2" BEL
        "netsoc_sdram_time0_3" BEL "netsoc_sdram_time0_4" BEL
        "minerva_cpu/f/valid$1" BEL "minerva_cpu/d/valid$1" BEL
        "minerva_cpu/a/valid" BEL "minerva_cpu/x/valid$1" BEL
        "minerva_cpu/m/valid$1" BEL "minerva_cpu/payload__misaligned_fetch$45"
        BEL "minerva_cpu/payload__misaligned_fetch$39" BEL
        "minerva_cpu/payload__bus_error$74" BEL
        "minerva_cpu/payload__misaligned_fetch$35" BEL
        "minerva_cpu/payload__bus_error$41" BEL "minerva_cpu/w_valid_r" BEL
        "minerva_cpu/payload__condition_met$103" BEL
        "minerva_cpu/payload__load$120" BEL
        "minerva_cpu/payload__branch_predict_taken" BEL
        "minerva_cpu/payload__load$91" BEL "minerva_cpu/payload__compare$98"
        BEL "minerva_cpu/payload__shift$89" BEL
        "minerva_cpu/payload__mret$109" BEL "minerva_cpu/payload__rd_we$48"
        BEL "minerva_cpu/payload__rs1_re$49" BEL
        "minerva_cpu/payload__bypass_m$54" BEL
        "minerva_cpu/payload__bypass_x$53" BEL "minerva_cpu/payload__load$56"
        BEL "minerva_cpu/payload__store$57" BEL
        "minerva_cpu/payload__adder_sub$58" BEL
        "minerva_cpu/payload__logic$59" BEL "minerva_cpu/payload__shift$62"
        BEL "minerva_cpu/payload__compare$66" BEL
        "minerva_cpu/payload__direction$63" BEL "minerva_cpu/payload__sext$64"
        BEL "minerva_cpu/payload__jump$65" BEL
        "minerva_cpu/payload__branch$67" BEL "minerva_cpu/payload__csr$70" BEL
        "minerva_cpu/payload__csr_adr$71_11" BEL
        "minerva_cpu/payload__csr_we$72" BEL "minerva_cpu/payload__ecall$75"
        BEL "minerva_cpu/payload__ebreak$76" BEL
        "minerva_cpu/payload__mret$77" BEL "minerva_cpu/payload__illegal$78"
        BEL "minerva_cpu/payload__rd_we$116" BEL
        "minerva_cpu/csrf_port__addr_12" BEL
        "minerva_cpu/payload__bypass_m$86" BEL "minerva_cpu/payload__rd_we$84"
        BEL "minerva_cpu/payload__exception$110" BEL
        "minerva_cpu/payload__branch_taken$106" BEL
        "minerva_cpu/payload__branch_predict_taken$107" BEL
        "minerva_cpu/exception/mstatus_r__mie" BEL
        "minerva_cpu/exception/mcause_r__ecode_29" BEL
        "minerva_cpu/exception/mcause_r__interrupt" BEL
        "minerva_cpu/exception/mstatus_r__mpie" BEL
        "minerva_cpu/exception/mip_r__mtip" BEL
        "minerva_cpu/exception/mip_r__meip" BEL
        "minerva_cpu/exception/mip_r__ueip" BEL
        "minerva_cpu/exception/mip_r__seip" BEL
        "minerva_cpu/exception/mip_r__stip" BEL
        "minerva_cpu/exception/mip_r__utip" BEL
        "minerva_cpu/exception/mip_r__ssip" BEL
        "minerva_cpu/exception/mip_r__msip" BEL
        "minerva_cpu/exception/mip_r__usip" BEL
        "minerva_cpu/exception/mstatus_r__sd" BEL
        "minerva_cpu/exception/mstatus_r__tw" BEL
        "minerva_cpu/exception/mstatus_r__tvm" BEL
        "minerva_cpu/exception/mstatus_r__tsr" BEL
        "minerva_cpu/exception/mstatus_r__mxr" BEL
        "minerva_cpu/exception/mstatus_r__sum" BEL
        "minerva_cpu/exception/mstatus_r__spp" BEL
        "minerva_cpu/exception/mstatus_r__mprv" BEL
        "minerva_cpu/exception/mstatus_r__spie" BEL
        "minerva_cpu/exception/mstatus_r__sie" BEL
        "minerva_cpu/exception/mstatus_r__upie" BEL
        "minerva_cpu/exception/mstatus_r__uie" BEL
        "minerva_cpu/exception/mie_r__meie" BEL
        "minerva_cpu/exception/mie_r__seie" BEL
        "minerva_cpu/exception/mie_r__ueie" BEL
        "minerva_cpu/exception/mie_r__mtie" BEL
        "minerva_cpu/exception/mie_r__stie" BEL
        "minerva_cpu/exception/mie_r__utie" BEL
        "minerva_cpu/exception/mie_r__msie" BEL
        "minerva_cpu/exception/mie_r__usie" BEL
        "minerva_cpu/exception/mie_r__ssie" BEL "minerva_cpu/fetch/ibus__stb"
        BEL "minerva_cpu/fetch/f_bus_error$5" BEL
        "minerva_cpu/loadstore/dbus__stb" BEL "minerva_cpu/loadstore/dbus__we"
        BEL "minerva_cpu/shifter/m_direction" BEL "spiflash_clk" BEL
        "netsoc_bus_wishbone_ack" BEL "ethmac_writer_storage_full" BEL
        "ethmac_reader_slot_storage_full" BEL
        "ethmac_reader_eventmanager_storage_full" BEL
        "ethphy_crg_storage_full" BEL "opsis_i2c_fx2_reset_storage_full" BEL
        "opsisi2c_storage_full" BEL "spiflash_bitbang_en_storage_full" BEL
        "netsoc_en_storage_full" BEL "netsoc_eventmanager_storage_full" BEL
        "opsis_i2c_is_read" BEL "opsis_i2c_data_bit" BEL
        "ethmac_writer_fifo_produce" BEL "ethmac_reader_fifo_produce" BEL
        "ethmac_writer_fifo_consume" BEL "ethmac_reader_fifo_consume" BEL
        "ethmac_writer_slot" BEL "netsoc_sram_bus_ack" BEL
        "netsoc_sdram_cmd_payload_we" BEL "ethmac_sram0_bus_ack1" BEL
        "ethmac_sram1_bus_ack1" BEL "ethmac_slave_sel_r_1" BEL
        "opsis_i2c_slave_addr_re" BEL "netsoc_interface_we" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata1_re111_FRB" BEL
        "Mmux_netsoc_csrbankarray_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_2645_OUT11611_FRB"
        BEL "netsoc_csrbankarray_csrbank6_sel<13>1_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata0_re11_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi2_wrdata1_re11_FRB" BEL
        "netsoc_csrbankarray_csrbank6_dfii_pi3_wrdata1_re11_FRB" BEL
        "_n14087<5>1_FRB" BEL "_n14009<5>1_FRB" BEL
        "new_master_wdata_ready0_BRB0" BEL "new_master_wdata_ready0_BRB1" BEL
        "new_master_wdata_ready0_BRB2" BEL "new_master_wdata_ready0_BRB3" BEL
        "new_master_wdata_ready0_BRB4" BEL "new_master_wdata_ready0_BRB5" BEL
        "new_master_rdata_valid1_BRB0" BEL "new_master_rdata_valid2_BRB0" BEL
        "new_master_rdata_valid3_BRB0" BEL "new_master_rdata_valid3_BRB1" BEL
        "new_master_rdata_valid3_BRB2" BEL "new_master_rdata_valid3_BRB3" BEL
        "new_master_rdata_valid3_BRB4" BEL "new_master_rdata_valid3_BRB5" BEL
        "new_master_rdata_valid2_BRB6" BEL "new_master_rdata_valid2_BRB7" BEL
        "new_master_rdata_valid2_BRB8" BEL "new_master_rdata_valid2_BRB9" BEL
        "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "netsoc_sdram_storage_full_0_1" BEL "netsoc_interface_adr_3_1" BEL
        "netsoc_interface_adr_5_1" BEL "netsoc_interface_we_1" BEL
        "netsoc_csrbankarray_csrbank6_sel<13>1_FRB_1" BEL
        "netsoc_interface_adr_3_2" BEL "netsoc_sdram_storage_full_0_2" BEL
        "netsoc_sdram_storage_full_0_3" BEL "netsoc_sdram_storage_full_0_4"
        BEL "netsoc_interface_adr_1_1" BEL "netsoc_interface_we_2" BEL
        "netsoc_interface_adr_5_2" BEL "netsoc_sdram_storage_full_0_5" BEL
        "ethphy_mdio_storage_full_2" PIN "Mram_mem_grain01_pins<20>" PIN
        "Mram_mem_grain01_pins<21>" PIN "Mram_mem_grain11_pins<20>" PIN
        "Mram_mem_grain11_pins<21>" PIN "Mram_mem_grain21_pins<20>" PIN
        "Mram_mem_grain21_pins<21>" PIN "Mram_mem_grain31_pins<20>" PIN
        "Mram_mem_grain31_pins<21>" PIN "Mram_mem_grain0_11_pins<20>" PIN
        "Mram_mem_grain0_11_pins<21>" PIN "Mram_mem_grain1_11_pins<20>" PIN
        "Mram_mem_grain1_11_pins<21>" PIN "Mram_mem_grain2_11_pins<20>" PIN
        "Mram_mem_grain2_11_pins<21>" PIN "Mram_mem_grain3_11_pins<20>" PIN
        "Mram_mem_grain3_11_pins<21>" PIN "Mram_tag_mem_pins<9>" PIN
        "Mram_mem_4_pins<18>" PIN "Mram_mem_4_pins<19>" PIN
        "Mram_mem_3_pins<18>" PIN "Mram_mem_3_pins<19>" PIN
        "Mram_storage_116_pins<20>" PIN "Mram_mem_11_pins<9>" PIN
        "Mram_mem_12_pins<9>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_18_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_115_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_116_pins<9>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_data_mem4_pins<9>" PIN "Mram_storage_122_pins<21>" PIN
        "Mram_storage_121_pins<17>" PIN "Mram_storage_115_pins<16>" PIN
        "minerva_cpu/Mram_gprf1_pins<16>" PIN
        "minerva_cpu/Mram_gprf1_pins<17>" PIN "minerva_cpu/Mram_gprf_pins<16>"
        PIN "minerva_cpu/Mram_gprf_pins<17>" PIN "Mram_mem32_pins<14>" PIN
        "Mram_mem31_pins<14>" PIN "Mram_mem30_pins<14>" PIN
        "Mram_mem29_pins<14>" PIN "Mram_mem28_pins<14>" PIN
        "Mram_mem27_pins<14>" PIN "Mram_mem26_pins<14>" PIN
        "Mram_mem25_pins<14>" PIN "Mram_mem24_pins<14>" PIN
        "Mram_mem23_pins<14>" PIN "Mram_mem22_pins<14>" PIN
        "Mram_mem21_pins<14>" PIN "Mram_mem20_pins<14>" PIN
        "Mram_mem19_pins<14>" PIN "Mram_mem18_pins<14>" PIN
        "Mram_mem17_pins<14>" PIN "Mram_mem16_pins<14>" PIN
        "Mram_mem15_pins<14>" PIN "Mram_mem14_pins<14>" PIN
        "Mram_mem13_pins<14>" PIN "Mram_mem12_pins<14>" PIN
        "Mram_mem11_pins<14>" PIN "Mram_mem10_pins<14>" PIN
        "Mram_mem9_pins<14>" PIN "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>"
        PIN "Mram_mem6_pins<14>" PIN "Mram_mem5_pins<14>" PIN
        "Mram_mem4_pins<14>" PIN "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>"
        PIN "Mram_mem1_pins<14>" BEL "Mshreg_new_master_rdata_valid2_BRB4" BEL
        "new_master_rdata_valid2_BRB4" BEL
        "Mshreg_new_master_rdata_valid2_BRB10" BEL
        "new_master_rdata_valid2_BRB10" BEL
        "Mshreg_new_master_rdata_valid2_BRB11" BEL
        "new_master_rdata_valid2_BRB11" BEL
        "Mshreg_new_master_rdata_valid2_BRB12" BEL
        "new_master_rdata_valid2_BRB12" BEL
        "Mshreg_new_master_rdata_valid2_BRB13" BEL
        "new_master_rdata_valid2_BRB13" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB15" BEL
        "new_master_rdata_valid2_BRB15" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid2_BRB17" BEL
        "new_master_rdata_valid2_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB18" BEL
        "new_master_rdata_valid2_BRB18" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB20" BEL
        "new_master_rdata_valid2_BRB20" BEL
        "Mshreg_new_master_rdata_valid2_BRB21" BEL
        "new_master_rdata_valid2_BRB21" BEL
        "Mshreg_new_master_rdata_valid2_BRB22" BEL
        "new_master_rdata_valid2_BRB22" BEL
        "Mshreg_new_master_rdata_valid2_BRB23" BEL
        "new_master_rdata_valid2_BRB23" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB3" BEL
        "new_master_rdata_valid2_BRB3" BEL
        "Mshreg_new_master_rdata_valid2_BRB25" BEL
        "new_master_rdata_valid2_BRB25" BEL
        "Mshreg_new_master_rdata_valid2_BRB26" BEL
        "new_master_rdata_valid2_BRB26" BEL
        "Mshreg_new_master_rdata_valid2_BRB27" BEL
        "new_master_rdata_valid2_BRB27" BEL
        "Mshreg_new_master_rdata_valid2_BRB28" BEL
        "new_master_rdata_valid2_BRB28" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid1_BRB5" BEL
        "new_master_rdata_valid1_BRB5" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB31" BEL
        "new_master_rdata_valid1_BRB31" BEL
        "Mshreg_new_master_rdata_valid1_BRB32" BEL
        "new_master_rdata_valid1_BRB32" BEL
        "Mshreg_new_master_rdata_valid1_BRB33" BEL
        "new_master_rdata_valid1_BRB33" BEL
        "Mshreg_new_master_rdata_valid1_BRB34" BEL
        "new_master_rdata_valid1_BRB34" BEL
        "Mshreg_new_master_rdata_valid1_BRB6" BEL
        "new_master_rdata_valid1_BRB6" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB36" BEL
        "new_master_rdata_valid1_BRB36" BEL
        "Mshreg_new_master_rdata_valid1_BRB37" BEL
        "new_master_rdata_valid1_BRB37" BEL
        "Mshreg_new_master_rdata_valid1_BRB38" BEL
        "new_master_rdata_valid1_BRB38" BEL
        "Mshreg_new_master_rdata_valid1_BRB39" BEL
        "new_master_rdata_valid1_BRB39" BEL
        "Mshreg_new_master_rdata_valid1_BRB7" BEL
        "new_master_rdata_valid1_BRB7" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB41" BEL
        "new_master_rdata_valid1_BRB41" BEL
        "Mshreg_new_master_rdata_valid1_BRB42" BEL
        "new_master_rdata_valid1_BRB42" BEL
        "Mshreg_new_master_rdata_valid1_BRB43" BEL
        "new_master_rdata_valid1_BRB43" BEL
        "Mshreg_new_master_rdata_valid1_BRB44" BEL
        "new_master_rdata_valid1_BRB44" BEL
        "Mshreg_new_master_rdata_valid1_BRB8" BEL
        "new_master_rdata_valid1_BRB8" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB46" BEL
        "new_master_rdata_valid1_BRB46" BEL
        "Mshreg_new_master_rdata_valid1_BRB47" BEL
        "new_master_rdata_valid1_BRB47" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB49" BEL
        "new_master_rdata_valid1_BRB49" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage4/SP" BEL "Mram_storage4/DP" BEL
        "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL "Mram_storage3/SP" BEL
        "Mram_storage3/DP" BEL "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL
        "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_17/SP" BEL "Mram_storage_17/DP" BEL "Mram_storage_15/SP"
        BEL "Mram_storage_15/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_18/SP" BEL "Mram_storage_18/DP"
        BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP" BEL
        "Mram_storage_110/SP" BEL "Mram_storage_110/DP" BEL
        "Mram_storage_111/SP" BEL "Mram_storage_111/DP" BEL
        "Mram_storage_112/SP" BEL "Mram_storage_112/DP" BEL
        "Mram_storage_131/DP" BEL "Mram_storage_131/SP" BEL
        "Mram_storage_1310/DP" BEL "Mram_storage_1310/SP" BEL
        "Mram_storage_1311/DP" BEL "Mram_storage_1311/SP" BEL
        "Mram_storage_1312/DP" BEL "Mram_storage_1312/SP" BEL
        "Mram_storage_1313/DP" BEL "Mram_storage_1313/SP" BEL
        "Mram_storage_1314/DP" BEL "Mram_storage_1314/SP" BEL
        "Mram_storage_1315/DP" BEL "Mram_storage_1315/SP" BEL
        "Mram_storage_1316/DP" BEL "Mram_storage_1316/SP" BEL
        "Mram_storage_1317/DP" BEL "Mram_storage_1317/SP" BEL
        "Mram_storage_1318/DP" BEL "Mram_storage_1318/SP" BEL
        "Mram_storage_1319/DP" BEL "Mram_storage_1319/SP" BEL
        "Mram_storage_132/DP" BEL "Mram_storage_132/SP" BEL
        "Mram_storage_1320/DP" BEL "Mram_storage_1320/SP" BEL
        "Mram_storage_1321/DP" BEL "Mram_storage_1321/SP" BEL
        "Mram_storage_1322/DP" BEL "Mram_storage_1322/SP" BEL
        "Mram_storage_1323/DP" BEL "Mram_storage_1323/SP" BEL
        "Mram_storage_1324/DP" BEL "Mram_storage_1324/SP" BEL
        "Mram_storage_1325/DP" BEL "Mram_storage_1325/SP" BEL
        "Mram_storage_1326/DP" BEL "Mram_storage_1326/SP" BEL
        "Mram_storage_1327/DP" BEL "Mram_storage_1327/SP" BEL
        "Mram_storage_1328/DP" BEL "Mram_storage_1328/SP" BEL
        "Mram_storage_1329/DP" BEL "Mram_storage_1329/SP" BEL
        "Mram_storage_133/DP" BEL "Mram_storage_133/SP" BEL
        "Mram_storage_1330/DP" BEL "Mram_storage_1330/SP" BEL
        "Mram_storage_1331/DP" BEL "Mram_storage_1331/SP" BEL
        "Mram_storage_1332/DP" BEL "Mram_storage_1332/SP" BEL
        "Mram_storage_1333/DP" BEL "Mram_storage_1333/SP" BEL
        "Mram_storage_134/DP" BEL "Mram_storage_134/SP" BEL
        "Mram_storage_135/DP" BEL "Mram_storage_135/SP" BEL
        "Mram_storage_136/DP" BEL "Mram_storage_136/SP" BEL
        "Mram_storage_137/DP" BEL "Mram_storage_137/SP" BEL
        "Mram_storage_138/DP" BEL "Mram_storage_138/SP" BEL
        "Mram_storage_139/DP" BEL "Mram_storage_139/SP" BEL
        "Mram_storage_141/DP" BEL "Mram_storage_141/SP" BEL
        "Mram_storage_1410/DP" BEL "Mram_storage_1410/SP" BEL
        "Mram_storage_1411/DP" BEL "Mram_storage_1411/SP" BEL
        "Mram_storage_1412/DP" BEL "Mram_storage_1412/SP" BEL
        "Mram_storage_142/DP" BEL "Mram_storage_142/SP" BEL
        "Mram_storage_143/DP" BEL "Mram_storage_143/SP" BEL
        "Mram_storage_144/DP" BEL "Mram_storage_144/SP" BEL
        "Mram_storage_145/DP" BEL "Mram_storage_145/SP" BEL
        "Mram_storage_146/DP" BEL "Mram_storage_146/SP" BEL
        "Mram_storage_147/DP" BEL "Mram_storage_147/SP" BEL
        "Mram_storage_148/DP" BEL "Mram_storage_148/SP" BEL
        "Mram_storage_149/DP" BEL "Mram_storage_149/SP" BEL
        "Mram_storage_21/DP" BEL "Mram_storage_21/SP" BEL
        "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL
        "Mram_storage_99/SP";
PIN ODDR2_2/N0_pins<1> = BEL "ODDR2_2/N0" PINNAME CK0;
PIN ODDR2_2/N0_pins<2> = BEL "ODDR2_2/N0" PINNAME CK1;
PIN ODDR2_1/N_pins<1> = BEL "ODDR2_1/N" PINNAME CK0;
PIN ODDR2_1/N_pins<2> = BEL "ODDR2_1/N" PINNAME CK1;
PIN ODDR2_2_pins<1> = BEL "ODDR2_2" PINNAME CK0;
PIN ODDR2_2_pins<2> = BEL "ODDR2_2" PINNAME CK1;
PIN ODDR2_1_pins<1> = BEL "ODDR2_1" PINNAME CK0;
PIN ODDR2_1_pins<2> = BEL "ODDR2_1" PINNAME CK1;
PIN ODDR2_4/N1_pins<1> = BEL "ODDR2_4/N1" PINNAME CK0;
PIN ODDR2_4/N1_pins<2> = BEL "ODDR2_4/N1" PINNAME CK1;
PIN ODDR2_3/N_pins<1> = BEL "ODDR2_3/N" PINNAME CK0;
PIN ODDR2_3/N_pins<2> = BEL "ODDR2_3/N" PINNAME CK1;
PIN ODDR2_4_pins<1> = BEL "ODDR2_4" PINNAME CK0;
PIN ODDR2_4_pins<2> = BEL "ODDR2_4" PINNAME CK1;
PIN ODDR2_3_pins<1> = BEL "ODDR2_3" PINNAME CK0;
PIN ODDR2_3_pins<2> = BEL "ODDR2_3" PINNAME CK1;
TIMEGRP crg_unbuf_sdram_half_a = BEL "half_rate_phy_r_drive_dq_0" BEL
        "half_rate_phy_postamble" BEL "ddram_cke" BEL "ddram_reset_n" BEL
        "ddram_odt" BEL "ddram_ras_n" BEL "ddram_cas_n" BEL "ddram_we_n" BEL
        "half_rate_phy_record0_address_0" BEL
        "half_rate_phy_record0_address_1" BEL
        "half_rate_phy_record0_address_2" BEL
        "half_rate_phy_record0_address_3" BEL
        "half_rate_phy_record0_address_4" BEL
        "half_rate_phy_record0_address_5" BEL
        "half_rate_phy_record0_address_6" BEL
        "half_rate_phy_record0_address_7" BEL
        "half_rate_phy_record0_address_8" BEL
        "half_rate_phy_record0_address_9" BEL
        "half_rate_phy_record0_address_10" BEL
        "half_rate_phy_record0_address_11" BEL
        "half_rate_phy_record0_address_12" BEL
        "half_rate_phy_record0_address_13" BEL
        "half_rate_phy_record1_address_0" BEL
        "half_rate_phy_record1_address_1" BEL
        "half_rate_phy_record1_address_2" BEL
        "half_rate_phy_record1_address_3" BEL
        "half_rate_phy_record1_address_4" BEL
        "half_rate_phy_record1_address_5" BEL
        "half_rate_phy_record1_address_6" BEL
        "half_rate_phy_record1_address_7" BEL
        "half_rate_phy_record1_address_8" BEL
        "half_rate_phy_record1_address_9" BEL
        "half_rate_phy_record1_address_10" BEL
        "half_rate_phy_record1_address_11" BEL
        "half_rate_phy_record1_address_12" BEL
        "half_rate_phy_record1_address_13" BEL "ddram_ba_0" BEL "ddram_ba_1"
        BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL "ddram_a_2" BEL
        "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL "ddram_a_6" BEL
        "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL "ddram_a_10" BEL
        "ddram_a_11" BEL "ddram_a_12" BEL "ddram_a_13" BEL
        "half_rate_phy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "half_rate_phy_record0_cas_n_BRB0" BEL
        "half_rate_phy_record0_cas_n_BRB1" BEL
        "half_rate_phy_record0_cas_n_BRB2" BEL
        "half_rate_phy_record0_cas_n_BRB3" BEL
        "half_rate_phy_record0_cas_n_BRB4" BEL
        "half_rate_phy_record0_ras_n_BRB2" BEL
        "half_rate_phy_record0_ras_n_BRB3" BEL
        "half_rate_phy_record0_we_n_BRB2" BEL
        "half_rate_phy_record0_we_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB1" BEL
        "half_rate_phy_record1_cas_n_BRB2" BEL
        "half_rate_phy_record1_cas_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB4" BEL
        "half_rate_phy_record1_cas_n_BRB5" BEL
        "half_rate_phy_record1_ras_n_BRB2" BEL
        "half_rate_phy_record1_ras_n_BRB4" BEL
        "half_rate_phy_record1_ras_n_BRB5" BEL
        "half_rate_phy_record1_we_n_BRB2" BEL
        "half_rate_phy_record1_we_n_BRB4" BEL
        "half_rate_phy_record1_we_n_BRB5" BEL
        "half_rate_phy_record0_reset_n_BRB0" BEL
        "half_rate_phy_record0_reset_n_BRB1" BEL
        "half_rate_phy_record0_odt_BRB0" BEL "half_rate_phy_record0_cke_BRB0"
        BEL "half_rate_phy_phase_sel_BRB0" BEL "half_rate_phy_phase_sel_BRB1"
        BEL "half_rate_phy_record0_bank_0" BEL "half_rate_phy_record0_bank_1"
        BEL "half_rate_phy_record0_bank_2" BEL "half_rate_phy_record1_bank_0"
        BEL "half_rate_phy_record1_bank_1" BEL "half_rate_phy_record1_bank_2"
        BEL "Mshreg_half_rate_phy_r_drive_dq_4" BEL
        "half_rate_phy_r_drive_dq_4" BEL
        "Mshreg_half_rate_phy_r_dfi_wrdata_en_5" BEL
        "half_rate_phy_r_dfi_wrdata_en_5" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
TIMEGRP crg_unbuf_sdram_half_a_0 = BEL "half_rate_phy_r_drive_dq_0" BEL
        "half_rate_phy_postamble" BEL "ddram_cke" BEL "ddram_reset_n" BEL
        "ddram_odt" BEL "ddram_ras_n" BEL "ddram_cas_n" BEL "ddram_we_n" BEL
        "half_rate_phy_record0_address_0" BEL
        "half_rate_phy_record0_address_1" BEL
        "half_rate_phy_record0_address_2" BEL
        "half_rate_phy_record0_address_3" BEL
        "half_rate_phy_record0_address_4" BEL
        "half_rate_phy_record0_address_5" BEL
        "half_rate_phy_record0_address_6" BEL
        "half_rate_phy_record0_address_7" BEL
        "half_rate_phy_record0_address_8" BEL
        "half_rate_phy_record0_address_9" BEL
        "half_rate_phy_record0_address_10" BEL
        "half_rate_phy_record0_address_11" BEL
        "half_rate_phy_record0_address_12" BEL
        "half_rate_phy_record0_address_13" BEL
        "half_rate_phy_record1_address_0" BEL
        "half_rate_phy_record1_address_1" BEL
        "half_rate_phy_record1_address_2" BEL
        "half_rate_phy_record1_address_3" BEL
        "half_rate_phy_record1_address_4" BEL
        "half_rate_phy_record1_address_5" BEL
        "half_rate_phy_record1_address_6" BEL
        "half_rate_phy_record1_address_7" BEL
        "half_rate_phy_record1_address_8" BEL
        "half_rate_phy_record1_address_9" BEL
        "half_rate_phy_record1_address_10" BEL
        "half_rate_phy_record1_address_11" BEL
        "half_rate_phy_record1_address_12" BEL
        "half_rate_phy_record1_address_13" BEL "ddram_ba_0" BEL "ddram_ba_1"
        BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL "ddram_a_2" BEL
        "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL "ddram_a_6" BEL
        "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL "ddram_a_10" BEL
        "ddram_a_11" BEL "ddram_a_12" BEL "ddram_a_13" BEL
        "half_rate_phy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "half_rate_phy_record0_cas_n_BRB0" BEL
        "half_rate_phy_record0_cas_n_BRB1" BEL
        "half_rate_phy_record0_cas_n_BRB2" BEL
        "half_rate_phy_record0_cas_n_BRB3" BEL
        "half_rate_phy_record0_cas_n_BRB4" BEL
        "half_rate_phy_record0_ras_n_BRB2" BEL
        "half_rate_phy_record0_ras_n_BRB3" BEL
        "half_rate_phy_record0_we_n_BRB2" BEL
        "half_rate_phy_record0_we_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB1" BEL
        "half_rate_phy_record1_cas_n_BRB2" BEL
        "half_rate_phy_record1_cas_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB4" BEL
        "half_rate_phy_record1_cas_n_BRB5" BEL
        "half_rate_phy_record1_ras_n_BRB2" BEL
        "half_rate_phy_record1_ras_n_BRB4" BEL
        "half_rate_phy_record1_ras_n_BRB5" BEL
        "half_rate_phy_record1_we_n_BRB2" BEL
        "half_rate_phy_record1_we_n_BRB4" BEL
        "half_rate_phy_record1_we_n_BRB5" BEL
        "half_rate_phy_record0_reset_n_BRB0" BEL
        "half_rate_phy_record0_reset_n_BRB1" BEL
        "half_rate_phy_record0_odt_BRB0" BEL "half_rate_phy_record0_cke_BRB0"
        BEL "half_rate_phy_phase_sel_BRB0" BEL "half_rate_phy_phase_sel_BRB1"
        BEL "half_rate_phy_record0_bank_0" BEL "half_rate_phy_record0_bank_1"
        BEL "half_rate_phy_record0_bank_2" BEL "half_rate_phy_record1_bank_0"
        BEL "half_rate_phy_record1_bank_1" BEL "half_rate_phy_record1_bank_2"
        BEL "Mshreg_half_rate_phy_r_drive_dq_4" BEL
        "half_rate_phy_r_drive_dq_4" BEL
        "Mshreg_half_rate_phy_r_dfi_wrdata_en_5" BEL
        "half_rate_phy_r_dfi_wrdata_en_5" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
PIN OSERDES2_pins<1> = BEL "OSERDES2" PINNAME CLKDIV;
PIN OSERDES2_1_pins<1> = BEL "OSERDES2_1" PINNAME CLKDIV;
PIN OSERDES2_2_pins<1> = BEL "OSERDES2_2" PINNAME CLKDIV;
PIN OSERDES2_3_pins<1> = BEL "OSERDES2_3" PINNAME CLKDIV;
PIN OSERDES2_4_pins<1> = BEL "OSERDES2_4" PINNAME CLKDIV;
PIN OSERDES2_5_pins<1> = BEL "OSERDES2_5" PINNAME CLKDIV;
PIN OSERDES2_6_pins<1> = BEL "OSERDES2_6" PINNAME CLKDIV;
PIN OSERDES2_7_pins<1> = BEL "OSERDES2_7" PINNAME CLKDIV;
PIN OSERDES2_8_pins<1> = BEL "OSERDES2_8" PINNAME CLKDIV;
PIN OSERDES2_9_pins<1> = BEL "OSERDES2_9" PINNAME CLKDIV;
PIN OSERDES2_10_pins<1> = BEL "OSERDES2_10" PINNAME CLKDIV;
PIN OSERDES2_11_pins<1> = BEL "OSERDES2_11" PINNAME CLKDIV;
PIN OSERDES2_12_pins<1> = BEL "OSERDES2_12" PINNAME CLKDIV;
PIN OSERDES2_13_pins<1> = BEL "OSERDES2_13" PINNAME CLKDIV;
PIN OSERDES2_14_pins<1> = BEL "OSERDES2_14" PINNAME CLKDIV;
PIN OSERDES2_15_pins<1> = BEL "OSERDES2_15" PINNAME CLKDIV;
PIN OSERDES2_16_pins<1> = BEL "OSERDES2_16" PINNAME CLKDIV;
PIN OSERDES2_17_pins<1> = BEL "OSERDES2_17" PINNAME CLKDIV;
PIN ISERDES2_pins<3> = BEL "ISERDES2" PINNAME CLKDIV;
PIN ISERDES2_1_pins<3> = BEL "ISERDES2_1" PINNAME CLKDIV;
PIN ISERDES2_2_pins<3> = BEL "ISERDES2_2" PINNAME CLKDIV;
PIN ISERDES2_3_pins<3> = BEL "ISERDES2_3" PINNAME CLKDIV;
PIN ISERDES2_4_pins<3> = BEL "ISERDES2_4" PINNAME CLKDIV;
PIN ISERDES2_5_pins<3> = BEL "ISERDES2_5" PINNAME CLKDIV;
PIN ISERDES2_6_pins<3> = BEL "ISERDES2_6" PINNAME CLKDIV;
PIN ISERDES2_7_pins<3> = BEL "ISERDES2_7" PINNAME CLKDIV;
PIN ISERDES2_8_pins<3> = BEL "ISERDES2_8" PINNAME CLKDIV;
PIN ISERDES2_9_pins<3> = BEL "ISERDES2_9" PINNAME CLKDIV;
PIN ISERDES2_10_pins<3> = BEL "ISERDES2_10" PINNAME CLKDIV;
PIN ISERDES2_11_pins<3> = BEL "ISERDES2_11" PINNAME CLKDIV;
PIN ISERDES2_12_pins<3> = BEL "ISERDES2_12" PINNAME CLKDIV;
PIN ISERDES2_13_pins<3> = BEL "ISERDES2_13" PINNAME CLKDIV;
PIN ISERDES2_14_pins<3> = BEL "ISERDES2_14" PINNAME CLKDIV;
PIN ISERDES2_15_pins<3> = BEL "ISERDES2_15" PINNAME CLKDIV;
TIMEGRP crg_unbuf_sys2x = BEL "phase_sys2x" BEL "half_rate_phy_phase_sys" BEL
        "half_rate_phy_wrdata_en_d" BEL "half_rate_phy_rddata_sr_0" BEL
        "rddata_valid_0" BEL "phase_sel" BEL
        "half_rate_phy_record2_wrdata_mask_0" BEL
        "half_rate_phy_record3_wrdata_0" BEL "half_rate_phy_record3_wrdata_1"
        BEL "half_rate_phy_record3_wrdata_2" BEL
        "half_rate_phy_record3_wrdata_3" BEL "half_rate_phy_record3_wrdata_4"
        BEL "half_rate_phy_record3_wrdata_5" BEL
        "half_rate_phy_record3_wrdata_6" BEL "half_rate_phy_record3_wrdata_7"
        BEL "half_rate_phy_record3_wrdata_8" BEL
        "half_rate_phy_record3_wrdata_9" BEL "half_rate_phy_record3_wrdata_10"
        BEL "half_rate_phy_record3_wrdata_11" BEL
        "half_rate_phy_record3_wrdata_12" BEL
        "half_rate_phy_record3_wrdata_13" BEL
        "half_rate_phy_record3_wrdata_14" BEL
        "half_rate_phy_record3_wrdata_15" BEL
        "half_rate_phy_record3_wrdata_16" BEL
        "half_rate_phy_record3_wrdata_17" BEL
        "half_rate_phy_record3_wrdata_18" BEL
        "half_rate_phy_record3_wrdata_19" BEL
        "half_rate_phy_record3_wrdata_20" BEL
        "half_rate_phy_record3_wrdata_21" BEL
        "half_rate_phy_record3_wrdata_22" BEL
        "half_rate_phy_record3_wrdata_23" BEL
        "half_rate_phy_record3_wrdata_24" BEL
        "half_rate_phy_record3_wrdata_25" BEL
        "half_rate_phy_record3_wrdata_26" BEL
        "half_rate_phy_record3_wrdata_27" BEL
        "half_rate_phy_record3_wrdata_28" BEL
        "half_rate_phy_record3_wrdata_29" BEL
        "half_rate_phy_record3_wrdata_30" BEL
        "half_rate_phy_record3_wrdata_31" BEL "rddata0_0" BEL "rddata0_1" BEL
        "rddata0_2" BEL "rddata0_3" BEL "rddata0_4" BEL "rddata0_5" BEL
        "rddata0_6" BEL "rddata0_7" BEL "rddata0_8" BEL "rddata0_9" BEL
        "rddata0_10" BEL "rddata0_11" BEL "rddata0_12" BEL "rddata0_13" BEL
        "rddata0_14" BEL "rddata0_15" BEL "rddata0_16" BEL "rddata0_17" BEL
        "rddata0_18" BEL "rddata0_19" BEL "rddata0_20" BEL "rddata0_21" BEL
        "rddata0_22" BEL "rddata0_23" BEL "rddata0_24" BEL "rddata0_25" BEL
        "rddata0_26" BEL "rddata0_27" BEL "rddata0_28" BEL "rddata0_29" BEL
        "rddata0_30" BEL "rddata0_31" BEL "rddata1_0" BEL "rddata1_1" BEL
        "rddata1_2" BEL "rddata1_3" BEL "rddata1_4" BEL "rddata1_5" BEL
        "rddata1_6" BEL "rddata1_7" BEL "rddata1_8" BEL "rddata1_9" BEL
        "rddata1_10" BEL "rddata1_11" BEL "rddata1_12" BEL "rddata1_13" BEL
        "rddata1_14" BEL "rddata1_15" BEL "rddata1_16" BEL "rddata1_17" BEL
        "rddata1_18" BEL "rddata1_19" BEL "rddata1_20" BEL "rddata1_21" BEL
        "rddata1_22" BEL "rddata1_23" BEL "rddata1_24" BEL "rddata1_25" BEL
        "rddata1_26" BEL "rddata1_27" BEL "rddata1_28" BEL "rddata1_29" BEL
        "rddata1_30" BEL "rddata1_31" BEL "half_rate_phy_record2_wrdata_0" BEL
        "half_rate_phy_record2_wrdata_1" BEL "half_rate_phy_record2_wrdata_2"
        BEL "half_rate_phy_record2_wrdata_3" BEL
        "half_rate_phy_record2_wrdata_4" BEL "half_rate_phy_record2_wrdata_5"
        BEL "half_rate_phy_record2_wrdata_6" BEL
        "half_rate_phy_record2_wrdata_7" BEL "half_rate_phy_record2_wrdata_8"
        BEL "half_rate_phy_record2_wrdata_9" BEL
        "half_rate_phy_record2_wrdata_10" BEL
        "half_rate_phy_record2_wrdata_11" BEL
        "half_rate_phy_record2_wrdata_12" BEL
        "half_rate_phy_record2_wrdata_13" BEL
        "half_rate_phy_record2_wrdata_14" BEL
        "half_rate_phy_record2_wrdata_15" BEL
        "half_rate_phy_record2_wrdata_16" BEL
        "half_rate_phy_record2_wrdata_17" BEL
        "half_rate_phy_record2_wrdata_18" BEL
        "half_rate_phy_record2_wrdata_19" BEL
        "half_rate_phy_record2_wrdata_20" BEL
        "half_rate_phy_record2_wrdata_21" BEL
        "half_rate_phy_record2_wrdata_22" BEL
        "half_rate_phy_record2_wrdata_23" BEL
        "half_rate_phy_record2_wrdata_24" BEL
        "half_rate_phy_record2_wrdata_25" BEL
        "half_rate_phy_record2_wrdata_26" BEL
        "half_rate_phy_record2_wrdata_27" BEL
        "half_rate_phy_record2_wrdata_28" BEL
        "half_rate_phy_record2_wrdata_29" BEL
        "half_rate_phy_record2_wrdata_30" BEL
        "half_rate_phy_record2_wrdata_31" BEL "sys2x_bufg" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "half_rate_phy_drive_dq_n1_BRB0" BEL "half_rate_phy_rddata_sr_5_BRB4"
        BEL "half_rate_phy_rddata_sr_1_BRB4" BEL
        "half_rate_phy_rddata_sr_2_BRB5" BEL "half_rate_phy_rddata_sr_4_BRB4"
        BEL "half_rate_phy_rddata_sr_3_BRB4" BEL "wr_data_en_d" BEL "FDPE_4"
        BEL "FDPE_5" BEL "phase_sel_1" BEL "phase_sel_2" BEL "phase_sel_3" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB1" BEL
        "half_rate_phy_rddata_sr_3_BRB1" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB0" BEL
        "half_rate_phy_rddata_sr_1_BRB01" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB2" BEL
        "half_rate_phy_rddata_sr_1_BRB2" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB3" BEL
        "half_rate_phy_rddata_sr_1_BRB3" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB6" BEL
        "half_rate_phy_rddata_sr_2_BRB61" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB7" BEL
        "half_rate_phy_rddata_sr_2_BRB7" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB8" BEL
        "half_rate_phy_rddata_sr_2_BRB8" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB9" BEL
        "half_rate_phy_rddata_sr_2_BRB91" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB10" BEL
        "half_rate_phy_rddata_sr_2_BRB10" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB12" BEL
        "half_rate_phy_rddata_sr_3_BRB12" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB13" BEL
        "half_rate_phy_rddata_sr_3_BRB13" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB14" BEL
        "half_rate_phy_rddata_sr_3_BRB14" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB15" BEL
        "half_rate_phy_rddata_sr_3_BRB15" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB1" BEL
        "half_rate_phy_rddata_sr_1_BRB1" BEL "sys2x_rst_shift1" BEL
        "sys2x_rst_shift2" BEL "sys2x_rst_shift3" BEL "sys2x_rst_shift4" BEL
        "half_rate_phy_rddata_sr_2_BRB6" BEL "half_rate_phy_rddata_sr_2_BRB9"
        BEL "half_rate_phy_rddata_sr_1_BRB0";
TIMEGRP crg_unbuf_sys2x_0 = BEL "phase_sys2x" BEL "half_rate_phy_phase_sys"
        BEL "half_rate_phy_wrdata_en_d" BEL "half_rate_phy_rddata_sr_0" BEL
        "rddata_valid_0" BEL "phase_sel" BEL
        "half_rate_phy_record2_wrdata_mask_0" BEL
        "half_rate_phy_record3_wrdata_0" BEL "half_rate_phy_record3_wrdata_1"
        BEL "half_rate_phy_record3_wrdata_2" BEL
        "half_rate_phy_record3_wrdata_3" BEL "half_rate_phy_record3_wrdata_4"
        BEL "half_rate_phy_record3_wrdata_5" BEL
        "half_rate_phy_record3_wrdata_6" BEL "half_rate_phy_record3_wrdata_7"
        BEL "half_rate_phy_record3_wrdata_8" BEL
        "half_rate_phy_record3_wrdata_9" BEL "half_rate_phy_record3_wrdata_10"
        BEL "half_rate_phy_record3_wrdata_11" BEL
        "half_rate_phy_record3_wrdata_12" BEL
        "half_rate_phy_record3_wrdata_13" BEL
        "half_rate_phy_record3_wrdata_14" BEL
        "half_rate_phy_record3_wrdata_15" BEL
        "half_rate_phy_record3_wrdata_16" BEL
        "half_rate_phy_record3_wrdata_17" BEL
        "half_rate_phy_record3_wrdata_18" BEL
        "half_rate_phy_record3_wrdata_19" BEL
        "half_rate_phy_record3_wrdata_20" BEL
        "half_rate_phy_record3_wrdata_21" BEL
        "half_rate_phy_record3_wrdata_22" BEL
        "half_rate_phy_record3_wrdata_23" BEL
        "half_rate_phy_record3_wrdata_24" BEL
        "half_rate_phy_record3_wrdata_25" BEL
        "half_rate_phy_record3_wrdata_26" BEL
        "half_rate_phy_record3_wrdata_27" BEL
        "half_rate_phy_record3_wrdata_28" BEL
        "half_rate_phy_record3_wrdata_29" BEL
        "half_rate_phy_record3_wrdata_30" BEL
        "half_rate_phy_record3_wrdata_31" BEL "rddata0_0" BEL "rddata0_1" BEL
        "rddata0_2" BEL "rddata0_3" BEL "rddata0_4" BEL "rddata0_5" BEL
        "rddata0_6" BEL "rddata0_7" BEL "rddata0_8" BEL "rddata0_9" BEL
        "rddata0_10" BEL "rddata0_11" BEL "rddata0_12" BEL "rddata0_13" BEL
        "rddata0_14" BEL "rddata0_15" BEL "rddata0_16" BEL "rddata0_17" BEL
        "rddata0_18" BEL "rddata0_19" BEL "rddata0_20" BEL "rddata0_21" BEL
        "rddata0_22" BEL "rddata0_23" BEL "rddata0_24" BEL "rddata0_25" BEL
        "rddata0_26" BEL "rddata0_27" BEL "rddata0_28" BEL "rddata0_29" BEL
        "rddata0_30" BEL "rddata0_31" BEL "rddata1_0" BEL "rddata1_1" BEL
        "rddata1_2" BEL "rddata1_3" BEL "rddata1_4" BEL "rddata1_5" BEL
        "rddata1_6" BEL "rddata1_7" BEL "rddata1_8" BEL "rddata1_9" BEL
        "rddata1_10" BEL "rddata1_11" BEL "rddata1_12" BEL "rddata1_13" BEL
        "rddata1_14" BEL "rddata1_15" BEL "rddata1_16" BEL "rddata1_17" BEL
        "rddata1_18" BEL "rddata1_19" BEL "rddata1_20" BEL "rddata1_21" BEL
        "rddata1_22" BEL "rddata1_23" BEL "rddata1_24" BEL "rddata1_25" BEL
        "rddata1_26" BEL "rddata1_27" BEL "rddata1_28" BEL "rddata1_29" BEL
        "rddata1_30" BEL "rddata1_31" BEL "half_rate_phy_record2_wrdata_0" BEL
        "half_rate_phy_record2_wrdata_1" BEL "half_rate_phy_record2_wrdata_2"
        BEL "half_rate_phy_record2_wrdata_3" BEL
        "half_rate_phy_record2_wrdata_4" BEL "half_rate_phy_record2_wrdata_5"
        BEL "half_rate_phy_record2_wrdata_6" BEL
        "half_rate_phy_record2_wrdata_7" BEL "half_rate_phy_record2_wrdata_8"
        BEL "half_rate_phy_record2_wrdata_9" BEL
        "half_rate_phy_record2_wrdata_10" BEL
        "half_rate_phy_record2_wrdata_11" BEL
        "half_rate_phy_record2_wrdata_12" BEL
        "half_rate_phy_record2_wrdata_13" BEL
        "half_rate_phy_record2_wrdata_14" BEL
        "half_rate_phy_record2_wrdata_15" BEL
        "half_rate_phy_record2_wrdata_16" BEL
        "half_rate_phy_record2_wrdata_17" BEL
        "half_rate_phy_record2_wrdata_18" BEL
        "half_rate_phy_record2_wrdata_19" BEL
        "half_rate_phy_record2_wrdata_20" BEL
        "half_rate_phy_record2_wrdata_21" BEL
        "half_rate_phy_record2_wrdata_22" BEL
        "half_rate_phy_record2_wrdata_23" BEL
        "half_rate_phy_record2_wrdata_24" BEL
        "half_rate_phy_record2_wrdata_25" BEL
        "half_rate_phy_record2_wrdata_26" BEL
        "half_rate_phy_record2_wrdata_27" BEL
        "half_rate_phy_record2_wrdata_28" BEL
        "half_rate_phy_record2_wrdata_29" BEL
        "half_rate_phy_record2_wrdata_30" BEL
        "half_rate_phy_record2_wrdata_31" BEL "sys2x_bufg" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "half_rate_phy_drive_dq_n1_BRB0" BEL "half_rate_phy_rddata_sr_5_BRB4"
        BEL "half_rate_phy_rddata_sr_1_BRB4" BEL
        "half_rate_phy_rddata_sr_2_BRB5" BEL "half_rate_phy_rddata_sr_4_BRB4"
        BEL "half_rate_phy_rddata_sr_3_BRB4" BEL "wr_data_en_d" BEL "FDPE_4"
        BEL "FDPE_5" BEL "phase_sel_1" BEL "phase_sel_2" BEL "phase_sel_3" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB1" BEL
        "half_rate_phy_rddata_sr_3_BRB1" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB0" BEL
        "half_rate_phy_rddata_sr_1_BRB01" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB2" BEL
        "half_rate_phy_rddata_sr_1_BRB2" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB3" BEL
        "half_rate_phy_rddata_sr_1_BRB3" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB6" BEL
        "half_rate_phy_rddata_sr_2_BRB61" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB7" BEL
        "half_rate_phy_rddata_sr_2_BRB7" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB8" BEL
        "half_rate_phy_rddata_sr_2_BRB8" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB9" BEL
        "half_rate_phy_rddata_sr_2_BRB91" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB10" BEL
        "half_rate_phy_rddata_sr_2_BRB10" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB12" BEL
        "half_rate_phy_rddata_sr_3_BRB12" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB13" BEL
        "half_rate_phy_rddata_sr_3_BRB13" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB14" BEL
        "half_rate_phy_rddata_sr_3_BRB14" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB15" BEL
        "half_rate_phy_rddata_sr_3_BRB15" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB1" BEL
        "half_rate_phy_rddata_sr_1_BRB1" BEL "sys2x_rst_shift1" BEL
        "sys2x_rst_shift2" BEL "sys2x_rst_shift3" BEL "sys2x_rst_shift4" BEL
        "half_rate_phy_rddata_sr_2_BRB6" BEL "half_rate_phy_rddata_sr_2_BRB9"
        BEL "half_rate_phy_rddata_sr_1_BRB0";
PIN rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<1> = BEL
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in" PINNAME CLK0;
PIN rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<2> = BEL
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in" PINNAME CLK1;
PIN rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<1> = BEL
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in" PINNAME CLK0;
PIN rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<2> = BEL
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in" PINNAME CLK1;
PIN rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<1> = BEL
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in" PINNAME CLK0;
PIN rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<2> = BEL
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in" PINNAME CLK1;
PIN rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<1> = BEL
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in" PINNAME CLK0;
PIN rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<2> = BEL
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in" PINNAME CLK1;
PIN rgmii_if/rgmii_rx_ctl_in_pins<1> = BEL "rgmii_if/rgmii_rx_ctl_in" PINNAME
        CLK0;
PIN rgmii_if/rgmii_rx_ctl_in_pins<2> = BEL "rgmii_if/rgmii_rx_ctl_in" PINNAME
        CLK1;
PIN Mram_storage_116_pins<21> = BEL "Mram_storage_116" PINNAME CLKBRDCLK;
PIN Mram_storage_122_pins<20> = BEL "Mram_storage_122" PINNAME CLKAWRCLK;
PIN Mram_storage_121_pins<16> = BEL "Mram_storage_121" PINNAME CLKAWRCLK;
PIN Mram_storage_115_pins<17> = BEL "Mram_storage_115" PINNAME CLKBRDCLK;
PIN rgmii_if/rgmii_tx_ctl_out_pins<1> = BEL "rgmii_if/rgmii_tx_ctl_out"
        PINNAME CK0;
PIN rgmii_if/rgmii_tx_ctl_out_pins<2> = BEL "rgmii_if/rgmii_tx_ctl_out"
        PINNAME CK1;
PIN rgmii_if/rgmii_txc_ddr_pins<1> = BEL "rgmii_if/rgmii_txc_ddr" PINNAME CK0;
PIN rgmii_if/rgmii_txc_ddr_pins<2> = BEL "rgmii_if/rgmii_txc_ddr" PINNAME CK1;
PIN rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<1> = BEL
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out" PINNAME CK0;
PIN rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<2> = BEL
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out" PINNAME CK1;
PIN rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<1> = BEL
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out" PINNAME CK0;
PIN rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<2> = BEL
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out" PINNAME CK1;
PIN rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<1> = BEL
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out" PINNAME CK0;
PIN rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<2> = BEL
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out" PINNAME CK1;
PIN rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<1> = BEL
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out" PINNAME CK0;
PIN rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<2> = BEL
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out" PINNAME CK1;
TIMEGRP PRDeth_rx_clk = BEL "ethphy_tx_valid" BEL "ethphy_tx_data_0" BEL
        "ethphy_tx_data_1" BEL "ethphy_tx_data_2" BEL "ethphy_tx_data_3" BEL
        "ethphy_tx_data_4" BEL "ethphy_tx_data_5" BEL "ethphy_tx_data_6" BEL
        "ethphy_tx_data_7" BEL "xilinxmultiregimpl10_regs0_0" BEL
        "xilinxmultiregimpl10_regs0_1" BEL "xilinxmultiregimpl10_regs0_2" BEL
        "xilinxmultiregimpl10_regs0_3" BEL "xilinxmultiregimpl10_regs0_4" BEL
        "xilinxmultiregimpl10_regs0_5" BEL "xilinxmultiregimpl10_regs0_6" BEL
        "xilinxmultiregimpl7_regs0_0" BEL "xilinxmultiregimpl7_regs0_1" BEL
        "xilinxmultiregimpl7_regs0_2" BEL "xilinxmultiregimpl7_regs0_3" BEL
        "xilinxmultiregimpl7_regs0_4" BEL "xilinxmultiregimpl7_regs0_5" BEL
        "xilinxmultiregimpl7_regs0_6" BEL "ethmac_tx_cdc_graycounter1_q_0" BEL
        "ethmac_tx_cdc_graycounter1_q_1" BEL "ethmac_tx_cdc_graycounter1_q_2"
        BEL "ethmac_tx_cdc_graycounter1_q_3" BEL
        "ethmac_tx_cdc_graycounter1_q_4" BEL "ethmac_tx_cdc_graycounter1_q_5"
        BEL "ethmac_tx_cdc_graycounter1_q_6" BEL "ethmac_crc32_inserter_reg_0"
        BEL "ethmac_crc32_inserter_reg_1" BEL "ethmac_crc32_inserter_reg_2"
        BEL "ethmac_crc32_inserter_reg_3" BEL "ethmac_crc32_inserter_reg_4"
        BEL "ethmac_crc32_inserter_reg_5" BEL "ethmac_crc32_inserter_reg_6"
        BEL "ethmac_crc32_inserter_reg_7" BEL "ethmac_crc32_inserter_reg_8"
        BEL "ethmac_crc32_inserter_reg_9" BEL "ethmac_crc32_inserter_reg_10"
        BEL "ethmac_crc32_inserter_reg_11" BEL "ethmac_crc32_inserter_reg_13"
        BEL "ethmac_crc32_inserter_reg_14" BEL "ethmac_crc32_inserter_reg_15"
        BEL "ethmac_crc32_inserter_reg_16" BEL "ethmac_crc32_inserter_reg_17"
        BEL "ethmac_crc32_inserter_reg_18" BEL "ethmac_crc32_inserter_reg_19"
        BEL "ethmac_crc32_inserter_reg_20" BEL "ethmac_crc32_inserter_reg_21"
        BEL "ethmac_crc32_inserter_reg_22" BEL "ethmac_crc32_inserter_reg_23"
        BEL "ethmac_crc32_inserter_reg_24" BEL "ethmac_crc32_inserter_reg_25"
        BEL "ethmac_crc32_inserter_reg_26" BEL "ethmac_crc32_inserter_reg_27"
        BEL "ethmac_crc32_inserter_reg_28" BEL "ethmac_crc32_inserter_reg_29"
        BEL "ethmac_crc32_inserter_reg_30" BEL "ethmac_crc32_inserter_reg_31"
        BEL "xilinxmultiregimpl10_regs1_0" BEL "xilinxmultiregimpl10_regs1_1"
        BEL "xilinxmultiregimpl10_regs1_2" BEL "xilinxmultiregimpl10_regs1_3"
        BEL "xilinxmultiregimpl10_regs1_4" BEL "xilinxmultiregimpl10_regs1_5"
        BEL "xilinxmultiregimpl10_regs1_6" BEL "xilinxmultiregimpl7_regs1_0"
        BEL "xilinxmultiregimpl7_regs1_1" BEL "xilinxmultiregimpl7_regs1_2"
        BEL "xilinxmultiregimpl7_regs1_3" BEL "xilinxmultiregimpl7_regs1_4"
        BEL "xilinxmultiregimpl7_regs1_5" BEL "xilinxmultiregimpl7_regs1_6"
        BEL "ethphy_source_payload_data_0" BEL "ethphy_source_payload_data_1"
        BEL "ethphy_source_payload_data_2" BEL "ethphy_source_payload_data_3"
        BEL "ethphy_source_payload_data_4" BEL "ethphy_source_payload_data_5"
        BEL "ethphy_source_payload_data_6" BEL "ethphy_source_payload_data_7"
        BEL "ethphy_source_valid" BEL "ethmac_rx_cdc_graycounter0_q_0" BEL
        "ethmac_rx_cdc_graycounter0_q_1" BEL "ethmac_rx_cdc_graycounter0_q_2"
        BEL "ethmac_rx_cdc_graycounter0_q_3" BEL
        "ethmac_rx_cdc_graycounter0_q_4" BEL "ethmac_rx_cdc_graycounter0_q_5"
        BEL "ethmac_rx_cdc_graycounter0_q_6" BEL
        "ethmac_rx_converter_converter_source_payload_data_0" BEL
        "ethmac_rx_converter_converter_source_payload_data_1" BEL
        "ethmac_rx_converter_converter_source_payload_data_2" BEL
        "ethmac_rx_converter_converter_source_payload_data_3" BEL
        "ethmac_rx_converter_converter_source_payload_data_4" BEL
        "ethmac_rx_converter_converter_source_payload_data_5" BEL
        "ethmac_rx_converter_converter_source_payload_data_6" BEL
        "ethmac_rx_converter_converter_source_payload_data_7" BEL
        "ethmac_rx_converter_converter_source_payload_data_8" BEL
        "ethmac_rx_converter_converter_source_payload_data_9" BEL
        "ethmac_rx_converter_converter_source_payload_data_10" BEL
        "ethmac_rx_converter_converter_source_payload_data_11" BEL
        "ethmac_rx_converter_converter_source_payload_data_12" BEL
        "ethmac_rx_converter_converter_source_payload_data_13" BEL
        "ethmac_rx_converter_converter_source_payload_data_14" BEL
        "ethmac_rx_converter_converter_source_payload_data_15" BEL
        "ethmac_rx_converter_converter_source_payload_data_16" BEL
        "ethmac_rx_converter_converter_source_payload_data_17" BEL
        "ethmac_rx_converter_converter_source_payload_data_18" BEL
        "ethmac_rx_converter_converter_source_payload_data_19" BEL
        "ethmac_rx_converter_converter_source_payload_data_20" BEL
        "ethmac_rx_converter_converter_source_payload_data_21" BEL
        "ethmac_rx_converter_converter_source_payload_data_22" BEL
        "ethmac_rx_converter_converter_source_payload_data_23" BEL
        "ethmac_rx_converter_converter_source_payload_data_24" BEL
        "ethmac_rx_converter_converter_source_payload_data_25" BEL
        "ethmac_rx_converter_converter_source_payload_data_26" BEL
        "ethmac_rx_converter_converter_source_payload_data_27" BEL
        "ethmac_rx_converter_converter_source_payload_data_28" BEL
        "ethmac_rx_converter_converter_source_payload_data_29" BEL
        "ethmac_rx_converter_converter_source_payload_data_30" BEL
        "ethmac_rx_converter_converter_source_payload_data_31" BEL
        "ethmac_rx_converter_converter_source_payload_data_32" BEL
        "ethmac_rx_converter_converter_source_payload_data_33" BEL
        "ethmac_rx_converter_converter_source_payload_data_34" BEL
        "ethmac_rx_converter_converter_source_payload_data_35" BEL
        "ethmac_rx_converter_converter_source_payload_data_36" BEL
        "ethmac_rx_converter_converter_source_payload_data_37" BEL
        "ethmac_rx_converter_converter_source_payload_data_38" BEL
        "ethmac_rx_converter_converter_source_payload_data_39" BEL
        "ethmac_crc32_checker_crc_reg_0" BEL "ethmac_crc32_checker_crc_reg_1"
        BEL "ethmac_crc32_checker_crc_reg_2" BEL
        "ethmac_crc32_checker_crc_reg_3" BEL "ethmac_crc32_checker_crc_reg_4"
        BEL "ethmac_crc32_checker_crc_reg_5" BEL
        "ethmac_crc32_checker_crc_reg_6" BEL "ethmac_crc32_checker_crc_reg_7"
        BEL "ethmac_crc32_checker_crc_reg_8" BEL
        "ethmac_crc32_checker_crc_reg_9" BEL "ethmac_crc32_checker_crc_reg_10"
        BEL "ethmac_crc32_checker_crc_reg_11" BEL
        "ethmac_crc32_checker_crc_reg_12" BEL
        "ethmac_crc32_checker_crc_reg_13" BEL
        "ethmac_crc32_checker_crc_reg_14" BEL
        "ethmac_crc32_checker_crc_reg_15" BEL
        "ethmac_crc32_checker_crc_reg_16" BEL
        "ethmac_crc32_checker_crc_reg_17" BEL
        "ethmac_crc32_checker_crc_reg_18" BEL
        "ethmac_crc32_checker_crc_reg_19" BEL
        "ethmac_crc32_checker_crc_reg_20" BEL
        "ethmac_crc32_checker_crc_reg_21" BEL
        "ethmac_crc32_checker_crc_reg_22" BEL
        "ethmac_crc32_checker_crc_reg_23" BEL
        "ethmac_crc32_checker_crc_reg_24" BEL
        "ethmac_crc32_checker_crc_reg_25" BEL
        "ethmac_crc32_checker_crc_reg_26" BEL
        "ethmac_crc32_checker_crc_reg_27" BEL
        "ethmac_crc32_checker_crc_reg_28" BEL
        "ethmac_crc32_checker_crc_reg_29" BEL
        "ethmac_crc32_checker_crc_reg_30" BEL
        "ethmac_crc32_checker_crc_reg_31" BEL
        "liteethmaccrc32checker_state_FSM_FFd2" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_0" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_1" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_2" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_3" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_4" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_5" BEL
        "liteethmaccrc32checker_state_FSM_FFd1" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_0" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_1" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_2" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_3" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_4" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_5" BEL
        "ethmac_crc32_checker_syncfifo_produce_0" BEL
        "ethmac_crc32_checker_syncfifo_produce_1" BEL
        "ethmac_crc32_checker_syncfifo_produce_2" BEL
        "ethmac_crc32_checker_syncfifo_consume_0" BEL
        "ethmac_crc32_checker_syncfifo_consume_1" BEL
        "ethmac_crc32_checker_syncfifo_consume_2" BEL
        "ethmac_crc32_checker_syncfifo_level_0" BEL
        "ethmac_tx_gap_inserter_counter_0" BEL
        "ethmac_tx_gap_inserter_counter_1" BEL
        "ethmac_tx_gap_inserter_counter_2" BEL
        "ethmac_tx_gap_inserter_counter_3" BEL
        "ethmac_crc32_checker_syncfifo_level_1" BEL
        "ethmac_crc32_checker_syncfifo_level_2" BEL
        "ethmac_rx_converter_converter_demux_0" BEL
        "ethmac_crc32_inserter_cnt_0" BEL "ethmac_crc32_inserter_cnt_1" BEL
        "ethmac_padding_inserter_counter_1" BEL
        "ethmac_padding_inserter_counter_2" BEL
        "ethmac_padding_inserter_counter_3" BEL
        "ethmac_padding_inserter_counter_4" BEL
        "ethmac_padding_inserter_counter_5" BEL
        "ethmac_padding_inserter_counter_8" BEL
        "ethmac_padding_inserter_counter_6" BEL
        "ethmac_padding_inserter_counter_7" BEL
        "ethmac_padding_inserter_counter_9" BEL
        "ethmac_padding_inserter_counter_10" BEL
        "ethmac_padding_inserter_counter_11" BEL
        "ethmac_padding_inserter_counter_12" BEL
        "ethmac_padding_inserter_counter_15" BEL
        "ethmac_padding_inserter_counter_13" BEL
        "ethmac_padding_inserter_counter_14" BEL
        "ethmac_tx_converter_converter_mux_0" BEL
        "liteethmaccrc32inserter_state_FSM_FFd2" BEL
        "liteethmaccrc32inserter_state_FSM_FFd1" BEL
        "liteethmacpreambleinserter_state_FSM_FFd2" BEL
        "liteethmacpreambleinserter_state_FSM_FFd1" BEL
        "ethmac_rx_converter_converter_demux_1" BEL
        "ethmac_tx_converter_converter_mux_1" BEL
        "ethmac_preamble_inserter_cnt_0" BEL "ethmac_preamble_inserter_cnt_1"
        BEL "ethmac_preamble_inserter_cnt_2" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<1>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<2>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<1>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<2>" BEL "rgmii_if/gmii_rxd_reg_2" BEL
        "rgmii_if/gmii_rxd_reg_1" BEL "rgmii_if/gmii_rxd_reg_3" BEL
        "rgmii_if/gmii_rx_dv_reg" BEL "rgmii_if/gmii_rxd_reg_0" BEL
        "liteethmacgap_state" BEL "liteethmacpaddinginserter_state" BEL
        "liteethmacpreamblechecker_state" BEL
        "ethmac_rx_converter_converter_strobe_all" BEL
        "ethmac_padding_inserter_counter_0" BEL "ethmac_ps_crc_error_toggle_i"
        BEL "ethmac_ps_preamble_error_toggle_i" BEL
        "ethmac_rx_converter_converter_source_last" BEL
        "ethmac_tx_last_be_ongoing_BRB0" BEL "ethmac_tx_last_be_ongoing_BRB1"
        BEL "ethmac_crc32_inserter_reg_12_BRB0" BEL
        "ethmac_crc32_inserter_reg_12_BRB1" BEL
        "ethmac_crc32_inserter_reg_12_BRB2" BEL
        "ethmac_crc32_inserter_reg_12_BRB3" BEL
        "ethmac_crc32_inserter_reg_12_BRB4" BEL
        "ethmac_crc32_inserter_reg_12_BRB5" BEL "FDPE_12" BEL "FDPE_13" BEL
        "FDPE_10" BEL "FDPE_11" PIN "Mram_storage_116_pins<21>" PIN
        "Mram_storage_122_pins<20>" PIN "Mram_storage_121_pins<16>" PIN
        "Mram_storage_115_pins<17>" BEL "Mram_storage_101/DP" BEL
        "Mram_storage_101/SP" BEL "Mram_storage_102/DP" BEL
        "Mram_storage_102/SP" BEL "Mram_storage_103/DP" BEL
        "Mram_storage_103/SP" BEL "Mram_storage_104/DP" BEL
        "Mram_storage_104/SP" BEL "Mram_storage_105/DP" BEL
        "Mram_storage_105/SP" BEL "Mram_storage_106/DP" BEL
        "Mram_storage_106/SP" BEL "Mram_storage_107/DP" BEL
        "Mram_storage_107/SP" BEL "Mram_storage_108/DP" BEL
        "Mram_storage_108/SP" PIN "rgmii_if/rgmii_tx_ctl_out_pins<1>" PIN
        "rgmii_if/rgmii_tx_ctl_out_pins<2>" PIN
        "rgmii_if/rgmii_tx_ctl_out_pins<1>" PIN
        "rgmii_if/rgmii_tx_ctl_out_pins<2>" PIN
        "rgmii_if/rgmii_txc_ddr_pins<1>" PIN "rgmii_if/rgmii_txc_ddr_pins<2>"
        PIN "rgmii_if/rgmii_txc_ddr_pins<1>" PIN
        "rgmii_if/rgmii_txc_ddr_pins<2>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<2>";
TIMEGRP TIGeth_rx_clk = BEL "ethphy_tx_valid" BEL "ethphy_tx_data_0" BEL
        "ethphy_tx_data_1" BEL "ethphy_tx_data_2" BEL "ethphy_tx_data_3" BEL
        "ethphy_tx_data_4" BEL "ethphy_tx_data_5" BEL "ethphy_tx_data_6" BEL
        "ethphy_tx_data_7" BEL "xilinxmultiregimpl10_regs0_0" BEL
        "xilinxmultiregimpl10_regs0_1" BEL "xilinxmultiregimpl10_regs0_2" BEL
        "xilinxmultiregimpl10_regs0_3" BEL "xilinxmultiregimpl10_regs0_4" BEL
        "xilinxmultiregimpl10_regs0_5" BEL "xilinxmultiregimpl10_regs0_6" BEL
        "xilinxmultiregimpl7_regs0_0" BEL "xilinxmultiregimpl7_regs0_1" BEL
        "xilinxmultiregimpl7_regs0_2" BEL "xilinxmultiregimpl7_regs0_3" BEL
        "xilinxmultiregimpl7_regs0_4" BEL "xilinxmultiregimpl7_regs0_5" BEL
        "xilinxmultiregimpl7_regs0_6" BEL "ethmac_tx_cdc_graycounter1_q_0" BEL
        "ethmac_tx_cdc_graycounter1_q_1" BEL "ethmac_tx_cdc_graycounter1_q_2"
        BEL "ethmac_tx_cdc_graycounter1_q_3" BEL
        "ethmac_tx_cdc_graycounter1_q_4" BEL "ethmac_tx_cdc_graycounter1_q_5"
        BEL "ethmac_tx_cdc_graycounter1_q_6" BEL "ethmac_crc32_inserter_reg_0"
        BEL "ethmac_crc32_inserter_reg_1" BEL "ethmac_crc32_inserter_reg_2"
        BEL "ethmac_crc32_inserter_reg_3" BEL "ethmac_crc32_inserter_reg_4"
        BEL "ethmac_crc32_inserter_reg_5" BEL "ethmac_crc32_inserter_reg_6"
        BEL "ethmac_crc32_inserter_reg_7" BEL "ethmac_crc32_inserter_reg_8"
        BEL "ethmac_crc32_inserter_reg_9" BEL "ethmac_crc32_inserter_reg_10"
        BEL "ethmac_crc32_inserter_reg_11" BEL "ethmac_crc32_inserter_reg_13"
        BEL "ethmac_crc32_inserter_reg_14" BEL "ethmac_crc32_inserter_reg_15"
        BEL "ethmac_crc32_inserter_reg_16" BEL "ethmac_crc32_inserter_reg_17"
        BEL "ethmac_crc32_inserter_reg_18" BEL "ethmac_crc32_inserter_reg_19"
        BEL "ethmac_crc32_inserter_reg_20" BEL "ethmac_crc32_inserter_reg_21"
        BEL "ethmac_crc32_inserter_reg_22" BEL "ethmac_crc32_inserter_reg_23"
        BEL "ethmac_crc32_inserter_reg_24" BEL "ethmac_crc32_inserter_reg_25"
        BEL "ethmac_crc32_inserter_reg_26" BEL "ethmac_crc32_inserter_reg_27"
        BEL "ethmac_crc32_inserter_reg_28" BEL "ethmac_crc32_inserter_reg_29"
        BEL "ethmac_crc32_inserter_reg_30" BEL "ethmac_crc32_inserter_reg_31"
        BEL "xilinxmultiregimpl10_regs1_0" BEL "xilinxmultiregimpl10_regs1_1"
        BEL "xilinxmultiregimpl10_regs1_2" BEL "xilinxmultiregimpl10_regs1_3"
        BEL "xilinxmultiregimpl10_regs1_4" BEL "xilinxmultiregimpl10_regs1_5"
        BEL "xilinxmultiregimpl10_regs1_6" BEL "xilinxmultiregimpl7_regs1_0"
        BEL "xilinxmultiregimpl7_regs1_1" BEL "xilinxmultiregimpl7_regs1_2"
        BEL "xilinxmultiregimpl7_regs1_3" BEL "xilinxmultiregimpl7_regs1_4"
        BEL "xilinxmultiregimpl7_regs1_5" BEL "xilinxmultiregimpl7_regs1_6"
        BEL "ethphy_source_payload_data_0" BEL "ethphy_source_payload_data_1"
        BEL "ethphy_source_payload_data_2" BEL "ethphy_source_payload_data_3"
        BEL "ethphy_source_payload_data_4" BEL "ethphy_source_payload_data_5"
        BEL "ethphy_source_payload_data_6" BEL "ethphy_source_payload_data_7"
        BEL "ethphy_source_valid" BEL "ethmac_rx_cdc_graycounter0_q_0" BEL
        "ethmac_rx_cdc_graycounter0_q_1" BEL "ethmac_rx_cdc_graycounter0_q_2"
        BEL "ethmac_rx_cdc_graycounter0_q_3" BEL
        "ethmac_rx_cdc_graycounter0_q_4" BEL "ethmac_rx_cdc_graycounter0_q_5"
        BEL "ethmac_rx_cdc_graycounter0_q_6" BEL
        "ethmac_rx_converter_converter_source_payload_data_0" BEL
        "ethmac_rx_converter_converter_source_payload_data_1" BEL
        "ethmac_rx_converter_converter_source_payload_data_2" BEL
        "ethmac_rx_converter_converter_source_payload_data_3" BEL
        "ethmac_rx_converter_converter_source_payload_data_4" BEL
        "ethmac_rx_converter_converter_source_payload_data_5" BEL
        "ethmac_rx_converter_converter_source_payload_data_6" BEL
        "ethmac_rx_converter_converter_source_payload_data_7" BEL
        "ethmac_rx_converter_converter_source_payload_data_8" BEL
        "ethmac_rx_converter_converter_source_payload_data_9" BEL
        "ethmac_rx_converter_converter_source_payload_data_10" BEL
        "ethmac_rx_converter_converter_source_payload_data_11" BEL
        "ethmac_rx_converter_converter_source_payload_data_12" BEL
        "ethmac_rx_converter_converter_source_payload_data_13" BEL
        "ethmac_rx_converter_converter_source_payload_data_14" BEL
        "ethmac_rx_converter_converter_source_payload_data_15" BEL
        "ethmac_rx_converter_converter_source_payload_data_16" BEL
        "ethmac_rx_converter_converter_source_payload_data_17" BEL
        "ethmac_rx_converter_converter_source_payload_data_18" BEL
        "ethmac_rx_converter_converter_source_payload_data_19" BEL
        "ethmac_rx_converter_converter_source_payload_data_20" BEL
        "ethmac_rx_converter_converter_source_payload_data_21" BEL
        "ethmac_rx_converter_converter_source_payload_data_22" BEL
        "ethmac_rx_converter_converter_source_payload_data_23" BEL
        "ethmac_rx_converter_converter_source_payload_data_24" BEL
        "ethmac_rx_converter_converter_source_payload_data_25" BEL
        "ethmac_rx_converter_converter_source_payload_data_26" BEL
        "ethmac_rx_converter_converter_source_payload_data_27" BEL
        "ethmac_rx_converter_converter_source_payload_data_28" BEL
        "ethmac_rx_converter_converter_source_payload_data_29" BEL
        "ethmac_rx_converter_converter_source_payload_data_30" BEL
        "ethmac_rx_converter_converter_source_payload_data_31" BEL
        "ethmac_rx_converter_converter_source_payload_data_32" BEL
        "ethmac_rx_converter_converter_source_payload_data_33" BEL
        "ethmac_rx_converter_converter_source_payload_data_34" BEL
        "ethmac_rx_converter_converter_source_payload_data_35" BEL
        "ethmac_rx_converter_converter_source_payload_data_36" BEL
        "ethmac_rx_converter_converter_source_payload_data_37" BEL
        "ethmac_rx_converter_converter_source_payload_data_38" BEL
        "ethmac_rx_converter_converter_source_payload_data_39" BEL
        "ethmac_crc32_checker_crc_reg_0" BEL "ethmac_crc32_checker_crc_reg_1"
        BEL "ethmac_crc32_checker_crc_reg_2" BEL
        "ethmac_crc32_checker_crc_reg_3" BEL "ethmac_crc32_checker_crc_reg_4"
        BEL "ethmac_crc32_checker_crc_reg_5" BEL
        "ethmac_crc32_checker_crc_reg_6" BEL "ethmac_crc32_checker_crc_reg_7"
        BEL "ethmac_crc32_checker_crc_reg_8" BEL
        "ethmac_crc32_checker_crc_reg_9" BEL "ethmac_crc32_checker_crc_reg_10"
        BEL "ethmac_crc32_checker_crc_reg_11" BEL
        "ethmac_crc32_checker_crc_reg_12" BEL
        "ethmac_crc32_checker_crc_reg_13" BEL
        "ethmac_crc32_checker_crc_reg_14" BEL
        "ethmac_crc32_checker_crc_reg_15" BEL
        "ethmac_crc32_checker_crc_reg_16" BEL
        "ethmac_crc32_checker_crc_reg_17" BEL
        "ethmac_crc32_checker_crc_reg_18" BEL
        "ethmac_crc32_checker_crc_reg_19" BEL
        "ethmac_crc32_checker_crc_reg_20" BEL
        "ethmac_crc32_checker_crc_reg_21" BEL
        "ethmac_crc32_checker_crc_reg_22" BEL
        "ethmac_crc32_checker_crc_reg_23" BEL
        "ethmac_crc32_checker_crc_reg_24" BEL
        "ethmac_crc32_checker_crc_reg_25" BEL
        "ethmac_crc32_checker_crc_reg_26" BEL
        "ethmac_crc32_checker_crc_reg_27" BEL
        "ethmac_crc32_checker_crc_reg_28" BEL
        "ethmac_crc32_checker_crc_reg_29" BEL
        "ethmac_crc32_checker_crc_reg_30" BEL
        "ethmac_crc32_checker_crc_reg_31" BEL
        "liteethmaccrc32checker_state_FSM_FFd2" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_0" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_1" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_2" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_3" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_4" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_5" BEL
        "liteethmaccrc32checker_state_FSM_FFd1" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_0" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_1" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_2" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_3" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_4" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_5" BEL
        "ethmac_crc32_checker_syncfifo_produce_0" BEL
        "ethmac_crc32_checker_syncfifo_produce_1" BEL
        "ethmac_crc32_checker_syncfifo_produce_2" BEL
        "ethmac_crc32_checker_syncfifo_consume_0" BEL
        "ethmac_crc32_checker_syncfifo_consume_1" BEL
        "ethmac_crc32_checker_syncfifo_consume_2" BEL
        "ethmac_crc32_checker_syncfifo_level_0" BEL
        "ethmac_tx_gap_inserter_counter_0" BEL
        "ethmac_tx_gap_inserter_counter_1" BEL
        "ethmac_tx_gap_inserter_counter_2" BEL
        "ethmac_tx_gap_inserter_counter_3" BEL
        "ethmac_crc32_checker_syncfifo_level_1" BEL
        "ethmac_crc32_checker_syncfifo_level_2" BEL
        "ethmac_rx_converter_converter_demux_0" BEL
        "ethmac_crc32_inserter_cnt_0" BEL "ethmac_crc32_inserter_cnt_1" BEL
        "ethmac_padding_inserter_counter_1" BEL
        "ethmac_padding_inserter_counter_2" BEL
        "ethmac_padding_inserter_counter_3" BEL
        "ethmac_padding_inserter_counter_4" BEL
        "ethmac_padding_inserter_counter_5" BEL
        "ethmac_padding_inserter_counter_8" BEL
        "ethmac_padding_inserter_counter_6" BEL
        "ethmac_padding_inserter_counter_7" BEL
        "ethmac_padding_inserter_counter_9" BEL
        "ethmac_padding_inserter_counter_10" BEL
        "ethmac_padding_inserter_counter_11" BEL
        "ethmac_padding_inserter_counter_12" BEL
        "ethmac_padding_inserter_counter_15" BEL
        "ethmac_padding_inserter_counter_13" BEL
        "ethmac_padding_inserter_counter_14" BEL
        "ethmac_tx_converter_converter_mux_0" BEL
        "liteethmaccrc32inserter_state_FSM_FFd2" BEL
        "liteethmaccrc32inserter_state_FSM_FFd1" BEL
        "liteethmacpreambleinserter_state_FSM_FFd2" BEL
        "liteethmacpreambleinserter_state_FSM_FFd1" BEL
        "ethmac_rx_converter_converter_demux_1" BEL
        "ethmac_tx_converter_converter_mux_1" BEL
        "ethmac_preamble_inserter_cnt_0" BEL "ethmac_preamble_inserter_cnt_1"
        BEL "ethmac_preamble_inserter_cnt_2" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<1>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<2>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<1>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<2>" BEL "rgmii_if/gmii_rxd_reg_2" BEL
        "rgmii_if/gmii_rxd_reg_1" BEL "rgmii_if/gmii_rxd_reg_3" BEL
        "rgmii_if/gmii_rx_dv_reg" BEL "rgmii_if/gmii_rxd_reg_0" BEL
        "liteethmacgap_state" BEL "liteethmacpaddinginserter_state" BEL
        "liteethmacpreamblechecker_state" BEL
        "ethmac_rx_converter_converter_strobe_all" BEL
        "ethmac_padding_inserter_counter_0" BEL "ethmac_ps_crc_error_toggle_i"
        BEL "ethmac_ps_preamble_error_toggle_i" BEL
        "ethmac_rx_converter_converter_source_last" BEL
        "ethmac_tx_last_be_ongoing_BRB0" BEL "ethmac_tx_last_be_ongoing_BRB1"
        BEL "ethmac_crc32_inserter_reg_12_BRB0" BEL
        "ethmac_crc32_inserter_reg_12_BRB1" BEL
        "ethmac_crc32_inserter_reg_12_BRB2" BEL
        "ethmac_crc32_inserter_reg_12_BRB3" BEL
        "ethmac_crc32_inserter_reg_12_BRB4" BEL
        "ethmac_crc32_inserter_reg_12_BRB5" BEL "FDPE_12" BEL "FDPE_13" BEL
        "FDPE_10" BEL "FDPE_11" PIN "Mram_storage_116_pins<21>" PIN
        "Mram_storage_122_pins<20>" PIN "Mram_storage_121_pins<16>" PIN
        "Mram_storage_115_pins<17>" BEL "Mram_storage_101/DP" BEL
        "Mram_storage_101/SP" BEL "Mram_storage_102/DP" BEL
        "Mram_storage_102/SP" BEL "Mram_storage_103/DP" BEL
        "Mram_storage_103/SP" BEL "Mram_storage_104/DP" BEL
        "Mram_storage_104/SP" BEL "Mram_storage_105/DP" BEL
        "Mram_storage_105/SP" BEL "Mram_storage_106/DP" BEL
        "Mram_storage_106/SP" BEL "Mram_storage_107/DP" BEL
        "Mram_storage_107/SP" BEL "Mram_storage_108/DP" BEL
        "Mram_storage_108/SP" PIN "rgmii_if/rgmii_tx_ctl_out_pins<1>" PIN
        "rgmii_if/rgmii_tx_ctl_out_pins<2>" PIN
        "rgmii_if/rgmii_tx_ctl_out_pins<1>" PIN
        "rgmii_if/rgmii_tx_ctl_out_pins<2>" PIN
        "rgmii_if/rgmii_txc_ddr_pins<1>" PIN "rgmii_if/rgmii_txc_ddr_pins<2>"
        PIN "rgmii_if/rgmii_txc_ddr_pins<1>" PIN
        "rgmii_if/rgmii_txc_ddr_pins<2>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<2>";
TIMEGRP PRDeth_clocks_rx = BEL "ethphy_tx_valid" BEL "ethphy_tx_data_0" BEL
        "ethphy_tx_data_1" BEL "ethphy_tx_data_2" BEL "ethphy_tx_data_3" BEL
        "ethphy_tx_data_4" BEL "ethphy_tx_data_5" BEL "ethphy_tx_data_6" BEL
        "ethphy_tx_data_7" BEL "xilinxmultiregimpl10_regs0_0" BEL
        "xilinxmultiregimpl10_regs0_1" BEL "xilinxmultiregimpl10_regs0_2" BEL
        "xilinxmultiregimpl10_regs0_3" BEL "xilinxmultiregimpl10_regs0_4" BEL
        "xilinxmultiregimpl10_regs0_5" BEL "xilinxmultiregimpl10_regs0_6" BEL
        "xilinxmultiregimpl7_regs0_0" BEL "xilinxmultiregimpl7_regs0_1" BEL
        "xilinxmultiregimpl7_regs0_2" BEL "xilinxmultiregimpl7_regs0_3" BEL
        "xilinxmultiregimpl7_regs0_4" BEL "xilinxmultiregimpl7_regs0_5" BEL
        "xilinxmultiregimpl7_regs0_6" BEL "ethmac_tx_cdc_graycounter1_q_0" BEL
        "ethmac_tx_cdc_graycounter1_q_1" BEL "ethmac_tx_cdc_graycounter1_q_2"
        BEL "ethmac_tx_cdc_graycounter1_q_3" BEL
        "ethmac_tx_cdc_graycounter1_q_4" BEL "ethmac_tx_cdc_graycounter1_q_5"
        BEL "ethmac_tx_cdc_graycounter1_q_6" BEL "ethmac_crc32_inserter_reg_0"
        BEL "ethmac_crc32_inserter_reg_1" BEL "ethmac_crc32_inserter_reg_2"
        BEL "ethmac_crc32_inserter_reg_3" BEL "ethmac_crc32_inserter_reg_4"
        BEL "ethmac_crc32_inserter_reg_5" BEL "ethmac_crc32_inserter_reg_6"
        BEL "ethmac_crc32_inserter_reg_7" BEL "ethmac_crc32_inserter_reg_8"
        BEL "ethmac_crc32_inserter_reg_9" BEL "ethmac_crc32_inserter_reg_10"
        BEL "ethmac_crc32_inserter_reg_11" BEL "ethmac_crc32_inserter_reg_13"
        BEL "ethmac_crc32_inserter_reg_14" BEL "ethmac_crc32_inserter_reg_15"
        BEL "ethmac_crc32_inserter_reg_16" BEL "ethmac_crc32_inserter_reg_17"
        BEL "ethmac_crc32_inserter_reg_18" BEL "ethmac_crc32_inserter_reg_19"
        BEL "ethmac_crc32_inserter_reg_20" BEL "ethmac_crc32_inserter_reg_21"
        BEL "ethmac_crc32_inserter_reg_22" BEL "ethmac_crc32_inserter_reg_23"
        BEL "ethmac_crc32_inserter_reg_24" BEL "ethmac_crc32_inserter_reg_25"
        BEL "ethmac_crc32_inserter_reg_26" BEL "ethmac_crc32_inserter_reg_27"
        BEL "ethmac_crc32_inserter_reg_28" BEL "ethmac_crc32_inserter_reg_29"
        BEL "ethmac_crc32_inserter_reg_30" BEL "ethmac_crc32_inserter_reg_31"
        BEL "xilinxmultiregimpl10_regs1_0" BEL "xilinxmultiregimpl10_regs1_1"
        BEL "xilinxmultiregimpl10_regs1_2" BEL "xilinxmultiregimpl10_regs1_3"
        BEL "xilinxmultiregimpl10_regs1_4" BEL "xilinxmultiregimpl10_regs1_5"
        BEL "xilinxmultiregimpl10_regs1_6" BEL "xilinxmultiregimpl7_regs1_0"
        BEL "xilinxmultiregimpl7_regs1_1" BEL "xilinxmultiregimpl7_regs1_2"
        BEL "xilinxmultiregimpl7_regs1_3" BEL "xilinxmultiregimpl7_regs1_4"
        BEL "xilinxmultiregimpl7_regs1_5" BEL "xilinxmultiregimpl7_regs1_6"
        BEL "ethphy_source_payload_data_0" BEL "ethphy_source_payload_data_1"
        BEL "ethphy_source_payload_data_2" BEL "ethphy_source_payload_data_3"
        BEL "ethphy_source_payload_data_4" BEL "ethphy_source_payload_data_5"
        BEL "ethphy_source_payload_data_6" BEL "ethphy_source_payload_data_7"
        BEL "ethphy_source_valid" BEL "ethmac_rx_cdc_graycounter0_q_0" BEL
        "ethmac_rx_cdc_graycounter0_q_1" BEL "ethmac_rx_cdc_graycounter0_q_2"
        BEL "ethmac_rx_cdc_graycounter0_q_3" BEL
        "ethmac_rx_cdc_graycounter0_q_4" BEL "ethmac_rx_cdc_graycounter0_q_5"
        BEL "ethmac_rx_cdc_graycounter0_q_6" BEL
        "ethmac_rx_converter_converter_source_payload_data_0" BEL
        "ethmac_rx_converter_converter_source_payload_data_1" BEL
        "ethmac_rx_converter_converter_source_payload_data_2" BEL
        "ethmac_rx_converter_converter_source_payload_data_3" BEL
        "ethmac_rx_converter_converter_source_payload_data_4" BEL
        "ethmac_rx_converter_converter_source_payload_data_5" BEL
        "ethmac_rx_converter_converter_source_payload_data_6" BEL
        "ethmac_rx_converter_converter_source_payload_data_7" BEL
        "ethmac_rx_converter_converter_source_payload_data_8" BEL
        "ethmac_rx_converter_converter_source_payload_data_9" BEL
        "ethmac_rx_converter_converter_source_payload_data_10" BEL
        "ethmac_rx_converter_converter_source_payload_data_11" BEL
        "ethmac_rx_converter_converter_source_payload_data_12" BEL
        "ethmac_rx_converter_converter_source_payload_data_13" BEL
        "ethmac_rx_converter_converter_source_payload_data_14" BEL
        "ethmac_rx_converter_converter_source_payload_data_15" BEL
        "ethmac_rx_converter_converter_source_payload_data_16" BEL
        "ethmac_rx_converter_converter_source_payload_data_17" BEL
        "ethmac_rx_converter_converter_source_payload_data_18" BEL
        "ethmac_rx_converter_converter_source_payload_data_19" BEL
        "ethmac_rx_converter_converter_source_payload_data_20" BEL
        "ethmac_rx_converter_converter_source_payload_data_21" BEL
        "ethmac_rx_converter_converter_source_payload_data_22" BEL
        "ethmac_rx_converter_converter_source_payload_data_23" BEL
        "ethmac_rx_converter_converter_source_payload_data_24" BEL
        "ethmac_rx_converter_converter_source_payload_data_25" BEL
        "ethmac_rx_converter_converter_source_payload_data_26" BEL
        "ethmac_rx_converter_converter_source_payload_data_27" BEL
        "ethmac_rx_converter_converter_source_payload_data_28" BEL
        "ethmac_rx_converter_converter_source_payload_data_29" BEL
        "ethmac_rx_converter_converter_source_payload_data_30" BEL
        "ethmac_rx_converter_converter_source_payload_data_31" BEL
        "ethmac_rx_converter_converter_source_payload_data_32" BEL
        "ethmac_rx_converter_converter_source_payload_data_33" BEL
        "ethmac_rx_converter_converter_source_payload_data_34" BEL
        "ethmac_rx_converter_converter_source_payload_data_35" BEL
        "ethmac_rx_converter_converter_source_payload_data_36" BEL
        "ethmac_rx_converter_converter_source_payload_data_37" BEL
        "ethmac_rx_converter_converter_source_payload_data_38" BEL
        "ethmac_rx_converter_converter_source_payload_data_39" BEL
        "ethmac_crc32_checker_crc_reg_0" BEL "ethmac_crc32_checker_crc_reg_1"
        BEL "ethmac_crc32_checker_crc_reg_2" BEL
        "ethmac_crc32_checker_crc_reg_3" BEL "ethmac_crc32_checker_crc_reg_4"
        BEL "ethmac_crc32_checker_crc_reg_5" BEL
        "ethmac_crc32_checker_crc_reg_6" BEL "ethmac_crc32_checker_crc_reg_7"
        BEL "ethmac_crc32_checker_crc_reg_8" BEL
        "ethmac_crc32_checker_crc_reg_9" BEL "ethmac_crc32_checker_crc_reg_10"
        BEL "ethmac_crc32_checker_crc_reg_11" BEL
        "ethmac_crc32_checker_crc_reg_12" BEL
        "ethmac_crc32_checker_crc_reg_13" BEL
        "ethmac_crc32_checker_crc_reg_14" BEL
        "ethmac_crc32_checker_crc_reg_15" BEL
        "ethmac_crc32_checker_crc_reg_16" BEL
        "ethmac_crc32_checker_crc_reg_17" BEL
        "ethmac_crc32_checker_crc_reg_18" BEL
        "ethmac_crc32_checker_crc_reg_19" BEL
        "ethmac_crc32_checker_crc_reg_20" BEL
        "ethmac_crc32_checker_crc_reg_21" BEL
        "ethmac_crc32_checker_crc_reg_22" BEL
        "ethmac_crc32_checker_crc_reg_23" BEL
        "ethmac_crc32_checker_crc_reg_24" BEL
        "ethmac_crc32_checker_crc_reg_25" BEL
        "ethmac_crc32_checker_crc_reg_26" BEL
        "ethmac_crc32_checker_crc_reg_27" BEL
        "ethmac_crc32_checker_crc_reg_28" BEL
        "ethmac_crc32_checker_crc_reg_29" BEL
        "ethmac_crc32_checker_crc_reg_30" BEL
        "ethmac_crc32_checker_crc_reg_31" BEL
        "liteethmaccrc32checker_state_FSM_FFd2" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_0" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_1" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_2" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_3" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_4" BEL
        "ethmac_rx_cdc_graycounter0_q_binary_5" BEL
        "liteethmaccrc32checker_state_FSM_FFd1" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_0" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_1" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_2" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_3" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_4" BEL
        "ethmac_tx_cdc_graycounter1_q_binary_5" BEL
        "ethmac_crc32_checker_syncfifo_produce_0" BEL
        "ethmac_crc32_checker_syncfifo_produce_1" BEL
        "ethmac_crc32_checker_syncfifo_produce_2" BEL
        "ethmac_crc32_checker_syncfifo_consume_0" BEL
        "ethmac_crc32_checker_syncfifo_consume_1" BEL
        "ethmac_crc32_checker_syncfifo_consume_2" BEL
        "ethmac_crc32_checker_syncfifo_level_0" BEL
        "ethmac_tx_gap_inserter_counter_0" BEL
        "ethmac_tx_gap_inserter_counter_1" BEL
        "ethmac_tx_gap_inserter_counter_2" BEL
        "ethmac_tx_gap_inserter_counter_3" BEL
        "ethmac_crc32_checker_syncfifo_level_1" BEL
        "ethmac_crc32_checker_syncfifo_level_2" BEL
        "ethmac_rx_converter_converter_demux_0" BEL
        "ethmac_crc32_inserter_cnt_0" BEL "ethmac_crc32_inserter_cnt_1" BEL
        "ethmac_padding_inserter_counter_1" BEL
        "ethmac_padding_inserter_counter_2" BEL
        "ethmac_padding_inserter_counter_3" BEL
        "ethmac_padding_inserter_counter_4" BEL
        "ethmac_padding_inserter_counter_5" BEL
        "ethmac_padding_inserter_counter_8" BEL
        "ethmac_padding_inserter_counter_6" BEL
        "ethmac_padding_inserter_counter_7" BEL
        "ethmac_padding_inserter_counter_9" BEL
        "ethmac_padding_inserter_counter_10" BEL
        "ethmac_padding_inserter_counter_11" BEL
        "ethmac_padding_inserter_counter_12" BEL
        "ethmac_padding_inserter_counter_15" BEL
        "ethmac_padding_inserter_counter_13" BEL
        "ethmac_padding_inserter_counter_14" BEL
        "ethmac_tx_converter_converter_mux_0" BEL
        "liteethmaccrc32inserter_state_FSM_FFd2" BEL
        "liteethmaccrc32inserter_state_FSM_FFd1" BEL
        "liteethmacpreambleinserter_state_FSM_FFd2" BEL
        "liteethmacpreambleinserter_state_FSM_FFd1" BEL
        "ethmac_rx_converter_converter_demux_1" BEL
        "ethmac_tx_converter_converter_mux_1" BEL
        "ethmac_preamble_inserter_cnt_0" BEL "ethmac_preamble_inserter_cnt_1"
        BEL "ethmac_preamble_inserter_cnt_2" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[1].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[2].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<1>" PIN
        "rgmii_if/rxdata_in_bus[3].rgmii_rx_data_in_pins<2>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<1>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<2>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<1>" PIN
        "rgmii_if/rgmii_rx_ctl_in_pins<2>" BEL "rgmii_if/bufg_rgmii_rx_clk"
        BEL "rgmii_if/gmii_rxd_reg_2" BEL "rgmii_if/gmii_rxd_reg_1" BEL
        "rgmii_if/gmii_rxd_reg_3" BEL "rgmii_if/gmii_rx_dv_reg" BEL
        "rgmii_if/gmii_rxd_reg_0" BEL "liteethmacgap_state" BEL
        "liteethmacpaddinginserter_state" BEL
        "liteethmacpreamblechecker_state" BEL
        "ethmac_rx_converter_converter_strobe_all" BEL
        "ethmac_padding_inserter_counter_0" BEL "ethmac_ps_crc_error_toggle_i"
        BEL "ethmac_ps_preamble_error_toggle_i" BEL
        "ethmac_rx_converter_converter_source_last" BEL
        "ethmac_tx_last_be_ongoing_BRB0" BEL "ethmac_tx_last_be_ongoing_BRB1"
        BEL "ethmac_crc32_inserter_reg_12_BRB0" BEL
        "ethmac_crc32_inserter_reg_12_BRB1" BEL
        "ethmac_crc32_inserter_reg_12_BRB2" BEL
        "ethmac_crc32_inserter_reg_12_BRB3" BEL
        "ethmac_crc32_inserter_reg_12_BRB4" BEL
        "ethmac_crc32_inserter_reg_12_BRB5" BEL "FDPE_12" BEL "FDPE_13" BEL
        "FDPE_10" BEL "FDPE_11" PIN "Mram_storage_116_pins<21>" PIN
        "Mram_storage_122_pins<20>" PIN "Mram_storage_121_pins<16>" PIN
        "Mram_storage_115_pins<17>" BEL "Mram_storage_101/DP" BEL
        "Mram_storage_101/SP" BEL "Mram_storage_102/DP" BEL
        "Mram_storage_102/SP" BEL "Mram_storage_103/DP" BEL
        "Mram_storage_103/SP" BEL "Mram_storage_104/DP" BEL
        "Mram_storage_104/SP" BEL "Mram_storage_105/DP" BEL
        "Mram_storage_105/SP" BEL "Mram_storage_106/DP" BEL
        "Mram_storage_106/SP" BEL "Mram_storage_107/DP" BEL
        "Mram_storage_107/SP" BEL "Mram_storage_108/DP" BEL
        "Mram_storage_108/SP" PIN "rgmii_if/rgmii_tx_ctl_out_pins<1>" PIN
        "rgmii_if/rgmii_tx_ctl_out_pins<2>" PIN
        "rgmii_if/rgmii_tx_ctl_out_pins<1>" PIN
        "rgmii_if/rgmii_tx_ctl_out_pins<2>" PIN
        "rgmii_if/rgmii_txc_ddr_pins<1>" PIN "rgmii_if/rgmii_txc_ddr_pins<2>"
        PIN "rgmii_if/rgmii_txc_ddr_pins<1>" PIN
        "rgmii_if/rgmii_txc_ddr_pins<2>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[0].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[1].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[2].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<2>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<1>" PIN
        "rgmii_if/txdata_out_bus[3].rgmii_txd_out_pins<2>";
PIN BUFIO2_pins<1> = BEL "BUFIO2" PINNAME I;
TIMEGRP PRDclk100 = PIN "BUFIO2_pins<1>";
PIN crg_pll_adv_pins<2> = BEL "crg_pll_adv" PINNAME CLKIN1;
TIMEGRP crg_clk100b = PIN "crg_pll_adv_pins<2>";
TIMEGRP crg_clk100b_0 = PIN "crg_pll_adv_pins<2>";
PIN ODDR2/N_pins<1> = BEL "ODDR2/N" PINNAME CK0;
PIN ODDR2/N_pins<2> = BEL "ODDR2/N" PINNAME CK1;
PIN ODDR2_pins<1> = BEL "ODDR2" PINNAME CK0;
PIN ODDR2_pins<2> = BEL "ODDR2" PINNAME CK1;
TIMEGRP crg_unbuf_sdram_half_b = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
TIMEGRP crg_unbuf_sdram_half_b_0 = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
PIN OSERDES2_pins<0> = BEL "OSERDES2" PINNAME CLK0;
PIN OSERDES2_1_pins<0> = BEL "OSERDES2_1" PINNAME CLK0;
PIN OSERDES2_2_pins<0> = BEL "OSERDES2_2" PINNAME CLK0;
PIN OSERDES2_3_pins<0> = BEL "OSERDES2_3" PINNAME CLK0;
PIN OSERDES2_4_pins<0> = BEL "OSERDES2_4" PINNAME CLK0;
PIN OSERDES2_5_pins<0> = BEL "OSERDES2_5" PINNAME CLK0;
PIN OSERDES2_6_pins<0> = BEL "OSERDES2_6" PINNAME CLK0;
PIN OSERDES2_7_pins<0> = BEL "OSERDES2_7" PINNAME CLK0;
PIN OSERDES2_8_pins<0> = BEL "OSERDES2_8" PINNAME CLK0;
PIN OSERDES2_9_pins<0> = BEL "OSERDES2_9" PINNAME CLK0;
PIN OSERDES2_10_pins<0> = BEL "OSERDES2_10" PINNAME CLK0;
PIN OSERDES2_11_pins<0> = BEL "OSERDES2_11" PINNAME CLK0;
PIN OSERDES2_12_pins<0> = BEL "OSERDES2_12" PINNAME CLK0;
PIN OSERDES2_13_pins<0> = BEL "OSERDES2_13" PINNAME CLK0;
PIN OSERDES2_14_pins<0> = BEL "OSERDES2_14" PINNAME CLK0;
PIN OSERDES2_15_pins<0> = BEL "OSERDES2_15" PINNAME CLK0;
PIN OSERDES2_16_pins<0> = BEL "OSERDES2_16" PINNAME CLK0;
PIN OSERDES2_17_pins<0> = BEL "OSERDES2_17" PINNAME CLK0;
PIN ISERDES2_pins<2> = BEL "ISERDES2" PINNAME CLK0;
PIN ISERDES2_1_pins<2> = BEL "ISERDES2_1" PINNAME CLK0;
PIN ISERDES2_2_pins<2> = BEL "ISERDES2_2" PINNAME CLK0;
PIN ISERDES2_3_pins<2> = BEL "ISERDES2_3" PINNAME CLK0;
PIN ISERDES2_4_pins<2> = BEL "ISERDES2_4" PINNAME CLK0;
PIN ISERDES2_5_pins<2> = BEL "ISERDES2_5" PINNAME CLK0;
PIN ISERDES2_6_pins<2> = BEL "ISERDES2_6" PINNAME CLK0;
PIN ISERDES2_7_pins<2> = BEL "ISERDES2_7" PINNAME CLK0;
PIN ISERDES2_8_pins<2> = BEL "ISERDES2_8" PINNAME CLK0;
PIN ISERDES2_9_pins<2> = BEL "ISERDES2_9" PINNAME CLK0;
PIN ISERDES2_10_pins<2> = BEL "ISERDES2_10" PINNAME CLK0;
PIN ISERDES2_11_pins<2> = BEL "ISERDES2_11" PINNAME CLK0;
PIN ISERDES2_12_pins<2> = BEL "ISERDES2_12" PINNAME CLK0;
PIN ISERDES2_13_pins<2> = BEL "ISERDES2_13" PINNAME CLK0;
PIN ISERDES2_14_pins<2> = BEL "ISERDES2_14" PINNAME CLK0;
PIN ISERDES2_15_pins<2> = BEL "ISERDES2_15" PINNAME CLK0;
TIMEGRP crg_unbuf_sdram_full = PIN "OSERDES2_pins<0>" PIN "OSERDES2_1_pins<0>"
        PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>" PIN
        "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN "OSERDES2_6_pins<0>"
        PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>" PIN
        "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TIMEGRP crg_unbuf_sdram_full_0 = PIN "OSERDES2_pins<0>" PIN
        "OSERDES2_1_pins<0>" PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>"
        PIN "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN
        "OSERDES2_6_pins<0>" PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>"
        PIN "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 20 ns HIGH 50%;
TSeth_rx_clk = PERIOD TIMEGRP "PRDeth_rx_clk" 8 ns HIGH 50%;
PATH TSsys_clkTOeth_rx_clk_path = FROM TIMEGRP "TIGsys_clk" TO TIMEGRP
        "TIGeth_rx_clk";
PATH "TSsys_clkTOeth_rx_clk_path" TIG;
PATH TSeth_rx_clkTOsys_clk_path = FROM TIMEGRP "TIGeth_rx_clk" TO TIMEGRP
        "TIGsys_clk";
PATH "TSeth_rx_clkTOsys_clk_path" TIG;
TSclk100 = PERIOD TIMEGRP "PRDclk100" 10 ns HIGH 50%;
TSeth_clocks_rx = PERIOD TIMEGRP "PRDeth_clocks_rx" 8 ns HIGH 50%;
TS_crg_clk100b = PERIOD TIMEGRP "crg_clk100b" TSclk100 HIGH 50%;
TS_crg_unbuf_sdram_half_b = PERIOD TIMEGRP "crg_unbuf_sdram_half_b"
        TS_crg_clk100b / 2 PHASE 2.91666667 ns HIGH 50%;
TS_crg_unbuf_sys = PERIOD TIMEGRP "crg_unbuf_sys" TS_crg_clk100b / 0.5 HIGH
        50%;
TS_crg_unbuf_sdram_full = PERIOD TIMEGRP "crg_unbuf_sdram_full" TS_crg_clk100b
        / 4 HIGH 50%;
TS_crg_unbuf_sys2x = PERIOD TIMEGRP "crg_unbuf_sys2x" TS_crg_clk100b HIGH 50%;
TS_crg_unbuf_sdram_half_a = PERIOD TIMEGRP "crg_unbuf_sdram_half_a"
        TS_crg_clk100b / 2 PHASE 3.19444444 ns HIGH 50%;
SCHEMATIC END;

