ARM GAS  /tmp/ccMXUB4j.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM1_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/periphs/tim.c"
   1:Core/Src/periphs/tim.c **** /**
   2:Core/Src/periphs/tim.c ****   ******************************************************************************
   3:Core/Src/periphs/tim.c ****   * File Name          : TIM.c
   4:Core/Src/periphs/tim.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/periphs/tim.c ****   *                      of the TIM instances.
   6:Core/Src/periphs/tim.c ****   ******************************************************************************
   7:Core/Src/periphs/tim.c ****   * @attention
   8:Core/Src/periphs/tim.c ****   *
   9:Core/Src/periphs/tim.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/periphs/tim.c ****   * All rights reserved.</center></h2>
  11:Core/Src/periphs/tim.c ****   *
  12:Core/Src/periphs/tim.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/periphs/tim.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/periphs/tim.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/periphs/tim.c ****   *                             www.st.com/SLA0044
  16:Core/Src/periphs/tim.c ****   *
  17:Core/Src/periphs/tim.c ****   ******************************************************************************
  18:Core/Src/periphs/tim.c ****   */
  19:Core/Src/periphs/tim.c **** 
  20:Core/Src/periphs/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/periphs/tim.c **** #include "tim.h"
  22:Core/Src/periphs/tim.c **** 
  23:Core/Src/periphs/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/periphs/tim.c **** 
  25:Core/Src/periphs/tim.c **** /* USER CODE END 0 */
  26:Core/Src/periphs/tim.c **** 
  27:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim4;
ARM GAS  /tmp/ccMXUB4j.s 			page 2


  31:Core/Src/periphs/tim.c **** TIM_HandleTypeDef htim8;
  32:Core/Src/periphs/tim.c **** 
  33:Core/Src/periphs/tim.c **** /* TIM1 init function */
  34:Core/Src/periphs/tim.c **** void MX_TIM1_Init(void)
  35:Core/Src/periphs/tim.c **** {
  29              		.loc 1 35 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  36:Core/Src/periphs/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 36 3 view .LVU1
  41              		.loc 1 36 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  37:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 37 3 is_stmt 1 view .LVU3
  48              		.loc 1 37 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0193     		str	r3, [sp, #4]
  51 0012 0293     		str	r3, [sp, #8]
  38:Core/Src/periphs/tim.c **** 
  39:Core/Src/periphs/tim.c ****   htim1.Instance = TIM1;
  52              		.loc 1 39 3 is_stmt 1 view .LVU5
  53              		.loc 1 39 18 is_stmt 0 view .LVU6
  54 0014 1248     		ldr	r0, .L7
  55 0016 134A     		ldr	r2, .L7+4
  56 0018 0260     		str	r2, [r0]
  40:Core/Src/periphs/tim.c ****   htim1.Init.Prescaler = 0;
  57              		.loc 1 40 3 is_stmt 1 view .LVU7
  58              		.loc 1 40 24 is_stmt 0 view .LVU8
  59 001a 4360     		str	r3, [r0, #4]
  41:Core/Src/periphs/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 41 3 is_stmt 1 view .LVU9
  61              		.loc 1 41 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
  42:Core/Src/periphs/tim.c ****   htim1.Init.Period = 0xffff;
  63              		.loc 1 42 3 is_stmt 1 view .LVU11
  64              		.loc 1 42 21 is_stmt 0 view .LVU12
  65 001e 4FF6FF72 		movw	r2, #65535
  66 0022 C260     		str	r2, [r0, #12]
  43:Core/Src/periphs/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 43 3 is_stmt 1 view .LVU13
  68              		.loc 1 43 28 is_stmt 0 view .LVU14
  69 0024 0361     		str	r3, [r0, #16]
  44:Core/Src/periphs/tim.c ****   htim1.Init.RepetitionCounter = 0;
  70              		.loc 1 44 3 is_stmt 1 view .LVU15
  71              		.loc 1 44 32 is_stmt 0 view .LVU16
ARM GAS  /tmp/ccMXUB4j.s 			page 3


  72 0026 4361     		str	r3, [r0, #20]
  45:Core/Src/periphs/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 45 3 is_stmt 1 view .LVU17
  74              		.loc 1 45 32 is_stmt 0 view .LVU18
  75 0028 8361     		str	r3, [r0, #24]
  46:Core/Src/periphs/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  76              		.loc 1 46 3 is_stmt 1 view .LVU19
  77              		.loc 1 46 23 is_stmt 0 view .LVU20
  78 002a 0323     		movs	r3, #3
  79 002c 0393     		str	r3, [sp, #12]
  47:Core/Src/periphs/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  80              		.loc 1 47 3 is_stmt 1 view .LVU21
  48:Core/Src/periphs/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  81              		.loc 1 48 3 view .LVU22
  82              		.loc 1 48 24 is_stmt 0 view .LVU23
  83 002e 0123     		movs	r3, #1
  84 0030 0593     		str	r3, [sp, #20]
  49:Core/Src/periphs/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  85              		.loc 1 49 3 is_stmt 1 view .LVU24
  50:Core/Src/periphs/tim.c ****   sConfig.IC1Filter = 0;
  86              		.loc 1 50 3 view .LVU25
  51:Core/Src/periphs/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  87              		.loc 1 51 3 view .LVU26
  52:Core/Src/periphs/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  88              		.loc 1 52 3 view .LVU27
  89              		.loc 1 52 24 is_stmt 0 view .LVU28
  90 0032 0993     		str	r3, [sp, #36]
  53:Core/Src/periphs/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  91              		.loc 1 53 3 is_stmt 1 view .LVU29
  54:Core/Src/periphs/tim.c ****   sConfig.IC2Filter = 0;
  92              		.loc 1 54 3 view .LVU30
  55:Core/Src/periphs/tim.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
  93              		.loc 1 55 3 view .LVU31
  94              		.loc 1 55 7 is_stmt 0 view .LVU32
  95 0034 03A9     		add	r1, sp, #12
  96 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  97              	.LVL1:
  98              		.loc 1 55 6 view .LVU33
  99 003a 50B9     		cbnz	r0, .L5
 100              	.L2:
  56:Core/Src/periphs/tim.c ****   {
  57:Core/Src/periphs/tim.c ****     Error_Handler();
  58:Core/Src/periphs/tim.c ****   }
  59:Core/Src/periphs/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 101              		.loc 1 59 3 is_stmt 1 view .LVU34
 102              		.loc 1 59 37 is_stmt 0 view .LVU35
 103 003c 0023     		movs	r3, #0
 104 003e 0193     		str	r3, [sp, #4]
  60:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 105              		.loc 1 60 3 is_stmt 1 view .LVU36
 106              		.loc 1 60 33 is_stmt 0 view .LVU37
 107 0040 0293     		str	r3, [sp, #8]
  61:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 108              		.loc 1 61 3 is_stmt 1 view .LVU38
 109              		.loc 1 61 7 is_stmt 0 view .LVU39
 110 0042 01A9     		add	r1, sp, #4
 111 0044 0648     		ldr	r0, .L7
ARM GAS  /tmp/ccMXUB4j.s 			page 4


 112 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 113              	.LVL2:
 114              		.loc 1 61 6 view .LVU40
 115 004a 28B9     		cbnz	r0, .L6
 116              	.L1:
  62:Core/Src/periphs/tim.c ****   {
  63:Core/Src/periphs/tim.c ****     Error_Handler();
  64:Core/Src/periphs/tim.c ****   }
  65:Core/Src/periphs/tim.c **** 
  66:Core/Src/periphs/tim.c **** }
 117              		.loc 1 66 1 view .LVU41
 118 004c 0DB0     		add	sp, sp, #52
 119              	.LCFI2:
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 4
 122              		@ sp needed
 123 004e 5DF804FB 		ldr	pc, [sp], #4
 124              	.L5:
 125              	.LCFI3:
 126              		.cfi_restore_state
  57:Core/Src/periphs/tim.c ****   }
 127              		.loc 1 57 5 is_stmt 1 view .LVU42
 128 0052 FFF7FEFF 		bl	Error_Handler
 129              	.LVL3:
 130 0056 F1E7     		b	.L2
 131              	.L6:
  63:Core/Src/periphs/tim.c ****   }
 132              		.loc 1 63 5 view .LVU43
 133 0058 FFF7FEFF 		bl	Error_Handler
 134              	.LVL4:
 135              		.loc 1 66 1 is_stmt 0 view .LVU44
 136 005c F6E7     		b	.L1
 137              	.L8:
 138 005e 00BF     		.align	2
 139              	.L7:
 140 0060 00000000 		.word	.LANCHOR0
 141 0064 00000140 		.word	1073807360
 142              		.cfi_endproc
 143              	.LFE130:
 145              		.section	.text.MX_TIM2_Init,"ax",%progbits
 146              		.align	1
 147              		.global	MX_TIM2_Init
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 151              		.fpu fpv4-sp-d16
 153              	MX_TIM2_Init:
 154              	.LFB131:
  67:Core/Src/periphs/tim.c **** /* TIM2 init function */
  68:Core/Src/periphs/tim.c **** void MX_TIM2_Init(void)
  69:Core/Src/periphs/tim.c **** {
 155              		.loc 1 69 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 48
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159 0000 00B5     		push	{lr}
 160              	.LCFI4:
ARM GAS  /tmp/ccMXUB4j.s 			page 5


 161              		.cfi_def_cfa_offset 4
 162              		.cfi_offset 14, -4
 163 0002 8DB0     		sub	sp, sp, #52
 164              	.LCFI5:
 165              		.cfi_def_cfa_offset 56
  70:Core/Src/periphs/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 166              		.loc 1 70 3 view .LVU46
 167              		.loc 1 70 27 is_stmt 0 view .LVU47
 168 0004 2422     		movs	r2, #36
 169 0006 0021     		movs	r1, #0
 170 0008 03A8     		add	r0, sp, #12
 171 000a FFF7FEFF 		bl	memset
 172              	.LVL5:
  71:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 173              		.loc 1 71 3 is_stmt 1 view .LVU48
 174              		.loc 1 71 27 is_stmt 0 view .LVU49
 175 000e 0023     		movs	r3, #0
 176 0010 0193     		str	r3, [sp, #4]
 177 0012 0293     		str	r3, [sp, #8]
  72:Core/Src/periphs/tim.c **** 
  73:Core/Src/periphs/tim.c ****   htim2.Instance = TIM2;
 178              		.loc 1 73 3 is_stmt 1 view .LVU50
 179              		.loc 1 73 18 is_stmt 0 view .LVU51
 180 0014 1248     		ldr	r0, .L15
 181 0016 4FF08042 		mov	r2, #1073741824
 182 001a 0260     		str	r2, [r0]
  74:Core/Src/periphs/tim.c ****   htim2.Init.Prescaler = 0;
 183              		.loc 1 74 3 is_stmt 1 view .LVU52
 184              		.loc 1 74 24 is_stmt 0 view .LVU53
 185 001c 4360     		str	r3, [r0, #4]
  75:Core/Src/periphs/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 186              		.loc 1 75 3 is_stmt 1 view .LVU54
 187              		.loc 1 75 26 is_stmt 0 view .LVU55
 188 001e 8360     		str	r3, [r0, #8]
  76:Core/Src/periphs/tim.c ****   htim2.Init.Period = 0xffff;
 189              		.loc 1 76 3 is_stmt 1 view .LVU56
 190              		.loc 1 76 21 is_stmt 0 view .LVU57
 191 0020 4FF6FF72 		movw	r2, #65535
 192 0024 C260     		str	r2, [r0, #12]
  77:Core/Src/periphs/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 193              		.loc 1 77 3 is_stmt 1 view .LVU58
 194              		.loc 1 77 28 is_stmt 0 view .LVU59
 195 0026 0361     		str	r3, [r0, #16]
  78:Core/Src/periphs/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 196              		.loc 1 78 3 is_stmt 1 view .LVU60
 197              		.loc 1 78 32 is_stmt 0 view .LVU61
 198 0028 8361     		str	r3, [r0, #24]
  79:Core/Src/periphs/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 199              		.loc 1 79 3 is_stmt 1 view .LVU62
 200              		.loc 1 79 23 is_stmt 0 view .LVU63
 201 002a 0323     		movs	r3, #3
 202 002c 0393     		str	r3, [sp, #12]
  80:Core/Src/periphs/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 203              		.loc 1 80 3 is_stmt 1 view .LVU64
  81:Core/Src/periphs/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 204              		.loc 1 81 3 view .LVU65
 205              		.loc 1 81 24 is_stmt 0 view .LVU66
ARM GAS  /tmp/ccMXUB4j.s 			page 6


 206 002e 0123     		movs	r3, #1
 207 0030 0593     		str	r3, [sp, #20]
  82:Core/Src/periphs/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 208              		.loc 1 82 3 is_stmt 1 view .LVU67
  83:Core/Src/periphs/tim.c ****   sConfig.IC1Filter = 0;
 209              		.loc 1 83 3 view .LVU68
  84:Core/Src/periphs/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 210              		.loc 1 84 3 view .LVU69
  85:Core/Src/periphs/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 211              		.loc 1 85 3 view .LVU70
 212              		.loc 1 85 24 is_stmt 0 view .LVU71
 213 0032 0993     		str	r3, [sp, #36]
  86:Core/Src/periphs/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 214              		.loc 1 86 3 is_stmt 1 view .LVU72
  87:Core/Src/periphs/tim.c ****   sConfig.IC2Filter = 0;
 215              		.loc 1 87 3 view .LVU73
  88:Core/Src/periphs/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 216              		.loc 1 88 3 view .LVU74
 217              		.loc 1 88 7 is_stmt 0 view .LVU75
 218 0034 03A9     		add	r1, sp, #12
 219 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 220              	.LVL6:
 221              		.loc 1 88 6 view .LVU76
 222 003a 50B9     		cbnz	r0, .L13
 223              	.L10:
  89:Core/Src/periphs/tim.c ****   {
  90:Core/Src/periphs/tim.c ****     Error_Handler();
  91:Core/Src/periphs/tim.c ****   }
  92:Core/Src/periphs/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 224              		.loc 1 92 3 is_stmt 1 view .LVU77
 225              		.loc 1 92 37 is_stmt 0 view .LVU78
 226 003c 0023     		movs	r3, #0
 227 003e 0193     		str	r3, [sp, #4]
  93:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 228              		.loc 1 93 3 is_stmt 1 view .LVU79
 229              		.loc 1 93 33 is_stmt 0 view .LVU80
 230 0040 0293     		str	r3, [sp, #8]
  94:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 231              		.loc 1 94 3 is_stmt 1 view .LVU81
 232              		.loc 1 94 7 is_stmt 0 view .LVU82
 233 0042 01A9     		add	r1, sp, #4
 234 0044 0648     		ldr	r0, .L15
 235 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 236              	.LVL7:
 237              		.loc 1 94 6 view .LVU83
 238 004a 28B9     		cbnz	r0, .L14
 239              	.L9:
  95:Core/Src/periphs/tim.c ****   {
  96:Core/Src/periphs/tim.c ****     Error_Handler();
  97:Core/Src/periphs/tim.c ****   }
  98:Core/Src/periphs/tim.c **** 
  99:Core/Src/periphs/tim.c **** }
 240              		.loc 1 99 1 view .LVU84
 241 004c 0DB0     		add	sp, sp, #52
 242              	.LCFI6:
 243              		.cfi_remember_state
 244              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccMXUB4j.s 			page 7


 245              		@ sp needed
 246 004e 5DF804FB 		ldr	pc, [sp], #4
 247              	.L13:
 248              	.LCFI7:
 249              		.cfi_restore_state
  90:Core/Src/periphs/tim.c ****   }
 250              		.loc 1 90 5 is_stmt 1 view .LVU85
 251 0052 FFF7FEFF 		bl	Error_Handler
 252              	.LVL8:
 253 0056 F1E7     		b	.L10
 254              	.L14:
  96:Core/Src/periphs/tim.c ****   }
 255              		.loc 1 96 5 view .LVU86
 256 0058 FFF7FEFF 		bl	Error_Handler
 257              	.LVL9:
 258              		.loc 1 99 1 is_stmt 0 view .LVU87
 259 005c F6E7     		b	.L9
 260              	.L16:
 261 005e 00BF     		.align	2
 262              	.L15:
 263 0060 00000000 		.word	.LANCHOR1
 264              		.cfi_endproc
 265              	.LFE131:
 267              		.section	.text.MX_TIM3_Init,"ax",%progbits
 268              		.align	1
 269              		.global	MX_TIM3_Init
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 273              		.fpu fpv4-sp-d16
 275              	MX_TIM3_Init:
 276              	.LFB132:
 100:Core/Src/periphs/tim.c **** /* TIM3 init function */
 101:Core/Src/periphs/tim.c **** void MX_TIM3_Init(void)
 102:Core/Src/periphs/tim.c **** {
 277              		.loc 1 102 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 48
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281 0000 00B5     		push	{lr}
 282              	.LCFI8:
 283              		.cfi_def_cfa_offset 4
 284              		.cfi_offset 14, -4
 285 0002 8DB0     		sub	sp, sp, #52
 286              	.LCFI9:
 287              		.cfi_def_cfa_offset 56
 103:Core/Src/periphs/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 288              		.loc 1 103 3 view .LVU89
 289              		.loc 1 103 27 is_stmt 0 view .LVU90
 290 0004 2422     		movs	r2, #36
 291 0006 0021     		movs	r1, #0
 292 0008 03A8     		add	r0, sp, #12
 293 000a FFF7FEFF 		bl	memset
 294              	.LVL10:
 104:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 295              		.loc 1 104 3 is_stmt 1 view .LVU91
 296              		.loc 1 104 27 is_stmt 0 view .LVU92
ARM GAS  /tmp/ccMXUB4j.s 			page 8


 297 000e 0023     		movs	r3, #0
 298 0010 0193     		str	r3, [sp, #4]
 299 0012 0293     		str	r3, [sp, #8]
 105:Core/Src/periphs/tim.c **** 
 106:Core/Src/periphs/tim.c ****   htim3.Instance = TIM3;
 300              		.loc 1 106 3 is_stmt 1 view .LVU93
 301              		.loc 1 106 18 is_stmt 0 view .LVU94
 302 0014 1148     		ldr	r0, .L23
 303 0016 124A     		ldr	r2, .L23+4
 304 0018 0260     		str	r2, [r0]
 107:Core/Src/periphs/tim.c ****   htim3.Init.Prescaler = 0;
 305              		.loc 1 107 3 is_stmt 1 view .LVU95
 306              		.loc 1 107 24 is_stmt 0 view .LVU96
 307 001a 4360     		str	r3, [r0, #4]
 108:Core/Src/periphs/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 308              		.loc 1 108 3 is_stmt 1 view .LVU97
 309              		.loc 1 108 26 is_stmt 0 view .LVU98
 310 001c 8360     		str	r3, [r0, #8]
 109:Core/Src/periphs/tim.c ****   htim3.Init.Period = 0xffff;
 311              		.loc 1 109 3 is_stmt 1 view .LVU99
 312              		.loc 1 109 21 is_stmt 0 view .LVU100
 313 001e 4FF6FF72 		movw	r2, #65535
 314 0022 C260     		str	r2, [r0, #12]
 110:Core/Src/periphs/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 315              		.loc 1 110 3 is_stmt 1 view .LVU101
 316              		.loc 1 110 28 is_stmt 0 view .LVU102
 317 0024 0361     		str	r3, [r0, #16]
 111:Core/Src/periphs/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 318              		.loc 1 111 3 is_stmt 1 view .LVU103
 319              		.loc 1 111 32 is_stmt 0 view .LVU104
 320 0026 8361     		str	r3, [r0, #24]
 112:Core/Src/periphs/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 321              		.loc 1 112 3 is_stmt 1 view .LVU105
 322              		.loc 1 112 23 is_stmt 0 view .LVU106
 323 0028 0323     		movs	r3, #3
 324 002a 0393     		str	r3, [sp, #12]
 113:Core/Src/periphs/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 325              		.loc 1 113 3 is_stmt 1 view .LVU107
 114:Core/Src/periphs/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 326              		.loc 1 114 3 view .LVU108
 327              		.loc 1 114 24 is_stmt 0 view .LVU109
 328 002c 0123     		movs	r3, #1
 329 002e 0593     		str	r3, [sp, #20]
 115:Core/Src/periphs/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 330              		.loc 1 115 3 is_stmt 1 view .LVU110
 116:Core/Src/periphs/tim.c ****   sConfig.IC1Filter = 0;
 331              		.loc 1 116 3 view .LVU111
 117:Core/Src/periphs/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 332              		.loc 1 117 3 view .LVU112
 118:Core/Src/periphs/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 333              		.loc 1 118 3 view .LVU113
 334              		.loc 1 118 24 is_stmt 0 view .LVU114
 335 0030 0993     		str	r3, [sp, #36]
 119:Core/Src/periphs/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 336              		.loc 1 119 3 is_stmt 1 view .LVU115
 120:Core/Src/periphs/tim.c ****   sConfig.IC2Filter = 0;
 337              		.loc 1 120 3 view .LVU116
ARM GAS  /tmp/ccMXUB4j.s 			page 9


 121:Core/Src/periphs/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 338              		.loc 1 121 3 view .LVU117
 339              		.loc 1 121 7 is_stmt 0 view .LVU118
 340 0032 03A9     		add	r1, sp, #12
 341 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 342              	.LVL11:
 343              		.loc 1 121 6 view .LVU119
 344 0038 50B9     		cbnz	r0, .L21
 345              	.L18:
 122:Core/Src/periphs/tim.c ****   {
 123:Core/Src/periphs/tim.c ****     Error_Handler();
 124:Core/Src/periphs/tim.c ****   }
 125:Core/Src/periphs/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 346              		.loc 1 125 3 is_stmt 1 view .LVU120
 347              		.loc 1 125 37 is_stmt 0 view .LVU121
 348 003a 0023     		movs	r3, #0
 349 003c 0193     		str	r3, [sp, #4]
 126:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 350              		.loc 1 126 3 is_stmt 1 view .LVU122
 351              		.loc 1 126 33 is_stmt 0 view .LVU123
 352 003e 0293     		str	r3, [sp, #8]
 127:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 353              		.loc 1 127 3 is_stmt 1 view .LVU124
 354              		.loc 1 127 7 is_stmt 0 view .LVU125
 355 0040 01A9     		add	r1, sp, #4
 356 0042 0648     		ldr	r0, .L23
 357 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 358              	.LVL12:
 359              		.loc 1 127 6 view .LVU126
 360 0048 28B9     		cbnz	r0, .L22
 361              	.L17:
 128:Core/Src/periphs/tim.c ****   {
 129:Core/Src/periphs/tim.c ****     Error_Handler();
 130:Core/Src/periphs/tim.c ****   }
 131:Core/Src/periphs/tim.c **** 
 132:Core/Src/periphs/tim.c **** }
 362              		.loc 1 132 1 view .LVU127
 363 004a 0DB0     		add	sp, sp, #52
 364              	.LCFI10:
 365              		.cfi_remember_state
 366              		.cfi_def_cfa_offset 4
 367              		@ sp needed
 368 004c 5DF804FB 		ldr	pc, [sp], #4
 369              	.L21:
 370              	.LCFI11:
 371              		.cfi_restore_state
 123:Core/Src/periphs/tim.c ****   }
 372              		.loc 1 123 5 is_stmt 1 view .LVU128
 373 0050 FFF7FEFF 		bl	Error_Handler
 374              	.LVL13:
 375 0054 F1E7     		b	.L18
 376              	.L22:
 129:Core/Src/periphs/tim.c ****   }
 377              		.loc 1 129 5 view .LVU129
 378 0056 FFF7FEFF 		bl	Error_Handler
 379              	.LVL14:
 380              		.loc 1 132 1 is_stmt 0 view .LVU130
ARM GAS  /tmp/ccMXUB4j.s 			page 10


 381 005a F6E7     		b	.L17
 382              	.L24:
 383              		.align	2
 384              	.L23:
 385 005c 00000000 		.word	.LANCHOR2
 386 0060 00040040 		.word	1073742848
 387              		.cfi_endproc
 388              	.LFE132:
 390              		.section	.text.MX_TIM4_Init,"ax",%progbits
 391              		.align	1
 392              		.global	MX_TIM4_Init
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 396              		.fpu fpv4-sp-d16
 398              	MX_TIM4_Init:
 399              	.LFB133:
 133:Core/Src/periphs/tim.c **** /* TIM4 init function */
 134:Core/Src/periphs/tim.c **** void MX_TIM4_Init(void)
 135:Core/Src/periphs/tim.c **** {
 400              		.loc 1 135 1 is_stmt 1 view -0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 48
 403              		@ frame_needed = 0, uses_anonymous_args = 0
 404 0000 00B5     		push	{lr}
 405              	.LCFI12:
 406              		.cfi_def_cfa_offset 4
 407              		.cfi_offset 14, -4
 408 0002 8DB0     		sub	sp, sp, #52
 409              	.LCFI13:
 410              		.cfi_def_cfa_offset 56
 136:Core/Src/periphs/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 411              		.loc 1 136 3 view .LVU132
 412              		.loc 1 136 27 is_stmt 0 view .LVU133
 413 0004 2422     		movs	r2, #36
 414 0006 0021     		movs	r1, #0
 415 0008 03A8     		add	r0, sp, #12
 416 000a FFF7FEFF 		bl	memset
 417              	.LVL15:
 137:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 418              		.loc 1 137 3 is_stmt 1 view .LVU134
 419              		.loc 1 137 27 is_stmt 0 view .LVU135
 420 000e 0023     		movs	r3, #0
 421 0010 0193     		str	r3, [sp, #4]
 422 0012 0293     		str	r3, [sp, #8]
 138:Core/Src/periphs/tim.c **** 
 139:Core/Src/periphs/tim.c ****   htim4.Instance = TIM4;
 423              		.loc 1 139 3 is_stmt 1 view .LVU136
 424              		.loc 1 139 18 is_stmt 0 view .LVU137
 425 0014 1148     		ldr	r0, .L31
 426 0016 124A     		ldr	r2, .L31+4
 427 0018 0260     		str	r2, [r0]
 140:Core/Src/periphs/tim.c ****   htim4.Init.Prescaler = 0;
 428              		.loc 1 140 3 is_stmt 1 view .LVU138
 429              		.loc 1 140 24 is_stmt 0 view .LVU139
 430 001a 4360     		str	r3, [r0, #4]
 141:Core/Src/periphs/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
ARM GAS  /tmp/ccMXUB4j.s 			page 11


 431              		.loc 1 141 3 is_stmt 1 view .LVU140
 432              		.loc 1 141 26 is_stmt 0 view .LVU141
 433 001c 8360     		str	r3, [r0, #8]
 142:Core/Src/periphs/tim.c ****   htim4.Init.Period = 0xffff;
 434              		.loc 1 142 3 is_stmt 1 view .LVU142
 435              		.loc 1 142 21 is_stmt 0 view .LVU143
 436 001e 4FF6FF72 		movw	r2, #65535
 437 0022 C260     		str	r2, [r0, #12]
 143:Core/Src/periphs/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 438              		.loc 1 143 3 is_stmt 1 view .LVU144
 439              		.loc 1 143 28 is_stmt 0 view .LVU145
 440 0024 0361     		str	r3, [r0, #16]
 144:Core/Src/periphs/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 441              		.loc 1 144 3 is_stmt 1 view .LVU146
 442              		.loc 1 144 32 is_stmt 0 view .LVU147
 443 0026 8361     		str	r3, [r0, #24]
 145:Core/Src/periphs/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 444              		.loc 1 145 3 is_stmt 1 view .LVU148
 445              		.loc 1 145 23 is_stmt 0 view .LVU149
 446 0028 0323     		movs	r3, #3
 447 002a 0393     		str	r3, [sp, #12]
 146:Core/Src/periphs/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 448              		.loc 1 146 3 is_stmt 1 view .LVU150
 147:Core/Src/periphs/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 449              		.loc 1 147 3 view .LVU151
 450              		.loc 1 147 24 is_stmt 0 view .LVU152
 451 002c 0123     		movs	r3, #1
 452 002e 0593     		str	r3, [sp, #20]
 148:Core/Src/periphs/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 453              		.loc 1 148 3 is_stmt 1 view .LVU153
 149:Core/Src/periphs/tim.c ****   sConfig.IC1Filter = 0;
 454              		.loc 1 149 3 view .LVU154
 150:Core/Src/periphs/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 455              		.loc 1 150 3 view .LVU155
 151:Core/Src/periphs/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 456              		.loc 1 151 3 view .LVU156
 457              		.loc 1 151 24 is_stmt 0 view .LVU157
 458 0030 0993     		str	r3, [sp, #36]
 152:Core/Src/periphs/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 459              		.loc 1 152 3 is_stmt 1 view .LVU158
 153:Core/Src/periphs/tim.c ****   sConfig.IC2Filter = 0;
 460              		.loc 1 153 3 view .LVU159
 154:Core/Src/periphs/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 461              		.loc 1 154 3 view .LVU160
 462              		.loc 1 154 7 is_stmt 0 view .LVU161
 463 0032 03A9     		add	r1, sp, #12
 464 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 465              	.LVL16:
 466              		.loc 1 154 6 view .LVU162
 467 0038 50B9     		cbnz	r0, .L29
 468              	.L26:
 155:Core/Src/periphs/tim.c ****   {
 156:Core/Src/periphs/tim.c ****     Error_Handler();
 157:Core/Src/periphs/tim.c ****   }
 158:Core/Src/periphs/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 469              		.loc 1 158 3 is_stmt 1 view .LVU163
 470              		.loc 1 158 37 is_stmt 0 view .LVU164
ARM GAS  /tmp/ccMXUB4j.s 			page 12


 471 003a 0023     		movs	r3, #0
 472 003c 0193     		str	r3, [sp, #4]
 159:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 473              		.loc 1 159 3 is_stmt 1 view .LVU165
 474              		.loc 1 159 33 is_stmt 0 view .LVU166
 475 003e 0293     		str	r3, [sp, #8]
 160:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 476              		.loc 1 160 3 is_stmt 1 view .LVU167
 477              		.loc 1 160 7 is_stmt 0 view .LVU168
 478 0040 01A9     		add	r1, sp, #4
 479 0042 0648     		ldr	r0, .L31
 480 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 481              	.LVL17:
 482              		.loc 1 160 6 view .LVU169
 483 0048 28B9     		cbnz	r0, .L30
 484              	.L25:
 161:Core/Src/periphs/tim.c ****   {
 162:Core/Src/periphs/tim.c ****     Error_Handler();
 163:Core/Src/periphs/tim.c ****   }
 164:Core/Src/periphs/tim.c **** 
 165:Core/Src/periphs/tim.c **** }
 485              		.loc 1 165 1 view .LVU170
 486 004a 0DB0     		add	sp, sp, #52
 487              	.LCFI14:
 488              		.cfi_remember_state
 489              		.cfi_def_cfa_offset 4
 490              		@ sp needed
 491 004c 5DF804FB 		ldr	pc, [sp], #4
 492              	.L29:
 493              	.LCFI15:
 494              		.cfi_restore_state
 156:Core/Src/periphs/tim.c ****   }
 495              		.loc 1 156 5 is_stmt 1 view .LVU171
 496 0050 FFF7FEFF 		bl	Error_Handler
 497              	.LVL18:
 498 0054 F1E7     		b	.L26
 499              	.L30:
 162:Core/Src/periphs/tim.c ****   }
 500              		.loc 1 162 5 view .LVU172
 501 0056 FFF7FEFF 		bl	Error_Handler
 502              	.LVL19:
 503              		.loc 1 165 1 is_stmt 0 view .LVU173
 504 005a F6E7     		b	.L25
 505              	.L32:
 506              		.align	2
 507              	.L31:
 508 005c 00000000 		.word	.LANCHOR3
 509 0060 00080040 		.word	1073743872
 510              		.cfi_endproc
 511              	.LFE133:
 513              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 514              		.align	1
 515              		.global	HAL_TIM_Encoder_MspInit
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 519              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccMXUB4j.s 			page 13


 521              	HAL_TIM_Encoder_MspInit:
 522              	.LVL20:
 523              	.LFB135:
 166:Core/Src/periphs/tim.c **** /* TIM8 init function */
 167:Core/Src/periphs/tim.c **** void MX_TIM8_Init(void)
 168:Core/Src/periphs/tim.c **** {
 169:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 170:Core/Src/periphs/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 171:Core/Src/periphs/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 172:Core/Src/periphs/tim.c **** 
 173:Core/Src/periphs/tim.c ****   htim8.Instance = TIM8;
 174:Core/Src/periphs/tim.c ****   htim8.Init.Prescaler = 0;
 175:Core/Src/periphs/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 176:Core/Src/periphs/tim.c ****   htim8.Init.Period = 10499;
 177:Core/Src/periphs/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 178:Core/Src/periphs/tim.c ****   htim8.Init.RepetitionCounter = 0;
 179:Core/Src/periphs/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 180:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 181:Core/Src/periphs/tim.c ****   {
 182:Core/Src/periphs/tim.c ****     Error_Handler();
 183:Core/Src/periphs/tim.c ****   }
 184:Core/Src/periphs/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 185:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 186:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 187:Core/Src/periphs/tim.c ****   {
 188:Core/Src/periphs/tim.c ****     Error_Handler();
 189:Core/Src/periphs/tim.c ****   }
 190:Core/Src/periphs/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 191:Core/Src/periphs/tim.c ****   sConfigOC.Pulse = 0;
 192:Core/Src/periphs/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 193:Core/Src/periphs/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 194:Core/Src/periphs/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 195:Core/Src/periphs/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 196:Core/Src/periphs/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 197:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 198:Core/Src/periphs/tim.c ****   {
 199:Core/Src/periphs/tim.c ****     Error_Handler();
 200:Core/Src/periphs/tim.c ****   }
 201:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 202:Core/Src/periphs/tim.c ****   {
 203:Core/Src/periphs/tim.c ****     Error_Handler();
 204:Core/Src/periphs/tim.c ****   }
 205:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 206:Core/Src/periphs/tim.c ****   {
 207:Core/Src/periphs/tim.c ****     Error_Handler();
 208:Core/Src/periphs/tim.c ****   }
 209:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 210:Core/Src/periphs/tim.c ****   {
 211:Core/Src/periphs/tim.c ****     Error_Handler();
 212:Core/Src/periphs/tim.c ****   }
 213:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 214:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 215:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 216:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 217:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 218:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 219:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
ARM GAS  /tmp/ccMXUB4j.s 			page 14


 220:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 221:Core/Src/periphs/tim.c ****   {
 222:Core/Src/periphs/tim.c ****     Error_Handler();
 223:Core/Src/periphs/tim.c ****   }
 224:Core/Src/periphs/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 225:Core/Src/periphs/tim.c **** 
 226:Core/Src/periphs/tim.c **** }
 227:Core/Src/periphs/tim.c **** 
 228:Core/Src/periphs/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 229:Core/Src/periphs/tim.c **** {
 524              		.loc 1 229 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 64
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		.loc 1 229 1 is_stmt 0 view .LVU175
 529 0000 70B5     		push	{r4, r5, r6, lr}
 530              	.LCFI16:
 531              		.cfi_def_cfa_offset 16
 532              		.cfi_offset 4, -16
 533              		.cfi_offset 5, -12
 534              		.cfi_offset 6, -8
 535              		.cfi_offset 14, -4
 536 0002 90B0     		sub	sp, sp, #64
 537              	.LCFI17:
 538              		.cfi_def_cfa_offset 80
 230:Core/Src/periphs/tim.c **** 
 231:Core/Src/periphs/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 539              		.loc 1 231 3 is_stmt 1 view .LVU176
 540              		.loc 1 231 20 is_stmt 0 view .LVU177
 541 0004 0023     		movs	r3, #0
 542 0006 0B93     		str	r3, [sp, #44]
 543 0008 0C93     		str	r3, [sp, #48]
 544 000a 0D93     		str	r3, [sp, #52]
 545 000c 0E93     		str	r3, [sp, #56]
 546 000e 0F93     		str	r3, [sp, #60]
 232:Core/Src/periphs/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 547              		.loc 1 232 3 is_stmt 1 view .LVU178
 548              		.loc 1 232 23 is_stmt 0 view .LVU179
 549 0010 0368     		ldr	r3, [r0]
 550              		.loc 1 232 5 view .LVU180
 551 0012 664A     		ldr	r2, .L43
 552 0014 9342     		cmp	r3, r2
 553 0016 0BD0     		beq	.L39
 233:Core/Src/periphs/tim.c ****   {
 234:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 235:Core/Src/periphs/tim.c **** 
 236:Core/Src/periphs/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 237:Core/Src/periphs/tim.c ****     /* TIM1 clock enable */
 238:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 239:Core/Src/periphs/tim.c ****   
 240:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 241:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 242:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 243:Core/Src/periphs/tim.c ****     PE11     ------> TIM1_CH2
 244:Core/Src/periphs/tim.c ****     PA8     ------> TIM1_CH1 
 245:Core/Src/periphs/tim.c ****     */
 246:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
ARM GAS  /tmp/ccMXUB4j.s 			page 15


 247:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 249:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 250:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 251:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 252:Core/Src/periphs/tim.c **** 
 253:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 254:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 255:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 256:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 257:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 258:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 259:Core/Src/periphs/tim.c **** 
 260:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 261:Core/Src/periphs/tim.c **** 
 262:Core/Src/periphs/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 263:Core/Src/periphs/tim.c ****   }
 264:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 554              		.loc 1 264 8 is_stmt 1 view .LVU181
 555              		.loc 1 264 10 is_stmt 0 view .LVU182
 556 0018 B3F1804F 		cmp	r3, #1073741824
 557 001c 40D0     		beq	.L40
 265:Core/Src/periphs/tim.c ****   {
 266:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 267:Core/Src/periphs/tim.c **** 
 268:Core/Src/periphs/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 269:Core/Src/periphs/tim.c ****     /* TIM2 clock enable */
 270:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 271:Core/Src/periphs/tim.c ****   
 272:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 273:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 274:Core/Src/periphs/tim.c ****     PA1     ------> TIM2_CH2
 275:Core/Src/periphs/tim.c ****     PA15     ------> TIM2_CH1 
 276:Core/Src/periphs/tim.c ****     */
 277:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 278:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 279:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 280:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 281:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 282:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 283:Core/Src/periphs/tim.c **** 
 284:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 285:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 286:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 287:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 288:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 289:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 290:Core/Src/periphs/tim.c **** 
 291:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 292:Core/Src/periphs/tim.c **** 
 293:Core/Src/periphs/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 294:Core/Src/periphs/tim.c ****   }
 295:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 558              		.loc 1 295 8 is_stmt 1 view .LVU183
 559              		.loc 1 295 10 is_stmt 0 view .LVU184
 560 001e 644A     		ldr	r2, .L43+4
 561 0020 9342     		cmp	r3, r2
ARM GAS  /tmp/ccMXUB4j.s 			page 16


 562 0022 6AD0     		beq	.L41
 296:Core/Src/periphs/tim.c ****   {
 297:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 298:Core/Src/periphs/tim.c **** 
 299:Core/Src/periphs/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 300:Core/Src/periphs/tim.c ****     /* TIM3 clock enable */
 301:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 302:Core/Src/periphs/tim.c ****   
 303:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 304:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 305:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 306:Core/Src/periphs/tim.c ****     PA7     ------> TIM3_CH2
 307:Core/Src/periphs/tim.c ****     PB4     ------> TIM3_CH1 
 308:Core/Src/periphs/tim.c ****     */
 309:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 310:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 311:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 312:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 313:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 314:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 315:Core/Src/periphs/tim.c **** 
 316:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 317:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 319:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 320:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 321:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 322:Core/Src/periphs/tim.c **** 
 323:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 324:Core/Src/periphs/tim.c **** 
 325:Core/Src/periphs/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 326:Core/Src/periphs/tim.c ****   }
 327:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 563              		.loc 1 327 8 is_stmt 1 view .LVU185
 564              		.loc 1 327 10 is_stmt 0 view .LVU186
 565 0024 634A     		ldr	r2, .L43+8
 566 0026 9342     		cmp	r3, r2
 567 0028 00F09D80 		beq	.L42
 568              	.LVL21:
 569              	.L33:
 328:Core/Src/periphs/tim.c ****   {
 329:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 330:Core/Src/periphs/tim.c **** 
 331:Core/Src/periphs/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 332:Core/Src/periphs/tim.c ****     /* TIM4 clock enable */
 333:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 334:Core/Src/periphs/tim.c ****   
 335:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 336:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 337:Core/Src/periphs/tim.c ****     PB6     ------> TIM4_CH1
 338:Core/Src/periphs/tim.c ****     PB7     ------> TIM4_CH2 
 339:Core/Src/periphs/tim.c ****     */
 340:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 341:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 342:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 343:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 344:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
ARM GAS  /tmp/ccMXUB4j.s 			page 17


 345:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 346:Core/Src/periphs/tim.c **** 
 347:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 348:Core/Src/periphs/tim.c **** 
 349:Core/Src/periphs/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 350:Core/Src/periphs/tim.c ****   }
 351:Core/Src/periphs/tim.c **** }
 570              		.loc 1 351 1 view .LVU187
 571 002c 10B0     		add	sp, sp, #64
 572              	.LCFI18:
 573              		.cfi_remember_state
 574              		.cfi_def_cfa_offset 16
 575              		@ sp needed
 576 002e 70BD     		pop	{r4, r5, r6, pc}
 577              	.LVL22:
 578              	.L39:
 579              	.LCFI19:
 580              		.cfi_restore_state
 238:Core/Src/periphs/tim.c ****   
 581              		.loc 1 238 5 is_stmt 1 view .LVU188
 582              	.LBB2:
 238:Core/Src/periphs/tim.c ****   
 583              		.loc 1 238 5 view .LVU189
 584 0030 0025     		movs	r5, #0
 585 0032 0195     		str	r5, [sp, #4]
 238:Core/Src/periphs/tim.c ****   
 586              		.loc 1 238 5 view .LVU190
 587 0034 604B     		ldr	r3, .L43+12
 588 0036 5A6C     		ldr	r2, [r3, #68]
 589 0038 42F00102 		orr	r2, r2, #1
 590 003c 5A64     		str	r2, [r3, #68]
 238:Core/Src/periphs/tim.c ****   
 591              		.loc 1 238 5 view .LVU191
 592 003e 5A6C     		ldr	r2, [r3, #68]
 593 0040 02F00102 		and	r2, r2, #1
 594 0044 0192     		str	r2, [sp, #4]
 238:Core/Src/periphs/tim.c ****   
 595              		.loc 1 238 5 view .LVU192
 596 0046 019A     		ldr	r2, [sp, #4]
 597              	.LBE2:
 238:Core/Src/periphs/tim.c ****   
 598              		.loc 1 238 5 view .LVU193
 240:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 599              		.loc 1 240 5 view .LVU194
 600              	.LBB3:
 240:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 601              		.loc 1 240 5 view .LVU195
 602 0048 0295     		str	r5, [sp, #8]
 240:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 603              		.loc 1 240 5 view .LVU196
 604 004a 1A6B     		ldr	r2, [r3, #48]
 605 004c 42F01002 		orr	r2, r2, #16
 606 0050 1A63     		str	r2, [r3, #48]
 240:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 607              		.loc 1 240 5 view .LVU197
 608 0052 1A6B     		ldr	r2, [r3, #48]
 609 0054 02F01002 		and	r2, r2, #16
ARM GAS  /tmp/ccMXUB4j.s 			page 18


 610 0058 0292     		str	r2, [sp, #8]
 240:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 611              		.loc 1 240 5 view .LVU198
 612 005a 029A     		ldr	r2, [sp, #8]
 613              	.LBE3:
 240:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 614              		.loc 1 240 5 view .LVU199
 241:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 615              		.loc 1 241 5 view .LVU200
 616              	.LBB4:
 241:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 617              		.loc 1 241 5 view .LVU201
 618 005c 0395     		str	r5, [sp, #12]
 241:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 619              		.loc 1 241 5 view .LVU202
 620 005e 1A6B     		ldr	r2, [r3, #48]
 621 0060 42F00102 		orr	r2, r2, #1
 622 0064 1A63     		str	r2, [r3, #48]
 241:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 623              		.loc 1 241 5 view .LVU203
 624 0066 1B6B     		ldr	r3, [r3, #48]
 625 0068 03F00103 		and	r3, r3, #1
 626 006c 0393     		str	r3, [sp, #12]
 241:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 627              		.loc 1 241 5 view .LVU204
 628 006e 039B     		ldr	r3, [sp, #12]
 629              	.LBE4:
 241:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 630              		.loc 1 241 5 view .LVU205
 246:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 631              		.loc 1 246 5 view .LVU206
 246:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 632              		.loc 1 246 25 is_stmt 0 view .LVU207
 633 0070 4FF40063 		mov	r3, #2048
 634 0074 0B93     		str	r3, [sp, #44]
 247:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 635              		.loc 1 247 5 is_stmt 1 view .LVU208
 247:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 636              		.loc 1 247 26 is_stmt 0 view .LVU209
 637 0076 0226     		movs	r6, #2
 638 0078 0C96     		str	r6, [sp, #48]
 248:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 639              		.loc 1 248 5 is_stmt 1 view .LVU210
 248:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 640              		.loc 1 248 26 is_stmt 0 view .LVU211
 641 007a 0124     		movs	r4, #1
 642 007c 0D94     		str	r4, [sp, #52]
 249:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 643              		.loc 1 249 5 is_stmt 1 view .LVU212
 250:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 644              		.loc 1 250 5 view .LVU213
 250:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 645              		.loc 1 250 31 is_stmt 0 view .LVU214
 646 007e 0F94     		str	r4, [sp, #60]
 251:Core/Src/periphs/tim.c **** 
 647              		.loc 1 251 5 is_stmt 1 view .LVU215
 648 0080 0BA9     		add	r1, sp, #44
ARM GAS  /tmp/ccMXUB4j.s 			page 19


 649 0082 4E48     		ldr	r0, .L43+16
 650              	.LVL23:
 251:Core/Src/periphs/tim.c **** 
 651              		.loc 1 251 5 is_stmt 0 view .LVU216
 652 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 653              	.LVL24:
 253:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 654              		.loc 1 253 5 is_stmt 1 view .LVU217
 253:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 655              		.loc 1 253 25 is_stmt 0 view .LVU218
 656 0088 4FF48073 		mov	r3, #256
 657 008c 0B93     		str	r3, [sp, #44]
 254:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 658              		.loc 1 254 5 is_stmt 1 view .LVU219
 254:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 659              		.loc 1 254 26 is_stmt 0 view .LVU220
 660 008e 0C96     		str	r6, [sp, #48]
 255:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 661              		.loc 1 255 5 is_stmt 1 view .LVU221
 255:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 662              		.loc 1 255 26 is_stmt 0 view .LVU222
 663 0090 0D94     		str	r4, [sp, #52]
 256:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 664              		.loc 1 256 5 is_stmt 1 view .LVU223
 256:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 665              		.loc 1 256 27 is_stmt 0 view .LVU224
 666 0092 0E95     		str	r5, [sp, #56]
 257:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 667              		.loc 1 257 5 is_stmt 1 view .LVU225
 257:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 668              		.loc 1 257 31 is_stmt 0 view .LVU226
 669 0094 0F94     		str	r4, [sp, #60]
 258:Core/Src/periphs/tim.c **** 
 670              		.loc 1 258 5 is_stmt 1 view .LVU227
 671 0096 0BA9     		add	r1, sp, #44
 672 0098 4948     		ldr	r0, .L43+20
 673 009a FFF7FEFF 		bl	HAL_GPIO_Init
 674              	.LVL25:
 675 009e C5E7     		b	.L33
 676              	.LVL26:
 677              	.L40:
 270:Core/Src/periphs/tim.c ****   
 678              		.loc 1 270 5 view .LVU228
 679              	.LBB5:
 270:Core/Src/periphs/tim.c ****   
 680              		.loc 1 270 5 view .LVU229
 681 00a0 0021     		movs	r1, #0
 682 00a2 0491     		str	r1, [sp, #16]
 270:Core/Src/periphs/tim.c ****   
 683              		.loc 1 270 5 view .LVU230
 684 00a4 03F50E33 		add	r3, r3, #145408
 685 00a8 1A6C     		ldr	r2, [r3, #64]
 686 00aa 42F00102 		orr	r2, r2, #1
 687 00ae 1A64     		str	r2, [r3, #64]
 270:Core/Src/periphs/tim.c ****   
 688              		.loc 1 270 5 view .LVU231
 689 00b0 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /tmp/ccMXUB4j.s 			page 20


 690 00b2 02F00102 		and	r2, r2, #1
 691 00b6 0492     		str	r2, [sp, #16]
 270:Core/Src/periphs/tim.c ****   
 692              		.loc 1 270 5 view .LVU232
 693 00b8 049A     		ldr	r2, [sp, #16]
 694              	.LBE5:
 270:Core/Src/periphs/tim.c ****   
 695              		.loc 1 270 5 view .LVU233
 272:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 696              		.loc 1 272 5 view .LVU234
 697              	.LBB6:
 272:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 698              		.loc 1 272 5 view .LVU235
 699 00ba 0591     		str	r1, [sp, #20]
 272:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 700              		.loc 1 272 5 view .LVU236
 701 00bc 1A6B     		ldr	r2, [r3, #48]
 702 00be 42F00102 		orr	r2, r2, #1
 703 00c2 1A63     		str	r2, [r3, #48]
 272:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 704              		.loc 1 272 5 view .LVU237
 705 00c4 1B6B     		ldr	r3, [r3, #48]
 706 00c6 03F00103 		and	r3, r3, #1
 707 00ca 0593     		str	r3, [sp, #20]
 272:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 708              		.loc 1 272 5 view .LVU238
 709 00cc 059B     		ldr	r3, [sp, #20]
 710              	.LBE6:
 272:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 711              		.loc 1 272 5 view .LVU239
 277:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 712              		.loc 1 277 5 view .LVU240
 277:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 713              		.loc 1 277 25 is_stmt 0 view .LVU241
 714 00ce 0224     		movs	r4, #2
 715 00d0 0B94     		str	r4, [sp, #44]
 278:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 716              		.loc 1 278 5 is_stmt 1 view .LVU242
 278:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 717              		.loc 1 278 26 is_stmt 0 view .LVU243
 718 00d2 0C94     		str	r4, [sp, #48]
 279:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 719              		.loc 1 279 5 is_stmt 1 view .LVU244
 280:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 720              		.loc 1 280 5 view .LVU245
 281:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 721              		.loc 1 281 5 view .LVU246
 281:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 722              		.loc 1 281 31 is_stmt 0 view .LVU247
 723 00d4 0125     		movs	r5, #1
 724 00d6 0F95     		str	r5, [sp, #60]
 282:Core/Src/periphs/tim.c **** 
 725              		.loc 1 282 5 is_stmt 1 view .LVU248
 726 00d8 394E     		ldr	r6, .L43+20
 727 00da 0BA9     		add	r1, sp, #44
 728 00dc 3046     		mov	r0, r6
 729              	.LVL27:
ARM GAS  /tmp/ccMXUB4j.s 			page 21


 282:Core/Src/periphs/tim.c **** 
 730              		.loc 1 282 5 is_stmt 0 view .LVU249
 731 00de FFF7FEFF 		bl	HAL_GPIO_Init
 732              	.LVL28:
 284:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 733              		.loc 1 284 5 is_stmt 1 view .LVU250
 284:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 734              		.loc 1 284 25 is_stmt 0 view .LVU251
 735 00e2 4FF40043 		mov	r3, #32768
 736 00e6 0B93     		str	r3, [sp, #44]
 285:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 737              		.loc 1 285 5 is_stmt 1 view .LVU252
 285:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 738              		.loc 1 285 26 is_stmt 0 view .LVU253
 739 00e8 0C94     		str	r4, [sp, #48]
 286:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 740              		.loc 1 286 5 is_stmt 1 view .LVU254
 286:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 741              		.loc 1 286 26 is_stmt 0 view .LVU255
 742 00ea 0D95     		str	r5, [sp, #52]
 287:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 743              		.loc 1 287 5 is_stmt 1 view .LVU256
 287:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 744              		.loc 1 287 27 is_stmt 0 view .LVU257
 745 00ec 0E94     		str	r4, [sp, #56]
 288:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 746              		.loc 1 288 5 is_stmt 1 view .LVU258
 288:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 747              		.loc 1 288 31 is_stmt 0 view .LVU259
 748 00ee 0F95     		str	r5, [sp, #60]
 289:Core/Src/periphs/tim.c **** 
 749              		.loc 1 289 5 is_stmt 1 view .LVU260
 750 00f0 0BA9     		add	r1, sp, #44
 751 00f2 3046     		mov	r0, r6
 752 00f4 FFF7FEFF 		bl	HAL_GPIO_Init
 753              	.LVL29:
 754 00f8 98E7     		b	.L33
 755              	.LVL30:
 756              	.L41:
 301:Core/Src/periphs/tim.c ****   
 757              		.loc 1 301 5 view .LVU261
 758              	.LBB7:
 301:Core/Src/periphs/tim.c ****   
 759              		.loc 1 301 5 view .LVU262
 760 00fa 0025     		movs	r5, #0
 761 00fc 0695     		str	r5, [sp, #24]
 301:Core/Src/periphs/tim.c ****   
 762              		.loc 1 301 5 view .LVU263
 763 00fe 2E4B     		ldr	r3, .L43+12
 764 0100 1A6C     		ldr	r2, [r3, #64]
 765 0102 42F00202 		orr	r2, r2, #2
 766 0106 1A64     		str	r2, [r3, #64]
 301:Core/Src/periphs/tim.c ****   
 767              		.loc 1 301 5 view .LVU264
 768 0108 1A6C     		ldr	r2, [r3, #64]
 769 010a 02F00202 		and	r2, r2, #2
 770 010e 0692     		str	r2, [sp, #24]
ARM GAS  /tmp/ccMXUB4j.s 			page 22


 301:Core/Src/periphs/tim.c ****   
 771              		.loc 1 301 5 view .LVU265
 772 0110 069A     		ldr	r2, [sp, #24]
 773              	.LBE7:
 301:Core/Src/periphs/tim.c ****   
 774              		.loc 1 301 5 view .LVU266
 303:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 775              		.loc 1 303 5 view .LVU267
 776              	.LBB8:
 303:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 777              		.loc 1 303 5 view .LVU268
 778 0112 0795     		str	r5, [sp, #28]
 303:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 779              		.loc 1 303 5 view .LVU269
 780 0114 1A6B     		ldr	r2, [r3, #48]
 781 0116 42F00102 		orr	r2, r2, #1
 782 011a 1A63     		str	r2, [r3, #48]
 303:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 783              		.loc 1 303 5 view .LVU270
 784 011c 1A6B     		ldr	r2, [r3, #48]
 785 011e 02F00102 		and	r2, r2, #1
 786 0122 0792     		str	r2, [sp, #28]
 303:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 787              		.loc 1 303 5 view .LVU271
 788 0124 079A     		ldr	r2, [sp, #28]
 789              	.LBE8:
 303:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 790              		.loc 1 303 5 view .LVU272
 304:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 791              		.loc 1 304 5 view .LVU273
 792              	.LBB9:
 304:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 793              		.loc 1 304 5 view .LVU274
 794 0126 0895     		str	r5, [sp, #32]
 304:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 795              		.loc 1 304 5 view .LVU275
 796 0128 1A6B     		ldr	r2, [r3, #48]
 797 012a 42F00202 		orr	r2, r2, #2
 798 012e 1A63     		str	r2, [r3, #48]
 304:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 799              		.loc 1 304 5 view .LVU276
 800 0130 1B6B     		ldr	r3, [r3, #48]
 801 0132 03F00203 		and	r3, r3, #2
 802 0136 0893     		str	r3, [sp, #32]
 304:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 803              		.loc 1 304 5 view .LVU277
 804 0138 089B     		ldr	r3, [sp, #32]
 805              	.LBE9:
 304:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 806              		.loc 1 304 5 view .LVU278
 309:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 807              		.loc 1 309 5 view .LVU279
 309:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 808              		.loc 1 309 25 is_stmt 0 view .LVU280
 809 013a 8023     		movs	r3, #128
 810 013c 0B93     		str	r3, [sp, #44]
 310:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
ARM GAS  /tmp/ccMXUB4j.s 			page 23


 811              		.loc 1 310 5 is_stmt 1 view .LVU281
 310:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 812              		.loc 1 310 26 is_stmt 0 view .LVU282
 813 013e 0224     		movs	r4, #2
 814 0140 0C94     		str	r4, [sp, #48]
 311:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 815              		.loc 1 311 5 is_stmt 1 view .LVU283
 311:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 816              		.loc 1 311 26 is_stmt 0 view .LVU284
 817 0142 0126     		movs	r6, #1
 818 0144 0D96     		str	r6, [sp, #52]
 312:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 819              		.loc 1 312 5 is_stmt 1 view .LVU285
 313:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 820              		.loc 1 313 5 view .LVU286
 313:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 821              		.loc 1 313 31 is_stmt 0 view .LVU287
 822 0146 0F94     		str	r4, [sp, #60]
 314:Core/Src/periphs/tim.c **** 
 823              		.loc 1 314 5 is_stmt 1 view .LVU288
 824 0148 0BA9     		add	r1, sp, #44
 825 014a 1D48     		ldr	r0, .L43+20
 826              	.LVL31:
 314:Core/Src/periphs/tim.c **** 
 827              		.loc 1 314 5 is_stmt 0 view .LVU289
 828 014c FFF7FEFF 		bl	HAL_GPIO_Init
 829              	.LVL32:
 316:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 830              		.loc 1 316 5 is_stmt 1 view .LVU290
 316:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 831              		.loc 1 316 25 is_stmt 0 view .LVU291
 832 0150 1023     		movs	r3, #16
 833 0152 0B93     		str	r3, [sp, #44]
 317:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 834              		.loc 1 317 5 is_stmt 1 view .LVU292
 317:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 835              		.loc 1 317 26 is_stmt 0 view .LVU293
 836 0154 0C94     		str	r4, [sp, #48]
 318:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 837              		.loc 1 318 5 is_stmt 1 view .LVU294
 318:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 838              		.loc 1 318 26 is_stmt 0 view .LVU295
 839 0156 0D96     		str	r6, [sp, #52]
 319:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 840              		.loc 1 319 5 is_stmt 1 view .LVU296
 319:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 841              		.loc 1 319 27 is_stmt 0 view .LVU297
 842 0158 0E95     		str	r5, [sp, #56]
 320:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 843              		.loc 1 320 5 is_stmt 1 view .LVU298
 320:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 844              		.loc 1 320 31 is_stmt 0 view .LVU299
 845 015a 0F94     		str	r4, [sp, #60]
 321:Core/Src/periphs/tim.c **** 
 846              		.loc 1 321 5 is_stmt 1 view .LVU300
 847 015c 0BA9     		add	r1, sp, #44
 848 015e 1948     		ldr	r0, .L43+24
ARM GAS  /tmp/ccMXUB4j.s 			page 24


 849 0160 FFF7FEFF 		bl	HAL_GPIO_Init
 850              	.LVL33:
 851 0164 62E7     		b	.L33
 852              	.LVL34:
 853              	.L42:
 333:Core/Src/periphs/tim.c ****   
 854              		.loc 1 333 5 view .LVU301
 855              	.LBB10:
 333:Core/Src/periphs/tim.c ****   
 856              		.loc 1 333 5 view .LVU302
 857 0166 0021     		movs	r1, #0
 858 0168 0991     		str	r1, [sp, #36]
 333:Core/Src/periphs/tim.c ****   
 859              		.loc 1 333 5 view .LVU303
 860 016a 134B     		ldr	r3, .L43+12
 861 016c 1A6C     		ldr	r2, [r3, #64]
 862 016e 42F00402 		orr	r2, r2, #4
 863 0172 1A64     		str	r2, [r3, #64]
 333:Core/Src/periphs/tim.c ****   
 864              		.loc 1 333 5 view .LVU304
 865 0174 1A6C     		ldr	r2, [r3, #64]
 866 0176 02F00402 		and	r2, r2, #4
 867 017a 0992     		str	r2, [sp, #36]
 333:Core/Src/periphs/tim.c ****   
 868              		.loc 1 333 5 view .LVU305
 869 017c 099A     		ldr	r2, [sp, #36]
 870              	.LBE10:
 333:Core/Src/periphs/tim.c ****   
 871              		.loc 1 333 5 view .LVU306
 335:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 872              		.loc 1 335 5 view .LVU307
 873              	.LBB11:
 335:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 874              		.loc 1 335 5 view .LVU308
 875 017e 0A91     		str	r1, [sp, #40]
 335:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 876              		.loc 1 335 5 view .LVU309
 877 0180 1A6B     		ldr	r2, [r3, #48]
 878 0182 42F00202 		orr	r2, r2, #2
 879 0186 1A63     		str	r2, [r3, #48]
 335:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 880              		.loc 1 335 5 view .LVU310
 881 0188 1B6B     		ldr	r3, [r3, #48]
 882 018a 03F00203 		and	r3, r3, #2
 883 018e 0A93     		str	r3, [sp, #40]
 335:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 884              		.loc 1 335 5 view .LVU311
 885 0190 0A9B     		ldr	r3, [sp, #40]
 886              	.LBE11:
 335:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 887              		.loc 1 335 5 view .LVU312
 340:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 888              		.loc 1 340 5 view .LVU313
 340:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 889              		.loc 1 340 25 is_stmt 0 view .LVU314
 890 0192 C023     		movs	r3, #192
 891 0194 0B93     		str	r3, [sp, #44]
ARM GAS  /tmp/ccMXUB4j.s 			page 25


 341:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 892              		.loc 1 341 5 is_stmt 1 view .LVU315
 341:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 893              		.loc 1 341 26 is_stmt 0 view .LVU316
 894 0196 0223     		movs	r3, #2
 895 0198 0C93     		str	r3, [sp, #48]
 342:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 896              		.loc 1 342 5 is_stmt 1 view .LVU317
 342:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 897              		.loc 1 342 26 is_stmt 0 view .LVU318
 898 019a 0122     		movs	r2, #1
 899 019c 0D92     		str	r2, [sp, #52]
 343:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 900              		.loc 1 343 5 is_stmt 1 view .LVU319
 344:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 901              		.loc 1 344 5 view .LVU320
 344:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 902              		.loc 1 344 31 is_stmt 0 view .LVU321
 903 019e 0F93     		str	r3, [sp, #60]
 345:Core/Src/periphs/tim.c **** 
 904              		.loc 1 345 5 is_stmt 1 view .LVU322
 905 01a0 0BA9     		add	r1, sp, #44
 906 01a2 0848     		ldr	r0, .L43+24
 907              	.LVL35:
 345:Core/Src/periphs/tim.c **** 
 908              		.loc 1 345 5 is_stmt 0 view .LVU323
 909 01a4 FFF7FEFF 		bl	HAL_GPIO_Init
 910              	.LVL36:
 911              		.loc 1 351 1 view .LVU324
 912 01a8 40E7     		b	.L33
 913              	.L44:
 914 01aa 00BF     		.align	2
 915              	.L43:
 916 01ac 00000140 		.word	1073807360
 917 01b0 00040040 		.word	1073742848
 918 01b4 00080040 		.word	1073743872
 919 01b8 00380240 		.word	1073887232
 920 01bc 00100240 		.word	1073876992
 921 01c0 00000240 		.word	1073872896
 922 01c4 00040240 		.word	1073873920
 923              		.cfi_endproc
 924              	.LFE135:
 926              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 927              		.align	1
 928              		.global	HAL_TIM_PWM_MspInit
 929              		.syntax unified
 930              		.thumb
 931              		.thumb_func
 932              		.fpu fpv4-sp-d16
 934              	HAL_TIM_PWM_MspInit:
 935              	.LVL37:
 936              	.LFB136:
 352:Core/Src/periphs/tim.c **** 
 353:Core/Src/periphs/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 354:Core/Src/periphs/tim.c **** {
 937              		.loc 1 354 1 is_stmt 1 view -0
 938              		.cfi_startproc
ARM GAS  /tmp/ccMXUB4j.s 			page 26


 939              		@ args = 0, pretend = 0, frame = 8
 940              		@ frame_needed = 0, uses_anonymous_args = 0
 941              		@ link register save eliminated.
 355:Core/Src/periphs/tim.c **** 
 356:Core/Src/periphs/tim.c ****   if(tim_pwmHandle->Instance==TIM8)
 942              		.loc 1 356 3 view .LVU326
 943              		.loc 1 356 19 is_stmt 0 view .LVU327
 944 0000 0268     		ldr	r2, [r0]
 945              		.loc 1 356 5 view .LVU328
 946 0002 094B     		ldr	r3, .L52
 947 0004 9A42     		cmp	r2, r3
 948 0006 00D0     		beq	.L51
 949 0008 7047     		bx	lr
 950              	.L51:
 354:Core/Src/periphs/tim.c **** 
 951              		.loc 1 354 1 view .LVU329
 952 000a 82B0     		sub	sp, sp, #8
 953              	.LCFI20:
 954              		.cfi_def_cfa_offset 8
 357:Core/Src/periphs/tim.c ****   {
 358:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 359:Core/Src/periphs/tim.c **** 
 360:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 361:Core/Src/periphs/tim.c ****     /* TIM8 clock enable */
 362:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 955              		.loc 1 362 5 is_stmt 1 view .LVU330
 956              	.LBB12:
 957              		.loc 1 362 5 view .LVU331
 958 000c 0023     		movs	r3, #0
 959 000e 0193     		str	r3, [sp, #4]
 960              		.loc 1 362 5 view .LVU332
 961 0010 064B     		ldr	r3, .L52+4
 962 0012 5A6C     		ldr	r2, [r3, #68]
 963 0014 42F00202 		orr	r2, r2, #2
 964 0018 5A64     		str	r2, [r3, #68]
 965              		.loc 1 362 5 view .LVU333
 966 001a 5B6C     		ldr	r3, [r3, #68]
 967 001c 03F00203 		and	r3, r3, #2
 968 0020 0193     		str	r3, [sp, #4]
 969              		.loc 1 362 5 view .LVU334
 970 0022 019B     		ldr	r3, [sp, #4]
 971              	.LBE12:
 972              		.loc 1 362 5 view .LVU335
 363:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 364:Core/Src/periphs/tim.c **** 
 365:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 366:Core/Src/periphs/tim.c ****   }
 367:Core/Src/periphs/tim.c **** }
 973              		.loc 1 367 1 is_stmt 0 view .LVU336
 974 0024 02B0     		add	sp, sp, #8
 975              	.LCFI21:
 976              		.cfi_def_cfa_offset 0
 977              		@ sp needed
 978 0026 7047     		bx	lr
 979              	.L53:
 980              		.align	2
 981              	.L52:
ARM GAS  /tmp/ccMXUB4j.s 			page 27


 982 0028 00040140 		.word	1073808384
 983 002c 00380240 		.word	1073887232
 984              		.cfi_endproc
 985              	.LFE136:
 987              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 988              		.align	1
 989              		.global	HAL_TIM_MspPostInit
 990              		.syntax unified
 991              		.thumb
 992              		.thumb_func
 993              		.fpu fpv4-sp-d16
 995              	HAL_TIM_MspPostInit:
 996              	.LVL38:
 997              	.LFB137:
 368:Core/Src/periphs/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 369:Core/Src/periphs/tim.c **** {
 998              		.loc 1 369 1 is_stmt 1 view -0
 999              		.cfi_startproc
 1000              		@ args = 0, pretend = 0, frame = 24
 1001              		@ frame_needed = 0, uses_anonymous_args = 0
 1002              		.loc 1 369 1 is_stmt 0 view .LVU338
 1003 0000 00B5     		push	{lr}
 1004              	.LCFI22:
 1005              		.cfi_def_cfa_offset 4
 1006              		.cfi_offset 14, -4
 1007 0002 87B0     		sub	sp, sp, #28
 1008              	.LCFI23:
 1009              		.cfi_def_cfa_offset 32
 370:Core/Src/periphs/tim.c **** 
 371:Core/Src/periphs/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1010              		.loc 1 371 3 is_stmt 1 view .LVU339
 1011              		.loc 1 371 20 is_stmt 0 view .LVU340
 1012 0004 0023     		movs	r3, #0
 1013 0006 0193     		str	r3, [sp, #4]
 1014 0008 0293     		str	r3, [sp, #8]
 1015 000a 0393     		str	r3, [sp, #12]
 1016 000c 0493     		str	r3, [sp, #16]
 1017 000e 0593     		str	r3, [sp, #20]
 372:Core/Src/periphs/tim.c ****   if(timHandle->Instance==TIM8)
 1018              		.loc 1 372 3 is_stmt 1 view .LVU341
 1019              		.loc 1 372 15 is_stmt 0 view .LVU342
 1020 0010 0268     		ldr	r2, [r0]
 1021              		.loc 1 372 5 view .LVU343
 1022 0012 03F18043 		add	r3, r3, #1073741824
 1023 0016 03F58233 		add	r3, r3, #66560
 1024 001a 9A42     		cmp	r2, r3
 1025 001c 02D0     		beq	.L57
 1026              	.LVL39:
 1027              	.L54:
 373:Core/Src/periphs/tim.c ****   {
 374:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 375:Core/Src/periphs/tim.c **** 
 376:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 377:Core/Src/periphs/tim.c ****   
 378:Core/Src/periphs/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 379:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 380:Core/Src/periphs/tim.c ****     PC6     ------> TIM8_CH1
ARM GAS  /tmp/ccMXUB4j.s 			page 28


 381:Core/Src/periphs/tim.c ****     PC7     ------> TIM8_CH2
 382:Core/Src/periphs/tim.c ****     PC8     ------> TIM8_CH3
 383:Core/Src/periphs/tim.c ****     PC9     ------> TIM8_CH4 
 384:Core/Src/periphs/tim.c ****     */
 385:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 386:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 387:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 388:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 389:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 390:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 391:Core/Src/periphs/tim.c **** 
 392:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 393:Core/Src/periphs/tim.c **** 
 394:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 395:Core/Src/periphs/tim.c ****   }
 396:Core/Src/periphs/tim.c **** 
 397:Core/Src/periphs/tim.c **** }
 1028              		.loc 1 397 1 view .LVU344
 1029 001e 07B0     		add	sp, sp, #28
 1030              	.LCFI24:
 1031              		.cfi_remember_state
 1032              		.cfi_def_cfa_offset 4
 1033              		@ sp needed
 1034 0020 5DF804FB 		ldr	pc, [sp], #4
 1035              	.LVL40:
 1036              	.L57:
 1037              	.LCFI25:
 1038              		.cfi_restore_state
 378:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1039              		.loc 1 378 5 is_stmt 1 view .LVU345
 1040              	.LBB13:
 378:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1041              		.loc 1 378 5 view .LVU346
 1042 0024 0023     		movs	r3, #0
 1043 0026 0093     		str	r3, [sp]
 378:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1044              		.loc 1 378 5 view .LVU347
 1045 0028 0A4B     		ldr	r3, .L58
 1046 002a 1A6B     		ldr	r2, [r3, #48]
 1047 002c 42F00402 		orr	r2, r2, #4
 1048 0030 1A63     		str	r2, [r3, #48]
 378:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1049              		.loc 1 378 5 view .LVU348
 1050 0032 1B6B     		ldr	r3, [r3, #48]
 1051 0034 03F00403 		and	r3, r3, #4
 1052 0038 0093     		str	r3, [sp]
 378:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1053              		.loc 1 378 5 view .LVU349
 1054 003a 009B     		ldr	r3, [sp]
 1055              	.LBE13:
 378:Core/Src/periphs/tim.c ****     /**TIM8 GPIO Configuration    
 1056              		.loc 1 378 5 view .LVU350
 385:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1057              		.loc 1 385 5 view .LVU351
 385:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1058              		.loc 1 385 25 is_stmt 0 view .LVU352
 1059 003c 4FF47073 		mov	r3, #960
ARM GAS  /tmp/ccMXUB4j.s 			page 29


 1060 0040 0193     		str	r3, [sp, #4]
 386:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1061              		.loc 1 386 5 is_stmt 1 view .LVU353
 386:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1062              		.loc 1 386 26 is_stmt 0 view .LVU354
 1063 0042 0223     		movs	r3, #2
 1064 0044 0293     		str	r3, [sp, #8]
 387:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1065              		.loc 1 387 5 is_stmt 1 view .LVU355
 388:Core/Src/periphs/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 1066              		.loc 1 388 5 view .LVU356
 389:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1067              		.loc 1 389 5 view .LVU357
 389:Core/Src/periphs/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1068              		.loc 1 389 31 is_stmt 0 view .LVU358
 1069 0046 0323     		movs	r3, #3
 1070 0048 0593     		str	r3, [sp, #20]
 390:Core/Src/periphs/tim.c **** 
 1071              		.loc 1 390 5 is_stmt 1 view .LVU359
 1072 004a 01A9     		add	r1, sp, #4
 1073 004c 0248     		ldr	r0, .L58+4
 1074              	.LVL41:
 390:Core/Src/periphs/tim.c **** 
 1075              		.loc 1 390 5 is_stmt 0 view .LVU360
 1076 004e FFF7FEFF 		bl	HAL_GPIO_Init
 1077              	.LVL42:
 1078              		.loc 1 397 1 view .LVU361
 1079 0052 E4E7     		b	.L54
 1080              	.L59:
 1081              		.align	2
 1082              	.L58:
 1083 0054 00380240 		.word	1073887232
 1084 0058 00080240 		.word	1073874944
 1085              		.cfi_endproc
 1086              	.LFE137:
 1088              		.section	.text.MX_TIM8_Init,"ax",%progbits
 1089              		.align	1
 1090              		.global	MX_TIM8_Init
 1091              		.syntax unified
 1092              		.thumb
 1093              		.thumb_func
 1094              		.fpu fpv4-sp-d16
 1096              	MX_TIM8_Init:
 1097              	.LFB134:
 168:Core/Src/periphs/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1098              		.loc 1 168 1 is_stmt 1 view -0
 1099              		.cfi_startproc
 1100              		@ args = 0, pretend = 0, frame = 72
 1101              		@ frame_needed = 0, uses_anonymous_args = 0
 1102 0000 30B5     		push	{r4, r5, lr}
 1103              	.LCFI26:
 1104              		.cfi_def_cfa_offset 12
 1105              		.cfi_offset 4, -12
 1106              		.cfi_offset 5, -8
 1107              		.cfi_offset 14, -4
 1108 0002 93B0     		sub	sp, sp, #76
 1109              	.LCFI27:
ARM GAS  /tmp/ccMXUB4j.s 			page 30


 1110              		.cfi_def_cfa_offset 88
 169:Core/Src/periphs/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1111              		.loc 1 169 3 view .LVU363
 169:Core/Src/periphs/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1112              		.loc 1 169 27 is_stmt 0 view .LVU364
 1113 0004 0024     		movs	r4, #0
 1114 0006 1094     		str	r4, [sp, #64]
 1115 0008 1194     		str	r4, [sp, #68]
 170:Core/Src/periphs/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1116              		.loc 1 170 3 is_stmt 1 view .LVU365
 170:Core/Src/periphs/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1117              		.loc 1 170 22 is_stmt 0 view .LVU366
 1118 000a 0994     		str	r4, [sp, #36]
 1119 000c 0A94     		str	r4, [sp, #40]
 1120 000e 0B94     		str	r4, [sp, #44]
 1121 0010 0C94     		str	r4, [sp, #48]
 1122 0012 0D94     		str	r4, [sp, #52]
 1123 0014 0E94     		str	r4, [sp, #56]
 1124 0016 0F94     		str	r4, [sp, #60]
 171:Core/Src/periphs/tim.c **** 
 1125              		.loc 1 171 3 is_stmt 1 view .LVU367
 171:Core/Src/periphs/tim.c **** 
 1126              		.loc 1 171 34 is_stmt 0 view .LVU368
 1127 0018 2025     		movs	r5, #32
 1128 001a 2A46     		mov	r2, r5
 1129 001c 2146     		mov	r1, r4
 1130 001e 01A8     		add	r0, sp, #4
 1131 0020 FFF7FEFF 		bl	memset
 1132              	.LVL43:
 173:Core/Src/periphs/tim.c ****   htim8.Init.Prescaler = 0;
 1133              		.loc 1 173 3 is_stmt 1 view .LVU369
 173:Core/Src/periphs/tim.c ****   htim8.Init.Prescaler = 0;
 1134              		.loc 1 173 18 is_stmt 0 view .LVU370
 1135 0024 3048     		ldr	r0, .L76
 1136 0026 314B     		ldr	r3, .L76+4
 1137 0028 0360     		str	r3, [r0]
 174:Core/Src/periphs/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 1138              		.loc 1 174 3 is_stmt 1 view .LVU371
 174:Core/Src/periphs/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 1139              		.loc 1 174 24 is_stmt 0 view .LVU372
 1140 002a 4460     		str	r4, [r0, #4]
 175:Core/Src/periphs/tim.c ****   htim8.Init.Period = 10499;
 1141              		.loc 1 175 3 is_stmt 1 view .LVU373
 175:Core/Src/periphs/tim.c ****   htim8.Init.Period = 10499;
 1142              		.loc 1 175 26 is_stmt 0 view .LVU374
 1143 002c 8560     		str	r5, [r0, #8]
 176:Core/Src/periphs/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1144              		.loc 1 176 3 is_stmt 1 view .LVU375
 176:Core/Src/periphs/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1145              		.loc 1 176 21 is_stmt 0 view .LVU376
 1146 002e 42F60313 		movw	r3, #10499
 1147 0032 C360     		str	r3, [r0, #12]
 177:Core/Src/periphs/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1148              		.loc 1 177 3 is_stmt 1 view .LVU377
 177:Core/Src/periphs/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1149              		.loc 1 177 28 is_stmt 0 view .LVU378
 1150 0034 0461     		str	r4, [r0, #16]
ARM GAS  /tmp/ccMXUB4j.s 			page 31


 178:Core/Src/periphs/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1151              		.loc 1 178 3 is_stmt 1 view .LVU379
 178:Core/Src/periphs/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1152              		.loc 1 178 32 is_stmt 0 view .LVU380
 1153 0036 4461     		str	r4, [r0, #20]
 179:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 1154              		.loc 1 179 3 is_stmt 1 view .LVU381
 179:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 1155              		.loc 1 179 32 is_stmt 0 view .LVU382
 1156 0038 8461     		str	r4, [r0, #24]
 180:Core/Src/periphs/tim.c ****   {
 1157              		.loc 1 180 3 is_stmt 1 view .LVU383
 180:Core/Src/periphs/tim.c ****   {
 1158              		.loc 1 180 7 is_stmt 0 view .LVU384
 1159 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1160              	.LVL44:
 180:Core/Src/periphs/tim.c ****   {
 1161              		.loc 1 180 6 view .LVU385
 1162 003e 0028     		cmp	r0, #0
 1163 0040 3CD1     		bne	.L69
 1164              	.L61:
 184:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1165              		.loc 1 184 3 is_stmt 1 view .LVU386
 184:Core/Src/periphs/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1166              		.loc 1 184 37 is_stmt 0 view .LVU387
 1167 0042 0023     		movs	r3, #0
 1168 0044 1093     		str	r3, [sp, #64]
 185:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1169              		.loc 1 185 3 is_stmt 1 view .LVU388
 185:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1170              		.loc 1 185 33 is_stmt 0 view .LVU389
 1171 0046 1193     		str	r3, [sp, #68]
 186:Core/Src/periphs/tim.c ****   {
 1172              		.loc 1 186 3 is_stmt 1 view .LVU390
 186:Core/Src/periphs/tim.c ****   {
 1173              		.loc 1 186 7 is_stmt 0 view .LVU391
 1174 0048 10A9     		add	r1, sp, #64
 1175 004a 2748     		ldr	r0, .L76
 1176 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1177              	.LVL45:
 186:Core/Src/periphs/tim.c ****   {
 1178              		.loc 1 186 6 view .LVU392
 1179 0050 0028     		cmp	r0, #0
 1180 0052 36D1     		bne	.L70
 1181              	.L62:
 190:Core/Src/periphs/tim.c ****   sConfigOC.Pulse = 0;
 1182              		.loc 1 190 3 is_stmt 1 view .LVU393
 190:Core/Src/periphs/tim.c ****   sConfigOC.Pulse = 0;
 1183              		.loc 1 190 20 is_stmt 0 view .LVU394
 1184 0054 6023     		movs	r3, #96
 1185 0056 0993     		str	r3, [sp, #36]
 191:Core/Src/periphs/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1186              		.loc 1 191 3 is_stmt 1 view .LVU395
 191:Core/Src/periphs/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1187              		.loc 1 191 19 is_stmt 0 view .LVU396
 1188 0058 0022     		movs	r2, #0
 1189 005a 0A92     		str	r2, [sp, #40]
ARM GAS  /tmp/ccMXUB4j.s 			page 32


 192:Core/Src/periphs/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1190              		.loc 1 192 3 is_stmt 1 view .LVU397
 192:Core/Src/periphs/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1191              		.loc 1 192 24 is_stmt 0 view .LVU398
 1192 005c 0B92     		str	r2, [sp, #44]
 193:Core/Src/periphs/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1193              		.loc 1 193 3 is_stmt 1 view .LVU399
 193:Core/Src/periphs/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1194              		.loc 1 193 25 is_stmt 0 view .LVU400
 1195 005e 0C92     		str	r2, [sp, #48]
 194:Core/Src/periphs/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1196              		.loc 1 194 3 is_stmt 1 view .LVU401
 194:Core/Src/periphs/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1197              		.loc 1 194 24 is_stmt 0 view .LVU402
 1198 0060 0D92     		str	r2, [sp, #52]
 195:Core/Src/periphs/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1199              		.loc 1 195 3 is_stmt 1 view .LVU403
 195:Core/Src/periphs/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1200              		.loc 1 195 25 is_stmt 0 view .LVU404
 1201 0062 0E92     		str	r2, [sp, #56]
 196:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1202              		.loc 1 196 3 is_stmt 1 view .LVU405
 196:Core/Src/periphs/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1203              		.loc 1 196 26 is_stmt 0 view .LVU406
 1204 0064 0F92     		str	r2, [sp, #60]
 197:Core/Src/periphs/tim.c ****   {
 1205              		.loc 1 197 3 is_stmt 1 view .LVU407
 197:Core/Src/periphs/tim.c ****   {
 1206              		.loc 1 197 7 is_stmt 0 view .LVU408
 1207 0066 09A9     		add	r1, sp, #36
 1208 0068 1F48     		ldr	r0, .L76
 1209 006a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1210              	.LVL46:
 197:Core/Src/periphs/tim.c ****   {
 1211              		.loc 1 197 6 view .LVU409
 1212 006e 58BB     		cbnz	r0, .L71
 1213              	.L63:
 201:Core/Src/periphs/tim.c ****   {
 1214              		.loc 1 201 3 is_stmt 1 view .LVU410
 201:Core/Src/periphs/tim.c ****   {
 1215              		.loc 1 201 7 is_stmt 0 view .LVU411
 1216 0070 0422     		movs	r2, #4
 1217 0072 09A9     		add	r1, sp, #36
 1218 0074 1C48     		ldr	r0, .L76
 1219 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1220              	.LVL47:
 201:Core/Src/periphs/tim.c ****   {
 1221              		.loc 1 201 6 view .LVU412
 1222 007a 40BB     		cbnz	r0, .L72
 1223              	.L64:
 205:Core/Src/periphs/tim.c ****   {
 1224              		.loc 1 205 3 is_stmt 1 view .LVU413
 205:Core/Src/periphs/tim.c ****   {
 1225              		.loc 1 205 7 is_stmt 0 view .LVU414
 1226 007c 0822     		movs	r2, #8
 1227 007e 09A9     		add	r1, sp, #36
 1228 0080 1948     		ldr	r0, .L76
ARM GAS  /tmp/ccMXUB4j.s 			page 33


 1229 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1230              	.LVL48:
 205:Core/Src/periphs/tim.c ****   {
 1231              		.loc 1 205 6 view .LVU415
 1232 0086 28BB     		cbnz	r0, .L73
 1233              	.L65:
 209:Core/Src/periphs/tim.c ****   {
 1234              		.loc 1 209 3 is_stmt 1 view .LVU416
 209:Core/Src/periphs/tim.c ****   {
 1235              		.loc 1 209 7 is_stmt 0 view .LVU417
 1236 0088 0C22     		movs	r2, #12
 1237 008a 09A9     		add	r1, sp, #36
 1238 008c 1648     		ldr	r0, .L76
 1239 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1240              	.LVL49:
 209:Core/Src/periphs/tim.c ****   {
 1241              		.loc 1 209 6 view .LVU418
 1242 0092 10BB     		cbnz	r0, .L74
 1243              	.L66:
 213:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1244              		.loc 1 213 3 is_stmt 1 view .LVU419
 213:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1245              		.loc 1 213 40 is_stmt 0 view .LVU420
 1246 0094 0023     		movs	r3, #0
 1247 0096 0193     		str	r3, [sp, #4]
 214:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1248              		.loc 1 214 3 is_stmt 1 view .LVU421
 214:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1249              		.loc 1 214 41 is_stmt 0 view .LVU422
 1250 0098 0293     		str	r3, [sp, #8]
 215:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1251              		.loc 1 215 3 is_stmt 1 view .LVU423
 215:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1252              		.loc 1 215 34 is_stmt 0 view .LVU424
 1253 009a 0393     		str	r3, [sp, #12]
 216:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1254              		.loc 1 216 3 is_stmt 1 view .LVU425
 216:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1255              		.loc 1 216 33 is_stmt 0 view .LVU426
 1256 009c 0493     		str	r3, [sp, #16]
 217:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1257              		.loc 1 217 3 is_stmt 1 view .LVU427
 217:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1258              		.loc 1 217 35 is_stmt 0 view .LVU428
 1259 009e 0593     		str	r3, [sp, #20]
 218:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1260              		.loc 1 218 3 is_stmt 1 view .LVU429
 218:Core/Src/periphs/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1261              		.loc 1 218 38 is_stmt 0 view .LVU430
 1262 00a0 4FF40052 		mov	r2, #8192
 1263 00a4 0692     		str	r2, [sp, #24]
 219:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1264              		.loc 1 219 3 is_stmt 1 view .LVU431
 219:Core/Src/periphs/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1265              		.loc 1 219 40 is_stmt 0 view .LVU432
 1266 00a6 0893     		str	r3, [sp, #32]
 220:Core/Src/periphs/tim.c ****   {
ARM GAS  /tmp/ccMXUB4j.s 			page 34


 1267              		.loc 1 220 3 is_stmt 1 view .LVU433
 220:Core/Src/periphs/tim.c ****   {
 1268              		.loc 1 220 7 is_stmt 0 view .LVU434
 1269 00a8 01A9     		add	r1, sp, #4
 1270 00aa 0F48     		ldr	r0, .L76
 1271 00ac FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1272              	.LVL50:
 220:Core/Src/periphs/tim.c ****   {
 1273              		.loc 1 220 6 view .LVU435
 1274 00b0 B0B9     		cbnz	r0, .L75
 1275              	.L67:
 224:Core/Src/periphs/tim.c **** 
 1276              		.loc 1 224 3 is_stmt 1 view .LVU436
 1277 00b2 0D48     		ldr	r0, .L76
 1278 00b4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1279              	.LVL51:
 226:Core/Src/periphs/tim.c **** 
 1280              		.loc 1 226 1 is_stmt 0 view .LVU437
 1281 00b8 13B0     		add	sp, sp, #76
 1282              	.LCFI28:
 1283              		.cfi_remember_state
 1284              		.cfi_def_cfa_offset 12
 1285              		@ sp needed
 1286 00ba 30BD     		pop	{r4, r5, pc}
 1287              	.L69:
 1288              	.LCFI29:
 1289              		.cfi_restore_state
 182:Core/Src/periphs/tim.c ****   }
 1290              		.loc 1 182 5 is_stmt 1 view .LVU438
 1291 00bc FFF7FEFF 		bl	Error_Handler
 1292              	.LVL52:
 1293 00c0 BFE7     		b	.L61
 1294              	.L70:
 188:Core/Src/periphs/tim.c ****   }
 1295              		.loc 1 188 5 view .LVU439
 1296 00c2 FFF7FEFF 		bl	Error_Handler
 1297              	.LVL53:
 1298 00c6 C5E7     		b	.L62
 1299              	.L71:
 199:Core/Src/periphs/tim.c ****   }
 1300              		.loc 1 199 5 view .LVU440
 1301 00c8 FFF7FEFF 		bl	Error_Handler
 1302              	.LVL54:
 1303 00cc D0E7     		b	.L63
 1304              	.L72:
 203:Core/Src/periphs/tim.c ****   }
 1305              		.loc 1 203 5 view .LVU441
 1306 00ce FFF7FEFF 		bl	Error_Handler
 1307              	.LVL55:
 1308 00d2 D3E7     		b	.L64
 1309              	.L73:
 207:Core/Src/periphs/tim.c ****   }
 1310              		.loc 1 207 5 view .LVU442
 1311 00d4 FFF7FEFF 		bl	Error_Handler
 1312              	.LVL56:
 1313 00d8 D6E7     		b	.L65
 1314              	.L74:
ARM GAS  /tmp/ccMXUB4j.s 			page 35


 211:Core/Src/periphs/tim.c ****   }
 1315              		.loc 1 211 5 view .LVU443
 1316 00da FFF7FEFF 		bl	Error_Handler
 1317              	.LVL57:
 1318 00de D9E7     		b	.L66
 1319              	.L75:
 222:Core/Src/periphs/tim.c ****   }
 1320              		.loc 1 222 5 view .LVU444
 1321 00e0 FFF7FEFF 		bl	Error_Handler
 1322              	.LVL58:
 1323 00e4 E5E7     		b	.L67
 1324              	.L77:
 1325 00e6 00BF     		.align	2
 1326              	.L76:
 1327 00e8 00000000 		.word	.LANCHOR4
 1328 00ec 00040140 		.word	1073808384
 1329              		.cfi_endproc
 1330              	.LFE134:
 1332              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1333              		.align	1
 1334              		.global	HAL_TIM_Encoder_MspDeInit
 1335              		.syntax unified
 1336              		.thumb
 1337              		.thumb_func
 1338              		.fpu fpv4-sp-d16
 1340              	HAL_TIM_Encoder_MspDeInit:
 1341              	.LVL59:
 1342              	.LFB138:
 398:Core/Src/periphs/tim.c **** 
 399:Core/Src/periphs/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 400:Core/Src/periphs/tim.c **** {
 1343              		.loc 1 400 1 view -0
 1344              		.cfi_startproc
 1345              		@ args = 0, pretend = 0, frame = 0
 1346              		@ frame_needed = 0, uses_anonymous_args = 0
 1347              		.loc 1 400 1 is_stmt 0 view .LVU446
 1348 0000 08B5     		push	{r3, lr}
 1349              	.LCFI30:
 1350              		.cfi_def_cfa_offset 8
 1351              		.cfi_offset 3, -8
 1352              		.cfi_offset 14, -4
 401:Core/Src/periphs/tim.c **** 
 402:Core/Src/periphs/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 1353              		.loc 1 402 3 is_stmt 1 view .LVU447
 1354              		.loc 1 402 23 is_stmt 0 view .LVU448
 1355 0002 0368     		ldr	r3, [r0]
 1356              		.loc 1 402 5 view .LVU449
 1357 0004 214A     		ldr	r2, .L88
 1358 0006 9342     		cmp	r3, r2
 1359 0008 09D0     		beq	.L84
 403:Core/Src/periphs/tim.c ****   {
 404:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 405:Core/Src/periphs/tim.c **** 
 406:Core/Src/periphs/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 407:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 408:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 409:Core/Src/periphs/tim.c ****   
ARM GAS  /tmp/ccMXUB4j.s 			page 36


 410:Core/Src/periphs/tim.c ****     /**TIM1 GPIO Configuration    
 411:Core/Src/periphs/tim.c ****     PE11     ------> TIM1_CH2
 412:Core/Src/periphs/tim.c ****     PA8     ------> TIM1_CH1 
 413:Core/Src/periphs/tim.c ****     */
 414:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_11);
 415:Core/Src/periphs/tim.c **** 
 416:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8);
 417:Core/Src/periphs/tim.c **** 
 418:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 419:Core/Src/periphs/tim.c **** 
 420:Core/Src/periphs/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 421:Core/Src/periphs/tim.c ****   }
 422:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 1360              		.loc 1 422 8 is_stmt 1 view .LVU450
 1361              		.loc 1 422 10 is_stmt 0 view .LVU451
 1362 000a B3F1804F 		cmp	r3, #1073741824
 1363 000e 17D0     		beq	.L85
 423:Core/Src/periphs/tim.c ****   {
 424:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 425:Core/Src/periphs/tim.c **** 
 426:Core/Src/periphs/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 427:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 428:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 429:Core/Src/periphs/tim.c ****   
 430:Core/Src/periphs/tim.c ****     /**TIM2 GPIO Configuration    
 431:Core/Src/periphs/tim.c ****     PA1     ------> TIM2_CH2
 432:Core/Src/periphs/tim.c ****     PA15     ------> TIM2_CH1 
 433:Core/Src/periphs/tim.c ****     */
 434:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_15);
 435:Core/Src/periphs/tim.c **** 
 436:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 437:Core/Src/periphs/tim.c **** 
 438:Core/Src/periphs/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 439:Core/Src/periphs/tim.c ****   }
 440:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 1364              		.loc 1 440 8 is_stmt 1 view .LVU452
 1365              		.loc 1 440 10 is_stmt 0 view .LVU453
 1366 0010 1F4A     		ldr	r2, .L88+4
 1367 0012 9342     		cmp	r3, r2
 1368 0014 1FD0     		beq	.L86
 441:Core/Src/periphs/tim.c ****   {
 442:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 443:Core/Src/periphs/tim.c **** 
 444:Core/Src/periphs/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 445:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 446:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 447:Core/Src/periphs/tim.c ****   
 448:Core/Src/periphs/tim.c ****     /**TIM3 GPIO Configuration    
 449:Core/Src/periphs/tim.c ****     PA7     ------> TIM3_CH2
 450:Core/Src/periphs/tim.c ****     PB4     ------> TIM3_CH1 
 451:Core/Src/periphs/tim.c ****     */
 452:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 453:Core/Src/periphs/tim.c **** 
 454:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4);
 455:Core/Src/periphs/tim.c **** 
 456:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 457:Core/Src/periphs/tim.c **** 
ARM GAS  /tmp/ccMXUB4j.s 			page 37


 458:Core/Src/periphs/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 459:Core/Src/periphs/tim.c ****   }
 460:Core/Src/periphs/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 1369              		.loc 1 460 8 is_stmt 1 view .LVU454
 1370              		.loc 1 460 10 is_stmt 0 view .LVU455
 1371 0016 1F4A     		ldr	r2, .L88+8
 1372 0018 9342     		cmp	r3, r2
 1373 001a 2BD0     		beq	.L87
 1374              	.LVL60:
 1375              	.L78:
 461:Core/Src/periphs/tim.c ****   {
 462:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 463:Core/Src/periphs/tim.c **** 
 464:Core/Src/periphs/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 465:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 466:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 467:Core/Src/periphs/tim.c ****   
 468:Core/Src/periphs/tim.c ****     /**TIM4 GPIO Configuration    
 469:Core/Src/periphs/tim.c ****     PB6     ------> TIM4_CH1
 470:Core/Src/periphs/tim.c ****     PB7     ------> TIM4_CH2 
 471:Core/Src/periphs/tim.c ****     */
 472:Core/Src/periphs/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 473:Core/Src/periphs/tim.c **** 
 474:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 475:Core/Src/periphs/tim.c **** 
 476:Core/Src/periphs/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 477:Core/Src/periphs/tim.c ****   }
 478:Core/Src/periphs/tim.c **** }
 1376              		.loc 1 478 1 view .LVU456
 1377 001c 08BD     		pop	{r3, pc}
 1378              	.LVL61:
 1379              	.L84:
 408:Core/Src/periphs/tim.c ****   
 1380              		.loc 1 408 5 is_stmt 1 view .LVU457
 1381 001e 02F59C32 		add	r2, r2, #79872
 1382 0022 536C     		ldr	r3, [r2, #68]
 1383 0024 23F00103 		bic	r3, r3, #1
 1384 0028 5364     		str	r3, [r2, #68]
 414:Core/Src/periphs/tim.c **** 
 1385              		.loc 1 414 5 view .LVU458
 1386 002a 4FF40061 		mov	r1, #2048
 1387 002e 1A48     		ldr	r0, .L88+12
 1388              	.LVL62:
 414:Core/Src/periphs/tim.c **** 
 1389              		.loc 1 414 5 is_stmt 0 view .LVU459
 1390 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1391              	.LVL63:
 416:Core/Src/periphs/tim.c **** 
 1392              		.loc 1 416 5 is_stmt 1 view .LVU460
 1393 0034 4FF48071 		mov	r1, #256
 1394 0038 1848     		ldr	r0, .L88+16
 1395 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1396              	.LVL64:
 1397 003e EDE7     		b	.L78
 1398              	.LVL65:
 1399              	.L85:
 428:Core/Src/periphs/tim.c ****   
ARM GAS  /tmp/ccMXUB4j.s 			page 38


 1400              		.loc 1 428 5 view .LVU461
 1401 0040 174A     		ldr	r2, .L88+20
 1402 0042 136C     		ldr	r3, [r2, #64]
 1403 0044 23F00103 		bic	r3, r3, #1
 1404 0048 1364     		str	r3, [r2, #64]
 434:Core/Src/periphs/tim.c **** 
 1405              		.loc 1 434 5 view .LVU462
 1406 004a 48F20201 		movw	r1, #32770
 1407 004e 1348     		ldr	r0, .L88+16
 1408              	.LVL66:
 434:Core/Src/periphs/tim.c **** 
 1409              		.loc 1 434 5 is_stmt 0 view .LVU463
 1410 0050 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1411              	.LVL67:
 1412 0054 E2E7     		b	.L78
 1413              	.LVL68:
 1414              	.L86:
 446:Core/Src/periphs/tim.c ****   
 1415              		.loc 1 446 5 is_stmt 1 view .LVU464
 1416 0056 02F50D32 		add	r2, r2, #144384
 1417 005a 136C     		ldr	r3, [r2, #64]
 1418 005c 23F00203 		bic	r3, r3, #2
 1419 0060 1364     		str	r3, [r2, #64]
 452:Core/Src/periphs/tim.c **** 
 1420              		.loc 1 452 5 view .LVU465
 1421 0062 8021     		movs	r1, #128
 1422 0064 0D48     		ldr	r0, .L88+16
 1423              	.LVL69:
 452:Core/Src/periphs/tim.c **** 
 1424              		.loc 1 452 5 is_stmt 0 view .LVU466
 1425 0066 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1426              	.LVL70:
 454:Core/Src/periphs/tim.c **** 
 1427              		.loc 1 454 5 is_stmt 1 view .LVU467
 1428 006a 1021     		movs	r1, #16
 1429 006c 0D48     		ldr	r0, .L88+24
 1430 006e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1431              	.LVL71:
 1432 0072 D3E7     		b	.L78
 1433              	.LVL72:
 1434              	.L87:
 466:Core/Src/periphs/tim.c ****   
 1435              		.loc 1 466 5 view .LVU468
 1436 0074 02F50C32 		add	r2, r2, #143360
 1437 0078 136C     		ldr	r3, [r2, #64]
 1438 007a 23F00403 		bic	r3, r3, #4
 1439 007e 1364     		str	r3, [r2, #64]
 472:Core/Src/periphs/tim.c **** 
 1440              		.loc 1 472 5 view .LVU469
 1441 0080 C021     		movs	r1, #192
 1442 0082 0848     		ldr	r0, .L88+24
 1443              	.LVL73:
 472:Core/Src/periphs/tim.c **** 
 1444              		.loc 1 472 5 is_stmt 0 view .LVU470
 1445 0084 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1446              	.LVL74:
 1447              		.loc 1 478 1 view .LVU471
ARM GAS  /tmp/ccMXUB4j.s 			page 39


 1448 0088 C8E7     		b	.L78
 1449              	.L89:
 1450 008a 00BF     		.align	2
 1451              	.L88:
 1452 008c 00000140 		.word	1073807360
 1453 0090 00040040 		.word	1073742848
 1454 0094 00080040 		.word	1073743872
 1455 0098 00100240 		.word	1073876992
 1456 009c 00000240 		.word	1073872896
 1457 00a0 00380240 		.word	1073887232
 1458 00a4 00040240 		.word	1073873920
 1459              		.cfi_endproc
 1460              	.LFE138:
 1462              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1463              		.align	1
 1464              		.global	HAL_TIM_PWM_MspDeInit
 1465              		.syntax unified
 1466              		.thumb
 1467              		.thumb_func
 1468              		.fpu fpv4-sp-d16
 1470              	HAL_TIM_PWM_MspDeInit:
 1471              	.LVL75:
 1472              	.LFB139:
 479:Core/Src/periphs/tim.c **** 
 480:Core/Src/periphs/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 481:Core/Src/periphs/tim.c **** {
 1473              		.loc 1 481 1 is_stmt 1 view -0
 1474              		.cfi_startproc
 1475              		@ args = 0, pretend = 0, frame = 0
 1476              		@ frame_needed = 0, uses_anonymous_args = 0
 1477              		@ link register save eliminated.
 482:Core/Src/periphs/tim.c **** 
 483:Core/Src/periphs/tim.c ****   if(tim_pwmHandle->Instance==TIM8)
 1478              		.loc 1 483 3 view .LVU473
 1479              		.loc 1 483 19 is_stmt 0 view .LVU474
 1480 0000 0268     		ldr	r2, [r0]
 1481              		.loc 1 483 5 view .LVU475
 1482 0002 054B     		ldr	r3, .L93
 1483 0004 9A42     		cmp	r2, r3
 1484 0006 00D0     		beq	.L92
 1485              	.L90:
 484:Core/Src/periphs/tim.c ****   {
 485:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 486:Core/Src/periphs/tim.c **** 
 487:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 488:Core/Src/periphs/tim.c ****     /* Peripheral clock disable */
 489:Core/Src/periphs/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 490:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 491:Core/Src/periphs/tim.c **** 
 492:Core/Src/periphs/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 493:Core/Src/periphs/tim.c ****   }
 494:Core/Src/periphs/tim.c **** } 
 1486              		.loc 1 494 1 view .LVU476
 1487 0008 7047     		bx	lr
 1488              	.L92:
 489:Core/Src/periphs/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1489              		.loc 1 489 5 is_stmt 1 view .LVU477
ARM GAS  /tmp/ccMXUB4j.s 			page 40


 1490 000a 044A     		ldr	r2, .L93+4
 1491 000c 536C     		ldr	r3, [r2, #68]
 1492 000e 23F00203 		bic	r3, r3, #2
 1493 0012 5364     		str	r3, [r2, #68]
 1494              		.loc 1 494 1 is_stmt 0 view .LVU478
 1495 0014 F8E7     		b	.L90
 1496              	.L94:
 1497 0016 00BF     		.align	2
 1498              	.L93:
 1499 0018 00040140 		.word	1073808384
 1500 001c 00380240 		.word	1073887232
 1501              		.cfi_endproc
 1502              	.LFE139:
 1504              		.global	htim8
 1505              		.global	htim4
 1506              		.global	htim3
 1507              		.global	htim2
 1508              		.global	htim1
 1509              		.section	.bss.htim1,"aw",%nobits
 1510              		.align	2
 1511              		.set	.LANCHOR0,. + 0
 1514              	htim1:
 1515 0000 00000000 		.space	64
 1515      00000000 
 1515      00000000 
 1515      00000000 
 1515      00000000 
 1516              		.section	.bss.htim2,"aw",%nobits
 1517              		.align	2
 1518              		.set	.LANCHOR1,. + 0
 1521              	htim2:
 1522 0000 00000000 		.space	64
 1522      00000000 
 1522      00000000 
 1522      00000000 
 1522      00000000 
 1523              		.section	.bss.htim3,"aw",%nobits
 1524              		.align	2
 1525              		.set	.LANCHOR2,. + 0
 1528              	htim3:
 1529 0000 00000000 		.space	64
 1529      00000000 
 1529      00000000 
 1529      00000000 
 1529      00000000 
 1530              		.section	.bss.htim4,"aw",%nobits
 1531              		.align	2
 1532              		.set	.LANCHOR3,. + 0
 1535              	htim4:
 1536 0000 00000000 		.space	64
 1536      00000000 
 1536      00000000 
 1536      00000000 
 1536      00000000 
 1537              		.section	.bss.htim8,"aw",%nobits
 1538              		.align	2
 1539              		.set	.LANCHOR4,. + 0
ARM GAS  /tmp/ccMXUB4j.s 			page 41


 1542              	htim8:
 1543 0000 00000000 		.space	64
 1543      00000000 
 1543      00000000 
 1543      00000000 
 1543      00000000 
 1544              		.text
 1545              	.Letext0:
 1546              		.file 2 "/home/love/Documents/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_de
 1547              		.file 3 "/home/love/Documents/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint
 1548              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1549              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1550              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1551              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1552              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1553              		.file 9 "Core/Inc/periphs/tim.h"
 1554              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1555              		.file 11 "Core/Inc/main.h"
 1556              		.file 12 "<built-in>"
ARM GAS  /tmp/ccMXUB4j.s 			page 42


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccMXUB4j.s:18     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccMXUB4j.s:26     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccMXUB4j.s:140    .text.MX_TIM1_Init:0000000000000060 $d
     /tmp/ccMXUB4j.s:146    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccMXUB4j.s:153    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccMXUB4j.s:263    .text.MX_TIM2_Init:0000000000000060 $d
     /tmp/ccMXUB4j.s:268    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccMXUB4j.s:275    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccMXUB4j.s:385    .text.MX_TIM3_Init:000000000000005c $d
     /tmp/ccMXUB4j.s:391    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccMXUB4j.s:398    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccMXUB4j.s:508    .text.MX_TIM4_Init:000000000000005c $d
     /tmp/ccMXUB4j.s:514    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccMXUB4j.s:521    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccMXUB4j.s:916    .text.HAL_TIM_Encoder_MspInit:00000000000001ac $d
     /tmp/ccMXUB4j.s:927    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccMXUB4j.s:934    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccMXUB4j.s:982    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
     /tmp/ccMXUB4j.s:988    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccMXUB4j.s:995    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccMXUB4j.s:1083   .text.HAL_TIM_MspPostInit:0000000000000054 $d
     /tmp/ccMXUB4j.s:1089   .text.MX_TIM8_Init:0000000000000000 $t
     /tmp/ccMXUB4j.s:1096   .text.MX_TIM8_Init:0000000000000000 MX_TIM8_Init
     /tmp/ccMXUB4j.s:1327   .text.MX_TIM8_Init:00000000000000e8 $d
     /tmp/ccMXUB4j.s:1333   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccMXUB4j.s:1340   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccMXUB4j.s:1452   .text.HAL_TIM_Encoder_MspDeInit:000000000000008c $d
     /tmp/ccMXUB4j.s:1463   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccMXUB4j.s:1470   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccMXUB4j.s:1499   .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
     /tmp/ccMXUB4j.s:1542   .bss.htim8:0000000000000000 htim8
     /tmp/ccMXUB4j.s:1535   .bss.htim4:0000000000000000 htim4
     /tmp/ccMXUB4j.s:1528   .bss.htim3:0000000000000000 htim3
     /tmp/ccMXUB4j.s:1521   .bss.htim2:0000000000000000 htim2
     /tmp/ccMXUB4j.s:1514   .bss.htim1:0000000000000000 htim1
     /tmp/ccMXUB4j.s:1510   .bss.htim1:0000000000000000 $d
     /tmp/ccMXUB4j.s:1517   .bss.htim2:0000000000000000 $d
     /tmp/ccMXUB4j.s:1524   .bss.htim3:0000000000000000 $d
     /tmp/ccMXUB4j.s:1531   .bss.htim4:0000000000000000 $d
     /tmp/ccMXUB4j.s:1538   .bss.htim8:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_GPIO_DeInit
