INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/imports/new/single_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/rgb2ycbcr/rgb2ycbcr.srcs/sources_1/new/tb_rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rgb2ycbcr
