# SETTINGS ./simusched ej7/lote7.tsk 4 1 2 SchedRR 25 25 10 25
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 0 -1 3
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 1 -1 3
BLOCK 2  1
CPU 2  0 0
CPU 2 -1 1
CPU 2 -1 2
CPU 2 -1 3
LOAD 3  2
BLOCK 3  0
UNBLOCK 3  1
# CONTEXT CPU 0 3
# CONTEXT CPU 1 3
CPU 3 -1 2
CPU 3 -1 3
UNBLOCK 4  0
CPU 4  2 0
CPU 4  1 1
# CONTEXT CPU 2 4
CPU 4 -1 3
LOAD 5  3
BLOCK 5  1
CPU 5  2 0
# CONTEXT CPU 1 5
# CONTEXT CPU 2 5
CPU 5 -1 3
UNBLOCK 6  1
CPU 6  2 0
CPU 6  3 1
# CONTEXT CPU 2 6
# CONTEXT CPU 3 6
LOAD 7  4
BLOCK 7  3
CPU 7  2 0
# CONTEXT CPU 1 7
CPU 7  0 2
# CONTEXT CPU 3 7
UNBLOCK 8  3
CPU 8  2 0
CPU 8  4 1
CPU 8  0 2
# CONTEXT CPU 3 8
BLOCK 9  4
CPU 9  2 0
# CONTEXT CPU 1 9
CPU 9  0 2
CPU 9  1 3
LOAD 10  5
BLOCK 10  0
BLOCK 10  1
UNBLOCK 10  4
CPU 10  2 0
CPU 10  3 1
# CONTEXT CPU 2 10
# CONTEXT CPU 3 10
BLOCK 11  3
UNBLOCK 11  0
UNBLOCK 11  1
CPU 11  2 0
# CONTEXT CPU 1 11
CPU 11  5 2
# CONTEXT CPU 3 11
BLOCK 12  5
UNBLOCK 12  3
CPU 12  2 0
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
# CONTEXT CPU 3 12
UNBLOCK 13  5
CPU 13  2 0
# CONTEXT CPU 1 13
# CONTEXT CPU 2 13
CPU 13  4 3
BLOCK 14  4
CPU 14  2 0
CPU 14  0 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15  4
CPU 15  2 0
CPU 15  0 1
CPU 15  1 2
# CONTEXT CPU 3 15
CPU 16  2 0
CPU 16  0 1
CPU 16  1 2
# CONTEXT CPU 3 16
BLOCK 17  1
CPU 17  2 0
CPU 17  0 1
# CONTEXT CPU 2 17
CPU 17  3 3
BLOCK 18  3
UNBLOCK 18  1
CPU 18  2 0
CPU 18  0 1
CPU 18  5 2
# CONTEXT CPU 3 18
BLOCK 19  5
UNBLOCK 19  3
CPU 19  2 0
CPU 19  0 1
# CONTEXT CPU 2 19
CPU 19  4 3
UNBLOCK 20  5
CPU 20  2 0
CPU 20  0 1
CPU 20  1 2
CPU 20  4 3
CPU 21  2 0
CPU 21  0 1
CPU 21  1 2
CPU 21  4 3
BLOCK 22  4
CPU 22  2 0
CPU 22  0 1
CPU 22  1 2
# CONTEXT CPU 3 22
BLOCK 23  1
UNBLOCK 23  4
CPU 23  2 0
CPU 23  0 1
# CONTEXT CPU 2 23
CPU 23  3 3
UNBLOCK 24  1
CPU 24  2 0
CPU 24  0 1
CPU 24  5 2
CPU 24  3 3
BLOCK 25  5
BLOCK 25  3
CPU 25  2 0
CPU 25  0 1
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
UNBLOCK 26  3
UNBLOCK 26  5
CPU 26  2 0
CPU 26  0 1
# CONTEXT CPU 2 26
# CONTEXT CPU 3 26
CPU 27  2 0
CPU 27  0 1
# CONTEXT CPU 2 27
# CONTEXT CPU 3 27
CPU 28  2 0
CPU 28  0 1
CPU 28  4 2
CPU 28  1 3
# CONTEXT CPU 0 29
CPU 29  0 1
CPU 29  4 2
CPU 29  1 3
BLOCK 30  0
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
CPU 30  4 2
CPU 30  1 3
UNBLOCK 31  0
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
CPU 31  4 2
CPU 31  1 3
CPU 32  3 0
# CONTEXT CPU 1 32
CPU 32  4 2
CPU 32  1 3
BLOCK 33  1
CPU 33  3 0
CPU 33  5 1
CPU 33  4 2
# CONTEXT CPU 3 33
UNBLOCK 34  1
CPU 34  3 0
CPU 34  5 1
CPU 34  4 2
# CONTEXT CPU 3 34
BLOCK 35  3
BLOCK 35  5
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
CPU 35  4 2
# CONTEXT CPU 3 35
BLOCK 36  4
UNBLOCK 36  3
UNBLOCK 36  5
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
CPU 36  2 3
EXIT 37  2 3
UNBLOCK 37  4
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
CPU 38  0 0
CPU 38  1 1
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
CPU 39  0 0
CPU 39  1 1
CPU 39  3 2
# CONTEXT CPU 3 39
CPU 40  0 0
CPU 40  1 1
CPU 40  3 2
CPU 40  5 3
BLOCK 41  3
CPU 41  0 0
CPU 41  1 1
# CONTEXT CPU 2 41
CPU 41  5 3
UNBLOCK 42  3
CPU 42  0 0
CPU 42  1 1
CPU 42  4 2
CPU 42  5 3
EXIT 43  0 0
BLOCK 43  5
# CONTEXT CPU 0 43
CPU 43  1 1
CPU 43  4 2
CPU 43 -1 3
UNBLOCK 44  5
# CONTEXT CPU 0 44
CPU 44  1 1
CPU 44  4 2
# CONTEXT CPU 3 44
# CONTEXT CPU 0 45
CPU 45  1 1
CPU 45  4 2
CPU 45  5 3
BLOCK 46  1
CPU 46  3 0
CPU 46 -1 1
CPU 46  4 2
CPU 46  5 3
BLOCK 47  5
UNBLOCK 47  1
CPU 47  3 0
# CONTEXT CPU 1 47
CPU 47  4 2
CPU 47 -1 3
UNBLOCK 48  5
CPU 48  3 0
CPU 48  1 1
CPU 48  4 2
# CONTEXT CPU 3 48
BLOCK 49  3
CPU 49 -1 0
CPU 49  1 1
CPU 49  4 2
CPU 49  5 3
BLOCK 50  4
UNBLOCK 50  3
# CONTEXT CPU 0 50
CPU 50  1 1
CPU 50 -1 2
CPU 50  5 3
UNBLOCK 51  4
CPU 51  3 0
CPU 51  1 1
# CONTEXT CPU 2 51
CPU 51  5 3
BLOCK 52  5
CPU 52  3 0
CPU 52  1 1
CPU 52  4 2
CPU 52 -1 3
BLOCK 53  3
EXIT 53  1 1
UNBLOCK 53  5
# CONTEXT CPU 0 53
CPU 53 -1 1
CPU 53  4 2
CPU 53 -1 3
UNBLOCK 54  3
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
CPU 54  4 2
CPU 54 -1 3
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
CPU 55  4 2
CPU 55 -1 3
CPU 56  5 0
# CONTEXT CPU 1 56
CPU 56  4 2
CPU 56 -1 3
EXIT 57  4 2
CPU 57  5 0
CPU 57  3 1
CPU 57 -1 2
CPU 57 -1 3
BLOCK 58  5
CPU 58 -1 0
CPU 58  3 1
CPU 58 -1 2
CPU 58 -1 3
UNBLOCK 59  5
# CONTEXT CPU 0 59
CPU 59  3 1
CPU 59 -1 2
CPU 59 -1 3
CPU 60  5 0
CPU 60  3 1
CPU 60 -1 2
CPU 60 -1 3
CPU 61  5 0
CPU 61  3 1
CPU 61 -1 2
CPU 61 -1 3
BLOCK 62  3
CPU 62  5 0
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
UNBLOCK 63  3
CPU 63  5 0
# CONTEXT CPU 1 63
CPU 63 -1 2
CPU 63 -1 3
CPU 64  5 0
CPU 64  3 1
CPU 64 -1 2
CPU 64 -1 3
BLOCK 65  3
CPU 65  5 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
BLOCK 66  5
UNBLOCK 66  3
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
UNBLOCK 67  5
# CONTEXT CPU 0 67
# CONTEXT CPU 1 67
CPU 67 -1 2
CPU 67 -1 3
# CONTEXT CPU 0 68
# CONTEXT CPU 1 68
CPU 68 -1 2
CPU 68 -1 3
CPU 69  3 0
# CONTEXT CPU 1 69
CPU 69 -1 2
CPU 69 -1 3
CPU 70  3 0
CPU 70  5 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71  3 0
CPU 71  5 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72  3 0
CPU 72  5 1
CPU 72 -1 2
CPU 72 -1 3
CPU 73  3 0
CPU 73  5 1
CPU 73 -1 2
CPU 73 -1 3
EXIT 74  3 0
CPU 74 -1 0
CPU 74  5 1
CPU 74 -1 2
CPU 74 -1 3
EXIT 75  5 1
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
