{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624018303851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624018303874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 20:11:43 2021 " "Processing started: Fri Jun 18 20:11:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624018303874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1624018303874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off changeable_counter -c changeable_counter " "Command: quartus_pow --read_settings_files=off --write_settings_files=off changeable_counter -c changeable_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1624018303874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1624018305264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1624018305269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1624018305269 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1624018306248 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "changeable_counter.sdc " "Synopsys Design Constraints File file not found: 'changeable_counter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1624018306307 ""}
{ "Warning" "WSTA_SCC_LOOP" "28 " "Found combinational loop of 28 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt_shi\[0\]~2\|combout " "Node \"cnt_shi\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "always7~0\|dataa " "Node \"always7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "always7~0\|combout " "Node \"always7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "zero_flag~0\|datab " "Node \"zero_flag~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "zero_flag~0\|combout " "Node \"zero_flag~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "zero_flag~1\|datac " "Node \"zero_flag~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "zero_flag~1\|combout " "Node \"zero_flag~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_shi\[0\]~2\|datab " "Node \"cnt_shi\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_ge\[2\]~6\|dataa " "Node \"cnt_ge\[2\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_ge\[2\]~6\|combout " "Node \"cnt_ge\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "Equal3~0\|dataa " "Node \"Equal3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "Equal3~0\|combout " "Node \"Equal3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "zero_flag~0\|datac " "Node \"zero_flag~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_led\[3\]~2\|dataa " "Node \"cnt_led\[3\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_led\[3\]~2\|combout " "Node \"cnt_led\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "zero_flag~0\|dataa " "Node \"zero_flag~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_ge\[0\]~2\|dataa " "Node \"cnt_ge\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_ge\[0\]~2\|combout " "Node \"cnt_ge\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "Equal3~0\|datab " "Node \"Equal3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_shi\[3\]~14\|dataa " "Node \"cnt_shi\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_shi\[3\]~14\|combout " "Node \"cnt_shi\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "always7~0\|datad " "Node \"always7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_shi\[2\]~10\|datab " "Node \"cnt_shi\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_shi\[2\]~10\|combout " "Node \"cnt_shi\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "always7~0\|datab " "Node \"always7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_shi\[1\]~6\|datab " "Node \"cnt_shi\[1\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "cnt_shi\[1\]~6\|combout " "Node \"cnt_shi\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""} { "Warning" "WSTA_SCC_NODE" "always7~0\|datac " "Node \"always7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624018306316 ""}  } { { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 214 -1 0 } } { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 29 -1 0 } } { "changeable_counter.v" "" { Text "D:/intelFPGA_lite/FPGAProject/changeable_counter/changeable_counter.v" 215 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Power Analyzer" 0 -1 1624018306316 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register breath_cnt1\[24\] clk " "Register breath_cnt1\[24\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624018306331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1624018306331 "|changeable_counter|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_divided " "Node: clk_divided was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cnt_shi\[0\]~_emulated clk_divided " "Register cnt_shi\[0\]~_emulated is being clocked by clk_divided" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624018306332 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1624018306332 "|changeable_counter|clk_divided"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "recount " "Node: recount was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cnt_led\[3\]~1 recount " "Latch cnt_led\[3\]~1 is being clocked by recount" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624018306332 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1624018306332 "|changeable_counter|recount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "start " "Node: start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register start_flag start " "Register start_flag is being clocked by start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1624018306332 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1624018306332 "|changeable_counter|start"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1624018306333 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1624018306354 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1624018306357 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1624018306366 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1624018306848 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1624018306851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1624018306961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1624018309468 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1624018310901 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "114.40 mW " "Total thermal power estimate for the design is 114.40 mW" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/intelfpga_lite/17.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1624018312379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 39 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624018312706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 20:11:52 2021 " "Processing ended: Fri Jun 18 20:11:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624018312706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624018312706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624018312706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1624018312706 ""}
