Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 21:52:28 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.642        0.000                      0                 1614        0.076        0.000                      0                 1614        8.750        0.000                       0                   596  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.642        0.000                      0                 1610        0.076        0.000                      0                 1610        8.750        0.000                       0                   596  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   13.576        0.000                      0                    4        0.772        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.154ns  (logic 4.550ns (23.755%)  route 14.604ns (76.245%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         1.613     7.260    sm/D_states_q[5]
    SLICE_X51Y57         LUT4 (Prop_lut4_I1_O)        0.149     7.409 f  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.536     7.944    sm/ram_reg_i_148_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.332     8.276 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.000     8.276    sm/ram_reg_i_141_n_0
    SLICE_X51Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     8.493 r  sm/ram_reg_i_122/O
                         net (fo=32, routed)          0.773     9.266    L_reg/M_sm_ra2[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.565 r  L_reg/ram_reg_i_92/O
                         net (fo=4, routed)           0.702    10.267    sm/M_sm_rd2[1]
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.391 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          1.499    11.890    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.152    12.042 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.199    12.241    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.326    12.567 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.296    12.863    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.987 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.609    13.596    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.720 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.577    14.297    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.682    15.103    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.227 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.305    15.532    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.656 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.697    16.353    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.477 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.404    16.881    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.005 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.618    17.623    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.150    17.773 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.347    18.119    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.348    18.467 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.491    18.959    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I2_O)        0.124    19.083 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.287    19.370    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.709    20.202    sm/M_alum_out[26]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.120    20.322 f  sm/D_states_q[7]_i_69/O
                         net (fo=1, routed)           0.671    20.993    sm/D_states_q[7]_i_69_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.327    21.320 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.632    21.952    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.076 r  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.686    22.762    sm/accel_edge/D_states_q_reg[3]_rep__1_3
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.886 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.446    23.332    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.456 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.827    24.283    sm/accel_edge_n_0
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.431    24.835    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.294    25.129    
                         clock uncertainty           -0.035    25.094    
    SLICE_X56Y71         FDSE (Setup_fdse_C_CE)      -0.169    24.925    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                         24.925    
                         arrival time                         -24.283    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 4.550ns (23.874%)  route 14.509ns (76.126%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         1.613     7.260    sm/D_states_q[5]
    SLICE_X51Y57         LUT4 (Prop_lut4_I1_O)        0.149     7.409 f  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.536     7.944    sm/ram_reg_i_148_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.332     8.276 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.000     8.276    sm/ram_reg_i_141_n_0
    SLICE_X51Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     8.493 r  sm/ram_reg_i_122/O
                         net (fo=32, routed)          0.773     9.266    L_reg/M_sm_ra2[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.565 r  L_reg/ram_reg_i_92/O
                         net (fo=4, routed)           0.702    10.267    sm/M_sm_rd2[1]
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.391 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          1.499    11.890    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.152    12.042 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.199    12.241    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.326    12.567 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.296    12.863    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.987 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.609    13.596    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.720 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.577    14.297    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.682    15.103    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.227 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.305    15.532    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.656 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.697    16.353    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.477 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.404    16.881    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.005 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.618    17.623    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.150    17.773 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.347    18.119    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.348    18.467 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.491    18.959    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I2_O)        0.124    19.083 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.287    19.370    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.709    20.202    sm/M_alum_out[26]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.120    20.322 f  sm/D_states_q[7]_i_69/O
                         net (fo=1, routed)           0.671    20.993    sm/D_states_q[7]_i_69_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.327    21.320 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.632    21.952    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.076 r  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.686    22.762    sm/accel_edge/D_states_q_reg[3]_rep__1_3
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.886 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.446    23.332    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.456 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.731    24.188    sm/accel_edge_n_0
    SLICE_X55Y70         FDRE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.431    24.835    sm/clk_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258    25.093    
                         clock uncertainty           -0.035    25.058    
    SLICE_X55Y70         FDRE (Setup_fdre_C_CE)      -0.205    24.853    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -24.188    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 4.550ns (23.874%)  route 14.509ns (76.126%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         1.613     7.260    sm/D_states_q[5]
    SLICE_X51Y57         LUT4 (Prop_lut4_I1_O)        0.149     7.409 f  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.536     7.944    sm/ram_reg_i_148_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.332     8.276 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.000     8.276    sm/ram_reg_i_141_n_0
    SLICE_X51Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     8.493 r  sm/ram_reg_i_122/O
                         net (fo=32, routed)          0.773     9.266    L_reg/M_sm_ra2[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.565 r  L_reg/ram_reg_i_92/O
                         net (fo=4, routed)           0.702    10.267    sm/M_sm_rd2[1]
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.391 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          1.499    11.890    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.152    12.042 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.199    12.241    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.326    12.567 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.296    12.863    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.987 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.609    13.596    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.720 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.577    14.297    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.682    15.103    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.227 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.305    15.532    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.656 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.697    16.353    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.477 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.404    16.881    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.005 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.618    17.623    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.150    17.773 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.347    18.119    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.348    18.467 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.491    18.959    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I2_O)        0.124    19.083 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.287    19.370    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.709    20.202    sm/M_alum_out[26]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.120    20.322 f  sm/D_states_q[7]_i_69/O
                         net (fo=1, routed)           0.671    20.993    sm/D_states_q[7]_i_69_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.327    21.320 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.632    21.952    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.076 r  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.686    22.762    sm/accel_edge/D_states_q_reg[3]_rep__1_3
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.886 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.446    23.332    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.456 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.731    24.188    sm/accel_edge_n_0
    SLICE_X55Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.431    24.835    sm/clk_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258    25.093    
                         clock uncertainty           -0.035    25.058    
    SLICE_X55Y70         FDRE (Setup_fdre_C_CE)      -0.205    24.853    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         24.853    
                         arrival time                         -24.188    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.091ns  (logic 4.550ns (23.833%)  route 14.541ns (76.167%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         1.613     7.260    sm/D_states_q[5]
    SLICE_X51Y57         LUT4 (Prop_lut4_I1_O)        0.149     7.409 f  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.536     7.944    sm/ram_reg_i_148_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.332     8.276 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.000     8.276    sm/ram_reg_i_141_n_0
    SLICE_X51Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     8.493 r  sm/ram_reg_i_122/O
                         net (fo=32, routed)          0.773     9.266    L_reg/M_sm_ra2[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.565 r  L_reg/ram_reg_i_92/O
                         net (fo=4, routed)           0.702    10.267    sm/M_sm_rd2[1]
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.391 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          1.499    11.890    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.152    12.042 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.199    12.241    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.326    12.567 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.296    12.863    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.987 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.609    13.596    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.720 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.577    14.297    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.682    15.103    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.227 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.305    15.532    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.656 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.697    16.353    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.477 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.404    16.881    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.005 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.618    17.623    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.150    17.773 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.347    18.119    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.348    18.467 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.491    18.959    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I2_O)        0.124    19.083 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.287    19.370    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.709    20.202    sm/M_alum_out[26]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.120    20.322 f  sm/D_states_q[7]_i_69/O
                         net (fo=1, routed)           0.671    20.993    sm/D_states_q[7]_i_69_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.327    21.320 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.632    21.952    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.076 r  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.686    22.762    sm/accel_edge/D_states_q_reg[3]_rep__1_3
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.886 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.446    23.332    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.456 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.764    24.220    sm/accel_edge_n_0
    SLICE_X54Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.431    24.835    sm/clk_IBUF_BUFG
    SLICE_X54Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258    25.093    
                         clock uncertainty           -0.035    25.058    
    SLICE_X54Y70         FDRE (Setup_fdre_C_CE)      -0.169    24.889    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.079ns  (logic 4.550ns (23.848%)  route 14.529ns (76.152%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         1.613     7.260    sm/D_states_q[5]
    SLICE_X51Y57         LUT4 (Prop_lut4_I1_O)        0.149     7.409 f  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.536     7.944    sm/ram_reg_i_148_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.332     8.276 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.000     8.276    sm/ram_reg_i_141_n_0
    SLICE_X51Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     8.493 r  sm/ram_reg_i_122/O
                         net (fo=32, routed)          0.773     9.266    L_reg/M_sm_ra2[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.565 r  L_reg/ram_reg_i_92/O
                         net (fo=4, routed)           0.702    10.267    sm/M_sm_rd2[1]
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.391 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          1.499    11.890    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.152    12.042 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.199    12.241    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.326    12.567 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.296    12.863    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.987 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.609    13.596    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.720 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.577    14.297    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.682    15.103    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.227 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.305    15.532    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.656 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.697    16.353    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.477 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.404    16.881    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.005 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.618    17.623    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.150    17.773 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.347    18.119    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.348    18.467 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.491    18.959    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I2_O)        0.124    19.083 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.287    19.370    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.709    20.202    sm/M_alum_out[26]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.120    20.322 f  sm/D_states_q[7]_i_69/O
                         net (fo=1, routed)           0.671    20.993    sm/D_states_q[7]_i_69_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.327    21.320 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.632    21.952    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.076 r  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.686    22.762    sm/accel_edge/D_states_q_reg[3]_rep__1_3
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.886 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.446    23.332    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.456 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.752    24.208    sm/accel_edge_n_0
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.428    24.832    sm/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X54Y72         FDRE (Setup_fdre_C_CE)      -0.169    24.886    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         24.886    
                         arrival time                         -24.208    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.079ns  (logic 4.550ns (23.848%)  route 14.529ns (76.152%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         1.613     7.260    sm/D_states_q[5]
    SLICE_X51Y57         LUT4 (Prop_lut4_I1_O)        0.149     7.409 f  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.536     7.944    sm/ram_reg_i_148_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.332     8.276 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.000     8.276    sm/ram_reg_i_141_n_0
    SLICE_X51Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     8.493 r  sm/ram_reg_i_122/O
                         net (fo=32, routed)          0.773     9.266    L_reg/M_sm_ra2[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.565 r  L_reg/ram_reg_i_92/O
                         net (fo=4, routed)           0.702    10.267    sm/M_sm_rd2[1]
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.391 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          1.499    11.890    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.152    12.042 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.199    12.241    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.326    12.567 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.296    12.863    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.987 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.609    13.596    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.720 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.577    14.297    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.682    15.103    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.227 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.305    15.532    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.656 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.697    16.353    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.477 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.404    16.881    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.005 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.618    17.623    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.150    17.773 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.347    18.119    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.348    18.467 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.491    18.959    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I2_O)        0.124    19.083 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.287    19.370    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.709    20.202    sm/M_alum_out[26]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.120    20.322 f  sm/D_states_q[7]_i_69/O
                         net (fo=1, routed)           0.671    20.993    sm/D_states_q[7]_i_69_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.327    21.320 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.632    21.952    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.076 r  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.686    22.762    sm/accel_edge/D_states_q_reg[3]_rep__1_3
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.886 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.446    23.332    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.456 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.752    24.208    sm/accel_edge_n_0
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.428    24.832    sm/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X54Y72         FDRE (Setup_fdre_C_CE)      -0.169    24.886    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         24.886    
                         arrival time                         -24.208    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.079ns  (logic 4.550ns (23.848%)  route 14.529ns (76.152%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         1.613     7.260    sm/D_states_q[5]
    SLICE_X51Y57         LUT4 (Prop_lut4_I1_O)        0.149     7.409 f  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.536     7.944    sm/ram_reg_i_148_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.332     8.276 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.000     8.276    sm/ram_reg_i_141_n_0
    SLICE_X51Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     8.493 r  sm/ram_reg_i_122/O
                         net (fo=32, routed)          0.773     9.266    L_reg/M_sm_ra2[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.565 r  L_reg/ram_reg_i_92/O
                         net (fo=4, routed)           0.702    10.267    sm/M_sm_rd2[1]
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.391 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          1.499    11.890    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.152    12.042 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.199    12.241    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.326    12.567 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.296    12.863    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.987 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.609    13.596    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.720 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.577    14.297    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.682    15.103    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.227 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.305    15.532    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.656 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.697    16.353    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.477 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.404    16.881    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.005 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.618    17.623    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.150    17.773 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.347    18.119    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.348    18.467 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.491    18.959    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I2_O)        0.124    19.083 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.287    19.370    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.709    20.202    sm/M_alum_out[26]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.120    20.322 f  sm/D_states_q[7]_i_69/O
                         net (fo=1, routed)           0.671    20.993    sm/D_states_q[7]_i_69_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.327    21.320 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.632    21.952    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.076 r  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.686    22.762    sm/accel_edge/D_states_q_reg[3]_rep__1_3
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.886 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.446    23.332    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.456 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.752    24.208    sm/accel_edge_n_0
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.428    24.832    sm/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X54Y72         FDRE (Setup_fdre_C_CE)      -0.169    24.886    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         24.886    
                         arrival time                         -24.208    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 4.550ns (23.884%)  route 14.500ns (76.116%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         1.613     7.260    sm/D_states_q[5]
    SLICE_X51Y57         LUT4 (Prop_lut4_I1_O)        0.149     7.409 f  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.536     7.944    sm/ram_reg_i_148_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.332     8.276 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.000     8.276    sm/ram_reg_i_141_n_0
    SLICE_X51Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     8.493 r  sm/ram_reg_i_122/O
                         net (fo=32, routed)          0.773     9.266    L_reg/M_sm_ra2[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.565 r  L_reg/ram_reg_i_92/O
                         net (fo=4, routed)           0.702    10.267    sm/M_sm_rd2[1]
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.391 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          1.499    11.890    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.152    12.042 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.199    12.241    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.326    12.567 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.296    12.863    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.987 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.609    13.596    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.720 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.577    14.297    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.682    15.103    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.227 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.305    15.532    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.656 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.697    16.353    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.477 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.404    16.881    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.005 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.618    17.623    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.150    17.773 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.347    18.119    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.348    18.467 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.491    18.959    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I2_O)        0.124    19.083 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.287    19.370    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.709    20.202    sm/M_alum_out[26]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.120    20.322 f  sm/D_states_q[7]_i_69/O
                         net (fo=1, routed)           0.671    20.993    sm/D_states_q[7]_i_69_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.327    21.320 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.632    21.952    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.076 r  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.686    22.762    sm/accel_edge/D_states_q_reg[3]_rep__1_3
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.886 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.446    23.332    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.456 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.723    24.179    sm/accel_edge_n_0
    SLICE_X54Y69         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.431    24.835    sm/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258    25.093    
                         clock uncertainty           -0.035    25.058    
    SLICE_X54Y69         FDRE (Setup_fdre_C_CE)      -0.169    24.889    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                         -24.179    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.039ns  (logic 4.550ns (23.898%)  route 14.489ns (76.101%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 24.836 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         1.613     7.260    sm/D_states_q[5]
    SLICE_X51Y57         LUT4 (Prop_lut4_I1_O)        0.149     7.409 f  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.536     7.944    sm/ram_reg_i_148_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.332     8.276 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.000     8.276    sm/ram_reg_i_141_n_0
    SLICE_X51Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     8.493 r  sm/ram_reg_i_122/O
                         net (fo=32, routed)          0.773     9.266    L_reg/M_sm_ra2[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.565 r  L_reg/ram_reg_i_92/O
                         net (fo=4, routed)           0.702    10.267    sm/M_sm_rd2[1]
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.391 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          1.499    11.890    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.152    12.042 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.199    12.241    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.326    12.567 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.296    12.863    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.987 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.609    13.596    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.720 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.577    14.297    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.682    15.103    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.227 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.305    15.532    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.656 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.697    16.353    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.477 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.404    16.881    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.005 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.618    17.623    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.150    17.773 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.347    18.119    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.348    18.467 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.491    18.959    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I2_O)        0.124    19.083 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.287    19.370    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.709    20.202    sm/M_alum_out[26]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.120    20.322 f  sm/D_states_q[7]_i_69/O
                         net (fo=1, routed)           0.671    20.993    sm/D_states_q[7]_i_69_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.327    21.320 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.632    21.952    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.076 r  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.686    22.762    sm/accel_edge/D_states_q_reg[3]_rep__1_3
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.886 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.446    23.332    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.456 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.712    24.168    sm/accel_edge_n_0
    SLICE_X54Y68         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.432    24.836    sm/clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
                         clock pessimism              0.258    25.094    
                         clock uncertainty           -0.035    25.059    
    SLICE_X54Y68         FDRE (Setup_fdre_C_CE)      -0.169    24.890    sm/D_states_q_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         24.890    
                         arrival time                         -24.168    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        19.036ns  (logic 4.550ns (23.902%)  route 14.486ns (76.098%))
  Logic Levels:           23  (LUT2=1 LUT4=1 LUT5=5 LUT6=15 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 24.835 - 20.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDSE (Prop_fdse_C_Q)         0.518     5.647 r  sm/D_states_q_reg[5]/Q
                         net (fo=188, routed)         1.613     7.260    sm/D_states_q[5]
    SLICE_X51Y57         LUT4 (Prop_lut4_I1_O)        0.149     7.409 f  sm/ram_reg_i_148/O
                         net (fo=1, routed)           0.536     7.944    sm/ram_reg_i_148_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I0_O)        0.332     8.276 r  sm/ram_reg_i_141/O
                         net (fo=1, routed)           0.000     8.276    sm/ram_reg_i_141_n_0
    SLICE_X51Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     8.493 r  sm/ram_reg_i_122/O
                         net (fo=32, routed)          0.773     9.266    L_reg/M_sm_ra2[0]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.299     9.565 r  L_reg/ram_reg_i_92/O
                         net (fo=4, routed)           0.702    10.267    sm/M_sm_rd2[1]
    SLICE_X48Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.391 r  sm/D_registers_q[7][1]_i_4/O
                         net (fo=94, routed)          1.499    11.890    sm/D_states_q_reg[3]_rep_0[1]
    SLICE_X43Y54         LUT5 (Prop_lut5_I0_O)        0.152    12.042 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.199    12.241    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.326    12.567 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.296    12.863    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.987 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.609    13.596    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.720 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.577    14.297    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.421 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.682    15.103    sm/D_registers_q[7][22]_i_23_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.124    15.227 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.305    15.532    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I1_O)        0.124    15.656 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.697    16.353    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X41Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.477 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.404    16.881    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.005 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.618    17.623    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X38Y61         LUT5 (Prop_lut5_I0_O)        0.150    17.773 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=4, routed)           0.347    18.119    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.348    18.467 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.491    18.959    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X40Y62         LUT5 (Prop_lut5_I2_O)        0.124    19.083 r  sm/D_registers_q[7][26]_i_5/O
                         net (fo=1, routed)           0.287    19.370    sm/D_registers_q[7][26]_i_5_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.494 f  sm/D_registers_q[7][26]_i_2/O
                         net (fo=2, routed)           0.709    20.202    sm/M_alum_out[26]
    SLICE_X47Y61         LUT2 (Prop_lut2_I0_O)        0.120    20.322 f  sm/D_states_q[7]_i_69/O
                         net (fo=1, routed)           0.671    20.993    sm/D_states_q[7]_i_69_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.327    21.320 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.632    21.952    sm/D_states_q[7]_i_58_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I4_O)        0.124    22.076 r  sm/D_states_q[7]_i_28/O
                         net (fo=1, routed)           0.686    22.762    sm/accel_edge/D_states_q_reg[3]_rep__1_3
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.124    22.886 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.446    23.332    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I4_O)        0.124    23.456 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=20, routed)          0.709    24.165    sm/accel_edge_n_0
    SLICE_X52Y69         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.431    24.835    sm/clk_IBUF_BUFG
    SLICE_X52Y69         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258    25.093    
                         clock uncertainty           -0.035    25.058    
    SLICE_X52Y69         FDRE (Setup_fdre_C_CE)      -0.169    24.889    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                         -24.165    
  -------------------------------------------------------------------
                         slack                                  0.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.514%)  route 0.280ns (66.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.280     1.919    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X52Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.514%)  route 0.280ns (66.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.280     1.919    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X52Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.514%)  route 0.280ns (66.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.280     1.919    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X52Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.514%)  route 0.280ns (66.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.554     1.498    sr2/clk_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.280     1.919    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.822     2.012    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.533    
    SLICE_X52Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.843    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.290%)  route 0.283ns (66.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.919    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.290%)  route 0.283ns (66.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.919    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.290%)  route 0.283ns (66.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.919    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.290%)  route 0.283ns (66.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.283     1.919    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y73         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.509    
    SLICE_X52Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.819    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.521%)  route 0.321ns (69.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.551     1.495    sr3/clk_IBUF_BUFG
    SLICE_X53Y74         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.321     1.957    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.821     2.011    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.511    
    SLICE_X52Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.820    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.521%)  route 0.321ns (69.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.551     1.495    sr3/clk_IBUF_BUFG
    SLICE_X53Y74         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.321     1.957    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.821     2.011    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y72         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.511    
    SLICE_X52Y72         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.820    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y20   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y21   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y55   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y53   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y55   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X52Y54   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X46Y55   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y56   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y55   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y73   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X52Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       13.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 0.897ns (14.970%)  route 5.095ns (85.030%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.478     5.604 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.933     6.537    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.295     6.832 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          3.586    10.418    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.542 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576    11.118    fifo_reset_cond/AS[0]
    SLICE_X50Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.428    24.832    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X50Y72         FDPE (Recov_fdpe_C_PRE)     -0.361    24.694    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         24.694    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 0.897ns (14.970%)  route 5.095ns (85.030%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.478     5.604 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.933     6.537    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.295     6.832 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          3.586    10.418    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.542 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576    11.118    fifo_reset_cond/AS[0]
    SLICE_X50Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.428    24.832    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X50Y72         FDPE (Recov_fdpe_C_PRE)     -0.361    24.694    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         24.694    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 0.897ns (14.970%)  route 5.095ns (85.030%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.478     5.604 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.933     6.537    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.295     6.832 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          3.586    10.418    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.542 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576    11.118    fifo_reset_cond/AS[0]
    SLICE_X50Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.428    24.832    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X50Y72         FDPE (Recov_fdpe_C_PRE)     -0.361    24.694    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         24.694    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                 13.576    

Slack (MET) :             13.576ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_0 rise@20.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 0.897ns (14.970%)  route 5.095ns (85.030%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 24.832 - 20.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.478     5.604 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         0.933     6.537    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y69         LUT2 (Prop_lut2_I1_O)        0.295     6.832 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          3.586    10.418    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I2_O)        0.124    10.542 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.576    11.118    fifo_reset_cond/AS[0]
    SLICE_X50Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     20.000    20.000 r  
    N14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    21.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.428    24.832    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    25.090    
                         clock uncertainty           -0.035    25.055    
    SLICE_X50Y72         FDPE (Recov_fdpe_C_PRE)     -0.361    24.694    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         24.694    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                 13.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.039%)  route 0.528ns (73.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y71         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         0.349     1.988    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.033 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.212    fifo_reset_cond/AS[0]
    SLICE_X50Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X50Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.440    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.039%)  route 0.528ns (73.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y71         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         0.349     1.988    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.033 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.212    fifo_reset_cond/AS[0]
    SLICE_X50Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X50Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.440    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.039%)  route 0.528ns (73.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y71         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         0.349     1.988    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.033 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.212    fifo_reset_cond/AS[0]
    SLICE_X50Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X50Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.440    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.039%)  route 0.528ns (73.961%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X53Y71         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         0.349     1.988    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I5_O)        0.045     2.033 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     2.212    fifo_reset_cond/AS[0]
    SLICE_X50Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.511    
    SLICE_X50Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     1.440    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.772    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.019ns  (logic 11.691ns (32.458%)  route 24.328ns (67.542%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.064     6.722    L_reg/M_sm_pbc[13]
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.152     6.874 f  L_reg/L_5478f72c_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.017     7.891    L_reg/L_5478f72c_remainder0_carry_i_23__0_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.326     8.217 f  L_reg/L_5478f72c_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.853     9.071    L_reg/L_5478f72c_remainder0_carry_i_12__0_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.152     9.223 f  L_reg/L_5478f72c_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.891    L_reg/L_5478f72c_remainder0_carry_i_20__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.360    10.251 r  L_reg/L_5478f72c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.000    11.251    L_reg/L_5478f72c_remainder0_carry_i_10__0_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I1_O)        0.326    11.577 r  L_reg/L_5478f72c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.577    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.220 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.853    13.074    L_reg/L_5478f72c_remainder0_1[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.307    13.381 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.581    14.961    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.085 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.749    15.834    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124    15.958 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.006    16.964    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I1_O)        0.152    17.116 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.136    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y47         LUT3 (Prop_lut3_I0_O)        0.352    18.488 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.827    19.314    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.328    19.642 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    19.642    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.192 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.192    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.640 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.992    21.633    L_reg/L_5478f72c_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.303    21.936 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.879    22.815    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.939 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.562    24.501    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.124    24.625 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.700    25.324    L_reg/i__carry_i_13__1_0
    SLICE_X55Y49         LUT5 (Prop_lut5_I0_O)        0.152    25.476 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.277    L_reg/i__carry_i_23__1_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.326    26.603 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.753    27.356    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y48         LUT3 (Prop_lut3_I1_O)        0.148    27.504 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.027    28.531    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.328    28.859 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.859    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.409 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.409    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.523 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.524    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.837 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    30.701    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.306    31.007 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.120    32.127    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I1_O)        0.124    32.251 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.935    33.186    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I2_O)        0.124    33.310 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    34.012    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I5_O)        0.124    34.136 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.884    35.020    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    35.144 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.470    37.614    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    41.159 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.159    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.884ns  (logic 11.942ns (33.278%)  route 23.943ns (66.722%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.064     6.722    L_reg/M_sm_pbc[13]
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.152     6.874 f  L_reg/L_5478f72c_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.017     7.891    L_reg/L_5478f72c_remainder0_carry_i_23__0_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.326     8.217 f  L_reg/L_5478f72c_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.853     9.071    L_reg/L_5478f72c_remainder0_carry_i_12__0_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.152     9.223 f  L_reg/L_5478f72c_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.891    L_reg/L_5478f72c_remainder0_carry_i_20__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.360    10.251 r  L_reg/L_5478f72c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.000    11.251    L_reg/L_5478f72c_remainder0_carry_i_10__0_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I1_O)        0.326    11.577 r  L_reg/L_5478f72c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.577    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.220 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.853    13.074    L_reg/L_5478f72c_remainder0_1[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.307    13.381 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.581    14.961    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.085 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.749    15.834    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124    15.958 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.006    16.964    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I1_O)        0.152    17.116 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.136    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y47         LUT3 (Prop_lut3_I0_O)        0.352    18.488 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.827    19.314    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.328    19.642 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    19.642    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.192 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.192    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.640 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.992    21.633    L_reg/L_5478f72c_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.303    21.936 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.879    22.815    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.939 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.562    24.501    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.124    24.625 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.700    25.324    L_reg/i__carry_i_13__1_0
    SLICE_X55Y49         LUT5 (Prop_lut5_I0_O)        0.152    25.476 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.277    L_reg/i__carry_i_23__1_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.326    26.603 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.753    27.356    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y48         LUT3 (Prop_lut3_I1_O)        0.148    27.504 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.027    28.531    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.328    28.859 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.859    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.409 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.409    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.523 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.524    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.837 f  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    30.701    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.306    31.007 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.120    32.127    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I1_O)        0.124    32.251 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.935    33.186    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I2_O)        0.124    33.310 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    34.012    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I5_O)        0.124    34.136 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.627    34.763    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.150    34.913 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.342    37.255    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    41.024 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.024    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.818ns  (logic 11.876ns (33.158%)  route 23.942ns (66.842%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.064     6.722    L_reg/M_sm_pbc[13]
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.152     6.874 f  L_reg/L_5478f72c_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.017     7.891    L_reg/L_5478f72c_remainder0_carry_i_23__0_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.326     8.217 f  L_reg/L_5478f72c_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.853     9.071    L_reg/L_5478f72c_remainder0_carry_i_12__0_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.152     9.223 f  L_reg/L_5478f72c_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.891    L_reg/L_5478f72c_remainder0_carry_i_20__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.360    10.251 r  L_reg/L_5478f72c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.000    11.251    L_reg/L_5478f72c_remainder0_carry_i_10__0_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I1_O)        0.326    11.577 r  L_reg/L_5478f72c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.577    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.220 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.853    13.074    L_reg/L_5478f72c_remainder0_1[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.307    13.381 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.581    14.961    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.085 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.749    15.834    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124    15.958 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.006    16.964    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I1_O)        0.152    17.116 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.136    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y47         LUT3 (Prop_lut3_I0_O)        0.352    18.488 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.827    19.314    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.328    19.642 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    19.642    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.192 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.192    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.640 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.992    21.633    L_reg/L_5478f72c_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.303    21.936 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.879    22.815    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.939 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.562    24.501    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.124    24.625 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.700    25.324    L_reg/i__carry_i_13__1_0
    SLICE_X55Y49         LUT5 (Prop_lut5_I0_O)        0.152    25.476 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.277    L_reg/i__carry_i_23__1_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.326    26.603 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.753    27.356    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y48         LUT3 (Prop_lut3_I1_O)        0.148    27.504 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.027    28.531    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.328    28.859 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.859    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.409 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.409    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.523 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.524    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.837 f  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    30.701    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.306    31.007 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.120    32.127    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I1_O)        0.124    32.251 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.935    33.186    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I2_O)        0.124    33.310 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    34.012    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I5_O)        0.124    34.136 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.884    35.020    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.153    35.173 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.083    37.257    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.958 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.958    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.797ns  (logic 11.690ns (32.655%)  route 24.108ns (67.345%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.064     6.722    L_reg/M_sm_pbc[13]
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.152     6.874 f  L_reg/L_5478f72c_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.017     7.891    L_reg/L_5478f72c_remainder0_carry_i_23__0_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.326     8.217 f  L_reg/L_5478f72c_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.853     9.071    L_reg/L_5478f72c_remainder0_carry_i_12__0_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.152     9.223 f  L_reg/L_5478f72c_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.891    L_reg/L_5478f72c_remainder0_carry_i_20__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.360    10.251 r  L_reg/L_5478f72c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.000    11.251    L_reg/L_5478f72c_remainder0_carry_i_10__0_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I1_O)        0.326    11.577 r  L_reg/L_5478f72c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.577    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.220 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.853    13.074    L_reg/L_5478f72c_remainder0_1[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.307    13.381 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.581    14.961    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.085 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.749    15.834    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124    15.958 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.006    16.964    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I1_O)        0.152    17.116 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.136    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y47         LUT3 (Prop_lut3_I0_O)        0.352    18.488 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.827    19.314    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.328    19.642 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    19.642    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.192 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.192    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.640 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.992    21.633    L_reg/L_5478f72c_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.303    21.936 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.879    22.815    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.939 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.562    24.501    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.124    24.625 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.700    25.324    L_reg/i__carry_i_13__1_0
    SLICE_X55Y49         LUT5 (Prop_lut5_I0_O)        0.152    25.476 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.277    L_reg/i__carry_i_23__1_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.326    26.603 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.753    27.356    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y48         LUT3 (Prop_lut3_I1_O)        0.148    27.504 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.027    28.531    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.328    28.859 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.859    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.409 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.409    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.523 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.524    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.837 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    30.701    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.306    31.007 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.120    32.127    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I1_O)        0.124    32.251 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.935    33.186    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I2_O)        0.124    33.310 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    34.012    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I5_O)        0.124    34.136 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.630    34.766    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I0_O)        0.124    34.890 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.504    37.394    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.937 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.937    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.788ns  (logic 11.883ns (33.203%)  route 23.905ns (66.797%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.064     6.722    L_reg/M_sm_pbc[13]
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.152     6.874 f  L_reg/L_5478f72c_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.017     7.891    L_reg/L_5478f72c_remainder0_carry_i_23__0_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.326     8.217 f  L_reg/L_5478f72c_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.853     9.071    L_reg/L_5478f72c_remainder0_carry_i_12__0_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.152     9.223 f  L_reg/L_5478f72c_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.891    L_reg/L_5478f72c_remainder0_carry_i_20__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.360    10.251 r  L_reg/L_5478f72c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.000    11.251    L_reg/L_5478f72c_remainder0_carry_i_10__0_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I1_O)        0.326    11.577 r  L_reg/L_5478f72c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.577    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.220 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.853    13.074    L_reg/L_5478f72c_remainder0_1[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.307    13.381 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.581    14.961    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.085 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.749    15.834    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124    15.958 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.006    16.964    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I1_O)        0.152    17.116 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.136    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y47         LUT3 (Prop_lut3_I0_O)        0.352    18.488 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.827    19.314    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.328    19.642 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    19.642    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.192 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.192    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.640 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.992    21.633    L_reg/L_5478f72c_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.303    21.936 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.879    22.815    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.939 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.562    24.501    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.124    24.625 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.700    25.324    L_reg/i__carry_i_13__1_0
    SLICE_X55Y49         LUT5 (Prop_lut5_I0_O)        0.152    25.476 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.277    L_reg/i__carry_i_23__1_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.326    26.603 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.753    27.356    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y48         LUT3 (Prop_lut3_I1_O)        0.148    27.504 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.027    28.531    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.328    28.859 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.859    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.409 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.409    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.523 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.524    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.837 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    30.701    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.306    31.007 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.120    32.127    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I1_O)        0.124    32.251 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.935    33.186    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I2_O)        0.124    33.310 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    34.012    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I5_O)        0.124    34.136 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.630    34.766    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I1_O)        0.150    34.916 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.301    37.217    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    40.928 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.928    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.436ns  (logic 11.750ns (33.158%)  route 23.686ns (66.842%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X45Y52         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.551     7.110    L_reg/M_sm_timer[9]
    SLICE_X38Y53         LUT3 (Prop_lut3_I1_O)        0.299     7.409 r  L_reg/L_5478f72c_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.810     8.219    L_reg/L_5478f72c_remainder0_carry_i_21__1_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.343 f  L_reg/L_5478f72c_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.969     9.312    L_reg/L_5478f72c_remainder0_carry_i_18__1_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.464 f  L_reg/L_5478f72c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.133    L_reg/L_5478f72c_remainder0_carry_i_20__1_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.360    10.493 r  L_reg/L_5478f72c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.651    11.144    L_reg/L_5478f72c_remainder0_carry_i_10__1_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.326    11.470 r  L_reg/L_5478f72c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.470    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.110 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.695    12.805    L_reg/L_5478f72c_remainder0_3[3]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.306    13.111 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.666    14.776    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.900 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.800    15.701    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I3_O)        0.152    15.853 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.853    16.705    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    17.059 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.793    17.852    L_reg/i__carry_i_19__3_n_0
    SLICE_X31Y52         LUT3 (Prop_lut3_I0_O)        0.354    18.206 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.826    19.032    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.326    19.358 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.465    19.823    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.330 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.330    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.444 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.444    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.778 f  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.931    21.709    L_reg/L_5478f72c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.303    22.012 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.173    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.297 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.364    23.661    L_reg/i__carry_i_14__1_0
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.124    23.785 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    24.486    L_reg/i__carry_i_25__3_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.610 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.820    25.430    L_reg/i__carry_i_20__3_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I2_O)        0.124    25.554 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.662    26.216    L_reg/i__carry_i_13__3_n_0
    SLICE_X32Y49         LUT3 (Prop_lut3_I1_O)        0.150    26.366 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.491    26.856    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.326    27.182 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.182    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.732 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.732    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.846 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.846    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.960 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    27.961    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.183 f  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.250    29.433    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.299    29.732 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.012    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124    30.136 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.838    30.974    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.098 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.844    31.942    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    32.066 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.182    33.248    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I3_O)        0.150    33.398 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.415    36.813    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    40.576 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.576    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.431ns  (logic 11.762ns (33.197%)  route 23.669ns (66.803%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X45Y52         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.551     7.110    L_reg/M_sm_timer[9]
    SLICE_X38Y53         LUT3 (Prop_lut3_I1_O)        0.299     7.409 r  L_reg/L_5478f72c_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.810     8.219    L_reg/L_5478f72c_remainder0_carry_i_21__1_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.343 f  L_reg/L_5478f72c_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.969     9.312    L_reg/L_5478f72c_remainder0_carry_i_18__1_n_0
    SLICE_X37Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.464 f  L_reg/L_5478f72c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.133    L_reg/L_5478f72c_remainder0_carry_i_20__1_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I4_O)        0.360    10.493 r  L_reg/L_5478f72c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.651    11.144    L_reg/L_5478f72c_remainder0_carry_i_10__1_n_0
    SLICE_X36Y51         LUT4 (Prop_lut4_I1_O)        0.326    11.470 r  L_reg/L_5478f72c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.470    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X36Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.110 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.695    12.805    L_reg/L_5478f72c_remainder0_3[3]
    SLICE_X37Y51         LUT4 (Prop_lut4_I1_O)        0.306    13.111 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.666    14.776    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X30Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.900 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.800    15.701    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I3_O)        0.152    15.853 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.853    16.705    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.354    17.059 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.793    17.852    L_reg/i__carry_i_19__3_n_0
    SLICE_X31Y52         LUT3 (Prop_lut3_I0_O)        0.354    18.206 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.826    19.032    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y50         LUT2 (Prop_lut2_I1_O)        0.326    19.358 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.465    19.823    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X33Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.330 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.330    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.444 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.444    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.778 f  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.931    21.709    L_reg/L_5478f72c_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X32Y50         LUT5 (Prop_lut5_I4_O)        0.303    22.012 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.161    22.173    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X32Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.297 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.364    23.661    L_reg/i__carry_i_14__1_0
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.124    23.785 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.701    24.486    L_reg/i__carry_i_25__3_n_0
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.124    24.610 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.820    25.430    L_reg/i__carry_i_20__3_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I2_O)        0.124    25.554 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.662    26.216    L_reg/i__carry_i_13__3_n_0
    SLICE_X32Y49         LUT3 (Prop_lut3_I1_O)        0.150    26.366 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.491    26.856    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X33Y47         LUT5 (Prop_lut5_I0_O)        0.326    27.182 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.182    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X33Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.732 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.732    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.846 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.846    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.960 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001    27.961    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.183 r  timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.250    29.433    timerseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.299    29.732 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.012    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.124    30.136 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.838    30.974    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.098 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.844    31.942    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    32.066 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.172    33.238    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y53         LUT4 (Prop_lut4_I3_O)        0.152    33.390 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.408    36.798    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    40.571 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.571    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.329ns  (logic 11.774ns (33.328%)  route 23.554ns (66.672%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X50Y55         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          2.092     7.753    L_reg/M_sm_pac[12]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.146     7.899 r  L_reg/L_5478f72c_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.671     8.570    L_reg/L_5478f72c_remainder0_carry_i_23_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.328     8.898 f  L_reg/L_5478f72c_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.686     9.585    L_reg/L_5478f72c_remainder0_carry_i_18_n_0
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.737 f  L_reg/L_5478f72c_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.088    10.824    L_reg/L_5478f72c_remainder0_carry_i_20_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.352    11.176 r  L_reg/L_5478f72c_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.817    11.993    L_reg/L_5478f72c_remainder0_carry_i_10_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.326    12.319 r  L_reg/L_5478f72c_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.319    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.869 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.870    aseg_driver/decimal_renderer/L_5478f72c_remainder0_carry_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.183 f  aseg_driver/decimal_renderer/L_5478f72c_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.971    14.154    L_reg/L_5478f72c_remainder0[7]
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.306    14.460 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.664    15.124    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.248 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.826    16.074    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.198 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.094    17.292    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.152    17.444 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.698    18.142    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.360    18.502 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.977    19.479    L_reg/i__carry_i_11_n_0
    SLICE_X42Y48         LUT2 (Prop_lut2_I1_O)        0.326    19.805 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.496    20.301    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X41Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.808 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.808    aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.922 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.923    aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.236 f  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.030    22.266    L_reg/L_5478f72c_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.306    22.572 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.006    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124    23.130 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.981    24.111    L_reg/i__carry_i_14_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.150    24.261 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.716    L_reg/i__carry_i_25_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.326    25.042 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.868    25.910    L_reg/i__carry_i_20_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124    26.034 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.821    26.855    L_reg/i__carry_i_13_n_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.152    27.007 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.653    27.660    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.332    27.992 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.992    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.542 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.542    aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.656 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.656    aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.878 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.948    29.826    aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.299    30.125 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.512    30.637    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.761 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.644    31.405    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    31.529 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.335    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124    32.459 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.667    33.125    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124    33.249 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.654    36.903    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.472 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.472    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.209ns  (logic 11.660ns (33.117%)  route 23.549ns (66.883%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.518     5.658 f  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.064     6.722    L_reg/M_sm_pbc[13]
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.152     6.874 f  L_reg/L_5478f72c_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.017     7.891    L_reg/L_5478f72c_remainder0_carry_i_23__0_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.326     8.217 f  L_reg/L_5478f72c_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.853     9.071    L_reg/L_5478f72c_remainder0_carry_i_12__0_n_0
    SLICE_X51Y50         LUT3 (Prop_lut3_I0_O)        0.152     9.223 f  L_reg/L_5478f72c_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669     9.891    L_reg/L_5478f72c_remainder0_carry_i_20__0_n_0
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.360    10.251 r  L_reg/L_5478f72c_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.000    11.251    L_reg/L_5478f72c_remainder0_carry_i_10__0_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I1_O)        0.326    11.577 r  L_reg/L_5478f72c_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.577    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.220 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.853    13.074    L_reg/L_5478f72c_remainder0_1[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.307    13.381 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.581    14.961    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.085 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.749    15.834    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.124    15.958 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           1.006    16.964    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X49Y47         LUT5 (Prop_lut5_I1_O)        0.152    17.116 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           1.019    18.136    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y47         LUT3 (Prop_lut3_I0_O)        0.352    18.488 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.827    19.314    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I1_O)        0.328    19.642 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    19.642    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.192 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.192    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.306 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.640 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.992    21.633    L_reg/L_5478f72c_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.303    21.936 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.879    22.815    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X51Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.939 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.562    24.501    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I0_O)        0.124    24.625 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.700    25.324    L_reg/i__carry_i_13__1_0
    SLICE_X55Y49         LUT5 (Prop_lut5_I0_O)        0.152    25.476 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.801    26.277    L_reg/i__carry_i_23__1_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I0_O)        0.326    26.603 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.753    27.356    L_reg/i__carry_i_13__1_n_0
    SLICE_X54Y48         LUT3 (Prop_lut3_I1_O)        0.148    27.504 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.027    28.531    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X53Y48         LUT5 (Prop_lut5_I0_O)        0.328    28.859 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.859    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.409 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.409    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.523 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    29.524    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.837 r  bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    30.701    bseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.306    31.007 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.120    32.127    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I1_O)        0.124    32.251 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.935    33.186    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I2_O)        0.124    33.310 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    34.012    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I5_O)        0.124    34.136 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.627    34.763    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y47         LUT4 (Prop_lut4_I1_O)        0.124    34.887 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.948    36.835    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.349 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.349    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.127ns  (logic 12.018ns (34.212%)  route 23.110ns (65.788%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X50Y55         FDRE                                         r  L_reg/D_registers_q_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  L_reg/D_registers_q_reg[2][12]/Q
                         net (fo=12, routed)          2.092     7.753    L_reg/M_sm_pac[12]
    SLICE_X42Y50         LUT2 (Prop_lut2_I0_O)        0.146     7.899 r  L_reg/L_5478f72c_remainder0_carry_i_23/O
                         net (fo=3, routed)           0.671     8.570    L_reg/L_5478f72c_remainder0_carry_i_23_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.328     8.898 f  L_reg/L_5478f72c_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.686     9.585    L_reg/L_5478f72c_remainder0_carry_i_18_n_0
    SLICE_X44Y50         LUT3 (Prop_lut3_I1_O)        0.152     9.737 f  L_reg/L_5478f72c_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.088    10.824    L_reg/L_5478f72c_remainder0_carry_i_20_n_0
    SLICE_X44Y49         LUT5 (Prop_lut5_I4_O)        0.352    11.176 r  L_reg/L_5478f72c_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.817    11.993    L_reg/L_5478f72c_remainder0_carry_i_10_n_0
    SLICE_X43Y49         LUT4 (Prop_lut4_I1_O)        0.326    12.319 r  L_reg/L_5478f72c_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.319    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.869 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.870    aseg_driver/decimal_renderer/L_5478f72c_remainder0_carry_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.183 f  aseg_driver/decimal_renderer/L_5478f72c_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.971    14.154    L_reg/L_5478f72c_remainder0[7]
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.306    14.460 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.664    15.124    L_reg/i__carry__1_i_10_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I0_O)        0.124    15.248 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.826    16.074    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I0_O)        0.124    16.198 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           1.094    17.292    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I2_O)        0.152    17.444 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.698    18.142    L_reg/i__carry_i_20__0_n_0
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.360    18.502 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.977    19.479    L_reg/i__carry_i_11_n_0
    SLICE_X42Y48         LUT2 (Prop_lut2_I1_O)        0.326    19.805 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.496    20.301    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X41Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.808 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.808    aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.922 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    20.923    aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.236 f  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.030    22.266    L_reg/L_5478f72c_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.306    22.572 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.006    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124    23.130 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.981    24.111    L_reg/i__carry_i_14_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I0_O)        0.150    24.261 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    24.716    L_reg/i__carry_i_25_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.326    25.042 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.868    25.910    L_reg/i__carry_i_20_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124    26.034 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.821    26.855    L_reg/i__carry_i_13_n_0
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.152    27.007 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.653    27.660    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.332    27.992 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.992    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.542 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.542    aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.656 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.656    aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.878 r  aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.948    29.826    aseg_driver/decimal_renderer/L_5478f72c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.299    30.125 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.512    30.637    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.124    30.761 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.644    31.405    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    31.529 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.335    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I5_O)        0.124    32.459 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.667    33.125    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.153    33.278 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.209    36.488    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.783    40.270 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.270    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.396ns (81.071%)  route 0.326ns (18.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.701 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.326     2.027    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.259 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.259    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.350ns (72.027%)  route 0.524ns (27.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.524     2.176    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.384 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.384    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_495629174[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.415ns (75.179%)  route 0.467ns (24.821%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.593     1.537    forLoop_idx_0_495629174[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_495629174[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_495629174[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.131     1.809    forLoop_idx_0_495629174[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.854 r  forLoop_idx_0_495629174[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=20, routed)          0.336     2.190    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.420 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.420    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.899ns  (logic 1.406ns (74.040%)  route 0.493ns (25.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.592     1.536    display/clk_IBUF_BUFG
    SLICE_X60Y54         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y54         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.493     2.193    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.435 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.435    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_338803880[0].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.412ns (72.521%)  route 0.535ns (27.479%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.587     1.531    forLoop_idx_0_338803880[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  forLoop_idx_0_338803880[0].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  forLoop_idx_0_338803880[0].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.134     1.805    forLoop_idx_0_338803880[0].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X58Y67         LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  forLoop_idx_0_338803880[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=21, routed)          0.401     2.252    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.477 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.477    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_338803880[3].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.971ns  (logic 1.409ns (71.498%)  route 0.562ns (28.502%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.589     1.533    forLoop_idx_0_338803880[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_338803880[3].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_338803880[3].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.119     1.793    forLoop_idx_0_338803880[3].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.838 r  forLoop_idx_0_338803880[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=16, routed)          0.443     2.281    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.504 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.504    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_495629174[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.421ns (71.720%)  route 0.560ns (28.280%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.592     1.536    forLoop_idx_0_495629174[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  forLoop_idx_0_495629174[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_495629174[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.214     1.891    forLoop_idx_0_495629174[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X60Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.936 r  forLoop_idx_0_495629174[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=25, routed)          0.346     2.282    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.516 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.516    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_338803880[2].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.408ns (70.962%)  route 0.576ns (29.038%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.592     1.536    forLoop_idx_0_338803880[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_338803880[2].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_338803880[2].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.161     1.838    forLoop_idx_0_338803880[2].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X63Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.883 r  forLoop_idx_0_338803880[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=17, routed)          0.415     2.298    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.520 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.520    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.373ns (68.343%)  route 0.636ns (31.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.636     2.314    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.546 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.546    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_338803880[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.413ns (68.718%)  route 0.643ns (31.282%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.591     1.535    forLoop_idx_0_338803880[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_338803880[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_338803880[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.225     1.901    forLoop_idx_0_338803880[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.946 r  forLoop_idx_0_338803880[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=16, routed)          0.418     2.364    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.590 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.590    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_338803880[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.219ns  (logic 1.502ns (28.783%)  route 3.717ns (71.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.717     5.219    forLoop_idx_0_338803880[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y66         FDRE                                         r  forLoop_idx_0_338803880[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.501     4.905    forLoop_idx_0_338803880[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  forLoop_idx_0_338803880[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_338803880[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.101ns  (logic 1.488ns (29.160%)  route 3.614ns (70.840%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.614     5.101    forLoop_idx_0_338803880[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y66         FDRE                                         r  forLoop_idx_0_338803880[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.501     4.905    forLoop_idx_0_338803880[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  forLoop_idx_0_338803880[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_338803880[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.061ns  (logic 1.500ns (29.637%)  route 3.561ns (70.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.561     5.061    forLoop_idx_0_338803880[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_338803880[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.506     4.910    forLoop_idx_0_338803880[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_338803880[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_338803880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.670ns  (logic 1.490ns (31.902%)  route 3.180ns (68.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.180     4.670    forLoop_idx_0_338803880[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y53         FDRE                                         r  forLoop_idx_0_338803880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.443     4.847    forLoop_idx_0_338803880[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  forLoop_idx_0_338803880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.840ns  (logic 1.496ns (38.946%)  route 2.344ns (61.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.344     3.840    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.840ns  (logic 1.496ns (38.946%)  route 2.344ns (61.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.344     3.840    reset_cond/AS[0]
    SLICE_X64Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.840ns  (logic 1.496ns (38.946%)  route 2.344ns (61.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.344     3.840    reset_cond/AS[0]
    SLICE_X64Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.840ns  (logic 1.496ns (38.946%)  route 2.344ns (61.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.344     3.840    reset_cond/AS[0]
    SLICE_X64Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.840ns  (logic 1.496ns (38.946%)  route 2.344ns (61.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.344     3.840    reset_cond/AS[0]
    SLICE_X64Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 1.493ns (45.180%)  route 1.812ns (54.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.812     3.305    cond_butt_next_play/sync/D[0]
    SLICE_X62Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         1.504     4.908    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_495629174[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.236ns (38.887%)  route 0.371ns (61.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.371     0.607    forLoop_idx_0_495629174[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_495629174[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.858     2.048    forLoop_idx_0_495629174[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y63         FDRE                                         r  forLoop_idx_0_495629174[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_495629174[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.230ns (33.417%)  route 0.458ns (66.583%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.458     0.688    forLoop_idx_0_495629174[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_495629174[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.862     2.052    forLoop_idx_0_495629174[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_495629174[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.261ns (25.568%)  route 0.760ns (74.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.021    cond_butt_next_play/sync/D[0]
    SLICE_X62Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.858     2.048    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y63         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.263ns (21.266%)  route 0.974ns (78.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.974     1.238    reset_cond/AS[0]
    SLICE_X65Y53         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y53         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.263ns (21.266%)  route 0.974ns (78.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.974     1.238    reset_cond/AS[0]
    SLICE_X64Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.263ns (21.266%)  route 0.974ns (78.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.974     1.238    reset_cond/AS[0]
    SLICE_X64Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.263ns (21.266%)  route 0.974ns (78.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.974     1.238    reset_cond/AS[0]
    SLICE_X64Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.263ns (21.266%)  route 0.974ns (78.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.974     1.238    reset_cond/AS[0]
    SLICE_X64Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_338803880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.257ns (15.017%)  route 1.457ns (84.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.457     1.714    forLoop_idx_0_338803880[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y53         FDRE                                         r  forLoop_idx_0_338803880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.834     2.024    forLoop_idx_0_338803880[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  forLoop_idx_0_338803880[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_338803880[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.863ns  (logic 0.268ns (14.365%)  route 1.595ns (85.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.595     1.863    forLoop_idx_0_338803880[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_338803880[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=595, routed)         0.860     2.049    forLoop_idx_0_338803880[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  forLoop_idx_0_338803880[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





