15:25:22 INFO  : Registering command handlers for SDK TCF services
15:25:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\temp_xsdb_launch_script.tcl
15:25:25 INFO  : XSCT server has started successfully.
15:25:25 INFO  : Successfully done setting XSCT server connection channel  
15:25:25 INFO  : Successfully done setting SDK workspace  
15:25:25 INFO  : Processing command line option -hwspec C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper.hdf.
20:45:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:45:24 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
20:45:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:45:59 INFO  : 'fpga -state' command is executed.
20:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:45:59 INFO  : 'jtag frequency' command is executed.
20:45:59 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:59 INFO  : Context for 'APU' is selected.
20:45:59 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:59 INFO  : Context for 'APU' is selected.
20:45:59 INFO  : 'stop' command is executed.
20:46:00 INFO  : 'ps7_init' command is executed.
20:46:00 INFO  : 'ps7_post_config' command is executed.
20:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:00 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:00 INFO  : Memory regions updated for context APU
20:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:00 INFO  : 'con' command is executed.
20:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:46:00 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:46:12 INFO  : Disconnected from the channel tcfchan#1.
20:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:13 INFO  : 'fpga -state' command is executed.
20:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:13 INFO  : 'jtag frequency' command is executed.
20:46:13 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:13 INFO  : Context for 'APU' is selected.
20:46:15 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:46:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:15 INFO  : Context for 'APU' is selected.
20:46:15 INFO  : 'stop' command is executed.
20:46:15 INFO  : 'ps7_init' command is executed.
20:46:15 INFO  : 'ps7_post_config' command is executed.
20:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:15 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:16 INFO  : Memory regions updated for context APU
20:46:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:16 INFO  : 'con' command is executed.
20:46:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:46:16 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:46:34 INFO  : Disconnected from the channel tcfchan#2.
20:46:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:35 INFO  : 'fpga -state' command is executed.
20:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:36 INFO  : 'jtag frequency' command is executed.
20:46:36 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:46:36 INFO  : Context for 'APU' is selected.
20:46:37 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:46:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:37 INFO  : Context for 'APU' is selected.
20:46:37 INFO  : 'stop' command is executed.
20:46:37 INFO  : 'ps7_init' command is executed.
20:46:37 INFO  : 'ps7_post_config' command is executed.
20:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:46:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:37 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:38 INFO  : Memory regions updated for context APU
20:46:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:38 INFO  : 'con' command is executed.
20:46:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:46:38 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:48:19 INFO  : Disconnected from the channel tcfchan#3.
20:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:48:20 INFO  : 'fpga -state' command is executed.
20:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:48:20 INFO  : 'jtag frequency' command is executed.
20:48:20 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:20 INFO  : Context for 'APU' is selected.
20:48:21 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:48:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:21 INFO  : Context for 'APU' is selected.
20:48:21 INFO  : 'stop' command is executed.
20:48:22 INFO  : 'ps7_init' command is executed.
20:48:22 INFO  : 'ps7_post_config' command is executed.
20:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:22 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:22 INFO  : Memory regions updated for context APU
20:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:22 INFO  : 'con' command is executed.
20:48:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:48:22 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:48:52 INFO  : Disconnected from the channel tcfchan#4.
20:48:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:48:53 INFO  : 'fpga -state' command is executed.
20:48:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:48:53 INFO  : 'jtag frequency' command is executed.
20:48:53 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:48:53 INFO  : Context for 'APU' is selected.
20:48:55 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:55 INFO  : Context for 'APU' is selected.
20:48:55 INFO  : 'stop' command is executed.
20:48:55 INFO  : 'ps7_init' command is executed.
20:48:55 INFO  : 'ps7_post_config' command is executed.
20:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:55 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:56 INFO  : Memory regions updated for context APU
20:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:56 INFO  : 'con' command is executed.
20:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:48:56 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:49:37 INFO  : Disconnected from the channel tcfchan#5.
20:49:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:49:38 INFO  : 'fpga -state' command is executed.
20:49:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:49:38 INFO  : 'jtag frequency' command is executed.
20:49:38 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:49:38 INFO  : Context for 'APU' is selected.
20:49:40 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:49:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:40 INFO  : Context for 'APU' is selected.
20:49:40 INFO  : 'stop' command is executed.
20:49:40 INFO  : 'ps7_init' command is executed.
20:49:40 INFO  : 'ps7_post_config' command is executed.
20:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:49:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:41 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:41 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:41 INFO  : Memory regions updated for context APU
20:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:41 INFO  : 'con' command is executed.
20:49:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:49:41 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:51:18 INFO  : Disconnected from the channel tcfchan#6.
20:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:51:19 INFO  : 'fpga -state' command is executed.
20:51:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:51:19 INFO  : 'jtag frequency' command is executed.
20:51:19 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:19 INFO  : Context for 'APU' is selected.
20:51:21 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:51:21 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:21 INFO  : Context for 'APU' is selected.
20:51:21 INFO  : 'stop' command is executed.
20:51:21 INFO  : 'ps7_init' command is executed.
20:51:21 INFO  : 'ps7_post_config' command is executed.
20:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:21 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:21 INFO  : Memory regions updated for context APU
20:51:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:21 INFO  : 'con' command is executed.
20:51:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:51:21 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:51:57 INFO  : Disconnected from the channel tcfchan#7.
20:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:51:58 INFO  : 'fpga -state' command is executed.
20:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:51:59 INFO  : 'jtag frequency' command is executed.
20:51:59 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:59 INFO  : Context for 'APU' is selected.
20:52:00 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:52:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:00 INFO  : Context for 'APU' is selected.
20:52:00 INFO  : 'stop' command is executed.
20:52:00 INFO  : 'ps7_init' command is executed.
20:52:00 INFO  : 'ps7_post_config' command is executed.
20:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:01 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:01 INFO  : Memory regions updated for context APU
20:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:01 INFO  : 'con' command is executed.
20:52:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:52:01 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:53:59 INFO  : Disconnected from the channel tcfchan#8.
20:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:54:00 INFO  : 'fpga -state' command is executed.
20:54:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:54:00 INFO  : 'jtag frequency' command is executed.
20:54:00 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:00 INFO  : Context for 'APU' is selected.
20:54:02 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:54:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:02 INFO  : Context for 'APU' is selected.
20:54:02 INFO  : 'stop' command is executed.
20:54:02 INFO  : 'ps7_init' command is executed.
20:54:02 INFO  : 'ps7_post_config' command is executed.
20:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:02 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:02 INFO  : Memory regions updated for context APU
20:54:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:03 INFO  : 'con' command is executed.
20:54:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:54:03 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:54:14 INFO  : Disconnected from the channel tcfchan#9.
20:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:54:15 INFO  : 'fpga -state' command is executed.
20:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:54:15 INFO  : 'jtag frequency' command is executed.
20:54:15 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:15 INFO  : Context for 'APU' is selected.
20:54:16 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:54:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:16 INFO  : Context for 'APU' is selected.
20:54:17 INFO  : 'stop' command is executed.
20:54:17 INFO  : 'ps7_init' command is executed.
20:54:17 INFO  : 'ps7_post_config' command is executed.
20:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:17 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:17 INFO  : Memory regions updated for context APU
20:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:17 INFO  : 'con' command is executed.
20:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:54:17 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:56:33 INFO  : Disconnected from the channel tcfchan#10.
20:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:56:34 INFO  : 'fpga -state' command is executed.
20:56:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:34 INFO  : 'jtag frequency' command is executed.
20:56:34 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:56:34 INFO  : Context for 'APU' is selected.
20:56:35 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:56:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:56:35 INFO  : Context for 'APU' is selected.
20:56:35 INFO  : 'stop' command is executed.
20:56:36 INFO  : 'ps7_init' command is executed.
20:56:36 INFO  : 'ps7_post_config' command is executed.
20:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:36 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:56:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:56:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:36 INFO  : Memory regions updated for context APU
20:56:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:56:36 INFO  : 'con' command is executed.
20:56:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:56:36 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:57:22 INFO  : Disconnected from the channel tcfchan#11.
20:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:57:24 INFO  : 'fpga -state' command is executed.
20:57:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:57:24 INFO  : 'jtag frequency' command is executed.
20:57:24 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:24 INFO  : Context for 'APU' is selected.
20:57:25 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:25 INFO  : Context for 'APU' is selected.
20:57:25 INFO  : 'stop' command is executed.
20:57:26 INFO  : 'ps7_init' command is executed.
20:57:26 INFO  : 'ps7_post_config' command is executed.
20:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:26 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:26 INFO  : Memory regions updated for context APU
20:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:26 INFO  : 'con' command is executed.
20:57:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:57:26 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:59:29 INFO  : Disconnected from the channel tcfchan#12.
20:59:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:59:30 INFO  : 'fpga -state' command is executed.
20:59:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:59:30 INFO  : 'jtag frequency' command is executed.
20:59:30 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:30 INFO  : Context for 'APU' is selected.
20:59:32 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
20:59:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:32 INFO  : Context for 'APU' is selected.
20:59:32 INFO  : 'stop' command is executed.
20:59:32 INFO  : 'ps7_init' command is executed.
20:59:32 INFO  : 'ps7_post_config' command is executed.
20:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:32 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:32 INFO  : Memory regions updated for context APU
20:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:32 INFO  : 'con' command is executed.
20:59:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:59:32 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:00:09 INFO  : Disconnected from the channel tcfchan#13.
21:00:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:00:10 INFO  : 'fpga -state' command is executed.
21:00:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:11 INFO  : 'jtag frequency' command is executed.
21:00:11 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:11 INFO  : Context for 'APU' is selected.
21:00:12 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:00:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:12 INFO  : Context for 'APU' is selected.
21:00:12 INFO  : 'stop' command is executed.
21:00:12 INFO  : 'ps7_init' command is executed.
21:00:12 INFO  : 'ps7_post_config' command is executed.
21:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:13 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:13 INFO  : Memory regions updated for context APU
21:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:13 INFO  : 'con' command is executed.
21:00:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:00:13 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:00:22 INFO  : Disconnected from the channel tcfchan#14.
21:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:00:23 INFO  : 'fpga -state' command is executed.
21:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:24 INFO  : 'jtag frequency' command is executed.
21:00:24 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:24 INFO  : Context for 'APU' is selected.
21:00:25 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:00:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:25 INFO  : Context for 'APU' is selected.
21:00:25 INFO  : 'stop' command is executed.
21:00:25 INFO  : 'ps7_init' command is executed.
21:00:25 INFO  : 'ps7_post_config' command is executed.
21:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:26 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:26 INFO  : Memory regions updated for context APU
21:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:26 INFO  : 'con' command is executed.
21:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:00:26 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:00:41 INFO  : Disconnected from the channel tcfchan#15.
21:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:00:42 INFO  : 'fpga -state' command is executed.
21:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:42 INFO  : 'jtag frequency' command is executed.
21:00:42 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:42 INFO  : Context for 'APU' is selected.
21:00:44 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:00:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:44 INFO  : Context for 'APU' is selected.
21:00:44 INFO  : 'stop' command is executed.
21:00:44 INFO  : 'ps7_init' command is executed.
21:00:44 INFO  : 'ps7_post_config' command is executed.
21:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:44 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:44 INFO  : Memory regions updated for context APU
21:00:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:44 INFO  : 'con' command is executed.
21:00:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:00:44 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:01:13 INFO  : Disconnected from the channel tcfchan#16.
21:01:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:01:14 INFO  : 'fpga -state' command is executed.
21:01:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:01:14 INFO  : 'jtag frequency' command is executed.
21:01:14 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:14 INFO  : Context for 'APU' is selected.
21:01:16 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:01:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:16 INFO  : Context for 'APU' is selected.
21:01:16 INFO  : 'stop' command is executed.
21:01:16 INFO  : 'ps7_init' command is executed.
21:01:16 INFO  : 'ps7_post_config' command is executed.
21:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:16 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:16 INFO  : Memory regions updated for context APU
21:01:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:16 INFO  : 'con' command is executed.
21:01:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:01:16 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:01:31 INFO  : Disconnected from the channel tcfchan#17.
21:01:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:01:32 INFO  : 'fpga -state' command is executed.
21:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:01:32 INFO  : 'jtag frequency' command is executed.
21:01:32 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:32 INFO  : Context for 'APU' is selected.
21:01:34 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:01:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:34 INFO  : Context for 'APU' is selected.
21:01:34 INFO  : 'stop' command is executed.
21:01:34 INFO  : 'ps7_init' command is executed.
21:01:34 INFO  : 'ps7_post_config' command is executed.
21:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:34 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:34 INFO  : Memory regions updated for context APU
21:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:34 INFO  : 'con' command is executed.
21:01:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:01:34 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:01:43 INFO  : Disconnected from the channel tcfchan#18.
21:01:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:01:44 INFO  : 'fpga -state' command is executed.
21:01:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:01:44 INFO  : 'jtag frequency' command is executed.
21:01:44 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:44 INFO  : Context for 'APU' is selected.
21:01:46 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:01:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:46 INFO  : Context for 'APU' is selected.
21:01:46 INFO  : 'stop' command is executed.
21:01:46 INFO  : 'ps7_init' command is executed.
21:01:46 INFO  : 'ps7_post_config' command is executed.
21:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:47 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:47 INFO  : Memory regions updated for context APU
21:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:47 INFO  : 'con' command is executed.
21:01:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:01:47 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:02:44 INFO  : Disconnected from the channel tcfchan#19.
21:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:02:45 INFO  : 'fpga -state' command is executed.
21:02:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:02:45 INFO  : 'jtag frequency' command is executed.
21:02:45 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:45 INFO  : Context for 'APU' is selected.
21:02:46 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:02:46 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:46 INFO  : Context for 'APU' is selected.
21:02:47 INFO  : 'stop' command is executed.
21:02:47 INFO  : 'ps7_init' command is executed.
21:02:47 INFO  : 'ps7_post_config' command is executed.
21:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:47 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:47 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:47 INFO  : Memory regions updated for context APU
21:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:47 INFO  : 'con' command is executed.
21:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:02:47 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:03:56 INFO  : Disconnected from the channel tcfchan#20.
21:03:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:03:57 INFO  : 'fpga -state' command is executed.
21:03:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:03:58 INFO  : 'jtag frequency' command is executed.
21:03:58 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:03:58 INFO  : Context for 'APU' is selected.
21:03:59 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:03:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:59 INFO  : Context for 'APU' is selected.
21:03:59 INFO  : 'stop' command is executed.
21:04:00 INFO  : 'ps7_init' command is executed.
21:04:00 INFO  : 'ps7_post_config' command is executed.
21:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:00 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:00 INFO  : Memory regions updated for context APU
21:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:00 INFO  : 'con' command is executed.
21:04:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:04:00 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:04:27 INFO  : Disconnected from the channel tcfchan#21.
21:04:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:04:28 INFO  : 'fpga -state' command is executed.
21:04:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:04:28 INFO  : 'jtag frequency' command is executed.
21:04:28 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:28 INFO  : Context for 'APU' is selected.
21:04:30 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:30 INFO  : Context for 'APU' is selected.
21:04:30 INFO  : 'stop' command is executed.
21:04:30 INFO  : 'ps7_init' command is executed.
21:04:30 INFO  : 'ps7_post_config' command is executed.
21:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:30 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:30 INFO  : Memory regions updated for context APU
21:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:30 INFO  : 'con' command is executed.
21:04:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:04:30 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:04:50 INFO  : Disconnected from the channel tcfchan#22.
21:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:04:51 INFO  : 'fpga -state' command is executed.
21:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:04:51 INFO  : 'jtag frequency' command is executed.
21:04:51 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:51 INFO  : Context for 'APU' is selected.
21:04:53 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:04:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:53 INFO  : Context for 'APU' is selected.
21:04:53 INFO  : 'stop' command is executed.
21:04:53 INFO  : 'ps7_init' command is executed.
21:04:53 INFO  : 'ps7_post_config' command is executed.
21:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:53 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:53 INFO  : Memory regions updated for context APU
21:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:53 INFO  : 'con' command is executed.
21:04:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:04:53 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:05:07 INFO  : Disconnected from the channel tcfchan#23.
21:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:08 INFO  : 'fpga -state' command is executed.
21:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:08 INFO  : 'jtag frequency' command is executed.
21:05:08 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:08 INFO  : Context for 'APU' is selected.
21:05:09 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:05:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:09 INFO  : Context for 'APU' is selected.
21:05:09 INFO  : 'stop' command is executed.
21:05:10 INFO  : 'ps7_init' command is executed.
21:05:10 INFO  : 'ps7_post_config' command is executed.
21:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:10 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:10 INFO  : Memory regions updated for context APU
21:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:10 INFO  : 'con' command is executed.
21:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:10 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:09:09 INFO  : Disconnected from the channel tcfchan#24.
21:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:09:10 INFO  : 'fpga -state' command is executed.
21:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:09:10 INFO  : 'jtag frequency' command is executed.
21:09:10 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:10 INFO  : Context for 'APU' is selected.
21:09:11 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:09:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:11 INFO  : Context for 'APU' is selected.
21:09:11 INFO  : 'stop' command is executed.
21:09:12 INFO  : 'ps7_init' command is executed.
21:09:12 INFO  : 'ps7_post_config' command is executed.
21:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:12 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:12 INFO  : Memory regions updated for context APU
21:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:12 INFO  : 'con' command is executed.
21:09:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:09:12 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:09:35 INFO  : Disconnected from the channel tcfchan#25.
21:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:09:36 INFO  : 'fpga -state' command is executed.
21:09:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:09:36 INFO  : 'jtag frequency' command is executed.
21:09:36 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:36 INFO  : Context for 'APU' is selected.
21:09:38 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:09:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:38 INFO  : Context for 'APU' is selected.
21:09:38 INFO  : 'stop' command is executed.
21:09:38 INFO  : 'ps7_init' command is executed.
21:09:38 INFO  : 'ps7_post_config' command is executed.
21:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:39 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:39 INFO  : Memory regions updated for context APU
21:09:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:39 INFO  : 'con' command is executed.
21:09:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:09:39 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:09:55 INFO  : Disconnected from the channel tcfchan#26.
21:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:09:56 INFO  : 'fpga -state' command is executed.
21:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:09:56 INFO  : 'jtag frequency' command is executed.
21:09:56 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:56 INFO  : Context for 'APU' is selected.
21:09:58 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:09:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:58 INFO  : Context for 'APU' is selected.
21:09:58 INFO  : 'stop' command is executed.
21:09:58 INFO  : 'ps7_init' command is executed.
21:09:58 INFO  : 'ps7_post_config' command is executed.
21:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:58 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:58 INFO  : Memory regions updated for context APU
21:09:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:58 INFO  : 'con' command is executed.
21:09:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:09:58 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:10:17 INFO  : Disconnected from the channel tcfchan#27.
21:10:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:10:18 INFO  : 'fpga -state' command is executed.
21:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:10:19 INFO  : 'jtag frequency' command is executed.
21:10:19 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:19 INFO  : Context for 'APU' is selected.
21:10:20 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:10:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:20 INFO  : Context for 'APU' is selected.
21:10:20 INFO  : 'stop' command is executed.
21:10:20 INFO  : 'ps7_init' command is executed.
21:10:20 INFO  : 'ps7_post_config' command is executed.
21:10:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:21 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:21 INFO  : Memory regions updated for context APU
21:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:21 INFO  : 'con' command is executed.
21:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:10:21 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:10:29 INFO  : Disconnected from the channel tcfchan#28.
21:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:10:30 INFO  : 'fpga -state' command is executed.
21:10:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:10:30 INFO  : 'jtag frequency' command is executed.
21:10:30 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:30 INFO  : Context for 'APU' is selected.
21:10:32 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:10:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:32 INFO  : Context for 'APU' is selected.
21:10:32 INFO  : 'stop' command is executed.
21:10:32 INFO  : 'ps7_init' command is executed.
21:10:32 INFO  : 'ps7_post_config' command is executed.
21:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:32 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:32 INFO  : Memory regions updated for context APU
21:10:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:33 INFO  : 'con' command is executed.
21:10:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:10:33 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:10:43 INFO  : Disconnected from the channel tcfchan#29.
21:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:10:44 INFO  : 'fpga -state' command is executed.
21:10:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:10:44 INFO  : 'jtag frequency' command is executed.
21:10:44 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:44 INFO  : Context for 'APU' is selected.
21:10:45 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:10:45 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:45 INFO  : Context for 'APU' is selected.
21:10:45 INFO  : 'stop' command is executed.
21:10:46 INFO  : 'ps7_init' command is executed.
21:10:46 INFO  : 'ps7_post_config' command is executed.
21:10:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:46 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:46 INFO  : Memory regions updated for context APU
21:10:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:46 INFO  : 'con' command is executed.
21:10:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:10:46 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:11:03 INFO  : Disconnected from the channel tcfchan#30.
21:11:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:11:05 INFO  : 'fpga -state' command is executed.
21:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:11:05 INFO  : 'jtag frequency' command is executed.
21:11:05 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:05 INFO  : Context for 'APU' is selected.
21:11:06 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:11:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:06 INFO  : Context for 'APU' is selected.
21:11:06 INFO  : 'stop' command is executed.
21:11:07 INFO  : 'ps7_init' command is executed.
21:11:07 INFO  : 'ps7_post_config' command is executed.
21:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:07 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:07 INFO  : Memory regions updated for context APU
21:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:07 INFO  : 'con' command is executed.
21:11:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:11:07 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:11:24 INFO  : Disconnected from the channel tcfchan#31.
21:11:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:11:25 INFO  : 'fpga -state' command is executed.
21:11:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:11:25 INFO  : 'jtag frequency' command is executed.
21:11:25 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:25 INFO  : Context for 'APU' is selected.
21:11:26 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:11:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:26 INFO  : Context for 'APU' is selected.
21:11:26 INFO  : 'stop' command is executed.
21:11:27 INFO  : 'ps7_init' command is executed.
21:11:27 INFO  : 'ps7_post_config' command is executed.
21:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:27 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:27 INFO  : Memory regions updated for context APU
21:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:27 INFO  : 'con' command is executed.
21:11:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:11:27 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:11:39 INFO  : Disconnected from the channel tcfchan#32.
21:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:11:40 INFO  : 'fpga -state' command is executed.
21:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:11:40 INFO  : 'jtag frequency' command is executed.
21:11:40 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:11:40 INFO  : Context for 'APU' is selected.
21:11:42 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:11:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:42 INFO  : Context for 'APU' is selected.
21:11:42 INFO  : 'stop' command is executed.
21:11:42 INFO  : 'ps7_init' command is executed.
21:11:42 INFO  : 'ps7_post_config' command is executed.
21:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:42 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:42 INFO  : Memory regions updated for context APU
21:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:43 INFO  : 'con' command is executed.
21:11:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:11:43 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:13:15 INFO  : Disconnected from the channel tcfchan#33.
21:13:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:16 INFO  : 'fpga -state' command is executed.
21:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:13:16 INFO  : 'jtag frequency' command is executed.
21:13:16 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:16 INFO  : Context for 'APU' is selected.
21:13:17 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:13:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:17 INFO  : Context for 'APU' is selected.
21:13:17 INFO  : 'stop' command is executed.
21:13:18 INFO  : 'ps7_init' command is executed.
21:13:18 INFO  : 'ps7_post_config' command is executed.
21:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:18 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:18 INFO  : Memory regions updated for context APU
21:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:18 INFO  : 'con' command is executed.
21:13:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:18 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:14:56 INFO  : Disconnected from the channel tcfchan#34.
21:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:14:58 INFO  : 'fpga -state' command is executed.
21:14:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:14:58 INFO  : 'jtag frequency' command is executed.
21:14:58 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:58 INFO  : Context for 'APU' is selected.
21:14:59 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:14:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:59 INFO  : Context for 'APU' is selected.
21:14:59 INFO  : 'stop' command is executed.
21:14:59 INFO  : 'ps7_init' command is executed.
21:14:59 INFO  : 'ps7_post_config' command is executed.
21:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:14:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:00 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:00 INFO  : Memory regions updated for context APU
21:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:00 INFO  : 'con' command is executed.
21:15:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:15:00 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:15:10 INFO  : Disconnected from the channel tcfchan#35.
21:15:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:15:11 INFO  : 'fpga -state' command is executed.
21:15:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:15:11 INFO  : 'jtag frequency' command is executed.
21:15:11 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:11 INFO  : Context for 'APU' is selected.
21:15:13 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:15:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:13 INFO  : Context for 'APU' is selected.
21:15:13 INFO  : 'stop' command is executed.
21:15:13 INFO  : 'ps7_init' command is executed.
21:15:13 INFO  : 'ps7_post_config' command is executed.
21:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:13 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:13 INFO  : Memory regions updated for context APU
21:15:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:14 INFO  : 'con' command is executed.
21:15:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:15:14 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:18:41 INFO  : Disconnected from the channel tcfchan#36.
21:18:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:18:43 INFO  : 'fpga -state' command is executed.
21:18:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:18:43 INFO  : 'jtag frequency' command is executed.
21:18:43 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:18:43 INFO  : Context for 'APU' is selected.
21:18:44 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:18:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:44 INFO  : Context for 'APU' is selected.
21:18:44 INFO  : 'stop' command is executed.
21:18:44 INFO  : 'ps7_init' command is executed.
21:18:44 INFO  : 'ps7_post_config' command is executed.
21:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:18:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:45 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:45 INFO  : Memory regions updated for context APU
21:18:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:45 INFO  : 'con' command is executed.
21:18:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:18:45 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:19:39 INFO  : Disconnected from the channel tcfchan#37.
21:19:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:40 INFO  : 'fpga -state' command is executed.
21:19:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:19:40 INFO  : 'jtag frequency' command is executed.
21:19:40 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:40 INFO  : Context for 'APU' is selected.
21:19:42 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:19:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:42 INFO  : Context for 'APU' is selected.
21:19:42 INFO  : 'stop' command is executed.
21:19:42 INFO  : 'ps7_init' command is executed.
21:19:42 INFO  : 'ps7_post_config' command is executed.
21:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:42 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:42 INFO  : Memory regions updated for context APU
21:19:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:42 INFO  : 'con' command is executed.
21:19:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:42 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:19:55 INFO  : Disconnected from the channel tcfchan#38.
21:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:57 INFO  : 'fpga -state' command is executed.
21:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:19:57 INFO  : 'jtag frequency' command is executed.
21:19:57 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:57 INFO  : Context for 'APU' is selected.
21:19:58 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:58 INFO  : Context for 'APU' is selected.
21:19:58 INFO  : 'stop' command is executed.
21:19:58 INFO  : 'ps7_init' command is executed.
21:19:58 INFO  : 'ps7_post_config' command is executed.
21:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:59 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:59 INFO  : Memory regions updated for context APU
21:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:59 INFO  : 'con' command is executed.
21:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:59 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:20:31 INFO  : Disconnected from the channel tcfchan#39.
21:20:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:20:32 INFO  : 'fpga -state' command is executed.
21:20:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:20:32 INFO  : 'jtag frequency' command is executed.
21:20:32 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:20:32 INFO  : Context for 'APU' is selected.
21:20:33 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:33 INFO  : Context for 'APU' is selected.
21:20:33 INFO  : 'stop' command is executed.
21:20:34 INFO  : 'ps7_init' command is executed.
21:20:34 INFO  : 'ps7_post_config' command is executed.
21:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:34 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:34 INFO  : Memory regions updated for context APU
21:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:34 INFO  : 'con' command is executed.
21:20:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:20:34 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:21:52 INFO  : Disconnected from the channel tcfchan#40.
21:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:53 INFO  : 'fpga -state' command is executed.
21:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:53 INFO  : 'jtag frequency' command is executed.
21:21:53 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:53 INFO  : Context for 'APU' is selected.
21:21:55 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:55 INFO  : Context for 'APU' is selected.
21:21:55 INFO  : 'stop' command is executed.
21:21:55 INFO  : 'ps7_init' command is executed.
21:21:55 INFO  : 'ps7_post_config' command is executed.
21:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:55 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:55 INFO  : Memory regions updated for context APU
21:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:55 INFO  : 'con' command is executed.
21:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:55 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:22:57 INFO  : Disconnected from the channel tcfchan#41.
21:23:24 INFO  : Registering command handlers for SDK TCF services
21:23:25 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\temp_xsdb_launch_script.tcl
21:23:27 INFO  : XSCT server has started successfully.
21:23:27 INFO  : Successfully done setting XSCT server connection channel  
21:23:27 INFO  : Successfully done setting SDK workspace  
21:23:27 INFO  : Processing command line option -hwspec C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper.hdf.
21:23:28 INFO  : Checking for hwspec changes in the project SoC_wrapper_hw_platform_0.
21:23:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1697097806636,  Project:1697095489808
21:23:30 INFO  : The hardware specification for project 'SoC_wrapper_hw_platform_0' is different from C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper.hdf.
21:23:30 INFO  : Copied contents of C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper.hdf into \SoC_wrapper_hw_platform_0\system.hdf.
21:23:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:23:35 INFO  : 
21:23:36 INFO  : Updating hardware inferred compiler options for projecy_3.
21:23:36 INFO  : Clearing existing target manager status.
21:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:24:40 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
21:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:24:47 INFO  : 'fpga -state' command is executed.
21:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:24:47 INFO  : 'jtag frequency' command is executed.
21:24:47 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:47 INFO  : Context for 'APU' is selected.
21:24:47 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:24:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:47 INFO  : Context for 'APU' is selected.
21:24:47 INFO  : 'stop' command is executed.
21:24:48 INFO  : 'ps7_init' command is executed.
21:24:48 INFO  : 'ps7_post_config' command is executed.
21:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:48 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:48 INFO  : Memory regions updated for context APU
21:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:48 INFO  : 'con' command is executed.
21:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:24:48 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:24:56 INFO  : Disconnected from the channel tcfchan#1.
21:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:24:57 INFO  : 'fpga -state' command is executed.
21:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:24:57 INFO  : 'jtag frequency' command is executed.
21:24:57 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:57 INFO  : Context for 'APU' is selected.
21:24:58 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:24:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:58 INFO  : Context for 'APU' is selected.
21:24:58 INFO  : 'stop' command is executed.
21:24:58 INFO  : 'ps7_init' command is executed.
21:24:58 INFO  : 'ps7_post_config' command is executed.
21:24:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:59 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:59 INFO  : Memory regions updated for context APU
21:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:59 INFO  : 'con' command is executed.
21:24:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:24:59 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:26:49 INFO  : Disconnected from the channel tcfchan#2.
21:26:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:50 INFO  : 'fpga -state' command is executed.
21:26:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:50 INFO  : 'jtag frequency' command is executed.
21:26:50 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:50 INFO  : Context for 'APU' is selected.
21:26:50 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:26:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:50 INFO  : Context for 'APU' is selected.
21:26:50 INFO  : 'stop' command is executed.
21:26:50 INFO  : 'ps7_init' command is executed.
21:26:50 INFO  : 'ps7_post_config' command is executed.
21:26:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:51 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:51 INFO  : Memory regions updated for context APU
21:26:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:51 INFO  : 'con' command is executed.
21:26:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:51 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:27:17 INFO  : Disconnected from the channel tcfchan#3.
21:27:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:27:18 INFO  : 'fpga -state' command is executed.
21:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:27:18 INFO  : 'jtag frequency' command is executed.
21:27:18 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:18 INFO  : Context for 'APU' is selected.
21:27:18 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:27:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:18 INFO  : Context for 'APU' is selected.
21:27:18 INFO  : 'stop' command is executed.
21:27:18 INFO  : 'ps7_init' command is executed.
21:27:18 INFO  : 'ps7_post_config' command is executed.
21:27:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:19 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:19 INFO  : Memory regions updated for context APU
21:27:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:19 INFO  : 'con' command is executed.
21:27:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:27:19 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:27:52 INFO  : Disconnected from the channel tcfchan#4.
21:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:27:53 INFO  : 'fpga -state' command is executed.
21:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:27:53 INFO  : 'jtag frequency' command is executed.
21:27:53 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:53 INFO  : Context for 'APU' is selected.
21:27:53 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:27:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:53 INFO  : Context for 'APU' is selected.
21:27:53 INFO  : 'stop' command is executed.
21:27:53 INFO  : 'ps7_init' command is executed.
21:27:53 INFO  : 'ps7_post_config' command is executed.
21:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:53 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:53 INFO  : Memory regions updated for context APU
21:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:54 INFO  : 'con' command is executed.
21:27:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:27:54 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:28:00 INFO  : Disconnected from the channel tcfchan#5.
21:28:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:28:01 INFO  : 'fpga -state' command is executed.
21:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:28:01 INFO  : 'jtag frequency' command is executed.
21:28:01 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:01 INFO  : Context for 'APU' is selected.
21:28:01 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:01 INFO  : Context for 'APU' is selected.
21:28:01 INFO  : 'stop' command is executed.
21:28:01 INFO  : 'ps7_init' command is executed.
21:28:01 INFO  : 'ps7_post_config' command is executed.
21:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:28:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:01 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:02 INFO  : Memory regions updated for context APU
21:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:02 INFO  : 'con' command is executed.
21:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:28:02 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:28:02 INFO  : Disconnected from the channel tcfchan#6.
21:28:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:28:03 INFO  : 'fpga -state' command is executed.
21:28:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:28:03 INFO  : 'jtag frequency' command is executed.
21:28:03 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:03 INFO  : Context for 'APU' is selected.
21:28:03 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:28:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:03 INFO  : Context for 'APU' is selected.
21:28:03 INFO  : 'stop' command is executed.
21:28:04 INFO  : 'ps7_init' command is executed.
21:28:04 INFO  : 'ps7_post_config' command is executed.
21:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:04 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:04 INFO  : Memory regions updated for context APU
21:28:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:04 INFO  : 'con' command is executed.
21:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:28:04 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:29:41 INFO  : Disconnected from the channel tcfchan#7.
21:29:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:42 INFO  : 'fpga -state' command is executed.
21:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:42 INFO  : 'jtag frequency' command is executed.
21:29:42 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:42 INFO  : Context for 'APU' is selected.
21:29:42 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:29:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:42 INFO  : Context for 'APU' is selected.
21:29:42 INFO  : 'stop' command is executed.
21:29:42 INFO  : 'ps7_init' command is executed.
21:29:42 INFO  : 'ps7_post_config' command is executed.
21:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:42 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:43 INFO  : Memory regions updated for context APU
21:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:43 INFO  : 'con' command is executed.
21:29:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:43 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:29:54 INFO  : Disconnected from the channel tcfchan#8.
21:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:55 INFO  : 'fpga -state' command is executed.
21:29:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:55 INFO  : 'jtag frequency' command is executed.
21:29:55 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:55 INFO  : Context for 'APU' is selected.
21:29:55 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:29:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:55 INFO  : Context for 'APU' is selected.
21:29:55 INFO  : 'stop' command is executed.
21:29:56 INFO  : 'ps7_init' command is executed.
21:29:56 INFO  : 'ps7_post_config' command is executed.
21:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:56 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:56 INFO  : Memory regions updated for context APU
21:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:56 INFO  : 'con' command is executed.
21:29:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:56 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:30:28 INFO  : Disconnected from the channel tcfchan#9.
21:30:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:29 INFO  : 'fpga -state' command is executed.
21:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:30:30 INFO  : 'jtag frequency' command is executed.
21:30:30 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:30 INFO  : Context for 'APU' is selected.
21:30:30 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:30 INFO  : Context for 'APU' is selected.
21:30:30 INFO  : 'stop' command is executed.
21:30:30 INFO  : 'ps7_init' command is executed.
21:30:30 INFO  : 'ps7_post_config' command is executed.
21:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:30 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:30 INFO  : Memory regions updated for context APU
21:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:30 INFO  : 'con' command is executed.
21:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:30:30 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:30:31 INFO  : Disconnected from the channel tcfchan#10.
21:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:32 INFO  : 'fpga -state' command is executed.
21:30:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:30:32 INFO  : 'jtag frequency' command is executed.
21:30:32 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:32 INFO  : Context for 'APU' is selected.
21:30:32 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:30:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:32 INFO  : Context for 'APU' is selected.
21:30:32 INFO  : 'stop' command is executed.
21:30:32 INFO  : 'ps7_init' command is executed.
21:30:32 INFO  : 'ps7_post_config' command is executed.
21:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:32 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:33 INFO  : Memory regions updated for context APU
21:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:33 INFO  : 'con' command is executed.
21:30:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:30:33 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:31:05 INFO  : Disconnected from the channel tcfchan#11.
21:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:31:06 INFO  : 'fpga -state' command is executed.
21:31:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:31:06 INFO  : 'jtag frequency' command is executed.
21:31:06 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:06 INFO  : Context for 'APU' is selected.
21:31:06 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:31:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:06 INFO  : Context for 'APU' is selected.
21:31:07 INFO  : 'stop' command is executed.
21:31:07 INFO  : 'ps7_init' command is executed.
21:31:07 INFO  : 'ps7_post_config' command is executed.
21:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:07 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:07 INFO  : Memory regions updated for context APU
21:31:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:07 INFO  : 'con' command is executed.
21:31:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:31:07 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:31:55 INFO  : Disconnected from the channel tcfchan#12.
21:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:31:56 INFO  : 'fpga -state' command is executed.
21:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:31:56 INFO  : 'jtag frequency' command is executed.
21:31:56 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:56 INFO  : Context for 'APU' is selected.
21:31:56 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:31:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:56 INFO  : Context for 'APU' is selected.
21:31:56 INFO  : 'stop' command is executed.
21:31:56 INFO  : 'ps7_init' command is executed.
21:31:56 INFO  : 'ps7_post_config' command is executed.
21:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:31:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:57 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:57 INFO  : Memory regions updated for context APU
21:31:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:57 INFO  : 'con' command is executed.
21:31:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:31:57 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:32:02 INFO  : Disconnected from the channel tcfchan#13.
21:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:32:03 INFO  : 'fpga -state' command is executed.
21:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:03 INFO  : 'jtag frequency' command is executed.
21:32:03 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:03 INFO  : Context for 'APU' is selected.
21:32:03 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:03 INFO  : Context for 'APU' is selected.
21:32:03 INFO  : 'stop' command is executed.
21:32:03 INFO  : 'ps7_init' command is executed.
21:32:03 INFO  : 'ps7_post_config' command is executed.
21:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:04 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:04 INFO  : Memory regions updated for context APU
21:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:04 INFO  : 'con' command is executed.
21:32:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:32:04 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:32:10 INFO  : Disconnected from the channel tcfchan#14.
21:32:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:32:11 INFO  : 'fpga -state' command is executed.
21:32:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:11 INFO  : 'jtag frequency' command is executed.
21:32:11 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:11 INFO  : Context for 'APU' is selected.
21:32:11 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:32:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:11 INFO  : Context for 'APU' is selected.
21:32:11 INFO  : 'stop' command is executed.
21:32:11 INFO  : 'ps7_init' command is executed.
21:32:11 INFO  : 'ps7_post_config' command is executed.
21:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:12 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:12 INFO  : Memory regions updated for context APU
21:32:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:12 INFO  : 'con' command is executed.
21:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:32:12 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:32:17 INFO  : Disconnected from the channel tcfchan#15.
21:32:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:32:18 INFO  : 'fpga -state' command is executed.
21:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:32:18 INFO  : 'jtag frequency' command is executed.
21:32:18 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:18 INFO  : Context for 'APU' is selected.
21:32:18 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:32:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:19 INFO  : Context for 'APU' is selected.
21:32:19 INFO  : 'stop' command is executed.
21:32:19 INFO  : 'ps7_init' command is executed.
21:32:19 INFO  : 'ps7_post_config' command is executed.
21:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:19 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:19 INFO  : Memory regions updated for context APU
21:32:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:19 INFO  : 'con' command is executed.
21:32:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:32:19 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:33:19 INFO  : Disconnected from the channel tcfchan#16.
21:33:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:33:20 INFO  : 'fpga -state' command is executed.
21:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:33:20 INFO  : 'jtag frequency' command is executed.
21:33:20 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:20 INFO  : Context for 'APU' is selected.
21:33:20 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:33:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:20 INFO  : Context for 'APU' is selected.
21:33:20 INFO  : 'stop' command is executed.
21:33:21 INFO  : 'ps7_init' command is executed.
21:33:21 INFO  : 'ps7_post_config' command is executed.
21:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:21 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:21 INFO  : Memory regions updated for context APU
21:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:21 INFO  : 'con' command is executed.
21:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:33:21 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:34:08 INFO  : Disconnected from the channel tcfchan#17.
21:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:34:09 INFO  : 'fpga -state' command is executed.
21:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:34:09 INFO  : 'jtag frequency' command is executed.
21:34:09 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:09 INFO  : Context for 'APU' is selected.
21:34:09 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:34:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:09 INFO  : Context for 'APU' is selected.
21:34:09 INFO  : 'stop' command is executed.
21:34:09 INFO  : 'ps7_init' command is executed.
21:34:09 INFO  : 'ps7_post_config' command is executed.
21:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:10 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:10 INFO  : Memory regions updated for context APU
21:34:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:10 INFO  : 'con' command is executed.
21:34:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:34:10 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:34:24 INFO  : Disconnected from the channel tcfchan#18.
21:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:34:25 INFO  : 'fpga -state' command is executed.
21:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:34:25 INFO  : 'jtag frequency' command is executed.
21:34:25 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:25 INFO  : Context for 'APU' is selected.
21:34:25 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:25 INFO  : Context for 'APU' is selected.
21:34:26 INFO  : 'stop' command is executed.
21:34:26 INFO  : 'ps7_init' command is executed.
21:34:26 INFO  : 'ps7_post_config' command is executed.
21:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:26 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:26 INFO  : Memory regions updated for context APU
21:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:26 INFO  : 'con' command is executed.
21:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:34:26 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:35:46 INFO  : Disconnected from the channel tcfchan#19.
21:35:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:35:47 INFO  : 'fpga -state' command is executed.
21:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:35:47 INFO  : 'jtag frequency' command is executed.
21:35:47 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:47 INFO  : Context for 'APU' is selected.
21:35:47 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:35:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:47 INFO  : Context for 'APU' is selected.
21:35:47 INFO  : 'stop' command is executed.
21:35:47 INFO  : 'ps7_init' command is executed.
21:35:47 INFO  : 'ps7_post_config' command is executed.
21:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:48 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:48 INFO  : Memory regions updated for context APU
21:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:48 INFO  : 'con' command is executed.
21:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:35:48 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:36:43 INFO  : Disconnected from the channel tcfchan#20.
21:36:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:36:44 INFO  : 'fpga -state' command is executed.
21:36:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:36:44 INFO  : 'jtag frequency' command is executed.
21:36:44 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:44 INFO  : Context for 'APU' is selected.
21:36:44 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:36:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:44 INFO  : Context for 'APU' is selected.
21:36:44 INFO  : 'stop' command is executed.
21:36:44 INFO  : 'ps7_init' command is executed.
21:36:44 INFO  : 'ps7_post_config' command is executed.
21:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:36:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:44 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:45 INFO  : Memory regions updated for context APU
21:36:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:45 INFO  : 'con' command is executed.
21:36:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:36:45 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:37:14 INFO  : Disconnected from the channel tcfchan#21.
21:37:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:37:16 INFO  : 'fpga -state' command is executed.
21:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:37:16 INFO  : 'jtag frequency' command is executed.
21:37:16 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:16 INFO  : Context for 'APU' is selected.
21:37:16 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:37:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:16 INFO  : Context for 'APU' is selected.
21:37:16 INFO  : 'stop' command is executed.
21:37:16 INFO  : 'ps7_init' command is executed.
21:37:16 INFO  : 'ps7_post_config' command is executed.
21:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:16 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:16 INFO  : Memory regions updated for context APU
21:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:17 INFO  : 'con' command is executed.
21:37:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:37:17 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:39:20 INFO  : Disconnected from the channel tcfchan#22.
21:39:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:39:21 INFO  : 'fpga -state' command is executed.
21:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:21 INFO  : 'jtag frequency' command is executed.
21:39:21 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:21 INFO  : Context for 'APU' is selected.
21:39:21 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:39:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:21 INFO  : Context for 'APU' is selected.
21:39:21 INFO  : 'stop' command is executed.
21:39:22 INFO  : 'ps7_init' command is executed.
21:39:22 INFO  : 'ps7_post_config' command is executed.
21:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:22 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:22 INFO  : Memory regions updated for context APU
21:39:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:22 INFO  : 'con' command is executed.
21:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:22 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:39:22 INFO  : Disconnected from the channel tcfchan#23.
21:39:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:39:23 INFO  : 'fpga -state' command is executed.
21:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:24 INFO  : 'jtag frequency' command is executed.
21:39:24 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:24 INFO  : Context for 'APU' is selected.
21:39:24 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:39:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:24 INFO  : Context for 'APU' is selected.
21:39:24 INFO  : 'stop' command is executed.
21:39:24 INFO  : 'ps7_init' command is executed.
21:39:24 INFO  : 'ps7_post_config' command is executed.
21:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:24 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:24 INFO  : Memory regions updated for context APU
21:39:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:24 INFO  : 'con' command is executed.
21:39:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:24 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:42:08 INFO  : Disconnected from the channel tcfchan#24.
21:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:09 INFO  : 'fpga -state' command is executed.
21:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:42:10 INFO  : 'jtag frequency' command is executed.
21:42:10 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:10 INFO  : Context for 'APU' is selected.
21:42:10 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:10 INFO  : Context for 'APU' is selected.
21:42:10 INFO  : 'stop' command is executed.
21:42:10 INFO  : 'ps7_init' command is executed.
21:42:10 INFO  : 'ps7_post_config' command is executed.
21:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:10 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:10 INFO  : Memory regions updated for context APU
21:42:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:10 INFO  : 'con' command is executed.
21:42:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:42:10 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:42:32 INFO  : Disconnected from the channel tcfchan#25.
21:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:33 INFO  : 'fpga -state' command is executed.
21:42:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:42:33 INFO  : 'jtag frequency' command is executed.
21:42:33 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:33 INFO  : Context for 'APU' is selected.
21:42:33 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:33 INFO  : Context for 'APU' is selected.
21:42:33 INFO  : 'stop' command is executed.
21:42:34 INFO  : 'ps7_init' command is executed.
21:42:34 INFO  : 'ps7_post_config' command is executed.
21:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:34 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:34 INFO  : Memory regions updated for context APU
21:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:34 INFO  : 'con' command is executed.
21:42:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:42:34 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:44:02 INFO  : Disconnected from the channel tcfchan#26.
21:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:44:03 INFO  : 'fpga -state' command is executed.
21:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:44:03 INFO  : 'jtag frequency' command is executed.
21:44:03 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:44:03 INFO  : Context for 'APU' is selected.
21:44:03 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:44:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:03 INFO  : Context for 'APU' is selected.
21:44:03 INFO  : 'stop' command is executed.
21:44:04 INFO  : 'ps7_init' command is executed.
21:44:04 INFO  : 'ps7_post_config' command is executed.
21:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:04 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:04 INFO  : Memory regions updated for context APU
21:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:04 INFO  : 'con' command is executed.
21:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:44:04 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:45:52 INFO  : Disconnected from the channel tcfchan#27.
21:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:45:53 INFO  : 'fpga -state' command is executed.
21:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:45:53 INFO  : 'jtag frequency' command is executed.
21:45:53 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:45:53 INFO  : Context for 'APU' is selected.
21:45:53 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:45:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:53 INFO  : Context for 'APU' is selected.
21:45:53 INFO  : 'stop' command is executed.
21:45:54 INFO  : 'ps7_init' command is executed.
21:45:54 INFO  : 'ps7_post_config' command is executed.
21:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:54 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:54 INFO  : Memory regions updated for context APU
21:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:54 INFO  : 'con' command is executed.
21:45:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:45:54 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:46:06 INFO  : Disconnected from the channel tcfchan#28.
21:46:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:07 INFO  : 'fpga -state' command is executed.
21:46:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:07 INFO  : 'jtag frequency' command is executed.
21:46:07 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:07 INFO  : Context for 'APU' is selected.
21:46:07 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:07 INFO  : Context for 'APU' is selected.
21:46:07 INFO  : 'stop' command is executed.
21:46:07 INFO  : 'ps7_init' command is executed.
21:46:07 INFO  : 'ps7_post_config' command is executed.
21:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:08 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:08 INFO  : Memory regions updated for context APU
21:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:08 INFO  : 'con' command is executed.
21:46:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:46:08 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:46:27 INFO  : Disconnected from the channel tcfchan#29.
21:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:28 INFO  : 'fpga -state' command is executed.
21:46:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:28 INFO  : 'jtag frequency' command is executed.
21:46:28 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:28 INFO  : Context for 'APU' is selected.
21:46:28 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:46:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:28 INFO  : Context for 'APU' is selected.
21:46:28 INFO  : 'stop' command is executed.
21:46:29 INFO  : 'ps7_init' command is executed.
21:46:29 INFO  : 'ps7_post_config' command is executed.
21:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:29 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:29 INFO  : Memory regions updated for context APU
21:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:29 INFO  : 'con' command is executed.
21:46:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:46:29 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:48:56 INFO  : Disconnected from the channel tcfchan#30.
21:48:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:57 INFO  : 'fpga -state' command is executed.
21:48:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:48:57 INFO  : 'jtag frequency' command is executed.
21:48:57 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:57 INFO  : Context for 'APU' is selected.
21:48:57 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:48:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:57 INFO  : Context for 'APU' is selected.
21:48:57 INFO  : 'stop' command is executed.
21:48:57 INFO  : 'ps7_init' command is executed.
21:48:57 INFO  : 'ps7_post_config' command is executed.
21:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:58 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:58 INFO  : Memory regions updated for context APU
21:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:58 INFO  : 'con' command is executed.
21:48:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:48:58 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:58 INFO  : 'fpga -state' command is executed.
21:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:48:59 INFO  : 'jtag frequency' command is executed.
21:48:59 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:59 INFO  : Context for 'APU' is selected.
21:48:59 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:48:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:59 INFO  : Context for 'APU' is selected.
21:48:59 INFO  : 'stop' command is executed.
21:48:59 INFO  : 'ps7_init' command is executed.
21:48:59 INFO  : 'ps7_post_config' command is executed.
21:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:59 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:59 INFO  : Memory regions updated for context APU
21:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:59 INFO  : 'con' command is executed.
21:48:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:48:59 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:54:14 INFO  : Disconnected from the channel tcfchan#31.
21:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:54:15 INFO  : 'fpga -state' command is executed.
21:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:54:15 INFO  : 'jtag frequency' command is executed.
21:54:15 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:15 INFO  : Context for 'APU' is selected.
21:54:15 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:15 INFO  : Context for 'APU' is selected.
21:54:16 INFO  : 'stop' command is executed.
21:54:16 INFO  : 'ps7_init' command is executed.
21:54:16 INFO  : 'ps7_post_config' command is executed.
21:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:16 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:16 INFO  : Memory regions updated for context APU
21:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:16 INFO  : 'con' command is executed.
21:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:54:16 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:54:28 INFO  : Disconnected from the channel tcfchan#32.
21:54:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:54:29 INFO  : 'fpga -state' command is executed.
21:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:54:29 INFO  : 'jtag frequency' command is executed.
21:54:29 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:29 INFO  : Context for 'APU' is selected.
21:54:29 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:29 INFO  : Context for 'APU' is selected.
21:54:29 INFO  : 'stop' command is executed.
21:54:29 INFO  : 'ps7_init' command is executed.
21:54:29 INFO  : 'ps7_post_config' command is executed.
21:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:29 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:30 INFO  : Memory regions updated for context APU
21:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:30 INFO  : 'con' command is executed.
21:54:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:54:30 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:54:42 INFO  : Disconnected from the channel tcfchan#33.
21:54:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:54:43 INFO  : 'fpga -state' command is executed.
21:54:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:54:43 INFO  : 'jtag frequency' command is executed.
21:54:43 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:43 INFO  : Context for 'APU' is selected.
21:54:43 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:43 INFO  : Context for 'APU' is selected.
21:54:43 INFO  : 'stop' command is executed.
21:54:43 INFO  : 'ps7_init' command is executed.
21:54:43 INFO  : 'ps7_post_config' command is executed.
21:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:43 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:44 INFO  : Memory regions updated for context APU
21:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:44 INFO  : 'con' command is executed.
21:54:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:54:44 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:55:11 INFO  : Disconnected from the channel tcfchan#34.
21:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:12 INFO  : 'fpga -state' command is executed.
21:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:12 INFO  : 'jtag frequency' command is executed.
21:55:12 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:12 INFO  : Context for 'APU' is selected.
21:55:12 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:55:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:12 INFO  : Context for 'APU' is selected.
21:55:12 INFO  : 'stop' command is executed.
21:55:12 INFO  : 'ps7_init' command is executed.
21:55:12 INFO  : 'ps7_post_config' command is executed.
21:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:12 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:13 INFO  : Memory regions updated for context APU
21:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:13 INFO  : 'con' command is executed.
21:55:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:55:13 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:55:19 INFO  : Disconnected from the channel tcfchan#35.
21:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:20 INFO  : 'fpga -state' command is executed.
21:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:20 INFO  : 'jtag frequency' command is executed.
21:55:20 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:20 INFO  : Context for 'APU' is selected.
21:55:20 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:20 INFO  : Context for 'APU' is selected.
21:55:20 INFO  : 'stop' command is executed.
21:55:21 INFO  : 'ps7_init' command is executed.
21:55:21 INFO  : 'ps7_post_config' command is executed.
21:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:21 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:21 INFO  : Memory regions updated for context APU
21:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:21 INFO  : 'con' command is executed.
21:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:55:21 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:55:48 INFO  : Disconnected from the channel tcfchan#36.
21:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:50 INFO  : 'fpga -state' command is executed.
21:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:50 INFO  : 'jtag frequency' command is executed.
21:55:50 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:50 INFO  : Context for 'APU' is selected.
21:55:50 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:55:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:50 INFO  : Context for 'APU' is selected.
21:55:50 INFO  : 'stop' command is executed.
21:55:50 INFO  : 'ps7_init' command is executed.
21:55:50 INFO  : 'ps7_post_config' command is executed.
21:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:50 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:50 INFO  : Memory regions updated for context APU
21:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:50 INFO  : 'con' command is executed.
21:55:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:55:51 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:56:53 INFO  : Disconnected from the channel tcfchan#37.
21:56:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:56:54 INFO  : 'fpga -state' command is executed.
21:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:56:54 INFO  : 'jtag frequency' command is executed.
21:56:54 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:54 INFO  : Context for 'APU' is selected.
21:56:54 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:54 INFO  : Context for 'APU' is selected.
21:56:54 INFO  : 'stop' command is executed.
21:56:55 INFO  : 'ps7_init' command is executed.
21:56:55 INFO  : 'ps7_post_config' command is executed.
21:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:55 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:55 INFO  : Memory regions updated for context APU
21:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:55 INFO  : 'con' command is executed.
21:56:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:56:55 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
21:59:16 INFO  : Disconnected from the channel tcfchan#38.
21:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:59:17 INFO  : 'fpga -state' command is executed.
21:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:59:18 INFO  : 'jtag frequency' command is executed.
21:59:18 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:18 INFO  : Context for 'APU' is selected.
21:59:18 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
21:59:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:18 INFO  : Context for 'APU' is selected.
21:59:18 INFO  : 'stop' command is executed.
21:59:18 INFO  : 'ps7_init' command is executed.
21:59:18 INFO  : 'ps7_post_config' command is executed.
21:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:18 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:18 INFO  : Memory regions updated for context APU
21:59:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:18 INFO  : 'con' command is executed.
21:59:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:59:18 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
22:00:28 INFO  : Disconnected from the channel tcfchan#39.
22:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:00:29 INFO  : 'fpga -state' command is executed.
22:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:00:29 INFO  : 'jtag frequency' command is executed.
22:00:29 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:29 INFO  : Context for 'APU' is selected.
22:00:29 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
22:00:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:29 INFO  : Context for 'APU' is selected.
22:00:29 INFO  : 'stop' command is executed.
22:00:29 INFO  : 'ps7_init' command is executed.
22:00:29 INFO  : 'ps7_post_config' command is executed.
22:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:30 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:30 INFO  : Memory regions updated for context APU
22:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:30 INFO  : 'con' command is executed.
22:00:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:30 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
22:00:47 INFO  : Disconnected from the channel tcfchan#40.
22:00:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:00:49 INFO  : 'fpga -state' command is executed.
22:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:00:49 INFO  : 'jtag frequency' command is executed.
22:00:49 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:49 INFO  : Context for 'APU' is selected.
22:00:49 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
22:00:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:49 INFO  : Context for 'APU' is selected.
22:00:49 INFO  : 'stop' command is executed.
22:00:49 INFO  : 'ps7_init' command is executed.
22:00:49 INFO  : 'ps7_post_config' command is executed.
22:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:49 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:49 INFO  : Memory regions updated for context APU
22:00:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:50 INFO  : 'con' command is executed.
22:00:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:00:50 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
22:01:47 INFO  : Disconnected from the channel tcfchan#41.
22:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:01:48 INFO  : 'fpga -state' command is executed.
22:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:01:48 INFO  : 'jtag frequency' command is executed.
22:01:48 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:48 INFO  : Context for 'APU' is selected.
22:01:48 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
22:01:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:48 INFO  : Context for 'APU' is selected.
22:01:48 INFO  : 'stop' command is executed.
22:01:48 INFO  : 'ps7_init' command is executed.
22:01:48 INFO  : 'ps7_post_config' command is executed.
22:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:49 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:49 INFO  : Memory regions updated for context APU
22:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:49 INFO  : 'con' command is executed.
22:01:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:01:49 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
22:01:57 INFO  : Disconnected from the channel tcfchan#42.
22:01:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:01:58 INFO  : 'fpga -state' command is executed.
22:01:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:01:59 INFO  : 'jtag frequency' command is executed.
22:01:59 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:59 INFO  : Context for 'APU' is selected.
22:01:59 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
22:01:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:59 INFO  : Context for 'APU' is selected.
22:01:59 INFO  : 'stop' command is executed.
22:01:59 INFO  : 'ps7_init' command is executed.
22:01:59 INFO  : 'ps7_post_config' command is executed.
22:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:59 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:59 INFO  : Memory regions updated for context APU
22:01:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:59 INFO  : 'con' command is executed.
22:01:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:01:59 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
01:30:56 INFO  : Disconnected from the channel tcfchan#43.
01:30:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:30:57 INFO  : 'fpga -state' command is executed.
01:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:31:00 INFO  : 'jtag frequency' command is executed.
01:31:00 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:00 INFO  : Context for 'APU' is selected.
01:31:00 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
01:31:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:00 INFO  : Context for 'APU' is selected.
01:31:00 INFO  : 'stop' command is executed.
01:31:00 INFO  : 'ps7_init' command is executed.
01:31:00 INFO  : 'ps7_post_config' command is executed.
01:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:01 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:01 INFO  : Memory regions updated for context APU
01:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:01 INFO  : 'con' command is executed.
01:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:31:01 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
01:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:31:09 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
01:31:13 INFO  : Disconnected from the channel tcfchan#44.
01:31:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:31:14 INFO  : 'fpga -state' command is executed.
01:31:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:31:14 INFO  : 'jtag frequency' command is executed.
01:31:14 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:14 INFO  : Context for 'APU' is selected.
01:31:14 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
01:31:14 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:14 INFO  : Context for 'APU' is selected.
01:31:14 INFO  : 'stop' command is executed.
01:31:14 INFO  : 'ps7_init' command is executed.
01:31:14 INFO  : 'ps7_post_config' command is executed.
01:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:15 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:15 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:15 INFO  : Memory regions updated for context APU
01:31:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:15 INFO  : 'con' command is executed.
01:31:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:31:15 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
01:31:23 INFO  : Disconnected from the channel tcfchan#45.
01:31:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:31:24 INFO  : 'fpga -state' command is executed.
01:31:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:31:24 INFO  : 'jtag frequency' command is executed.
01:31:24 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:24 INFO  : Context for 'APU' is selected.
01:31:24 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
01:31:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:24 INFO  : Context for 'APU' is selected.
01:31:24 INFO  : 'stop' command is executed.
01:31:24 INFO  : 'ps7_init' command is executed.
01:31:24 INFO  : 'ps7_post_config' command is executed.
01:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:24 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:25 INFO  : Memory regions updated for context APU
01:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:25 INFO  : 'con' command is executed.
01:31:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:31:25 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
01:31:46 INFO  : Disconnected from the channel tcfchan#46.
01:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:31:48 INFO  : 'fpga -state' command is executed.
01:31:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:31:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:31:48 INFO  : 'jtag frequency' command is executed.
01:31:48 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:31:48 INFO  : Context for 'APU' is selected.
01:31:48 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
01:31:48 INFO  : 'configparams force-mem-access 1' command is executed.
01:31:48 INFO  : Context for 'APU' is selected.
01:31:48 INFO  : 'stop' command is executed.
01:31:48 INFO  : 'ps7_init' command is executed.
01:31:48 INFO  : 'ps7_post_config' command is executed.
01:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:48 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:31:48 INFO  : 'configparams force-mem-access 0' command is executed.
01:31:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:31:48 INFO  : Memory regions updated for context APU
01:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:31:48 INFO  : 'con' command is executed.
01:31:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:31:48 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
01:34:22 INFO  : Disconnected from the channel tcfchan#47.
01:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:34:23 INFO  : 'fpga -state' command is executed.
01:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:34:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:34:24 INFO  : 'jtag frequency' command is executed.
01:34:24 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:34:24 INFO  : Context for 'APU' is selected.
01:34:24 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
01:34:24 INFO  : 'configparams force-mem-access 1' command is executed.
01:34:24 INFO  : Context for 'APU' is selected.
01:34:24 INFO  : 'stop' command is executed.
01:34:24 INFO  : 'ps7_init' command is executed.
01:34:24 INFO  : 'ps7_post_config' command is executed.
01:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:24 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:34:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:34:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:34:24 INFO  : Memory regions updated for context APU
01:34:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:34:24 INFO  : 'con' command is executed.
01:34:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:34:24 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
01:41:42 INFO  : Disconnected from the channel tcfchan#48.
01:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:41:43 INFO  : 'fpga -state' command is executed.
01:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:41:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:41:43 INFO  : 'jtag frequency' command is executed.
01:41:43 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:41:43 INFO  : Context for 'APU' is selected.
01:41:43 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
01:41:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:41:43 INFO  : Context for 'APU' is selected.
01:41:43 INFO  : 'stop' command is executed.
01:41:43 INFO  : 'ps7_init' command is executed.
01:41:43 INFO  : 'ps7_post_config' command is executed.
01:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:41:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:44 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:41:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:41:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:41:44 INFO  : Memory regions updated for context APU
01:41:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:41:44 INFO  : 'con' command is executed.
01:41:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:41:44 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
01:54:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:54:24 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
01:54:42 INFO  : Disconnected from the channel tcfchan#49.
01:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:54:44 INFO  : 'fpga -state' command is executed.
01:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:54:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:54:44 INFO  : 'jtag frequency' command is executed.
01:54:44 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:54:44 INFO  : Context for 'APU' is selected.
01:54:44 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
01:54:44 INFO  : 'configparams force-mem-access 1' command is executed.
01:54:44 INFO  : Context for 'APU' is selected.
01:54:44 INFO  : 'stop' command is executed.
01:54:44 INFO  : 'ps7_init' command is executed.
01:54:44 INFO  : 'ps7_post_config' command is executed.
01:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:44 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:54:44 INFO  : Memory regions updated for context APU
01:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:54:44 INFO  : 'con' command is executed.
01:54:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:54:44 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
01:55:24 INFO  : Disconnected from the channel tcfchan#50.
01:55:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:55:25 INFO  : 'fpga -state' command is executed.
01:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:55:25 INFO  : 'jtag frequency' command is executed.
01:55:25 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:55:25 INFO  : Context for 'APU' is selected.
01:55:25 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
01:55:25 INFO  : 'configparams force-mem-access 1' command is executed.
01:55:25 INFO  : Context for 'APU' is selected.
01:55:25 INFO  : 'stop' command is executed.
01:55:25 INFO  : 'ps7_init' command is executed.
01:55:25 INFO  : 'ps7_post_config' command is executed.
01:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:55:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:26 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
01:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:55:26 INFO  : Memory regions updated for context APU
01:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:26 INFO  : 'con' command is executed.
01:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:55:26 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
01:55:56 INFO  : Disconnected from the channel tcfchan#51.
01:55:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:55:57 INFO  : 'fpga -state' command is executed.
01:55:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:55:57 INFO  : 'jtag frequency' command is executed.
01:55:57 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:55:57 INFO  : Context for 'APU' is selected.
01:55:57 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
01:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:55:57 INFO  : Context for 'APU' is selected.
01:55:57 INFO  : 'stop' command is executed.
01:55:58 INFO  : 'ps7_init' command is executed.
01:55:58 INFO  : 'ps7_post_config' command is executed.
01:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:58 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:55:58 INFO  : Memory regions updated for context APU
01:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:58 INFO  : 'con' command is executed.
01:55:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:55:58 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
01:56:41 INFO  : Disconnected from the channel tcfchan#52.
01:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:56:42 INFO  : 'fpga -state' command is executed.
01:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:56:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:56:42 INFO  : 'jtag frequency' command is executed.
01:56:42 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:56:42 INFO  : Context for 'APU' is selected.
01:56:42 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
01:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
01:56:42 INFO  : Context for 'APU' is selected.
01:56:42 INFO  : 'stop' command is executed.
01:56:43 INFO  : 'ps7_init' command is executed.
01:56:43 INFO  : 'ps7_post_config' command is executed.
01:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:43 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:56:43 INFO  : 'configparams force-mem-access 0' command is executed.
01:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:56:43 INFO  : Memory regions updated for context APU
01:56:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:56:43 INFO  : 'con' command is executed.
01:56:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:56:43 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
01:59:44 INFO  : Disconnected from the channel tcfchan#53.
01:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:59:45 INFO  : 'fpga -state' command is executed.
01:59:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:59:45 INFO  : 'jtag frequency' command is executed.
01:59:45 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:59:45 INFO  : Context for 'APU' is selected.
01:59:45 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
01:59:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:45 INFO  : Context for 'APU' is selected.
01:59:45 INFO  : 'stop' command is executed.
01:59:46 INFO  : 'ps7_init' command is executed.
01:59:46 INFO  : 'ps7_post_config' command is executed.
01:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:46 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:46 INFO  : Memory regions updated for context APU
01:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:46 INFO  : 'con' command is executed.
01:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:59:46 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:01:41 INFO  : Disconnected from the channel tcfchan#54.
02:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:01:42 INFO  : 'fpga -state' command is executed.
02:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:01:42 INFO  : 'jtag frequency' command is executed.
02:01:42 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:01:42 INFO  : Context for 'APU' is selected.
02:01:42 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:01:42 INFO  : 'configparams force-mem-access 1' command is executed.
02:01:42 INFO  : Context for 'APU' is selected.
02:01:42 INFO  : 'stop' command is executed.
02:01:43 INFO  : 'ps7_init' command is executed.
02:01:43 INFO  : 'ps7_post_config' command is executed.
02:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:43 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:01:43 INFO  : 'configparams force-mem-access 0' command is executed.
02:01:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:01:43 INFO  : Memory regions updated for context APU
02:01:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:01:43 INFO  : 'con' command is executed.
02:01:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:01:43 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:02:02 INFO  : Disconnected from the channel tcfchan#55.
02:02:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:02:03 INFO  : 'fpga -state' command is executed.
02:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:02:04 INFO  : 'jtag frequency' command is executed.
02:02:04 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:02:04 INFO  : Context for 'APU' is selected.
02:02:04 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:02:04 INFO  : 'configparams force-mem-access 1' command is executed.
02:02:04 INFO  : Context for 'APU' is selected.
02:02:04 INFO  : 'stop' command is executed.
02:02:04 INFO  : 'ps7_init' command is executed.
02:02:04 INFO  : 'ps7_post_config' command is executed.
02:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:04 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
02:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:02:04 INFO  : Memory regions updated for context APU
02:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:02:04 INFO  : 'con' command is executed.
02:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:02:04 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:03:30 INFO  : Disconnected from the channel tcfchan#56.
02:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:03:31 INFO  : 'fpga -state' command is executed.
02:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:03:31 INFO  : 'jtag frequency' command is executed.
02:03:31 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:03:31 INFO  : Context for 'APU' is selected.
02:03:31 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:03:31 INFO  : 'configparams force-mem-access 1' command is executed.
02:03:31 INFO  : Context for 'APU' is selected.
02:03:31 INFO  : 'stop' command is executed.
02:03:31 INFO  : 'ps7_init' command is executed.
02:03:31 INFO  : 'ps7_post_config' command is executed.
02:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:32 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:03:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:03:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:03:32 INFO  : Memory regions updated for context APU
02:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:03:32 INFO  : 'con' command is executed.
02:03:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:03:32 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:04:33 INFO  : Disconnected from the channel tcfchan#57.
02:04:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:04:34 INFO  : 'fpga -state' command is executed.
02:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:04:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:04:34 INFO  : 'jtag frequency' command is executed.
02:04:34 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:04:34 INFO  : Context for 'APU' is selected.
02:04:34 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:04:34 INFO  : 'configparams force-mem-access 1' command is executed.
02:04:34 INFO  : Context for 'APU' is selected.
02:04:34 INFO  : 'stop' command is executed.
02:04:35 INFO  : 'ps7_init' command is executed.
02:04:35 INFO  : 'ps7_post_config' command is executed.
02:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:35 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:04:35 INFO  : 'configparams force-mem-access 0' command is executed.
02:04:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:04:35 INFO  : Memory regions updated for context APU
02:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:04:35 INFO  : 'con' command is executed.
02:04:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:04:35 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:05:10 INFO  : Disconnected from the channel tcfchan#58.
02:05:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:05:11 INFO  : 'fpga -state' command is executed.
02:05:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:05:11 INFO  : 'jtag frequency' command is executed.
02:05:11 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:05:11 INFO  : Context for 'APU' is selected.
02:05:11 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:05:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:11 INFO  : Context for 'APU' is selected.
02:05:11 INFO  : 'stop' command is executed.
02:05:12 INFO  : 'ps7_init' command is executed.
02:05:12 INFO  : 'ps7_post_config' command is executed.
02:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:12 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:12 INFO  : Memory regions updated for context APU
02:05:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:12 INFO  : 'con' command is executed.
02:05:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:05:12 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:05:57 INFO  : Disconnected from the channel tcfchan#59.
02:05:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:05:58 INFO  : 'fpga -state' command is executed.
02:05:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:05:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:05:58 INFO  : 'jtag frequency' command is executed.
02:05:58 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:05:58 INFO  : Context for 'APU' is selected.
02:05:58 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:05:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:05:58 INFO  : Context for 'APU' is selected.
02:05:58 INFO  : 'stop' command is executed.
02:05:59 INFO  : 'ps7_init' command is executed.
02:05:59 INFO  : 'ps7_post_config' command is executed.
02:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:59 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:05:59 INFO  : 'configparams force-mem-access 0' command is executed.
02:05:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:05:59 INFO  : Memory regions updated for context APU
02:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:05:59 INFO  : 'con' command is executed.
02:05:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:05:59 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:07:09 INFO  : Disconnected from the channel tcfchan#60.
02:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:07:11 INFO  : 'fpga -state' command is executed.
02:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:07:11 INFO  : 'jtag frequency' command is executed.
02:07:11 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:07:11 INFO  : Context for 'APU' is selected.
02:07:11 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:07:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:11 INFO  : Context for 'APU' is selected.
02:07:11 INFO  : 'stop' command is executed.
02:07:11 INFO  : 'ps7_init' command is executed.
02:07:11 INFO  : 'ps7_post_config' command is executed.
02:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:11 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:07:11 INFO  : 'configparams force-mem-access 0' command is executed.
02:07:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:07:11 INFO  : Memory regions updated for context APU
02:07:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:11 INFO  : 'con' command is executed.
02:07:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:07:11 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:07:28 INFO  : Disconnected from the channel tcfchan#61.
02:07:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:07:29 INFO  : 'fpga -state' command is executed.
02:07:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:07:29 INFO  : 'jtag frequency' command is executed.
02:07:29 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:07:29 INFO  : Context for 'APU' is selected.
02:07:29 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:07:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:29 INFO  : Context for 'APU' is selected.
02:07:29 INFO  : 'stop' command is executed.
02:07:29 INFO  : 'ps7_init' command is executed.
02:07:29 INFO  : 'ps7_post_config' command is executed.
02:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:07:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:30 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:07:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:07:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:07:30 INFO  : Memory regions updated for context APU
02:07:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:30 INFO  : 'con' command is executed.
02:07:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:07:30 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:07:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:07:46 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
02:07:55 INFO  : Disconnected from the channel tcfchan#62.
02:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:07:56 INFO  : 'fpga -state' command is executed.
02:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:07:56 INFO  : 'jtag frequency' command is executed.
02:07:56 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:07:56 INFO  : Context for 'APU' is selected.
02:07:56 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:56 INFO  : Context for 'APU' is selected.
02:07:56 INFO  : 'stop' command is executed.
02:07:56 INFO  : 'ps7_init' command is executed.
02:07:56 INFO  : 'ps7_post_config' command is executed.
02:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:57 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
02:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:07:57 INFO  : Memory regions updated for context APU
02:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:57 INFO  : 'con' command is executed.
02:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:07:57 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:08:17 INFO  : Disconnected from the channel tcfchan#63.
02:08:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:08:18 INFO  : 'fpga -state' command is executed.
02:08:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:08:18 INFO  : 'jtag frequency' command is executed.
02:08:18 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:08:18 INFO  : Context for 'APU' is selected.
02:08:18 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:08:18 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:18 INFO  : Context for 'APU' is selected.
02:08:18 INFO  : 'stop' command is executed.
02:08:18 INFO  : 'ps7_init' command is executed.
02:08:18 INFO  : 'ps7_post_config' command is executed.
02:08:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:19 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:19 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:19 INFO  : Memory regions updated for context APU
02:08:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:19 INFO  : 'con' command is executed.
02:08:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:08:19 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:08:49 INFO  : Disconnected from the channel tcfchan#64.
02:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:08:51 INFO  : 'fpga -state' command is executed.
02:08:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:08:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:08:51 INFO  : 'jtag frequency' command is executed.
02:08:51 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:08:51 INFO  : Context for 'APU' is selected.
02:08:51 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:08:51 INFO  : 'configparams force-mem-access 1' command is executed.
02:08:51 INFO  : Context for 'APU' is selected.
02:08:51 INFO  : 'stop' command is executed.
02:08:51 INFO  : 'ps7_init' command is executed.
02:08:51 INFO  : 'ps7_post_config' command is executed.
02:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:51 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:08:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:08:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:08:52 INFO  : Memory regions updated for context APU
02:08:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:08:52 INFO  : 'con' command is executed.
02:08:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:08:52 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:09:10 INFO  : Disconnected from the channel tcfchan#65.
02:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:09:11 INFO  : 'fpga -state' command is executed.
02:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:09:11 INFO  : 'jtag frequency' command is executed.
02:09:11 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:09:11 INFO  : Context for 'APU' is selected.
02:09:11 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:09:11 INFO  : 'configparams force-mem-access 1' command is executed.
02:09:11 INFO  : Context for 'APU' is selected.
02:09:11 INFO  : 'stop' command is executed.
02:09:11 INFO  : 'ps7_init' command is executed.
02:09:11 INFO  : 'ps7_post_config' command is executed.
02:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:11 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:09:11 INFO  : 'configparams force-mem-access 0' command is executed.
02:09:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:09:11 INFO  : Memory regions updated for context APU
02:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:12 INFO  : 'con' command is executed.
02:09:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:09:12 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:09:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:09:31 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
02:09:34 INFO  : Disconnected from the channel tcfchan#66.
02:09:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:09:35 INFO  : 'fpga -state' command is executed.
02:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:09:36 INFO  : 'jtag frequency' command is executed.
02:09:36 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:09:36 INFO  : Context for 'APU' is selected.
02:09:36 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:09:36 INFO  : 'configparams force-mem-access 1' command is executed.
02:09:36 INFO  : Context for 'APU' is selected.
02:09:36 INFO  : 'stop' command is executed.
02:09:36 INFO  : 'ps7_init' command is executed.
02:09:36 INFO  : 'ps7_post_config' command is executed.
02:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:36 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:09:36 INFO  : 'configparams force-mem-access 0' command is executed.
02:09:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:09:36 INFO  : Memory regions updated for context APU
02:09:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:36 INFO  : 'con' command is executed.
02:09:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:09:36 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:09:49 INFO  : Disconnected from the channel tcfchan#67.
02:09:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:09:50 INFO  : 'fpga -state' command is executed.
02:09:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:09:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:09:50 INFO  : 'jtag frequency' command is executed.
02:09:50 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:09:50 INFO  : Context for 'APU' is selected.
02:09:50 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:09:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:09:50 INFO  : Context for 'APU' is selected.
02:09:50 INFO  : 'stop' command is executed.
02:09:50 INFO  : 'ps7_init' command is executed.
02:09:50 INFO  : 'ps7_post_config' command is executed.
02:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:50 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:09:50 INFO  : 'configparams force-mem-access 0' command is executed.
02:09:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:09:50 INFO  : Memory regions updated for context APU
02:09:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:09:50 INFO  : 'con' command is executed.
02:09:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:09:50 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:10:03 INFO  : Disconnected from the channel tcfchan#68.
02:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:10:04 INFO  : 'fpga -state' command is executed.
02:10:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:10:04 INFO  : 'jtag frequency' command is executed.
02:10:04 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:10:04 INFO  : Context for 'APU' is selected.
02:10:04 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:10:04 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:04 INFO  : Context for 'APU' is selected.
02:10:04 INFO  : 'stop' command is executed.
02:10:04 INFO  : 'ps7_init' command is executed.
02:10:04 INFO  : 'ps7_post_config' command is executed.
02:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:04 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:05 INFO  : Memory regions updated for context APU
02:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:05 INFO  : 'con' command is executed.
02:10:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:10:05 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:10:24 INFO  : Disconnected from the channel tcfchan#69.
02:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:10:25 INFO  : 'fpga -state' command is executed.
02:10:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:10:26 INFO  : 'jtag frequency' command is executed.
02:10:26 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:10:26 INFO  : Context for 'APU' is selected.
02:10:26 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:10:26 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:26 INFO  : Context for 'APU' is selected.
02:10:26 INFO  : 'stop' command is executed.
02:10:26 INFO  : 'ps7_init' command is executed.
02:10:26 INFO  : 'ps7_post_config' command is executed.
02:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:26 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:26 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:26 INFO  : Memory regions updated for context APU
02:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:26 INFO  : 'con' command is executed.
02:10:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:10:26 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:10:43 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
02:10:47 INFO  : Disconnected from the channel tcfchan#70.
02:10:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:10:48 INFO  : 'fpga -state' command is executed.
02:10:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:10:48 INFO  : 'jtag frequency' command is executed.
02:10:48 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:10:48 INFO  : Context for 'APU' is selected.
02:10:48 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:10:48 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:48 INFO  : Context for 'APU' is selected.
02:10:48 INFO  : 'stop' command is executed.
02:10:48 INFO  : 'ps7_init' command is executed.
02:10:48 INFO  : 'ps7_post_config' command is executed.
02:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:49 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:49 INFO  : Memory regions updated for context APU
02:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:49 INFO  : 'con' command is executed.
02:10:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:10:49 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:11:53 INFO  : Disconnected from the channel tcfchan#71.
02:11:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:11:54 INFO  : 'fpga -state' command is executed.
02:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:11:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:11:54 INFO  : 'jtag frequency' command is executed.
02:11:54 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:11:54 INFO  : Context for 'APU' is selected.
02:11:54 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:11:54 INFO  : 'configparams force-mem-access 1' command is executed.
02:11:54 INFO  : Context for 'APU' is selected.
02:11:54 INFO  : 'stop' command is executed.
02:11:55 INFO  : 'ps7_init' command is executed.
02:11:55 INFO  : 'ps7_post_config' command is executed.
02:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:55 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:11:55 INFO  : 'configparams force-mem-access 0' command is executed.
02:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:11:55 INFO  : Memory regions updated for context APU
02:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:11:55 INFO  : 'con' command is executed.
02:11:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:11:55 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:12:19 INFO  : Disconnected from the channel tcfchan#72.
02:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:12:20 INFO  : 'fpga -state' command is executed.
02:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:12:20 INFO  : 'jtag frequency' command is executed.
02:12:20 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:12:20 INFO  : Context for 'APU' is selected.
02:12:20 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:12:20 INFO  : Context for 'APU' is selected.
02:12:20 INFO  : 'stop' command is executed.
02:12:20 INFO  : 'ps7_init' command is executed.
02:12:20 INFO  : 'ps7_post_config' command is executed.
02:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:21 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
02:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:12:21 INFO  : Memory regions updated for context APU
02:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:21 INFO  : 'con' command is executed.
02:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:12:21 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:12:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:12:36 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
02:12:39 INFO  : Disconnected from the channel tcfchan#73.
02:12:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:12:40 INFO  : 'fpga -state' command is executed.
02:12:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:12:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:12:40 INFO  : 'jtag frequency' command is executed.
02:12:40 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:12:40 INFO  : Context for 'APU' is selected.
02:12:40 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:12:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:12:40 INFO  : Context for 'APU' is selected.
02:12:40 INFO  : 'stop' command is executed.
02:12:40 INFO  : 'ps7_init' command is executed.
02:12:40 INFO  : 'ps7_post_config' command is executed.
02:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:12:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:40 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:12:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:12:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:12:40 INFO  : Memory regions updated for context APU
02:12:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:12:41 INFO  : 'con' command is executed.
02:12:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:12:41 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:13:17 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
02:13:21 INFO  : Disconnected from the channel tcfchan#74.
02:13:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:13:22 INFO  : 'fpga -state' command is executed.
02:13:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:13:22 INFO  : 'jtag frequency' command is executed.
02:13:22 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:13:22 INFO  : Context for 'APU' is selected.
02:13:22 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:22 INFO  : Context for 'APU' is selected.
02:13:22 INFO  : 'stop' command is executed.
02:13:22 INFO  : 'ps7_init' command is executed.
02:13:22 INFO  : 'ps7_post_config' command is executed.
02:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:23 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:23 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:23 INFO  : Memory regions updated for context APU
02:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:23 INFO  : 'con' command is executed.
02:13:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:13:23 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:14:26 INFO  : Disconnected from the channel tcfchan#75.
02:14:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:14:28 INFO  : 'fpga -state' command is executed.
02:14:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:14:28 INFO  : 'jtag frequency' command is executed.
02:14:28 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:14:28 INFO  : Context for 'APU' is selected.
02:14:28 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:14:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:14:28 INFO  : Context for 'APU' is selected.
02:14:28 INFO  : 'stop' command is executed.
02:14:28 INFO  : 'ps7_init' command is executed.
02:14:28 INFO  : 'ps7_post_config' command is executed.
02:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:28 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:14:28 INFO  : Memory regions updated for context APU
02:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:14:28 INFO  : 'con' command is executed.
02:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:14:28 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:16:39 INFO  : Disconnected from the channel tcfchan#76.
02:16:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:16:41 INFO  : 'fpga -state' command is executed.
02:16:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:16:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:16:41 INFO  : 'jtag frequency' command is executed.
02:16:41 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:16:41 INFO  : Context for 'APU' is selected.
02:16:41 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:16:41 INFO  : 'configparams force-mem-access 1' command is executed.
02:16:41 INFO  : Context for 'APU' is selected.
02:16:41 INFO  : 'stop' command is executed.
02:16:41 INFO  : 'ps7_init' command is executed.
02:16:41 INFO  : 'ps7_post_config' command is executed.
02:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:41 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:16:41 INFO  : 'configparams force-mem-access 0' command is executed.
02:16:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:16:41 INFO  : Memory regions updated for context APU
02:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:16:41 INFO  : 'con' command is executed.
02:16:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:16:41 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:17:38 INFO  : Disconnected from the channel tcfchan#77.
02:17:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:17:40 INFO  : 'fpga -state' command is executed.
02:17:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:17:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:17:40 INFO  : 'jtag frequency' command is executed.
02:17:40 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:17:40 INFO  : Context for 'APU' is selected.
02:17:40 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:17:40 INFO  : 'configparams force-mem-access 1' command is executed.
02:17:40 INFO  : Context for 'APU' is selected.
02:17:40 INFO  : 'stop' command is executed.
02:17:40 INFO  : 'ps7_init' command is executed.
02:17:40 INFO  : 'ps7_post_config' command is executed.
02:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:17:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:17:40 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:17:40 INFO  : Memory regions updated for context APU
02:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:17:40 INFO  : 'con' command is executed.
02:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:17:40 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:18:54 INFO  : Disconnected from the channel tcfchan#78.
02:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:18:55 INFO  : 'fpga -state' command is executed.
02:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:18:55 INFO  : 'jtag frequency' command is executed.
02:18:55 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:18:55 INFO  : Context for 'APU' is selected.
02:18:55 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:55 INFO  : Context for 'APU' is selected.
02:18:55 INFO  : 'stop' command is executed.
02:18:56 INFO  : 'ps7_init' command is executed.
02:18:56 INFO  : 'ps7_post_config' command is executed.
02:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:56 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:18:56 INFO  : 'configparams force-mem-access 0' command is executed.
02:18:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:18:56 INFO  : Memory regions updated for context APU
02:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:18:56 INFO  : 'con' command is executed.
02:18:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:18:56 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:19:15 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
02:19:23 INFO  : Disconnected from the channel tcfchan#79.
02:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:19:24 INFO  : 'fpga -state' command is executed.
02:19:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:19:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:19:24 INFO  : 'jtag frequency' command is executed.
02:19:24 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:19:24 INFO  : Context for 'APU' is selected.
02:19:24 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:19:24 INFO  : 'configparams force-mem-access 1' command is executed.
02:19:24 INFO  : Context for 'APU' is selected.
02:19:24 INFO  : 'stop' command is executed.
02:19:25 INFO  : 'ps7_init' command is executed.
02:19:25 INFO  : 'ps7_post_config' command is executed.
02:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:25 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:19:25 INFO  : 'configparams force-mem-access 0' command is executed.
02:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:19:25 INFO  : Memory regions updated for context APU
02:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:25 INFO  : 'con' command is executed.
02:19:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:19:25 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:19:56 INFO  : Disconnected from the channel tcfchan#80.
02:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:19:57 INFO  : 'fpga -state' command is executed.
02:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:19:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:19:57 INFO  : 'jtag frequency' command is executed.
02:19:57 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:19:57 INFO  : Context for 'APU' is selected.
02:19:57 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:19:57 INFO  : 'configparams force-mem-access 1' command is executed.
02:19:57 INFO  : Context for 'APU' is selected.
02:19:57 INFO  : 'stop' command is executed.
02:19:57 INFO  : 'ps7_init' command is executed.
02:19:57 INFO  : 'ps7_post_config' command is executed.
02:19:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:58 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:19:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:19:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:19:58 INFO  : Memory regions updated for context APU
02:19:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:58 INFO  : 'con' command is executed.
02:19:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:19:58 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:20:12 INFO  : Disconnected from the channel tcfchan#81.
02:20:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:20:13 INFO  : 'fpga -state' command is executed.
02:20:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:20:13 INFO  : 'jtag frequency' command is executed.
02:20:13 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:20:13 INFO  : Context for 'APU' is selected.
02:20:13 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:20:13 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:13 INFO  : Context for 'APU' is selected.
02:20:13 INFO  : 'stop' command is executed.
02:20:14 INFO  : 'ps7_init' command is executed.
02:20:14 INFO  : 'ps7_post_config' command is executed.
02:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:14 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:14 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:14 INFO  : Memory regions updated for context APU
02:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:14 INFO  : 'con' command is executed.
02:20:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:20:14 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:20:43 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
02:20:48 INFO  : Disconnected from the channel tcfchan#82.
02:20:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:20:49 INFO  : 'fpga -state' command is executed.
02:20:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:20:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:20:49 INFO  : 'jtag frequency' command is executed.
02:20:49 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:20:49 INFO  : Context for 'APU' is selected.
02:20:49 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
02:20:49 INFO  : Context for 'APU' is selected.
02:20:49 INFO  : 'stop' command is executed.
02:20:50 INFO  : 'ps7_init' command is executed.
02:20:50 INFO  : 'ps7_post_config' command is executed.
02:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:50 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
02:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:20:50 INFO  : Memory regions updated for context APU
02:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:20:50 INFO  : 'con' command is executed.
02:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:20:50 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:21:33 INFO  : Disconnected from the channel tcfchan#83.
02:21:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:21:34 INFO  : 'fpga -state' command is executed.
02:21:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:21:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:21:34 INFO  : 'jtag frequency' command is executed.
02:21:34 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:21:34 INFO  : Context for 'APU' is selected.
02:21:34 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:21:34 INFO  : 'configparams force-mem-access 1' command is executed.
02:21:34 INFO  : Context for 'APU' is selected.
02:21:34 INFO  : 'stop' command is executed.
02:21:34 INFO  : 'ps7_init' command is executed.
02:21:34 INFO  : 'ps7_post_config' command is executed.
02:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:35 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:21:35 INFO  : 'configparams force-mem-access 0' command is executed.
02:21:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:21:35 INFO  : Memory regions updated for context APU
02:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:21:35 INFO  : 'con' command is executed.
02:21:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:21:35 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:23:11 INFO  : Disconnected from the channel tcfchan#84.
02:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:23:12 INFO  : 'fpga -state' command is executed.
02:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:23:12 INFO  : 'jtag frequency' command is executed.
02:23:12 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:23:12 INFO  : Context for 'APU' is selected.
02:23:12 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:23:12 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:12 INFO  : Context for 'APU' is selected.
02:23:12 INFO  : 'stop' command is executed.
02:23:12 INFO  : 'ps7_init' command is executed.
02:23:12 INFO  : 'ps7_post_config' command is executed.
02:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:12 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:23:12 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:13 INFO  : Memory regions updated for context APU
02:23:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:13 INFO  : 'con' command is executed.
02:23:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:23:13 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:23:27 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
02:23:30 INFO  : Disconnected from the channel tcfchan#85.
02:23:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:23:31 INFO  : 'fpga -state' command is executed.
02:23:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:23:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:23:31 INFO  : 'jtag frequency' command is executed.
02:23:31 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:23:31 INFO  : Context for 'APU' is selected.
02:23:31 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:23:31 INFO  : 'configparams force-mem-access 1' command is executed.
02:23:31 INFO  : Context for 'APU' is selected.
02:23:31 INFO  : 'stop' command is executed.
02:23:31 INFO  : 'ps7_init' command is executed.
02:23:31 INFO  : 'ps7_post_config' command is executed.
02:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:32 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:23:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:23:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:23:32 INFO  : Memory regions updated for context APU
02:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:23:32 INFO  : 'con' command is executed.
02:23:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:23:32 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:24:52 INFO  : Disconnected from the channel tcfchan#86.
02:24:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:24:53 INFO  : 'fpga -state' command is executed.
02:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:24:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:24:53 INFO  : 'jtag frequency' command is executed.
02:24:53 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:24:53 INFO  : Context for 'APU' is selected.
02:24:53 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:24:53 INFO  : Context for 'APU' is selected.
02:24:53 INFO  : 'stop' command is executed.
02:24:53 INFO  : 'ps7_init' command is executed.
02:24:54 INFO  : 'ps7_post_config' command is executed.
02:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:54 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:24:54 INFO  : Memory regions updated for context APU
02:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:24:54 INFO  : 'con' command is executed.
02:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:24:54 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:26:28 INFO  : Disconnected from the channel tcfchan#87.
02:26:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:26:29 INFO  : 'fpga -state' command is executed.
02:26:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:26:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:26:29 INFO  : 'jtag frequency' command is executed.
02:26:29 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:26:29 INFO  : Context for 'APU' is selected.
02:26:29 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:26:29 INFO  : 'configparams force-mem-access 1' command is executed.
02:26:29 INFO  : Context for 'APU' is selected.
02:26:29 INFO  : 'stop' command is executed.
02:26:30 INFO  : 'ps7_init' command is executed.
02:26:30 INFO  : 'ps7_post_config' command is executed.
02:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:30 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:26:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:26:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:26:30 INFO  : Memory regions updated for context APU
02:26:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:26:30 INFO  : 'con' command is executed.
02:26:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:26:30 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:27:51 INFO  : Disconnected from the channel tcfchan#88.
02:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:27:52 INFO  : 'fpga -state' command is executed.
02:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:27:52 INFO  : 'jtag frequency' command is executed.
02:27:52 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:27:52 INFO  : Context for 'APU' is selected.
02:27:52 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:27:52 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:52 INFO  : Context for 'APU' is selected.
02:27:52 INFO  : 'stop' command is executed.
02:27:52 INFO  : 'ps7_init' command is executed.
02:27:52 INFO  : 'ps7_post_config' command is executed.
02:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:52 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:52 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:52 INFO  : Memory regions updated for context APU
02:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:53 INFO  : 'con' command is executed.
02:27:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:27:53 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:28:12 INFO  : Disconnected from the channel tcfchan#89.
02:28:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:28:13 INFO  : 'fpga -state' command is executed.
02:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:28:13 INFO  : 'jtag frequency' command is executed.
02:28:13 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:28:13 INFO  : Context for 'APU' is selected.
02:28:13 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:28:13 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:13 INFO  : Context for 'APU' is selected.
02:28:13 INFO  : 'stop' command is executed.
02:28:13 INFO  : 'ps7_init' command is executed.
02:28:13 INFO  : 'ps7_post_config' command is executed.
02:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:13 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:14 INFO  : Memory regions updated for context APU
02:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:14 INFO  : 'con' command is executed.
02:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:28:14 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
02:29:04 INFO  : Disconnected from the channel tcfchan#90.
02:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:29:05 INFO  : 'fpga -state' command is executed.
02:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:29:05 INFO  : 'jtag frequency' command is executed.
02:29:05 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:29:05 INFO  : Context for 'APU' is selected.
02:29:05 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
02:29:05 INFO  : 'configparams force-mem-access 1' command is executed.
02:29:05 INFO  : Context for 'APU' is selected.
02:29:05 INFO  : 'stop' command is executed.
02:29:05 INFO  : 'ps7_init' command is executed.
02:29:05 INFO  : 'ps7_post_config' command is executed.
02:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:29:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:05 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:29:05 INFO  : 'configparams force-mem-access 0' command is executed.
02:29:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

02:29:06 INFO  : Memory regions updated for context APU
02:29:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:06 INFO  : 'con' command is executed.
02:29:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:29:06 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:43:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:43:15 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
10:43:24 INFO  : Disconnected from the channel tcfchan#91.
10:43:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:43:25 INFO  : 'fpga -state' command is executed.
10:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:43:25 INFO  : 'jtag frequency' command is executed.
10:43:25 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:43:25 INFO  : Context for 'APU' is selected.
10:43:25 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:25 INFO  : Context for 'APU' is selected.
10:43:25 INFO  : 'stop' command is executed.
10:43:26 INFO  : 'ps7_init' command is executed.
10:43:26 INFO  : 'ps7_post_config' command is executed.
10:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:26 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:43:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:43:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:43:26 INFO  : Memory regions updated for context APU
10:43:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:43:26 INFO  : 'con' command is executed.
10:43:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:43:26 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:44:30 INFO  : Disconnected from the channel tcfchan#92.
10:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:44:31 INFO  : 'fpga -state' command is executed.
10:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:44:32 INFO  : 'jtag frequency' command is executed.
10:44:32 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:32 INFO  : Context for 'APU' is selected.
10:44:32 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:44:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:32 INFO  : Context for 'APU' is selected.
10:44:32 INFO  : 'stop' command is executed.
10:44:32 INFO  : 'ps7_init' command is executed.
10:44:32 INFO  : 'ps7_post_config' command is executed.
10:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:32 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:32 INFO  : Memory regions updated for context APU
10:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:32 INFO  : 'con' command is executed.
10:44:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:44:32 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:45:53 INFO  : Disconnected from the channel tcfchan#93.
10:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:45:55 INFO  : 'fpga -state' command is executed.
10:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:45:55 INFO  : 'jtag frequency' command is executed.
10:45:55 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:45:55 INFO  : Context for 'APU' is selected.
10:45:55 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:45:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:55 INFO  : Context for 'APU' is selected.
10:45:55 INFO  : 'stop' command is executed.
10:45:55 INFO  : 'ps7_init' command is executed.
10:45:55 INFO  : 'ps7_post_config' command is executed.
10:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:55 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:55 INFO  : Memory regions updated for context APU
10:45:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:56 INFO  : 'con' command is executed.
10:45:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:45:56 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:46:17 INFO  : Disconnected from the channel tcfchan#94.
10:46:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:46:18 INFO  : 'fpga -state' command is executed.
10:46:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:46:19 INFO  : 'jtag frequency' command is executed.
10:46:19 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:46:19 INFO  : Context for 'APU' is selected.
10:46:19 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:46:19 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:19 INFO  : Context for 'APU' is selected.
10:46:19 INFO  : 'stop' command is executed.
10:46:19 INFO  : 'ps7_init' command is executed.
10:46:19 INFO  : 'ps7_post_config' command is executed.
10:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:19 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:46:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:19 INFO  : Memory regions updated for context APU
10:46:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:46:19 INFO  : 'con' command is executed.
10:46:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:46:19 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:47:36 INFO  : Disconnected from the channel tcfchan#95.
10:47:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:47:37 INFO  : 'fpga -state' command is executed.
10:47:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:47:37 INFO  : 'jtag frequency' command is executed.
10:47:37 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:37 INFO  : Context for 'APU' is selected.
10:47:37 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:47:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:37 INFO  : Context for 'APU' is selected.
10:47:37 INFO  : 'stop' command is executed.
10:47:38 INFO  : 'ps7_init' command is executed.
10:47:38 INFO  : 'ps7_post_config' command is executed.
10:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:38 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:38 INFO  : Memory regions updated for context APU
10:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:38 INFO  : 'con' command is executed.
10:47:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:47:38 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:47:48 INFO  : Disconnected from the channel tcfchan#96.
10:47:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:47:49 INFO  : 'fpga -state' command is executed.
10:47:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:47:49 INFO  : 'jtag frequency' command is executed.
10:47:49 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:49 INFO  : Context for 'APU' is selected.
10:47:49 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:47:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:49 INFO  : Context for 'APU' is selected.
10:47:49 INFO  : 'stop' command is executed.
10:47:49 INFO  : 'ps7_init' command is executed.
10:47:50 INFO  : 'ps7_post_config' command is executed.
10:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:50 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:50 INFO  : Memory regions updated for context APU
10:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:50 INFO  : 'con' command is executed.
10:47:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:47:50 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:48:37 INFO  : Disconnected from the channel tcfchan#97.
10:48:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:48:38 INFO  : 'fpga -state' command is executed.
10:48:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:48:38 INFO  : 'jtag frequency' command is executed.
10:48:38 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:48:38 INFO  : Context for 'APU' is selected.
10:48:38 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:48:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:38 INFO  : Context for 'APU' is selected.
10:48:38 INFO  : 'stop' command is executed.
10:48:39 INFO  : 'ps7_init' command is executed.
10:48:39 INFO  : 'ps7_post_config' command is executed.
10:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:39 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:39 INFO  : Memory regions updated for context APU
10:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:39 INFO  : 'con' command is executed.
10:48:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:48:39 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:48:58 INFO  : Disconnected from the channel tcfchan#98.
10:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:48:59 INFO  : 'fpga -state' command is executed.
10:48:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:48:59 INFO  : 'jtag frequency' command is executed.
10:48:59 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:48:59 INFO  : Context for 'APU' is selected.
10:48:59 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:48:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:59 INFO  : Context for 'APU' is selected.
10:48:59 INFO  : 'stop' command is executed.
10:49:00 INFO  : 'ps7_init' command is executed.
10:49:00 INFO  : 'ps7_post_config' command is executed.
10:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:00 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:00 INFO  : Memory regions updated for context APU
10:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:00 INFO  : 'con' command is executed.
10:49:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:49:00 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:50:09 INFO  : Disconnected from the channel tcfchan#99.
10:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:50:10 INFO  : 'fpga -state' command is executed.
10:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:50:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:50:10 INFO  : 'jtag frequency' command is executed.
10:50:10 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:50:10 INFO  : Context for 'APU' is selected.
10:50:10 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:50:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:50:10 INFO  : Context for 'APU' is selected.
10:50:10 INFO  : 'stop' command is executed.
10:50:10 INFO  : 'ps7_init' command is executed.
10:50:10 INFO  : 'ps7_post_config' command is executed.
10:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:50:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:11 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:50:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:50:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:50:11 INFO  : Memory regions updated for context APU
10:50:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:50:11 INFO  : 'con' command is executed.
10:50:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:50:11 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:52:11 INFO  : Disconnected from the channel tcfchan#100.
10:52:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:52:12 INFO  : 'fpga -state' command is executed.
10:52:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:52:12 INFO  : 'jtag frequency' command is executed.
10:52:12 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:12 INFO  : Context for 'APU' is selected.
10:52:12 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:52:12 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:12 INFO  : Context for 'APU' is selected.
10:52:12 INFO  : 'stop' command is executed.
10:52:13 INFO  : 'ps7_init' command is executed.
10:52:13 INFO  : 'ps7_post_config' command is executed.
10:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:13 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:13 INFO  : Memory regions updated for context APU
10:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:13 INFO  : 'con' command is executed.
10:52:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:52:13 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:52:49 INFO  : Disconnected from the channel tcfchan#101.
10:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:52:50 INFO  : 'fpga -state' command is executed.
10:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:52:50 INFO  : 'jtag frequency' command is executed.
10:52:50 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:50 INFO  : Context for 'APU' is selected.
10:52:50 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:52:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:50 INFO  : Context for 'APU' is selected.
10:52:50 INFO  : 'stop' command is executed.
10:52:50 INFO  : 'ps7_init' command is executed.
10:52:50 INFO  : 'ps7_post_config' command is executed.
10:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:50 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:51 INFO  : Memory regions updated for context APU
10:52:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:51 INFO  : 'con' command is executed.
10:52:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:52:51 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:53:35 INFO  : Disconnected from the channel tcfchan#102.
10:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:53:36 INFO  : 'fpga -state' command is executed.
10:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:53:37 INFO  : 'jtag frequency' command is executed.
10:53:37 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:37 INFO  : Context for 'APU' is selected.
10:53:37 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:53:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:37 INFO  : Context for 'APU' is selected.
10:53:37 INFO  : 'stop' command is executed.
10:53:37 INFO  : 'ps7_init' command is executed.
10:53:37 INFO  : 'ps7_post_config' command is executed.
10:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:37 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:37 INFO  : Memory regions updated for context APU
10:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:37 INFO  : 'con' command is executed.
10:53:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:53:37 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:54:03 INFO  : Disconnected from the channel tcfchan#103.
10:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:54:04 INFO  : 'fpga -state' command is executed.
10:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:54:04 INFO  : 'jtag frequency' command is executed.
10:54:04 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:04 INFO  : Context for 'APU' is selected.
10:54:04 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:54:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:04 INFO  : Context for 'APU' is selected.
10:54:04 INFO  : 'stop' command is executed.
10:54:05 INFO  : 'ps7_init' command is executed.
10:54:05 INFO  : 'ps7_post_config' command is executed.
10:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:05 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:05 INFO  : Memory regions updated for context APU
10:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:05 INFO  : 'con' command is executed.
10:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:54:05 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:55:10 INFO  : Disconnected from the channel tcfchan#104.
10:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:55:11 INFO  : 'fpga -state' command is executed.
10:55:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:55:11 INFO  : 'jtag frequency' command is executed.
10:55:11 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:55:11 INFO  : Context for 'APU' is selected.
10:55:11 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:55:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:11 INFO  : Context for 'APU' is selected.
10:55:11 INFO  : 'stop' command is executed.
10:55:11 INFO  : 'ps7_init' command is executed.
10:55:11 INFO  : 'ps7_post_config' command is executed.
10:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:12 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:12 INFO  : 'configparams force-mem-access 0' command is executed.
10:55:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:55:12 INFO  : Memory regions updated for context APU
10:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:12 INFO  : 'con' command is executed.
10:55:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:55:12 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:56:01 INFO  : Disconnected from the channel tcfchan#105.
10:56:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:56:02 INFO  : 'fpga -state' command is executed.
10:56:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:56:02 INFO  : 'jtag frequency' command is executed.
10:56:02 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:02 INFO  : Context for 'APU' is selected.
10:56:02 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:56:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:02 INFO  : Context for 'APU' is selected.
10:56:02 INFO  : 'stop' command is executed.
10:56:02 INFO  : 'ps7_init' command is executed.
10:56:02 INFO  : 'ps7_post_config' command is executed.
10:56:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:03 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:03 INFO  : Memory regions updated for context APU
10:56:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:03 INFO  : 'con' command is executed.
10:56:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:56:03 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:56:49 INFO  : Disconnected from the channel tcfchan#106.
10:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:56:50 INFO  : 'fpga -state' command is executed.
10:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:56:50 INFO  : 'jtag frequency' command is executed.
10:56:50 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:56:50 INFO  : Context for 'APU' is selected.
10:56:50 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:56:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:50 INFO  : Context for 'APU' is selected.
10:56:50 INFO  : 'stop' command is executed.
10:56:50 INFO  : 'ps7_init' command is executed.
10:56:50 INFO  : 'ps7_post_config' command is executed.
10:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:56:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:50 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:51 INFO  : Memory regions updated for context APU
10:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:51 INFO  : 'con' command is executed.
10:56:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:56:51 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:57:36 INFO  : Disconnected from the channel tcfchan#107.
10:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:57:37 INFO  : 'fpga -state' command is executed.
10:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:57:37 INFO  : 'jtag frequency' command is executed.
10:57:37 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:37 INFO  : Context for 'APU' is selected.
10:57:37 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:57:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:37 INFO  : Context for 'APU' is selected.
10:57:37 INFO  : 'stop' command is executed.
10:57:37 INFO  : 'ps7_init' command is executed.
10:57:37 INFO  : 'ps7_post_config' command is executed.
10:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:38 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:38 INFO  : Memory regions updated for context APU
10:57:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:38 INFO  : 'con' command is executed.
10:57:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:57:38 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:58:21 INFO  : Disconnected from the channel tcfchan#108.
10:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:58:22 INFO  : 'fpga -state' command is executed.
10:58:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:58:22 INFO  : 'jtag frequency' command is executed.
10:58:22 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:22 INFO  : Context for 'APU' is selected.
10:58:22 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:58:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:22 INFO  : Context for 'APU' is selected.
10:58:22 INFO  : 'stop' command is executed.
10:58:22 INFO  : 'ps7_init' command is executed.
10:58:22 INFO  : 'ps7_post_config' command is executed.
10:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:58:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:23 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:23 INFO  : Memory regions updated for context APU
10:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:23 INFO  : 'con' command is executed.
10:58:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:58:23 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:58:55 INFO  : Disconnected from the channel tcfchan#109.
10:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:58:56 INFO  : 'fpga -state' command is executed.
10:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:58:57 INFO  : 'jtag frequency' command is executed.
10:58:57 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:58:57 INFO  : Context for 'APU' is selected.
10:58:57 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:58:57 INFO  : Context for 'APU' is selected.
10:58:57 INFO  : 'stop' command is executed.
10:58:57 INFO  : 'ps7_init' command is executed.
10:58:57 INFO  : 'ps7_post_config' command is executed.
10:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:57 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:58:57 INFO  : 'configparams force-mem-access 0' command is executed.
10:58:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:58:57 INFO  : Memory regions updated for context APU
10:58:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:58:57 INFO  : 'con' command is executed.
10:58:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:58:57 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
10:59:51 INFO  : Disconnected from the channel tcfchan#110.
10:59:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:59:52 INFO  : 'fpga -state' command is executed.
10:59:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:59:52 INFO  : 'jtag frequency' command is executed.
10:59:52 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:59:52 INFO  : Context for 'APU' is selected.
10:59:53 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
10:59:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:59:53 INFO  : Context for 'APU' is selected.
10:59:53 INFO  : 'stop' command is executed.
10:59:53 INFO  : 'ps7_init' command is executed.
10:59:53 INFO  : 'ps7_post_config' command is executed.
10:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:53 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:59:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

10:59:53 INFO  : Memory regions updated for context APU
10:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:59:53 INFO  : 'con' command is executed.
10:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:59:53 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:02:03 INFO  : Disconnected from the channel tcfchan#111.
11:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:02:04 INFO  : 'fpga -state' command is executed.
11:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:02:04 INFO  : 'jtag frequency' command is executed.
11:02:04 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:04 INFO  : Context for 'APU' is selected.
11:02:04 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:02:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:04 INFO  : Context for 'APU' is selected.
11:02:04 INFO  : 'stop' command is executed.
11:02:05 INFO  : 'ps7_init' command is executed.
11:02:05 INFO  : 'ps7_post_config' command is executed.
11:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:05 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:05 INFO  : Memory regions updated for context APU
11:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:05 INFO  : 'con' command is executed.
11:02:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:02:05 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:03:53 INFO  : Disconnected from the channel tcfchan#112.
11:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:03:54 INFO  : 'fpga -state' command is executed.
11:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:03:54 INFO  : 'jtag frequency' command is executed.
11:03:54 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:54 INFO  : Context for 'APU' is selected.
11:03:54 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:03:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:54 INFO  : Context for 'APU' is selected.
11:03:54 INFO  : 'stop' command is executed.
11:03:54 INFO  : 'ps7_init' command is executed.
11:03:54 INFO  : 'ps7_post_config' command is executed.
11:03:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:55 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:55 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:55 INFO  : Memory regions updated for context APU
11:03:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:55 INFO  : 'con' command is executed.
11:03:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:03:55 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:04:28 INFO  : Disconnected from the channel tcfchan#113.
11:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:04:29 INFO  : 'fpga -state' command is executed.
11:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:04:30 INFO  : 'jtag frequency' command is executed.
11:04:30 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:30 INFO  : Context for 'APU' is selected.
11:04:30 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:04:30 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:30 INFO  : Context for 'APU' is selected.
11:04:30 INFO  : 'stop' command is executed.
11:04:30 INFO  : 'ps7_init' command is executed.
11:04:30 INFO  : 'ps7_post_config' command is executed.
11:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:30 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:30 INFO  : Memory regions updated for context APU
11:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:30 INFO  : 'con' command is executed.
11:04:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:04:30 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:04:41 INFO  : Disconnected from the channel tcfchan#114.
11:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:04:42 INFO  : 'fpga -state' command is executed.
11:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:04:42 INFO  : 'jtag frequency' command is executed.
11:04:42 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:42 INFO  : Context for 'APU' is selected.
11:04:42 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:04:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:42 INFO  : Context for 'APU' is selected.
11:04:42 INFO  : 'stop' command is executed.
11:04:42 INFO  : 'ps7_init' command is executed.
11:04:42 INFO  : 'ps7_post_config' command is executed.
11:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:42 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:43 INFO  : Memory regions updated for context APU
11:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:43 INFO  : 'con' command is executed.
11:04:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:04:43 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:09:40 INFO  : Disconnected from the channel tcfchan#115.
11:09:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:09:41 INFO  : 'fpga -state' command is executed.
11:09:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:09:41 INFO  : 'jtag frequency' command is executed.
11:09:41 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:09:41 INFO  : Context for 'APU' is selected.
11:09:41 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:09:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:41 INFO  : Context for 'APU' is selected.
11:09:41 INFO  : 'stop' command is executed.
11:09:42 INFO  : 'ps7_init' command is executed.
11:09:42 INFO  : 'ps7_post_config' command is executed.
11:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:42 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:42 INFO  : Memory regions updated for context APU
11:09:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:42 INFO  : 'con' command is executed.
11:09:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:09:42 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:11:42 INFO  : Disconnected from the channel tcfchan#116.
11:11:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:11:43 INFO  : 'fpga -state' command is executed.
11:11:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:11:43 INFO  : 'jtag frequency' command is executed.
11:11:43 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:43 INFO  : Context for 'APU' is selected.
11:11:43 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:11:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:43 INFO  : Context for 'APU' is selected.
11:11:43 INFO  : 'stop' command is executed.
11:11:43 INFO  : 'ps7_init' command is executed.
11:11:43 INFO  : 'ps7_post_config' command is executed.
11:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:44 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:44 INFO  : Memory regions updated for context APU
11:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:44 INFO  : 'con' command is executed.
11:11:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:11:44 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:14:21 INFO  : Disconnected from the channel tcfchan#117.
11:14:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:22 INFO  : 'fpga -state' command is executed.
11:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:22 INFO  : 'jtag frequency' command is executed.
11:14:22 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:22 INFO  : Context for 'APU' is selected.
11:14:22 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:14:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:22 INFO  : Context for 'APU' is selected.
11:14:22 INFO  : 'stop' command is executed.
11:14:23 INFO  : 'ps7_init' command is executed.
11:14:23 INFO  : 'ps7_post_config' command is executed.
11:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:23 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:23 INFO  : Memory regions updated for context APU
11:14:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:23 INFO  : 'con' command is executed.
11:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:14:23 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:14:47 INFO  : Disconnected from the channel tcfchan#118.
11:14:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:49 INFO  : 'fpga -state' command is executed.
11:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:49 INFO  : 'jtag frequency' command is executed.
11:14:49 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:49 INFO  : Context for 'APU' is selected.
11:14:49 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:14:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:49 INFO  : Context for 'APU' is selected.
11:14:49 INFO  : 'stop' command is executed.
11:14:49 INFO  : 'ps7_init' command is executed.
11:14:49 INFO  : 'ps7_post_config' command is executed.
11:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:49 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:49 INFO  : Memory regions updated for context APU
11:14:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:50 INFO  : 'con' command is executed.
11:14:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:14:50 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:15:16 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
11:15:19 INFO  : Disconnected from the channel tcfchan#119.
11:15:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:15:20 INFO  : 'fpga -state' command is executed.
11:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:15:20 INFO  : 'jtag frequency' command is executed.
11:15:20 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:15:20 INFO  : Context for 'APU' is selected.
11:15:20 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:15:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:20 INFO  : Context for 'APU' is selected.
11:15:20 INFO  : 'stop' command is executed.
11:15:20 INFO  : 'ps7_init' command is executed.
11:15:20 INFO  : 'ps7_post_config' command is executed.
11:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:21 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:21 INFO  : Memory regions updated for context APU
11:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:21 INFO  : 'con' command is executed.
11:15:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:15:21 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:16:09 INFO  : Disconnected from the channel tcfchan#120.
11:16:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:16:10 INFO  : 'fpga -state' command is executed.
11:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:16:10 INFO  : 'jtag frequency' command is executed.
11:16:10 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:10 INFO  : Context for 'APU' is selected.
11:16:10 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:16:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:10 INFO  : Context for 'APU' is selected.
11:16:10 INFO  : 'stop' command is executed.
11:16:10 INFO  : 'ps7_init' command is executed.
11:16:10 INFO  : 'ps7_post_config' command is executed.
11:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:10 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:11 INFO  : Memory regions updated for context APU
11:16:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:11 INFO  : 'con' command is executed.
11:16:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:16:11 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:16:37 INFO  : Disconnected from the channel tcfchan#121.
11:16:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:16:38 INFO  : 'fpga -state' command is executed.
11:16:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:16:39 INFO  : 'jtag frequency' command is executed.
11:16:39 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:39 INFO  : Context for 'APU' is selected.
11:16:39 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:16:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:39 INFO  : Context for 'APU' is selected.
11:16:39 INFO  : 'stop' command is executed.
11:16:39 INFO  : 'ps7_init' command is executed.
11:16:39 INFO  : 'ps7_post_config' command is executed.
11:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:39 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:39 INFO  : Memory regions updated for context APU
11:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:39 INFO  : 'con' command is executed.
11:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:16:39 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:17:38 INFO  : Disconnected from the channel tcfchan#122.
11:17:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:17:39 INFO  : 'fpga -state' command is executed.
11:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:17:40 INFO  : 'jtag frequency' command is executed.
11:17:40 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:40 INFO  : Context for 'APU' is selected.
11:17:40 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:17:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:40 INFO  : Context for 'APU' is selected.
11:17:40 INFO  : 'stop' command is executed.
11:17:40 INFO  : 'ps7_init' command is executed.
11:17:40 INFO  : 'ps7_post_config' command is executed.
11:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:17:40 ERROR : Code 16 Time 1697426260547 Format {Invalid context}
11:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
----------------End of Script----------------

11:17:40 INFO  : 'fpga -state' command is executed.
11:17:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:17:40 INFO  : 'jtag frequency' command is executed.
11:17:40 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:40 INFO  : Context for 'APU' is selected.
11:17:40 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:17:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:40 INFO  : Context for 'APU' is selected.
11:17:40 INFO  : 'stop' command is executed.
11:17:41 INFO  : 'ps7_init' command is executed.
11:17:41 INFO  : 'ps7_post_config' command is executed.
11:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:41 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:41 INFO  : Memory regions updated for context APU
11:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:41 INFO  : 'con' command is executed.
11:17:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:17:41 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:17:59 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
11:18:07 INFO  : Disconnected from the channel tcfchan#123.
11:18:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:18:08 INFO  : 'fpga -state' command is executed.
11:18:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:18:08 INFO  : 'jtag frequency' command is executed.
11:18:08 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:18:08 INFO  : Context for 'APU' is selected.
11:18:08 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:18:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:18:08 INFO  : Context for 'APU' is selected.
11:18:08 INFO  : 'stop' command is executed.
11:18:09 INFO  : 'ps7_init' command is executed.
11:18:09 INFO  : 'ps7_post_config' command is executed.
11:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:09 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:18:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:18:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:18:09 INFO  : Memory regions updated for context APU
11:18:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:18:09 INFO  : 'con' command is executed.
11:18:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:18:09 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:19:52 INFO  : Disconnected from the channel tcfchan#124.
11:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:19:53 INFO  : 'fpga -state' command is executed.
11:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:19:53 INFO  : 'jtag frequency' command is executed.
11:19:53 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:53 INFO  : Context for 'APU' is selected.
11:19:53 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:19:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:53 INFO  : Context for 'APU' is selected.
11:19:53 INFO  : 'stop' command is executed.
11:19:53 INFO  : 'ps7_init' command is executed.
11:19:53 INFO  : 'ps7_post_config' command is executed.
11:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:54 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:54 INFO  : Memory regions updated for context APU
11:19:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:54 INFO  : 'con' command is executed.
11:19:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:19:54 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:20:15 INFO  : Disconnected from the channel tcfchan#125.
11:20:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:20:16 INFO  : 'fpga -state' command is executed.
11:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:20:16 INFO  : 'jtag frequency' command is executed.
11:20:16 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:16 INFO  : Context for 'APU' is selected.
11:20:16 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:20:16 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:16 INFO  : Context for 'APU' is selected.
11:20:17 INFO  : 'stop' command is executed.
11:20:17 INFO  : 'ps7_init' command is executed.
11:20:17 INFO  : 'ps7_post_config' command is executed.
11:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:17 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:17 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:17 INFO  : Memory regions updated for context APU
11:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:17 INFO  : 'con' command is executed.
11:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:20:17 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:20:49 INFO  : Disconnected from the channel tcfchan#126.
11:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:20:50 INFO  : 'fpga -state' command is executed.
11:20:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:20:50 INFO  : 'jtag frequency' command is executed.
11:20:50 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:51 INFO  : Context for 'APU' is selected.
11:20:51 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:20:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:51 INFO  : Context for 'APU' is selected.
11:20:51 INFO  : 'stop' command is executed.
11:20:51 INFO  : 'ps7_init' command is executed.
11:20:51 INFO  : 'ps7_post_config' command is executed.
11:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:51 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:51 INFO  : Memory regions updated for context APU
11:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:51 INFO  : 'con' command is executed.
11:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:20:51 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:21:03 INFO  : Disconnected from the channel tcfchan#127.
11:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:21:04 INFO  : 'fpga -state' command is executed.
11:21:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:21:04 INFO  : 'jtag frequency' command is executed.
11:21:04 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:04 INFO  : Context for 'APU' is selected.
11:21:04 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:04 INFO  : Context for 'APU' is selected.
11:21:04 INFO  : 'stop' command is executed.
11:21:05 INFO  : 'ps7_init' command is executed.
11:21:05 INFO  : 'ps7_post_config' command is executed.
11:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:05 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:05 INFO  : Memory regions updated for context APU
11:21:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:05 INFO  : 'con' command is executed.
11:21:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:21:05 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:21:52 INFO  : Disconnected from the channel tcfchan#128.
11:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:21:53 INFO  : 'fpga -state' command is executed.
11:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:21:53 INFO  : 'jtag frequency' command is executed.
11:21:53 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:53 INFO  : Context for 'APU' is selected.
11:21:53 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:53 INFO  : Context for 'APU' is selected.
11:21:54 INFO  : 'stop' command is executed.
11:21:54 INFO  : 'ps7_init' command is executed.
11:21:54 INFO  : 'ps7_post_config' command is executed.
11:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:54 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:54 INFO  : Memory regions updated for context APU
11:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:54 INFO  : 'con' command is executed.
11:21:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:21:54 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:22:42 INFO  : Disconnected from the channel tcfchan#129.
11:22:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:22:43 INFO  : 'fpga -state' command is executed.
11:22:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:22:44 INFO  : 'jtag frequency' command is executed.
11:22:44 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:22:44 INFO  : Context for 'APU' is selected.
11:22:44 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:44 INFO  : Context for 'APU' is selected.
11:22:44 INFO  : 'stop' command is executed.
11:22:44 INFO  : 'ps7_init' command is executed.
11:22:44 INFO  : 'ps7_post_config' command is executed.
11:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:44 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:22:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:44 INFO  : Memory regions updated for context APU
11:22:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:22:44 INFO  : 'con' command is executed.
11:22:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:22:44 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:23:19 INFO  : Disconnected from the channel tcfchan#130.
11:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:20 INFO  : 'fpga -state' command is executed.
11:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:23:21 INFO  : 'jtag frequency' command is executed.
11:23:21 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:21 INFO  : Context for 'APU' is selected.
11:23:21 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:23:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:21 INFO  : Context for 'APU' is selected.
11:23:21 INFO  : 'stop' command is executed.
11:23:21 INFO  : 'ps7_init' command is executed.
11:23:21 INFO  : 'ps7_post_config' command is executed.
11:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:21 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:21 INFO  : Memory regions updated for context APU
11:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:22 INFO  : 'con' command is executed.
11:23:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:23:22 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:24:07 INFO  : Disconnected from the channel tcfchan#131.
11:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:24:08 INFO  : 'fpga -state' command is executed.
11:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:24:08 INFO  : 'jtag frequency' command is executed.
11:24:08 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:24:08 INFO  : Context for 'APU' is selected.
11:24:08 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:24:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:08 INFO  : Context for 'APU' is selected.
11:24:08 INFO  : 'stop' command is executed.
11:24:09 INFO  : 'ps7_init' command is executed.
11:24:09 INFO  : 'ps7_post_config' command is executed.
11:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:09 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:09 INFO  : Memory regions updated for context APU
11:24:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:09 INFO  : 'con' command is executed.
11:24:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:24:09 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
11:25:21 INFO  : Disconnected from the channel tcfchan#132.
11:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:25:22 INFO  : 'fpga -state' command is executed.
11:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:25:22 INFO  : 'jtag frequency' command is executed.
11:25:22 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:25:22 INFO  : Context for 'APU' is selected.
11:25:22 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
11:25:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:22 INFO  : Context for 'APU' is selected.
11:25:22 INFO  : 'stop' command is executed.
11:25:22 INFO  : 'ps7_init' command is executed.
11:25:22 INFO  : 'ps7_post_config' command is executed.
11:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:23 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:23 INFO  : Memory regions updated for context APU
11:25:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:23 INFO  : 'con' command is executed.
11:25:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:25:23 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:00:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:00:40 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
19:00:43 INFO  : Disconnected from the channel tcfchan#133.
19:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:00:44 INFO  : 'fpga -state' command is executed.
19:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:00:44 INFO  : 'jtag frequency' command is executed.
19:00:45 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:00:45 INFO  : Context for 'APU' is selected.
19:00:45 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:00:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:45 INFO  : Context for 'APU' is selected.
19:00:45 INFO  : 'stop' command is executed.
19:00:45 INFO  : 'ps7_init' command is executed.
19:00:45 INFO  : 'ps7_post_config' command is executed.
19:00:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:00:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:45 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:00:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:00:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:00:45 INFO  : Memory regions updated for context APU
19:00:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:00:45 INFO  : 'con' command is executed.
19:00:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:00:45 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:02:06 INFO  : Disconnected from the channel tcfchan#134.
19:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:02:07 INFO  : 'fpga -state' command is executed.
19:02:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:02:07 INFO  : 'jtag frequency' command is executed.
19:02:07 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:07 INFO  : Context for 'APU' is selected.
19:02:07 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:02:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:07 INFO  : Context for 'APU' is selected.
19:02:07 INFO  : 'stop' command is executed.
19:02:07 INFO  : 'ps7_init' command is executed.
19:02:07 INFO  : 'ps7_post_config' command is executed.
19:02:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:08 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:08 INFO  : Memory regions updated for context APU
19:02:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:08 INFO  : 'con' command is executed.
19:02:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:02:08 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:03:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:03:56 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
19:04:05 INFO  : Disconnected from the channel tcfchan#135.
19:04:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:04:06 INFO  : 'fpga -state' command is executed.
19:04:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:04:07 INFO  : 'jtag frequency' command is executed.
19:04:07 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:04:07 INFO  : Context for 'APU' is selected.
19:04:07 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:04:07 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:07 INFO  : Context for 'APU' is selected.
19:04:07 INFO  : 'stop' command is executed.
19:04:07 INFO  : 'ps7_init' command is executed.
19:04:07 INFO  : 'ps7_post_config' command is executed.
19:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:07 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:07 INFO  : Memory regions updated for context APU
19:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:07 INFO  : 'con' command is executed.
19:04:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:04:07 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:04:56 INFO  : Disconnected from the channel tcfchan#136.
19:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:04:57 INFO  : 'fpga -state' command is executed.
19:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:04:57 INFO  : 'jtag frequency' command is executed.
19:04:57 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:04:57 INFO  : Context for 'APU' is selected.
19:04:57 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:04:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:57 INFO  : Context for 'APU' is selected.
19:04:57 INFO  : 'stop' command is executed.
19:04:57 INFO  : 'ps7_init' command is executed.
19:04:57 INFO  : 'ps7_post_config' command is executed.
19:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:58 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:58 INFO  : Memory regions updated for context APU
19:04:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:58 INFO  : 'con' command is executed.
19:04:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:04:58 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:06:38 INFO  : Disconnected from the channel tcfchan#137.
19:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:06:39 INFO  : 'fpga -state' command is executed.
19:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:06:40 INFO  : 'jtag frequency' command is executed.
19:06:40 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:40 INFO  : Context for 'APU' is selected.
19:06:40 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:40 INFO  : Context for 'APU' is selected.
19:06:40 INFO  : 'stop' command is executed.
19:06:40 INFO  : 'ps7_init' command is executed.
19:06:40 INFO  : 'ps7_post_config' command is executed.
19:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:40 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:40 INFO  : Memory regions updated for context APU
19:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:40 INFO  : 'con' command is executed.
19:06:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:06:40 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:07:07 INFO  : Disconnected from the channel tcfchan#138.
19:07:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:08 INFO  : 'fpga -state' command is executed.
19:07:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:08 INFO  : 'jtag frequency' command is executed.
19:07:08 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:08 INFO  : Context for 'APU' is selected.
19:07:08 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:07:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:08 INFO  : Context for 'APU' is selected.
19:07:08 INFO  : 'stop' command is executed.
19:07:08 INFO  : 'ps7_init' command is executed.
19:07:08 INFO  : 'ps7_post_config' command is executed.
19:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:09 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:09 INFO  : Memory regions updated for context APU
19:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:09 INFO  : 'con' command is executed.
19:07:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:07:09 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:07:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:37 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
19:07:42 INFO  : Disconnected from the channel tcfchan#139.
19:07:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:43 INFO  : 'fpga -state' command is executed.
19:07:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:43 INFO  : 'jtag frequency' command is executed.
19:07:43 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:43 INFO  : Context for 'APU' is selected.
19:07:43 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:07:43 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:43 INFO  : Context for 'APU' is selected.
19:07:43 INFO  : 'stop' command is executed.
19:07:43 INFO  : 'ps7_init' command is executed.
19:07:43 INFO  : 'ps7_post_config' command is executed.
19:07:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:44 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:44 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:44 INFO  : Memory regions updated for context APU
19:07:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:44 INFO  : 'con' command is executed.
19:07:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:07:44 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:08:02 INFO  : Disconnected from the channel tcfchan#140.
19:08:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:08:03 INFO  : 'fpga -state' command is executed.
19:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:03 INFO  : 'jtag frequency' command is executed.
19:08:03 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:03 INFO  : Context for 'APU' is selected.
19:08:03 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:08:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:03 INFO  : Context for 'APU' is selected.
19:08:04 INFO  : 'stop' command is executed.
19:08:04 INFO  : 'ps7_init' command is executed.
19:08:04 INFO  : 'ps7_post_config' command is executed.
19:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:04 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:04 INFO  : Memory regions updated for context APU
19:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:04 INFO  : 'con' command is executed.
19:08:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:08:04 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:08:19 INFO  : Disconnected from the channel tcfchan#141.
19:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:08:20 INFO  : 'fpga -state' command is executed.
19:08:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:20 INFO  : 'jtag frequency' command is executed.
19:08:20 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:20 INFO  : Context for 'APU' is selected.
19:08:20 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:21 INFO  : Context for 'APU' is selected.
19:08:21 INFO  : 'stop' command is executed.
19:08:21 INFO  : 'ps7_init' command is executed.
19:08:21 INFO  : 'ps7_post_config' command is executed.
19:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:21 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:21 INFO  : Memory regions updated for context APU
19:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:21 INFO  : 'con' command is executed.
19:08:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:08:21 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:24:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1697455443182,  Project:1697097806636
19:24:15 INFO  : Project SoC_wrapper_hw_platform_0's source hardware specification located at C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:24:30 INFO  : Copied contents of C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper.hdf into \SoC_wrapper_hw_platform_0\system.hdf.
19:24:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:24:37 INFO  : 
19:24:37 INFO  : Updating hardware inferred compiler options for projecy_3.
19:24:37 INFO  : Clearing existing target manager status.
19:24:37 INFO  : Closing and re-opening the MSS file of ther project projecy_3_bsp
19:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:25:08 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
19:25:35 INFO  : Disconnected from the channel tcfchan#142.
19:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:25:36 INFO  : 'fpga -state' command is executed.
19:25:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:25:36 INFO  : 'jtag frequency' command is executed.
19:25:36 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:36 INFO  : Context for 'APU' is selected.
19:25:36 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:25:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:36 INFO  : Context for 'APU' is selected.
19:25:36 INFO  : 'stop' command is executed.
19:25:36 INFO  : 'ps7_init' command is executed.
19:25:36 INFO  : 'ps7_post_config' command is executed.
19:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:37 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:37 INFO  : Memory regions updated for context APU
19:25:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:37 INFO  : 'con' command is executed.
19:25:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:25:37 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:26:11 INFO  : Disconnected from the channel tcfchan#143.
19:26:27 INFO  : Registering command handlers for SDK TCF services
19:26:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\temp_xsdb_launch_script.tcl
19:26:29 INFO  : XSCT server has started successfully.
19:26:29 INFO  : Successfully done setting XSCT server connection channel  
19:26:30 INFO  : Successfully done setting SDK workspace  
19:26:30 INFO  : Processing command line option -hwspec C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper.hdf.
19:26:30 INFO  : Checking for hwspec changes in the project SoC_wrapper_hw_platform_0.
19:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:27:06 ERROR : 'fpga -file C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit' is cancelled.
19:27:06 INFO  : Issued abort command to xsdb.
19:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:27:23 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
19:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:27:26 INFO  : 'fpga -state' command is executed.
19:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:27:26 INFO  : 'jtag frequency' command is executed.
19:27:26 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:26 INFO  : Context for 'APU' is selected.
19:27:26 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:26 INFO  : Context for 'APU' is selected.
19:27:26 INFO  : 'stop' command is executed.
19:27:26 INFO  : 'ps7_init' command is executed.
19:27:26 INFO  : 'ps7_post_config' command is executed.
19:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:27 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:27 INFO  : Memory regions updated for context APU
19:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:27 INFO  : 'con' command is executed.
19:27:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:27:27 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:27:55 INFO  : Disconnected from the channel tcfchan#1.
19:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:27:56 INFO  : 'fpga -state' command is executed.
19:27:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:27:56 INFO  : 'jtag frequency' command is executed.
19:27:56 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:56 INFO  : Context for 'APU' is selected.
19:27:58 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:27:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:58 INFO  : Context for 'APU' is selected.
19:27:58 INFO  : 'stop' command is executed.
19:27:58 INFO  : 'ps7_init' command is executed.
19:27:58 INFO  : 'ps7_post_config' command is executed.
19:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:58 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:58 INFO  : Memory regions updated for context APU
19:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:58 INFO  : 'con' command is executed.
19:27:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:27:58 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
19:28:18 INFO  : Disconnected from the channel tcfchan#2.
19:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:28:19 INFO  : 'fpga -state' command is executed.
19:28:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:28:19 INFO  : 'jtag frequency' command is executed.
19:28:19 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:28:19 INFO  : Context for 'APU' is selected.
19:28:20 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
19:28:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:20 INFO  : Context for 'APU' is selected.
19:28:21 INFO  : 'stop' command is executed.
19:28:21 INFO  : 'ps7_init' command is executed.
19:28:21 INFO  : 'ps7_post_config' command is executed.
19:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:21 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:21 INFO  : Memory regions updated for context APU
19:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:21 INFO  : 'con' command is executed.
19:28:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:28:21 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
20:50:27 INFO  : Disconnected from the channel tcfchan#3.
21:14:43 INFO  : Registering command handlers for SDK TCF services
21:14:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.sdk\temp_xsdb_launch_script.tcl
21:14:46 INFO  : XSCT server has started successfully.
21:14:46 INFO  : Successfully done setting XSCT server connection channel  
21:14:46 INFO  : Successfully done setting SDK workspace  
21:14:46 INFO  : Processing command line option -hwspec C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper.hdf.
00:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:03:10 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
00:03:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:03:23 INFO  : 'fpga -state' command is executed.
00:03:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:03:23 INFO  : 'jtag frequency' command is executed.
00:03:23 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:03:23 INFO  : Context for 'APU' is selected.
00:03:23 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
00:03:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:23 INFO  : Context for 'APU' is selected.
00:03:23 INFO  : 'stop' command is executed.
00:03:24 INFO  : 'ps7_init' command is executed.
00:03:24 INFO  : 'ps7_post_config' command is executed.
00:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:24 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:24 INFO  : Memory regions updated for context APU
00:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:24 INFO  : 'con' command is executed.
00:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:03:24 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
00:03:42 INFO  : Disconnected from the channel tcfchan#1.
00:03:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:03:43 INFO  : 'fpga -state' command is executed.
00:03:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:03:43 INFO  : 'jtag frequency' command is executed.
00:03:43 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:03:43 INFO  : Context for 'APU' is selected.
00:03:45 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
00:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:45 INFO  : Context for 'APU' is selected.
00:03:45 INFO  : 'stop' command is executed.
00:03:45 INFO  : 'ps7_init' command is executed.
00:03:45 INFO  : 'ps7_post_config' command is executed.
00:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:45 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:45 INFO  : Memory regions updated for context APU
00:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:45 INFO  : 'con' command is executed.
00:03:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:03:45 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
00:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:04:11 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
00:04:16 INFO  : Disconnected from the channel tcfchan#2.
00:04:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:04:17 INFO  : 'fpga -state' command is executed.
00:04:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:04:17 INFO  : 'jtag frequency' command is executed.
00:04:17 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:04:17 INFO  : Context for 'APU' is selected.
00:04:17 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
00:04:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:17 INFO  : Context for 'APU' is selected.
00:04:17 INFO  : 'stop' command is executed.
00:04:17 INFO  : 'ps7_init' command is executed.
00:04:17 INFO  : 'ps7_post_config' command is executed.
00:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:17 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:18 INFO  : Memory regions updated for context APU
00:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:18 INFO  : 'con' command is executed.
00:04:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:04:18 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
00:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:05:29 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
00:05:31 INFO  : Disconnected from the channel tcfchan#3.
00:05:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:05:32 INFO  : 'fpga -state' command is executed.
00:05:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:05:32 INFO  : 'jtag frequency' command is executed.
00:05:32 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:32 INFO  : Context for 'APU' is selected.
00:05:32 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
00:05:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:32 INFO  : Context for 'APU' is selected.
00:05:33 INFO  : 'stop' command is executed.
00:05:33 INFO  : 'ps7_init' command is executed.
00:05:33 INFO  : 'ps7_post_config' command is executed.
00:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:33 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:33 INFO  : Memory regions updated for context APU
00:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:33 INFO  : 'con' command is executed.
00:05:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:05:33 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
00:05:48 INFO  : Disconnected from the channel tcfchan#4.
00:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:05:49 INFO  : 'fpga -state' command is executed.
00:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:05:50 INFO  : 'jtag frequency' command is executed.
00:05:50 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:50 INFO  : Context for 'APU' is selected.
00:05:50 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
00:05:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:50 INFO  : Context for 'APU' is selected.
00:05:50 INFO  : 'stop' command is executed.
00:05:50 INFO  : 'ps7_init' command is executed.
00:05:50 INFO  : 'ps7_post_config' command is executed.
00:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:50 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:50 INFO  : Memory regions updated for context APU
00:05:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:50 INFO  : 'con' command is executed.
00:05:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:05:50 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
00:06:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:06:32 INFO  : FPGA configured successfully with bitstream "C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/SoC_wrapper.bit"
00:06:43 INFO  : Disconnected from the channel tcfchan#5.
00:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:06:44 INFO  : 'fpga -state' command is executed.
00:06:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:06:45 INFO  : 'jtag frequency' command is executed.
00:06:45 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:45 INFO  : Context for 'APU' is selected.
00:06:45 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
00:06:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:45 INFO  : Context for 'APU' is selected.
00:06:45 INFO  : 'stop' command is executed.
00:06:45 INFO  : 'ps7_init' command is executed.
00:06:45 INFO  : 'ps7_post_config' command is executed.
00:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:45 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:45 INFO  : Memory regions updated for context APU
00:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:45 INFO  : 'con' command is executed.
00:06:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:06:45 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
00:06:53 INFO  : Disconnected from the channel tcfchan#6.
00:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:06:55 INFO  : 'fpga -state' command is executed.
00:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:06:55 INFO  : 'jtag frequency' command is executed.
00:06:55 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:55 INFO  : Context for 'APU' is selected.
00:06:55 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
00:06:55 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:55 INFO  : Context for 'APU' is selected.
00:06:55 INFO  : 'stop' command is executed.
00:06:55 INFO  : 'ps7_init' command is executed.
00:06:55 INFO  : 'ps7_post_config' command is executed.
00:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:55 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:56 INFO  : Memory regions updated for context APU
00:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:56 INFO  : 'con' command is executed.
00:06:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:06:56 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
00:07:03 INFO  : Disconnected from the channel tcfchan#7.
00:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:07:04 INFO  : 'fpga -state' command is executed.
00:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:07:04 INFO  : 'jtag frequency' command is executed.
00:07:04 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:04 INFO  : Context for 'APU' is selected.
00:07:04 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
00:07:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:04 INFO  : Context for 'APU' is selected.
00:07:04 INFO  : 'stop' command is executed.
00:07:04 INFO  : 'ps7_init' command is executed.
00:07:04 INFO  : 'ps7_post_config' command is executed.
00:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:05 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:05 INFO  : Memory regions updated for context APU
00:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:05 INFO  : 'con' command is executed.
00:07:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:07:05 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
00:09:16 INFO  : Disconnected from the channel tcfchan#8.
00:09:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:09:17 INFO  : 'fpga -state' command is executed.
00:09:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:09:17 INFO  : 'jtag frequency' command is executed.
00:09:17 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:17 INFO  : Context for 'APU' is selected.
00:09:17 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
00:09:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:17 INFO  : Context for 'APU' is selected.
00:09:17 INFO  : 'stop' command is executed.
00:09:18 INFO  : 'ps7_init' command is executed.
00:09:18 INFO  : 'ps7_post_config' command is executed.
00:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:18 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:18 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:18 INFO  : Memory regions updated for context APU
00:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:18 INFO  : 'con' command is executed.
00:09:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:09:18 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
00:14:59 INFO  : Disconnected from the channel tcfchan#9.
00:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:15:00 INFO  : 'fpga -state' command is executed.
00:15:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:15:00 INFO  : 'jtag frequency' command is executed.
00:15:00 INFO  : Sourcing of 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:00 INFO  : Context for 'APU' is selected.
00:15:00 INFO  : Hardware design information is loaded from 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf'.
00:15:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:00 INFO  : Context for 'APU' is selected.
00:15:00 INFO  : 'stop' command is executed.
00:15:00 INFO  : 'ps7_init' command is executed.
00:15:00 INFO  : 'ps7_post_config' command is executed.
00:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:01 INFO  : The application 'C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/SoC_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/abc78/SoC_course/SoC_project_3/SourceCode/SoC_project_3.sdk/projecy_3/Debug/projecy_3.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:01 INFO  : Memory regions updated for context APU
00:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:01 INFO  : 'con' command is executed.
00:15:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:15:01 INFO  : Launch script is exported to file 'C:\Users\abc78\SoC_course\SoC_project_3\SourceCode\SoC_project_3.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_projecy_3.elf_on_local.tcl'
00:16:20 INFO  : Disconnected from the channel tcfchan#10.
