[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfaceModExp/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 233
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv
n<> u<232> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<232> s<231> l<1:1>
  n<> u<231> t<Source_text> p<232> c<132> l<1:1> el<20:10>
    n<> u<132> t<Description> p<231> c<131> s<163> l<1:1> el<7:13>
      n<> u<131> t<Interface_declaration> p<132> c<6> l<1:1> el<7:13>
        n<> u<6> t<Interface_ansi_header> p<131> c<2> s<28> l<1:1> el<1:13>
          n<> u<2> t<INTERFACE> p<6> s<4> l<1:1> el<1:10>
          n<I> u<4> t<Interface_identifier> p<6> c<3> s<5> l<1:11> el<1:12>
            n<I> u<3> t<STRING_CONST> p<4> l<1:11> el<1:12>
          n<> u<5> t<Package_import_declaration_list> p<6> l<1:12> el<1:12>
        n<> u<28> t<Non_port_interface_item> p<131> c<27> s<45> l<2:1> el<2:15>
          n<> u<27> t<Interface_or_generate_item> p<28> c<26> l<2:1> el<2:15>
            n<> u<26> t<Module_common_item> p<27> c<25> l<2:1> el<2:15>
              n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<2:1> el<2:15>
                n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<2:1> el<2:15>
                  n<> u<23> t<Data_declaration> p<24> c<22> l<2:1> el<2:15>
                    n<> u<22> t<Variable_declaration> p<23> c<18> l<2:1> el<2:15>
                      n<> u<18> t<Data_type> p<22> c<7> s<21> l<2:1> el<2:12>
                        n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<2:1> el<2:6>
                        n<> u<17> t<Packed_dimension> p<18> c<16> l<2:7> el<2:12>
                          n<> u<16> t<Constant_range> p<17> c<11> l<2:8> el<2:11>
                            n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<2:8> el<2:9>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<2:8> el<2:9>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<2:8> el<2:9>
                                  n<7> u<8> t<INT_CONST> p<9> l<2:8> el<2:9>
                            n<> u<15> t<Constant_expression> p<16> c<14> l<2:10> el<2:11>
                              n<> u<14> t<Constant_primary> p<15> c<13> l<2:10> el<2:11>
                                n<> u<13> t<Primary_literal> p<14> c<12> l<2:10> el<2:11>
                                  n<0> u<12> t<INT_CONST> p<13> l<2:10> el<2:11>
                      n<> u<21> t<Variable_decl_assignment_list> p<22> c<20> l<2:13> el<2:14>
                        n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<2:13> el<2:14>
                          n<r> u<19> t<STRING_CONST> p<20> l<2:13> el<2:14>
        n<> u<45> t<Non_port_interface_item> p<131> c<44> s<57> l<3:1> el<3:15>
          n<> u<44> t<Interface_or_generate_item> p<45> c<43> l<3:1> el<3:15>
            n<> u<43> t<Module_common_item> p<44> c<42> l<3:1> el<3:15>
              n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<3:1> el<3:15>
                n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<3:1> el<3:15>
                  n<> u<40> t<Data_declaration> p<41> c<29> l<3:1> el<3:15>
                    n<> u<29> t<Const_type> p<40> s<39> l<3:1> el<3:6>
                    n<> u<39> t<Variable_declaration> p<40> c<31> l<3:7> el<3:15>
                      n<> u<31> t<Data_type> p<39> c<30> s<38> l<3:7> el<3:10>
                        n<> u<30> t<IntegerAtomType_Int> p<31> l<3:7> el<3:10>
                      n<> u<38> t<Variable_decl_assignment_list> p<39> c<37> l<3:11> el<3:14>
                        n<> u<37> t<Variable_decl_assignment> p<38> c<32> l<3:11> el<3:14>
                          n<x> u<32> t<STRING_CONST> p<37> s<36> l<3:11> el<3:12>
                          n<> u<36> t<Expression> p<37> c<35> l<3:13> el<3:14>
                            n<> u<35> t<Primary> p<36> c<34> l<3:13> el<3:14>
                              n<> u<34> t<Primary_literal> p<35> c<33> l<3:13> el<3:14>
                                n<1> u<33> t<INT_CONST> p<34> l<3:13> el<3:14>
        n<> u<57> t<Non_port_interface_item> p<131> c<56> s<93> l<4:1> el<4:7>
          n<> u<56> t<Interface_or_generate_item> p<57> c<55> l<4:1> el<4:7>
            n<> u<55> t<Module_common_item> p<56> c<54> l<4:1> el<4:7>
              n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<4:1> el<4:7>
                n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<4:1> el<4:7>
                  n<> u<52> t<Data_declaration> p<53> c<51> l<4:1> el<4:7>
                    n<> u<51> t<Variable_declaration> p<52> c<47> l<4:1> el<4:7>
                      n<> u<47> t<Data_type> p<51> c<46> s<50> l<4:1> el<4:4>
                        n<> u<46> t<IntVec_TypeBit> p<47> l<4:1> el<4:4>
                      n<> u<50> t<Variable_decl_assignment_list> p<51> c<49> l<4:5> el<4:6>
                        n<> u<49> t<Variable_decl_assignment> p<50> c<48> l<4:5> el<4:6>
                          n<R> u<48> t<STRING_CONST> p<49> l<4:5> el<4:6>
        n<> u<93> t<Non_port_interface_item> p<131> c<92> s<129> l<5:1> el<5:47>
          n<> u<92> t<Interface_or_generate_item> p<93> c<91> l<5:1> el<5:47>
            n<> u<91> t<Modport_item> p<92> c<58> l<5:9> el<5:46>
              n<A> u<58> t<STRING_CONST> p<91> s<79> l<5:9> el<5:10>
              n<> u<79> t<Modport_ports_declaration> p<91> c<78> s<90> l<5:12> el<5:29>
                n<> u<78> t<Modport_simple_ports_declaration> p<79> c<59> l<5:12> el<5:29>
                  n<> u<59> t<PortDir_Out> p<78> s<77> l<5:12> el<5:18>
                  n<> u<77> t<Modport_simple_port> p<78> c<60> l<5:19> el<5:29>
                    n<P> u<60> t<STRING_CONST> p<77> s<76> l<5:20> el<5:21>
                    n<> u<76> t<Expression> p<77> c<75> l<5:22> el<5:28>
                      n<> u<75> t<Primary> p<76> c<74> l<5:22> el<5:28>
                        n<> u<74> t<Complex_func_call> p<75> c<61> l<5:22> el<5:28>
                          n<r> u<61> t<STRING_CONST> p<74> s<73> l<5:22> el<5:23>
                          n<> u<73> t<Select> p<74> c<62> l<5:23> el<5:28>
                            n<> u<62> t<Bit_select> p<73> s<72> l<5:23> el<5:23>
                            n<> u<72> t<Part_select_range> p<73> c<71> l<5:24> el<5:27>
                              n<> u<71> t<Constant_range> p<72> c<66> l<5:24> el<5:27>
                                n<> u<66> t<Constant_expression> p<71> c<65> s<70> l<5:24> el<5:25>
                                  n<> u<65> t<Constant_primary> p<66> c<64> l<5:24> el<5:25>
                                    n<> u<64> t<Primary_literal> p<65> c<63> l<5:24> el<5:25>
                                      n<3> u<63> t<INT_CONST> p<64> l<5:24> el<5:25>
                                n<> u<70> t<Constant_expression> p<71> c<69> l<5:26> el<5:27>
                                  n<> u<69> t<Constant_primary> p<70> c<68> l<5:26> el<5:27>
                                    n<> u<68> t<Primary_literal> p<69> c<67> l<5:26> el<5:27>
                                      n<0> u<67> t<INT_CONST> p<68> l<5:26> el<5:27>
              n<> u<90> t<Modport_ports_declaration> p<91> c<89> l<5:31> el<5:45>
                n<> u<89> t<Modport_simple_ports_declaration> p<90> c<80> l<5:31> el<5:45>
                  n<> u<80> t<PortDir_Inp> p<89> s<86> l<5:31> el<5:36>
                  n<> u<86> t<Modport_simple_port> p<89> c<81> s<88> l<5:37> el<5:42>
                    n<Q> u<81> t<STRING_CONST> p<86> s<85> l<5:38> el<5:39>
                    n<> u<85> t<Expression> p<86> c<84> l<5:40> el<5:41>
                      n<> u<84> t<Primary> p<85> c<83> l<5:40> el<5:41>
                        n<> u<83> t<Primary_literal> p<84> c<82> l<5:40> el<5:41>
                          n<x> u<82> t<STRING_CONST> p<83> l<5:40> el<5:41>
                  n<> u<88> t<Modport_simple_port> p<89> c<87> l<5:44> el<5:45>
                    n<R> u<87> t<STRING_CONST> p<88> l<5:44> el<5:45>
        n<> u<129> t<Non_port_interface_item> p<131> c<128> s<130> l<6:1> el<6:47>
          n<> u<128> t<Interface_or_generate_item> p<129> c<127> l<6:1> el<6:47>
            n<> u<127> t<Modport_item> p<128> c<94> l<6:9> el<6:46>
              n<B> u<94> t<STRING_CONST> p<127> s<115> l<6:9> el<6:10>
              n<> u<115> t<Modport_ports_declaration> p<127> c<114> s<126> l<6:12> el<6:29>
                n<> u<114> t<Modport_simple_ports_declaration> p<115> c<95> l<6:12> el<6:29>
                  n<> u<95> t<PortDir_Out> p<114> s<113> l<6:12> el<6:18>
                  n<> u<113> t<Modport_simple_port> p<114> c<96> l<6:19> el<6:29>
                    n<P> u<96> t<STRING_CONST> p<113> s<112> l<6:20> el<6:21>
                    n<> u<112> t<Expression> p<113> c<111> l<6:22> el<6:28>
                      n<> u<111> t<Primary> p<112> c<110> l<6:22> el<6:28>
                        n<> u<110> t<Complex_func_call> p<111> c<97> l<6:22> el<6:28>
                          n<r> u<97> t<STRING_CONST> p<110> s<109> l<6:22> el<6:23>
                          n<> u<109> t<Select> p<110> c<98> l<6:23> el<6:28>
                            n<> u<98> t<Bit_select> p<109> s<108> l<6:23> el<6:23>
                            n<> u<108> t<Part_select_range> p<109> c<107> l<6:24> el<6:27>
                              n<> u<107> t<Constant_range> p<108> c<102> l<6:24> el<6:27>
                                n<> u<102> t<Constant_expression> p<107> c<101> s<106> l<6:24> el<6:25>
                                  n<> u<101> t<Constant_primary> p<102> c<100> l<6:24> el<6:25>
                                    n<> u<100> t<Primary_literal> p<101> c<99> l<6:24> el<6:25>
                                      n<7> u<99> t<INT_CONST> p<100> l<6:24> el<6:25>
                                n<> u<106> t<Constant_expression> p<107> c<105> l<6:26> el<6:27>
                                  n<> u<105> t<Constant_primary> p<106> c<104> l<6:26> el<6:27>
                                    n<> u<104> t<Primary_literal> p<105> c<103> l<6:26> el<6:27>
                                      n<4> u<103> t<INT_CONST> p<104> l<6:26> el<6:27>
              n<> u<126> t<Modport_ports_declaration> p<127> c<125> l<6:31> el<6:45>
                n<> u<125> t<Modport_simple_ports_declaration> p<126> c<116> l<6:31> el<6:45>
                  n<> u<116> t<PortDir_Inp> p<125> s<122> l<6:31> el<6:36>
                  n<> u<122> t<Modport_simple_port> p<125> c<117> s<124> l<6:37> el<6:42>
                    n<Q> u<117> t<STRING_CONST> p<122> s<121> l<6:38> el<6:39>
                    n<> u<121> t<Expression> p<122> c<120> l<6:40> el<6:41>
                      n<> u<120> t<Primary> p<121> c<119> l<6:40> el<6:41>
                        n<> u<119> t<Primary_literal> p<120> c<118> l<6:40> el<6:41>
                          n<2> u<118> t<INT_CONST> p<119> l<6:40> el<6:41>
                  n<> u<124> t<Modport_simple_port> p<125> c<123> l<6:44> el<6:45>
                    n<R> u<123> t<STRING_CONST> p<124> l<6:44> el<6:45>
        n<> u<130> t<ENDINTERFACE> p<131> l<7:1> el<7:13>
    n<> u<163> t<Description> p<231> c<162> s<230> l<9:1> el<12:10>
      n<> u<162> t<Module_declaration> p<163> c<140> l<9:1> el<12:10>
        n<> u<140> t<Module_ansi_header> p<162> c<133> s<160> l<9:1> el<9:26>
          n<module> u<133> t<Module_keyword> p<140> s<134> l<9:1> el<9:7>
          n<sub> u<134> t<STRING_CONST> p<140> s<135> l<9:8> el<9:11>
          n<> u<135> t<Package_import_declaration_list> p<140> s<139> l<9:12> el<9:12>
          n<> u<139> t<Port_declaration_list> p<140> c<138> l<9:12> el<9:25>
            n<> u<138> t<Ansi_port_declaration> p<139> c<136> l<9:13> el<9:24>
              n<> u<136> t<Interface_port_header> p<138> s<137> l<9:13> el<9:22>
              n<I> u<137> t<STRING_CONST> p<138> l<9:23> el<9:24>
        n<> u<160> t<Non_port_module_item> p<162> c<159> s<161> l<11:3> el<11:25>
          n<> u<159> t<Module_or_generate_item> p<160> c<158> l<11:3> el<11:25>
            n<> u<158> t<Module_common_item> p<159> c<157> l<11:3> el<11:25>
              n<> u<157> t<Initial_construct> p<158> c<156> l<11:3> el<11:25>
                n<> u<156> t<Statement_or_null> p<157> c<155> l<11:11> el<11:25>
                  n<> u<155> t<Statement> p<156> c<154> l<11:11> el<11:25>
                    n<> u<154> t<Statement_item> p<155> c<153> l<11:11> el<11:25>
                      n<> u<153> t<Blocking_assignment> p<154> c<152> l<11:11> el<11:24>
                        n<> u<152> t<Operator_assignment> p<153> c<146> l<11:11> el<11:24>
                          n<> u<146> t<Variable_lvalue> p<152> c<142> s<147> l<11:11> el<11:14>
                            n<> u<142> t<Ps_or_hierarchical_identifier> p<146> c<141> s<145> l<11:11> el<11:12>
                              n<I> u<141> t<STRING_CONST> p<142> l<11:11> el<11:12>
                            n<> u<145> t<Select> p<146> c<143> l<11:12> el<11:14>
                              n<P> u<143> t<STRING_CONST> p<145> s<144> l<11:13> el<11:14>
                              n<> u<144> t<Bit_select> p<145> l<11:15> el<11:15>
                          n<> u<147> t<AssignOp_Assign> p<152> s<151> l<11:15> el<11:16>
                          n<> u<151> t<Expression> p<152> c<150> l<11:17> el<11:24>
                            n<> u<150> t<Primary> p<151> c<149> l<11:17> el<11:24>
                              n<> u<149> t<Primary_literal> p<150> c<148> l<11:17> el<11:24>
                                n<4'b1010> u<148> t<INT_CONST> p<149> l<11:17> el<11:24>
        n<> u<161> t<ENDMODULE> p<162> l<12:1> el<12:10>
    n<> u<230> t<Description> p<231> c<229> l<14:1> el<20:10>
      n<> u<229> t<Module_declaration> p<230> c<168> l<14:1> el<20:10>
        n<> u<168> t<Module_nonansi_header> p<229> c<164> s<178> l<14:1> el<14:14>
          n<module> u<164> t<Module_keyword> p<168> s<165> l<14:1> el<14:7>
          n<top> u<165> t<STRING_CONST> p<168> s<166> l<14:8> el<14:11>
          n<> u<166> t<Package_import_declaration_list> p<168> s<167> l<14:11> el<14:11>
          n<> u<167> t<Port_list> p<168> l<14:11> el<14:13>
        n<> u<178> t<Module_item> p<229> c<177> s<195> l<15:3> el<15:12>
          n<> u<177> t<Non_port_module_item> p<178> c<176> l<15:3> el<15:12>
            n<> u<176> t<Module_or_generate_item> p<177> c<175> l<15:3> el<15:12>
              n<> u<175> t<Module_instantiation> p<176> c<169> l<15:3> el<15:12>
                n<I> u<169> t<STRING_CONST> p<175> s<174> l<15:3> el<15:4>
                n<> u<174> t<Hierarchical_instance> p<175> c<171> l<15:5> el<15:11>
                  n<> u<171> t<Name_of_instance> p<174> c<170> s<173> l<15:5> el<15:9>
                    n<inst> u<170> t<STRING_CONST> p<171> l<15:5> el<15:9>
                  n<> u<173> t<Port_connection_list> p<174> c<172> l<15:10> el<15:10>
                    n<> u<172> t<Ordered_port_connection> p<173> l<15:10> el<15:10>
        n<> u<195> t<Module_item> p<229> c<194> s<227> l<16:3> el<16:18>
          n<> u<194> t<Non_port_module_item> p<195> c<193> l<16:3> el<16:18>
            n<> u<193> t<Module_or_generate_item> p<194> c<192> l<16:3> el<16:18>
              n<> u<192> t<Module_instantiation> p<193> c<179> l<16:3> el<16:18>
                n<sub> u<179> t<STRING_CONST> p<192> s<191> l<16:3> el<16:6>
                n<> u<191> t<Hierarchical_instance> p<192> c<181> l<16:7> el<16:17>
                  n<> u<181> t<Name_of_instance> p<191> c<180> s<190> l<16:7> el<16:8>
                    n<s> u<180> t<STRING_CONST> p<181> l<16:7> el<16:8>
                  n<> u<190> t<Port_connection_list> p<191> c<189> l<16:10> el<16:16>
                    n<> u<189> t<Ordered_port_connection> p<190> c<188> l<16:10> el<16:16>
                      n<> u<188> t<Expression> p<189> c<187> l<16:10> el<16:16>
                        n<> u<187> t<Primary> p<188> c<186> l<16:10> el<16:16>
                          n<> u<186> t<Complex_func_call> p<187> c<182> l<16:10> el<16:16>
                            n<inst> u<182> t<STRING_CONST> p<186> s<183> l<16:10> el<16:14>
                            n<A> u<183> t<STRING_CONST> p<186> s<185> l<16:15> el<16:16>
                            n<> u<185> t<Select> p<186> c<184> l<16:16> el<16:16>
                              n<> u<184> t<Bit_select> p<185> l<16:16> el<16:16>
        n<> u<227> t<Module_item> p<229> c<226> s<228> l<18:3> el<18:40>
          n<> u<226> t<Non_port_module_item> p<227> c<225> l<18:3> el<18:40>
            n<> u<225> t<Module_or_generate_item> p<226> c<224> l<18:3> el<18:40>
              n<> u<224> t<Module_common_item> p<225> c<223> l<18:3> el<18:40>
                n<> u<223> t<Initial_construct> p<224> c<222> l<18:3> el<18:40>
                  n<> u<222> t<Statement_or_null> p<223> c<221> l<18:11> el<18:40>
                    n<> u<221> t<Statement> p<222> c<220> l<18:11> el<18:40>
                      n<> u<220> t<Statement_item> p<221> c<219> l<18:11> el<18:40>
                        n<> u<219> t<Procedural_timing_control_statement> p<220> c<198> l<18:11> el<18:40>
                          n<> u<198> t<Procedural_timing_control> p<219> c<197> s<218> l<18:11> el<18:13>
                            n<> u<197> t<Delay_control> p<198> c<196> l<18:11> el<18:13>
                              n<#1> u<196> t<INT_CONST> p<197> l<18:11> el<18:13>
                          n<> u<218> t<Statement_or_null> p<219> c<217> l<18:14> el<18:40>
                            n<> u<217> t<Statement> p<218> c<216> l<18:14> el<18:40>
                              n<> u<216> t<Statement_item> p<217> c<215> l<18:14> el<18:40>
                                n<> u<215> t<Subroutine_call_statement> p<216> c<214> l<18:14> el<18:40>
                                  n<> u<214> t<Subroutine_call> p<215> c<199> l<18:14> el<18:39>
                                    n<> u<199> t<Dollar_keyword> p<214> s<200> l<18:14> el<18:15>
                                    n<display> u<200> t<STRING_CONST> p<214> s<213> l<18:15> el<18:22>
                                    n<> u<213> t<Argument_list> p<214> c<204> l<18:23> el<18:38>
                                      n<> u<204> t<Expression> p<213> c<203> s<212> l<18:23> el<18:30>
                                        n<> u<203> t<Primary> p<204> c<202> l<18:23> el<18:30>
                                          n<> u<202> t<Primary_literal> p<203> c<201> l<18:23> el<18:30>
                                            n<"0x%0b"> u<201> t<STRING_LITERAL> p<202> l<18:23> el<18:30>
                                      n<> u<212> t<Argument> p<213> c<211> l<18:32> el<18:38>
                                        n<> u<211> t<Expression> p<212> c<210> l<18:32> el<18:38>
                                          n<> u<210> t<Primary> p<211> c<209> l<18:32> el<18:38>
                                            n<> u<209> t<Complex_func_call> p<210> c<205> l<18:32> el<18:38>
                                              n<inst> u<205> t<STRING_CONST> p<209> s<206> l<18:32> el<18:36>
                                              n<r> u<206> t<STRING_CONST> p<209> s<208> l<18:37> el<18:38>
                                              n<> u<208> t<Select> p<209> c<207> l<18:38> el<18:38>
                                                n<> u<207> t<Bit_select> p<208> l<18:38> el<18:38>
        n<> u<228> t<ENDMODULE> p<229> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:1:1: No timescale set for "I".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:9:1: No timescale set for "sub".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:14:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:1:1: Compile interface "work@I".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:9:1: Compile module "work@sub".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:14:1: Compile module "work@top".
[WRN:CP0310] ${SURELOG_DIR}/tests/InterfaceModExp/dut.sv:9:23: Port "I" definition missing its direction (input, output, inout).
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
BitTypespec                                            2
Constant                                               7
DelayControl                                           1
Design                                                 1
HierPath                                               3
IODecl                                                 6
Identifier                                             7
Initial                                                2
IntTypespec                                            2
Interface                                              1
InterfaceTypespec                                      1
LogicTypespec                                          2
Modport                                                2
Module                                                 3
ModuleTypespec                                         2
Net                                                    4
Port                                                   2
Range                                                  2
RefModule                                              2
RefObj                                                 6
RefTypespec                                            6
SourceFile                                             1
SysFuncCall                                            1
Variable                                               3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfaceModExp/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllInterfaces:
\_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@I)
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiName:work@I
  |vpiVariable:
  \_Variable: (work@I.r), line:2:13, endln:2:14
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.r), line:2:1, endln:2:12
      |vpiParent:
      \_Variable: (work@I.r), line:2:13, endln:2:14
      |vpiFullName:work@I.r
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:6
    |vpiName:r
    |vpiFullName:work@I.r
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariable:
  \_Variable: (work@I.x), line:3:11, endln:3:12
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.x), line:3:7, endln:3:10
      |vpiParent:
      \_Variable: (work@I.x), line:3:11, endln:3:12
      |vpiFullName:work@I.x
      |vpiActual:
      \_IntTypespec: , line:3:7, endln:3:10
    |vpiName:x
    |vpiFullName:work@I.x
    |vpiSigned:1
    |vpiConstantVariable:1
    |vpiRandType:1
    |vpiVisibility:1
    |vpiExpr:
    \_Constant: , line:3:13, endln:3:14
      |vpiParent:
      \_Variable: (work@I.x), line:3:11, endln:3:12
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiConstType:9
  |vpiVariable:
  \_Variable: (work@I.R), line:4:5, endln:4:6
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.R), line:4:1, endln:4:4
      |vpiParent:
      \_Variable: (work@I.R), line:4:5, endln:4:6
      |vpiFullName:work@I.R
      |vpiActual:
      \_BitTypespec: , line:4:1, endln:4:4
    |vpiName:R
    |vpiFullName:work@I.R
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_LogicTypespec: , line:2:1, endln:2:6
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiRange:
    \_Range: , line:2:7, endln:2:12
      |vpiParent:
      \_LogicTypespec: , line:2:1, endln:2:6
      |vpiLeftRange:
      \_Constant: , line:2:8, endln:2:9
        |vpiParent:
        \_Range: , line:2:7, endln:2:12
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:10, endln:2:11
        |vpiParent:
        \_Range: , line:2:7, endln:2:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_IntTypespec: , line:3:7, endln:3:10
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiSigned:1
  |vpiTypedef:
  \_BitTypespec: , line:4:1, endln:4:4
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:1, endln:2:6
  |vpiImportTypespec:
  \_Variable: (work@I.r), line:2:13, endln:2:14
  |vpiImportTypespec:
  \_IntTypespec: , line:3:7, endln:3:10
  |vpiImportTypespec:
  \_Variable: (work@I.x), line:3:11, endln:3:12
  |vpiImportTypespec:
  \_BitTypespec: , line:4:1, endln:4:4
  |vpiImportTypespec:
  \_Variable: (work@I.R), line:4:5, endln:4:6
  |vpiImportTypespec:
  \_Net: (work@I.r), line:2:13, endln:2:14
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.r), line:2:1, endln:2:12
      |vpiParent:
      \_Net: (work@I.r), line:2:13, endln:2:14
      |vpiFullName:work@I.r
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:6
    |vpiName:r
    |vpiFullName:work@I.r
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@I.x), line:3:11, endln:3:12
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.x), line:3:7, endln:3:10
      |vpiParent:
      \_Net: (work@I.x), line:3:11, endln:3:12
      |vpiFullName:work@I.x
      |vpiActual:
      \_IntTypespec: , line:3:7, endln:3:10
    |vpiName:x
    |vpiFullName:work@I.x
  |vpiImportTypespec:
  \_Net: (work@I.R), line:4:5, endln:4:6
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiTypespec:
    \_RefTypespec: (work@I.R), line:4:1, endln:4:4
      |vpiParent:
      \_Net: (work@I.R), line:4:5, endln:4:6
      |vpiFullName:work@I.R
      |vpiActual:
      \_BitTypespec: , line:4:1, endln:4:4
    |vpiName:R
    |vpiFullName:work@I.R
  |vpiDefName:work@I
  |vpiNet:
  \_Net: (work@I.r), line:2:13, endln:2:14
  |vpiNet:
  \_Net: (work@I.x), line:3:11, endln:3:12
  |vpiNet:
  \_Net: (work@I.R), line:4:5, endln:4:6
  |vpiModport:
  \_Modport: (work@I.A), line:5:9, endln:5:46
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiName:
    \_Identifier: (work@I.A)
      |vpiParent:
      \_Modport: (work@I.A), line:5:9, endln:5:46
      |vpiName:work@I.A
    |vpiIODecl:
    \_IODecl: (P), line:5:20, endln:5:21
      |vpiParent:
      \_Modport: (work@I.A), line:5:9, endln:5:46
      |vpiDirection:2
      |vpiName:P
    |vpiIODecl:
    \_IODecl: (Q), line:5:38, endln:5:39
      |vpiParent:
      \_Modport: (work@I.A), line:5:9, endln:5:46
      |vpiDirection:1
      |vpiName:Q
    |vpiIODecl:
    \_IODecl: (R), line:5:44, endln:5:45
      |vpiParent:
      \_Modport: (work@I.A), line:5:9, endln:5:46
      |vpiDirection:1
      |vpiName:R
    |vpiInterface:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
  |vpiModport:
  \_Modport: (work@I.B), line:6:9, endln:6:46
    |vpiParent:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
    |vpiName:
    \_Identifier: (work@I.B)
      |vpiParent:
      \_Modport: (work@I.B), line:6:9, endln:6:46
      |vpiName:work@I.B
    |vpiIODecl:
    \_IODecl: (P), line:6:20, endln:6:21
      |vpiParent:
      \_Modport: (work@I.B), line:6:9, endln:6:46
      |vpiDirection:2
      |vpiName:P
    |vpiIODecl:
    \_IODecl: (Q), line:6:38, endln:6:39
      |vpiParent:
      \_Modport: (work@I.B), line:6:9, endln:6:46
      |vpiDirection:1
      |vpiName:Q
    |vpiIODecl:
    \_IODecl: (R), line:6:44, endln:6:45
      |vpiParent:
      \_Modport: (work@I.B), line:6:9, endln:6:46
      |vpiDirection:1
      |vpiName:R
    |vpiInterface:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
|vpiAllModules:
\_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@sub)
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
    |vpiName:work@sub
  |vpiImportTypespec:
  \_Net: (work@sub.I), line:9:23, endln:9:24
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
    |vpiName:I
    |vpiFullName:work@sub.I
  |vpiImportTypespec:
  \_Net: (work@sub.P), line:11:13, endln:11:14
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
    |vpiName:P
    |vpiFullName:work@sub.P
    |vpiNetType:1
  |vpiDefName:work@sub
  |vpiNet:
  \_Net: (work@sub.I), line:9:23, endln:9:24
  |vpiNet:
  \_Net: (work@sub.P), line:11:13, endln:11:14
  |vpiPort:
  \_Port: (I), line:9:23, endln:9:24
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
    |vpiName:I
    |vpiDirection:3
  |vpiProcess:
  \_Initial: , line:11:3, endln:11:25
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
    |vpiStmt:
    \_Assignment: , line:11:11, endln:11:24
      |vpiParent:
      \_Initial: , line:11:3, endln:11:25
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_Constant: , line:11:17, endln:11:24
        |vpiParent:
        \_Assignment: , line:11:11, endln:11:24
        |vpiDecompile:4'b1010
        |vpiSize:4
        |BIN:1010
        |vpiConstType:3
      |vpiLhs:
      \_HierPath: (I.P), line:11:12, endln:11:14
        |vpiParent:
        \_Assignment: , line:11:11, endln:11:24
        |vpiActual:
        \_RefObj: (I), line:11:12, endln:11:14
          |vpiParent:
          \_HierPath: (I.P), line:11:12, endln:11:14
          |vpiName:I
          |vpiActual:
          \_Net: (work@sub.I), line:9:23, endln:9:24
        |vpiActual:
        \_RefObj: (P), line:11:13, endln:11:14
          |vpiParent:
          \_HierPath: (I.P), line:11:12, endln:11:14
          |vpiName:P
          |vpiActual:
          \_Net: (work@sub.P), line:11:13, endln:11:14
        |vpiName:I.P
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiName:work@top
  |vpiTypedef:
  \_InterfaceTypespec: (I)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:
    \_Identifier: (I)
      |vpiParent:
      \_InterfaceTypespec: (I)
      |vpiName:I
    |vpiInterface:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
  |vpiTypedef:
  \_ModuleTypespec: (sub)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:sub
    |vpiModule:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
  |vpiImportTypespec:
  \_Net: (work@top.r), line:18:37, endln:18:38
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiName:r
    |vpiFullName:work@top.r
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.A), line:16:15, endln:16:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiName:A
    |vpiFullName:work@top.A
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.r), line:18:37, endln:18:38
  |vpiNet:
  \_Net: (work@top.A), line:16:15, endln:16:16
  |vpiProcess:
  \_Initial: , line:18:3, endln:18:40
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiStmt:
    \_DelayControl: , line:18:11, endln:18:39
      |vpiParent:
      \_Initial: , line:18:3, endln:18:40
      |#1
      |vpiStmt:
      \_SysFuncCall: ($display), line:18:14, endln:18:39
        |vpiParent:
        \_DelayControl: , line:18:11, endln:18:39
        |vpiArgument:
        \_Constant: , line:18:23, endln:18:30
          |vpiParent:
          \_SysFuncCall: ($display), line:18:14, endln:18:39
          |vpiDecompile:"0x%0b"
          |vpiSize:40
          |STRING:0x%0b
          |vpiConstType:6
        |vpiArgument:
        \_HierPath: (inst.r), line:18:32, endln:18:38
          |vpiParent:
          \_SysFuncCall: ($display), line:18:14, endln:18:39
          |vpiActual:
          \_RefObj: (inst), line:18:32, endln:18:36
            |vpiParent:
            \_HierPath: (inst.r), line:18:32, endln:18:38
            |vpiName:inst
            |vpiActual:
            \_RefModule: work@I (inst), line:15:3, endln:15:4
          |vpiActual:
          \_RefObj: (work@top.r), line:18:37, endln:18:38
            |vpiParent:
            \_HierPath: (inst.r), line:18:32, endln:18:38
            |vpiName:r
            |vpiFullName:work@top.r
            |vpiActual:
            \_Net: (work@top.r), line:18:37, endln:18:38
          |vpiName:inst.r
        |vpiName:
        \_Identifier: ($display)
          |vpiParent:
          \_SysFuncCall: ($display), line:18:14, endln:18:39
          |vpiName:$display
  |vpiRefModule:
  \_RefModule: work@I (inst), line:15:3, endln:15:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiName:inst
    |vpiDefName:work@I
    |vpiActual:
    \_Interface: work@I (work@I), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:1:1, endln:7:13
  |vpiRefModule:
  \_RefModule: work@sub (s), line:16:3, endln:16:6
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
    |vpiName:s
    |vpiDefName:work@sub
    |vpiActual:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:9:1, endln:12:10
    |vpiPort:
    \_Port: (inst), line:16:10, endln:16:16
      |vpiParent:
      \_RefModule: work@sub (s), line:16:3, endln:16:6
      |vpiName:inst
      |vpiHighConn:
      \_HierPath: (inst.A), line:16:10, endln:16:16
        |vpiParent:
        \_Port: (inst), line:16:10, endln:16:16
        |vpiActual:
        \_RefObj: (inst), line:16:10, endln:16:14
          |vpiParent:
          \_HierPath: (inst.A), line:16:10, endln:16:16
          |vpiName:inst
          |vpiActual:
          \_RefModule: work@I (inst), line:15:3, endln:15:4
        |vpiActual:
        \_RefObj: (work@top.s.inst.A), line:16:15, endln:16:16
          |vpiParent:
          \_HierPath: (inst.A), line:16:10, endln:16:16
          |vpiName:A
          |vpiFullName:work@top.s.inst.A
          |vpiActual:
          \_Net: (work@top.A), line:16:15, endln:16:16
        |vpiName:inst.A
|vpiTypedef:
\_InterfaceTypespec: (I)
|vpiTypedef:
\_ModuleTypespec: (sub)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfaceModExp/dut.sv, line:14:1, endln:20:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
