
RECU_NUCLEO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c6e4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000324  0800c8b4  0800c8b4  0001c8b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbd8  0800cbd8  00020218  2**0
                  CONTENTS
  4 .ARM          00000008  0800cbd8  0800cbd8  0001cbd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cbe0  0800cbe0  00020218  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbe0  0800cbe0  0001cbe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cbe4  0800cbe4  0001cbe4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000218  20000000  0800cbe8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d6c  20000218  0800ce00  00020218  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f84  0800ce00  00020f84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b97e  00000000  00000000  00020248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004174  00000000  00000000  0003bbc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017f8  00000000  00000000  0003fd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001638  00000000  00000000  00041538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026e4a  00000000  00000000  00042b70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f473  00000000  00000000  000699ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e037f  00000000  00000000  00088e2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001691ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072f8  00000000  00000000  001691fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000218 	.word	0x20000218
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c89c 	.word	0x0800c89c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000021c 	.word	0x2000021c
 800020c:	0800c89c 	.word	0x0800c89c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_ldivmod>:
 80002e0:	b97b      	cbnz	r3, 8000302 <__aeabi_ldivmod+0x22>
 80002e2:	b972      	cbnz	r2, 8000302 <__aeabi_ldivmod+0x22>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bfbe      	ittt	lt
 80002e8:	2000      	movlt	r0, #0
 80002ea:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80002ee:	e006      	blt.n	80002fe <__aeabi_ldivmod+0x1e>
 80002f0:	bf08      	it	eq
 80002f2:	2800      	cmpeq	r0, #0
 80002f4:	bf1c      	itt	ne
 80002f6:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80002fa:	f04f 30ff 	movne.w	r0, #4294967295
 80002fe:	f000 b9bf 	b.w	8000680 <__aeabi_idiv0>
 8000302:	f1ad 0c08 	sub.w	ip, sp, #8
 8000306:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800030a:	2900      	cmp	r1, #0
 800030c:	db09      	blt.n	8000322 <__aeabi_ldivmod+0x42>
 800030e:	2b00      	cmp	r3, #0
 8000310:	db1a      	blt.n	8000348 <__aeabi_ldivmod+0x68>
 8000312:	f000 f84d 	bl	80003b0 <__udivmoddi4>
 8000316:	f8dd e004 	ldr.w	lr, [sp, #4]
 800031a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031e:	b004      	add	sp, #16
 8000320:	4770      	bx	lr
 8000322:	4240      	negs	r0, r0
 8000324:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000328:	2b00      	cmp	r3, #0
 800032a:	db1b      	blt.n	8000364 <__aeabi_ldivmod+0x84>
 800032c:	f000 f840 	bl	80003b0 <__udivmoddi4>
 8000330:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000338:	b004      	add	sp, #16
 800033a:	4240      	negs	r0, r0
 800033c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000340:	4252      	negs	r2, r2
 8000342:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000346:	4770      	bx	lr
 8000348:	4252      	negs	r2, r2
 800034a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800034e:	f000 f82f 	bl	80003b0 <__udivmoddi4>
 8000352:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000356:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035a:	b004      	add	sp, #16
 800035c:	4240      	negs	r0, r0
 800035e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000362:	4770      	bx	lr
 8000364:	4252      	negs	r2, r2
 8000366:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800036a:	f000 f821 	bl	80003b0 <__udivmoddi4>
 800036e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000372:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000376:	b004      	add	sp, #16
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	4770      	bx	lr

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b974 	b.w	8000680 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468e      	mov	lr, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d14d      	bne.n	800045a <__udivmoddi4+0xaa>
 80003be:	428a      	cmp	r2, r1
 80003c0:	4694      	mov	ip, r2
 80003c2:	d969      	bls.n	8000498 <__udivmoddi4+0xe8>
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	b152      	cbz	r2, 80003e0 <__udivmoddi4+0x30>
 80003ca:	fa01 f302 	lsl.w	r3, r1, r2
 80003ce:	f1c2 0120 	rsb	r1, r2, #32
 80003d2:	fa20 f101 	lsr.w	r1, r0, r1
 80003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003da:	ea41 0e03 	orr.w	lr, r1, r3
 80003de:	4094      	lsls	r4, r2
 80003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e4:	0c21      	lsrs	r1, r4, #16
 80003e6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ea:	fa1f f78c 	uxth.w	r7, ip
 80003ee:	fb08 e316 	mls	r3, r8, r6, lr
 80003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003f6:	fb06 f107 	mul.w	r1, r6, r7
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f106 30ff 	add.w	r0, r6, #4294967295
 8000406:	f080 811f 	bcs.w	8000648 <__udivmoddi4+0x298>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 811c 	bls.w	8000648 <__udivmoddi4+0x298>
 8000410:	3e02      	subs	r6, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb3 f0f8 	udiv	r0, r3, r8
 800041c:	fb08 3310 	mls	r3, r8, r0, r3
 8000420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000424:	fb00 f707 	mul.w	r7, r0, r7
 8000428:	42a7      	cmp	r7, r4
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x92>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 33ff 	add.w	r3, r0, #4294967295
 8000434:	f080 810a 	bcs.w	800064c <__udivmoddi4+0x29c>
 8000438:	42a7      	cmp	r7, r4
 800043a:	f240 8107 	bls.w	800064c <__udivmoddi4+0x29c>
 800043e:	4464      	add	r4, ip
 8000440:	3802      	subs	r0, #2
 8000442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000446:	1be4      	subs	r4, r4, r7
 8000448:	2600      	movs	r6, #0
 800044a:	b11d      	cbz	r5, 8000454 <__udivmoddi4+0xa4>
 800044c:	40d4      	lsrs	r4, r2
 800044e:	2300      	movs	r3, #0
 8000450:	e9c5 4300 	strd	r4, r3, [r5]
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d909      	bls.n	8000472 <__udivmoddi4+0xc2>
 800045e:	2d00      	cmp	r5, #0
 8000460:	f000 80ef 	beq.w	8000642 <__udivmoddi4+0x292>
 8000464:	2600      	movs	r6, #0
 8000466:	e9c5 0100 	strd	r0, r1, [r5]
 800046a:	4630      	mov	r0, r6
 800046c:	4631      	mov	r1, r6
 800046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000472:	fab3 f683 	clz	r6, r3
 8000476:	2e00      	cmp	r6, #0
 8000478:	d14a      	bne.n	8000510 <__udivmoddi4+0x160>
 800047a:	428b      	cmp	r3, r1
 800047c:	d302      	bcc.n	8000484 <__udivmoddi4+0xd4>
 800047e:	4282      	cmp	r2, r0
 8000480:	f200 80f9 	bhi.w	8000676 <__udivmoddi4+0x2c6>
 8000484:	1a84      	subs	r4, r0, r2
 8000486:	eb61 0303 	sbc.w	r3, r1, r3
 800048a:	2001      	movs	r0, #1
 800048c:	469e      	mov	lr, r3
 800048e:	2d00      	cmp	r5, #0
 8000490:	d0e0      	beq.n	8000454 <__udivmoddi4+0xa4>
 8000492:	e9c5 4e00 	strd	r4, lr, [r5]
 8000496:	e7dd      	b.n	8000454 <__udivmoddi4+0xa4>
 8000498:	b902      	cbnz	r2, 800049c <__udivmoddi4+0xec>
 800049a:	deff      	udf	#255	; 0xff
 800049c:	fab2 f282 	clz	r2, r2
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	f040 8092 	bne.w	80005ca <__udivmoddi4+0x21a>
 80004a6:	eba1 010c 	sub.w	r1, r1, ip
 80004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ae:	fa1f fe8c 	uxth.w	lr, ip
 80004b2:	2601      	movs	r6, #1
 80004b4:	0c20      	lsrs	r0, r4, #16
 80004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ba:	fb07 1113 	mls	r1, r7, r3, r1
 80004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c2:	fb0e f003 	mul.w	r0, lr, r3
 80004c6:	4288      	cmp	r0, r1
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x12c>
 80004ca:	eb1c 0101 	adds.w	r1, ip, r1
 80004ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x12a>
 80004d4:	4288      	cmp	r0, r1
 80004d6:	f200 80cb 	bhi.w	8000670 <__udivmoddi4+0x2c0>
 80004da:	4643      	mov	r3, r8
 80004dc:	1a09      	subs	r1, r1, r0
 80004de:	b2a4      	uxth	r4, r4
 80004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e4:	fb07 1110 	mls	r1, r7, r0, r1
 80004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ec:	fb0e fe00 	mul.w	lr, lr, r0
 80004f0:	45a6      	cmp	lr, r4
 80004f2:	d908      	bls.n	8000506 <__udivmoddi4+0x156>
 80004f4:	eb1c 0404 	adds.w	r4, ip, r4
 80004f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004fc:	d202      	bcs.n	8000504 <__udivmoddi4+0x154>
 80004fe:	45a6      	cmp	lr, r4
 8000500:	f200 80bb 	bhi.w	800067a <__udivmoddi4+0x2ca>
 8000504:	4608      	mov	r0, r1
 8000506:	eba4 040e 	sub.w	r4, r4, lr
 800050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800050e:	e79c      	b.n	800044a <__udivmoddi4+0x9a>
 8000510:	f1c6 0720 	rsb	r7, r6, #32
 8000514:	40b3      	lsls	r3, r6
 8000516:	fa22 fc07 	lsr.w	ip, r2, r7
 800051a:	ea4c 0c03 	orr.w	ip, ip, r3
 800051e:	fa20 f407 	lsr.w	r4, r0, r7
 8000522:	fa01 f306 	lsl.w	r3, r1, r6
 8000526:	431c      	orrs	r4, r3
 8000528:	40f9      	lsrs	r1, r7
 800052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800052e:	fa00 f306 	lsl.w	r3, r0, r6
 8000532:	fbb1 f8f9 	udiv	r8, r1, r9
 8000536:	0c20      	lsrs	r0, r4, #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fb09 1118 	mls	r1, r9, r8, r1
 8000540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000544:	fb08 f00e 	mul.w	r0, r8, lr
 8000548:	4288      	cmp	r0, r1
 800054a:	fa02 f206 	lsl.w	r2, r2, r6
 800054e:	d90b      	bls.n	8000568 <__udivmoddi4+0x1b8>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f108 3aff 	add.w	sl, r8, #4294967295
 8000558:	f080 8088 	bcs.w	800066c <__udivmoddi4+0x2bc>
 800055c:	4288      	cmp	r0, r1
 800055e:	f240 8085 	bls.w	800066c <__udivmoddi4+0x2bc>
 8000562:	f1a8 0802 	sub.w	r8, r8, #2
 8000566:	4461      	add	r1, ip
 8000568:	1a09      	subs	r1, r1, r0
 800056a:	b2a4      	uxth	r4, r4
 800056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000570:	fb09 1110 	mls	r1, r9, r0, r1
 8000574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000578:	fb00 fe0e 	mul.w	lr, r0, lr
 800057c:	458e      	cmp	lr, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x1e2>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f100 34ff 	add.w	r4, r0, #4294967295
 8000588:	d26c      	bcs.n	8000664 <__udivmoddi4+0x2b4>
 800058a:	458e      	cmp	lr, r1
 800058c:	d96a      	bls.n	8000664 <__udivmoddi4+0x2b4>
 800058e:	3802      	subs	r0, #2
 8000590:	4461      	add	r1, ip
 8000592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000596:	fba0 9402 	umull	r9, r4, r0, r2
 800059a:	eba1 010e 	sub.w	r1, r1, lr
 800059e:	42a1      	cmp	r1, r4
 80005a0:	46c8      	mov	r8, r9
 80005a2:	46a6      	mov	lr, r4
 80005a4:	d356      	bcc.n	8000654 <__udivmoddi4+0x2a4>
 80005a6:	d053      	beq.n	8000650 <__udivmoddi4+0x2a0>
 80005a8:	b15d      	cbz	r5, 80005c2 <__udivmoddi4+0x212>
 80005aa:	ebb3 0208 	subs.w	r2, r3, r8
 80005ae:	eb61 010e 	sbc.w	r1, r1, lr
 80005b2:	fa01 f707 	lsl.w	r7, r1, r7
 80005b6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ba:	40f1      	lsrs	r1, r6
 80005bc:	431f      	orrs	r7, r3
 80005be:	e9c5 7100 	strd	r7, r1, [r5]
 80005c2:	2600      	movs	r6, #0
 80005c4:	4631      	mov	r1, r6
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	40d8      	lsrs	r0, r3
 80005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d4:	fa21 f303 	lsr.w	r3, r1, r3
 80005d8:	4091      	lsls	r1, r2
 80005da:	4301      	orrs	r1, r0
 80005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e0:	fa1f fe8c 	uxth.w	lr, ip
 80005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005e8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ec:	0c0b      	lsrs	r3, r1, #16
 80005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f2:	fb00 f60e 	mul.w	r6, r0, lr
 80005f6:	429e      	cmp	r6, r3
 80005f8:	fa04 f402 	lsl.w	r4, r4, r2
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x260>
 80005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000602:	f100 38ff 	add.w	r8, r0, #4294967295
 8000606:	d22f      	bcs.n	8000668 <__udivmoddi4+0x2b8>
 8000608:	429e      	cmp	r6, r3
 800060a:	d92d      	bls.n	8000668 <__udivmoddi4+0x2b8>
 800060c:	3802      	subs	r0, #2
 800060e:	4463      	add	r3, ip
 8000610:	1b9b      	subs	r3, r3, r6
 8000612:	b289      	uxth	r1, r1
 8000614:	fbb3 f6f7 	udiv	r6, r3, r7
 8000618:	fb07 3316 	mls	r3, r7, r6, r3
 800061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000620:	fb06 f30e 	mul.w	r3, r6, lr
 8000624:	428b      	cmp	r3, r1
 8000626:	d908      	bls.n	800063a <__udivmoddi4+0x28a>
 8000628:	eb1c 0101 	adds.w	r1, ip, r1
 800062c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000630:	d216      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000632:	428b      	cmp	r3, r1
 8000634:	d914      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000636:	3e02      	subs	r6, #2
 8000638:	4461      	add	r1, ip
 800063a:	1ac9      	subs	r1, r1, r3
 800063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000640:	e738      	b.n	80004b4 <__udivmoddi4+0x104>
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e705      	b.n	8000454 <__udivmoddi4+0xa4>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e3      	b.n	8000414 <__udivmoddi4+0x64>
 800064c:	4618      	mov	r0, r3
 800064e:	e6f8      	b.n	8000442 <__udivmoddi4+0x92>
 8000650:	454b      	cmp	r3, r9
 8000652:	d2a9      	bcs.n	80005a8 <__udivmoddi4+0x1f8>
 8000654:	ebb9 0802 	subs.w	r8, r9, r2
 8000658:	eb64 0e0c 	sbc.w	lr, r4, ip
 800065c:	3801      	subs	r0, #1
 800065e:	e7a3      	b.n	80005a8 <__udivmoddi4+0x1f8>
 8000660:	4646      	mov	r6, r8
 8000662:	e7ea      	b.n	800063a <__udivmoddi4+0x28a>
 8000664:	4620      	mov	r0, r4
 8000666:	e794      	b.n	8000592 <__udivmoddi4+0x1e2>
 8000668:	4640      	mov	r0, r8
 800066a:	e7d1      	b.n	8000610 <__udivmoddi4+0x260>
 800066c:	46d0      	mov	r8, sl
 800066e:	e77b      	b.n	8000568 <__udivmoddi4+0x1b8>
 8000670:	3b02      	subs	r3, #2
 8000672:	4461      	add	r1, ip
 8000674:	e732      	b.n	80004dc <__udivmoddi4+0x12c>
 8000676:	4630      	mov	r0, r6
 8000678:	e709      	b.n	800048e <__udivmoddi4+0xde>
 800067a:	4464      	add	r4, ip
 800067c:	3802      	subs	r0, #2
 800067e:	e742      	b.n	8000506 <__udivmoddi4+0x156>

08000680 <__aeabi_idiv0>:
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <COM_Init>:

static void SendVariable(uint16_t id);


void COM_Init(uint8_t nodeId)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	71fb      	strb	r3, [r7, #7]
	mNodeId = nodeId;
 800068e:	4a04      	ldr	r2, [pc, #16]	; (80006a0 <COM_Init+0x1c>)
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	7013      	strb	r3, [r2, #0]
}
 8000694:	bf00      	nop
 8000696:	370c      	adds	r7, #12
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr
 80006a0:	2000057c 	.word	0x2000057c

080006a4 <COM_GetRxMessage>:
	return ns;
}

// just wrapper to MCAN
uint8_t COM_GetRxMessage( s_CanRxMsg* msg)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
	return MCAN_GetRxMessage(msg);
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f000 fabd 	bl	8000c2c <MCAN_GetRxMessage>
 80006b2:	4603      	mov	r3, r0
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3708      	adds	r7, #8
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}

080006bc <COM_Update_10ms>:

void COM_Update_10ms(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0

	// stream the variables to CAN
	int i;
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 80006c2:	2300      	movs	r3, #0
 80006c4:	607b      	str	r3, [r7, #4]
 80006c6:	e017      	b.n	80006f8 <COM_Update_10ms+0x3c>
	{
		mStreamList[i].timer+=10;
 80006c8:	4934      	ldr	r1, [pc, #208]	; (800079c <COM_Update_10ms+0xe0>)
 80006ca:	687a      	ldr	r2, [r7, #4]
 80006cc:	4613      	mov	r3, r2
 80006ce:	005b      	lsls	r3, r3, #1
 80006d0:	4413      	add	r3, r2
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	440b      	add	r3, r1
 80006d6:	3306      	adds	r3, #6
 80006d8:	881b      	ldrh	r3, [r3, #0]
 80006da:	330a      	adds	r3, #10
 80006dc:	b298      	uxth	r0, r3
 80006de:	492f      	ldr	r1, [pc, #188]	; (800079c <COM_Update_10ms+0xe0>)
 80006e0:	687a      	ldr	r2, [r7, #4]
 80006e2:	4613      	mov	r3, r2
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	4413      	add	r3, r2
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	440b      	add	r3, r1
 80006ec:	3306      	adds	r3, #6
 80006ee:	4602      	mov	r2, r0
 80006f0:	801a      	strh	r2, [r3, #0]
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	3301      	adds	r3, #1
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	2b45      	cmp	r3, #69	; 0x45
 80006fc:	dde4      	ble.n	80006c8 <COM_Update_10ms+0xc>
	}
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 80006fe:	2300      	movs	r3, #0
 8000700:	607b      	str	r3, [r7, #4]
 8000702:	e042      	b.n	800078a <COM_Update_10ms+0xce>
	{
		if (mStreamList[i].enable == 1 && mStreamList[i].sendPeriod != 0)
 8000704:	4925      	ldr	r1, [pc, #148]	; (800079c <COM_Update_10ms+0xe0>)
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	4613      	mov	r3, r2
 800070a:	005b      	lsls	r3, r3, #1
 800070c:	4413      	add	r3, r2
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	440b      	add	r3, r1
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	2b01      	cmp	r3, #1
 8000716:	d135      	bne.n	8000784 <COM_Update_10ms+0xc8>
 8000718:	4920      	ldr	r1, [pc, #128]	; (800079c <COM_Update_10ms+0xe0>)
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	4613      	mov	r3, r2
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	4413      	add	r3, r2
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	440b      	add	r3, r1
 8000726:	3304      	adds	r3, #4
 8000728:	881b      	ldrh	r3, [r3, #0]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d02a      	beq.n	8000784 <COM_Update_10ms+0xc8>
		{
			if (mStreamList[i].timer >= mStreamList[i].sendPeriod)
 800072e:	491b      	ldr	r1, [pc, #108]	; (800079c <COM_Update_10ms+0xe0>)
 8000730:	687a      	ldr	r2, [r7, #4]
 8000732:	4613      	mov	r3, r2
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	4413      	add	r3, r2
 8000738:	009b      	lsls	r3, r3, #2
 800073a:	440b      	add	r3, r1
 800073c:	3306      	adds	r3, #6
 800073e:	8819      	ldrh	r1, [r3, #0]
 8000740:	4816      	ldr	r0, [pc, #88]	; (800079c <COM_Update_10ms+0xe0>)
 8000742:	687a      	ldr	r2, [r7, #4]
 8000744:	4613      	mov	r3, r2
 8000746:	005b      	lsls	r3, r3, #1
 8000748:	4413      	add	r3, r2
 800074a:	009b      	lsls	r3, r3, #2
 800074c:	4403      	add	r3, r0
 800074e:	3304      	adds	r3, #4
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	4299      	cmp	r1, r3
 8000754:	d316      	bcc.n	8000784 <COM_Update_10ms+0xc8>
			{
				SendVariable(mStreamList[i].varId);
 8000756:	4911      	ldr	r1, [pc, #68]	; (800079c <COM_Update_10ms+0xe0>)
 8000758:	687a      	ldr	r2, [r7, #4]
 800075a:	4613      	mov	r3, r2
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	4413      	add	r3, r2
 8000760:	009b      	lsls	r3, r3, #2
 8000762:	440b      	add	r3, r1
 8000764:	3302      	adds	r3, #2
 8000766:	881b      	ldrh	r3, [r3, #0]
 8000768:	4618      	mov	r0, r3
 800076a:	f000 f89b 	bl	80008a4 <SendVariable>
				mStreamList[i].timer = 0;
 800076e:	490b      	ldr	r1, [pc, #44]	; (800079c <COM_Update_10ms+0xe0>)
 8000770:	687a      	ldr	r2, [r7, #4]
 8000772:	4613      	mov	r3, r2
 8000774:	005b      	lsls	r3, r3, #1
 8000776:	4413      	add	r3, r2
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	440b      	add	r3, r1
 800077c:	3306      	adds	r3, #6
 800077e:	2200      	movs	r2, #0
 8000780:	801a      	strh	r2, [r3, #0]
				break;  // send just 1 value every 10ms
 8000782:	e006      	b.n	8000792 <COM_Update_10ms+0xd6>
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	3301      	adds	r3, #1
 8000788:	607b      	str	r3, [r7, #4]
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	2b45      	cmp	r3, #69	; 0x45
 800078e:	ddb9      	ble.n	8000704 <COM_Update_10ms+0x48>
			}
		}
	}
}
 8000790:	bf00      	nop
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000234 	.word	0x20000234

080007a0 <COM_AddStreamedVariable>:
	MCAN_SendFrame(cobid + mNodeId, data, dlc);
}


void COM_AddStreamedVariable(uint16_t varId, uint16_t period)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b085      	sub	sp, #20
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	460a      	mov	r2, r1
 80007aa:	80fb      	strh	r3, [r7, #6]
 80007ac:	4613      	mov	r3, r2
 80007ae:	80bb      	strh	r3, [r7, #4]
	// go thru the list to find if entry already exists
	int i;
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 80007b0:	2300      	movs	r3, #0
 80007b2:	60fb      	str	r3, [r7, #12]
 80007b4:	e038      	b.n	8000828 <COM_AddStreamedVariable+0x88>
	{
		if(mStreamList[i].varId == varId)
 80007b6:	493a      	ldr	r1, [pc, #232]	; (80008a0 <COM_AddStreamedVariable+0x100>)
 80007b8:	68fa      	ldr	r2, [r7, #12]
 80007ba:	4613      	mov	r3, r2
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	4413      	add	r3, r2
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	440b      	add	r3, r1
 80007c4:	3302      	adds	r3, #2
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	88fa      	ldrh	r2, [r7, #6]
 80007ca:	429a      	cmp	r2, r3
 80007cc:	d129      	bne.n	8000822 <COM_AddStreamedVariable+0x82>
		{
			if(period != 0)
 80007ce:	88bb      	ldrh	r3, [r7, #4]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d013      	beq.n	80007fc <COM_AddStreamedVariable+0x5c>
			{
				mStreamList[i].sendPeriod = period;
 80007d4:	4932      	ldr	r1, [pc, #200]	; (80008a0 <COM_AddStreamedVariable+0x100>)
 80007d6:	68fa      	ldr	r2, [r7, #12]
 80007d8:	4613      	mov	r3, r2
 80007da:	005b      	lsls	r3, r3, #1
 80007dc:	4413      	add	r3, r2
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	440b      	add	r3, r1
 80007e2:	3304      	adds	r3, #4
 80007e4:	88ba      	ldrh	r2, [r7, #4]
 80007e6:	801a      	strh	r2, [r3, #0]
				mStreamList[i].enable = 1;
 80007e8:	492d      	ldr	r1, [pc, #180]	; (80008a0 <COM_AddStreamedVariable+0x100>)
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	4613      	mov	r3, r2
 80007ee:	005b      	lsls	r3, r3, #1
 80007f0:	4413      	add	r3, r2
 80007f2:	009b      	lsls	r3, r3, #2
 80007f4:	440b      	add	r3, r1
 80007f6:	2201      	movs	r2, #1
 80007f8:	701a      	strb	r2, [r3, #0]
				return;
 80007fa:	e04c      	b.n	8000896 <COM_AddStreamedVariable+0xf6>
			}
			else
			{
				mStreamList[i].sendPeriod = 0;
 80007fc:	4928      	ldr	r1, [pc, #160]	; (80008a0 <COM_AddStreamedVariable+0x100>)
 80007fe:	68fa      	ldr	r2, [r7, #12]
 8000800:	4613      	mov	r3, r2
 8000802:	005b      	lsls	r3, r3, #1
 8000804:	4413      	add	r3, r2
 8000806:	009b      	lsls	r3, r3, #2
 8000808:	440b      	add	r3, r1
 800080a:	3304      	adds	r3, #4
 800080c:	2200      	movs	r2, #0
 800080e:	801a      	strh	r2, [r3, #0]
				mStreamList[i].enable = 0;
 8000810:	4923      	ldr	r1, [pc, #140]	; (80008a0 <COM_AddStreamedVariable+0x100>)
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	4613      	mov	r3, r2
 8000816:	005b      	lsls	r3, r3, #1
 8000818:	4413      	add	r3, r2
 800081a:	009b      	lsls	r3, r3, #2
 800081c:	440b      	add	r3, r1
 800081e:	2200      	movs	r2, #0
 8000820:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	3301      	adds	r3, #1
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	2b45      	cmp	r3, #69	; 0x45
 800082c:	ddc3      	ble.n	80007b6 <COM_AddStreamedVariable+0x16>
			}
		}
	}

	// if not add variable to the list
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 800082e:	2300      	movs	r3, #0
 8000830:	60fb      	str	r3, [r7, #12]
 8000832:	e02d      	b.n	8000890 <COM_AddStreamedVariable+0xf0>
	{
		if(mStreamList[i].enable == 0)
 8000834:	491a      	ldr	r1, [pc, #104]	; (80008a0 <COM_AddStreamedVariable+0x100>)
 8000836:	68fa      	ldr	r2, [r7, #12]
 8000838:	4613      	mov	r3, r2
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	4413      	add	r3, r2
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	440b      	add	r3, r1
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d120      	bne.n	800088a <COM_AddStreamedVariable+0xea>
		{
			if(period != 0)
 8000848:	88bb      	ldrh	r3, [r7, #4]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d01d      	beq.n	800088a <COM_AddStreamedVariable+0xea>
			{
				mStreamList[i].varId = varId;
 800084e:	4914      	ldr	r1, [pc, #80]	; (80008a0 <COM_AddStreamedVariable+0x100>)
 8000850:	68fa      	ldr	r2, [r7, #12]
 8000852:	4613      	mov	r3, r2
 8000854:	005b      	lsls	r3, r3, #1
 8000856:	4413      	add	r3, r2
 8000858:	009b      	lsls	r3, r3, #2
 800085a:	440b      	add	r3, r1
 800085c:	3302      	adds	r3, #2
 800085e:	88fa      	ldrh	r2, [r7, #6]
 8000860:	801a      	strh	r2, [r3, #0]
				mStreamList[i].sendPeriod = period;
 8000862:	490f      	ldr	r1, [pc, #60]	; (80008a0 <COM_AddStreamedVariable+0x100>)
 8000864:	68fa      	ldr	r2, [r7, #12]
 8000866:	4613      	mov	r3, r2
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	4413      	add	r3, r2
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	440b      	add	r3, r1
 8000870:	3304      	adds	r3, #4
 8000872:	88ba      	ldrh	r2, [r7, #4]
 8000874:	801a      	strh	r2, [r3, #0]
				mStreamList[i].enable = 1;
 8000876:	490a      	ldr	r1, [pc, #40]	; (80008a0 <COM_AddStreamedVariable+0x100>)
 8000878:	68fa      	ldr	r2, [r7, #12]
 800087a:	4613      	mov	r3, r2
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	4413      	add	r3, r2
 8000880:	009b      	lsls	r3, r3, #2
 8000882:	440b      	add	r3, r1
 8000884:	2201      	movs	r2, #1
 8000886:	701a      	strb	r2, [r3, #0]
				return;
 8000888:	e005      	b.n	8000896 <COM_AddStreamedVariable+0xf6>
	for(i = 0; i < STREAM_LIST_SIZE; i++)
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	3301      	adds	r3, #1
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	2b45      	cmp	r3, #69	; 0x45
 8000894:	ddce      	ble.n	8000834 <COM_AddStreamedVariable+0x94>
			}
		}
	}
}
 8000896:	3714      	adds	r7, #20
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	20000234 	.word	0x20000234

080008a4 <SendVariable>:

/*Private methods*/
static void SendVariable(uint16_t id)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b086      	sub	sp, #24
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	80fb      	strh	r3, [r7, #6]
	uint16_t invalid = 0;
 80008ae:	2300      	movs	r3, #0
 80008b0:	827b      	strh	r3, [r7, #18]
	uint16_t validflag = 0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	82fb      	strh	r3, [r7, #22]
	int16_t tmp = VAR_GetVariable(id, &invalid);
 80008b6:	f107 0212 	add.w	r2, r7, #18
 80008ba:	88fb      	ldrh	r3, [r7, #6]
 80008bc:	4611      	mov	r1, r2
 80008be:	4618      	mov	r0, r3
 80008c0:	f001 fe7e 	bl	80025c0 <VAR_GetVariable>
 80008c4:	4603      	mov	r3, r0
 80008c6:	82bb      	strh	r3, [r7, #20]
	validflag = (invalid == INVALID_FLAG ? 0 : 1);
 80008c8:	8a7b      	ldrh	r3, [r7, #18]
 80008ca:	2b01      	cmp	r3, #1
 80008cc:	bf14      	ite	ne
 80008ce:	2301      	movne	r3, #1
 80008d0:	2300      	moveq	r3, #0
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	82fb      	strh	r3, [r7, #22]
	uint8_t data[8];
	data[0] = id >> 8;
 80008d6:	88fb      	ldrh	r3, [r7, #6]
 80008d8:	0a1b      	lsrs	r3, r3, #8
 80008da:	b29b      	uxth	r3, r3
 80008dc:	b2db      	uxtb	r3, r3
 80008de:	723b      	strb	r3, [r7, #8]
	data[1] = id  & 0xFF;
 80008e0:	88fb      	ldrh	r3, [r7, #6]
 80008e2:	b2db      	uxtb	r3, r3
 80008e4:	727b      	strb	r3, [r7, #9]
	data[2] = tmp >> 8;
 80008e6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80008ea:	121b      	asrs	r3, r3, #8
 80008ec:	b21b      	sxth	r3, r3
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	72bb      	strb	r3, [r7, #10]
	data[3] = tmp & 0xFF;
 80008f2:	8abb      	ldrh	r3, [r7, #20]
 80008f4:	b2db      	uxtb	r3, r3
 80008f6:	72fb      	strb	r3, [r7, #11]
	data[4] = validflag >> 8;
 80008f8:	8afb      	ldrh	r3, [r7, #22]
 80008fa:	0a1b      	lsrs	r3, r3, #8
 80008fc:	b29b      	uxth	r3, r3
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	733b      	strb	r3, [r7, #12]
	data[5] = validflag & 0xFF;
 8000902:	8afb      	ldrh	r3, [r7, #22]
 8000904:	b2db      	uxtb	r3, r3
 8000906:	737b      	strb	r3, [r7, #13]
	data[6] = 0;
 8000908:	2300      	movs	r3, #0
 800090a:	73bb      	strb	r3, [r7, #14]
	data[7] = 0;
 800090c:	2300      	movs	r3, #0
 800090e:	73fb      	strb	r3, [r7, #15]
	MCAN_SendFrame(CMD_VAR_VALUE + mNodeId, data, 8);
 8000910:	4b07      	ldr	r3, [pc, #28]	; (8000930 <SendVariable+0x8c>)
 8000912:	781b      	ldrb	r3, [r3, #0]
 8000914:	b29b      	uxth	r3, r3
 8000916:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800091a:	b29b      	uxth	r3, r3
 800091c:	f107 0108 	add.w	r1, r7, #8
 8000920:	2208      	movs	r2, #8
 8000922:	4618      	mov	r0, r3
 8000924:	f000 f998 	bl	8000c58 <MCAN_SendFrame>
}
 8000928:	bf00      	nop
 800092a:	3718      	adds	r7, #24
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	2000057c 	.word	0x2000057c

08000934 <MCAN_Init>:



// initialization of CAN node, and buffers
void MCAN_Init(CAN_HandleTypeDef	* can, uint8_t id)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af04      	add	r7, sp, #16
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	460b      	mov	r3, r1
 800093e:	70fb      	strb	r3, [r7, #3]
	uint8_t bank_offset = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	73fb      	strb	r3, [r7, #15]
	uint8_t i;

	mMcan.Rx0Buf = CB_Create(sizeof(s_CanRxMsg),RX_NMT_BUFF_SIZE);
 8000944:	21c8      	movs	r1, #200	; 0xc8
 8000946:	2024      	movs	r0, #36	; 0x24
 8000948:	f001 fe8e 	bl	8002668 <CB_Create>
 800094c:	4603      	mov	r3, r0
 800094e:	4a4d      	ldr	r2, [pc, #308]	; (8000a84 <MCAN_Init+0x150>)
 8000950:	60d3      	str	r3, [r2, #12]
	mMcan.Rx1Buf = CB_Create(sizeof(s_CanRxMsg),RX_BUFF_SIZE);
 8000952:	2150      	movs	r1, #80	; 0x50
 8000954:	2024      	movs	r0, #36	; 0x24
 8000956:	f001 fe87 	bl	8002668 <CB_Create>
 800095a:	4603      	mov	r3, r0
 800095c:	4a49      	ldr	r2, [pc, #292]	; (8000a84 <MCAN_Init+0x150>)
 800095e:	6113      	str	r3, [r2, #16]
	mMcan.TxBuf = CB_Create(sizeof(s_CanTxMsg),TX_BUFF_SIZE);
 8000960:	2164      	movs	r1, #100	; 0x64
 8000962:	2020      	movs	r0, #32
 8000964:	f001 fe80 	bl	8002668 <CB_Create>
 8000968:	4603      	mov	r3, r0
 800096a:	4a46      	ldr	r2, [pc, #280]	; (8000a84 <MCAN_Init+0x150>)
 800096c:	6153      	str	r3, [r2, #20]
	if (mMcan.Rx0Buf == NULL || mMcan.Rx1Buf == NULL ||mMcan.TxBuf == NULL)
 800096e:	4b45      	ldr	r3, [pc, #276]	; (8000a84 <MCAN_Init+0x150>)
 8000970:	68db      	ldr	r3, [r3, #12]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d002      	beq.n	800097c <MCAN_Init+0x48>
 8000976:	4b43      	ldr	r3, [pc, #268]	; (8000a84 <MCAN_Init+0x150>)
 8000978:	691b      	ldr	r3, [r3, #16]
 800097a:	2b00      	cmp	r3, #0
	{
		// TBD
	}

	mMcan.CanHw = can;
 800097c:	4a41      	ldr	r2, [pc, #260]	; (8000a84 <MCAN_Init+0x150>)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6093      	str	r3, [r2, #8]
	// for devices with two cans check which HW is used and adjust filter banks offset
	#ifdef CAN2
	if(mMcan.CanHw->Instance == CAN2)
 8000982:	4b40      	ldr	r3, [pc, #256]	; (8000a84 <MCAN_Init+0x150>)
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a3f      	ldr	r2, [pc, #252]	; (8000a88 <MCAN_Init+0x154>)
 800098a:	4293      	cmp	r3, r2
 800098c:	d101      	bne.n	8000992 <MCAN_Init+0x5e>
	{
		bank_offset = 15;
 800098e:	230f      	movs	r3, #15
 8000990:	73fb      	strb	r3, [r7, #15]
	}
	#endif


	mMcan.Node.nodeId = id;
 8000992:	4a3c      	ldr	r2, [pc, #240]	; (8000a84 <MCAN_Init+0x150>)
 8000994:	78fb      	ldrb	r3, [r7, #3]
 8000996:	7013      	strb	r3, [r2, #0]
	mMcan.Node.timeout = CO_DEFAULT_HB_TO/2;
 8000998:	4b3a      	ldr	r3, [pc, #232]	; (8000a84 <MCAN_Init+0x150>)
 800099a:	f241 3288 	movw	r2, #5000	; 0x1388
 800099e:	809a      	strh	r2, [r3, #4]
	mMcan.Node.timeout_cnt = 0;
 80009a0:	4b38      	ldr	r3, [pc, #224]	; (8000a84 <MCAN_Init+0x150>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	805a      	strh	r2, [r3, #2]

	mMcan.HbMsg.header.DLC = 1;
 80009a6:	4b37      	ldr	r3, [pc, #220]	; (8000a84 <MCAN_Init+0x150>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	629a      	str	r2, [r3, #40]	; 0x28
	mMcan.HbMsg.header.StdId = HB + mMcan.Node.nodeId;
 80009ac:	4b35      	ldr	r3, [pc, #212]	; (8000a84 <MCAN_Init+0x150>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 80009b4:	461a      	mov	r2, r3
 80009b6:	4b33      	ldr	r3, [pc, #204]	; (8000a84 <MCAN_Init+0x150>)
 80009b8:	619a      	str	r2, [r3, #24]
	mMcan.HbMsg.header.ExtId = 0x00;
 80009ba:	4b32      	ldr	r3, [pc, #200]	; (8000a84 <MCAN_Init+0x150>)
 80009bc:	2200      	movs	r2, #0
 80009be:	61da      	str	r2, [r3, #28]
	mMcan.HbMsg.header.RTR = CAN_RTR_DATA;
 80009c0:	4b30      	ldr	r3, [pc, #192]	; (8000a84 <MCAN_Init+0x150>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	625a      	str	r2, [r3, #36]	; 0x24
	mMcan.HbMsg.header.IDE = CAN_ID_STD;
 80009c6:	4b2f      	ldr	r3, [pc, #188]	; (8000a84 <MCAN_Init+0x150>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	621a      	str	r2, [r3, #32]

	// init network
	for (i = 0; i < MAX_NUM_OF_NODES; i++)
 80009cc:	2300      	movs	r3, #0
 80009ce:	73bb      	strb	r3, [r7, #14]
 80009d0:	e014      	b.n	80009fc <MCAN_Init+0xc8>
	{
		mNodes[i].timeout = CO_DEFAULT_HB_TO;
 80009d2:	7bbb      	ldrb	r3, [r7, #14]
 80009d4:	4a2d      	ldr	r2, [pc, #180]	; (8000a8c <MCAN_Init+0x158>)
 80009d6:	00db      	lsls	r3, r3, #3
 80009d8:	4413      	add	r3, r2
 80009da:	f242 7210 	movw	r2, #10000	; 0x2710
 80009de:	809a      	strh	r2, [r3, #4]
		mNodes[i].canStatus = eNS_NMT_UNKNOWN;
 80009e0:	7bbb      	ldrb	r3, [r7, #14]
 80009e2:	4a2a      	ldr	r2, [pc, #168]	; (8000a8c <MCAN_Init+0x158>)
 80009e4:	00db      	lsls	r3, r3, #3
 80009e6:	4413      	add	r3, r2
 80009e8:	22ff      	movs	r2, #255	; 0xff
 80009ea:	719a      	strb	r2, [r3, #6]
		mNodes[i].nodeId = i;
 80009ec:	7bbb      	ldrb	r3, [r7, #14]
 80009ee:	4927      	ldr	r1, [pc, #156]	; (8000a8c <MCAN_Init+0x158>)
 80009f0:	7bba      	ldrb	r2, [r7, #14]
 80009f2:	f801 2033 	strb.w	r2, [r1, r3, lsl #3]
	for (i = 0; i < MAX_NUM_OF_NODES; i++)
 80009f6:	7bbb      	ldrb	r3, [r7, #14]
 80009f8:	3301      	adds	r3, #1
 80009fa:	73bb      	strb	r3, [r7, #14]
 80009fc:	7bbb      	ldrb	r3, [r7, #14]
 80009fe:	2b07      	cmp	r3, #7
 8000a00:	d9e7      	bls.n	80009d2 <MCAN_Init+0x9e>
	}
	mNodes[mMcan.Node.nodeId].canStatus = mMcan.Node.canStatus;
 8000a02:	4b20      	ldr	r3, [pc, #128]	; (8000a84 <MCAN_Init+0x150>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	4618      	mov	r0, r3
 8000a08:	4b1e      	ldr	r3, [pc, #120]	; (8000a84 <MCAN_Init+0x150>)
 8000a0a:	7999      	ldrb	r1, [r3, #6]
 8000a0c:	4a1f      	ldr	r2, [pc, #124]	; (8000a8c <MCAN_Init+0x158>)
 8000a0e:	00c3      	lsls	r3, r0, #3
 8000a10:	4413      	add	r3, r2
 8000a12:	460a      	mov	r2, r1
 8000a14:	719a      	strb	r2, [r3, #6]



	// set the filter of FIFO0 for hearbeats (0x700 - 0x70F)
	Set_Filter_Id_Mask(mMcan.CanHw, CAN_FILTER_FIFO0, 1 + bank_offset , HB, HB+ID_RANGE, 0,0); // HeartBeats from all devices => FMI = 0/4
 8000a16:	4b1b      	ldr	r3, [pc, #108]	; (8000a84 <MCAN_Init+0x150>)
 8000a18:	6898      	ldr	r0, [r3, #8]
 8000a1a:	7bfb      	ldrb	r3, [r7, #15]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	b2da      	uxtb	r2, r3
 8000a20:	2300      	movs	r3, #0
 8000a22:	9302      	str	r3, [sp, #8]
 8000a24:	2300      	movs	r3, #0
 8000a26:	9301      	str	r3, [sp, #4]
 8000a28:	f240 730f 	movw	r3, #1807	; 0x70f
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000a32:	2100      	movs	r1, #0
 8000a34:	f000 f992 	bl	8000d5c <Set_Filter_Id_Mask>

	// set the filter of FIFO1 for all other messages (0x000 - 0x6FF)
	Set_Filter_Id_Mask(mMcan.CanHw, CAN_FILTER_FIFO1, 2 + bank_offset , 0x000, 0x6FF, 0,0);
 8000a38:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <MCAN_Init+0x150>)
 8000a3a:	6898      	ldr	r0, [r3, #8]
 8000a3c:	7bfb      	ldrb	r3, [r7, #15]
 8000a3e:	3302      	adds	r3, #2
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	2300      	movs	r3, #0
 8000a44:	9302      	str	r3, [sp, #8]
 8000a46:	2300      	movs	r3, #0
 8000a48:	9301      	str	r3, [sp, #4]
 8000a4a:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8000a4e:	9300      	str	r3, [sp, #0]
 8000a50:	2300      	movs	r3, #0
 8000a52:	2101      	movs	r1, #1
 8000a54:	f000 f982 	bl	8000d5c <Set_Filter_Id_Mask>


	HAL_CAN_ActivateNotification(mMcan.CanHw, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING | CAN_IT_LAST_ERROR_CODE| CAN_IT_ERROR);
 8000a58:	4b0a      	ldr	r3, [pc, #40]	; (8000a84 <MCAN_Init+0x150>)
 8000a5a:	689b      	ldr	r3, [r3, #8]
 8000a5c:	f648 0112 	movw	r1, #34834	; 0x8812
 8000a60:	4618      	mov	r0, r3
 8000a62:	f003 fcd2 	bl	800440a <HAL_CAN_ActivateNotification>

	mMcan.CanHw->Instance->MCR &= ~0x00010000;	// enable CAN in debug mode (clear DBF bit)
 8000a66:	4b07      	ldr	r3, [pc, #28]	; (8000a84 <MCAN_Init+0x150>)
 8000a68:	689b      	ldr	r3, [r3, #8]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	681a      	ldr	r2, [r3, #0]
 8000a6e:	4b05      	ldr	r3, [pc, #20]	; (8000a84 <MCAN_Init+0x150>)
 8000a70:	689b      	ldr	r3, [r3, #8]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000a78:	601a      	str	r2, [r3, #0]
}
 8000a7a:	bf00      	nop
 8000a7c:	3710      	adds	r7, #16
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20000580 	.word	0x20000580
 8000a88:	40006800 	.word	0x40006800
 8000a8c:	200005bc 	.word	0x200005bc

08000a90 <MCAN_Start>:



// Start CANOPEN protocols
void MCAN_Start(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
	HAL_CAN_Start(mMcan.CanHw);  // start can
 8000a94:	4b09      	ldr	r3, [pc, #36]	; (8000abc <MCAN_Start+0x2c>)
 8000a96:	689b      	ldr	r3, [r3, #8]
 8000a98:	4618      	mov	r0, r3
 8000a9a:	f003 fa85 	bl	8003fa8 <HAL_CAN_Start>
	mMcan.Node.canStatus = eNS_NMT_RUN;
 8000a9e:	4b07      	ldr	r3, [pc, #28]	; (8000abc <MCAN_Start+0x2c>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	719a      	strb	r2, [r3, #6]
	mNodes[mMcan.Node.nodeId].canStatus = mMcan.Node.canStatus;
 8000aa4:	4b05      	ldr	r3, [pc, #20]	; (8000abc <MCAN_Start+0x2c>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	4b04      	ldr	r3, [pc, #16]	; (8000abc <MCAN_Start+0x2c>)
 8000aac:	7999      	ldrb	r1, [r3, #6]
 8000aae:	4a04      	ldr	r2, [pc, #16]	; (8000ac0 <MCAN_Start+0x30>)
 8000ab0:	00c3      	lsls	r3, r0, #3
 8000ab2:	4413      	add	r3, r2
 8000ab4:	460a      	mov	r2, r1
 8000ab6:	719a      	strb	r2, [r3, #6]
}
 8000ab8:	bf00      	nop
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	20000580 	.word	0x20000580
 8000ac0:	200005bc 	.word	0x200005bc

08000ac4 <MCAN_Update_10ms>:
	return mNodes;
}

// Periodic update function for synchronous CAN handling
void MCAN_Update_10ms(void)
{
 8000ac4:	b5b0      	push	{r4, r5, r7, lr}
 8000ac6:	b098      	sub	sp, #96	; 0x60
 8000ac8:	af04      	add	r7, sp, #16
	uint32_t	TxMailbox;


	// Check messages from FIFO 0 (NMT, HB)

	while(0 == CB_Get(mMcan.Rx0Buf,(uint8_t*)&msg))  // process all messages in buffer
 8000aca:	e01e      	b.n	8000b0a <MCAN_Update_10ms+0x46>
	{
		if (msg.header.StdId >= HB && msg.header.StdId <= HB + ID_RANGE) // received HB
 8000acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ace:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8000ad2:	d31a      	bcc.n	8000b0a <MCAN_Update_10ms+0x46>
 8000ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad6:	f5b3 6fe2 	cmp.w	r3, #1808	; 0x710
 8000ada:	d216      	bcs.n	8000b0a <MCAN_Update_10ms+0x46>
		{
			uint8_t nodeId = msg.header.StdId - HB;
 8000adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ade:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			if (nodeId < MAX_NUM_OF_NODES)  // valid heartbeat received
 8000ae2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000ae6:	2b07      	cmp	r3, #7
 8000ae8:	d80f      	bhi.n	8000b0a <MCAN_Update_10ms+0x46>
			{
				mNodes[nodeId].canStatus = (e_NodeStatus)msg.data[0];
 8000aea:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000aee:	f897 1040 	ldrb.w	r1, [r7, #64]	; 0x40
 8000af2:	4a38      	ldr	r2, [pc, #224]	; (8000bd4 <MCAN_Update_10ms+0x110>)
 8000af4:	00db      	lsls	r3, r3, #3
 8000af6:	4413      	add	r3, r2
 8000af8:	460a      	mov	r2, r1
 8000afa:	719a      	strb	r2, [r3, #6]
				mNodes[nodeId].timeout_cnt = 0;
 8000afc:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000b00:	4a34      	ldr	r2, [pc, #208]	; (8000bd4 <MCAN_Update_10ms+0x110>)
 8000b02:	00db      	lsls	r3, r3, #3
 8000b04:	4413      	add	r3, r2
 8000b06:	2200      	movs	r2, #0
 8000b08:	805a      	strh	r2, [r3, #2]
	while(0 == CB_Get(mMcan.Rx0Buf,(uint8_t*)&msg))  // process all messages in buffer
 8000b0a:	4b33      	ldr	r3, [pc, #204]	; (8000bd8 <MCAN_Update_10ms+0x114>)
 8000b0c:	68db      	ldr	r3, [r3, #12]
 8000b0e:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8000b12:	4611      	mov	r1, r2
 8000b14:	4618      	mov	r0, r3
 8000b16:	f001 fe49 	bl	80027ac <CB_Get>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d0d5      	beq.n	8000acc <MCAN_Update_10ms+0x8>
			}
		}
	}

	// Check timeout of all nodes
	for(i = 0; i < MAX_NUM_OF_NODES; i++)
 8000b20:	2300      	movs	r3, #0
 8000b22:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000b24:	e02e      	b.n	8000b84 <MCAN_Update_10ms+0xc0>
	{
		mNodes[i].timeout_cnt += 10;  // 10ms period of execution of this fcn
 8000b26:	4a2b      	ldr	r2, [pc, #172]	; (8000bd4 <MCAN_Update_10ms+0x110>)
 8000b28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b2a:	00db      	lsls	r3, r3, #3
 8000b2c:	4413      	add	r3, r2
 8000b2e:	885b      	ldrh	r3, [r3, #2]
 8000b30:	330a      	adds	r3, #10
 8000b32:	b299      	uxth	r1, r3
 8000b34:	4a27      	ldr	r2, [pc, #156]	; (8000bd4 <MCAN_Update_10ms+0x110>)
 8000b36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b38:	00db      	lsls	r3, r3, #3
 8000b3a:	4413      	add	r3, r2
 8000b3c:	460a      	mov	r2, r1
 8000b3e:	805a      	strh	r2, [r3, #2]
		if (mNodes[i].timeout_cnt > mNodes[i].timeout &&  // HB period elapsed
 8000b40:	4a24      	ldr	r2, [pc, #144]	; (8000bd4 <MCAN_Update_10ms+0x110>)
 8000b42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b44:	00db      	lsls	r3, r3, #3
 8000b46:	4413      	add	r3, r2
 8000b48:	885a      	ldrh	r2, [r3, #2]
 8000b4a:	4922      	ldr	r1, [pc, #136]	; (8000bd4 <MCAN_Update_10ms+0x110>)
 8000b4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b4e:	00db      	lsls	r3, r3, #3
 8000b50:	440b      	add	r3, r1
 8000b52:	889b      	ldrh	r3, [r3, #4]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d912      	bls.n	8000b7e <MCAN_Update_10ms+0xba>
				mNodes[i].canStatus != eNS_NMT_UNKNOWN)
 8000b58:	4a1e      	ldr	r2, [pc, #120]	; (8000bd4 <MCAN_Update_10ms+0x110>)
 8000b5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b5c:	00db      	lsls	r3, r3, #3
 8000b5e:	4413      	add	r3, r2
 8000b60:	799b      	ldrb	r3, [r3, #6]
		if (mNodes[i].timeout_cnt > mNodes[i].timeout &&  // HB period elapsed
 8000b62:	2bff      	cmp	r3, #255	; 0xff
 8000b64:	d00b      	beq.n	8000b7e <MCAN_Update_10ms+0xba>
		{
			mNodes[i].timeout_cnt = 0;
 8000b66:	4a1b      	ldr	r2, [pc, #108]	; (8000bd4 <MCAN_Update_10ms+0x110>)
 8000b68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b6a:	00db      	lsls	r3, r3, #3
 8000b6c:	4413      	add	r3, r2
 8000b6e:	2200      	movs	r2, #0
 8000b70:	805a      	strh	r2, [r3, #2]
			mNodes[i].canStatus = eNS_NMT_UNKNOWN;
 8000b72:	4a18      	ldr	r2, [pc, #96]	; (8000bd4 <MCAN_Update_10ms+0x110>)
 8000b74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b76:	00db      	lsls	r3, r3, #3
 8000b78:	4413      	add	r3, r2
 8000b7a:	22ff      	movs	r2, #255	; 0xff
 8000b7c:	719a      	strb	r2, [r3, #6]
	for(i = 0; i < MAX_NUM_OF_NODES; i++)
 8000b7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b80:	3301      	adds	r3, #1
 8000b82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000b84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b86:	2b07      	cmp	r3, #7
 8000b88:	ddcd      	ble.n	8000b26 <MCAN_Update_10ms+0x62>
		}
	}

	// Send heartbeat if it's time
	mMcan.Node.timeout_cnt += 10;
 8000b8a:	4b13      	ldr	r3, [pc, #76]	; (8000bd8 <MCAN_Update_10ms+0x114>)
 8000b8c:	885b      	ldrh	r3, [r3, #2]
 8000b8e:	330a      	adds	r3, #10
 8000b90:	b29a      	uxth	r2, r3
 8000b92:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <MCAN_Update_10ms+0x114>)
 8000b94:	805a      	strh	r2, [r3, #2]
	if (mMcan.Node.timeout_cnt >= mMcan.Node.timeout)
 8000b96:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <MCAN_Update_10ms+0x114>)
 8000b98:	885a      	ldrh	r2, [r3, #2]
 8000b9a:	4b0f      	ldr	r3, [pc, #60]	; (8000bd8 <MCAN_Update_10ms+0x114>)
 8000b9c:	889b      	ldrh	r3, [r3, #4]
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d313      	bcc.n	8000bca <MCAN_Update_10ms+0x106>
	{
		mMcan.Node.timeout_cnt = 0;
 8000ba2:	4b0d      	ldr	r3, [pc, #52]	; (8000bd8 <MCAN_Update_10ms+0x114>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	805a      	strh	r2, [r3, #2]
		mMcan.HbMsg.data[0] = mMcan.Node.canStatus;
 8000ba8:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <MCAN_Update_10ms+0x114>)
 8000baa:	799a      	ldrb	r2, [r3, #6]
 8000bac:	4b0a      	ldr	r3, [pc, #40]	; (8000bd8 <MCAN_Update_10ms+0x114>)
 8000bae:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		Send(mMcan.HbMsg);
 8000bb2:	4d09      	ldr	r5, [pc, #36]	; (8000bd8 <MCAN_Update_10ms+0x114>)
 8000bb4:	466c      	mov	r4, sp
 8000bb6:	f105 0328 	add.w	r3, r5, #40	; 0x28
 8000bba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bbc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000bc0:	f105 0318 	add.w	r3, r5, #24
 8000bc4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000bc6:	f000 f871 	bl	8000cac <Send>
	}

}
 8000bca:	bf00      	nop
 8000bcc:	3750      	adds	r7, #80	; 0x50
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	200005bc 	.word	0x200005bc
 8000bd8:	20000580 	.word	0x20000580

08000bdc <MCAN_Transmit>:


// function to be called periodically at a rate of transmitting can messages. (for example every 5 ms)
// One CAN message is is sent if TX buffer is not empty
void MCAN_Transmit(void)
{
 8000bdc:	b590      	push	{r4, r7, lr}
 8000bde:	b08b      	sub	sp, #44	; 0x2c
 8000be0:	af00      	add	r7, sp, #0
	s_CanTxMsg TxMsg;
	s_CanNode* tmp;
	uint32_t	TxMailbox;

	if  (0 == CB_Probe(mMcan.TxBuf,(uint8_t*)&TxMsg))  // fetch the message from the buffer
 8000be2:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <MCAN_Transmit+0x4c>)
 8000be4:	695b      	ldr	r3, [r3, #20]
 8000be6:	f107 0208 	add.w	r2, r7, #8
 8000bea:	4611      	mov	r1, r2
 8000bec:	4618      	mov	r0, r3
 8000bee:	f001 fd84 	bl	80026fa <CB_Probe>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d113      	bne.n	8000c20 <MCAN_Transmit+0x44>
	{
		if (HAL_OK == HAL_CAN_AddTxMessage(mMcan.CanHw, &TxMsg.header, TxMsg.data, &TxMailbox))  // transmit the message
 8000bf8:	4b0b      	ldr	r3, [pc, #44]	; (8000c28 <MCAN_Transmit+0x4c>)
 8000bfa:	6898      	ldr	r0, [r3, #8]
 8000bfc:	1d3c      	adds	r4, r7, #4
 8000bfe:	f107 0308 	add.w	r3, r7, #8
 8000c02:	f103 0218 	add.w	r2, r3, #24
 8000c06:	f107 0108 	add.w	r1, r7, #8
 8000c0a:	4623      	mov	r3, r4
 8000c0c:	f003 fa10 	bl	8004030 <HAL_CAN_AddTxMessage>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d104      	bne.n	8000c20 <MCAN_Transmit+0x44>
		{
			CB_Remove(mMcan.TxBuf);  // remove the message from the buffer only if transmission was succesfull
 8000c16:	4b04      	ldr	r3, [pc, #16]	; (8000c28 <MCAN_Transmit+0x4c>)
 8000c18:	695b      	ldr	r3, [r3, #20]
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f001 fd9a 	bl	8002754 <CB_Remove>
		}
	}
}
 8000c20:	bf00      	nop
 8000c22:	372c      	adds	r7, #44	; 0x2c
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd90      	pop	{r4, r7, pc}
 8000c28:	20000580 	.word	0x20000580

08000c2c <MCAN_GetRxMessage>:

// Gets a message from receive buffer to be processed by application
// returns 1 if message is available, otherwise return 0
uint8_t MCAN_GetRxMessage( s_CanRxMsg* msg)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
	if (0 == CB_Get(mMcan.Rx1Buf,(uint8_t*)msg))
 8000c34:	4b07      	ldr	r3, [pc, #28]	; (8000c54 <MCAN_GetRxMessage+0x28>)
 8000c36:	691b      	ldr	r3, [r3, #16]
 8000c38:	6879      	ldr	r1, [r7, #4]
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f001 fdb6 	bl	80027ac <CB_Get>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d101      	bne.n	8000c4a <MCAN_GetRxMessage+0x1e>
	{
		return 1;
 8000c46:	2301      	movs	r3, #1
 8000c48:	e000      	b.n	8000c4c <MCAN_GetRxMessage+0x20>
	}
	return 0;
 8000c4a:	2300      	movs	r3, #0
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	3708      	adds	r7, #8
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000580 	.word	0x20000580

08000c58 <MCAN_SendFrame>:
}


// Sends general CAN data message
uint8_t MCAN_SendFrame(uint16_t cobid, uint8_t* data, uint8_t dlc)
{
 8000c58:	b590      	push	{r4, r7, lr}
 8000c5a:	b08f      	sub	sp, #60	; 0x3c
 8000c5c:	af04      	add	r7, sp, #16
 8000c5e:	4603      	mov	r3, r0
 8000c60:	6039      	str	r1, [r7, #0]
 8000c62:	80fb      	strh	r3, [r7, #6]
 8000c64:	4613      	mov	r3, r2
 8000c66:	717b      	strb	r3, [r7, #5]
	s_CanTxMsg msg;
	msg.header.DLC = dlc;
 8000c68:	797b      	ldrb	r3, [r7, #5]
 8000c6a:	61bb      	str	r3, [r7, #24]
	msg.header.StdId = cobid;
 8000c6c:	88fb      	ldrh	r3, [r7, #6]
 8000c6e:	60bb      	str	r3, [r7, #8]
	msg.header.ExtId = 0x00;
 8000c70:	2300      	movs	r3, #0
 8000c72:	60fb      	str	r3, [r7, #12]
	msg.header.RTR = CAN_RTR_DATA;
 8000c74:	2300      	movs	r3, #0
 8000c76:	617b      	str	r3, [r7, #20]
	msg.header.IDE = CAN_ID_STD;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	613b      	str	r3, [r7, #16]

	memcpy(&msg.data[0], data, dlc);
 8000c7c:	797a      	ldrb	r2, [r7, #5]
 8000c7e:	f107 0308 	add.w	r3, r7, #8
 8000c82:	3318      	adds	r3, #24
 8000c84:	6839      	ldr	r1, [r7, #0]
 8000c86:	4618      	mov	r0, r3
 8000c88:	f009 fda6 	bl	800a7d8 <memcpy>
	return Send(msg);
 8000c8c:	466c      	mov	r4, sp
 8000c8e:	f107 0318 	add.w	r3, r7, #24
 8000c92:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000c98:	f107 0308 	add.w	r3, r7, #8
 8000c9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c9e:	f000 f805 	bl	8000cac <Send>
 8000ca2:	4603      	mov	r3, r0
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	372c      	adds	r7, #44	; 0x2c
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd90      	pop	{r4, r7, pc}

08000cac <Send>:

/*************** Private Fcns **************/

// CAN transmit
static uint8_t Send(s_CanTxMsg msg)
{
 8000cac:	b084      	sub	sp, #16
 8000cae:	b580      	push	{r7, lr}
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	f107 0c08 	add.w	ip, r7, #8
 8000cb6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	// instert to Tx buffer
	CB_Put(mMcan.TxBuf,(uint8_t*) &msg);
 8000cba:	4b07      	ldr	r3, [pc, #28]	; (8000cd8 <Send+0x2c>)
 8000cbc:	695b      	ldr	r3, [r3, #20]
 8000cbe:	f107 0108 	add.w	r1, r7, #8
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f001 fdaf 	bl	8002826 <CB_Put>
}
 8000cc8:	bf00      	nop
 8000cca:	4618      	mov	r0, r3
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000cd2:	b004      	add	sp, #16
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	20000580 	.word	0x20000580

08000cdc <HAL_CAN_RxFifo0MsgPendingCallback>:


// interrupt handlers - callbacks
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b08c      	sub	sp, #48	; 0x30
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
	s_CanRxMsg tmp;
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &tmp.header, tmp.data);
 8000ce4:	f107 030c 	add.w	r3, r7, #12
 8000ce8:	331c      	adds	r3, #28
 8000cea:	f107 020c 	add.w	r2, r7, #12
 8000cee:	2100      	movs	r1, #0
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f003 fa78 	bl	80041e6 <HAL_CAN_GetRxMessage>
	if (mMcan.CanHw == hcan)
 8000cf6:	4b08      	ldr	r3, [pc, #32]	; (8000d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000cf8:	689b      	ldr	r3, [r3, #8]
 8000cfa:	687a      	ldr	r2, [r7, #4]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d107      	bne.n	8000d10 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
	{
		CB_Put(mMcan.Rx0Buf,(uint8_t*) &tmp);
 8000d00:	4b05      	ldr	r3, [pc, #20]	; (8000d18 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	f107 020c 	add.w	r2, r7, #12
 8000d08:	4611      	mov	r1, r2
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f001 fd8b 	bl	8002826 <CB_Put>
		//UI_LED_B_SetMode(eUI_BLINK_ONCE);  // blue blink
	}

}
 8000d10:	bf00      	nop
 8000d12:	3730      	adds	r7, #48	; 0x30
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000580 	.word	0x20000580

08000d1c <HAL_CAN_RxFifo1MsgPendingCallback>:


void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b08c      	sub	sp, #48	; 0x30
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
	s_CanRxMsg tmp;
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &tmp.header, tmp.data);
 8000d24:	f107 030c 	add.w	r3, r7, #12
 8000d28:	331c      	adds	r3, #28
 8000d2a:	f107 020c 	add.w	r2, r7, #12
 8000d2e:	2101      	movs	r1, #1
 8000d30:	6878      	ldr	r0, [r7, #4]
 8000d32:	f003 fa58 	bl	80041e6 <HAL_CAN_GetRxMessage>
	if (mMcan.CanHw == hcan)
 8000d36:	4b08      	ldr	r3, [pc, #32]	; (8000d58 <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>)
 8000d38:	689b      	ldr	r3, [r3, #8]
 8000d3a:	687a      	ldr	r2, [r7, #4]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d107      	bne.n	8000d50 <HAL_CAN_RxFifo1MsgPendingCallback+0x34>
	{
		CB_Put(mMcan.Rx1Buf,(uint8_t*) &tmp);
 8000d40:	4b05      	ldr	r3, [pc, #20]	; (8000d58 <HAL_CAN_RxFifo1MsgPendingCallback+0x3c>)
 8000d42:	691b      	ldr	r3, [r3, #16]
 8000d44:	f107 020c 	add.w	r2, r7, #12
 8000d48:	4611      	mov	r1, r2
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f001 fd6b 	bl	8002826 <CB_Put>
		//UI_LED_B_SetMode(eUI_BLINK_ONCE);  // blue blink
	}

}
 8000d50:	bf00      	nop
 8000d52:	3730      	adds	r7, #48	; 0x30
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000580 	.word	0x20000580

08000d5c <Set_Filter_Id_Mask>:
  Input		 		: -
  Output	  	: -
  Description : -
************************************************************************/
void Set_Filter_Id_Mask (CAN_HandleTypeDef *hcan, uint8_t fifo,  uint8_t bank, uint16_t id_1_from, uint16_t id_1_to, uint16_t id_2_from, uint16_t id_2_to)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b08c      	sub	sp, #48	; 0x30
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	4608      	mov	r0, r1
 8000d66:	4611      	mov	r1, r2
 8000d68:	461a      	mov	r2, r3
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	70fb      	strb	r3, [r7, #3]
 8000d6e:	460b      	mov	r3, r1
 8000d70:	70bb      	strb	r3, [r7, #2]
 8000d72:	4613      	mov	r3, r2
 8000d74:	803b      	strh	r3, [r7, #0]
	CAN_FilterTypeDef			 filterInitStructure;

	filterInitStructure.SlaveStartFilterBank  = 14;
 8000d76:	230e      	movs	r3, #14
 8000d78:	62fb      	str	r3, [r7, #44]	; 0x2c


	filterInitStructure.FilterBank									= bank;
 8000d7a:	78bb      	ldrb	r3, [r7, #2]
 8000d7c:	61fb      	str	r3, [r7, #28]


	filterInitStructure.FilterMode									=	CAN_FILTERMODE_IDMASK;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	623b      	str	r3, [r7, #32]
	filterInitStructure.FilterScale									=	CAN_FILTERSCALE_16BIT;
 8000d82:	2300      	movs	r3, #0
 8000d84:	627b      	str	r3, [r7, #36]	; 0x24
	filterInitStructure.FilterFIFOAssignment				=	fifo;
 8000d86:	78fb      	ldrb	r3, [r7, #3]
 8000d88:	61bb      	str	r3, [r7, #24]

	filterInitStructure.FilterIdHigh								=	id_2_from << 5;
 8000d8a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000d8c:	015b      	lsls	r3, r3, #5
 8000d8e:	60bb      	str	r3, [r7, #8]
	filterInitStructure.FilterIdLow 								=	id_1_from << 5;
 8000d90:	883b      	ldrh	r3, [r7, #0]
 8000d92:	015b      	lsls	r3, r3, #5
 8000d94:	60fb      	str	r3, [r7, #12]
	filterInitStructure.FilterMaskIdHigh						= Filter_Calc_Mask_Code(id_2_from,id_2_to);
 8000d96:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8000d9a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000d9c:	4611      	mov	r1, r2
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f000 f816 	bl	8000dd0 <Filter_Calc_Mask_Code>
 8000da4:	4603      	mov	r3, r0
 8000da6:	613b      	str	r3, [r7, #16]
	filterInitStructure.FilterMaskIdLow 						= Filter_Calc_Mask_Code(id_1_from,id_1_to);
 8000da8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8000daa:	883b      	ldrh	r3, [r7, #0]
 8000dac:	4611      	mov	r1, r2
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 f80e 	bl	8000dd0 <Filter_Calc_Mask_Code>
 8000db4:	4603      	mov	r3, r0
 8000db6:	617b      	str	r3, [r7, #20]

	filterInitStructure.FilterActivation						=	ENABLE;
 8000db8:	2301      	movs	r3, #1
 8000dba:	62bb      	str	r3, [r7, #40]	; 0x28

	HAL_CAN_ConfigFilter(hcan,&filterInitStructure);
 8000dbc:	f107 0308 	add.w	r3, r7, #8
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f003 f810 	bl	8003de8 <HAL_CAN_ConfigFilter>
}
 8000dc8:	bf00      	nop
 8000dca:	3730      	adds	r7, #48	; 0x30
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <Filter_Calc_Mask_Code>:
  Input		 		: -
  Output	  	: -
  Description : -
************************************************************************/
uint16_t Filter_Calc_Mask_Code (uint16_t from,uint16_t to)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	460a      	mov	r2, r1
 8000dda:	80fb      	strh	r3, [r7, #6]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	80bb      	strh	r3, [r7, #4]
	uint16_t	help			 	= 0x00;
 8000de0:	2300      	movs	r3, #0
 8000de2:	81fb      	strh	r3, [r7, #14]
	uint8_t		shift_cnt		= 0x00;
 8000de4:	2300      	movs	r3, #0
 8000de6:	737b      	strb	r3, [r7, #13]
	uint8_t			first			= FALSE;
 8000de8:	2300      	movs	r3, #0
 8000dea:	733b      	strb	r3, [r7, #12]

	for (shift_cnt = 0; shift_cnt < 16; shift_cnt++)
 8000dec:	2300      	movs	r3, #0
 8000dee:	737b      	strb	r3, [r7, #13]
 8000df0:	e022      	b.n	8000e38 <Filter_Calc_Mask_Code+0x68>
	{
		if(((from & 0x8000) == (to & 0x8000)) && (!first))
 8000df2:	88fa      	ldrh	r2, [r7, #6]
 8000df4:	88bb      	ldrh	r3, [r7, #4]
 8000df6:	4053      	eors	r3, r2
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	b21b      	sxth	r3, r3
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	db09      	blt.n	8000e14 <Filter_Calc_Mask_Code+0x44>
 8000e00:	7b3b      	ldrb	r3, [r7, #12]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d106      	bne.n	8000e14 <Filter_Calc_Mask_Code+0x44>
		{
			from = from << 1;
 8000e06:	88fb      	ldrh	r3, [r7, #6]
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	80fb      	strh	r3, [r7, #6]
			to = to << 1;
 8000e0c:	88bb      	ldrh	r3, [r7, #4]
 8000e0e:	005b      	lsls	r3, r3, #1
 8000e10:	80bb      	strh	r3, [r7, #4]
 8000e12:	e00e      	b.n	8000e32 <Filter_Calc_Mask_Code+0x62>
		}
		else
		{
			help = help << 1;
 8000e14:	89fb      	ldrh	r3, [r7, #14]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	81fb      	strh	r3, [r7, #14]
			first = TRUE;
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	733b      	strb	r3, [r7, #12]
			help |= 0x01;
 8000e1e:	89fb      	ldrh	r3, [r7, #14]
 8000e20:	f043 0301 	orr.w	r3, r3, #1
 8000e24:	81fb      	strh	r3, [r7, #14]

			from = from << 1;
 8000e26:	88fb      	ldrh	r3, [r7, #6]
 8000e28:	005b      	lsls	r3, r3, #1
 8000e2a:	80fb      	strh	r3, [r7, #6]
			to = to << 1;
 8000e2c:	88bb      	ldrh	r3, [r7, #4]
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	80bb      	strh	r3, [r7, #4]
	for (shift_cnt = 0; shift_cnt < 16; shift_cnt++)
 8000e32:	7b7b      	ldrb	r3, [r7, #13]
 8000e34:	3301      	adds	r3, #1
 8000e36:	737b      	strb	r3, [r7, #13]
 8000e38:	7b7b      	ldrb	r3, [r7, #13]
 8000e3a:	2b0f      	cmp	r3, #15
 8000e3c:	d9d9      	bls.n	8000df2 <Filter_Calc_Mask_Code+0x22>
		}
	}
	help = (~help) << 5;
 8000e3e:	89fb      	ldrh	r3, [r7, #14]
 8000e40:	43db      	mvns	r3, r3
 8000e42:	b29b      	uxth	r3, r3
 8000e44:	015b      	lsls	r3, r3, #5
 8000e46:	81fb      	strh	r3, [r7, #14]
	return help;
 8000e48:	89fb      	ldrh	r3, [r7, #14]
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3714      	adds	r7, #20
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
	...

08000e58 <ActivateBus>:
uint8_t mROM[8];



static void ActivateBus(uint8_t mBusId)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
	mOwPort = mBus[mBusId].Port;
 8000e62:	79fa      	ldrb	r2, [r7, #7]
 8000e64:	4912      	ldr	r1, [pc, #72]	; (8000eb0 <ActivateBus+0x58>)
 8000e66:	4613      	mov	r3, r2
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	4413      	add	r3, r2
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	440b      	add	r3, r1
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4a10      	ldr	r2, [pc, #64]	; (8000eb4 <ActivateBus+0x5c>)
 8000e74:	6013      	str	r3, [r2, #0]
	mOwClearMask = mBus[mBusId].ClearBitMask;
 8000e76:	79fa      	ldrb	r2, [r7, #7]
 8000e78:	490d      	ldr	r1, [pc, #52]	; (8000eb0 <ActivateBus+0x58>)
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	005b      	lsls	r3, r3, #1
 8000e7e:	4413      	add	r3, r2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	440b      	add	r3, r1
 8000e84:	3304      	adds	r3, #4
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a0b      	ldr	r2, [pc, #44]	; (8000eb8 <ActivateBus+0x60>)
 8000e8a:	6013      	str	r3, [r2, #0]
	mOwSetMask = mBus[mBusId].SetBitMask;
 8000e8c:	79fa      	ldrb	r2, [r7, #7]
 8000e8e:	4908      	ldr	r1, [pc, #32]	; (8000eb0 <ActivateBus+0x58>)
 8000e90:	4613      	mov	r3, r2
 8000e92:	005b      	lsls	r3, r3, #1
 8000e94:	4413      	add	r3, r2
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	440b      	add	r3, r1
 8000e9a:	3308      	adds	r3, #8
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a07      	ldr	r2, [pc, #28]	; (8000ebc <ActivateBus+0x64>)
 8000ea0:	6013      	str	r3, [r2, #0]
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	20000640 	.word	0x20000640
 8000eb4:	20000664 	.word	0x20000664
 8000eb8:	20000668 	.word	0x20000668
 8000ebc:	2000066c 	.word	0x2000066c

08000ec0 <OW_Init>:

//initialization of GPIO, Timer, and timing of OW bus;
void OW_Init(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
//reset list of busses
	uint8_t i;
	for (i = 0; i < MAX_NUM_OF_BUSES; i++)
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	71fb      	strb	r3, [r7, #7]
 8000eca:	e00b      	b.n	8000ee4 <OW_Init+0x24>
	{
		mBus[i].Port = NULL;
 8000ecc:	79fa      	ldrb	r2, [r7, #7]
 8000ece:	4921      	ldr	r1, [pc, #132]	; (8000f54 <OW_Init+0x94>)
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	4413      	add	r3, r2
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	440b      	add	r3, r1
 8000eda:	2200      	movs	r2, #0
 8000edc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < MAX_NUM_OF_BUSES; i++)
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	71fb      	strb	r3, [r7, #7]
 8000ee4:	79fb      	ldrb	r3, [r7, #7]
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d9f0      	bls.n	8000ecc <OW_Init+0xc>
 // debug support (stop Timer when halted)
//	DBGMCU->APB1FZ |= DBGMCU_APB1_FZ_DBG_TIM6_STOP;
// configure the OW pin as a open drain output


	OW_TIM->DIER |= TIM_DIER_UIE;
 8000eea:	4b1b      	ldr	r3, [pc, #108]	; (8000f58 <OW_Init+0x98>)
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	4a1a      	ldr	r2, [pc, #104]	; (8000f58 <OW_Init+0x98>)
 8000ef0:	f043 0301 	orr.w	r3, r3, #1
 8000ef4:	60d3      	str	r3, [r2, #12]
	OW_TIM->PSC = 4;
 8000ef6:	4b18      	ldr	r3, [pc, #96]	; (8000f58 <OW_Init+0x98>)
 8000ef8:	2204      	movs	r2, #4
 8000efa:	629a      	str	r2, [r3, #40]	; 0x28
	OW_TIM->CR1 |= TIM_CR1_ARPE;  // preload enable
 8000efc:	4b16      	ldr	r3, [pc, #88]	; (8000f58 <OW_Init+0x98>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a15      	ldr	r2, [pc, #84]	; (8000f58 <OW_Init+0x98>)
 8000f02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f06:	6013      	str	r3, [r2, #0]

	mTimReset[0] = DEL_RES_PULSE * TIM_CLK_PER_US;
 8000f08:	4b14      	ldr	r3, [pc, #80]	; (8000f5c <OW_Init+0x9c>)
 8000f0a:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 8000f0e:	801a      	strh	r2, [r3, #0]
	mTimReset[1] = DEL_RES_SAMPLE * TIM_CLK_PER_US;
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <OW_Init+0x9c>)
 8000f12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f16:	805a      	strh	r2, [r3, #2]
	mTimReset[2] = DEL_RES_REST * TIM_CLK_PER_US;
 8000f18:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <OW_Init+0x9c>)
 8000f1a:	f640 62d8 	movw	r2, #3800	; 0xed8
 8000f1e:	809a      	strh	r2, [r3, #4]

	mTimWriteBit[0] = DEL_WB_PULSE * TIM_CLK_PER_US;
 8000f20:	4b0f      	ldr	r3, [pc, #60]	; (8000f60 <OW_Init+0xa0>)
 8000f22:	223c      	movs	r2, #60	; 0x3c
 8000f24:	801a      	strh	r2, [r3, #0]
	mTimWriteBit[1] = DEL_WB_WRITE * TIM_CLK_PER_US;
 8000f26:	4b0e      	ldr	r3, [pc, #56]	; (8000f60 <OW_Init+0xa0>)
 8000f28:	f240 228a 	movw	r2, #650	; 0x28a
 8000f2c:	805a      	strh	r2, [r3, #2]
	mTimWriteBit[2] = DEL_WB_REST * TIM_CLK_PER_US;
 8000f2e:	4b0c      	ldr	r3, [pc, #48]	; (8000f60 <OW_Init+0xa0>)
 8000f30:	2296      	movs	r2, #150	; 0x96
 8000f32:	809a      	strh	r2, [r3, #4]

	mTimReadBit[0] = DEL_RB_PULSE * TIM_CLK_PER_US;
 8000f34:	4b0b      	ldr	r3, [pc, #44]	; (8000f64 <OW_Init+0xa4>)
 8000f36:	220a      	movs	r2, #10
 8000f38:	801a      	strh	r2, [r3, #0]
	mTimReadBit[1] = DEL_RB_SAMPLE * TIM_CLK_PER_US;
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	; (8000f64 <OW_Init+0xa4>)
 8000f3c:	226e      	movs	r2, #110	; 0x6e
 8000f3e:	805a      	strh	r2, [r3, #2]
	mTimReadBit[2] = DEL_RB_REST * TIM_CLK_PER_US;
 8000f40:	4b08      	ldr	r3, [pc, #32]	; (8000f64 <OW_Init+0xa4>)
 8000f42:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000f46:	809a      	strh	r2, [r3, #4]

}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	20000640 	.word	0x20000640
 8000f58:	40001000 	.word	0x40001000
 8000f5c:	20000608 	.word	0x20000608
 8000f60:	20000610 	.word	0x20000610
 8000f64:	20000618 	.word	0x20000618

08000f68 <OW_AddBus>:


// define bus connected to some GPIO pin
void OW_AddBus(uint8_t busId, GPIO_TypeDef* port, uint32_t pin)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08a      	sub	sp, #40	; 0x28
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
 8000f74:	73fb      	strb	r3, [r7, #15]
	if (busId < MAX_NUM_OF_BUSES)
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d832      	bhi.n	8000fe2 <OW_AddBus+0x7a>
	{
		// store the Bus - Pin assignment
		mBus[busId].Port = port;
 8000f7c:	7bfa      	ldrb	r2, [r7, #15]
 8000f7e:	491b      	ldr	r1, [pc, #108]	; (8000fec <OW_AddBus+0x84>)
 8000f80:	4613      	mov	r3, r2
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	4413      	add	r3, r2
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	440b      	add	r3, r1
 8000f8a:	68ba      	ldr	r2, [r7, #8]
 8000f8c:	601a      	str	r2, [r3, #0]
		mBus[busId].SetBitMask = pin;
 8000f8e:	7bfa      	ldrb	r2, [r7, #15]
 8000f90:	4916      	ldr	r1, [pc, #88]	; (8000fec <OW_AddBus+0x84>)
 8000f92:	4613      	mov	r3, r2
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	4413      	add	r3, r2
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	440b      	add	r3, r1
 8000f9c:	3308      	adds	r3, #8
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	601a      	str	r2, [r3, #0]
		mBus[busId].ClearBitMask = pin << 16;
 8000fa2:	7bfa      	ldrb	r2, [r7, #15]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	0419      	lsls	r1, r3, #16
 8000fa8:	4810      	ldr	r0, [pc, #64]	; (8000fec <OW_AddBus+0x84>)
 8000faa:	4613      	mov	r3, r2
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	4413      	add	r3, r2
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	4403      	add	r3, r0
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	6019      	str	r1, [r3, #0]

		// configure the pin
		 /*Configure GPIO pin Output Level */
		HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	68b8      	ldr	r0, [r7, #8]
 8000fc2:	f003 ff5b 	bl	8004e7c <HAL_GPIO_WritePin>

		GPIO_InitTypeDef GPIO_InitStruct;
		GPIO_InitStruct.Pin = pin;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000fca:	2311      	movs	r3, #17
 8000fcc:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(port, &GPIO_InitStruct);
 8000fd6:	f107 0314 	add.w	r3, r7, #20
 8000fda:	4619      	mov	r1, r3
 8000fdc:	68b8      	ldr	r0, [r7, #8]
 8000fde:	f003 fda1 	bl	8004b24 <HAL_GPIO_Init>
	}
}
 8000fe2:	bf00      	nop
 8000fe4:	3728      	adds	r7, #40	; 0x28
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000640 	.word	0x20000640

08000ff0 <ClearRxBuffer>:


void ClearRxBuffer()
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
	mRxBuff[0] = 0;
 8000ff4:	4b0e      	ldr	r3, [pc, #56]	; (8001030 <ClearRxBuffer+0x40>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
	mRxBuff[1] = 0;
 8000ffa:	4b0d      	ldr	r3, [pc, #52]	; (8001030 <ClearRxBuffer+0x40>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	705a      	strb	r2, [r3, #1]
	mRxBuff[2] = 0;
 8001000:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <ClearRxBuffer+0x40>)
 8001002:	2200      	movs	r2, #0
 8001004:	709a      	strb	r2, [r3, #2]
	mRxBuff[3] = 0;
 8001006:	4b0a      	ldr	r3, [pc, #40]	; (8001030 <ClearRxBuffer+0x40>)
 8001008:	2200      	movs	r2, #0
 800100a:	70da      	strb	r2, [r3, #3]
	mRxBuff[4] = 0;
 800100c:	4b08      	ldr	r3, [pc, #32]	; (8001030 <ClearRxBuffer+0x40>)
 800100e:	2200      	movs	r2, #0
 8001010:	711a      	strb	r2, [r3, #4]
	mRxBuff[5] = 0;
 8001012:	4b07      	ldr	r3, [pc, #28]	; (8001030 <ClearRxBuffer+0x40>)
 8001014:	2200      	movs	r2, #0
 8001016:	715a      	strb	r2, [r3, #5]
	mRxBuff[6] = 0;
 8001018:	4b05      	ldr	r3, [pc, #20]	; (8001030 <ClearRxBuffer+0x40>)
 800101a:	2200      	movs	r2, #0
 800101c:	719a      	strb	r2, [r3, #6]
	mRxBuff[7] = 0;
 800101e:	4b04      	ldr	r3, [pc, #16]	; (8001030 <ClearRxBuffer+0x40>)
 8001020:	2200      	movs	r2, #0
 8001022:	71da      	strb	r2, [r3, #7]
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	2000062c 	.word	0x2000062c

08001034 <OW_ReadSensor>:

eOwResult OW_ReadSensor(uint8_t busId, uint8_t* address, int16_t* result)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
 8001040:	73fb      	strb	r3, [r7, #15]
	eOwResult res = etr_OK;
 8001042:	2300      	movs	r3, #0
 8001044:	75fb      	strb	r3, [r7, #23]

	if (mBus[busId].Port == NULL)
 8001046:	7bfa      	ldrb	r2, [r7, #15]
 8001048:	493a      	ldr	r1, [pc, #232]	; (8001134 <OW_ReadSensor+0x100>)
 800104a:	4613      	mov	r3, r2
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	4413      	add	r3, r2
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	440b      	add	r3, r1
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d102      	bne.n	8001060 <OW_ReadSensor+0x2c>
	{
		res = etr_UnknownBus;
 800105a:	2302      	movs	r3, #2
 800105c:	75fb      	strb	r3, [r7, #23]
 800105e:	e060      	b.n	8001122 <OW_ReadSensor+0xee>
	}
	else if (mBusy)
 8001060:	4b35      	ldr	r3, [pc, #212]	; (8001138 <OW_ReadSensor+0x104>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d002      	beq.n	800106e <OW_ReadSensor+0x3a>
	{
		res = etr_Busy;
 8001068:	2301      	movs	r3, #1
 800106a:	75fb      	strb	r3, [r7, #23]
 800106c:	e059      	b.n	8001122 <OW_ReadSensor+0xee>
	}
	else // all OK
	{
		ActivateBus(busId);  // asign active bus
 800106e:	7bfb      	ldrb	r3, [r7, #15]
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff fef1 	bl	8000e58 <ActivateBus>
		ClearRxBuffer();
 8001076:	f7ff ffbb 	bl	8000ff0 <ClearRxBuffer>
		// initialize transfer parameters
		mResultPtr = result;
 800107a:	4a30      	ldr	r2, [pc, #192]	; (800113c <OW_ReadSensor+0x108>)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6013      	str	r3, [r2, #0]
		mTxBuff[0] = CMD_MATCH_ROM;
 8001080:	4b2f      	ldr	r3, [pc, #188]	; (8001140 <OW_ReadSensor+0x10c>)
 8001082:	2255      	movs	r2, #85	; 0x55
 8001084:	701a      	strb	r2, [r3, #0]
		mTxBuff[1] = address[0];
 8001086:	68bb      	ldr	r3, [r7, #8]
 8001088:	781a      	ldrb	r2, [r3, #0]
 800108a:	4b2d      	ldr	r3, [pc, #180]	; (8001140 <OW_ReadSensor+0x10c>)
 800108c:	705a      	strb	r2, [r3, #1]
		mTxBuff[2] = address[1];
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	785a      	ldrb	r2, [r3, #1]
 8001092:	4b2b      	ldr	r3, [pc, #172]	; (8001140 <OW_ReadSensor+0x10c>)
 8001094:	709a      	strb	r2, [r3, #2]
		mTxBuff[3] = address[2];
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	789a      	ldrb	r2, [r3, #2]
 800109a:	4b29      	ldr	r3, [pc, #164]	; (8001140 <OW_ReadSensor+0x10c>)
 800109c:	70da      	strb	r2, [r3, #3]
		mTxBuff[4] = address[3];
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	78da      	ldrb	r2, [r3, #3]
 80010a2:	4b27      	ldr	r3, [pc, #156]	; (8001140 <OW_ReadSensor+0x10c>)
 80010a4:	711a      	strb	r2, [r3, #4]
		mTxBuff[5] = address[4];
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	791a      	ldrb	r2, [r3, #4]
 80010aa:	4b25      	ldr	r3, [pc, #148]	; (8001140 <OW_ReadSensor+0x10c>)
 80010ac:	715a      	strb	r2, [r3, #5]
		mTxBuff[6] = address[5];
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	795a      	ldrb	r2, [r3, #5]
 80010b2:	4b23      	ldr	r3, [pc, #140]	; (8001140 <OW_ReadSensor+0x10c>)
 80010b4:	719a      	strb	r2, [r3, #6]
		mTxBuff[7] = address[6];
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	799a      	ldrb	r2, [r3, #6]
 80010ba:	4b21      	ldr	r3, [pc, #132]	; (8001140 <OW_ReadSensor+0x10c>)
 80010bc:	71da      	strb	r2, [r3, #7]
		mTxBuff[8] = address[7];
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	79da      	ldrb	r2, [r3, #7]
 80010c2:	4b1f      	ldr	r3, [pc, #124]	; (8001140 <OW_ReadSensor+0x10c>)
 80010c4:	721a      	strb	r2, [r3, #8]
		mTxBuff[9] = CMD_READ_SCRATCHPAD;
 80010c6:	4b1e      	ldr	r3, [pc, #120]	; (8001140 <OW_ReadSensor+0x10c>)
 80010c8:	22be      	movs	r2, #190	; 0xbe
 80010ca:	725a      	strb	r2, [r3, #9]


		mTrStage = ets_Reset;
 80010cc:	4b1d      	ldr	r3, [pc, #116]	; (8001144 <OW_ReadSensor+0x110>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
		mResetStage = ers_ResetPulse;
 80010d2:	4b1d      	ldr	r3, [pc, #116]	; (8001148 <OW_ReadSensor+0x114>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
		mBitStage = ebs_Init;
 80010d8:	4b1c      	ldr	r3, [pc, #112]	; (800114c <OW_ReadSensor+0x118>)
 80010da:	2200      	movs	r2, #0
 80010dc:	701a      	strb	r2, [r3, #0]
		mPresencePulse = 0;
 80010de:	4b1c      	ldr	r3, [pc, #112]	; (8001150 <OW_ReadSensor+0x11c>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	701a      	strb	r2, [r3, #0]
		mBytesToWrite = 10;
 80010e4:	4b1b      	ldr	r3, [pc, #108]	; (8001154 <OW_ReadSensor+0x120>)
 80010e6:	220a      	movs	r2, #10
 80010e8:	701a      	strb	r2, [r3, #0]
		mBytesToRead = 2;
 80010ea:	4b1b      	ldr	r3, [pc, #108]	; (8001158 <OW_ReadSensor+0x124>)
 80010ec:	2202      	movs	r2, #2
 80010ee:	701a      	strb	r2, [r3, #0]
		mCurrBit = 0;
 80010f0:	4b1a      	ldr	r3, [pc, #104]	; (800115c <OW_ReadSensor+0x128>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	701a      	strb	r2, [r3, #0]
		mCurrByte = 0;
 80010f6:	4b1a      	ldr	r3, [pc, #104]	; (8001160 <OW_ReadSensor+0x12c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]
		mCurrentTranfer = ett_ReadTemp;
 80010fc:	4b19      	ldr	r3, [pc, #100]	; (8001164 <OW_ReadSensor+0x130>)
 80010fe:	2201      	movs	r2, #1
 8001100:	701a      	strb	r2, [r3, #0]

		mBusy = 1;
 8001102:	4b0d      	ldr	r3, [pc, #52]	; (8001138 <OW_ReadSensor+0x104>)
 8001104:	2201      	movs	r2, #1
 8001106:	701a      	strb	r2, [r3, #0]
		OW_TIM->ARR = mTimReset[ers_ResetPulse];  // first timed period
 8001108:	4b17      	ldr	r3, [pc, #92]	; (8001168 <OW_ReadSensor+0x134>)
 800110a:	881a      	ldrh	r2, [r3, #0]
 800110c:	4b17      	ldr	r3, [pc, #92]	; (800116c <OW_ReadSensor+0x138>)
 800110e:	62da      	str	r2, [r3, #44]	; 0x2c
		OW_TIM->CR1 |= TIM_CR1_CEN;
 8001110:	4b16      	ldr	r3, [pc, #88]	; (800116c <OW_ReadSensor+0x138>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a15      	ldr	r2, [pc, #84]	; (800116c <OW_ReadSensor+0x138>)
 8001116:	f043 0301 	orr.w	r3, r3, #1
 800111a:	6013      	str	r3, [r2, #0]
		OW_TIM->EGR = 1;
 800111c:	4b13      	ldr	r3, [pc, #76]	; (800116c <OW_ReadSensor+0x138>)
 800111e:	2201      	movs	r2, #1
 8001120:	615a      	str	r2, [r3, #20]
	}
	mLastTransferResult = res;
 8001122:	4a13      	ldr	r2, [pc, #76]	; (8001170 <OW_ReadSensor+0x13c>)
 8001124:	7dfb      	ldrb	r3, [r7, #23]
 8001126:	7013      	strb	r3, [r2, #0]
	return res;
 8001128:	7dfb      	ldrb	r3, [r7, #23]
}
 800112a:	4618      	mov	r0, r3
 800112c:	3718      	adds	r7, #24
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000640 	.word	0x20000640
 8001138:	2000063c 	.word	0x2000063c
 800113c:	20000638 	.word	0x20000638
 8001140:	20000620 	.word	0x20000620
 8001144:	20000602 	.word	0x20000602
 8001148:	20000600 	.word	0x20000600
 800114c:	20000601 	.word	0x20000601
 8001150:	20000604 	.word	0x20000604
 8001154:	200005fc 	.word	0x200005fc
 8001158:	200005fd 	.word	0x200005fd
 800115c:	200005fe 	.word	0x200005fe
 8001160:	200005ff 	.word	0x200005ff
 8001164:	20000603 	.word	0x20000603
 8001168:	20000608 	.word	0x20000608
 800116c:	40001000 	.word	0x40001000
 8001170:	20000605 	.word	0x20000605

08001174 <OW_ConvertAll>:
	OW_ReadSensor(busId, mROM, &mTemp);
}


eOwResult OW_ConvertAll(uint8_t busId)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	71fb      	strb	r3, [r7, #7]
	eOwResult res = etr_OK;
 800117e:	2300      	movs	r3, #0
 8001180:	73fb      	strb	r3, [r7, #15]

	if (mBus[busId].Port == NULL)
 8001182:	79fa      	ldrb	r2, [r7, #7]
 8001184:	4928      	ldr	r1, [pc, #160]	; (8001228 <OW_ConvertAll+0xb4>)
 8001186:	4613      	mov	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	4413      	add	r3, r2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	440b      	add	r3, r1
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d102      	bne.n	800119c <OW_ConvertAll+0x28>
	{
		res = etr_UnknownBus;
 8001196:	2302      	movs	r3, #2
 8001198:	73fb      	strb	r3, [r7, #15]
 800119a:	e03d      	b.n	8001218 <OW_ConvertAll+0xa4>
	}
	else if (mBusy)
 800119c:	4b23      	ldr	r3, [pc, #140]	; (800122c <OW_ConvertAll+0xb8>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d002      	beq.n	80011aa <OW_ConvertAll+0x36>
	{
		res = etr_Busy;
 80011a4:	2301      	movs	r3, #1
 80011a6:	73fb      	strb	r3, [r7, #15]
 80011a8:	e036      	b.n	8001218 <OW_ConvertAll+0xa4>
	}
	else // all OK
	{
		ActivateBus(busId);  // asign active bus
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fe53 	bl	8000e58 <ActivateBus>
		ClearRxBuffer();
 80011b2:	f7ff ff1d 	bl	8000ff0 <ClearRxBuffer>
		// initialize transfer parameters
		mTxBuff[0] = CMD_SKIP_ROM;
 80011b6:	4b1e      	ldr	r3, [pc, #120]	; (8001230 <OW_ConvertAll+0xbc>)
 80011b8:	22cc      	movs	r2, #204	; 0xcc
 80011ba:	701a      	strb	r2, [r3, #0]
		mTxBuff[1] = CMD_CONVERT;
 80011bc:	4b1c      	ldr	r3, [pc, #112]	; (8001230 <OW_ConvertAll+0xbc>)
 80011be:	2244      	movs	r2, #68	; 0x44
 80011c0:	705a      	strb	r2, [r3, #1]

		mTrStage = ets_Reset;
 80011c2:	4b1c      	ldr	r3, [pc, #112]	; (8001234 <OW_ConvertAll+0xc0>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	701a      	strb	r2, [r3, #0]
		mResetStage = ers_ResetPulse;
 80011c8:	4b1b      	ldr	r3, [pc, #108]	; (8001238 <OW_ConvertAll+0xc4>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	701a      	strb	r2, [r3, #0]
		mBitStage = ebs_Init;
 80011ce:	4b1b      	ldr	r3, [pc, #108]	; (800123c <OW_ConvertAll+0xc8>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]
		mPresencePulse = 0;
 80011d4:	4b1a      	ldr	r3, [pc, #104]	; (8001240 <OW_ConvertAll+0xcc>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	701a      	strb	r2, [r3, #0]
		mBytesToWrite = 2;
 80011da:	4b1a      	ldr	r3, [pc, #104]	; (8001244 <OW_ConvertAll+0xd0>)
 80011dc:	2202      	movs	r2, #2
 80011de:	701a      	strb	r2, [r3, #0]
		mBytesToRead = 0;
 80011e0:	4b19      	ldr	r3, [pc, #100]	; (8001248 <OW_ConvertAll+0xd4>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]
		mCurrBit = 0;
 80011e6:	4b19      	ldr	r3, [pc, #100]	; (800124c <OW_ConvertAll+0xd8>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	701a      	strb	r2, [r3, #0]
		mCurrByte = 0;
 80011ec:	4b18      	ldr	r3, [pc, #96]	; (8001250 <OW_ConvertAll+0xdc>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	701a      	strb	r2, [r3, #0]
		mCurrentTranfer = ett_Convert;
 80011f2:	4b18      	ldr	r3, [pc, #96]	; (8001254 <OW_ConvertAll+0xe0>)
 80011f4:	2202      	movs	r2, #2
 80011f6:	701a      	strb	r2, [r3, #0]

		mBusy = 1;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <OW_ConvertAll+0xb8>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	701a      	strb	r2, [r3, #0]
		OW_TIM->ARR = mTimReset[ers_ResetPulse];  // first timed period
 80011fe:	4b16      	ldr	r3, [pc, #88]	; (8001258 <OW_ConvertAll+0xe4>)
 8001200:	881a      	ldrh	r2, [r3, #0]
 8001202:	4b16      	ldr	r3, [pc, #88]	; (800125c <OW_ConvertAll+0xe8>)
 8001204:	62da      	str	r2, [r3, #44]	; 0x2c
		OW_TIM->CR1 |= TIM_CR1_CEN;
 8001206:	4b15      	ldr	r3, [pc, #84]	; (800125c <OW_ConvertAll+0xe8>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a14      	ldr	r2, [pc, #80]	; (800125c <OW_ConvertAll+0xe8>)
 800120c:	f043 0301 	orr.w	r3, r3, #1
 8001210:	6013      	str	r3, [r2, #0]
		OW_TIM->EGR = 1;
 8001212:	4b12      	ldr	r3, [pc, #72]	; (800125c <OW_ConvertAll+0xe8>)
 8001214:	2201      	movs	r2, #1
 8001216:	615a      	str	r2, [r3, #20]
	}
	mLastTransferResult = res;
 8001218:	4a11      	ldr	r2, [pc, #68]	; (8001260 <OW_ConvertAll+0xec>)
 800121a:	7bfb      	ldrb	r3, [r7, #15]
 800121c:	7013      	strb	r3, [r2, #0]
	return res;
 800121e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001220:	4618      	mov	r0, r3
 8001222:	3710      	adds	r7, #16
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20000640 	.word	0x20000640
 800122c:	2000063c 	.word	0x2000063c
 8001230:	20000620 	.word	0x20000620
 8001234:	20000602 	.word	0x20000602
 8001238:	20000600 	.word	0x20000600
 800123c:	20000601 	.word	0x20000601
 8001240:	20000604 	.word	0x20000604
 8001244:	200005fc 	.word	0x200005fc
 8001248:	200005fd 	.word	0x200005fd
 800124c:	200005fe 	.word	0x200005fe
 8001250:	200005ff 	.word	0x200005ff
 8001254:	20000603 	.word	0x20000603
 8001258:	20000608 	.word	0x20000608
 800125c:	40001000 	.word	0x40001000
 8001260:	20000605 	.word	0x20000605

08001264 <TransferComplete>:
}


// private fcn called from last IRQ of OW transfer
void TransferComplete()
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
	uint16_t rawbits;
	int16_t rawvalue;

	if (mPresencePulse == 0)
 800126a:	4b24      	ldr	r3, [pc, #144]	; (80012fc <TransferComplete+0x98>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d102      	bne.n	8001278 <TransferComplete+0x14>
	{
		mLastTransferResult = etr_NotPresent;
 8001272:	4b23      	ldr	r3, [pc, #140]	; (8001300 <TransferComplete+0x9c>)
 8001274:	2203      	movs	r2, #3
 8001276:	701a      	strb	r2, [r3, #0]
	}
	switch (mCurrentTranfer)
 8001278:	4b22      	ldr	r3, [pc, #136]	; (8001304 <TransferComplete+0xa0>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	2b02      	cmp	r3, #2
 800127e:	d030      	beq.n	80012e2 <TransferComplete+0x7e>
 8001280:	2b02      	cmp	r3, #2
 8001282:	dc31      	bgt.n	80012e8 <TransferComplete+0x84>
 8001284:	2b00      	cmp	r3, #0
 8001286:	d002      	beq.n	800128e <TransferComplete+0x2a>
 8001288:	2b01      	cmp	r3, #1
 800128a:	d007      	beq.n	800129c <TransferComplete+0x38>
 800128c:	e02c      	b.n	80012e8 <TransferComplete+0x84>
	{
		case ett_ReadRom:
			memcpy(mROM, mRxBuff, 8);
 800128e:	4b1e      	ldr	r3, [pc, #120]	; (8001308 <TransferComplete+0xa4>)
 8001290:	4a1e      	ldr	r2, [pc, #120]	; (800130c <TransferComplete+0xa8>)
 8001292:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001296:	e883 0003 	stmia.w	r3, {r0, r1}
			break;
 800129a:	e025      	b.n	80012e8 <TransferComplete+0x84>
		case ett_Convert:
			// nothing
			break;
		case ett_ReadTemp:
			if (mResultPtr != NULL)
 800129c:	4b1c      	ldr	r3, [pc, #112]	; (8001310 <TransferComplete+0xac>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d020      	beq.n	80012e6 <TransferComplete+0x82>
			{
				rawbits = (uint16_t)mRxBuff[0]  |   ((uint16_t)mRxBuff[1]) << 8;
 80012a4:	4b19      	ldr	r3, [pc, #100]	; (800130c <TransferComplete+0xa8>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	b21a      	sxth	r2, r3
 80012aa:	4b18      	ldr	r3, [pc, #96]	; (800130c <TransferComplete+0xa8>)
 80012ac:	785b      	ldrb	r3, [r3, #1]
 80012ae:	021b      	lsls	r3, r3, #8
 80012b0:	b21b      	sxth	r3, r3
 80012b2:	4313      	orrs	r3, r2
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	80fb      	strh	r3, [r7, #6]
				rawvalue = (int16_t)rawbits;
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	80bb      	strh	r3, [r7, #4]
				*mResultPtr = (rawvalue * 10) / 16;
 80012bc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80012c0:	4613      	mov	r3, r2
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	4413      	add	r3, r2
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	da00      	bge.n	80012ce <TransferComplete+0x6a>
 80012cc:	330f      	adds	r3, #15
 80012ce:	111b      	asrs	r3, r3, #4
 80012d0:	461a      	mov	r2, r3
 80012d2:	4b0f      	ldr	r3, [pc, #60]	; (8001310 <TransferComplete+0xac>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	b212      	sxth	r2, r2
 80012d8:	801a      	strh	r2, [r3, #0]
				//*mResultPtr = (int16_t)((double)(((uint16_t)mRxBuff[0] | ((uint16_t)mRxBuff[1]) << 8)) / 1.6);

				mResultPtr = NULL; // clear the pointer to prevent overwrite in next cycle.
 80012da:	4b0d      	ldr	r3, [pc, #52]	; (8001310 <TransferComplete+0xac>)
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
			}
			break;
 80012e0:	e001      	b.n	80012e6 <TransferComplete+0x82>
			break;
 80012e2:	bf00      	nop
 80012e4:	e000      	b.n	80012e8 <TransferComplete+0x84>
			break;
 80012e6:	bf00      	nop
	}
	mBusy = 0;
 80012e8:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <TransferComplete+0xb0>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
}
 80012ee:	bf00      	nop
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	20000604 	.word	0x20000604
 8001300:	20000605 	.word	0x20000605
 8001304:	20000603 	.word	0x20000603
 8001308:	20000670 	.word	0x20000670
 800130c:	2000062c 	.word	0x2000062c
 8001310:	20000638 	.word	0x20000638
 8001314:	2000063c 	.word	0x2000063c

08001318 <OW_IRQHandler>:
	return mROM;
}


void OW_IRQHandler(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
	OW_TIM->SR = 0;  // Clear the UIF flag
 800131c:	4b8d      	ldr	r3, [pc, #564]	; (8001554 <OW_IRQHandler+0x23c>)
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]

	if (mTrStage == ets_Write)
 8001322:	4b8d      	ldr	r3, [pc, #564]	; (8001558 <OW_IRQHandler+0x240>)
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	2b01      	cmp	r3, #1
 8001328:	f040 8086 	bne.w	8001438 <OW_IRQHandler+0x120>
	{
		switch (mBitStage)
 800132c:	4b8b      	ldr	r3, [pc, #556]	; (800155c <OW_IRQHandler+0x244>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b02      	cmp	r3, #2
 8001332:	d026      	beq.n	8001382 <OW_IRQHandler+0x6a>
 8001334:	2b02      	cmp	r3, #2
 8001336:	dc2a      	bgt.n	800138e <OW_IRQHandler+0x76>
 8001338:	2b00      	cmp	r3, #0
 800133a:	d002      	beq.n	8001342 <OW_IRQHandler+0x2a>
 800133c:	2b01      	cmp	r3, #1
 800133e:	d006      	beq.n	800134e <OW_IRQHandler+0x36>
 8001340:	e025      	b.n	800138e <OW_IRQHandler+0x76>
		{
			case ebs_Init:
				// write 0 to GPIO
				mOwPort->BSRR = mOwClearMask;
 8001342:	4b87      	ldr	r3, [pc, #540]	; (8001560 <OW_IRQHandler+0x248>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a87      	ldr	r2, [pc, #540]	; (8001564 <OW_IRQHandler+0x24c>)
 8001348:	6812      	ldr	r2, [r2, #0]
 800134a:	619a      	str	r2, [r3, #24]
				break;
 800134c:	e01f      	b.n	800138e <OW_IRQHandler+0x76>
			case ebs_WriteSample:
				// write the bit  value to the GPIO
				if (mTxBuff[mCurrByte] & (1 << mCurrBit))
 800134e:	4b86      	ldr	r3, [pc, #536]	; (8001568 <OW_IRQHandler+0x250>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	461a      	mov	r2, r3
 8001354:	4b85      	ldr	r3, [pc, #532]	; (800156c <OW_IRQHandler+0x254>)
 8001356:	5c9b      	ldrb	r3, [r3, r2]
 8001358:	461a      	mov	r2, r3
 800135a:	4b85      	ldr	r3, [pc, #532]	; (8001570 <OW_IRQHandler+0x258>)
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	fa42 f303 	asr.w	r3, r2, r3
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	2b00      	cmp	r3, #0
 8001368:	d005      	beq.n	8001376 <OW_IRQHandler+0x5e>
				{  // write 1
					mOwPort->BSRR = mOwSetMask;
 800136a:	4b7d      	ldr	r3, [pc, #500]	; (8001560 <OW_IRQHandler+0x248>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a81      	ldr	r2, [pc, #516]	; (8001574 <OW_IRQHandler+0x25c>)
 8001370:	6812      	ldr	r2, [r2, #0]
 8001372:	619a      	str	r2, [r3, #24]
				else
				{
					//write 0;
					mOwPort->BSRR = mOwClearMask;
				}
				break;
 8001374:	e00b      	b.n	800138e <OW_IRQHandler+0x76>
					mOwPort->BSRR = mOwClearMask;
 8001376:	4b7a      	ldr	r3, [pc, #488]	; (8001560 <OW_IRQHandler+0x248>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a7a      	ldr	r2, [pc, #488]	; (8001564 <OW_IRQHandler+0x24c>)
 800137c:	6812      	ldr	r2, [r2, #0]
 800137e:	619a      	str	r2, [r3, #24]
				break;
 8001380:	e005      	b.n	800138e <OW_IRQHandler+0x76>
			case ebs_Rest:
				// write 1 to GPIO
				mOwPort->BSRR = mOwSetMask;
 8001382:	4b77      	ldr	r3, [pc, #476]	; (8001560 <OW_IRQHandler+0x248>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a7b      	ldr	r2, [pc, #492]	; (8001574 <OW_IRQHandler+0x25c>)
 8001388:	6812      	ldr	r2, [r2, #0]
 800138a:	619a      	str	r2, [r3, #24]
				// increment CurrBit
				break;
 800138c:	bf00      	nop
		}

		mBitStage++;
 800138e:	4b73      	ldr	r3, [pc, #460]	; (800155c <OW_IRQHandler+0x244>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	3301      	adds	r3, #1
 8001394:	b2da      	uxtb	r2, r3
 8001396:	4b71      	ldr	r3, [pc, #452]	; (800155c <OW_IRQHandler+0x244>)
 8001398:	701a      	strb	r2, [r3, #0]
		if (mBitStage <=2)
 800139a:	4b70      	ldr	r3, [pc, #448]	; (800155c <OW_IRQHandler+0x244>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d808      	bhi.n	80013b4 <OW_IRQHandler+0x9c>
		{
			OW_TIM->ARR = mTimWriteBit[mBitStage];   // prepare ARR for next bit stage
 80013a2:	4b6e      	ldr	r3, [pc, #440]	; (800155c <OW_IRQHandler+0x244>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	461a      	mov	r2, r3
 80013a8:	4b73      	ldr	r3, [pc, #460]	; (8001578 <OW_IRQHandler+0x260>)
 80013aa:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80013ae:	4b69      	ldr	r3, [pc, #420]	; (8001554 <OW_IRQHandler+0x23c>)
 80013b0:	62da      	str	r2, [r3, #44]	; 0x2c
				mBusy = 0;
			}
		}
	}

}
 80013b2:	e14a      	b.n	800164a <OW_IRQHandler+0x332>
			mBitStage = 0;
 80013b4:	4b69      	ldr	r3, [pc, #420]	; (800155c <OW_IRQHandler+0x244>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	701a      	strb	r2, [r3, #0]
			OW_TIM->ARR = mTimWriteBit[mBitStage];   // prepare ARR for first stage of next write bit
 80013ba:	4b68      	ldr	r3, [pc, #416]	; (800155c <OW_IRQHandler+0x244>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	461a      	mov	r2, r3
 80013c0:	4b6d      	ldr	r3, [pc, #436]	; (8001578 <OW_IRQHandler+0x260>)
 80013c2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80013c6:	4b63      	ldr	r3, [pc, #396]	; (8001554 <OW_IRQHandler+0x23c>)
 80013c8:	62da      	str	r2, [r3, #44]	; 0x2c
			mCurrBit++;
 80013ca:	4b69      	ldr	r3, [pc, #420]	; (8001570 <OW_IRQHandler+0x258>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	3301      	adds	r3, #1
 80013d0:	b2da      	uxtb	r2, r3
 80013d2:	4b67      	ldr	r3, [pc, #412]	; (8001570 <OW_IRQHandler+0x258>)
 80013d4:	701a      	strb	r2, [r3, #0]
			if (mCurrBit > 7)
 80013d6:	4b66      	ldr	r3, [pc, #408]	; (8001570 <OW_IRQHandler+0x258>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	2b07      	cmp	r3, #7
 80013dc:	f240 8135 	bls.w	800164a <OW_IRQHandler+0x332>
				mCurrBit = 0;
 80013e0:	4b63      	ldr	r3, [pc, #396]	; (8001570 <OW_IRQHandler+0x258>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	701a      	strb	r2, [r3, #0]
				mCurrByte++;
 80013e6:	4b60      	ldr	r3, [pc, #384]	; (8001568 <OW_IRQHandler+0x250>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	3301      	adds	r3, #1
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	4b5e      	ldr	r3, [pc, #376]	; (8001568 <OW_IRQHandler+0x250>)
 80013f0:	701a      	strb	r2, [r3, #0]
				if (mCurrByte >= mBytesToWrite)  // all bytes written
 80013f2:	4b5d      	ldr	r3, [pc, #372]	; (8001568 <OW_IRQHandler+0x250>)
 80013f4:	781a      	ldrb	r2, [r3, #0]
 80013f6:	4b61      	ldr	r3, [pc, #388]	; (800157c <OW_IRQHandler+0x264>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	429a      	cmp	r2, r3
 80013fc:	f0c0 8125 	bcc.w	800164a <OW_IRQHandler+0x332>
					mCurrByte = 0;
 8001400:	4b59      	ldr	r3, [pc, #356]	; (8001568 <OW_IRQHandler+0x250>)
 8001402:	2200      	movs	r2, #0
 8001404:	701a      	strb	r2, [r3, #0]
					if (mBytesToRead > 0)
 8001406:	4b5e      	ldr	r3, [pc, #376]	; (8001580 <OW_IRQHandler+0x268>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d00b      	beq.n	8001426 <OW_IRQHandler+0x10e>
						mTrStage = ets_Read;   // switch to reading stage
 800140e:	4b52      	ldr	r3, [pc, #328]	; (8001558 <OW_IRQHandler+0x240>)
 8001410:	2202      	movs	r2, #2
 8001412:	701a      	strb	r2, [r3, #0]
						OW_TIM->ARR = mTimReadBit[mBitStage];   // prepare ARR for first stage of first read bit
 8001414:	4b51      	ldr	r3, [pc, #324]	; (800155c <OW_IRQHandler+0x244>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	461a      	mov	r2, r3
 800141a:	4b5a      	ldr	r3, [pc, #360]	; (8001584 <OW_IRQHandler+0x26c>)
 800141c:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001420:	4b4c      	ldr	r3, [pc, #304]	; (8001554 <OW_IRQHandler+0x23c>)
 8001422:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001424:	e111      	b.n	800164a <OW_IRQHandler+0x332>
						OW_TIM->CR1 &= ~TIM_CR1_CEN;
 8001426:	4b4b      	ldr	r3, [pc, #300]	; (8001554 <OW_IRQHandler+0x23c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a4a      	ldr	r2, [pc, #296]	; (8001554 <OW_IRQHandler+0x23c>)
 800142c:	f023 0301 	bic.w	r3, r3, #1
 8001430:	6013      	str	r3, [r2, #0]
						TransferComplete();
 8001432:	f7ff ff17 	bl	8001264 <TransferComplete>
}
 8001436:	e108      	b.n	800164a <OW_IRQHandler+0x332>
	else if (mTrStage == ets_Read)
 8001438:	4b47      	ldr	r3, [pc, #284]	; (8001558 <OW_IRQHandler+0x240>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b02      	cmp	r3, #2
 800143e:	f040 80a7 	bne.w	8001590 <OW_IRQHandler+0x278>
		switch (mBitStage)
 8001442:	4b46      	ldr	r3, [pc, #280]	; (800155c <OW_IRQHandler+0x244>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	2b02      	cmp	r3, #2
 8001448:	d012      	beq.n	8001470 <OW_IRQHandler+0x158>
 800144a:	2b02      	cmp	r3, #2
 800144c:	dc44      	bgt.n	80014d8 <OW_IRQHandler+0x1c0>
 800144e:	2b00      	cmp	r3, #0
 8001450:	d002      	beq.n	8001458 <OW_IRQHandler+0x140>
 8001452:	2b01      	cmp	r3, #1
 8001454:	d006      	beq.n	8001464 <OW_IRQHandler+0x14c>
 8001456:	e03f      	b.n	80014d8 <OW_IRQHandler+0x1c0>
					mOwPort->BSRR = mOwClearMask;
 8001458:	4b41      	ldr	r3, [pc, #260]	; (8001560 <OW_IRQHandler+0x248>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a41      	ldr	r2, [pc, #260]	; (8001564 <OW_IRQHandler+0x24c>)
 800145e:	6812      	ldr	r2, [r2, #0]
 8001460:	619a      	str	r2, [r3, #24]
					break;
 8001462:	e039      	b.n	80014d8 <OW_IRQHandler+0x1c0>
					mOwPort->BSRR = mOwSetMask;
 8001464:	4b3e      	ldr	r3, [pc, #248]	; (8001560 <OW_IRQHandler+0x248>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a42      	ldr	r2, [pc, #264]	; (8001574 <OW_IRQHandler+0x25c>)
 800146a:	6812      	ldr	r2, [r2, #0]
 800146c:	619a      	str	r2, [r3, #24]
					break;
 800146e:	e033      	b.n	80014d8 <OW_IRQHandler+0x1c0>
					if (mOwPort->IDR & mOwSetMask)
 8001470:	4b3b      	ldr	r3, [pc, #236]	; (8001560 <OW_IRQHandler+0x248>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	691a      	ldr	r2, [r3, #16]
 8001476:	4b3f      	ldr	r3, [pc, #252]	; (8001574 <OW_IRQHandler+0x25c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4013      	ands	r3, r2
 800147c:	2b00      	cmp	r3, #0
 800147e:	d014      	beq.n	80014aa <OW_IRQHandler+0x192>
						mRxBuff[mCurrByte] |= (1 << mCurrBit);
 8001480:	4b39      	ldr	r3, [pc, #228]	; (8001568 <OW_IRQHandler+0x250>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	461a      	mov	r2, r3
 8001486:	4b40      	ldr	r3, [pc, #256]	; (8001588 <OW_IRQHandler+0x270>)
 8001488:	5c9b      	ldrb	r3, [r3, r2]
 800148a:	b25a      	sxtb	r2, r3
 800148c:	4b38      	ldr	r3, [pc, #224]	; (8001570 <OW_IRQHandler+0x258>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4619      	mov	r1, r3
 8001492:	2301      	movs	r3, #1
 8001494:	408b      	lsls	r3, r1
 8001496:	b25b      	sxtb	r3, r3
 8001498:	4313      	orrs	r3, r2
 800149a:	b259      	sxtb	r1, r3
 800149c:	4b32      	ldr	r3, [pc, #200]	; (8001568 <OW_IRQHandler+0x250>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	461a      	mov	r2, r3
 80014a2:	b2c9      	uxtb	r1, r1
 80014a4:	4b38      	ldr	r3, [pc, #224]	; (8001588 <OW_IRQHandler+0x270>)
 80014a6:	5499      	strb	r1, [r3, r2]
					break;
 80014a8:	e015      	b.n	80014d6 <OW_IRQHandler+0x1be>
						mRxBuff[mCurrByte] &= ~(1 << mCurrBit);
 80014aa:	4b2f      	ldr	r3, [pc, #188]	; (8001568 <OW_IRQHandler+0x250>)
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	461a      	mov	r2, r3
 80014b0:	4b35      	ldr	r3, [pc, #212]	; (8001588 <OW_IRQHandler+0x270>)
 80014b2:	5c9b      	ldrb	r3, [r3, r2]
 80014b4:	b25a      	sxtb	r2, r3
 80014b6:	4b2e      	ldr	r3, [pc, #184]	; (8001570 <OW_IRQHandler+0x258>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	4619      	mov	r1, r3
 80014bc:	2301      	movs	r3, #1
 80014be:	408b      	lsls	r3, r1
 80014c0:	b25b      	sxtb	r3, r3
 80014c2:	43db      	mvns	r3, r3
 80014c4:	b25b      	sxtb	r3, r3
 80014c6:	4013      	ands	r3, r2
 80014c8:	b259      	sxtb	r1, r3
 80014ca:	4b27      	ldr	r3, [pc, #156]	; (8001568 <OW_IRQHandler+0x250>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	461a      	mov	r2, r3
 80014d0:	b2c9      	uxtb	r1, r1
 80014d2:	4b2d      	ldr	r3, [pc, #180]	; (8001588 <OW_IRQHandler+0x270>)
 80014d4:	5499      	strb	r1, [r3, r2]
					break;
 80014d6:	bf00      	nop
				mBitStage++;
 80014d8:	4b20      	ldr	r3, [pc, #128]	; (800155c <OW_IRQHandler+0x244>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	3301      	adds	r3, #1
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	4b1e      	ldr	r3, [pc, #120]	; (800155c <OW_IRQHandler+0x244>)
 80014e2:	701a      	strb	r2, [r3, #0]
				if (mBitStage > 2)
 80014e4:	4b1d      	ldr	r3, [pc, #116]	; (800155c <OW_IRQHandler+0x244>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d929      	bls.n	8001540 <OW_IRQHandler+0x228>
					mBitStage = 0;
 80014ec:	4b1b      	ldr	r3, [pc, #108]	; (800155c <OW_IRQHandler+0x244>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
					mCurrBit++;
 80014f2:	4b1f      	ldr	r3, [pc, #124]	; (8001570 <OW_IRQHandler+0x258>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	3301      	adds	r3, #1
 80014f8:	b2da      	uxtb	r2, r3
 80014fa:	4b1d      	ldr	r3, [pc, #116]	; (8001570 <OW_IRQHandler+0x258>)
 80014fc:	701a      	strb	r2, [r3, #0]
					if (mCurrBit > 7)
 80014fe:	4b1c      	ldr	r3, [pc, #112]	; (8001570 <OW_IRQHandler+0x258>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	2b07      	cmp	r3, #7
 8001504:	d91c      	bls.n	8001540 <OW_IRQHandler+0x228>
						mCurrBit = 0;
 8001506:	4b1a      	ldr	r3, [pc, #104]	; (8001570 <OW_IRQHandler+0x258>)
 8001508:	2200      	movs	r2, #0
 800150a:	701a      	strb	r2, [r3, #0]
						mCurrByte++;
 800150c:	4b16      	ldr	r3, [pc, #88]	; (8001568 <OW_IRQHandler+0x250>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	3301      	adds	r3, #1
 8001512:	b2da      	uxtb	r2, r3
 8001514:	4b14      	ldr	r3, [pc, #80]	; (8001568 <OW_IRQHandler+0x250>)
 8001516:	701a      	strb	r2, [r3, #0]
						if (mCurrByte >= mBytesToRead)  // all bytes written
 8001518:	4b13      	ldr	r3, [pc, #76]	; (8001568 <OW_IRQHandler+0x250>)
 800151a:	781a      	ldrb	r2, [r3, #0]
 800151c:	4b18      	ldr	r3, [pc, #96]	; (8001580 <OW_IRQHandler+0x268>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	429a      	cmp	r2, r3
 8001522:	d30d      	bcc.n	8001540 <OW_IRQHandler+0x228>
							OW_TIM->CR1 &= ~TIM_CR1_CEN;
 8001524:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <OW_IRQHandler+0x23c>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a0a      	ldr	r2, [pc, #40]	; (8001554 <OW_IRQHandler+0x23c>)
 800152a:	f023 0301 	bic.w	r3, r3, #1
 800152e:	6013      	str	r3, [r2, #0]
							TransferComplete();
 8001530:	f7ff fe98 	bl	8001264 <TransferComplete>
							mCurrByte = 0;
 8001534:	4b0c      	ldr	r3, [pc, #48]	; (8001568 <OW_IRQHandler+0x250>)
 8001536:	2200      	movs	r2, #0
 8001538:	701a      	strb	r2, [r3, #0]
							mBusy  = 0;
 800153a:	4b14      	ldr	r3, [pc, #80]	; (800158c <OW_IRQHandler+0x274>)
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]
				OW_TIM->ARR = mTimReadBit[mBitStage]; // prepare ARR for next period
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <OW_IRQHandler+0x244>)
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	461a      	mov	r2, r3
 8001546:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <OW_IRQHandler+0x26c>)
 8001548:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800154c:	4b01      	ldr	r3, [pc, #4]	; (8001554 <OW_IRQHandler+0x23c>)
 800154e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001550:	e07b      	b.n	800164a <OW_IRQHandler+0x332>
 8001552:	bf00      	nop
 8001554:	40001000 	.word	0x40001000
 8001558:	20000602 	.word	0x20000602
 800155c:	20000601 	.word	0x20000601
 8001560:	20000664 	.word	0x20000664
 8001564:	20000668 	.word	0x20000668
 8001568:	200005ff 	.word	0x200005ff
 800156c:	20000620 	.word	0x20000620
 8001570:	200005fe 	.word	0x200005fe
 8001574:	2000066c 	.word	0x2000066c
 8001578:	20000610 	.word	0x20000610
 800157c:	200005fc 	.word	0x200005fc
 8001580:	200005fd 	.word	0x200005fd
 8001584:	20000618 	.word	0x20000618
 8001588:	2000062c 	.word	0x2000062c
 800158c:	2000063c 	.word	0x2000063c
	else if (mTrStage == ets_Reset)
 8001590:	4b2f      	ldr	r3, [pc, #188]	; (8001650 <OW_IRQHandler+0x338>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d158      	bne.n	800164a <OW_IRQHandler+0x332>
		switch (mResetStage)
 8001598:	4b2e      	ldr	r3, [pc, #184]	; (8001654 <OW_IRQHandler+0x33c>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b02      	cmp	r3, #2
 800159e:	d012      	beq.n	80015c6 <OW_IRQHandler+0x2ae>
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	dc20      	bgt.n	80015e6 <OW_IRQHandler+0x2ce>
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d002      	beq.n	80015ae <OW_IRQHandler+0x296>
 80015a8:	2b01      	cmp	r3, #1
 80015aa:	d006      	beq.n	80015ba <OW_IRQHandler+0x2a2>
 80015ac:	e01b      	b.n	80015e6 <OW_IRQHandler+0x2ce>
				mOwPort->BSRR = mOwClearMask;
 80015ae:	4b2a      	ldr	r3, [pc, #168]	; (8001658 <OW_IRQHandler+0x340>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a2a      	ldr	r2, [pc, #168]	; (800165c <OW_IRQHandler+0x344>)
 80015b4:	6812      	ldr	r2, [r2, #0]
 80015b6:	619a      	str	r2, [r3, #24]
				break;
 80015b8:	e015      	b.n	80015e6 <OW_IRQHandler+0x2ce>
				mOwPort->BSRR = mOwSetMask;
 80015ba:	4b27      	ldr	r3, [pc, #156]	; (8001658 <OW_IRQHandler+0x340>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a28      	ldr	r2, [pc, #160]	; (8001660 <OW_IRQHandler+0x348>)
 80015c0:	6812      	ldr	r2, [r2, #0]
 80015c2:	619a      	str	r2, [r3, #24]
				break;
 80015c4:	e00f      	b.n	80015e6 <OW_IRQHandler+0x2ce>
				if (mOwPort->IDR & mOwSetMask)
 80015c6:	4b24      	ldr	r3, [pc, #144]	; (8001658 <OW_IRQHandler+0x340>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	691a      	ldr	r2, [r3, #16]
 80015cc:	4b24      	ldr	r3, [pc, #144]	; (8001660 <OW_IRQHandler+0x348>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4013      	ands	r3, r2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d003      	beq.n	80015de <OW_IRQHandler+0x2c6>
					mPresencePulse = 0;
 80015d6:	4b23      	ldr	r3, [pc, #140]	; (8001664 <OW_IRQHandler+0x34c>)
 80015d8:	2200      	movs	r2, #0
 80015da:	701a      	strb	r2, [r3, #0]
				break;
 80015dc:	e002      	b.n	80015e4 <OW_IRQHandler+0x2cc>
					mPresencePulse = 1;
 80015de:	4b21      	ldr	r3, [pc, #132]	; (8001664 <OW_IRQHandler+0x34c>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	701a      	strb	r2, [r3, #0]
				break;
 80015e4:	bf00      	nop
		mResetStage++;
 80015e6:	4b1b      	ldr	r3, [pc, #108]	; (8001654 <OW_IRQHandler+0x33c>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	3301      	adds	r3, #1
 80015ec:	b2da      	uxtb	r2, r3
 80015ee:	4b19      	ldr	r3, [pc, #100]	; (8001654 <OW_IRQHandler+0x33c>)
 80015f0:	701a      	strb	r2, [r3, #0]
		if (mResetStage <= 2)   // still in Reset phase
 80015f2:	4b18      	ldr	r3, [pc, #96]	; (8001654 <OW_IRQHandler+0x33c>)
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b02      	cmp	r3, #2
 80015f8:	d808      	bhi.n	800160c <OW_IRQHandler+0x2f4>
			OW_TIM->ARR = mTimReset[mResetStage];  // prepare period for next reset stage
 80015fa:	4b16      	ldr	r3, [pc, #88]	; (8001654 <OW_IRQHandler+0x33c>)
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	461a      	mov	r2, r3
 8001600:	4b19      	ldr	r3, [pc, #100]	; (8001668 <OW_IRQHandler+0x350>)
 8001602:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001606:	4b19      	ldr	r3, [pc, #100]	; (800166c <OW_IRQHandler+0x354>)
 8001608:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800160a:	e01e      	b.n	800164a <OW_IRQHandler+0x332>
			mResetStage = 0;
 800160c:	4b11      	ldr	r3, [pc, #68]	; (8001654 <OW_IRQHandler+0x33c>)
 800160e:	2200      	movs	r2, #0
 8001610:	701a      	strb	r2, [r3, #0]
			mBitStage = 0;   // reset the bit stage for next phase
 8001612:	4b17      	ldr	r3, [pc, #92]	; (8001670 <OW_IRQHandler+0x358>)
 8001614:	2200      	movs	r2, #0
 8001616:	701a      	strb	r2, [r3, #0]
			if (mPresencePulse)  // device detected switch to write phase
 8001618:	4b12      	ldr	r3, [pc, #72]	; (8001664 <OW_IRQHandler+0x34c>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d00b      	beq.n	8001638 <OW_IRQHandler+0x320>
				mTrStage = ets_Write;
 8001620:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <OW_IRQHandler+0x338>)
 8001622:	2201      	movs	r2, #1
 8001624:	701a      	strb	r2, [r3, #0]
				OW_TIM->ARR = mTimWriteBit[mBitStage];  // prepare period for first write bit stage
 8001626:	4b12      	ldr	r3, [pc, #72]	; (8001670 <OW_IRQHandler+0x358>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	461a      	mov	r2, r3
 800162c:	4b11      	ldr	r3, [pc, #68]	; (8001674 <OW_IRQHandler+0x35c>)
 800162e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001632:	4b0e      	ldr	r3, [pc, #56]	; (800166c <OW_IRQHandler+0x354>)
 8001634:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001636:	e008      	b.n	800164a <OW_IRQHandler+0x332>
				OW_TIM->CR1 &= ~TIM_CR1_CEN;
 8001638:	4b0c      	ldr	r3, [pc, #48]	; (800166c <OW_IRQHandler+0x354>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a0b      	ldr	r2, [pc, #44]	; (800166c <OW_IRQHandler+0x354>)
 800163e:	f023 0301 	bic.w	r3, r3, #1
 8001642:	6013      	str	r3, [r2, #0]
				mBusy = 0;
 8001644:	4b0c      	ldr	r3, [pc, #48]	; (8001678 <OW_IRQHandler+0x360>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000602 	.word	0x20000602
 8001654:	20000600 	.word	0x20000600
 8001658:	20000664 	.word	0x20000664
 800165c:	20000668 	.word	0x20000668
 8001660:	2000066c 	.word	0x2000066c
 8001664:	20000604 	.word	0x20000604
 8001668:	20000608 	.word	0x20000608
 800166c:	40001000 	.word	0x40001000
 8001670:	20000601 	.word	0x20000601
 8001674:	20000610 	.word	0x20000610
 8001678:	2000063c 	.word	0x2000063c

0800167c <RTC_GetTime>:

/* USER CODE END 0 */


sDateTime RTC_GetTime()
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b08a      	sub	sp, #40	; 0x28
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  sDateTime dt;
  RTC_DateTypeDef sdatestructureget;
  RTC_TimeTypeDef stimestructureget;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 8001684:	f107 0308 	add.w	r3, r7, #8
 8001688:	2200      	movs	r2, #0
 800168a:	4619      	mov	r1, r3
 800168c:	4816      	ldr	r0, [pc, #88]	; (80016e8 <RTC_GetTime+0x6c>)
 800168e:	f007 f9f7 	bl	8008a80 <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
 8001692:	f107 031c 	add.w	r3, r7, #28
 8001696:	2200      	movs	r2, #0
 8001698:	4619      	mov	r1, r3
 800169a:	4813      	ldr	r0, [pc, #76]	; (80016e8 <RTC_GetTime+0x6c>)
 800169c:	f007 fad2 	bl	8008c44 <HAL_RTC_GetDate>

  dt.Year = 2000 + sdatestructureget.Year;
 80016a0:	7ffb      	ldrb	r3, [r7, #31]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	84fb      	strh	r3, [r7, #38]	; 0x26
  dt.Month = sdatestructureget.Month;
 80016ac:	7f7b      	ldrb	r3, [r7, #29]
 80016ae:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dt.Day = sdatestructureget.Date;
 80016b2:	7fbb      	ldrb	r3, [r7, #30]
 80016b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  dt.Hour = stimestructureget.Hours;
 80016b8:	7a3b      	ldrb	r3, [r7, #8]
 80016ba:	f887 3020 	strb.w	r3, [r7, #32]
  dt.Minute = stimestructureget.Minutes;
 80016be:	7a7b      	ldrb	r3, [r7, #9]
 80016c0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  dt.Second = stimestructureget.Seconds;
 80016c4:	7abb      	ldrb	r3, [r7, #10]
 80016c6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  dt.WeekDay = sdatestructureget.WeekDay;
 80016ca:	7f3b      	ldrb	r3, [r7, #28]
 80016cc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  return dt;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	461a      	mov	r2, r3
 80016d4:	f107 0320 	add.w	r3, r7, #32
 80016d8:	cb03      	ldmia	r3!, {r0, r1}
 80016da:	6010      	str	r0, [r2, #0]
 80016dc:	6051      	str	r1, [r2, #4]
}
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	3728      	adds	r7, #40	; 0x28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	20000e0c 	.word	0x20000e0c

080016ec <RTC_SetTime>:

void RTC_SetTime(sDateTime dt)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b088      	sub	sp, #32
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	463b      	mov	r3, r7
 80016f4:	e883 0003 	stmia.w	r3, {r0, r1}
  /* Configure RTC Calendar */
   RTC_DateTypeDef sdatestructure;
   RTC_TimeTypeDef stimestructure;

   /*##-1- Configure the Date #################################################*/
   sdatestructure.Year = dt.Year - 2000;
 80016f8:	88fb      	ldrh	r3, [r7, #6]
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	3330      	adds	r3, #48	; 0x30
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	77fb      	strb	r3, [r7, #31]
   sdatestructure.Month = dt.Month;
 8001702:	793b      	ldrb	r3, [r7, #4]
 8001704:	777b      	strb	r3, [r7, #29]
   sdatestructure.Date = dt.Day;
 8001706:	78fb      	ldrb	r3, [r7, #3]
 8001708:	77bb      	strb	r3, [r7, #30]
   sdatestructure.WeekDay = dt.WeekDay;
 800170a:	797b      	ldrb	r3, [r7, #5]
 800170c:	773b      	strb	r3, [r7, #28]

   if(HAL_RTC_SetDate(&hrtc,&sdatestructure,RTC_FORMAT_BIN) != HAL_OK)
 800170e:	f107 031c 	add.w	r3, r7, #28
 8001712:	2200      	movs	r2, #0
 8001714:	4619      	mov	r1, r3
 8001716:	4810      	ldr	r0, [pc, #64]	; (8001758 <RTC_SetTime+0x6c>)
 8001718:	f007 fa10 	bl	8008b3c <HAL_RTC_SetDate>
     /* Initialization Error */
   //  Error_Handler();
   }

   /*##-2- Configure the Time #################################################*/
   stimestructure.Hours = dt.Hour;
 800171c:	783b      	ldrb	r3, [r7, #0]
 800171e:	723b      	strb	r3, [r7, #8]
   stimestructure.Minutes = dt.Minute;
 8001720:	787b      	ldrb	r3, [r7, #1]
 8001722:	727b      	strb	r3, [r7, #9]
   stimestructure.Seconds = dt.Second;
 8001724:	78bb      	ldrb	r3, [r7, #2]
 8001726:	72bb      	strb	r3, [r7, #10]
   stimestructure.TimeFormat = RTC_HOURFORMAT12_AM;
 8001728:	2300      	movs	r3, #0
 800172a:	72fb      	strb	r3, [r7, #11]
   stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
   stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;
 8001730:	2300      	movs	r3, #0
 8001732:	61bb      	str	r3, [r7, #24]

   if(HAL_RTC_SetTime(&hrtc,&stimestructure,RTC_FORMAT_BIN) != HAL_OK)
 8001734:	f107 0308 	add.w	r3, r7, #8
 8001738:	2200      	movs	r2, #0
 800173a:	4619      	mov	r1, r3
 800173c:	4806      	ldr	r0, [pc, #24]	; (8001758 <RTC_SetTime+0x6c>)
 800173e:	f007 f905 	bl	800894c <HAL_RTC_SetTime>
     /* Initialization Error */
   //  Error_Handler();
   }

   /*##-3- Writes a data in a RTC Backup data Register1 #######################*/
   HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8001742:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8001746:	2101      	movs	r1, #1
 8001748:	4803      	ldr	r0, [pc, #12]	; (8001758 <RTC_SetTime+0x6c>)
 800174a:	f007 fb87 	bl	8008e5c <HAL_RTCEx_BKUPWrite>
	
	// LOG_InsertGeneralMessage("Real Time Clock changed !");
 }
 800174e:	bf00      	nop
 8001750:	3720      	adds	r7, #32
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000e0c 	.word	0x20000e0c

0800175c <RTC_SetUnixTime>:

 
 void RTC_SetUnixTime(uint32_t unixtime)
 {
 800175c:	b580      	push	{r7, lr}
 800175e:	b088      	sub	sp, #32
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
	 struct tm * tm_now;
	 time_t unixnow = unixtime;
 8001764:	6879      	ldr	r1, [r7, #4]
 8001766:	2000      	movs	r0, #0
 8001768:	460a      	mov	r2, r1
 800176a:	4603      	mov	r3, r0
 800176c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	 tm_now = localtime(&unixnow);
 8001770:	f107 0310 	add.w	r3, r7, #16
 8001774:	4618      	mov	r0, r3
 8001776:	f008 ff0d 	bl	800a594 <localtime>
 800177a:	61f8      	str	r0, [r7, #28]
	 sDateTime time;
	 time.Second = tm_now->tm_sec;
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	72bb      	strb	r3, [r7, #10]
	 time.Minute = tm_now->tm_min;
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	b2db      	uxtb	r3, r3
 800178a:	727b      	strb	r3, [r7, #9]
	 time.Hour = tm_now->tm_hour;    
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	b2db      	uxtb	r3, r3
 8001792:	723b      	strb	r3, [r7, #8]
	 time.Day = tm_now->tm_mday;
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	68db      	ldr	r3, [r3, #12]
 8001798:	b2db      	uxtb	r3, r3
 800179a:	72fb      	strb	r3, [r7, #11]
	 time.Month = tm_now->tm_mon +1;
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	691b      	ldr	r3, [r3, #16]
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	3301      	adds	r3, #1
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	733b      	strb	r3, [r7, #12]
	 time.Year = tm_now->tm_year + 1900;
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	695b      	ldr	r3, [r3, #20]
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	81fb      	strh	r3, [r7, #14]
	 RTC_SetTime(time);
 80017b6:	f107 0308 	add.w	r3, r7, #8
 80017ba:	e893 0003 	ldmia.w	r3, {r0, r1}
 80017be:	f7ff ff95 	bl	80016ec <RTC_SetTime>
 }
 80017c2:	bf00      	nop
 80017c4:	3720      	adds	r7, #32
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
	...

080017cc <SENS_Init>:


uint16_t scd_timer;

void SENS_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0

  mSensors[0].BusHandle = &hi2c1;
 80017d0:	4b13      	ldr	r3, [pc, #76]	; (8001820 <SENS_Init+0x54>)
 80017d2:	4a14      	ldr	r2, [pc, #80]	; (8001824 <SENS_Init+0x58>)
 80017d4:	605a      	str	r2, [r3, #4]
  mSensors[0].Id = 0;
 80017d6:	4b12      	ldr	r3, [pc, #72]	; (8001820 <SENS_Init+0x54>)
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]
  mSensors[0].Type = st_SCD4x;
 80017dc:	4b10      	ldr	r3, [pc, #64]	; (8001820 <SENS_Init+0x54>)
 80017de:	2201      	movs	r2, #1
 80017e0:	705a      	strb	r2, [r3, #1]
  scd_timer = 0;
 80017e2:	4b11      	ldr	r3, [pc, #68]	; (8001828 <SENS_Init+0x5c>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	801a      	strh	r2, [r3, #0]

  mSensors[1].BusHandle = &hi2c1;
 80017e8:	4b0d      	ldr	r3, [pc, #52]	; (8001820 <SENS_Init+0x54>)
 80017ea:	4a0e      	ldr	r2, [pc, #56]	; (8001824 <SENS_Init+0x58>)
 80017ec:	615a      	str	r2, [r3, #20]
  mSensors[1].Id = 1;
 80017ee:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <SENS_Init+0x54>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	741a      	strb	r2, [r3, #16]
  mSensors[1].Type = st_SDP810_125;
 80017f4:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <SENS_Init+0x54>)
 80017f6:	2203      	movs	r2, #3
 80017f8:	745a      	strb	r2, [r3, #17]


  SCD4x_SetAltitude(&(mSensors[0]), 411);
 80017fa:	f240 119b 	movw	r1, #411	; 0x19b
 80017fe:	4808      	ldr	r0, [pc, #32]	; (8001820 <SENS_Init+0x54>)
 8001800:	f000 f878 	bl	80018f4 <SCD4x_SetAltitude>
  HAL_Delay(10);
 8001804:	200a      	movs	r0, #10
 8001806:	f002 f9cf 	bl	8003ba8 <HAL_Delay>
  SCD4x_StartMeasurement(&(mSensors[0]));
 800180a:	4805      	ldr	r0, [pc, #20]	; (8001820 <SENS_Init+0x54>)
 800180c:	f000 f852 	bl	80018b4 <SCD4x_StartMeasurement>


  HAL_Delay(50);
 8001810:	2032      	movs	r0, #50	; 0x32
 8001812:	f002 f9c9 	bl	8003ba8 <HAL_Delay>
  SDPx_StartMeasurement(&(mSensors[1]));
 8001816:	4805      	ldr	r0, [pc, #20]	; (800182c <SENS_Init+0x60>)
 8001818:	f000 f926 	bl	8001a68 <SDPx_StartMeasurement>

}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000678 	.word	0x20000678
 8001824:	20000dac 	.word	0x20000dac
 8001828:	2000071a 	.word	0x2000071a
 800182c:	20000688 	.word	0x20000688

08001830 <SENS_ReadSensor>:
  mSensors[i] = sensor;

}

int16_t SENS_ReadSensor(sI2cSensor* sens)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  switch(sens->Type)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	785b      	ldrb	r3, [r3, #1]
 800183c:	2b03      	cmp	r3, #3
 800183e:	d80b      	bhi.n	8001858 <SENS_ReadSensor+0x28>
 8001840:	a201      	add	r2, pc, #4	; (adr r2, 8001848 <SENS_ReadSensor+0x18>)
 8001842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001846:	bf00      	nop
 8001848:	08001859 	.word	0x08001859
 800184c:	08001859 	.word	0x08001859
 8001850:	08001859 	.word	0x08001859
 8001854:	08001859 	.word	0x08001859
    case st_SPS30:
      break;
    case st_SDP810_125:
      break;
  }
}
 8001858:	bf00      	nop
 800185a:	4618      	mov	r0, r3
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop

08001868 <SENS_Update_1s>:



void SENS_Update_1s(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
  int16_t co2,temp,hum,dp;

  scd_timer++;
 800186e:	4b0e      	ldr	r3, [pc, #56]	; (80018a8 <SENS_Update_1s+0x40>)
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	3301      	adds	r3, #1
 8001874:	b29a      	uxth	r2, r3
 8001876:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <SENS_Update_1s+0x40>)
 8001878:	801a      	strh	r2, [r3, #0]



  if(scd_timer >= 6)
 800187a:	4b0b      	ldr	r3, [pc, #44]	; (80018a8 <SENS_Update_1s+0x40>)
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	2b05      	cmp	r3, #5
 8001880:	d908      	bls.n	8001894 <SENS_Update_1s+0x2c>
  {
    scd_timer = 0;
 8001882:	4b09      	ldr	r3, [pc, #36]	; (80018a8 <SENS_Update_1s+0x40>)
 8001884:	2200      	movs	r2, #0
 8001886:	801a      	strh	r2, [r3, #0]
    SCD4x_Read(&(mSensors[0]),&co2, &temp, &hum);
 8001888:	1cbb      	adds	r3, r7, #2
 800188a:	1d3a      	adds	r2, r7, #4
 800188c:	1db9      	adds	r1, r7, #6
 800188e:	4807      	ldr	r0, [pc, #28]	; (80018ac <SENS_Update_1s+0x44>)
 8001890:	f000 f868 	bl	8001964 <SCD4x_Read>
  }


  SDPx_Read(&(mSensors[1]), &dp);
 8001894:	463b      	mov	r3, r7
 8001896:	4619      	mov	r1, r3
 8001898:	4805      	ldr	r0, [pc, #20]	; (80018b0 <SENS_Update_1s+0x48>)
 800189a:	f000 f905 	bl	8001aa8 <SDPx_Read>

}
 800189e:	bf00      	nop
 80018a0:	3708      	adds	r7, #8
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	2000071a 	.word	0x2000071a
 80018ac:	20000678 	.word	0x20000678
 80018b0:	20000688 	.word	0x20000688

080018b4 <SCD4x_StartMeasurement>:
  return 0;
}


int16_t SCD4x_StartMeasurement(sI2cSensor* sens)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b08a      	sub	sp, #40	; 0x28
 80018b8:	af02      	add	r7, sp, #8
 80018ba:	6078      	str	r0, [r7, #4]
  uint8_t rxData[10];
  uint8_t txData[10];

  txData[0] = 0x21;
 80018bc:	2321      	movs	r3, #33	; 0x21
 80018be:	723b      	strb	r3, [r7, #8]
  txData[1] = 0xB1;
 80018c0:	23b1      	movs	r3, #177	; 0xb1
 80018c2:	727b      	strb	r3, [r7, #9]
  uint8_t wradd = (SENS_I2C_ADR_SCD41 << 1);
 80018c4:	23c4      	movs	r3, #196	; 0xc4
 80018c6:	77fb      	strb	r3, [r7, #31]
  uint8_t readd = (SENS_I2C_ADR_SCD41 << 1) | 0x01;
 80018c8:	23c5      	movs	r3, #197	; 0xc5
 80018ca:	77bb      	strb	r3, [r7, #30]

  if(HAL_OK != HAL_I2C_Master_Transmit(sens->BusHandle, wradd, txData, 2, 50))
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6858      	ldr	r0, [r3, #4]
 80018d0:	7ffb      	ldrb	r3, [r7, #31]
 80018d2:	b299      	uxth	r1, r3
 80018d4:	f107 0208 	add.w	r2, r7, #8
 80018d8:	2332      	movs	r3, #50	; 0x32
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	2302      	movs	r3, #2
 80018de:	f003 fc45 	bl	800516c <HAL_I2C_Master_Transmit>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <SCD4x_StartMeasurement+0x38>
  {
    return 1;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e7ff      	b.n	80018ec <SCD4x_StartMeasurement+0x38>
  }
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3720      	adds	r7, #32
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <SCD4x_SetAltitude>:
  }
}


int16_t SCD4x_SetAltitude(sI2cSensor* sens, uint16_t alt)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08a      	sub	sp, #40	; 0x28
 80018f8:	af02      	add	r7, sp, #8
 80018fa:	6078      	str	r0, [r7, #4]
 80018fc:	460b      	mov	r3, r1
 80018fe:	807b      	strh	r3, [r7, #2]
  uint8_t rxData[10];
  uint8_t txData[10];

  txData[0] = 0x24;
 8001900:	2324      	movs	r3, #36	; 0x24
 8001902:	723b      	strb	r3, [r7, #8]
  txData[1] = 0x27;
 8001904:	2327      	movs	r3, #39	; 0x27
 8001906:	727b      	strb	r3, [r7, #9]
  txData[2] = alt / 0xff;
 8001908:	887b      	ldrh	r3, [r7, #2]
 800190a:	4a15      	ldr	r2, [pc, #84]	; (8001960 <SCD4x_SetAltitude+0x6c>)
 800190c:	fba2 2303 	umull	r2, r3, r2, r3
 8001910:	09db      	lsrs	r3, r3, #7
 8001912:	b29b      	uxth	r3, r3
 8001914:	b2db      	uxtb	r3, r3
 8001916:	72bb      	strb	r3, [r7, #10]
  txData[3] = (alt & 0xFF);
 8001918:	887b      	ldrh	r3, [r7, #2]
 800191a:	b2db      	uxtb	r3, r3
 800191c:	72fb      	strb	r3, [r7, #11]
  txData[4] = CalculateCRC(&(txData[2]),2);
 800191e:	f107 0308 	add.w	r3, r7, #8
 8001922:	3302      	adds	r3, #2
 8001924:	2102      	movs	r1, #2
 8001926:	4618      	mov	r0, r3
 8001928:	f000 f908 	bl	8001b3c <CalculateCRC>
 800192c:	4603      	mov	r3, r0
 800192e:	733b      	strb	r3, [r7, #12]

  uint8_t wradd = (SENS_I2C_ADR_SCD41 << 1);
 8001930:	23c4      	movs	r3, #196	; 0xc4
 8001932:	77fb      	strb	r3, [r7, #31]
  uint8_t readd = (SENS_I2C_ADR_SCD41 << 1) | 0x01;
 8001934:	23c5      	movs	r3, #197	; 0xc5
 8001936:	77bb      	strb	r3, [r7, #30]

  if(HAL_OK != HAL_I2C_Master_Transmit(sens->BusHandle, wradd, txData, 5, 50))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6858      	ldr	r0, [r3, #4]
 800193c:	7ffb      	ldrb	r3, [r7, #31]
 800193e:	b299      	uxth	r1, r3
 8001940:	f107 0208 	add.w	r2, r7, #8
 8001944:	2332      	movs	r3, #50	; 0x32
 8001946:	9300      	str	r3, [sp, #0]
 8001948:	2305      	movs	r3, #5
 800194a:	f003 fc0f 	bl	800516c <HAL_I2C_Master_Transmit>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <SCD4x_SetAltitude+0x64>
  {
    return 1;
 8001954:	2301      	movs	r3, #1
 8001956:	e7ff      	b.n	8001958 <SCD4x_SetAltitude+0x64>
  }
}
 8001958:	4618      	mov	r0, r3
 800195a:	3720      	adds	r7, #32
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	80808081 	.word	0x80808081

08001964 <SCD4x_Read>:



int16_t SCD4x_Read(sI2cSensor* sens, int16_t* co2, int16_t* temperature, int16_t* humidity)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b090      	sub	sp, #64	; 0x40
 8001968:	af02      	add	r7, sp, #8
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
 8001970:	603b      	str	r3, [r7, #0]

  uint16_t temp_raw;
  uint16_t rh_raw;
  uint16_t co2_raw;

  uint8_t wradd = (SENS_I2C_ADR_SCD41 << 1);
 8001972:	23c4      	movs	r3, #196	; 0xc4
 8001974:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint8_t readd = (SENS_I2C_ADR_SCD41 << 1) | 0x01;
 8001978:	23c5      	movs	r3, #197	; 0xc5
 800197a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

  txData[0] = 0xEC;
 800197e:	23ec      	movs	r3, #236	; 0xec
 8001980:	753b      	strb	r3, [r7, #20]
  txData[1] = 0x05;
 8001982:	2305      	movs	r3, #5
 8001984:	757b      	strb	r3, [r7, #21]

  if(HAL_OK != HAL_I2C_Master_Transmit(sens->BusHandle, wradd, txData, 2, 50))
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	6858      	ldr	r0, [r3, #4]
 800198a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800198e:	b299      	uxth	r1, r3
 8001990:	f107 0214 	add.w	r2, r7, #20
 8001994:	2332      	movs	r3, #50	; 0x32
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	2302      	movs	r3, #2
 800199a:	f003 fbe7 	bl	800516c <HAL_I2C_Master_Transmit>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <SCD4x_Read+0x44>
  {
    return 1;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e058      	b.n	8001a5a <SCD4x_Read+0xf6>
  }
  HAL_Delay(5);
 80019a8:	2005      	movs	r0, #5
 80019aa:	f002 f8fd 	bl	8003ba8 <HAL_Delay>
  if(HAL_OK != HAL_I2C_Master_Receive(sens->BusHandle, readd, rxData, 9, 100))
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	6858      	ldr	r0, [r3, #4]
 80019b2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80019b6:	b299      	uxth	r1, r3
 80019b8:	f107 0220 	add.w	r2, r7, #32
 80019bc:	2364      	movs	r3, #100	; 0x64
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	2309      	movs	r3, #9
 80019c2:	f003 fcd1 	bl	8005368 <HAL_I2C_Master_Receive>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <SCD4x_Read+0x6c>
  {
    return 1;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e044      	b.n	8001a5a <SCD4x_Read+0xf6>
  }
  co2_raw = (uint16_t)rxData[0] * 256 + rxData[1];
 80019d0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	021b      	lsls	r3, r3, #8
 80019d8:	b29a      	uxth	r2, r3
 80019da:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80019de:	b29b      	uxth	r3, r3
 80019e0:	4413      	add	r3, r2
 80019e2:	86bb      	strh	r3, [r7, #52]	; 0x34
  temp_raw = (uint16_t)rxData[3] * 256 + rxData[4];
 80019e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	021b      	lsls	r3, r3, #8
 80019ec:	b29a      	uxth	r2, r3
 80019ee:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	4413      	add	r3, r2
 80019f6:	867b      	strh	r3, [r7, #50]	; 0x32
  rh_raw = (uint16_t)rxData[6] * 256 + rxData[7];
 80019f8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	021b      	lsls	r3, r3, #8
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	4413      	add	r3, r2
 8001a0a:	863b      	strh	r3, [r7, #48]	; 0x30
  co = co2_raw;
 8001a0c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001a0e:	85fb      	strh	r3, [r7, #46]	; 0x2e
  temp = -45 + (175 * temp_raw)/0xFFFF;
 8001a10:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001a12:	22af      	movs	r2, #175	; 0xaf
 8001a14:	fb02 f303 	mul.w	r3, r2, r3
 8001a18:	4a12      	ldr	r2, [pc, #72]	; (8001a64 <SCD4x_Read+0x100>)
 8001a1a:	fb82 1203 	smull	r1, r2, r2, r3
 8001a1e:	441a      	add	r2, r3
 8001a20:	13d2      	asrs	r2, r2, #15
 8001a22:	17db      	asrs	r3, r3, #31
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	3b2d      	subs	r3, #45	; 0x2d
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rh = (100 * rh_raw)/0xFFFF;
 8001a2e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001a30:	2264      	movs	r2, #100	; 0x64
 8001a32:	fb02 f303 	mul.w	r3, r2, r3
 8001a36:	4a0b      	ldr	r2, [pc, #44]	; (8001a64 <SCD4x_Read+0x100>)
 8001a38:	fb82 1203 	smull	r1, r2, r2, r3
 8001a3c:	441a      	add	r2, r3
 8001a3e:	13d2      	asrs	r2, r2, #15
 8001a40:	17db      	asrs	r3, r3, #31
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	857b      	strh	r3, [r7, #42]	; 0x2a
  *co2 = co;
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001a4a:	801a      	strh	r2, [r3, #0]
  *temperature = temp;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001a50:	801a      	strh	r2, [r3, #0]
  *humidity = rh;
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8001a56:	801a      	strh	r2, [r3, #0]
  return 0;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3738      	adds	r7, #56	; 0x38
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	80008001 	.word	0x80008001

08001a68 <SDPx_StartMeasurement>:




int16_t SDPx_StartMeasurement(sI2cSensor* sens)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08a      	sub	sp, #40	; 0x28
 8001a6c:	af02      	add	r7, sp, #8
 8001a6e:	6078      	str	r0, [r7, #4]
  uint8_t rxData[10];
  uint8_t txData[10];

  txData[0] = 0x36;
 8001a70:	2336      	movs	r3, #54	; 0x36
 8001a72:	723b      	strb	r3, [r7, #8]
  txData[1] = 0x15;
 8001a74:	2315      	movs	r3, #21
 8001a76:	727b      	strb	r3, [r7, #9]
  uint8_t wradd = (SENS_I2C_ADR_SDP810 << 1);
 8001a78:	234a      	movs	r3, #74	; 0x4a
 8001a7a:	77fb      	strb	r3, [r7, #31]
  uint8_t readd = (SENS_I2C_ADR_SDP810 << 1) | 0x01;
 8001a7c:	234b      	movs	r3, #75	; 0x4b
 8001a7e:	77bb      	strb	r3, [r7, #30]

  if(HAL_OK != HAL_I2C_Master_Transmit(sens->BusHandle, wradd, txData, 2, 50))
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6858      	ldr	r0, [r3, #4]
 8001a84:	7ffb      	ldrb	r3, [r7, #31]
 8001a86:	b299      	uxth	r1, r3
 8001a88:	f107 0208 	add.w	r2, r7, #8
 8001a8c:	2332      	movs	r3, #50	; 0x32
 8001a8e:	9300      	str	r3, [sp, #0]
 8001a90:	2302      	movs	r3, #2
 8001a92:	f003 fb6b 	bl	800516c <HAL_I2C_Master_Transmit>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <SDPx_StartMeasurement+0x38>
  {
    return 1;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e7ff      	b.n	8001aa0 <SDPx_StartMeasurement+0x38>
  }
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3720      	adds	r7, #32
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <SDPx_Read>:
    return 1;
  }
}

int16_t SDPx_Read(sI2cSensor* sens, int16_t* dp)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08c      	sub	sp, #48	; 0x30
 8001aac:	af02      	add	r7, sp, #8
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]

  int16_t pressure_raw;
  int16_t pressure;
  int16_t temp;

  uint8_t wradd = (SENS_I2C_ADR_SDP810 << 1);
 8001ab2:	234a      	movs	r3, #74	; 0x4a
 8001ab4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t readd = (SENS_I2C_ADR_SDP810 << 1) | 0x01;
 8001ab8:	234b      	movs	r3, #75	; 0x4b
 8001aba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


  if(HAL_OK != HAL_I2C_Master_Receive(sens->BusHandle, readd, rxData, 9, 100))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6858      	ldr	r0, [r3, #4]
 8001ac2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001ac6:	b299      	uxth	r1, r3
 8001ac8:	f107 0214 	add.w	r2, r7, #20
 8001acc:	2364      	movs	r3, #100	; 0x64
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	2309      	movs	r3, #9
 8001ad2:	f003 fc49 	bl	8005368 <HAL_I2C_Master_Receive>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <SDPx_Read+0x38>
  {
    return 1;
 8001adc:	2301      	movs	r3, #1
 8001ade:	e022      	b.n	8001b26 <SDPx_Read+0x7e>
  }
  pressure_raw = (((int16_t)rxData[0] << 8) | rxData[1]);
 8001ae0:	7d3b      	ldrb	r3, [r7, #20]
 8001ae2:	021b      	lsls	r3, r3, #8
 8001ae4:	b21a      	sxth	r2, r3
 8001ae6:	7d7b      	ldrb	r3, [r7, #21]
 8001ae8:	b21b      	sxth	r3, r3
 8001aea:	4313      	orrs	r3, r2
 8001aec:	84bb      	strh	r3, [r7, #36]	; 0x24
  pressure = pressure_raw / 240;
 8001aee:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001af2:	4a0f      	ldr	r2, [pc, #60]	; (8001b30 <SDPx_Read+0x88>)
 8001af4:	fb82 1203 	smull	r1, r2, r2, r3
 8001af8:	441a      	add	r2, r3
 8001afa:	11d2      	asrs	r2, r2, #7
 8001afc:	17db      	asrs	r3, r3, #31
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	847b      	strh	r3, [r7, #34]	; 0x22
  temp =  ((uint16_t)rxData[3] * 256 + rxData[4])/200;
 8001b02:	7dfb      	ldrb	r3, [r7, #23]
 8001b04:	021b      	lsls	r3, r3, #8
 8001b06:	7e3a      	ldrb	r2, [r7, #24]
 8001b08:	4413      	add	r3, r2
 8001b0a:	4a0a      	ldr	r2, [pc, #40]	; (8001b34 <SDPx_Read+0x8c>)
 8001b0c:	fb82 1203 	smull	r1, r2, r2, r3
 8001b10:	1192      	asrs	r2, r2, #6
 8001b12:	17db      	asrs	r3, r3, #31
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	843b      	strh	r3, [r7, #32]
  *dp = pressure;
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8001b1c:	801a      	strh	r2, [r3, #0]
  mDP = pressure;
 8001b1e:	4a06      	ldr	r2, [pc, #24]	; (8001b38 <SDPx_Read+0x90>)
 8001b20:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001b22:	8013      	strh	r3, [r2, #0]
  return 0;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3728      	adds	r7, #40	; 0x28
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	88888889 	.word	0x88888889
 8001b34:	51eb851f 	.word	0x51eb851f
 8001b38:	20000718 	.word	0x20000718

08001b3c <CalculateCRC>:




uint8_t CalculateCRC(uint8_t* data, uint8_t len)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	460b      	mov	r3, r1
 8001b46:	70fb      	strb	r3, [r7, #3]
  uint16_t current_byte;
  uint8_t crc = CRC8_INIT;
 8001b48:	23ff      	movs	r3, #255	; 0xff
 8001b4a:	737b      	strb	r3, [r7, #13]
  uint8_t crc_bit;
  /* calculates 8-Bit checksum with given polynomial */
  for (current_byte = 0; current_byte < len; ++current_byte)
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	81fb      	strh	r3, [r7, #14]
 8001b50:	e021      	b.n	8001b96 <CalculateCRC+0x5a>
  {
    crc ^= (data[current_byte]);
 8001b52:	89fb      	ldrh	r3, [r7, #14]
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	4413      	add	r3, r2
 8001b58:	781a      	ldrb	r2, [r3, #0]
 8001b5a:	7b7b      	ldrb	r3, [r7, #13]
 8001b5c:	4053      	eors	r3, r2
 8001b5e:	737b      	strb	r3, [r7, #13]
    for (crc_bit = 8; crc_bit > 0; --crc_bit)
 8001b60:	2308      	movs	r3, #8
 8001b62:	733b      	strb	r3, [r7, #12]
 8001b64:	e011      	b.n	8001b8a <CalculateCRC+0x4e>
    {
      if (crc & 0x80)
 8001b66:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	da07      	bge.n	8001b7e <CalculateCRC+0x42>
      {
        crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8001b6e:	7b7b      	ldrb	r3, [r7, #13]
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	b25b      	sxtb	r3, r3
 8001b74:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8001b78:	b25b      	sxtb	r3, r3
 8001b7a:	737b      	strb	r3, [r7, #13]
 8001b7c:	e002      	b.n	8001b84 <CalculateCRC+0x48>
      }
      else
      {
        crc = (crc << 1);
 8001b7e:	7b7b      	ldrb	r3, [r7, #13]
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	737b      	strb	r3, [r7, #13]
    for (crc_bit = 8; crc_bit > 0; --crc_bit)
 8001b84:	7b3b      	ldrb	r3, [r7, #12]
 8001b86:	3b01      	subs	r3, #1
 8001b88:	733b      	strb	r3, [r7, #12]
 8001b8a:	7b3b      	ldrb	r3, [r7, #12]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d1ea      	bne.n	8001b66 <CalculateCRC+0x2a>
  for (current_byte = 0; current_byte < len; ++current_byte)
 8001b90:	89fb      	ldrh	r3, [r7, #14]
 8001b92:	3301      	adds	r3, #1
 8001b94:	81fb      	strh	r3, [r7, #14]
 8001b96:	78fb      	ldrb	r3, [r7, #3]
 8001b98:	b29b      	uxth	r3, r3
 8001b9a:	89fa      	ldrh	r2, [r7, #14]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d3d8      	bcc.n	8001b52 <CalculateCRC+0x16>
      }
    }
  }
  return crc;
 8001ba0:	7b7b      	ldrb	r3, [r7, #13]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
	...

08001bb0 <TEMP_Init>:
/* Private methods */

/* Public methods */

void TEMP_Init(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
	mTimer = 0;
 8001bb4:	4b09      	ldr	r3, [pc, #36]	; (8001bdc <TEMP_Init+0x2c>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	801a      	strh	r2, [r3, #0]
	mReadId = 0;
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <TEMP_Init+0x30>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	701a      	strb	r2, [r3, #0]
	mConvertId = 0;
 8001bc0:	4b08      	ldr	r3, [pc, #32]	; (8001be4 <TEMP_Init+0x34>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	701a      	strb	r2, [r3, #0]
	mNumOfAssignedSensors = 0;
 8001bc6:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <TEMP_Init+0x38>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	701a      	strb	r2, [r3, #0]
	mNumOfBuses = 0;
 8001bcc:	4b07      	ldr	r3, [pc, #28]	; (8001bec <TEMP_Init+0x3c>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	701a      	strb	r2, [r3, #0]
}
 8001bd2:	bf00      	nop
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	20000900 	.word	0x20000900
 8001be0:	20000902 	.word	0x20000902
 8001be4:	20000903 	.word	0x20000903
 8001be8:	2000071c 	.word	0x2000071c
 8001bec:	20000904 	.word	0x20000904

08001bf0 <TEMP_Update100ms>:

void TEMP_Update100ms(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
	// cyclically read all assigned sensors and trig the conversion

	if (mTimer == 0)
 8001bf6:	4b85      	ldr	r3, [pc, #532]	; (8001e0c <TEMP_Update100ms+0x21c>)
 8001bf8:	881b      	ldrh	r3, [r3, #0]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	f040 80b4 	bne.w	8001d68 <TEMP_Update100ms+0x178>
	{
		// copy results to VARS
		int i;
		for(i = 0; i < mNumOfAssignedSensors; i++)
 8001c00:	2300      	movs	r3, #0
 8001c02:	607b      	str	r3, [r7, #4]
 8001c04:	e0a9      	b.n	8001d5a <TEMP_Update100ms+0x16a>
		{
			mSensors[i].errorCnt++;  // just assume error to simplify the code :-)
 8001c06:	4982      	ldr	r1, [pc, #520]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	4413      	add	r3, r2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	440b      	add	r3, r1
 8001c14:	330b      	adds	r3, #11
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	b2d8      	uxtb	r0, r3
 8001c1c:	497c      	ldr	r1, [pc, #496]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	4613      	mov	r3, r2
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	4413      	add	r3, r2
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	440b      	add	r3, r1
 8001c2a:	330b      	adds	r3, #11
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	701a      	strb	r2, [r3, #0]
			// check the validity of last readout
			if ((mSensors[i].rawTempC_10ths >= -300) && (mSensors[i].rawTempC_10ths <= 1250) )  // valid range from -30 to 125 deg C
 8001c30:	4977      	ldr	r1, [pc, #476]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	4613      	mov	r3, r2
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	4413      	add	r3, r2
 8001c3a:	009b      	lsls	r3, r3, #2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	3304      	adds	r3, #4
 8001c40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c44:	f513 7f96 	cmn.w	r3, #300	; 0x12c
 8001c48:	db4d      	blt.n	8001ce6 <TEMP_Update100ms+0xf6>
 8001c4a:	4971      	ldr	r1, [pc, #452]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001c4c:	687a      	ldr	r2, [r7, #4]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	4413      	add	r3, r2
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	440b      	add	r3, r1
 8001c58:	3304      	adds	r3, #4
 8001c5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c5e:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8001c62:	4293      	cmp	r3, r2
 8001c64:	dc3f      	bgt.n	8001ce6 <TEMP_Update100ms+0xf6>
			{
				mSensors[i].status = ets_Valid;
 8001c66:	496a      	ldr	r1, [pc, #424]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	4413      	add	r3, r2
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	440b      	add	r3, r1
 8001c74:	3306      	adds	r3, #6
 8001c76:	2200      	movs	r2, #0
 8001c78:	701a      	strb	r2, [r3, #0]
				mSensors[i].errorCnt = 0;
 8001c7a:	4965      	ldr	r1, [pc, #404]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	4413      	add	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	440b      	add	r3, r1
 8001c88:	330b      	adds	r3, #11
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	701a      	strb	r2, [r3, #0]
				mSensors[i].tempC_10ths = mSensors[i].rawTempC_10ths;  // copy the raw value to valid value
 8001c8e:	4960      	ldr	r1, [pc, #384]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	4613      	mov	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	4413      	add	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	440b      	add	r3, r1
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	f9b3 0000 	ldrsh.w	r0, [r3]
 8001ca2:	495b      	ldr	r1, [pc, #364]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	005b      	lsls	r3, r3, #1
 8001caa:	4413      	add	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	440b      	add	r3, r1
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	801a      	strh	r2, [r3, #0]
				VAR_SetVariable(mSensors[i].VarId, mSensors[i].tempC_10ths, 1);
 8001cb6:	4956      	ldr	r1, [pc, #344]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	4613      	mov	r3, r2
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	4413      	add	r3, r2
 8001cc0:	009b      	lsls	r3, r3, #2
 8001cc2:	440b      	add	r3, r1
 8001cc4:	3308      	adds	r3, #8
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	b2d8      	uxtb	r0, r3
 8001cca:	4951      	ldr	r1, [pc, #324]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	4613      	mov	r3, r2
 8001cd0:	005b      	lsls	r3, r3, #1
 8001cd2:	4413      	add	r3, r2
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	440b      	add	r3, r1
 8001cd8:	3302      	adds	r3, #2
 8001cda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cde:	2201      	movs	r2, #1
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f000 fca1 	bl	8002628 <VAR_SetVariable>
	/*		if ( mSensors[i].rawTempC_10ths == 0)
         {
            UI_LED_Life_SetMode(eUI_BLINKING_FAST);   // debug feature, to be removed
         }*/

			if (mSensors[i].errorCnt > MAX_ERR_TO_INVALIDATE)
 8001ce6:	494a      	ldr	r1, [pc, #296]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	4613      	mov	r3, r2
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	4413      	add	r3, r2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	440b      	add	r3, r1
 8001cf4:	330b      	adds	r3, #11
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b03      	cmp	r3, #3
 8001cfa:	d92b      	bls.n	8001d54 <TEMP_Update100ms+0x164>
			{
				mSensors[i].status = ets_NotValid;
 8001cfc:	4944      	ldr	r1, [pc, #272]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	4613      	mov	r3, r2
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	4413      	add	r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	440b      	add	r3, r1
 8001d0a:	3306      	adds	r3, #6
 8001d0c:	2202      	movs	r2, #2
 8001d0e:	701a      	strb	r2, [r3, #0]
				mSensors[i].errorCnt = 0;
 8001d10:	493f      	ldr	r1, [pc, #252]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	4613      	mov	r3, r2
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	4413      	add	r3, r2
 8001d1a:	009b      	lsls	r3, r3, #2
 8001d1c:	440b      	add	r3, r1
 8001d1e:	330b      	adds	r3, #11
 8001d20:	2200      	movs	r2, #0
 8001d22:	701a      	strb	r2, [r3, #0]
				VAR_SetVariable(mSensors[i].VarId, mSensors[i].tempC_10ths, 0);  // set invalid flag also to variables..
 8001d24:	493a      	ldr	r1, [pc, #232]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	4413      	add	r3, r2
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	440b      	add	r3, r1
 8001d32:	3308      	adds	r3, #8
 8001d34:	881b      	ldrh	r3, [r3, #0]
 8001d36:	b2d8      	uxtb	r0, r3
 8001d38:	4935      	ldr	r1, [pc, #212]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001d3a:	687a      	ldr	r2, [r7, #4]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	4413      	add	r3, r2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	440b      	add	r3, r1
 8001d46:	3302      	adds	r3, #2
 8001d48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	4619      	mov	r1, r3
 8001d50:	f000 fc6a 	bl	8002628 <VAR_SetVariable>
		for(i = 0; i < mNumOfAssignedSensors; i++)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3301      	adds	r3, #1
 8001d58:	607b      	str	r3, [r7, #4]
 8001d5a:	4b2e      	ldr	r3, [pc, #184]	; (8001e14 <TEMP_Update100ms+0x224>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	461a      	mov	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4293      	cmp	r3, r2
 8001d64:	f6ff af4f 	blt.w	8001c06 <TEMP_Update100ms+0x16>
		}
		// trig conversion

	}

	if (mTimer < mNumOfBuses)
 8001d68:	4b2b      	ldr	r3, [pc, #172]	; (8001e18 <TEMP_Update100ms+0x228>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	4b27      	ldr	r3, [pc, #156]	; (8001e0c <TEMP_Update100ms+0x21c>)
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d905      	bls.n	8001d82 <TEMP_Update100ms+0x192>
	{
		OW_ConvertAll(mTimer);  //  convert one Bus
 8001d76:	4b25      	ldr	r3, [pc, #148]	; (8001e0c <TEMP_Update100ms+0x21c>)
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff f9f9 	bl	8001174 <OW_ConvertAll>
	}


	if (mTimer > 20)  // 2 sec delay
 8001d82:	4b22      	ldr	r3, [pc, #136]	; (8001e0c <TEMP_Update100ms+0x21c>)
 8001d84:	881b      	ldrh	r3, [r3, #0]
 8001d86:	2b14      	cmp	r3, #20
 8001d88:	d92a      	bls.n	8001de0 <TEMP_Update100ms+0x1f0>
	{

		OW_ReadSensor(mSensors[mReadId].owBusId,
 8001d8a:	4b24      	ldr	r3, [pc, #144]	; (8001e1c <TEMP_Update100ms+0x22c>)
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	4619      	mov	r1, r3
 8001d90:	4a1f      	ldr	r2, [pc, #124]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001d92:	460b      	mov	r3, r1
 8001d94:	005b      	lsls	r3, r3, #1
 8001d96:	440b      	add	r3, r1
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	4413      	add	r3, r2
 8001d9c:	330a      	adds	r3, #10
 8001d9e:	7818      	ldrb	r0, [r3, #0]
									&(mSensorsAddress[mSensors[mReadId].sensorId]),
 8001da0:	4b1e      	ldr	r3, [pc, #120]	; (8001e1c <TEMP_Update100ms+0x22c>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	4619      	mov	r1, r3
 8001da6:	4a1a      	ldr	r2, [pc, #104]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001da8:	460b      	mov	r3, r1
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	440b      	add	r3, r1
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4413      	add	r3, r2
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	00db      	lsls	r3, r3, #3
 8001db6:	4a1a      	ldr	r2, [pc, #104]	; (8001e20 <TEMP_Update100ms+0x230>)
 8001db8:	1899      	adds	r1, r3, r2
									&(mSensors[mReadId].rawTempC_10ths));
 8001dba:	4b18      	ldr	r3, [pc, #96]	; (8001e1c <TEMP_Update100ms+0x22c>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	461a      	mov	r2, r3
		OW_ReadSensor(mSensors[mReadId].owBusId,
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	4413      	add	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	4a11      	ldr	r2, [pc, #68]	; (8001e10 <TEMP_Update100ms+0x220>)
 8001dca:	4413      	add	r3, r2
 8001dcc:	3304      	adds	r3, #4
 8001dce:	461a      	mov	r2, r3
 8001dd0:	f7ff f930 	bl	8001034 <OW_ReadSensor>
		mReadId++;
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <TEMP_Update100ms+0x22c>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	4b0f      	ldr	r3, [pc, #60]	; (8001e1c <TEMP_Update100ms+0x22c>)
 8001dde:	701a      	strb	r2, [r3, #0]

	}
	mTimer++;
 8001de0:	4b0a      	ldr	r3, [pc, #40]	; (8001e0c <TEMP_Update100ms+0x21c>)
 8001de2:	881b      	ldrh	r3, [r3, #0]
 8001de4:	3301      	adds	r3, #1
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <TEMP_Update100ms+0x21c>)
 8001dea:	801a      	strh	r2, [r3, #0]

	if (mReadId >= mNumOfAssignedSensors)
 8001dec:	4b0b      	ldr	r3, [pc, #44]	; (8001e1c <TEMP_Update100ms+0x22c>)
 8001dee:	781a      	ldrb	r2, [r3, #0]
 8001df0:	4b08      	ldr	r3, [pc, #32]	; (8001e14 <TEMP_Update100ms+0x224>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d305      	bcc.n	8001e04 <TEMP_Update100ms+0x214>
	{
		mReadId = 0;
 8001df8:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <TEMP_Update100ms+0x22c>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	701a      	strb	r2, [r3, #0]
		mTimer = 0;
 8001dfe:	4b03      	ldr	r3, [pc, #12]	; (8001e0c <TEMP_Update100ms+0x21c>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	801a      	strh	r2, [r3, #0]
	}

}
 8001e04:	bf00      	nop
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	20000900 	.word	0x20000900
 8001e10:	20000720 	.word	0x20000720
 8001e14:	2000071c 	.word	0x2000071c
 8001e18:	20000904 	.word	0x20000904
 8001e1c:	20000902 	.word	0x20000902
 8001e20:	20000000 	.word	0x20000000

08001e24 <TEMP_AddHwBus>:

uint8_t TEMP_AddHwBus(uint8_t busId, GPIO_TypeDef* port, uint32_t pin)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
 8001e30:	73fb      	strb	r3, [r7, #15]
	if (mNumOfBuses < MAX_NUM_OF_BUSES)
 8001e32:	4b0b      	ldr	r3, [pc, #44]	; (8001e60 <TEMP_AddHwBus+0x3c>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	2b02      	cmp	r3, #2
 8001e38:	d80d      	bhi.n	8001e56 <TEMP_AddHwBus+0x32>
	{
		OW_AddBus(busId,port, pin);
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
 8001e3c:	687a      	ldr	r2, [r7, #4]
 8001e3e:	68b9      	ldr	r1, [r7, #8]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff f891 	bl	8000f68 <OW_AddBus>
		mNumOfBuses ++;
 8001e46:	4b06      	ldr	r3, [pc, #24]	; (8001e60 <TEMP_AddHwBus+0x3c>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	b2da      	uxtb	r2, r3
 8001e4e:	4b04      	ldr	r3, [pc, #16]	; (8001e60 <TEMP_AddHwBus+0x3c>)
 8001e50:	701a      	strb	r2, [r3, #0]
		return 0;
 8001e52:	2300      	movs	r3, #0
 8001e54:	e000      	b.n	8001e58 <TEMP_AddHwBus+0x34>
	}
	else
	{
		return 1;
 8001e56:	2301      	movs	r3, #1
	}

}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3710      	adds	r7, #16
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20000904 	.word	0x20000904

08001e64 <TEMP_AssignSensor>:



uint8_t TEMP_AssignSensor(uint8_t sensorId, uint8_t varId, uint8_t busId)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	71fb      	strb	r3, [r7, #7]
 8001e6e:	460b      	mov	r3, r1
 8001e70:	71bb      	strb	r3, [r7, #6]
 8001e72:	4613      	mov	r3, r2
 8001e74:	717b      	strb	r3, [r7, #5]
	if (mNumOfAssignedSensors < NUM_OF_ALL_SENSORS)
 8001e76:	4b2e      	ldr	r3, [pc, #184]	; (8001f30 <TEMP_AssignSensor+0xcc>)
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	2b27      	cmp	r3, #39	; 0x27
 8001e7c:	d851      	bhi.n	8001f22 <TEMP_AssignSensor+0xbe>
	{
		mSensors[mNumOfAssignedSensors].sensorId = sensorId;
 8001e7e:	4b2c      	ldr	r3, [pc, #176]	; (8001f30 <TEMP_AssignSensor+0xcc>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	4619      	mov	r1, r3
 8001e84:	4a2b      	ldr	r2, [pc, #172]	; (8001f34 <TEMP_AssignSensor+0xd0>)
 8001e86:	460b      	mov	r3, r1
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	440b      	add	r3, r1
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	4413      	add	r3, r2
 8001e90:	79fa      	ldrb	r2, [r7, #7]
 8001e92:	701a      	strb	r2, [r3, #0]
		mSensors[mNumOfAssignedSensors].tempC_10ths = 0x8000;
 8001e94:	4b26      	ldr	r3, [pc, #152]	; (8001f30 <TEMP_AssignSensor+0xcc>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4a26      	ldr	r2, [pc, #152]	; (8001f34 <TEMP_AssignSensor+0xd0>)
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	440b      	add	r3, r1
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	4413      	add	r3, r2
 8001ea6:	3302      	adds	r3, #2
 8001ea8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001eac:	801a      	strh	r2, [r3, #0]
		mSensors[mNumOfAssignedSensors].status = ets_NotReady;
 8001eae:	4b20      	ldr	r3, [pc, #128]	; (8001f30 <TEMP_AssignSensor+0xcc>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	4a1f      	ldr	r2, [pc, #124]	; (8001f34 <TEMP_AssignSensor+0xd0>)
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	440b      	add	r3, r1
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	3306      	adds	r3, #6
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	701a      	strb	r2, [r3, #0]
		mSensors[mNumOfAssignedSensors].VarId = varId;
 8001ec6:	4b1a      	ldr	r3, [pc, #104]	; (8001f30 <TEMP_AssignSensor+0xcc>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	4619      	mov	r1, r3
 8001ecc:	79bb      	ldrb	r3, [r7, #6]
 8001ece:	b298      	uxth	r0, r3
 8001ed0:	4a18      	ldr	r2, [pc, #96]	; (8001f34 <TEMP_AssignSensor+0xd0>)
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	440b      	add	r3, r1
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	4413      	add	r3, r2
 8001edc:	3308      	adds	r3, #8
 8001ede:	4602      	mov	r2, r0
 8001ee0:	801a      	strh	r2, [r3, #0]
		mSensors[mNumOfAssignedSensors].owBusId = busId;
 8001ee2:	4b13      	ldr	r3, [pc, #76]	; (8001f30 <TEMP_AssignSensor+0xcc>)
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4a12      	ldr	r2, [pc, #72]	; (8001f34 <TEMP_AssignSensor+0xd0>)
 8001eea:	460b      	mov	r3, r1
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	440b      	add	r3, r1
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	330a      	adds	r3, #10
 8001ef6:	797a      	ldrb	r2, [r7, #5]
 8001ef8:	701a      	strb	r2, [r3, #0]
		mSensors[mNumOfAssignedSensors].errorCnt = 0;
 8001efa:	4b0d      	ldr	r3, [pc, #52]	; (8001f30 <TEMP_AssignSensor+0xcc>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	4619      	mov	r1, r3
 8001f00:	4a0c      	ldr	r2, [pc, #48]	; (8001f34 <TEMP_AssignSensor+0xd0>)
 8001f02:	460b      	mov	r3, r1
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	440b      	add	r3, r1
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	4413      	add	r3, r2
 8001f0c:	330b      	adds	r3, #11
 8001f0e:	2200      	movs	r2, #0
 8001f10:	701a      	strb	r2, [r3, #0]
		mNumOfAssignedSensors++;
 8001f12:	4b07      	ldr	r3, [pc, #28]	; (8001f30 <TEMP_AssignSensor+0xcc>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	3301      	adds	r3, #1
 8001f18:	b2da      	uxtb	r2, r3
 8001f1a:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <TEMP_AssignSensor+0xcc>)
 8001f1c:	701a      	strb	r2, [r3, #0]
		return 0;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	e000      	b.n	8001f24 <TEMP_AssignSensor+0xc0>
	}
	else
	{
		return 1;
 8001f22:	2301      	movs	r3, #1
	}
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	2000071c 	.word	0x2000071c
 8001f34:	20000720 	.word	0x20000720

08001f38 <UI_Init>:
void UI_Struct_Initialisation (sUI init_struct, sUI *target);



void UI_Init (sUIHwInit* hw)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b088      	sub	sp, #32
 8001f3c:	af02      	add	r7, sp, #8
 8001f3e:	6078      	str	r0, [r7, #4]
	sUI init_struct;
	
	init_struct.Status			= eUI_OFF;
 8001f40:	2300      	movs	r3, #0
 8001f42:	72bb      	strb	r3, [r7, #10]
	init_struct.Led_Cnt			= 0x00;
 8001f44:	2300      	movs	r3, #0
 8001f46:	813b      	strh	r3, [r7, #8]
	
	init_struct.Pin					= hw->Led_Life.Pin;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	613b      	str	r3, [r7, #16]
	init_struct.Port				= hw->Led_Life.Port;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	60fb      	str	r3, [r7, #12]
	init_struct.Logic				= hw->Led_Life.Logic;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	7a1b      	ldrb	r3, [r3, #8]
 8001f58:	753b      	strb	r3, [r7, #20]
	UI_Struct_Initialisation (init_struct, &LED_Life);
 8001f5a:	4b27      	ldr	r3, [pc, #156]	; (8001ff8 <UI_Init+0xc0>)
 8001f5c:	9300      	str	r3, [sp, #0]
 8001f5e:	f107 0308 	add.w	r3, r7, #8
 8001f62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f64:	f000 f852 	bl	800200c <UI_Struct_Initialisation>
	
	init_struct.Pin					= hw->Led_R.Pin;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	613b      	str	r3, [r7, #16]
	init_struct.Port				= hw->Led_R.Port;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	60fb      	str	r3, [r7, #12]
	init_struct.Logic				= hw->Led_R.Logic;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	7d1b      	ldrb	r3, [r3, #20]
 8001f78:	753b      	strb	r3, [r7, #20]
	UI_Struct_Initialisation (init_struct, &LED_R);
 8001f7a:	4b20      	ldr	r3, [pc, #128]	; (8001ffc <UI_Init+0xc4>)
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	f107 0308 	add.w	r3, r7, #8
 8001f82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f84:	f000 f842 	bl	800200c <UI_Struct_Initialisation>

#ifndef LIMITED_UI

	init_struct.Pin					= hw->Led_G.Pin;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	69db      	ldr	r3, [r3, #28]
 8001f8c:	613b      	str	r3, [r7, #16]
	init_struct.Port				= hw->Led_G.Port;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	699b      	ldr	r3, [r3, #24]
 8001f92:	60fb      	str	r3, [r7, #12]
	init_struct.Logic				= hw->Led_G.Logic;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f9a:	753b      	strb	r3, [r7, #20]
	UI_Struct_Initialisation (init_struct, &LED_G);
 8001f9c:	4b18      	ldr	r3, [pc, #96]	; (8002000 <UI_Init+0xc8>)
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	f107 0308 	add.w	r3, r7, #8
 8001fa4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fa6:	f000 f831 	bl	800200c <UI_Struct_Initialisation>

	init_struct.Pin					= hw->Led_B.Pin;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fae:	613b      	str	r3, [r7, #16]
	init_struct.Port				= hw->Led_B.Port;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb4:	60fb      	str	r3, [r7, #12]
	init_struct.Logic				= hw->Led_B.Logic;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001fbc:	753b      	strb	r3, [r7, #20]
	UI_Struct_Initialisation (init_struct, &LED_B);
 8001fbe:	4b11      	ldr	r3, [pc, #68]	; (8002004 <UI_Init+0xcc>)
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	f107 0308 	add.w	r3, r7, #8
 8001fc6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fc8:	f000 f820 	bl	800200c <UI_Struct_Initialisation>

	init_struct.Pin					= hw->Buzzer.Pin;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fd0:	613b      	str	r3, [r7, #16]
	init_struct.Port				= hw->Buzzer.Port;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd6:	60fb      	str	r3, [r7, #12]
	init_struct.Logic				= hw->Buzzer.Logic;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001fde:	753b      	strb	r3, [r7, #20]
  UI_Struct_Initialisation (init_struct, &Buzzer);
 8001fe0:	4b09      	ldr	r3, [pc, #36]	; (8002008 <UI_Init+0xd0>)
 8001fe2:	9300      	str	r3, [sp, #0]
 8001fe4:	f107 0308 	add.w	r3, r7, #8
 8001fe8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fea:	f000 f80f 	bl	800200c <UI_Struct_Initialisation>
#endif
}
 8001fee:	bf00      	nop
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000908 	.word	0x20000908
 8001ffc:	20000918 	.word	0x20000918
 8002000:	20000928 	.word	0x20000928
 8002004:	20000938 	.word	0x20000938
 8002008:	20000948 	.word	0x20000948

0800200c <UI_Struct_Initialisation>:
/**
* @brief  Reading of actual states on defined Digital input
* @param	*di_input	Pointer to Digital input
*/
void UI_Struct_Initialisation (sUI init_struct, sUI *target)
{
 800200c:	b590      	push	{r4, r7, lr}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	463c      	mov	r4, r7
 8002014:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	*target = init_struct;
 8002018:	6a3b      	ldr	r3, [r7, #32]
 800201a:	461c      	mov	r4, r3
 800201c:	463b      	mov	r3, r7
 800201e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002020:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	UI_Control(target,0);
 8002024:	2100      	movs	r1, #0
 8002026:	6a38      	ldr	r0, [r7, #32]
 8002028:	f000 f83e 	bl	80020a8 <UI_Control>
}
 800202c:	bf00      	nop
 800202e:	3714      	adds	r7, #20
 8002030:	46bd      	mov	sp, r7
 8002032:	bd90      	pop	{r4, r7, pc}

08002034 <UI_Update_10ms>:


// periodicaly scheduled updtae function
void UI_Update_10ms()
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
	UI_Control(&LED_Life, 	0x00);
 8002038:	2100      	movs	r1, #0
 800203a:	480a      	ldr	r0, [pc, #40]	; (8002064 <UI_Update_10ms+0x30>)
 800203c:	f000 f834 	bl	80020a8 <UI_Control>
	UI_Control(&LED_R, 	0x00);
 8002040:	2100      	movs	r1, #0
 8002042:	4809      	ldr	r0, [pc, #36]	; (8002068 <UI_Update_10ms+0x34>)
 8002044:	f000 f830 	bl	80020a8 <UI_Control>
#ifndef LIMITED_UI
	UI_Control(&LED_G, 	0x00);
 8002048:	2100      	movs	r1, #0
 800204a:	4808      	ldr	r0, [pc, #32]	; (800206c <UI_Update_10ms+0x38>)
 800204c:	f000 f82c 	bl	80020a8 <UI_Control>
	UI_Control(&LED_B, 	0x00);
 8002050:	2100      	movs	r1, #0
 8002052:	4807      	ldr	r0, [pc, #28]	; (8002070 <UI_Update_10ms+0x3c>)
 8002054:	f000 f828 	bl	80020a8 <UI_Control>
	UI_Control(&Buzzer, 	0x00);
 8002058:	2100      	movs	r1, #0
 800205a:	4806      	ldr	r0, [pc, #24]	; (8002074 <UI_Update_10ms+0x40>)
 800205c:	f000 f824 	bl	80020a8 <UI_Control>
#endif
}
 8002060:	bf00      	nop
 8002062:	bd80      	pop	{r7, pc}
 8002064:	20000908 	.word	0x20000908
 8002068:	20000918 	.word	0x20000918
 800206c:	20000928 	.word	0x20000928
 8002070:	20000938 	.word	0x20000938
 8002074:	20000948 	.word	0x20000948

08002078 <UI_LED_Life_SetMode>:
		LED_B.Led_Cnt = 0;
	}
}

void UI_LED_Life_SetMode(eUI_Status status)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	71fb      	strb	r3, [r7, #7]
	if (LED_Life.Status != status)
 8002082:	4b08      	ldr	r3, [pc, #32]	; (80020a4 <UI_LED_Life_SetMode+0x2c>)
 8002084:	789b      	ldrb	r3, [r3, #2]
 8002086:	79fa      	ldrb	r2, [r7, #7]
 8002088:	429a      	cmp	r2, r3
 800208a:	d005      	beq.n	8002098 <UI_LED_Life_SetMode+0x20>
	{
		LED_Life.Status = status;
 800208c:	4a05      	ldr	r2, [pc, #20]	; (80020a4 <UI_LED_Life_SetMode+0x2c>)
 800208e:	79fb      	ldrb	r3, [r7, #7]
 8002090:	7093      	strb	r3, [r2, #2]
		LED_Life.Led_Cnt = 0;
 8002092:	4b04      	ldr	r3, [pc, #16]	; (80020a4 <UI_LED_Life_SetMode+0x2c>)
 8002094:	2200      	movs	r2, #0
 8002096:	801a      	strh	r2, [r3, #0]
	}
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	20000908 	.word	0x20000908

080020a8 <UI_Control>:
  * @brief  Controlling states of LED 
  * @param  led: Pointer to specific LED
  * @param  led_switch: If isn't this parameter null, the function inverts status of specific LED, but LED has to be in TOGGLE mode!
  */
static void UI_Control (sUI *led,uint8_t led_switch)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	70fb      	strb	r3, [r7, #3]

	switch(led->Status)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	789b      	ldrb	r3, [r3, #2]
 80020b8:	2b08      	cmp	r3, #8
 80020ba:	f200 823f 	bhi.w	800253c <UI_Control+0x494>
 80020be:	a201      	add	r2, pc, #4	; (adr r2, 80020c4 <UI_Control+0x1c>)
 80020c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c4:	080020e9 	.word	0x080020e9
 80020c8:	08002119 	.word	0x08002119
 80020cc:	08002149 	.word	0x08002149
 80020d0:	080021c1 	.word	0x080021c1
 80020d4:	08002239 	.word	0x08002239
 80020d8:	080022ad 	.word	0x080022ad
 80020dc:	08002323 	.word	0x08002323
 80020e0:	080023b7 	.word	0x080023b7
 80020e4:	0800239b 	.word	0x0800239b
	{
		case eUI_OFF:
			if(led->Logic == eUIL_NEGATIVE)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	7b1b      	ldrb	r3, [r3, #12]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d109      	bne.n	8002104 <UI_Control+0x5c>
			{
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6858      	ldr	r0, [r3, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	2201      	movs	r2, #1
 80020fc:	4619      	mov	r1, r3
 80020fe:	f002 febd 	bl	8004e7c <HAL_GPIO_WritePin>
			}
			else
			{
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
			}
			break;
 8002102:	e226      	b.n	8002552 <UI_Control+0x4aa>
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6858      	ldr	r0, [r3, #4]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	b29b      	uxth	r3, r3
 800210e:	2200      	movs	r2, #0
 8002110:	4619      	mov	r1, r3
 8002112:	f002 feb3 	bl	8004e7c <HAL_GPIO_WritePin>
			break;
 8002116:	e21c      	b.n	8002552 <UI_Control+0x4aa>
		case eUI_ON:
			if(led->Logic == eUIL_NEGATIVE)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	7b1b      	ldrb	r3, [r3, #12]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d109      	bne.n	8002134 <UI_Control+0x8c>
			{
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6858      	ldr	r0, [r3, #4]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	b29b      	uxth	r3, r3
 800212a:	2200      	movs	r2, #0
 800212c:	4619      	mov	r1, r3
 800212e:	f002 fea5 	bl	8004e7c <HAL_GPIO_WritePin>
			}
			else
			{
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
			}			
			break;
 8002132:	e20e      	b.n	8002552 <UI_Control+0x4aa>
				HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6858      	ldr	r0, [r3, #4]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	b29b      	uxth	r3, r3
 800213e:	2201      	movs	r2, #1
 8002140:	4619      	mov	r1, r3
 8002142:	f002 fe9b 	bl	8004e7c <HAL_GPIO_WritePin>
			break;
 8002146:	e204      	b.n	8002552 <UI_Control+0x4aa>
		case eUI_BLINKING_SLOW:
			if(led->Led_Cnt <= 50)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	881b      	ldrh	r3, [r3, #0]
 800214c:	2b32      	cmp	r3, #50	; 0x32
 800214e:	d817      	bhi.n	8002180 <UI_Control+0xd8>
			{
				if(led->Logic == eUIL_NEGATIVE)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	7b1b      	ldrb	r3, [r3, #12]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d109      	bne.n	800216c <UI_Control+0xc4>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6858      	ldr	r0, [r3, #4]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	b29b      	uxth	r3, r3
 8002162:	2200      	movs	r2, #0
 8002164:	4619      	mov	r1, r3
 8002166:	f002 fe89 	bl	8004e7c <HAL_GPIO_WritePin>
 800216a:	e020      	b.n	80021ae <UI_Control+0x106>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6858      	ldr	r0, [r3, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	b29b      	uxth	r3, r3
 8002176:	2201      	movs	r2, #1
 8002178:	4619      	mov	r1, r3
 800217a:	f002 fe7f 	bl	8004e7c <HAL_GPIO_WritePin>
 800217e:	e016      	b.n	80021ae <UI_Control+0x106>
				}	
			}
			else
			{
				if(led->Logic == eUIL_NEGATIVE)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	7b1b      	ldrb	r3, [r3, #12]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d109      	bne.n	800219c <UI_Control+0xf4>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6858      	ldr	r0, [r3, #4]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	b29b      	uxth	r3, r3
 8002192:	2201      	movs	r2, #1
 8002194:	4619      	mov	r1, r3
 8002196:	f002 fe71 	bl	8004e7c <HAL_GPIO_WritePin>
 800219a:	e008      	b.n	80021ae <UI_Control+0x106>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6858      	ldr	r0, [r3, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	2200      	movs	r2, #0
 80021a8:	4619      	mov	r1, r3
 80021aa:	f002 fe67 	bl	8004e7c <HAL_GPIO_WritePin>
				}
			}

			if(led->Led_Cnt >= 100)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	881b      	ldrh	r3, [r3, #0]
 80021b2:	2b63      	cmp	r3, #99	; 0x63
 80021b4:	f240 81c4 	bls.w	8002540 <UI_Control+0x498>
			{
				led->Led_Cnt = 0;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	801a      	strh	r2, [r3, #0]
			}
			break;
 80021be:	e1bf      	b.n	8002540 <UI_Control+0x498>
		case eUI_BLINKING_FAST:
			if(led->Led_Cnt <= 10 )
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	881b      	ldrh	r3, [r3, #0]
 80021c4:	2b0a      	cmp	r3, #10
 80021c6:	d817      	bhi.n	80021f8 <UI_Control+0x150>
			{
				if(led->Logic == eUIL_NEGATIVE)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	7b1b      	ldrb	r3, [r3, #12]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d109      	bne.n	80021e4 <UI_Control+0x13c>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6858      	ldr	r0, [r3, #4]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	b29b      	uxth	r3, r3
 80021da:	2200      	movs	r2, #0
 80021dc:	4619      	mov	r1, r3
 80021de:	f002 fe4d 	bl	8004e7c <HAL_GPIO_WritePin>
 80021e2:	e020      	b.n	8002226 <UI_Control+0x17e>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6858      	ldr	r0, [r3, #4]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	2201      	movs	r2, #1
 80021f0:	4619      	mov	r1, r3
 80021f2:	f002 fe43 	bl	8004e7c <HAL_GPIO_WritePin>
 80021f6:	e016      	b.n	8002226 <UI_Control+0x17e>
				}	
			}
			else
			{
				if(led->Logic == eUIL_NEGATIVE)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	7b1b      	ldrb	r3, [r3, #12]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d109      	bne.n	8002214 <UI_Control+0x16c>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6858      	ldr	r0, [r3, #4]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	b29b      	uxth	r3, r3
 800220a:	2201      	movs	r2, #1
 800220c:	4619      	mov	r1, r3
 800220e:	f002 fe35 	bl	8004e7c <HAL_GPIO_WritePin>
 8002212:	e008      	b.n	8002226 <UI_Control+0x17e>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6858      	ldr	r0, [r3, #4]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	689b      	ldr	r3, [r3, #8]
 800221c:	b29b      	uxth	r3, r3
 800221e:	2200      	movs	r2, #0
 8002220:	4619      	mov	r1, r3
 8002222:	f002 fe2b 	bl	8004e7c <HAL_GPIO_WritePin>
				}
			}

			if(led->Led_Cnt >= 20)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	881b      	ldrh	r3, [r3, #0]
 800222a:	2b13      	cmp	r3, #19
 800222c:	f240 818a 	bls.w	8002544 <UI_Control+0x49c>
			{
				led->Led_Cnt = 0;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	801a      	strh	r2, [r3, #0]
			}			
			break;
 8002236:	e185      	b.n	8002544 <UI_Control+0x49c>
		case eUI_BLINK_ONCE:
			if(led->Led_Cnt <= 2)  // blink for 20ms
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	881b      	ldrh	r3, [r3, #0]
 800223c:	2b02      	cmp	r3, #2
 800223e:	d817      	bhi.n	8002270 <UI_Control+0x1c8>
			{
				if(led->Logic == eUIL_NEGATIVE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	7b1b      	ldrb	r3, [r3, #12]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d109      	bne.n	800225c <UI_Control+0x1b4>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6858      	ldr	r0, [r3, #4]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	b29b      	uxth	r3, r3
 8002252:	2200      	movs	r2, #0
 8002254:	4619      	mov	r1, r3
 8002256:	f002 fe11 	bl	8004e7c <HAL_GPIO_WritePin>
				}
				
				led->Status = eUI_OFF;   // go to permanent off state
				led->Led_Cnt = 0;
			}		
			break;
 800225a:	e17a      	b.n	8002552 <UI_Control+0x4aa>
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6858      	ldr	r0, [r3, #4]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	b29b      	uxth	r3, r3
 8002266:	2201      	movs	r2, #1
 8002268:	4619      	mov	r1, r3
 800226a:	f002 fe07 	bl	8004e7c <HAL_GPIO_WritePin>
			break;
 800226e:	e170      	b.n	8002552 <UI_Control+0x4aa>
				if(led->Logic == eUIL_NEGATIVE)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	7b1b      	ldrb	r3, [r3, #12]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d109      	bne.n	800228c <UI_Control+0x1e4>
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6858      	ldr	r0, [r3, #4]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	b29b      	uxth	r3, r3
 8002282:	2201      	movs	r2, #1
 8002284:	4619      	mov	r1, r3
 8002286:	f002 fdf9 	bl	8004e7c <HAL_GPIO_WritePin>
 800228a:	e008      	b.n	800229e <UI_Control+0x1f6>
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6858      	ldr	r0, [r3, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	b29b      	uxth	r3, r3
 8002296:	2200      	movs	r2, #0
 8002298:	4619      	mov	r1, r3
 800229a:	f002 fdef 	bl	8004e7c <HAL_GPIO_WritePin>
				led->Status = eUI_OFF;   // go to permanent off state
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	709a      	strb	r2, [r3, #2]
				led->Led_Cnt = 0;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	801a      	strh	r2, [r3, #0]
			break;
 80022aa:	e152      	b.n	8002552 <UI_Control+0x4aa>
		 case eUI_BEEP_ONCE:
					if(led->Led_Cnt <= 300)  // beep for 3 sec
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	881b      	ldrh	r3, [r3, #0]
 80022b0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80022b4:	d817      	bhi.n	80022e6 <UI_Control+0x23e>
					{
						if(led->Logic == eUIL_NEGATIVE)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	7b1b      	ldrb	r3, [r3, #12]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d109      	bne.n	80022d2 <UI_Control+0x22a>
						{
							HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6858      	ldr	r0, [r3, #4]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	2200      	movs	r2, #0
 80022ca:	4619      	mov	r1, r3
 80022cc:	f002 fdd6 	bl	8004e7c <HAL_GPIO_WritePin>
						}

						led->Status = eUI_OFF;   // go to permanent off state
						led->Led_Cnt = 0;
					}
					break;
 80022d0:	e13f      	b.n	8002552 <UI_Control+0x4aa>
							HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6858      	ldr	r0, [r3, #4]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	b29b      	uxth	r3, r3
 80022dc:	2201      	movs	r2, #1
 80022de:	4619      	mov	r1, r3
 80022e0:	f002 fdcc 	bl	8004e7c <HAL_GPIO_WritePin>
					break;
 80022e4:	e135      	b.n	8002552 <UI_Control+0x4aa>
						if(led->Logic == eUIL_NEGATIVE)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	7b1b      	ldrb	r3, [r3, #12]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d109      	bne.n	8002302 <UI_Control+0x25a>
							HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6858      	ldr	r0, [r3, #4]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	2201      	movs	r2, #1
 80022fa:	4619      	mov	r1, r3
 80022fc:	f002 fdbe 	bl	8004e7c <HAL_GPIO_WritePin>
 8002300:	e008      	b.n	8002314 <UI_Control+0x26c>
							HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6858      	ldr	r0, [r3, #4]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	b29b      	uxth	r3, r3
 800230c:	2200      	movs	r2, #0
 800230e:	4619      	mov	r1, r3
 8002310:	f002 fdb4 	bl	8004e7c <HAL_GPIO_WritePin>
						led->Status = eUI_OFF;   // go to permanent off state
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	709a      	strb	r2, [r3, #2]
						led->Led_Cnt = 0;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	801a      	strh	r2, [r3, #0]
					break;
 8002320:	e117      	b.n	8002552 <UI_Control+0x4aa>
		case eUI_FLASH:
			if(led->Led_Cnt < 2)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d817      	bhi.n	800235a <UI_Control+0x2b2>
			{
				if(led->Logic == eUIL_NEGATIVE)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	7b1b      	ldrb	r3, [r3, #12]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d109      	bne.n	8002346 <UI_Control+0x29e>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6858      	ldr	r0, [r3, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	b29b      	uxth	r3, r3
 800233c:	2200      	movs	r2, #0
 800233e:	4619      	mov	r1, r3
 8002340:	f002 fd9c 	bl	8004e7c <HAL_GPIO_WritePin>
 8002344:	e020      	b.n	8002388 <UI_Control+0x2e0>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6858      	ldr	r0, [r3, #4]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	b29b      	uxth	r3, r3
 8002350:	2201      	movs	r2, #1
 8002352:	4619      	mov	r1, r3
 8002354:	f002 fd92 	bl	8004e7c <HAL_GPIO_WritePin>
 8002358:	e016      	b.n	8002388 <UI_Control+0x2e0>
				}	
			}
			else
			{
				if(led->Logic == eUIL_NEGATIVE)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	7b1b      	ldrb	r3, [r3, #12]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d109      	bne.n	8002376 <UI_Control+0x2ce>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6858      	ldr	r0, [r3, #4]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	b29b      	uxth	r3, r3
 800236c:	2201      	movs	r2, #1
 800236e:	4619      	mov	r1, r3
 8002370:	f002 fd84 	bl	8004e7c <HAL_GPIO_WritePin>
 8002374:	e008      	b.n	8002388 <UI_Control+0x2e0>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6858      	ldr	r0, [r3, #4]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	b29b      	uxth	r3, r3
 8002380:	2200      	movs	r2, #0
 8002382:	4619      	mov	r1, r3
 8002384:	f002 fd7a 	bl	8004e7c <HAL_GPIO_WritePin>
				}
			}

			if(led->Led_Cnt >= 200)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	881b      	ldrh	r3, [r3, #0]
 800238c:	2bc7      	cmp	r3, #199	; 0xc7
 800238e:	f240 80db 	bls.w	8002548 <UI_Control+0x4a0>
			{
				led->Led_Cnt = 0;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	801a      	strh	r2, [r3, #0]
			}			
			break;
 8002398:	e0d6      	b.n	8002548 <UI_Control+0x4a0>
		case eUI_TOGGLE:
			if(led_switch)
 800239a:	78fb      	ldrb	r3, [r7, #3]
 800239c:	2b00      	cmp	r3, #0
 800239e:	f000 80d5 	beq.w	800254c <UI_Control+0x4a4>
			{
				HAL_GPIO_TogglePin(led->Port,led->Pin);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	4619      	mov	r1, r3
 80023ae:	4610      	mov	r0, r2
 80023b0:	f002 fd7d 	bl	8004eae <HAL_GPIO_TogglePin>
			}
			break;
 80023b4:	e0ca      	b.n	800254c <UI_Control+0x4a4>
		case eUI_COMBI_1:
			if(led->Led_Cnt < 10)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	2b09      	cmp	r3, #9
 80023bc:	d817      	bhi.n	80023ee <UI_Control+0x346>
			{
				if(led->Logic == eUIL_NEGATIVE)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	7b1b      	ldrb	r3, [r3, #12]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d109      	bne.n	80023da <UI_Control+0x332>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6858      	ldr	r0, [r3, #4]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	2200      	movs	r2, #0
 80023d2:	4619      	mov	r1, r3
 80023d4:	f002 fd52 	bl	8004e7c <HAL_GPIO_WritePin>
 80023d8:	e0a8      	b.n	800252c <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6858      	ldr	r0, [r3, #4]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	2201      	movs	r2, #1
 80023e6:	4619      	mov	r1, r3
 80023e8:	f002 fd48 	bl	8004e7c <HAL_GPIO_WritePin>
 80023ec:	e09e      	b.n	800252c <UI_Control+0x484>
				}	
			}
			else if((led->Led_Cnt >= 10)&&(led->Led_Cnt < 50))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	881b      	ldrh	r3, [r3, #0]
 80023f2:	2b09      	cmp	r3, #9
 80023f4:	d91b      	bls.n	800242e <UI_Control+0x386>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	881b      	ldrh	r3, [r3, #0]
 80023fa:	2b31      	cmp	r3, #49	; 0x31
 80023fc:	d817      	bhi.n	800242e <UI_Control+0x386>
			{
				if(led->Logic == eUIL_NEGATIVE)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	7b1b      	ldrb	r3, [r3, #12]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d109      	bne.n	800241a <UI_Control+0x372>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6858      	ldr	r0, [r3, #4]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	b29b      	uxth	r3, r3
 8002410:	2201      	movs	r2, #1
 8002412:	4619      	mov	r1, r3
 8002414:	f002 fd32 	bl	8004e7c <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 8002418:	e088      	b.n	800252c <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6858      	ldr	r0, [r3, #4]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	b29b      	uxth	r3, r3
 8002424:	2200      	movs	r2, #0
 8002426:	4619      	mov	r1, r3
 8002428:	f002 fd28 	bl	8004e7c <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 800242c:	e07e      	b.n	800252c <UI_Control+0x484>
				}
			}
			else if((led->Led_Cnt >= 50)&&(led->Led_Cnt < 60))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	2b31      	cmp	r3, #49	; 0x31
 8002434:	d91b      	bls.n	800246e <UI_Control+0x3c6>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	881b      	ldrh	r3, [r3, #0]
 800243a:	2b3b      	cmp	r3, #59	; 0x3b
 800243c:	d817      	bhi.n	800246e <UI_Control+0x3c6>
			{
				if(led->Logic == eUIL_NEGATIVE)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	7b1b      	ldrb	r3, [r3, #12]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d109      	bne.n	800245a <UI_Control+0x3b2>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6858      	ldr	r0, [r3, #4]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	b29b      	uxth	r3, r3
 8002450:	2200      	movs	r2, #0
 8002452:	4619      	mov	r1, r3
 8002454:	f002 fd12 	bl	8004e7c <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 8002458:	e068      	b.n	800252c <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6858      	ldr	r0, [r3, #4]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	b29b      	uxth	r3, r3
 8002464:	2201      	movs	r2, #1
 8002466:	4619      	mov	r1, r3
 8002468:	f002 fd08 	bl	8004e7c <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 800246c:	e05e      	b.n	800252c <UI_Control+0x484>
				}	
			}
			else if((led->Led_Cnt >= 60)&&(led->Led_Cnt < 100))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	881b      	ldrh	r3, [r3, #0]
 8002472:	2b3b      	cmp	r3, #59	; 0x3b
 8002474:	d91b      	bls.n	80024ae <UI_Control+0x406>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	881b      	ldrh	r3, [r3, #0]
 800247a:	2b63      	cmp	r3, #99	; 0x63
 800247c:	d817      	bhi.n	80024ae <UI_Control+0x406>
			{
				if(led->Logic == eUIL_NEGATIVE)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	7b1b      	ldrb	r3, [r3, #12]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d109      	bne.n	800249a <UI_Control+0x3f2>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6858      	ldr	r0, [r3, #4]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	b29b      	uxth	r3, r3
 8002490:	2201      	movs	r2, #1
 8002492:	4619      	mov	r1, r3
 8002494:	f002 fcf2 	bl	8004e7c <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 8002498:	e048      	b.n	800252c <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6858      	ldr	r0, [r3, #4]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	2200      	movs	r2, #0
 80024a6:	4619      	mov	r1, r3
 80024a8:	f002 fce8 	bl	8004e7c <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 80024ac:	e03e      	b.n	800252c <UI_Control+0x484>
				}
			}
			else if((led->Led_Cnt >= 100)&&(led->Led_Cnt < 150))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	881b      	ldrh	r3, [r3, #0]
 80024b2:	2b63      	cmp	r3, #99	; 0x63
 80024b4:	d91b      	bls.n	80024ee <UI_Control+0x446>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	881b      	ldrh	r3, [r3, #0]
 80024ba:	2b95      	cmp	r3, #149	; 0x95
 80024bc:	d817      	bhi.n	80024ee <UI_Control+0x446>
			{
				if(led->Logic == eUIL_NEGATIVE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	7b1b      	ldrb	r3, [r3, #12]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d109      	bne.n	80024da <UI_Control+0x432>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6858      	ldr	r0, [r3, #4]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	2200      	movs	r2, #0
 80024d2:	4619      	mov	r1, r3
 80024d4:	f002 fcd2 	bl	8004e7c <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 80024d8:	e028      	b.n	800252c <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6858      	ldr	r0, [r3, #4]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	2201      	movs	r2, #1
 80024e6:	4619      	mov	r1, r3
 80024e8:	f002 fcc8 	bl	8004e7c <HAL_GPIO_WritePin>
				if(led->Logic == eUIL_NEGATIVE)
 80024ec:	e01e      	b.n	800252c <UI_Control+0x484>
				}	
			}
			else if((led->Led_Cnt >= 150)&&(led->Led_Cnt < 200))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	881b      	ldrh	r3, [r3, #0]
 80024f2:	2b95      	cmp	r3, #149	; 0x95
 80024f4:	d91a      	bls.n	800252c <UI_Control+0x484>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	2bc7      	cmp	r3, #199	; 0xc7
 80024fc:	d816      	bhi.n	800252c <UI_Control+0x484>
			{
				if(led->Logic == eUIL_NEGATIVE)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	7b1b      	ldrb	r3, [r3, #12]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d109      	bne.n	800251a <UI_Control+0x472>
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_SET);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6858      	ldr	r0, [r3, #4]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	b29b      	uxth	r3, r3
 8002510:	2201      	movs	r2, #1
 8002512:	4619      	mov	r1, r3
 8002514:	f002 fcb2 	bl	8004e7c <HAL_GPIO_WritePin>
 8002518:	e008      	b.n	800252c <UI_Control+0x484>
				}
				else
				{
					HAL_GPIO_WritePin(led->Port,led->Pin,GPIO_PIN_RESET);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6858      	ldr	r0, [r3, #4]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	b29b      	uxth	r3, r3
 8002524:	2200      	movs	r2, #0
 8002526:	4619      	mov	r1, r3
 8002528:	f002 fca8 	bl	8004e7c <HAL_GPIO_WritePin>
				}
			}

			if(led->Led_Cnt >= 200)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	881b      	ldrh	r3, [r3, #0]
 8002530:	2bc7      	cmp	r3, #199	; 0xc7
 8002532:	d90d      	bls.n	8002550 <UI_Control+0x4a8>
			{
				led->Led_Cnt = 0;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	801a      	strh	r2, [r3, #0]
			}			
			
			break;
 800253a:	e009      	b.n	8002550 <UI_Control+0x4a8>
		default:
			break;
 800253c:	bf00      	nop
 800253e:	e008      	b.n	8002552 <UI_Control+0x4aa>
			break;
 8002540:	bf00      	nop
 8002542:	e006      	b.n	8002552 <UI_Control+0x4aa>
			break;
 8002544:	bf00      	nop
 8002546:	e004      	b.n	8002552 <UI_Control+0x4aa>
			break;
 8002548:	bf00      	nop
 800254a:	e002      	b.n	8002552 <UI_Control+0x4aa>
			break;
 800254c:	bf00      	nop
 800254e:	e000      	b.n	8002552 <UI_Control+0x4aa>
			break;
 8002550:	bf00      	nop
	}
	
	if(led->Led_Cnt < 0xFFFF)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	881b      	ldrh	r3, [r3, #0]
 8002556:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800255a:	4293      	cmp	r3, r2
 800255c:	d005      	beq.n	800256a <UI_Control+0x4c2>
	{
		led->Led_Cnt++;		
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	881b      	ldrh	r3, [r3, #0]
 8002562:	3301      	adds	r3, #1
 8002564:	b29a      	uxth	r2, r3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	801a      	strh	r2, [r3, #0]
	}	
}
 800256a:	bf00      	nop
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop

08002574 <VAR_Init>:

int16_t mDummyVar = 0x8000;


void VAR_Init(void)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
	int i;
	for(i = 0; i < NUM_OF_VARIABLES; i++)
 800257a:	2300      	movs	r3, #0
 800257c:	607b      	str	r3, [r7, #4]
 800257e:	e013      	b.n	80025a8 <VAR_Init+0x34>
	{
		Vars[i].valid = 0;
 8002580:	4a0e      	ldr	r2, [pc, #56]	; (80025bc <VAR_Init+0x48>)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2100      	movs	r1, #0
 8002586:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		Vars[i].local = 0;
 800258a:	4a0c      	ldr	r2, [pc, #48]	; (80025bc <VAR_Init+0x48>)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	4413      	add	r3, r2
 8002592:	2200      	movs	r2, #0
 8002594:	705a      	strb	r2, [r3, #1]
		Vars[i].value = 0;
 8002596:	4a09      	ldr	r2, [pc, #36]	; (80025bc <VAR_Init+0x48>)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	4413      	add	r3, r2
 800259e:	2200      	movs	r2, #0
 80025a0:	805a      	strh	r2, [r3, #2]
	for(i = 0; i < NUM_OF_VARIABLES; i++)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	3301      	adds	r3, #1
 80025a6:	607b      	str	r3, [r7, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2bfe      	cmp	r3, #254	; 0xfe
 80025ac:	dde8      	ble.n	8002580 <VAR_Init+0xc>
	}
}
 80025ae:	bf00      	nop
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr
 80025bc:	20000958 	.word	0x20000958

080025c0 <VAR_GetVariable>:

int16_t VAR_GetVariable(uint16_t varId, uint16_t* invalid)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	6039      	str	r1, [r7, #0]
 80025ca:	80fb      	strh	r3, [r7, #6]
	if (varId < NUM_OF_VARIABLES)
 80025cc:	88fb      	ldrh	r3, [r7, #6]
 80025ce:	2bfe      	cmp	r3, #254	; 0xfe
 80025d0:	d816      	bhi.n	8002600 <VAR_GetVariable+0x40>
	{
		if(Vars[varId].valid == 0)
 80025d2:	88fb      	ldrh	r3, [r7, #6]
 80025d4:	4a13      	ldr	r2, [pc, #76]	; (8002624 <VAR_GetVariable+0x64>)
 80025d6:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d109      	bne.n	80025f2 <VAR_GetVariable+0x32>
		{
			if (invalid != NULL) *invalid |= INVALID_FLAG;
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d006      	beq.n	80025f2 <VAR_GetVariable+0x32>
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	881b      	ldrh	r3, [r3, #0]
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	801a      	strh	r2, [r3, #0]
		}
		return Vars[varId].value;
 80025f2:	88fb      	ldrh	r3, [r7, #6]
 80025f4:	4a0b      	ldr	r2, [pc, #44]	; (8002624 <VAR_GetVariable+0x64>)
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	4413      	add	r3, r2
 80025fa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80025fe:	e00a      	b.n	8002616 <VAR_GetVariable+0x56>
	}
	else
	{
		if (invalid != NULL) *invalid |= INVALID_FLAG;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d006      	beq.n	8002614 <VAR_GetVariable+0x54>
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	881b      	ldrh	r3, [r3, #0]
 800260a:	f043 0301 	orr.w	r3, r3, #1
 800260e:	b29a      	uxth	r2, r3
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	801a      	strh	r2, [r3, #0]
		return 0;
 8002614:	2300      	movs	r3, #0
	}
}
 8002616:	4618      	mov	r0, r3
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	20000958 	.word	0x20000958

08002628 <VAR_SetVariable>:
		return &(Vars[varId].value);
	}
}

void VAR_SetVariable(uint8_t varId, int16_t value, uint8_t valid)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	71fb      	strb	r3, [r7, #7]
 8002632:	460b      	mov	r3, r1
 8002634:	80bb      	strh	r3, [r7, #4]
 8002636:	4613      	mov	r3, r2
 8002638:	71bb      	strb	r3, [r7, #6]
	if (varId < NUM_OF_VARIABLES)
 800263a:	79fb      	ldrb	r3, [r7, #7]
 800263c:	2bff      	cmp	r3, #255	; 0xff
 800263e:	d00a      	beq.n	8002656 <VAR_SetVariable+0x2e>
	{
		Vars[varId].valid = valid;
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	4908      	ldr	r1, [pc, #32]	; (8002664 <VAR_SetVariable+0x3c>)
 8002644:	79ba      	ldrb	r2, [r7, #6]
 8002646:	f801 2023 	strb.w	r2, [r1, r3, lsl #2]
		Vars[varId].value = value;
 800264a:	79fb      	ldrb	r3, [r7, #7]
 800264c:	4a05      	ldr	r2, [pc, #20]	; (8002664 <VAR_SetVariable+0x3c>)
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	4413      	add	r3, r2
 8002652:	88ba      	ldrh	r2, [r7, #4]
 8002654:	805a      	strh	r2, [r3, #2]
	}
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	20000958 	.word	0x20000958

08002668 <CB_Create>:
 // s_CanTxMsg Msg;

	

CB_handle CB_Create(uint8_t elementsize, uint16_t length)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	460a      	mov	r2, r1
 8002672:	71fb      	strb	r3, [r7, #7]
 8002674:	4613      	mov	r3, r2
 8002676:	80bb      	strh	r3, [r7, #4]
	CB_handle cb = malloc(sizeof(s_CB)); 
 8002678:	2010      	movs	r0, #16
 800267a:	f008 f89d 	bl	800a7b8 <malloc>
 800267e:	4603      	mov	r3, r0
 8002680:	60fb      	str	r3, [r7, #12]
	cb->buff = malloc (length * elementsize);  // TBD : check pointer
 8002682:	88bb      	ldrh	r3, [r7, #4]
 8002684:	79fa      	ldrb	r2, [r7, #7]
 8002686:	fb02 f303 	mul.w	r3, r2, r3
 800268a:	4618      	mov	r0, r3
 800268c:	f008 f894 	bl	800a7b8 <malloc>
 8002690:	4603      	mov	r3, r0
 8002692:	461a      	mov	r2, r3
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	601a      	str	r2, [r3, #0]
	cb->length = length;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	88ba      	ldrh	r2, [r7, #4]
 800269c:	80da      	strh	r2, [r3, #6]
	cb->head = 0;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2200      	movs	r2, #0
 80026a2:	811a      	strh	r2, [r3, #8]
	cb->tail = 0;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2200      	movs	r2, #0
 80026a8:	815a      	strh	r2, [r3, #10]
	cb->full = 0;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2200      	movs	r2, #0
 80026ae:	731a      	strb	r2, [r3, #12]
	cb->sizeOfElement = elementsize;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	79fa      	ldrb	r2, [r7, #7]
 80026b4:	711a      	strb	r2, [r3, #4]
	
	
	return cb;
 80026b6:	68fb      	ldr	r3, [r7, #12]
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3710      	adds	r7, #16
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <CB_IsEmpty>:
	return noi;
	
}

uint8_t CB_IsEmpty(CB_handle cb)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
	if (cb!= NULL)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d00e      	beq.n	80026ec <CB_IsEmpty+0x2c>
	{
		return (!cb->full && (cb->head == cb->tail));
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	7b1b      	ldrb	r3, [r3, #12]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d107      	bne.n	80026e6 <CB_IsEmpty+0x26>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	891a      	ldrh	r2, [r3, #8]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	895b      	ldrh	r3, [r3, #10]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d101      	bne.n	80026e6 <CB_IsEmpty+0x26>
 80026e2:	2301      	movs	r3, #1
 80026e4:	e000      	b.n	80026e8 <CB_IsEmpty+0x28>
 80026e6:	2300      	movs	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	e000      	b.n	80026ee <CB_IsEmpty+0x2e>
	}
	return 1; 
 80026ec:	2301      	movs	r3, #1
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	370c      	adds	r7, #12
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <CB_Probe>:

// Gets the item from the buffer, but do not remove it from the buffer
// To remove the intem, call CB_Probe() + CB_Remove(), or use CB_Get() to get and remove in one step 

uint8_t CB_Probe(CB_handle cb, uint8_t * item)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
 8002702:	6039      	str	r1, [r7, #0]
	if (cb!= NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d01f      	beq.n	800274a <CB_Probe+0x50>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800270a:	b672      	cpsid	i
}
 800270c:	bf00      	nop
	{

		
		__disable_irq();
			if(!CB_IsEmpty(cb))
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff ffd6 	bl	80026c0 <CB_IsEmpty>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d113      	bne.n	8002742 <CB_Probe+0x48>
			{
				
				memcpy(item, &cb->buff[cb->tail * cb->sizeOfElement], cb->sizeOfElement);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	8952      	ldrh	r2, [r2, #10]
 8002722:	4611      	mov	r1, r2
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	7912      	ldrb	r2, [r2, #4]
 8002728:	fb01 f202 	mul.w	r2, r1, r2
 800272c:	1899      	adds	r1, r3, r2
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	791b      	ldrb	r3, [r3, #4]
 8002732:	461a      	mov	r2, r3
 8002734:	6838      	ldr	r0, [r7, #0]
 8002736:	f008 f84f 	bl	800a7d8 <memcpy>
  __ASM volatile ("cpsie i" : : : "memory");
 800273a:	b662      	cpsie	i
}
 800273c:	bf00      	nop
				//cb->tail = (cb->tail + 1) % cb->length;
				//cb->full = 0;
				__enable_irq();
				return 0;
 800273e:	2300      	movs	r3, #0
 8002740:	e004      	b.n	800274c <CB_Probe+0x52>
  __ASM volatile ("cpsie i" : : : "memory");
 8002742:	b662      	cpsie	i
}
 8002744:	bf00      	nop

			}
			else  // empty buffer
			{
				__enable_irq();
				return 1;
 8002746:	2301      	movs	r3, #1
 8002748:	e000      	b.n	800274c <CB_Probe+0x52>
			}
		}

	// TBD assert
	return 1;
 800274a:	2301      	movs	r3, #1

}
 800274c:	4618      	mov	r0, r3
 800274e:	3708      	adds	r7, #8
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <CB_Remove>:


// Removes the item from the buffer, use together with CB_Probe()
uint8_t CB_Remove(CB_handle cb)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
	if (cb!= NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d01f      	beq.n	80027a2 <CB_Remove+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 8002762:	b672      	cpsid	i
}
 8002764:	bf00      	nop
	{
		
		__disable_irq();
			if(!CB_IsEmpty(cb))
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7ff ffaa 	bl	80026c0 <CB_IsEmpty>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d113      	bne.n	800279a <CB_Remove+0x46>
			{
				cb->tail = (cb->tail + 1) % cb->length;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	895b      	ldrh	r3, [r3, #10]
 8002776:	3301      	adds	r3, #1
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	88d2      	ldrh	r2, [r2, #6]
 800277c:	fb93 f1f2 	sdiv	r1, r3, r2
 8002780:	fb01 f202 	mul.w	r2, r1, r2
 8002784:	1a9b      	subs	r3, r3, r2
 8002786:	b29a      	uxth	r2, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	815a      	strh	r2, [r3, #10]
				cb->full = 0;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	731a      	strb	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8002792:	b662      	cpsie	i
}
 8002794:	bf00      	nop
				__enable_irq();
				return 0;
 8002796:	2300      	movs	r3, #0
 8002798:	e004      	b.n	80027a4 <CB_Remove+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 800279a:	b662      	cpsie	i
}
 800279c:	bf00      	nop

			}
			else  // empty buffer
			{
				__enable_irq();
				return 1;
 800279e:	2301      	movs	r3, #1
 80027a0:	e000      	b.n	80027a4 <CB_Remove+0x50>
			}
		}

	// TBD assert
	return 1;
 80027a2:	2301      	movs	r3, #1

}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <CB_Get>:


uint8_t CB_Get(CB_handle cb, uint8_t * item)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	6039      	str	r1, [r7, #0]
	if (cb!= NULL)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d02f      	beq.n	800281c <CB_Get+0x70>
  __ASM volatile ("cpsid i" : : : "memory");
 80027bc:	b672      	cpsid	i
}
 80027be:	bf00      	nop
	{
		
		__disable_irq();
			if(!CB_IsEmpty(cb))
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f7ff ff7d 	bl	80026c0 <CB_IsEmpty>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d123      	bne.n	8002814 <CB_Get+0x68>
			{
				
				memcpy(item, &cb->buff[cb->tail * cb->sizeOfElement], cb->sizeOfElement);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	8952      	ldrh	r2, [r2, #10]
 80027d4:	4611      	mov	r1, r2
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	7912      	ldrb	r2, [r2, #4]
 80027da:	fb01 f202 	mul.w	r2, r1, r2
 80027de:	1899      	adds	r1, r3, r2
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	791b      	ldrb	r3, [r3, #4]
 80027e4:	461a      	mov	r2, r3
 80027e6:	6838      	ldr	r0, [r7, #0]
 80027e8:	f007 fff6 	bl	800a7d8 <memcpy>
				cb->tail = (cb->tail + 1) % cb->length;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	895b      	ldrh	r3, [r3, #10]
 80027f0:	3301      	adds	r3, #1
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	88d2      	ldrh	r2, [r2, #6]
 80027f6:	fb93 f1f2 	sdiv	r1, r3, r2
 80027fa:	fb01 f202 	mul.w	r2, r1, r2
 80027fe:	1a9b      	subs	r3, r3, r2
 8002800:	b29a      	uxth	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	815a      	strh	r2, [r3, #10]
				cb->full = 0;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	731a      	strb	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 800280c:	b662      	cpsie	i
}
 800280e:	bf00      	nop
				__enable_irq();
				return 0;
 8002810:	2300      	movs	r3, #0
 8002812:	e004      	b.n	800281e <CB_Get+0x72>
  __ASM volatile ("cpsie i" : : : "memory");
 8002814:	b662      	cpsie	i
}
 8002816:	bf00      	nop

			}
			else  // empty buffer
			{
				__enable_irq();
				return 1;
 8002818:	2301      	movs	r3, #1
 800281a:	e000      	b.n	800281e <CB_Get+0x72>
			}
		}

	// TBD assert
	return 1;
 800281c:	2301      	movs	r3, #1

}
 800281e:	4618      	mov	r0, r3
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <CB_Put>:


uint8_t CB_Put(CB_handle cb, uint8_t* item)
{
 8002826:	b580      	push	{r7, lr}
 8002828:	b082      	sub	sp, #8
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
 800282e:	6039      	str	r1, [r7, #0]
	
	if (cb != NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d03b      	beq.n	80028ae <CB_Put+0x88>
	{	
		memcpy(&cb->buff[cb->head * cb->sizeOfElement],item, cb->sizeOfElement);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	8912      	ldrh	r2, [r2, #8]
 800283e:	4611      	mov	r1, r2
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	7912      	ldrb	r2, [r2, #4]
 8002844:	fb01 f202 	mul.w	r2, r1, r2
 8002848:	1898      	adds	r0, r3, r2
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	791b      	ldrb	r3, [r3, #4]
 800284e:	461a      	mov	r2, r3
 8002850:	6839      	ldr	r1, [r7, #0]
 8002852:	f007 ffc1 	bl	800a7d8 <memcpy>
		if(cb->full)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	7b1b      	ldrb	r3, [r3, #12]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d00c      	beq.n	8002878 <CB_Put+0x52>
		{
			cb->tail = (cb->tail + 1) % cb->length;		
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	895b      	ldrh	r3, [r3, #10]
 8002862:	3301      	adds	r3, #1
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	88d2      	ldrh	r2, [r2, #6]
 8002868:	fb93 f1f2 	sdiv	r1, r3, r2
 800286c:	fb01 f202 	mul.w	r2, r1, r2
 8002870:	1a9b      	subs	r3, r3, r2
 8002872:	b29a      	uxth	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	815a      	strh	r2, [r3, #10]
		}
		cb->head = (cb->head + 1) % cb->length;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	891b      	ldrh	r3, [r3, #8]
 800287c:	3301      	adds	r3, #1
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	88d2      	ldrh	r2, [r2, #6]
 8002882:	fb93 f1f2 	sdiv	r1, r3, r2
 8002886:	fb01 f202 	mul.w	r2, r1, r2
 800288a:	1a9b      	subs	r3, r3, r2
 800288c:	b29a      	uxth	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	811a      	strh	r2, [r3, #8]
		cb->full = (cb->head == cb->tail? 1 : 0);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	891a      	ldrh	r2, [r3, #8]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	895b      	ldrh	r3, [r3, #10]
 800289a:	429a      	cmp	r2, r3
 800289c:	bf0c      	ite	eq
 800289e:	2301      	moveq	r3, #1
 80028a0:	2300      	movne	r3, #0
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	461a      	mov	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	731a      	strb	r2, [r3, #12]

		return 0;
 80028aa:	2300      	movs	r3, #0
 80028ac:	e000      	b.n	80028b0 <CB_Put+0x8a>
	}
	else
	{
		return 1;
 80028ae:	2301      	movs	r3, #1
	}
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <WDG_Init>:
#include "main.h"
#include "watchdog.h"


void WDG_Init(uint32_t period_ms)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
	__HAL_DBGMCU_FREEZE_IWDG();  // stop the watchdog in debug mode
 80028c0:	4b0e      	ldr	r3, [pc, #56]	; (80028fc <WDG_Init+0x44>)
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	4a0d      	ldr	r2, [pc, #52]	; (80028fc <WDG_Init+0x44>)
 80028c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80028ca:	6093      	str	r3, [r2, #8]
	if (period_ms > 32000)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 80028d2:	d902      	bls.n	80028da <WDG_Init+0x22>
	{
		period_ms = 32000;
 80028d4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 80028d8:	607b      	str	r3, [r7, #4]
	}
	hiwdg.Instance = IWDG;
 80028da:	4b09      	ldr	r3, [pc, #36]	; (8002900 <WDG_Init+0x48>)
 80028dc:	4a09      	ldr	r2, [pc, #36]	; (8002904 <WDG_Init+0x4c>)
 80028de:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80028e0:	4b07      	ldr	r3, [pc, #28]	; (8002900 <WDG_Init+0x48>)
 80028e2:	2206      	movs	r2, #6
 80028e4:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = period_ms/8;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	08db      	lsrs	r3, r3, #3
 80028ea:	4a05      	ldr	r2, [pc, #20]	; (8002900 <WDG_Init+0x48>)
 80028ec:	6093      	str	r3, [r2, #8]
	HAL_IWDG_Init(&hiwdg);
 80028ee:	4804      	ldr	r0, [pc, #16]	; (8002900 <WDG_Init+0x48>)
 80028f0:	f004 fe52 	bl	8007598 <HAL_IWDG_Init>
}
 80028f4:	bf00      	nop
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	e0042000 	.word	0xe0042000
 8002900:	20000e00 	.word	0x20000e00
 8002904:	40003000 	.word	0x40003000

08002908 <WDG_Refresh>:

void WDG_Refresh()
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
	HAL_IWDG_Refresh(&hiwdg);
 800290c:	4802      	ldr	r0, [pc, #8]	; (8002918 <WDG_Refresh+0x10>)
 800290e:	f004 fe85 	bl	800761c <HAL_IWDG_Refresh>
}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	20000e00 	.word	0x20000e00

0800291c <APP_Init>:

uint8_t mFanPct = 20;

// public methods
void APP_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b090      	sub	sp, #64	; 0x40
 8002920:	af00      	add	r7, sp, #0
	sUIHwInit uihw;


	Scheduler_Init();
 8002922:	f000 fc85 	bl	8003230 <Scheduler_Init>
	OW_Init();
 8002926:	f7fe facb 	bl	8000ec0 <OW_Init>
	TEMP_Init();
 800292a:	f7ff f941 	bl	8001bb0 <TEMP_Init>
	VAR_Init();
 800292e:	f7ff fe21 	bl	8002574 <VAR_Init>
	MCAN_Init(&hcan1, THIS_NODE);
 8002932:	2105      	movs	r1, #5
 8002934:	4845      	ldr	r0, [pc, #276]	; (8002a4c <APP_Init+0x130>)
 8002936:	f7fd fffd 	bl	8000934 <MCAN_Init>
	COM_Init(THIS_NODE);
 800293a:	2005      	movs	r0, #5
 800293c:	f7fd fea2 	bl	8000684 <COM_Init>
	WDG_Init(3000);
 8002940:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002944:	f7ff ffb8 	bl	80028b8 <WDG_Init>


  /*Assign pins for onboard UI  */
	uihw.Led_Life.Pin = LD2_Pin;
 8002948:	2320      	movs	r3, #32
 800294a:	60bb      	str	r3, [r7, #8]
	uihw.Led_Life.Port = LD2_GPIO_Port;
 800294c:	4b40      	ldr	r3, [pc, #256]	; (8002a50 <APP_Init+0x134>)
 800294e:	607b      	str	r3, [r7, #4]
	uihw.Led_Life.Logic = eUIL_POSITIVE;
 8002950:	2301      	movs	r3, #1
 8002952:	733b      	strb	r3, [r7, #12]

	uihw.Led_R.Pin = LED_R_Pin;
 8002954:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002958:	617b      	str	r3, [r7, #20]
	uihw.Led_R.Port = LED_R_GPIO_Port;
 800295a:	4b3e      	ldr	r3, [pc, #248]	; (8002a54 <APP_Init+0x138>)
 800295c:	613b      	str	r3, [r7, #16]
	uihw.Led_R.Logic = eUIL_NEGATIVE;
 800295e:	2300      	movs	r3, #0
 8002960:	763b      	strb	r3, [r7, #24]

	uihw.Led_G.Pin = LED_G_Pin;
 8002962:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002966:	623b      	str	r3, [r7, #32]
	uihw.Led_G.Port = LED_G_GPIO_Port;
 8002968:	4b3a      	ldr	r3, [pc, #232]	; (8002a54 <APP_Init+0x138>)
 800296a:	61fb      	str	r3, [r7, #28]
	uihw.Led_G.Logic = eUIL_NEGATIVE;
 800296c:	2300      	movs	r3, #0
 800296e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	uihw.Led_B.Pin = LED_B_Pin;
 8002972:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002976:	62fb      	str	r3, [r7, #44]	; 0x2c
	uihw.Led_B.Port = LED_B_GPIO_Port;
 8002978:	4b36      	ldr	r3, [pc, #216]	; (8002a54 <APP_Init+0x138>)
 800297a:	62bb      	str	r3, [r7, #40]	; 0x28
	uihw.Led_B.Logic = eUIL_NEGATIVE;
 800297c:	2300      	movs	r3, #0
 800297e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

	uihw.Buzzer.Pin = BUZZ_Pin;
 8002982:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002986:	63bb      	str	r3, [r7, #56]	; 0x38
	uihw.Buzzer.Port = BUZZ_GPIO_Port;
 8002988:	4b32      	ldr	r3, [pc, #200]	; (8002a54 <APP_Init+0x138>)
 800298a:	637b      	str	r3, [r7, #52]	; 0x34
	uihw.Buzzer.Logic = eUIL_POSITIVE;
 800298c:	2301      	movs	r3, #1
 800298e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

	UI_Init(&uihw);
 8002992:	1d3b      	adds	r3, r7, #4
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff facf 	bl	8001f38 <UI_Init>
	UI_LED_Life_SetMode(eUI_BLINKING_SLOW);
 800299a:	2002      	movs	r0, #2
 800299c:	f7ff fb6c 	bl	8002078 <UI_LED_Life_SetMode>
	/*Gestures definition*/


	/* Temperature sensors configuration */
	// define hardware OW busses
	TEMP_AddHwBus(0,OW1_GPIO_Port, OW1_Pin);
 80029a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029a4:	492b      	ldr	r1, [pc, #172]	; (8002a54 <APP_Init+0x138>)
 80029a6:	2000      	movs	r0, #0
 80029a8:	f7ff fa3c 	bl	8001e24 <TEMP_AddHwBus>

	// assign sensors on OW1 :
	// default sensor assignment:
	TEMP_AssignSensor(T305, VAR_TEMP_RECU_WC, 0);
 80029ac:	2200      	movs	r2, #0
 80029ae:	2183      	movs	r1, #131	; 0x83
 80029b0:	201e      	movs	r0, #30
 80029b2:	f7ff fa57 	bl	8001e64 <TEMP_AssignSensor>
	TEMP_AssignSensor(T309, VAR_TEMP_RECU_WH, 0);
 80029b6:	2200      	movs	r2, #0
 80029b8:	2182      	movs	r1, #130	; 0x82
 80029ba:	2022      	movs	r0, #34	; 0x22
 80029bc:	f7ff fa52 	bl	8001e64 <TEMP_AssignSensor>
	TEMP_AssignSensor(T115, VAR_TEMP_RECU_FC, 0);
 80029c0:	2200      	movs	r2, #0
 80029c2:	2180      	movs	r1, #128	; 0x80
 80029c4:	2018      	movs	r0, #24
 80029c6:	f7ff fa4d 	bl	8001e64 <TEMP_AssignSensor>
	TEMP_AssignSensor(T116, VAR_TEMP_RECU_FH, 0);
 80029ca:	2200      	movs	r2, #0
 80029cc:	2181      	movs	r1, #129	; 0x81
 80029ce:	2019      	movs	r0, #25
 80029d0:	f7ff fa48 	bl	8001e64 <TEMP_AssignSensor>

	/* Configure CAN streamed variables */

	COM_AddStreamedVariable(VAR_TEMP_RECU_WC, 3000);
 80029d4:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80029d8:	2083      	movs	r0, #131	; 0x83
 80029da:	f7fd fee1 	bl	80007a0 <COM_AddStreamedVariable>
	COM_AddStreamedVariable(VAR_TEMP_RECU_WH, 3000);
 80029de:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80029e2:	2082      	movs	r0, #130	; 0x82
 80029e4:	f7fd fedc 	bl	80007a0 <COM_AddStreamedVariable>
	COM_AddStreamedVariable(VAR_TEMP_RECU_FC, 3000);
 80029e8:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80029ec:	2080      	movs	r0, #128	; 0x80
 80029ee:	f7fd fed7 	bl	80007a0 <COM_AddStreamedVariable>
	COM_AddStreamedVariable(VAR_TEMP_RECU_FH, 3000);
 80029f2:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80029f6:	2081      	movs	r0, #129	; 0x81
 80029f8:	f7fd fed2 	bl	80007a0 <COM_AddStreamedVariable>

	/*configure I2c sensors*  */



	mSht.BusHandle = &hi2c1;
 80029fc:	4b16      	ldr	r3, [pc, #88]	; (8002a58 <APP_Init+0x13c>)
 80029fe:	4a17      	ldr	r2, [pc, #92]	; (8002a5c <APP_Init+0x140>)
 8002a00:	605a      	str	r2, [r3, #4]
	mSht.Id = 1;
 8002a02:	4b15      	ldr	r3, [pc, #84]	; (8002a58 <APP_Init+0x13c>)
 8002a04:	2201      	movs	r2, #1
 8002a06:	701a      	strb	r2, [r3, #0]
	mSht.Type = st_SHT4x;
 8002a08:	4b13      	ldr	r3, [pc, #76]	; (8002a58 <APP_Init+0x13c>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	705a      	strb	r2, [r3, #1]


	SENS_Init();
 8002a0e:	f7fe fedd 	bl	80017cc <SENS_Init>

  mPWM.OCMode = TIM_OCMODE_PWM1;
 8002a12:	4b13      	ldr	r3, [pc, #76]	; (8002a60 <APP_Init+0x144>)
 8002a14:	2260      	movs	r2, #96	; 0x60
 8002a16:	601a      	str	r2, [r3, #0]
  mPWM.Pulse = 200;
 8002a18:	4b11      	ldr	r3, [pc, #68]	; (8002a60 <APP_Init+0x144>)
 8002a1a:	22c8      	movs	r2, #200	; 0xc8
 8002a1c:	605a      	str	r2, [r3, #4]
  mPWM.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a1e:	4b10      	ldr	r3, [pc, #64]	; (8002a60 <APP_Init+0x144>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	609a      	str	r2, [r3, #8]
  mPWM.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a24:	4b0e      	ldr	r3, [pc, #56]	; (8002a60 <APP_Init+0x144>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	60da      	str	r2, [r3, #12]
  mPWM.OCFastMode = TIM_OCFAST_DISABLE;
 8002a2a:	4b0d      	ldr	r3, [pc, #52]	; (8002a60 <APP_Init+0x144>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	611a      	str	r2, [r3, #16]
  mPWM.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a30:	4b0b      	ldr	r3, [pc, #44]	; (8002a60 <APP_Init+0x144>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	615a      	str	r2, [r3, #20]
  mPWM.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a36:	4b0a      	ldr	r3, [pc, #40]	; (8002a60 <APP_Init+0x144>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	619a      	str	r2, [r3, #24]


	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	4809      	ldr	r0, [pc, #36]	; (8002a64 <APP_Init+0x148>)
 8002a40:	f006 face 	bl	8008fe0 <HAL_TIM_PWM_Start>

}
 8002a44:	bf00      	nop
 8002a46:	3740      	adds	r7, #64	; 0x40
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	20000d84 	.word	0x20000d84
 8002a50:	40020000 	.word	0x40020000
 8002a54:	40020400 	.word	0x40020400
 8002a58:	20000d54 	.word	0x20000d54
 8002a5c:	20000dac 	.word	0x20000dac
 8002a60:	20000d64 	.word	0x20000d64
 8002a64:	20000e2c 	.word	0x20000e2c

08002a68 <APP_Start>:

void APP_Start(void)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b08a      	sub	sp, #40	; 0x28
 8002a6c:	af00      	add	r7, sp, #0

	MCAN_Start();
 8002a6e:	f7fe f80f 	bl	8000a90 <MCAN_Start>
	while (1)   // endless loop
	{
		Scheduler_Check_Flag();
 8002a72:	f000 fc57 	bl	8003324 <Scheduler_Check_Flag>

		s_CanRxMsg rmsg;
		while(1 == COM_GetRxMessage(&rmsg))  // process all messages in buffer
 8002a76:	e003      	b.n	8002a80 <APP_Start+0x18>
		{
				ProcessMessage(&rmsg);
 8002a78:	1d3b      	adds	r3, r7, #4
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f000 f864 	bl	8002b48 <ProcessMessage>
		while(1 == COM_GetRxMessage(&rmsg))  // process all messages in buffer
 8002a80:	1d3b      	adds	r3, r7, #4
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fd fe0e 	bl	80006a4 <COM_GetRxMessage>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d0f4      	beq.n	8002a78 <APP_Start+0x10>
	{
 8002a8e:	e7f0      	b.n	8002a72 <APP_Start+0xa>

08002a90 <APP_Update_1s>:


}

void APP_Update_1s(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0

	static uint8_t dayNumber = 0;
	uint8_t newDayNumber = 0;
 8002a96:	2300      	movs	r3, #0
 8002a98:	73fb      	strb	r3, [r7, #15]
	sDateTime now = RTC_GetTime();
 8002a9a:	1d3b      	adds	r3, r7, #4
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7fe fded 	bl	800167c <RTC_GetTime>
	newDayNumber = now.Day;
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	73fb      	strb	r3, [r7, #15]
	if (dayNumber != newDayNumber)
 8002aa6:	4b22      	ldr	r3, [pc, #136]	; (8002b30 <APP_Update_1s+0xa0>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	7bfa      	ldrb	r2, [r7, #15]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d002      	beq.n	8002ab6 <APP_Update_1s+0x26>
	{
		dayNumber = newDayNumber;
 8002ab0:	4a1f      	ldr	r2, [pc, #124]	; (8002b30 <APP_Update_1s+0xa0>)
 8002ab2:	7bfb      	ldrb	r3, [r7, #15]
 8002ab4:	7013      	strb	r3, [r2, #0]
		// TBD
	}


  if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 8002ab6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002aba:	481e      	ldr	r0, [pc, #120]	; (8002b34 <APP_Update_1s+0xa4>)
 8002abc:	f002 f9c6 	bl	8004e4c <HAL_GPIO_ReadPin>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d12b      	bne.n	8002b1e <APP_Update_1s+0x8e>
  {
     UI_LED_Life_SetMode(eUI_BLINKING_SLOW);
 8002ac6:	2002      	movs	r0, #2
 8002ac8:	f7ff fad6 	bl	8002078 <UI_LED_Life_SetMode>

     mFanPct += 5;
 8002acc:	4b1a      	ldr	r3, [pc, #104]	; (8002b38 <APP_Update_1s+0xa8>)
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	3305      	adds	r3, #5
 8002ad2:	b2da      	uxtb	r2, r3
 8002ad4:	4b18      	ldr	r3, [pc, #96]	; (8002b38 <APP_Update_1s+0xa8>)
 8002ad6:	701a      	strb	r2, [r3, #0]
     if(mFanPct >= 100)
 8002ad8:	4b17      	ldr	r3, [pc, #92]	; (8002b38 <APP_Update_1s+0xa8>)
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	2b63      	cmp	r3, #99	; 0x63
 8002ade:	d902      	bls.n	8002ae6 <APP_Update_1s+0x56>
     {
       mFanPct = 0;
 8002ae0:	4b15      	ldr	r3, [pc, #84]	; (8002b38 <APP_Update_1s+0xa8>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	701a      	strb	r2, [r3, #0]
     }
     mPWM.Pulse = mFanPct * 10;
 8002ae6:	4b14      	ldr	r3, [pc, #80]	; (8002b38 <APP_Update_1s+0xa8>)
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	461a      	mov	r2, r3
 8002aec:	4613      	mov	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	4413      	add	r3, r2
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	461a      	mov	r2, r3
 8002af6:	4b11      	ldr	r3, [pc, #68]	; (8002b3c <APP_Update_1s+0xac>)
 8002af8:	605a      	str	r2, [r3, #4]

     HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002afa:	2100      	movs	r1, #0
 8002afc:	4810      	ldr	r0, [pc, #64]	; (8002b40 <APP_Update_1s+0xb0>)
 8002afe:	f006 fb37 	bl	8009170 <HAL_TIM_PWM_Stop>

     if (HAL_TIM_PWM_ConfigChannel(&htim1, &mPWM, TIM_CHANNEL_1) != HAL_OK)
 8002b02:	2200      	movs	r2, #0
 8002b04:	490d      	ldr	r1, [pc, #52]	; (8002b3c <APP_Update_1s+0xac>)
 8002b06:	480e      	ldr	r0, [pc, #56]	; (8002b40 <APP_Update_1s+0xb0>)
 8002b08:	f006 fcaa 	bl	8009460 <HAL_TIM_PWM_ConfigChannel>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <APP_Update_1s+0x86>
      {
        Error_Handler();
 8002b12:	f000 fb87 	bl	8003224 <Error_Handler>
      }

     HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002b16:	2100      	movs	r1, #0
 8002b18:	4809      	ldr	r0, [pc, #36]	; (8002b40 <APP_Update_1s+0xb0>)
 8002b1a:	f006 fa61 	bl	8008fe0 <HAL_TIM_PWM_Start>
  }


  int16_t rh = SENS_ReadSensor(&mSht);
 8002b1e:	4809      	ldr	r0, [pc, #36]	; (8002b44 <APP_Update_1s+0xb4>)
 8002b20:	f7fe fe86 	bl	8001830 <SENS_ReadSensor>
 8002b24:	4603      	mov	r3, r0
 8002b26:	81bb      	strh	r3, [r7, #12]


}
 8002b28:	bf00      	nop
 8002b2a:	3710      	adds	r7, #16
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	20000d80 	.word	0x20000d80
 8002b34:	40020800 	.word	0x40020800
 8002b38:	20000140 	.word	0x20000140
 8002b3c:	20000d64 	.word	0x20000d64
 8002b40:	20000e2c 	.word	0x20000e2c
 8002b44:	20000d54 	.word	0x20000d54

08002b48 <ProcessMessage>:

static void ProcessMessage(s_CanRxMsg* msg)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b086      	sub	sp, #24
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
	uint16_t cmd = msg->header.StdId & 0xFF0;  // maskout nodeid
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
 8002b5a:	82fb      	strh	r3, [r7, #22]
	//uint8_t producer = msg->header.StdId & 0x00F;  // maskout cmd
	int16_t par1,par2,par3; //,par4;
	uint32_t unixtime = 0;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	613b      	str	r3, [r7, #16]
	par1 = (msg->data[0] << 8) | msg->data[1];
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	7f1b      	ldrb	r3, [r3, #28]
 8002b64:	021b      	lsls	r3, r3, #8
 8002b66:	b21a      	sxth	r2, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	7f5b      	ldrb	r3, [r3, #29]
 8002b6c:	b21b      	sxth	r3, r3
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	81fb      	strh	r3, [r7, #14]
	par2 = (msg->data[2] << 8) | msg->data[3];
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	7f9b      	ldrb	r3, [r3, #30]
 8002b76:	021b      	lsls	r3, r3, #8
 8002b78:	b21a      	sxth	r2, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	7fdb      	ldrb	r3, [r3, #31]
 8002b7e:	b21b      	sxth	r3, r3
 8002b80:	4313      	orrs	r3, r2
 8002b82:	81bb      	strh	r3, [r7, #12]
	par3 = (msg->data[4] << 8) | msg->data[5];
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b8a:	021b      	lsls	r3, r3, #8
 8002b8c:	b21a      	sxth	r2, r3
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b94:	b21b      	sxth	r3, r3
 8002b96:	4313      	orrs	r3, r2
 8002b98:	817b      	strh	r3, [r7, #10]
	// par4 = (msg->data[6] << 8) | msg->data[7];

	switch (cmd)
 8002b9a:	8afb      	ldrh	r3, [r7, #22]
 8002b9c:	f5b3 6fa2 	cmp.w	r3, #1296	; 0x510
 8002ba0:	d019      	beq.n	8002bd6 <ProcessMessage+0x8e>
 8002ba2:	f5b3 6fa2 	cmp.w	r3, #1296	; 0x510
 8002ba6:	dc39      	bgt.n	8002c1c <ProcessMessage+0xd4>
 8002ba8:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 8002bac:	d032      	beq.n	8002c14 <ProcessMessage+0xcc>
 8002bae:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 8002bb2:	dc33      	bgt.n	8002c1c <ProcessMessage+0xd4>
 8002bb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bb8:	d02e      	beq.n	8002c18 <ProcessMessage+0xd0>
 8002bba:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8002bbe:	d000      	beq.n	8002bc2 <ProcessMessage+0x7a>
			unixtime |= msg->data[2] << 8;
			unixtime |= msg->data[3];
			RTC_SetUnixTime(unixtime);
			break;
	}
	return;
 8002bc0:	e02c      	b.n	8002c1c <ProcessMessage+0xd4>
			VAR_SetVariable(par1, par2, par3);
 8002bc2:	89fb      	ldrh	r3, [r7, #14]
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	897a      	ldrh	r2, [r7, #10]
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff fd2a 	bl	8002628 <VAR_SetVariable>
			break;
 8002bd4:	e021      	b.n	8002c1a <ProcessMessage+0xd2>
			unixtime |= msg->data[0] << 24;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	7f1b      	ldrb	r3, [r3, #28]
 8002bda:	061b      	lsls	r3, r3, #24
 8002bdc:	461a      	mov	r2, r3
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	4313      	orrs	r3, r2
 8002be2:	613b      	str	r3, [r7, #16]
			unixtime |= msg->data[1] << 16;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	7f5b      	ldrb	r3, [r3, #29]
 8002be8:	041b      	lsls	r3, r3, #16
 8002bea:	461a      	mov	r2, r3
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	613b      	str	r3, [r7, #16]
			unixtime |= msg->data[2] << 8;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	7f9b      	ldrb	r3, [r3, #30]
 8002bf6:	021b      	lsls	r3, r3, #8
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	613b      	str	r3, [r7, #16]
			unixtime |= msg->data[3];
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	7fdb      	ldrb	r3, [r3, #31]
 8002c04:	461a      	mov	r2, r3
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	613b      	str	r3, [r7, #16]
			RTC_SetUnixTime(unixtime);
 8002c0c:	6938      	ldr	r0, [r7, #16]
 8002c0e:	f7fe fda5 	bl	800175c <RTC_SetUnixTime>
			break;
 8002c12:	e002      	b.n	8002c1a <ProcessMessage+0xd2>
			break;
 8002c14:	bf00      	nop
 8002c16:	e000      	b.n	8002c1a <ProcessMessage+0xd2>
			break;
 8002c18:	bf00      	nop
	return;
 8002c1a:	bf00      	nop
 8002c1c:	bf00      	nop
}
 8002c1e:	3718      	adds	r7, #24
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c28:	f000 ff4c 	bl	8003ac4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c2c:	f000 f81c 	bl	8002c68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c30:	f000 fa72 	bl	8003118 <MX_GPIO_Init>
  MX_TIM1_Init();
 8002c34:	f000 f964 	bl	8002f00 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8002c38:	f000 fa44 	bl	80030c4 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8002c3c:	f000 f888 	bl	8002d50 <MX_CAN1_Init>
  MX_I2C1_Init();
 8002c40:	f000 f8bc 	bl	8002dbc <MX_I2C1_Init>
  MX_TIM6_Init();
 8002c44:	f000 fa08 	bl	8003058 <MX_TIM6_Init>
  MX_IWDG_Init();
 8002c48:	f000 f8e6 	bl	8002e18 <MX_IWDG_Init>
  MX_RTC_Init();
 8002c4c:	f000 f8fe 	bl	8002e4c <MX_RTC_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

 // HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);

  APP_Init();
 8002c50:	f7ff fe64 	bl	800291c <APP_Init>

  APP_Start();
 8002c54:	f7ff ff08 	bl	8002a68 <APP_Start>

  while (1)
  {

     if (GPIO_PIN_RESET == HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))
 8002c58:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002c5c:	4801      	ldr	r0, [pc, #4]	; (8002c64 <main+0x40>)
 8002c5e:	f002 f8f5 	bl	8004e4c <HAL_GPIO_ReadPin>
 8002c62:	e7f9      	b.n	8002c58 <main+0x34>
 8002c64:	40020800 	.word	0x40020800

08002c68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b094      	sub	sp, #80	; 0x50
 8002c6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c6e:	f107 031c 	add.w	r3, r7, #28
 8002c72:	2234      	movs	r2, #52	; 0x34
 8002c74:	2100      	movs	r1, #0
 8002c76:	4618      	mov	r0, r3
 8002c78:	f007 fdbc 	bl	800a7f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c7c:	f107 0308 	add.w	r3, r7, #8
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	605a      	str	r2, [r3, #4]
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	60da      	str	r2, [r3, #12]
 8002c8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	607b      	str	r3, [r7, #4]
 8002c90:	4b2d      	ldr	r3, [pc, #180]	; (8002d48 <SystemClock_Config+0xe0>)
 8002c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c94:	4a2c      	ldr	r2, [pc, #176]	; (8002d48 <SystemClock_Config+0xe0>)
 8002c96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c9a:	6413      	str	r3, [r2, #64]	; 0x40
 8002c9c:	4b2a      	ldr	r3, [pc, #168]	; (8002d48 <SystemClock_Config+0xe0>)
 8002c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca4:	607b      	str	r3, [r7, #4]
 8002ca6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ca8:	2300      	movs	r3, #0
 8002caa:	603b      	str	r3, [r7, #0]
 8002cac:	4b27      	ldr	r3, [pc, #156]	; (8002d4c <SystemClock_Config+0xe4>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002cb4:	4a25      	ldr	r2, [pc, #148]	; (8002d4c <SystemClock_Config+0xe4>)
 8002cb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cba:	6013      	str	r3, [r2, #0]
 8002cbc:	4b23      	ldr	r3, [pc, #140]	; (8002d4c <SystemClock_Config+0xe4>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002cc4:	603b      	str	r3, [r7, #0]
 8002cc6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8002cc8:	230b      	movs	r3, #11
 8002cca:	61fb      	str	r3, [r7, #28]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ccc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cd0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cda:	2310      	movs	r3, #16
 8002cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002cea:	2310      	movs	r3, #16
 8002cec:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 200;
 8002cee:	23c8      	movs	r3, #200	; 0xc8
 8002cf0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002cf2:	2304      	movs	r3, #4
 8002cf4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cfe:	f107 031c 	add.w	r3, r7, #28
 8002d02:	4618      	mov	r0, r3
 8002d04:	f005 fb0e 	bl	8008324 <HAL_RCC_OscConfig>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002d0e:	f000 fa89 	bl	8003224 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d12:	230f      	movs	r3, #15
 8002d14:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d16:	2302      	movs	r3, #2
 8002d18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d24:	2300      	movs	r3, #0
 8002d26:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002d28:	f107 0308 	add.w	r3, r7, #8
 8002d2c:	2101      	movs	r1, #1
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f004 fc84 	bl	800763c <HAL_RCC_ClockConfig>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8002d3a:	f000 fa73 	bl	8003224 <Error_Handler>
  }
}
 8002d3e:	bf00      	nop
 8002d40:	3750      	adds	r7, #80	; 0x50
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40023800 	.word	0x40023800
 8002d4c:	40007000 	.word	0x40007000

08002d50 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002d54:	4b17      	ldr	r3, [pc, #92]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d56:	4a18      	ldr	r2, [pc, #96]	; (8002db8 <MX_CAN1_Init+0x68>)
 8002d58:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8002d5a:	4b16      	ldr	r3, [pc, #88]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d5c:	2205      	movs	r2, #5
 8002d5e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002d60:	4b14      	ldr	r3, [pc, #80]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002d66:	4b13      	ldr	r3, [pc, #76]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8002d6c:	4b11      	ldr	r3, [pc, #68]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d6e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002d72:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 8002d74:	4b0f      	ldr	r3, [pc, #60]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d76:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8002d7a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002d7c:	4b0d      	ldr	r3, [pc, #52]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8002d82:	4b0c      	ldr	r3, [pc, #48]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d84:	2201      	movs	r2, #1
 8002d86:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002d88:	4b0a      	ldr	r3, [pc, #40]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8002d8e:	4b09      	ldr	r3, [pc, #36]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d90:	2201      	movs	r2, #1
 8002d92:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002d94:	4b07      	ldr	r3, [pc, #28]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8002d9a:	4b06      	ldr	r3, [pc, #24]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002da0:	4804      	ldr	r0, [pc, #16]	; (8002db4 <MX_CAN1_Init+0x64>)
 8002da2:	f000 ff25 	bl	8003bf0 <HAL_CAN_Init>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002dac:	f000 fa3a 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002db0:	bf00      	nop
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	20000d84 	.word	0x20000d84
 8002db8:	40006400 	.word	0x40006400

08002dbc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002dc0:	4b13      	ldr	r3, [pc, #76]	; (8002e10 <MX_I2C1_Init+0x54>)
 8002dc2:	4a14      	ldr	r2, [pc, #80]	; (8002e14 <MX_I2C1_Init+0x58>)
 8002dc4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 10000;
 8002dc6:	4b12      	ldr	r3, [pc, #72]	; (8002e10 <MX_I2C1_Init+0x54>)
 8002dc8:	f242 7210 	movw	r2, #10000	; 0x2710
 8002dcc:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002dce:	4b10      	ldr	r3, [pc, #64]	; (8002e10 <MX_I2C1_Init+0x54>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002dd4:	4b0e      	ldr	r3, [pc, #56]	; (8002e10 <MX_I2C1_Init+0x54>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002dda:	4b0d      	ldr	r3, [pc, #52]	; (8002e10 <MX_I2C1_Init+0x54>)
 8002ddc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002de0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002de2:	4b0b      	ldr	r3, [pc, #44]	; (8002e10 <MX_I2C1_Init+0x54>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002de8:	4b09      	ldr	r3, [pc, #36]	; (8002e10 <MX_I2C1_Init+0x54>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002dee:	4b08      	ldr	r3, [pc, #32]	; (8002e10 <MX_I2C1_Init+0x54>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002df4:	4b06      	ldr	r3, [pc, #24]	; (8002e10 <MX_I2C1_Init+0x54>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002dfa:	4805      	ldr	r0, [pc, #20]	; (8002e10 <MX_I2C1_Init+0x54>)
 8002dfc:	f002 f872 	bl	8004ee4 <HAL_I2C_Init>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8002e06:	f000 fa0d 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000dac 	.word	0x20000dac
 8002e14:	40005400 	.word	0x40005400

08002e18 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002e1c:	4b09      	ldr	r3, [pc, #36]	; (8002e44 <MX_IWDG_Init+0x2c>)
 8002e1e:	4a0a      	ldr	r2, [pc, #40]	; (8002e48 <MX_IWDG_Init+0x30>)
 8002e20:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8002e22:	4b08      	ldr	r3, [pc, #32]	; (8002e44 <MX_IWDG_Init+0x2c>)
 8002e24:	2206      	movs	r2, #6
 8002e26:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8002e28:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <MX_IWDG_Init+0x2c>)
 8002e2a:	f640 72ff 	movw	r2, #4095	; 0xfff
 8002e2e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002e30:	4804      	ldr	r0, [pc, #16]	; (8002e44 <MX_IWDG_Init+0x2c>)
 8002e32:	f004 fbb1 	bl	8007598 <HAL_IWDG_Init>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d001      	beq.n	8002e40 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8002e3c:	f000 f9f2 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002e40:	bf00      	nop
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	20000e00 	.word	0x20000e00
 8002e48:	40003000 	.word	0x40003000

08002e4c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002e52:	1d3b      	adds	r3, r7, #4
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	605a      	str	r2, [r3, #4]
 8002e5a:	609a      	str	r2, [r3, #8]
 8002e5c:	60da      	str	r2, [r3, #12]
 8002e5e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002e60:	2300      	movs	r3, #0
 8002e62:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002e64:	4b24      	ldr	r3, [pc, #144]	; (8002ef8 <MX_RTC_Init+0xac>)
 8002e66:	4a25      	ldr	r2, [pc, #148]	; (8002efc <MX_RTC_Init+0xb0>)
 8002e68:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002e6a:	4b23      	ldr	r3, [pc, #140]	; (8002ef8 <MX_RTC_Init+0xac>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 124;
 8002e70:	4b21      	ldr	r3, [pc, #132]	; (8002ef8 <MX_RTC_Init+0xac>)
 8002e72:	227c      	movs	r2, #124	; 0x7c
 8002e74:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 3999;
 8002e76:	4b20      	ldr	r3, [pc, #128]	; (8002ef8 <MX_RTC_Init+0xac>)
 8002e78:	f640 729f 	movw	r2, #3999	; 0xf9f
 8002e7c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002e7e:	4b1e      	ldr	r3, [pc, #120]	; (8002ef8 <MX_RTC_Init+0xac>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002e84:	4b1c      	ldr	r3, [pc, #112]	; (8002ef8 <MX_RTC_Init+0xac>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002e8a:	4b1b      	ldr	r3, [pc, #108]	; (8002ef8 <MX_RTC_Init+0xac>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002e90:	4819      	ldr	r0, [pc, #100]	; (8002ef8 <MX_RTC_Init+0xac>)
 8002e92:	f005 fce5 	bl	8008860 <HAL_RTC_Init>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8002e9c:	f000 f9c2 	bl	8003224 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002eac:	2300      	movs	r3, #0
 8002eae:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002eb4:	1d3b      	adds	r3, r7, #4
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	4619      	mov	r1, r3
 8002eba:	480f      	ldr	r0, [pc, #60]	; (8002ef8 <MX_RTC_Init+0xac>)
 8002ebc:	f005 fd46 	bl	800894c <HAL_RTC_SetTime>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <MX_RTC_Init+0x7e>
  {
    Error_Handler();
 8002ec6:	f000 f9ad 	bl	8003224 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002eda:	463b      	mov	r3, r7
 8002edc:	2201      	movs	r2, #1
 8002ede:	4619      	mov	r1, r3
 8002ee0:	4805      	ldr	r0, [pc, #20]	; (8002ef8 <MX_RTC_Init+0xac>)
 8002ee2:	f005 fe2b 	bl	8008b3c <HAL_RTC_SetDate>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d001      	beq.n	8002ef0 <MX_RTC_Init+0xa4>
  {
    Error_Handler();
 8002eec:	f000 f99a 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002ef0:	bf00      	nop
 8002ef2:	3718      	adds	r7, #24
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	20000e0c 	.word	0x20000e0c
 8002efc:	40002800 	.word	0x40002800

08002f00 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b096      	sub	sp, #88	; 0x58
 8002f04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f06:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	601a      	str	r2, [r3, #0]
 8002f0e:	605a      	str	r2, [r3, #4]
 8002f10:	609a      	str	r2, [r3, #8]
 8002f12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f14:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]
 8002f1c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f22:	2200      	movs	r2, #0
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	605a      	str	r2, [r3, #4]
 8002f28:	609a      	str	r2, [r3, #8]
 8002f2a:	60da      	str	r2, [r3, #12]
 8002f2c:	611a      	str	r2, [r3, #16]
 8002f2e:	615a      	str	r2, [r3, #20]
 8002f30:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002f32:	1d3b      	adds	r3, r7, #4
 8002f34:	2220      	movs	r2, #32
 8002f36:	2100      	movs	r1, #0
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f007 fc5b 	bl	800a7f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002f3e:	4b44      	ldr	r3, [pc, #272]	; (8003050 <MX_TIM1_Init+0x150>)
 8002f40:	4a44      	ldr	r2, [pc, #272]	; (8003054 <MX_TIM1_Init+0x154>)
 8002f42:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24;
 8002f44:	4b42      	ldr	r3, [pc, #264]	; (8003050 <MX_TIM1_Init+0x150>)
 8002f46:	2218      	movs	r2, #24
 8002f48:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f4a:	4b41      	ldr	r3, [pc, #260]	; (8003050 <MX_TIM1_Init+0x150>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8002f50:	4b3f      	ldr	r3, [pc, #252]	; (8003050 <MX_TIM1_Init+0x150>)
 8002f52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002f56:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f58:	4b3d      	ldr	r3, [pc, #244]	; (8003050 <MX_TIM1_Init+0x150>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f5e:	4b3c      	ldr	r3, [pc, #240]	; (8003050 <MX_TIM1_Init+0x150>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f64:	4b3a      	ldr	r3, [pc, #232]	; (8003050 <MX_TIM1_Init+0x150>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f6a:	4839      	ldr	r0, [pc, #228]	; (8003050 <MX_TIM1_Init+0x150>)
 8002f6c:	f005 ff90 	bl	8008e90 <HAL_TIM_Base_Init>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002f76:	f000 f955 	bl	8003224 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f7e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f80:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002f84:	4619      	mov	r1, r3
 8002f86:	4832      	ldr	r0, [pc, #200]	; (8003050 <MX_TIM1_Init+0x150>)
 8002f88:	f006 fb2c 	bl	80095e4 <HAL_TIM_ConfigClockSource>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002f92:	f000 f947 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002f96:	482e      	ldr	r0, [pc, #184]	; (8003050 <MX_TIM1_Init+0x150>)
 8002f98:	f005 ffc9 	bl	8008f2e <HAL_TIM_PWM_Init>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002fa2:	f000 f93f 	bl	8003224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002faa:	2300      	movs	r3, #0
 8002fac:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002fae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	4826      	ldr	r0, [pc, #152]	; (8003050 <MX_TIM1_Init+0x150>)
 8002fb6:	f006 ff1f 	bl	8009df8 <HAL_TIMEx_MasterConfigSynchronization>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002fc0:	f000 f930 	bl	8003224 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fc4:	2360      	movs	r3, #96	; 0x60
 8002fc6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 200;
 8002fc8:	23c8      	movs	r3, #200	; 0xc8
 8002fca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fe0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	4619      	mov	r1, r3
 8002fe8:	4819      	ldr	r0, [pc, #100]	; (8003050 <MX_TIM1_Init+0x150>)
 8002fea:	f006 fa39 	bl	8009460 <HAL_TIM_PWM_ConfigChannel>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d001      	beq.n	8002ff8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002ff4:	f000 f916 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ff8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ffc:	2204      	movs	r2, #4
 8002ffe:	4619      	mov	r1, r3
 8003000:	4813      	ldr	r0, [pc, #76]	; (8003050 <MX_TIM1_Init+0x150>)
 8003002:	f006 fa2d 	bl	8009460 <HAL_TIM_PWM_ConfigChannel>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800300c:	f000 f90a 	bl	8003224 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003010:	2300      	movs	r3, #0
 8003012:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003014:	2300      	movs	r3, #0
 8003016:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003018:	2300      	movs	r3, #0
 800301a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800301c:	2300      	movs	r3, #0
 800301e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003020:	2300      	movs	r3, #0
 8003022:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003024:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003028:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800302a:	2300      	movs	r3, #0
 800302c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800302e:	1d3b      	adds	r3, r7, #4
 8003030:	4619      	mov	r1, r3
 8003032:	4807      	ldr	r0, [pc, #28]	; (8003050 <MX_TIM1_Init+0x150>)
 8003034:	f006 ff5c 	bl	8009ef0 <HAL_TIMEx_ConfigBreakDeadTime>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800303e:	f000 f8f1 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003042:	4803      	ldr	r0, [pc, #12]	; (8003050 <MX_TIM1_Init+0x150>)
 8003044:	f000 fb48 	bl	80036d8 <HAL_TIM_MspPostInit>

}
 8003048:	bf00      	nop
 800304a:	3758      	adds	r7, #88	; 0x58
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	20000e2c 	.word	0x20000e2c
 8003054:	40010000 	.word	0x40010000

08003058 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800305e:	463b      	mov	r3, r7
 8003060:	2200      	movs	r2, #0
 8003062:	601a      	str	r2, [r3, #0]
 8003064:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003066:	4b15      	ldr	r3, [pc, #84]	; (80030bc <MX_TIM6_Init+0x64>)
 8003068:	4a15      	ldr	r2, [pc, #84]	; (80030c0 <MX_TIM6_Init+0x68>)
 800306a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 4;
 800306c:	4b13      	ldr	r3, [pc, #76]	; (80030bc <MX_TIM6_Init+0x64>)
 800306e:	2204      	movs	r2, #4
 8003070:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003072:	4b12      	ldr	r3, [pc, #72]	; (80030bc <MX_TIM6_Init+0x64>)
 8003074:	2200      	movs	r2, #0
 8003076:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8003078:	4b10      	ldr	r3, [pc, #64]	; (80030bc <MX_TIM6_Init+0x64>)
 800307a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800307e:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003080:	4b0e      	ldr	r3, [pc, #56]	; (80030bc <MX_TIM6_Init+0x64>)
 8003082:	2200      	movs	r2, #0
 8003084:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003086:	480d      	ldr	r0, [pc, #52]	; (80030bc <MX_TIM6_Init+0x64>)
 8003088:	f005 ff02 	bl	8008e90 <HAL_TIM_Base_Init>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d001      	beq.n	8003096 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8003092:	f000 f8c7 	bl	8003224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003096:	2300      	movs	r3, #0
 8003098:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800309a:	2300      	movs	r3, #0
 800309c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800309e:	463b      	mov	r3, r7
 80030a0:	4619      	mov	r1, r3
 80030a2:	4806      	ldr	r0, [pc, #24]	; (80030bc <MX_TIM6_Init+0x64>)
 80030a4:	f006 fea8 	bl	8009df8 <HAL_TIMEx_MasterConfigSynchronization>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80030ae:	f000 f8b9 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80030b2:	bf00      	nop
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000e74 	.word	0x20000e74
 80030c0:	40001000 	.word	0x40001000

080030c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80030c8:	4b11      	ldr	r3, [pc, #68]	; (8003110 <MX_USART2_UART_Init+0x4c>)
 80030ca:	4a12      	ldr	r2, [pc, #72]	; (8003114 <MX_USART2_UART_Init+0x50>)
 80030cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80030ce:	4b10      	ldr	r3, [pc, #64]	; (8003110 <MX_USART2_UART_Init+0x4c>)
 80030d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80030d6:	4b0e      	ldr	r3, [pc, #56]	; (8003110 <MX_USART2_UART_Init+0x4c>)
 80030d8:	2200      	movs	r2, #0
 80030da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80030dc:	4b0c      	ldr	r3, [pc, #48]	; (8003110 <MX_USART2_UART_Init+0x4c>)
 80030de:	2200      	movs	r2, #0
 80030e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80030e2:	4b0b      	ldr	r3, [pc, #44]	; (8003110 <MX_USART2_UART_Init+0x4c>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80030e8:	4b09      	ldr	r3, [pc, #36]	; (8003110 <MX_USART2_UART_Init+0x4c>)
 80030ea:	220c      	movs	r2, #12
 80030ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80030ee:	4b08      	ldr	r3, [pc, #32]	; (8003110 <MX_USART2_UART_Init+0x4c>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80030f4:	4b06      	ldr	r3, [pc, #24]	; (8003110 <MX_USART2_UART_Init+0x4c>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80030fa:	4805      	ldr	r0, [pc, #20]	; (8003110 <MX_USART2_UART_Init+0x4c>)
 80030fc:	f006 ff5e 	bl	8009fbc <HAL_UART_Init>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003106:	f000 f88d 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800310a:	bf00      	nop
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	20000ebc 	.word	0x20000ebc
 8003114:	40004400 	.word	0x40004400

08003118 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b08a      	sub	sp, #40	; 0x28
 800311c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800311e:	f107 0314 	add.w	r3, r7, #20
 8003122:	2200      	movs	r2, #0
 8003124:	601a      	str	r2, [r3, #0]
 8003126:	605a      	str	r2, [r3, #4]
 8003128:	609a      	str	r2, [r3, #8]
 800312a:	60da      	str	r2, [r3, #12]
 800312c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800312e:	2300      	movs	r3, #0
 8003130:	613b      	str	r3, [r7, #16]
 8003132:	4b38      	ldr	r3, [pc, #224]	; (8003214 <MX_GPIO_Init+0xfc>)
 8003134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003136:	4a37      	ldr	r2, [pc, #220]	; (8003214 <MX_GPIO_Init+0xfc>)
 8003138:	f043 0304 	orr.w	r3, r3, #4
 800313c:	6313      	str	r3, [r2, #48]	; 0x30
 800313e:	4b35      	ldr	r3, [pc, #212]	; (8003214 <MX_GPIO_Init+0xfc>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003142:	f003 0304 	and.w	r3, r3, #4
 8003146:	613b      	str	r3, [r7, #16]
 8003148:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800314a:	2300      	movs	r3, #0
 800314c:	60fb      	str	r3, [r7, #12]
 800314e:	4b31      	ldr	r3, [pc, #196]	; (8003214 <MX_GPIO_Init+0xfc>)
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	4a30      	ldr	r2, [pc, #192]	; (8003214 <MX_GPIO_Init+0xfc>)
 8003154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003158:	6313      	str	r3, [r2, #48]	; 0x30
 800315a:	4b2e      	ldr	r3, [pc, #184]	; (8003214 <MX_GPIO_Init+0xfc>)
 800315c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003162:	60fb      	str	r3, [r7, #12]
 8003164:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003166:	2300      	movs	r3, #0
 8003168:	60bb      	str	r3, [r7, #8]
 800316a:	4b2a      	ldr	r3, [pc, #168]	; (8003214 <MX_GPIO_Init+0xfc>)
 800316c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316e:	4a29      	ldr	r2, [pc, #164]	; (8003214 <MX_GPIO_Init+0xfc>)
 8003170:	f043 0301 	orr.w	r3, r3, #1
 8003174:	6313      	str	r3, [r2, #48]	; 0x30
 8003176:	4b27      	ldr	r3, [pc, #156]	; (8003214 <MX_GPIO_Init+0xfc>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	60bb      	str	r3, [r7, #8]
 8003180:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003182:	2300      	movs	r3, #0
 8003184:	607b      	str	r3, [r7, #4]
 8003186:	4b23      	ldr	r3, [pc, #140]	; (8003214 <MX_GPIO_Init+0xfc>)
 8003188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318a:	4a22      	ldr	r2, [pc, #136]	; (8003214 <MX_GPIO_Init+0xfc>)
 800318c:	f043 0302 	orr.w	r3, r3, #2
 8003190:	6313      	str	r3, [r2, #48]	; 0x30
 8003192:	4b20      	ldr	r3, [pc, #128]	; (8003214 <MX_GPIO_Init+0xfc>)
 8003194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	607b      	str	r3, [r7, #4]
 800319c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800319e:	2200      	movs	r2, #0
 80031a0:	2120      	movs	r1, #32
 80031a2:	481d      	ldr	r0, [pc, #116]	; (8003218 <MX_GPIO_Init+0x100>)
 80031a4:	f001 fe6a 	bl	8004e7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OW1_Pin|LED_B_Pin|LED_G_Pin|LED_R_Pin
 80031a8:	2200      	movs	r2, #0
 80031aa:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 80031ae:	481b      	ldr	r0, [pc, #108]	; (800321c <MX_GPIO_Init+0x104>)
 80031b0:	f001 fe64 	bl	8004e7c <HAL_GPIO_WritePin>
                          |BUZZ_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80031b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80031ba:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80031be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c0:	2300      	movs	r3, #0
 80031c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80031c4:	f107 0314 	add.w	r3, r7, #20
 80031c8:	4619      	mov	r1, r3
 80031ca:	4815      	ldr	r0, [pc, #84]	; (8003220 <MX_GPIO_Init+0x108>)
 80031cc:	f001 fcaa 	bl	8004b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80031d0:	2320      	movs	r3, #32
 80031d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031d4:	2301      	movs	r3, #1
 80031d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d8:	2300      	movs	r3, #0
 80031da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031dc:	2300      	movs	r3, #0
 80031de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80031e0:	f107 0314 	add.w	r3, r7, #20
 80031e4:	4619      	mov	r1, r3
 80031e6:	480c      	ldr	r0, [pc, #48]	; (8003218 <MX_GPIO_Init+0x100>)
 80031e8:	f001 fc9c 	bl	8004b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : OW1_Pin LED_B_Pin LED_G_Pin LED_R_Pin
                           BUZZ_Pin */
  GPIO_InitStruct.Pin = OW1_Pin|LED_B_Pin|LED_G_Pin|LED_R_Pin
 80031ec:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 80031f0:	617b      	str	r3, [r7, #20]
                          |BUZZ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031f2:	2301      	movs	r3, #1
 80031f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f6:	2300      	movs	r3, #0
 80031f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031fa:	2300      	movs	r3, #0
 80031fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031fe:	f107 0314 	add.w	r3, r7, #20
 8003202:	4619      	mov	r1, r3
 8003204:	4805      	ldr	r0, [pc, #20]	; (800321c <MX_GPIO_Init+0x104>)
 8003206:	f001 fc8d 	bl	8004b24 <HAL_GPIO_Init>

}
 800320a:	bf00      	nop
 800320c:	3728      	adds	r7, #40	; 0x28
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	40023800 	.word	0x40023800
 8003218:	40020000 	.word	0x40020000
 800321c:	40020400 	.word	0x40020400
 8003220:	40020800 	.word	0x40020800

08003224 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003228:	b672      	cpsid	i
}
 800322a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800322c:	e7fe      	b.n	800322c <Error_Handler+0x8>
	...

08003230 <Scheduler_Init>:
**********************************************************************	
	* @brief	Initialisation timimg struct
***********************************************************************
*/
void Scheduler_Init (void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0
		Timer_1ms.timer_limit = 1;
 8003234:	4b0f      	ldr	r3, [pc, #60]	; (8003274 <Scheduler_Init+0x44>)
 8003236:	2201      	movs	r2, #1
 8003238:	809a      	strh	r2, [r3, #4]
		Timer_5ms.timer_limit = 5;
 800323a:	4b0f      	ldr	r3, [pc, #60]	; (8003278 <Scheduler_Init+0x48>)
 800323c:	2205      	movs	r2, #5
 800323e:	809a      	strh	r2, [r3, #4]
		Timer_10ms.timer_limit = 10;
 8003240:	4b0e      	ldr	r3, [pc, #56]	; (800327c <Scheduler_Init+0x4c>)
 8003242:	220a      	movs	r2, #10
 8003244:	809a      	strh	r2, [r3, #4]
		Timer_50ms.timer_limit = 50;
 8003246:	4b0e      	ldr	r3, [pc, #56]	; (8003280 <Scheduler_Init+0x50>)
 8003248:	2232      	movs	r2, #50	; 0x32
 800324a:	809a      	strh	r2, [r3, #4]
		Timer_100ms.timer_limit = 100;
 800324c:	4b0d      	ldr	r3, [pc, #52]	; (8003284 <Scheduler_Init+0x54>)
 800324e:	2264      	movs	r2, #100	; 0x64
 8003250:	809a      	strh	r2, [r3, #4]
		Timer_250ms.timer_limit = 250;
 8003252:	4b0d      	ldr	r3, [pc, #52]	; (8003288 <Scheduler_Init+0x58>)
 8003254:	22fa      	movs	r2, #250	; 0xfa
 8003256:	809a      	strh	r2, [r3, #4]
		Timer_500ms.timer_limit = 500;
 8003258:	4b0c      	ldr	r3, [pc, #48]	; (800328c <Scheduler_Init+0x5c>)
 800325a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800325e:	809a      	strh	r2, [r3, #4]
		Timer_1s.timer_limit = 1000;
 8003260:	4b0b      	ldr	r3, [pc, #44]	; (8003290 <Scheduler_Init+0x60>)
 8003262:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003266:	809a      	strh	r2, [r3, #4]
}
 8003268:	bf00      	nop
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	20000f00 	.word	0x20000f00
 8003278:	20000f08 	.word	0x20000f08
 800327c:	20000f10 	.word	0x20000f10
 8003280:	20000f18 	.word	0x20000f18
 8003284:	20000f20 	.word	0x20000f20
 8003288:	20000f28 	.word	0x20000f28
 800328c:	20000f30 	.word	0x20000f30
 8003290:	20000f38 	.word	0x20000f38

08003294 <Scheduler_Update_1ms>:
**********************************************************************	
	* @brief	Timer control. Calling of all defined timers
***********************************************************************
*/
void Scheduler_Update_1ms (void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
	Timer_Increment(&Timer_1ms);
 8003298:	480c      	ldr	r0, [pc, #48]	; (80032cc <Scheduler_Update_1ms+0x38>)
 800329a:	f000 f827 	bl	80032ec <Timer_Increment>
	Timer_Increment(&Timer_5ms);
 800329e:	480c      	ldr	r0, [pc, #48]	; (80032d0 <Scheduler_Update_1ms+0x3c>)
 80032a0:	f000 f824 	bl	80032ec <Timer_Increment>
	Timer_Increment(&Timer_10ms);
 80032a4:	480b      	ldr	r0, [pc, #44]	; (80032d4 <Scheduler_Update_1ms+0x40>)
 80032a6:	f000 f821 	bl	80032ec <Timer_Increment>
	Timer_Increment(&Timer_50ms);
 80032aa:	480b      	ldr	r0, [pc, #44]	; (80032d8 <Scheduler_Update_1ms+0x44>)
 80032ac:	f000 f81e 	bl	80032ec <Timer_Increment>
	Timer_Increment(&Timer_100ms);
 80032b0:	480a      	ldr	r0, [pc, #40]	; (80032dc <Scheduler_Update_1ms+0x48>)
 80032b2:	f000 f81b 	bl	80032ec <Timer_Increment>
	Timer_Increment(&Timer_250ms);
 80032b6:	480a      	ldr	r0, [pc, #40]	; (80032e0 <Scheduler_Update_1ms+0x4c>)
 80032b8:	f000 f818 	bl	80032ec <Timer_Increment>
	Timer_Increment(&Timer_500ms);
 80032bc:	4809      	ldr	r0, [pc, #36]	; (80032e4 <Scheduler_Update_1ms+0x50>)
 80032be:	f000 f815 	bl	80032ec <Timer_Increment>
	Timer_Increment(&Timer_1s);
 80032c2:	4809      	ldr	r0, [pc, #36]	; (80032e8 <Scheduler_Update_1ms+0x54>)
 80032c4:	f000 f812 	bl	80032ec <Timer_Increment>
	
}
 80032c8:	bf00      	nop
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	20000f00 	.word	0x20000f00
 80032d0:	20000f08 	.word	0x20000f08
 80032d4:	20000f10 	.word	0x20000f10
 80032d8:	20000f18 	.word	0x20000f18
 80032dc:	20000f20 	.word	0x20000f20
 80032e0:	20000f28 	.word	0x20000f28
 80032e4:	20000f30 	.word	0x20000f30
 80032e8:	20000f38 	.word	0x20000f38

080032ec <Timer_Increment>:
	* @brief	Incrementing of all counters and setting flags , where is condition met!
	* @param	timer: Pointer to specific timer	
***********************************************************************
*/
inline static void Timer_Increment (sTimer *timer)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
	timer->timer_cnt++;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	885b      	ldrh	r3, [r3, #2]
 80032f8:	3301      	adds	r3, #1
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	805a      	strh	r2, [r3, #2]
	if(timer->timer_cnt >= timer->timer_limit)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	885a      	ldrh	r2, [r3, #2]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	889b      	ldrh	r3, [r3, #4]
 8003308:	429a      	cmp	r2, r3
 800330a:	d305      	bcc.n	8003318 <Timer_Increment+0x2c>
	{
		timer->flag = eFLAG_REACHED;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2201      	movs	r2, #1
 8003310:	701a      	strb	r2, [r3, #0]
		timer->timer_cnt = 0;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	805a      	strh	r2, [r3, #2]
	}
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <Scheduler_Check_Flag>:
	* @brief Checking flags in structures and call specific tasks	
***********************************************************************
*/

void Scheduler_Check_Flag(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	af00      	add	r7, sp, #0
	if(Timer_1ms.flag)
 8003328:	4b24      	ldr	r3, [pc, #144]	; (80033bc <Scheduler_Check_Flag+0x98>)
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d004      	beq.n	800333a <Scheduler_Check_Flag+0x16>
	{
		Timer_Task_1ms();
 8003330:	f000 f854 	bl	80033dc <Timer_Task_1ms>
		Timer_1ms.flag = eFLAG_NOT_YET;
 8003334:	4b21      	ldr	r3, [pc, #132]	; (80033bc <Scheduler_Check_Flag+0x98>)
 8003336:	2200      	movs	r2, #0
 8003338:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_5ms.flag)
 800333a:	4b21      	ldr	r3, [pc, #132]	; (80033c0 <Scheduler_Check_Flag+0x9c>)
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d004      	beq.n	800334c <Scheduler_Check_Flag+0x28>
	{
		Timer_Task_5ms();
 8003342:	f000 f852 	bl	80033ea <Timer_Task_5ms>
		Timer_5ms.flag = eFLAG_NOT_YET;
 8003346:	4b1e      	ldr	r3, [pc, #120]	; (80033c0 <Scheduler_Check_Flag+0x9c>)
 8003348:	2200      	movs	r2, #0
 800334a:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_10ms.flag)
 800334c:	4b1d      	ldr	r3, [pc, #116]	; (80033c4 <Scheduler_Check_Flag+0xa0>)
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d004      	beq.n	800335e <Scheduler_Check_Flag+0x3a>
	{
		Timer_Task_10ms();
 8003354:	f000 f84f 	bl	80033f6 <Timer_Task_10ms>
		Timer_10ms.flag = eFLAG_NOT_YET;
 8003358:	4b1a      	ldr	r3, [pc, #104]	; (80033c4 <Scheduler_Check_Flag+0xa0>)
 800335a:	2200      	movs	r2, #0
 800335c:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_50ms.flag)
 800335e:	4b1a      	ldr	r3, [pc, #104]	; (80033c8 <Scheduler_Check_Flag+0xa4>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d004      	beq.n	8003370 <Scheduler_Check_Flag+0x4c>
	{
		Timer_Task_50ms();
 8003366:	f000 f850 	bl	800340a <Timer_Task_50ms>
		Timer_50ms.flag = eFLAG_NOT_YET;
 800336a:	4b17      	ldr	r3, [pc, #92]	; (80033c8 <Scheduler_Check_Flag+0xa4>)
 800336c:	2200      	movs	r2, #0
 800336e:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_100ms.flag)
 8003370:	4b16      	ldr	r3, [pc, #88]	; (80033cc <Scheduler_Check_Flag+0xa8>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d004      	beq.n	8003382 <Scheduler_Check_Flag+0x5e>
	{
		Timer_Task_100ms();
 8003378:	f000 f84e 	bl	8003418 <Timer_Task_100ms>
		Timer_100ms.flag = eFLAG_NOT_YET;
 800337c:	4b13      	ldr	r3, [pc, #76]	; (80033cc <Scheduler_Check_Flag+0xa8>)
 800337e:	2200      	movs	r2, #0
 8003380:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_250ms.flag)
 8003382:	4b13      	ldr	r3, [pc, #76]	; (80033d0 <Scheduler_Check_Flag+0xac>)
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d004      	beq.n	8003394 <Scheduler_Check_Flag+0x70>
	{
		Timer_Task_250ms();
 800338a:	f000 f84b 	bl	8003424 <Timer_Task_250ms>
		Timer_250ms.flag = eFLAG_NOT_YET;
 800338e:	4b10      	ldr	r3, [pc, #64]	; (80033d0 <Scheduler_Check_Flag+0xac>)
 8003390:	2200      	movs	r2, #0
 8003392:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_500ms.flag)
 8003394:	4b0f      	ldr	r3, [pc, #60]	; (80033d4 <Scheduler_Check_Flag+0xb0>)
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d004      	beq.n	80033a6 <Scheduler_Check_Flag+0x82>
	{
		Timer_Task_500ms();
 800339c:	f000 f849 	bl	8003432 <Timer_Task_500ms>
		Timer_500ms.flag = eFLAG_NOT_YET;
 80033a0:	4b0c      	ldr	r3, [pc, #48]	; (80033d4 <Scheduler_Check_Flag+0xb0>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	701a      	strb	r2, [r3, #0]
	}
	
	if(Timer_1s.flag)
 80033a6:	4b0c      	ldr	r3, [pc, #48]	; (80033d8 <Scheduler_Check_Flag+0xb4>)
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d004      	beq.n	80033b8 <Scheduler_Check_Flag+0x94>
	{
		Timer_Task_1s();
 80033ae:	f000 f847 	bl	8003440 <Timer_Task_1s>
		Timer_1s.flag = eFLAG_NOT_YET;
 80033b2:	4b09      	ldr	r3, [pc, #36]	; (80033d8 <Scheduler_Check_Flag+0xb4>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	701a      	strb	r2, [r3, #0]
	}	
}
 80033b8:	bf00      	nop
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	20000f00 	.word	0x20000f00
 80033c0:	20000f08 	.word	0x20000f08
 80033c4:	20000f10 	.word	0x20000f10
 80033c8:	20000f18 	.word	0x20000f18
 80033cc:	20000f20 	.word	0x20000f20
 80033d0:	20000f28 	.word	0x20000f28
 80033d4:	20000f30 	.word	0x20000f30
 80033d8:	20000f38 	.word	0x20000f38

080033dc <Timer_Task_1ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_1ms(void)
{	
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
	//DI_Read_All();
}
 80033e0:	bf00      	nop
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <Timer_Task_5ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_5ms(void)
{	
 80033ea:	b580      	push	{r7, lr}
 80033ec:	af00      	add	r7, sp, #0
	MCAN_Transmit();
 80033ee:	f7fd fbf5 	bl	8000bdc <MCAN_Transmit>
}
 80033f2:	bf00      	nop
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <Timer_Task_10ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_10ms(void)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	af00      	add	r7, sp, #0
	COM_Update_10ms();
 80033fa:	f7fd f95f 	bl	80006bc <COM_Update_10ms>
	UI_Update_10ms();
 80033fe:	f7fe fe19 	bl	8002034 <UI_Update_10ms>
	MCAN_Update_10ms();
 8003402:	f7fd fb5f 	bl	8000ac4 <MCAN_Update_10ms>
}
 8003406:	bf00      	nop
 8003408:	bd80      	pop	{r7, pc}

0800340a <Timer_Task_50ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_50ms(void)
{
 800340a:	b480      	push	{r7}
 800340c:	af00      	add	r7, sp, #0
}
 800340e:	bf00      	nop
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <Timer_Task_100ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_100ms(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0

	TEMP_Update100ms();
 800341c:	f7fe fbe8 	bl	8001bf0 <TEMP_Update100ms>
}
 8003420:	bf00      	nop
 8003422:	bd80      	pop	{r7, pc}

08003424 <Timer_Task_250ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_250ms(void)
{
 8003424:	b480      	push	{r7}
 8003426:	af00      	add	r7, sp, #0
}
 8003428:	bf00      	nop
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr

08003432 <Timer_Task_500ms>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_500ms(void)
{
 8003432:	b480      	push	{r7}
 8003434:	af00      	add	r7, sp, #0

}
 8003436:	bf00      	nop
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <Timer_Task_1s>:
	* @param
	* @retval
***********************************************************************
*/
static void Timer_Task_1s(void)
{	
 8003440:	b580      	push	{r7, lr}
 8003442:	af00      	add	r7, sp, #0
	APP_Update_1s();
 8003444:	f7ff fb24 	bl	8002a90 <APP_Update_1s>
	WDG_Refresh();
 8003448:	f7ff fa5e 	bl	8002908 <WDG_Refresh>
	SENS_Update_1s();
 800344c:	f7fe fa0c 	bl	8001868 <SENS_Update_1s>
			OW_ConvertAll();
	  }*/
	//OW_ReadRom(0);
	//OW_Read(0);
	//OW_ConvertAll();
}
 8003450:	bf00      	nop
 8003452:	bd80      	pop	{r7, pc}

08003454 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800345a:	2300      	movs	r3, #0
 800345c:	607b      	str	r3, [r7, #4]
 800345e:	4b10      	ldr	r3, [pc, #64]	; (80034a0 <HAL_MspInit+0x4c>)
 8003460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003462:	4a0f      	ldr	r2, [pc, #60]	; (80034a0 <HAL_MspInit+0x4c>)
 8003464:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003468:	6453      	str	r3, [r2, #68]	; 0x44
 800346a:	4b0d      	ldr	r3, [pc, #52]	; (80034a0 <HAL_MspInit+0x4c>)
 800346c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800346e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003472:	607b      	str	r3, [r7, #4]
 8003474:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003476:	2300      	movs	r3, #0
 8003478:	603b      	str	r3, [r7, #0]
 800347a:	4b09      	ldr	r3, [pc, #36]	; (80034a0 <HAL_MspInit+0x4c>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347e:	4a08      	ldr	r2, [pc, #32]	; (80034a0 <HAL_MspInit+0x4c>)
 8003480:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003484:	6413      	str	r3, [r2, #64]	; 0x40
 8003486:	4b06      	ldr	r3, [pc, #24]	; (80034a0 <HAL_MspInit+0x4c>)
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800348e:	603b      	str	r3, [r7, #0]
 8003490:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003492:	2007      	movs	r0, #7
 8003494:	f001 fad4 	bl	8004a40 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003498:	bf00      	nop
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40023800 	.word	0x40023800

080034a4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b08a      	sub	sp, #40	; 0x28
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ac:	f107 0314 	add.w	r3, r7, #20
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	605a      	str	r2, [r3, #4]
 80034b6:	609a      	str	r2, [r3, #8]
 80034b8:	60da      	str	r2, [r3, #12]
 80034ba:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a25      	ldr	r2, [pc, #148]	; (8003558 <HAL_CAN_MspInit+0xb4>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d144      	bne.n	8003550 <HAL_CAN_MspInit+0xac>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80034c6:	2300      	movs	r3, #0
 80034c8:	613b      	str	r3, [r7, #16]
 80034ca:	4b24      	ldr	r3, [pc, #144]	; (800355c <HAL_CAN_MspInit+0xb8>)
 80034cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ce:	4a23      	ldr	r2, [pc, #140]	; (800355c <HAL_CAN_MspInit+0xb8>)
 80034d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80034d4:	6413      	str	r3, [r2, #64]	; 0x40
 80034d6:	4b21      	ldr	r3, [pc, #132]	; (800355c <HAL_CAN_MspInit+0xb8>)
 80034d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034de:	613b      	str	r3, [r7, #16]
 80034e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034e2:	2300      	movs	r3, #0
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	4b1d      	ldr	r3, [pc, #116]	; (800355c <HAL_CAN_MspInit+0xb8>)
 80034e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ea:	4a1c      	ldr	r2, [pc, #112]	; (800355c <HAL_CAN_MspInit+0xb8>)
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	6313      	str	r3, [r2, #48]	; 0x30
 80034f2:	4b1a      	ldr	r3, [pc, #104]	; (800355c <HAL_CAN_MspInit+0xb8>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	60fb      	str	r3, [r7, #12]
 80034fc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80034fe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003502:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003504:	2302      	movs	r3, #2
 8003506:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003508:	2300      	movs	r3, #0
 800350a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800350c:	2303      	movs	r3, #3
 800350e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003510:	2309      	movs	r3, #9
 8003512:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003514:	f107 0314 	add.w	r3, r7, #20
 8003518:	4619      	mov	r1, r3
 800351a:	4811      	ldr	r0, [pc, #68]	; (8003560 <HAL_CAN_MspInit+0xbc>)
 800351c:	f001 fb02 	bl	8004b24 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8003520:	2200      	movs	r2, #0
 8003522:	2100      	movs	r1, #0
 8003524:	2013      	movs	r0, #19
 8003526:	f001 fa96 	bl	8004a56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800352a:	2013      	movs	r0, #19
 800352c:	f001 faaf 	bl	8004a8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8003530:	2200      	movs	r2, #0
 8003532:	2100      	movs	r1, #0
 8003534:	2014      	movs	r0, #20
 8003536:	f001 fa8e 	bl	8004a56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800353a:	2014      	movs	r0, #20
 800353c:	f001 faa7 	bl	8004a8e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8003540:	2200      	movs	r2, #0
 8003542:	2100      	movs	r1, #0
 8003544:	2015      	movs	r0, #21
 8003546:	f001 fa86 	bl	8004a56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800354a:	2015      	movs	r0, #21
 800354c:	f001 fa9f 	bl	8004a8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8003550:	bf00      	nop
 8003552:	3728      	adds	r7, #40	; 0x28
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}
 8003558:	40006400 	.word	0x40006400
 800355c:	40023800 	.word	0x40023800
 8003560:	40020000 	.word	0x40020000

08003564 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b08a      	sub	sp, #40	; 0x28
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800356c:	f107 0314 	add.w	r3, r7, #20
 8003570:	2200      	movs	r2, #0
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	605a      	str	r2, [r3, #4]
 8003576:	609a      	str	r2, [r3, #8]
 8003578:	60da      	str	r2, [r3, #12]
 800357a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a1d      	ldr	r2, [pc, #116]	; (80035f8 <HAL_I2C_MspInit+0x94>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d133      	bne.n	80035ee <HAL_I2C_MspInit+0x8a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003586:	2300      	movs	r3, #0
 8003588:	613b      	str	r3, [r7, #16]
 800358a:	4b1c      	ldr	r3, [pc, #112]	; (80035fc <HAL_I2C_MspInit+0x98>)
 800358c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358e:	4a1b      	ldr	r2, [pc, #108]	; (80035fc <HAL_I2C_MspInit+0x98>)
 8003590:	f043 0302 	orr.w	r3, r3, #2
 8003594:	6313      	str	r3, [r2, #48]	; 0x30
 8003596:	4b19      	ldr	r3, [pc, #100]	; (80035fc <HAL_I2C_MspInit+0x98>)
 8003598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	613b      	str	r3, [r7, #16]
 80035a0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035a2:	23c0      	movs	r3, #192	; 0xc0
 80035a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035a6:	2312      	movs	r3, #18
 80035a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035aa:	2300      	movs	r3, #0
 80035ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035ae:	2303      	movs	r3, #3
 80035b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035b2:	2304      	movs	r3, #4
 80035b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035b6:	f107 0314 	add.w	r3, r7, #20
 80035ba:	4619      	mov	r1, r3
 80035bc:	4810      	ldr	r0, [pc, #64]	; (8003600 <HAL_I2C_MspInit+0x9c>)
 80035be:	f001 fab1 	bl	8004b24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80035c2:	2300      	movs	r3, #0
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	4b0d      	ldr	r3, [pc, #52]	; (80035fc <HAL_I2C_MspInit+0x98>)
 80035c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ca:	4a0c      	ldr	r2, [pc, #48]	; (80035fc <HAL_I2C_MspInit+0x98>)
 80035cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80035d0:	6413      	str	r3, [r2, #64]	; 0x40
 80035d2:	4b0a      	ldr	r3, [pc, #40]	; (80035fc <HAL_I2C_MspInit+0x98>)
 80035d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80035de:	2200      	movs	r2, #0
 80035e0:	2100      	movs	r1, #0
 80035e2:	201f      	movs	r0, #31
 80035e4:	f001 fa37 	bl	8004a56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80035e8:	201f      	movs	r0, #31
 80035ea:	f001 fa50 	bl	8004a8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80035ee:	bf00      	nop
 80035f0:	3728      	adds	r7, #40	; 0x28
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	bf00      	nop
 80035f8:	40005400 	.word	0x40005400
 80035fc:	40023800 	.word	0x40023800
 8003600:	40020400 	.word	0x40020400

08003604 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b09a      	sub	sp, #104	; 0x68
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800360c:	f107 030c 	add.w	r3, r7, #12
 8003610:	225c      	movs	r2, #92	; 0x5c
 8003612:	2100      	movs	r1, #0
 8003614:	4618      	mov	r0, r3
 8003616:	f007 f8ed 	bl	800a7f4 <memset>
  if(hrtc->Instance==RTC)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a0c      	ldr	r2, [pc, #48]	; (8003650 <HAL_RTC_MspInit+0x4c>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d110      	bne.n	8003646 <HAL_RTC_MspInit+0x42>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003624:	2320      	movs	r3, #32
 8003626:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV16;
 8003628:	4b0a      	ldr	r3, [pc, #40]	; (8003654 <HAL_RTC_MspInit+0x50>)
 800362a:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800362c:	f107 030c 	add.w	r3, r7, #12
 8003630:	4618      	mov	r0, r3
 8003632:	f004 f91d 	bl	8007870 <HAL_RCCEx_PeriphCLKConfig>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <HAL_RTC_MspInit+0x3c>
    {
      Error_Handler();
 800363c:	f7ff fdf2 	bl	8003224 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003640:	4b05      	ldr	r3, [pc, #20]	; (8003658 <HAL_RTC_MspInit+0x54>)
 8003642:	2201      	movs	r2, #1
 8003644:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003646:	bf00      	nop
 8003648:	3768      	adds	r7, #104	; 0x68
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	40002800 	.word	0x40002800
 8003654:	00100300 	.word	0x00100300
 8003658:	42470e3c 	.word	0x42470e3c

0800365c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a18      	ldr	r2, [pc, #96]	; (80036cc <HAL_TIM_Base_MspInit+0x70>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d10e      	bne.n	800368c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800366e:	2300      	movs	r3, #0
 8003670:	60fb      	str	r3, [r7, #12]
 8003672:	4b17      	ldr	r3, [pc, #92]	; (80036d0 <HAL_TIM_Base_MspInit+0x74>)
 8003674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003676:	4a16      	ldr	r2, [pc, #88]	; (80036d0 <HAL_TIM_Base_MspInit+0x74>)
 8003678:	f043 0301 	orr.w	r3, r3, #1
 800367c:	6453      	str	r3, [r2, #68]	; 0x44
 800367e:	4b14      	ldr	r3, [pc, #80]	; (80036d0 <HAL_TIM_Base_MspInit+0x74>)
 8003680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003682:	f003 0301 	and.w	r3, r3, #1
 8003686:	60fb      	str	r3, [r7, #12]
 8003688:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800368a:	e01a      	b.n	80036c2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM6)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a10      	ldr	r2, [pc, #64]	; (80036d4 <HAL_TIM_Base_MspInit+0x78>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d115      	bne.n	80036c2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003696:	2300      	movs	r3, #0
 8003698:	60bb      	str	r3, [r7, #8]
 800369a:	4b0d      	ldr	r3, [pc, #52]	; (80036d0 <HAL_TIM_Base_MspInit+0x74>)
 800369c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369e:	4a0c      	ldr	r2, [pc, #48]	; (80036d0 <HAL_TIM_Base_MspInit+0x74>)
 80036a0:	f043 0310 	orr.w	r3, r3, #16
 80036a4:	6413      	str	r3, [r2, #64]	; 0x40
 80036a6:	4b0a      	ldr	r3, [pc, #40]	; (80036d0 <HAL_TIM_Base_MspInit+0x74>)
 80036a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036aa:	f003 0310 	and.w	r3, r3, #16
 80036ae:	60bb      	str	r3, [r7, #8]
 80036b0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80036b2:	2200      	movs	r2, #0
 80036b4:	2100      	movs	r1, #0
 80036b6:	2036      	movs	r0, #54	; 0x36
 80036b8:	f001 f9cd 	bl	8004a56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80036bc:	2036      	movs	r0, #54	; 0x36
 80036be:	f001 f9e6 	bl	8004a8e <HAL_NVIC_EnableIRQ>
}
 80036c2:	bf00      	nop
 80036c4:	3710      	adds	r7, #16
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	40010000 	.word	0x40010000
 80036d0:	40023800 	.word	0x40023800
 80036d4:	40001000 	.word	0x40001000

080036d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b088      	sub	sp, #32
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036e0:	f107 030c 	add.w	r3, r7, #12
 80036e4:	2200      	movs	r2, #0
 80036e6:	601a      	str	r2, [r3, #0]
 80036e8:	605a      	str	r2, [r3, #4]
 80036ea:	609a      	str	r2, [r3, #8]
 80036ec:	60da      	str	r2, [r3, #12]
 80036ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a1b      	ldr	r2, [pc, #108]	; (8003764 <HAL_TIM_MspPostInit+0x8c>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d12f      	bne.n	800375a <HAL_TIM_MspPostInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036fa:	2300      	movs	r3, #0
 80036fc:	60bb      	str	r3, [r7, #8]
 80036fe:	4b1a      	ldr	r3, [pc, #104]	; (8003768 <HAL_TIM_MspPostInit+0x90>)
 8003700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003702:	4a19      	ldr	r2, [pc, #100]	; (8003768 <HAL_TIM_MspPostInit+0x90>)
 8003704:	f043 0301 	orr.w	r3, r3, #1
 8003708:	6313      	str	r3, [r2, #48]	; 0x30
 800370a:	4b17      	ldr	r3, [pc, #92]	; (8003768 <HAL_TIM_MspPostInit+0x90>)
 800370c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	60bb      	str	r3, [r7, #8]
 8003714:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = PWM_FAN_IN_Pin;
 8003716:	f44f 7380 	mov.w	r3, #256	; 0x100
 800371a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800371c:	2312      	movs	r3, #18
 800371e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003720:	2300      	movs	r3, #0
 8003722:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003724:	2300      	movs	r3, #0
 8003726:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003728:	2301      	movs	r3, #1
 800372a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_FAN_IN_GPIO_Port, &GPIO_InitStruct);
 800372c:	f107 030c 	add.w	r3, r7, #12
 8003730:	4619      	mov	r1, r3
 8003732:	480e      	ldr	r0, [pc, #56]	; (800376c <HAL_TIM_MspPostInit+0x94>)
 8003734:	f001 f9f6 	bl	8004b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_FAN_OUT_Pin;
 8003738:	f44f 7300 	mov.w	r3, #512	; 0x200
 800373c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800373e:	2312      	movs	r3, #18
 8003740:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003746:	2300      	movs	r3, #0
 8003748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800374a:	2301      	movs	r3, #1
 800374c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_FAN_OUT_GPIO_Port, &GPIO_InitStruct);
 800374e:	f107 030c 	add.w	r3, r7, #12
 8003752:	4619      	mov	r1, r3
 8003754:	4805      	ldr	r0, [pc, #20]	; (800376c <HAL_TIM_MspPostInit+0x94>)
 8003756:	f001 f9e5 	bl	8004b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800375a:	bf00      	nop
 800375c:	3720      	adds	r7, #32
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40010000 	.word	0x40010000
 8003768:	40023800 	.word	0x40023800
 800376c:	40020000 	.word	0x40020000

08003770 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b08a      	sub	sp, #40	; 0x28
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003778:	f107 0314 	add.w	r3, r7, #20
 800377c:	2200      	movs	r2, #0
 800377e:	601a      	str	r2, [r3, #0]
 8003780:	605a      	str	r2, [r3, #4]
 8003782:	609a      	str	r2, [r3, #8]
 8003784:	60da      	str	r2, [r3, #12]
 8003786:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a19      	ldr	r2, [pc, #100]	; (80037f4 <HAL_UART_MspInit+0x84>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d12b      	bne.n	80037ea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003792:	2300      	movs	r3, #0
 8003794:	613b      	str	r3, [r7, #16]
 8003796:	4b18      	ldr	r3, [pc, #96]	; (80037f8 <HAL_UART_MspInit+0x88>)
 8003798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379a:	4a17      	ldr	r2, [pc, #92]	; (80037f8 <HAL_UART_MspInit+0x88>)
 800379c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037a0:	6413      	str	r3, [r2, #64]	; 0x40
 80037a2:	4b15      	ldr	r3, [pc, #84]	; (80037f8 <HAL_UART_MspInit+0x88>)
 80037a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037aa:	613b      	str	r3, [r7, #16]
 80037ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ae:	2300      	movs	r3, #0
 80037b0:	60fb      	str	r3, [r7, #12]
 80037b2:	4b11      	ldr	r3, [pc, #68]	; (80037f8 <HAL_UART_MspInit+0x88>)
 80037b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b6:	4a10      	ldr	r2, [pc, #64]	; (80037f8 <HAL_UART_MspInit+0x88>)
 80037b8:	f043 0301 	orr.w	r3, r3, #1
 80037bc:	6313      	str	r3, [r2, #48]	; 0x30
 80037be:	4b0e      	ldr	r3, [pc, #56]	; (80037f8 <HAL_UART_MspInit+0x88>)
 80037c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80037ca:	230c      	movs	r3, #12
 80037cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ce:	2302      	movs	r3, #2
 80037d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d2:	2300      	movs	r3, #0
 80037d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037d6:	2303      	movs	r3, #3
 80037d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80037da:	2307      	movs	r3, #7
 80037dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037de:	f107 0314 	add.w	r3, r7, #20
 80037e2:	4619      	mov	r1, r3
 80037e4:	4805      	ldr	r0, [pc, #20]	; (80037fc <HAL_UART_MspInit+0x8c>)
 80037e6:	f001 f99d 	bl	8004b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80037ea:	bf00      	nop
 80037ec:	3728      	adds	r7, #40	; 0x28
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	40004400 	.word	0x40004400
 80037f8:	40023800 	.word	0x40023800
 80037fc:	40020000 	.word	0x40020000

08003800 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003800:	b480      	push	{r7}
 8003802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003804:	e7fe      	b.n	8003804 <NMI_Handler+0x4>

08003806 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003806:	b480      	push	{r7}
 8003808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800380a:	e7fe      	b.n	800380a <HardFault_Handler+0x4>

0800380c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003810:	e7fe      	b.n	8003810 <MemManage_Handler+0x4>

08003812 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003812:	b480      	push	{r7}
 8003814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003816:	e7fe      	b.n	8003816 <BusFault_Handler+0x4>

08003818 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800381c:	e7fe      	b.n	800381c <UsageFault_Handler+0x4>

0800381e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800381e:	b480      	push	{r7}
 8003820:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003822:	bf00      	nop
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003830:	bf00      	nop
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr

0800383a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800383a:	b480      	push	{r7}
 800383c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800383e:	bf00      	nop
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800384c:	f000 f98c 	bl	8003b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  Scheduler_Update_1ms();
 8003850:	f7ff fd20 	bl	8003294 <Scheduler_Update_1ms>
  /* USER CODE END SysTick_IRQn 1 */
}
 8003854:	bf00      	nop
 8003856:	bd80      	pop	{r7, pc}

08003858 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800385c:	4802      	ldr	r0, [pc, #8]	; (8003868 <CAN1_TX_IRQHandler+0x10>)
 800385e:	f000 fdfa 	bl	8004456 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8003862:	bf00      	nop
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	20000d84 	.word	0x20000d84

0800386c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003870:	4802      	ldr	r0, [pc, #8]	; (800387c <CAN1_RX0_IRQHandler+0x10>)
 8003872:	f000 fdf0 	bl	8004456 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003876:	bf00      	nop
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	20000d84 	.word	0x20000d84

08003880 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003884:	4802      	ldr	r0, [pc, #8]	; (8003890 <CAN1_RX1_IRQHandler+0x10>)
 8003886:	f000 fde6 	bl	8004456 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800388a:	bf00      	nop
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	20000d84 	.word	0x20000d84

08003894 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003898:	4802      	ldr	r0, [pc, #8]	; (80038a4 <I2C1_EV_IRQHandler+0x10>)
 800389a:	f001 ff8b 	bl	80057b4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800389e:	bf00      	nop
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	20000dac 	.word	0x20000dac

080038a8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
   OW_IRQHandler();
 80038ac:	f7fd fd34 	bl	8001318 <OW_IRQHandler>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80038b0:	4802      	ldr	r0, [pc, #8]	; (80038bc <TIM6_DAC_IRQHandler+0x14>)
 80038b2:	f005 fccd 	bl	8009250 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80038b6:	bf00      	nop
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	20000e74 	.word	0x20000e74

080038c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
	return 1;
 80038c4:	2301      	movs	r3, #1
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <_kill>:

int _kill(int pid, int sig)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80038da:	f006 fe31 	bl	800a540 <__errno>
 80038de:	4603      	mov	r3, r0
 80038e0:	2216      	movs	r2, #22
 80038e2:	601a      	str	r2, [r3, #0]
	return -1;
 80038e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3708      	adds	r7, #8
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <_exit>:

void _exit (int status)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80038f8:	f04f 31ff 	mov.w	r1, #4294967295
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f7ff ffe7 	bl	80038d0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003902:	e7fe      	b.n	8003902 <_exit+0x12>

08003904 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b086      	sub	sp, #24
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003910:	2300      	movs	r3, #0
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	e00a      	b.n	800392c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003916:	f3af 8000 	nop.w
 800391a:	4601      	mov	r1, r0
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	1c5a      	adds	r2, r3, #1
 8003920:	60ba      	str	r2, [r7, #8]
 8003922:	b2ca      	uxtb	r2, r1
 8003924:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	3301      	adds	r3, #1
 800392a:	617b      	str	r3, [r7, #20]
 800392c:	697a      	ldr	r2, [r7, #20]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	429a      	cmp	r2, r3
 8003932:	dbf0      	blt.n	8003916 <_read+0x12>
	}

return len;
 8003934:	687b      	ldr	r3, [r7, #4]
}
 8003936:	4618      	mov	r0, r3
 8003938:	3718      	adds	r7, #24
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b086      	sub	sp, #24
 8003942:	af00      	add	r7, sp, #0
 8003944:	60f8      	str	r0, [r7, #12]
 8003946:	60b9      	str	r1, [r7, #8]
 8003948:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800394a:	2300      	movs	r3, #0
 800394c:	617b      	str	r3, [r7, #20]
 800394e:	e009      	b.n	8003964 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	1c5a      	adds	r2, r3, #1
 8003954:	60ba      	str	r2, [r7, #8]
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	4618      	mov	r0, r3
 800395a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	3301      	adds	r3, #1
 8003962:	617b      	str	r3, [r7, #20]
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	429a      	cmp	r2, r3
 800396a:	dbf1      	blt.n	8003950 <_write+0x12>
	}
	return len;
 800396c:	687b      	ldr	r3, [r7, #4]
}
 800396e:	4618      	mov	r0, r3
 8003970:	3718      	adds	r7, #24
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}

08003976 <_close>:

int _close(int file)
{
 8003976:	b480      	push	{r7}
 8003978:	b083      	sub	sp, #12
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
	return -1;
 800397e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003982:	4618      	mov	r0, r3
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr

0800398e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800398e:	b480      	push	{r7}
 8003990:	b083      	sub	sp, #12
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
 8003996:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800399e:	605a      	str	r2, [r3, #4]
	return 0;
 80039a0:	2300      	movs	r3, #0
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	370c      	adds	r7, #12
 80039a6:	46bd      	mov	sp, r7
 80039a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ac:	4770      	bx	lr

080039ae <_isatty>:

int _isatty(int file)
{
 80039ae:	b480      	push	{r7}
 80039b0:	b083      	sub	sp, #12
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
	return 1;
 80039b6:	2301      	movs	r3, #1
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
	return 0;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3714      	adds	r7, #20
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
	...

080039e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039e8:	4a14      	ldr	r2, [pc, #80]	; (8003a3c <_sbrk+0x5c>)
 80039ea:	4b15      	ldr	r3, [pc, #84]	; (8003a40 <_sbrk+0x60>)
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80039f4:	4b13      	ldr	r3, [pc, #76]	; (8003a44 <_sbrk+0x64>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d102      	bne.n	8003a02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039fc:	4b11      	ldr	r3, [pc, #68]	; (8003a44 <_sbrk+0x64>)
 80039fe:	4a12      	ldr	r2, [pc, #72]	; (8003a48 <_sbrk+0x68>)
 8003a00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a02:	4b10      	ldr	r3, [pc, #64]	; (8003a44 <_sbrk+0x64>)
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4413      	add	r3, r2
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d207      	bcs.n	8003a20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a10:	f006 fd96 	bl	800a540 <__errno>
 8003a14:	4603      	mov	r3, r0
 8003a16:	220c      	movs	r2, #12
 8003a18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a1e:	e009      	b.n	8003a34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a20:	4b08      	ldr	r3, [pc, #32]	; (8003a44 <_sbrk+0x64>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a26:	4b07      	ldr	r3, [pc, #28]	; (8003a44 <_sbrk+0x64>)
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	4a05      	ldr	r2, [pc, #20]	; (8003a44 <_sbrk+0x64>)
 8003a30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a32:	68fb      	ldr	r3, [r7, #12]
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3718      	adds	r7, #24
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	20020000 	.word	0x20020000
 8003a40:	00000400 	.word	0x00000400
 8003a44:	20000f44 	.word	0x20000f44
 8003a48:	20000f88 	.word	0x20000f88

08003a4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003a50:	4b06      	ldr	r3, [pc, #24]	; (8003a6c <SystemInit+0x20>)
 8003a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a56:	4a05      	ldr	r2, [pc, #20]	; (8003a6c <SystemInit+0x20>)
 8003a58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a60:	bf00      	nop
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	e000ed00 	.word	0xe000ed00

08003a70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003a70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003aa8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a74:	480d      	ldr	r0, [pc, #52]	; (8003aac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003a76:	490e      	ldr	r1, [pc, #56]	; (8003ab0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003a78:	4a0e      	ldr	r2, [pc, #56]	; (8003ab4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003a7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a7c:	e002      	b.n	8003a84 <LoopCopyDataInit>

08003a7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a82:	3304      	adds	r3, #4

08003a84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a88:	d3f9      	bcc.n	8003a7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a8a:	4a0b      	ldr	r2, [pc, #44]	; (8003ab8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003a8c:	4c0b      	ldr	r4, [pc, #44]	; (8003abc <LoopFillZerobss+0x26>)
  movs r3, #0
 8003a8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a90:	e001      	b.n	8003a96 <LoopFillZerobss>

08003a92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a94:	3204      	adds	r2, #4

08003a96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a98:	d3fb      	bcc.n	8003a92 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003a9a:	f7ff ffd7 	bl	8003a4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a9e:	f006 fd55 	bl	800a54c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003aa2:	f7ff f8bf 	bl	8002c24 <main>
  bx  lr    
 8003aa6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003aa8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003aac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ab0:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 8003ab4:	0800cbe8 	.word	0x0800cbe8
  ldr r2, =_sbss
 8003ab8:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 8003abc:	20000f84 	.word	0x20000f84

08003ac0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ac0:	e7fe      	b.n	8003ac0 <ADC_IRQHandler>
	...

08003ac4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ac8:	4b0e      	ldr	r3, [pc, #56]	; (8003b04 <HAL_Init+0x40>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a0d      	ldr	r2, [pc, #52]	; (8003b04 <HAL_Init+0x40>)
 8003ace:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ad2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ad4:	4b0b      	ldr	r3, [pc, #44]	; (8003b04 <HAL_Init+0x40>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a0a      	ldr	r2, [pc, #40]	; (8003b04 <HAL_Init+0x40>)
 8003ada:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ade:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ae0:	4b08      	ldr	r3, [pc, #32]	; (8003b04 <HAL_Init+0x40>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a07      	ldr	r2, [pc, #28]	; (8003b04 <HAL_Init+0x40>)
 8003ae6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003aec:	2003      	movs	r0, #3
 8003aee:	f000 ffa7 	bl	8004a40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003af2:	2000      	movs	r0, #0
 8003af4:	f000 f808 	bl	8003b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003af8:	f7ff fcac 	bl	8003454 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	40023c00 	.word	0x40023c00

08003b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b10:	4b12      	ldr	r3, [pc, #72]	; (8003b5c <HAL_InitTick+0x54>)
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	4b12      	ldr	r3, [pc, #72]	; (8003b60 <HAL_InitTick+0x58>)
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	4619      	mov	r1, r3
 8003b1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 ffbf 	bl	8004aaa <HAL_SYSTICK_Config>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e00e      	b.n	8003b54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b0f      	cmp	r3, #15
 8003b3a:	d80a      	bhi.n	8003b52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	f04f 30ff 	mov.w	r0, #4294967295
 8003b44:	f000 ff87 	bl	8004a56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b48:	4a06      	ldr	r2, [pc, #24]	; (8003b64 <HAL_InitTick+0x5c>)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	e000      	b.n	8003b54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3708      	adds	r7, #8
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	20000148 	.word	0x20000148
 8003b60:	20000150 	.word	0x20000150
 8003b64:	2000014c 	.word	0x2000014c

08003b68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b6c:	4b06      	ldr	r3, [pc, #24]	; (8003b88 <HAL_IncTick+0x20>)
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	461a      	mov	r2, r3
 8003b72:	4b06      	ldr	r3, [pc, #24]	; (8003b8c <HAL_IncTick+0x24>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4413      	add	r3, r2
 8003b78:	4a04      	ldr	r2, [pc, #16]	; (8003b8c <HAL_IncTick+0x24>)
 8003b7a:	6013      	str	r3, [r2, #0]
}
 8003b7c:	bf00      	nop
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop
 8003b88:	20000150 	.word	0x20000150
 8003b8c:	20000f48 	.word	0x20000f48

08003b90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b90:	b480      	push	{r7}
 8003b92:	af00      	add	r7, sp, #0
  return uwTick;
 8003b94:	4b03      	ldr	r3, [pc, #12]	; (8003ba4 <HAL_GetTick+0x14>)
 8003b96:	681b      	ldr	r3, [r3, #0]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	20000f48 	.word	0x20000f48

08003ba8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bb0:	f7ff ffee 	bl	8003b90 <HAL_GetTick>
 8003bb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc0:	d005      	beq.n	8003bce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003bc2:	4b0a      	ldr	r3, [pc, #40]	; (8003bec <HAL_Delay+0x44>)
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4413      	add	r3, r2
 8003bcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003bce:	bf00      	nop
 8003bd0:	f7ff ffde 	bl	8003b90 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	68fa      	ldr	r2, [r7, #12]
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d8f7      	bhi.n	8003bd0 <HAL_Delay+0x28>
  {
  }
}
 8003be0:	bf00      	nop
 8003be2:	bf00      	nop
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	20000150 	.word	0x20000150

08003bf0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d101      	bne.n	8003c02 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e0ed      	b.n	8003dde <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d102      	bne.n	8003c14 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f7ff fc48 	bl	80034a4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f042 0201 	orr.w	r2, r2, #1
 8003c22:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c24:	f7ff ffb4 	bl	8003b90 <HAL_GetTick>
 8003c28:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003c2a:	e012      	b.n	8003c52 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c2c:	f7ff ffb0 	bl	8003b90 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b0a      	cmp	r3, #10
 8003c38:	d90b      	bls.n	8003c52 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c3e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2205      	movs	r2, #5
 8003c4a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e0c5      	b.n	8003dde <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d0e5      	beq.n	8003c2c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f022 0202 	bic.w	r2, r2, #2
 8003c6e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c70:	f7ff ff8e 	bl	8003b90 <HAL_GetTick>
 8003c74:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c76:	e012      	b.n	8003c9e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c78:	f7ff ff8a 	bl	8003b90 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b0a      	cmp	r3, #10
 8003c84:	d90b      	bls.n	8003c9e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2205      	movs	r2, #5
 8003c96:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e09f      	b.n	8003dde <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1e5      	bne.n	8003c78 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	7e1b      	ldrb	r3, [r3, #24]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d108      	bne.n	8003cc6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	e007      	b.n	8003cd6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cd4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	7e5b      	ldrb	r3, [r3, #25]
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d108      	bne.n	8003cf0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003cec:	601a      	str	r2, [r3, #0]
 8003cee:	e007      	b.n	8003d00 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cfe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	7e9b      	ldrb	r3, [r3, #26]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d108      	bne.n	8003d1a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f042 0220 	orr.w	r2, r2, #32
 8003d16:	601a      	str	r2, [r3, #0]
 8003d18:	e007      	b.n	8003d2a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f022 0220 	bic.w	r2, r2, #32
 8003d28:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	7edb      	ldrb	r3, [r3, #27]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d108      	bne.n	8003d44 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f022 0210 	bic.w	r2, r2, #16
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	e007      	b.n	8003d54 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f042 0210 	orr.w	r2, r2, #16
 8003d52:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	7f1b      	ldrb	r3, [r3, #28]
 8003d58:	2b01      	cmp	r3, #1
 8003d5a:	d108      	bne.n	8003d6e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f042 0208 	orr.w	r2, r2, #8
 8003d6a:	601a      	str	r2, [r3, #0]
 8003d6c:	e007      	b.n	8003d7e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0208 	bic.w	r2, r2, #8
 8003d7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	7f5b      	ldrb	r3, [r3, #29]
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d108      	bne.n	8003d98 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f042 0204 	orr.w	r2, r2, #4
 8003d94:	601a      	str	r2, [r3, #0]
 8003d96:	e007      	b.n	8003da8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 0204 	bic.w	r2, r2, #4
 8003da6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	431a      	orrs	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	ea42 0103 	orr.w	r1, r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	1e5a      	subs	r2, r3, #1
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
	...

08003de8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b087      	sub	sp, #28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003dfe:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003e00:	7cfb      	ldrb	r3, [r7, #19]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d003      	beq.n	8003e0e <HAL_CAN_ConfigFilter+0x26>
 8003e06:	7cfb      	ldrb	r3, [r7, #19]
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	f040 80be 	bne.w	8003f8a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003e0e:	4b65      	ldr	r3, [pc, #404]	; (8003fa4 <HAL_CAN_ConfigFilter+0x1bc>)
 8003e10:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003e18:	f043 0201 	orr.w	r2, r3, #1
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003e28:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3c:	021b      	lsls	r3, r3, #8
 8003e3e:	431a      	orrs	r2, r3
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	f003 031f 	and.w	r3, r3, #31
 8003e4e:	2201      	movs	r2, #1
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	401a      	ands	r2, r3
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	69db      	ldr	r3, [r3, #28]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d123      	bne.n	8003eb8 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003e70:	697b      	ldr	r3, [r7, #20]
 8003e72:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	401a      	ands	r2, r3
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003e92:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	3248      	adds	r2, #72	; 0x48
 8003e98:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003eac:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003eae:	6979      	ldr	r1, [r7, #20]
 8003eb0:	3348      	adds	r3, #72	; 0x48
 8003eb2:	00db      	lsls	r3, r3, #3
 8003eb4:	440b      	add	r3, r1
 8003eb6:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	69db      	ldr	r3, [r3, #28]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d122      	bne.n	8003f06 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	431a      	orrs	r2, r3
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003edc:	683a      	ldr	r2, [r7, #0]
 8003ede:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003ee0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	3248      	adds	r2, #72	; 0x48
 8003ee6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003efa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003efc:	6979      	ldr	r1, [r7, #20]
 8003efe:	3348      	adds	r3, #72	; 0x48
 8003f00:	00db      	lsls	r3, r3, #3
 8003f02:	440b      	add	r3, r1
 8003f04:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d109      	bne.n	8003f22 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	43db      	mvns	r3, r3
 8003f18:	401a      	ands	r2, r3
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003f20:	e007      	b.n	8003f32 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	431a      	orrs	r2, r3
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d109      	bne.n	8003f4e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	43db      	mvns	r3, r3
 8003f44:	401a      	ands	r2, r3
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003f4c:	e007      	b.n	8003f5e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	431a      	orrs	r2, r3
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d107      	bne.n	8003f76 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	431a      	orrs	r2, r3
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003f7c:	f023 0201 	bic.w	r2, r3, #1
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003f86:	2300      	movs	r3, #0
 8003f88:	e006      	b.n	8003f98 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
  }
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	371c      	adds	r7, #28
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	40006400 	.word	0x40006400

08003fa8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d12e      	bne.n	800401a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f022 0201 	bic.w	r2, r2, #1
 8003fd2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003fd4:	f7ff fddc 	bl	8003b90 <HAL_GetTick>
 8003fd8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003fda:	e012      	b.n	8004002 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003fdc:	f7ff fdd8 	bl	8003b90 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b0a      	cmp	r3, #10
 8003fe8:	d90b      	bls.n	8004002 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fee:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2205      	movs	r2, #5
 8003ffa:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e012      	b.n	8004028 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	f003 0301 	and.w	r3, r3, #1
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1e5      	bne.n	8003fdc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004016:	2300      	movs	r3, #0
 8004018:	e006      	b.n	8004028 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
  }
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8004030:	b480      	push	{r7}
 8004032:	b089      	sub	sp, #36	; 0x24
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
 800403c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004044:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800404e:	7ffb      	ldrb	r3, [r7, #31]
 8004050:	2b01      	cmp	r3, #1
 8004052:	d003      	beq.n	800405c <HAL_CAN_AddTxMessage+0x2c>
 8004054:	7ffb      	ldrb	r3, [r7, #31]
 8004056:	2b02      	cmp	r3, #2
 8004058:	f040 80b8 	bne.w	80041cc <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10a      	bne.n	800407c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800406c:	2b00      	cmp	r3, #0
 800406e:	d105      	bne.n	800407c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004070:	69bb      	ldr	r3, [r7, #24]
 8004072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004076:	2b00      	cmp	r3, #0
 8004078:	f000 80a0 	beq.w	80041bc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	0e1b      	lsrs	r3, r3, #24
 8004080:	f003 0303 	and.w	r3, r3, #3
 8004084:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	2b02      	cmp	r3, #2
 800408a:	d907      	bls.n	800409c <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004090:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e09e      	b.n	80041da <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800409c:	2201      	movs	r2, #1
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	409a      	lsls	r2, r3
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d10d      	bne.n	80040ca <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80040b8:	68f9      	ldr	r1, [r7, #12]
 80040ba:	6809      	ldr	r1, [r1, #0]
 80040bc:	431a      	orrs	r2, r3
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	3318      	adds	r3, #24
 80040c2:	011b      	lsls	r3, r3, #4
 80040c4:	440b      	add	r3, r1
 80040c6:	601a      	str	r2, [r3, #0]
 80040c8:	e00f      	b.n	80040ea <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80040d4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80040da:	68f9      	ldr	r1, [r7, #12]
 80040dc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80040de:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	3318      	adds	r3, #24
 80040e4:	011b      	lsls	r3, r3, #4
 80040e6:	440b      	add	r3, r1
 80040e8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	6819      	ldr	r1, [r3, #0]
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	691a      	ldr	r2, [r3, #16]
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	3318      	adds	r3, #24
 80040f6:	011b      	lsls	r3, r3, #4
 80040f8:	440b      	add	r3, r1
 80040fa:	3304      	adds	r3, #4
 80040fc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	7d1b      	ldrb	r3, [r3, #20]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d111      	bne.n	800412a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	3318      	adds	r3, #24
 800410e:	011b      	lsls	r3, r3, #4
 8004110:	4413      	add	r3, r2
 8004112:	3304      	adds	r3, #4
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	6811      	ldr	r1, [r2, #0]
 800411a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	3318      	adds	r3, #24
 8004122:	011b      	lsls	r3, r3, #4
 8004124:	440b      	add	r3, r1
 8004126:	3304      	adds	r3, #4
 8004128:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	3307      	adds	r3, #7
 800412e:	781b      	ldrb	r3, [r3, #0]
 8004130:	061a      	lsls	r2, r3, #24
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	3306      	adds	r3, #6
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	041b      	lsls	r3, r3, #16
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	3305      	adds	r3, #5
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	021b      	lsls	r3, r3, #8
 8004144:	4313      	orrs	r3, r2
 8004146:	687a      	ldr	r2, [r7, #4]
 8004148:	3204      	adds	r2, #4
 800414a:	7812      	ldrb	r2, [r2, #0]
 800414c:	4610      	mov	r0, r2
 800414e:	68fa      	ldr	r2, [r7, #12]
 8004150:	6811      	ldr	r1, [r2, #0]
 8004152:	ea43 0200 	orr.w	r2, r3, r0
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	011b      	lsls	r3, r3, #4
 800415a:	440b      	add	r3, r1
 800415c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004160:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	3303      	adds	r3, #3
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	061a      	lsls	r2, r3, #24
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	3302      	adds	r3, #2
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	041b      	lsls	r3, r3, #16
 8004172:	431a      	orrs	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	3301      	adds	r3, #1
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	021b      	lsls	r3, r3, #8
 800417c:	4313      	orrs	r3, r2
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	7812      	ldrb	r2, [r2, #0]
 8004182:	4610      	mov	r0, r2
 8004184:	68fa      	ldr	r2, [r7, #12]
 8004186:	6811      	ldr	r1, [r2, #0]
 8004188:	ea43 0200 	orr.w	r2, r3, r0
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	011b      	lsls	r3, r3, #4
 8004190:	440b      	add	r3, r1
 8004192:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004196:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	3318      	adds	r3, #24
 80041a0:	011b      	lsls	r3, r3, #4
 80041a2:	4413      	add	r3, r2
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	68fa      	ldr	r2, [r7, #12]
 80041a8:	6811      	ldr	r1, [r2, #0]
 80041aa:	f043 0201 	orr.w	r2, r3, #1
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	3318      	adds	r3, #24
 80041b2:	011b      	lsls	r3, r3, #4
 80041b4:	440b      	add	r3, r1
 80041b6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80041b8:	2300      	movs	r3, #0
 80041ba:	e00e      	b.n	80041da <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e006      	b.n	80041da <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
  }
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3724      	adds	r7, #36	; 0x24
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80041e6:	b480      	push	{r7}
 80041e8:	b087      	sub	sp, #28
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	60f8      	str	r0, [r7, #12]
 80041ee:	60b9      	str	r1, [r7, #8]
 80041f0:	607a      	str	r2, [r7, #4]
 80041f2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041fa:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80041fc:	7dfb      	ldrb	r3, [r7, #23]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d003      	beq.n	800420a <HAL_CAN_GetRxMessage+0x24>
 8004202:	7dfb      	ldrb	r3, [r7, #23]
 8004204:	2b02      	cmp	r3, #2
 8004206:	f040 80f3 	bne.w	80043f0 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10e      	bne.n	800422e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f003 0303 	and.w	r3, r3, #3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d116      	bne.n	800424c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004222:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e0e7      	b.n	80043fe <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	691b      	ldr	r3, [r3, #16]
 8004234:	f003 0303 	and.w	r3, r3, #3
 8004238:	2b00      	cmp	r3, #0
 800423a:	d107      	bne.n	800424c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004240:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e0d8      	b.n	80043fe <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	331b      	adds	r3, #27
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	4413      	add	r3, r2
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0204 	and.w	r2, r3, #4
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d10c      	bne.n	8004284 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	331b      	adds	r3, #27
 8004272:	011b      	lsls	r3, r3, #4
 8004274:	4413      	add	r3, r2
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	0d5b      	lsrs	r3, r3, #21
 800427a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	e00b      	b.n	800429c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	331b      	adds	r3, #27
 800428c:	011b      	lsls	r3, r3, #4
 800428e:	4413      	add	r3, r2
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	08db      	lsrs	r3, r3, #3
 8004294:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	331b      	adds	r3, #27
 80042a4:	011b      	lsls	r3, r3, #4
 80042a6:	4413      	add	r3, r2
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 0202 	and.w	r2, r3, #2
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	331b      	adds	r3, #27
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	4413      	add	r3, r2
 80042be:	3304      	adds	r3, #4
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 020f 	and.w	r2, r3, #15
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	331b      	adds	r3, #27
 80042d2:	011b      	lsls	r3, r3, #4
 80042d4:	4413      	add	r3, r2
 80042d6:	3304      	adds	r3, #4
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	0a1b      	lsrs	r3, r3, #8
 80042dc:	b2da      	uxtb	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	331b      	adds	r3, #27
 80042ea:	011b      	lsls	r3, r3, #4
 80042ec:	4413      	add	r3, r2
 80042ee:	3304      	adds	r3, #4
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	0c1b      	lsrs	r3, r3, #16
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	011b      	lsls	r3, r3, #4
 8004302:	4413      	add	r3, r2
 8004304:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	b2da      	uxtb	r2, r3
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	011b      	lsls	r3, r3, #4
 8004318:	4413      	add	r3, r2
 800431a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	0a1a      	lsrs	r2, r3, #8
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	3301      	adds	r3, #1
 8004326:	b2d2      	uxtb	r2, r2
 8004328:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	011b      	lsls	r3, r3, #4
 8004332:	4413      	add	r3, r2
 8004334:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	0c1a      	lsrs	r2, r3, #16
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	3302      	adds	r3, #2
 8004340:	b2d2      	uxtb	r2, r2
 8004342:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	011b      	lsls	r3, r3, #4
 800434c:	4413      	add	r3, r2
 800434e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	0e1a      	lsrs	r2, r3, #24
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	3303      	adds	r3, #3
 800435a:	b2d2      	uxtb	r2, r2
 800435c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	011b      	lsls	r3, r3, #4
 8004366:	4413      	add	r3, r2
 8004368:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	3304      	adds	r3, #4
 8004372:	b2d2      	uxtb	r2, r2
 8004374:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	011b      	lsls	r3, r3, #4
 800437e:	4413      	add	r3, r2
 8004380:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	0a1a      	lsrs	r2, r3, #8
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	3305      	adds	r3, #5
 800438c:	b2d2      	uxtb	r2, r2
 800438e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	011b      	lsls	r3, r3, #4
 8004398:	4413      	add	r3, r2
 800439a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	0c1a      	lsrs	r2, r3, #16
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	3306      	adds	r3, #6
 80043a6:	b2d2      	uxtb	r2, r2
 80043a8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	011b      	lsls	r3, r3, #4
 80043b2:	4413      	add	r3, r2
 80043b4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	0e1a      	lsrs	r2, r3, #24
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	3307      	adds	r3, #7
 80043c0:	b2d2      	uxtb	r2, r2
 80043c2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d108      	bne.n	80043dc <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68da      	ldr	r2, [r3, #12]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f042 0220 	orr.w	r2, r2, #32
 80043d8:	60da      	str	r2, [r3, #12]
 80043da:	e007      	b.n	80043ec <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	691a      	ldr	r2, [r3, #16]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f042 0220 	orr.w	r2, r2, #32
 80043ea:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80043ec:	2300      	movs	r3, #0
 80043ee:	e006      	b.n	80043fe <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
  }
}
 80043fe:	4618      	mov	r0, r3
 8004400:	371c      	adds	r7, #28
 8004402:	46bd      	mov	sp, r7
 8004404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004408:	4770      	bx	lr

0800440a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800440a:	b480      	push	{r7}
 800440c:	b085      	sub	sp, #20
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
 8004412:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f893 3020 	ldrb.w	r3, [r3, #32]
 800441a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800441c:	7bfb      	ldrb	r3, [r7, #15]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d002      	beq.n	8004428 <HAL_CAN_ActivateNotification+0x1e>
 8004422:	7bfb      	ldrb	r3, [r7, #15]
 8004424:	2b02      	cmp	r3, #2
 8004426:	d109      	bne.n	800443c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	6959      	ldr	r1, [r3, #20]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	683a      	ldr	r2, [r7, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004438:	2300      	movs	r3, #0
 800443a:	e006      	b.n	800444a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004440:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
  }
}
 800444a:	4618      	mov	r0, r3
 800444c:	3714      	adds	r7, #20
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr

08004456 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004456:	b580      	push	{r7, lr}
 8004458:	b08a      	sub	sp, #40	; 0x28
 800445a:	af00      	add	r7, sp, #0
 800445c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800445e:	2300      	movs	r3, #0
 8004460:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	699b      	ldr	r3, [r3, #24]
 8004490:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004492:	6a3b      	ldr	r3, [r7, #32]
 8004494:	f003 0301 	and.w	r3, r3, #1
 8004498:	2b00      	cmp	r3, #0
 800449a:	d07c      	beq.n	8004596 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d023      	beq.n	80044ee <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2201      	movs	r2, #1
 80044ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d003      	beq.n	80044c0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 f983 	bl	80047c4 <HAL_CAN_TxMailbox0CompleteCallback>
 80044be:	e016      	b.n	80044ee <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80044c0:	69bb      	ldr	r3, [r7, #24]
 80044c2:	f003 0304 	and.w	r3, r3, #4
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d004      	beq.n	80044d4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80044ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80044d0:	627b      	str	r3, [r7, #36]	; 0x24
 80044d2:	e00c      	b.n	80044ee <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80044d4:	69bb      	ldr	r3, [r7, #24]
 80044d6:	f003 0308 	and.w	r3, r3, #8
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d004      	beq.n	80044e8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80044de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80044e4:	627b      	str	r3, [r7, #36]	; 0x24
 80044e6:	e002      	b.n	80044ee <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f000 f989 	bl	8004800 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80044ee:	69bb      	ldr	r3, [r7, #24]
 80044f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d024      	beq.n	8004542 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004500:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004508:	2b00      	cmp	r3, #0
 800450a:	d003      	beq.n	8004514 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 f963 	bl	80047d8 <HAL_CAN_TxMailbox1CompleteCallback>
 8004512:	e016      	b.n	8004542 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800451a:	2b00      	cmp	r3, #0
 800451c:	d004      	beq.n	8004528 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800451e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004520:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004524:	627b      	str	r3, [r7, #36]	; 0x24
 8004526:	e00c      	b.n	8004542 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800452e:	2b00      	cmp	r3, #0
 8004530:	d004      	beq.n	800453c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004534:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004538:	627b      	str	r3, [r7, #36]	; 0x24
 800453a:	e002      	b.n	8004542 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f000 f969 	bl	8004814 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d024      	beq.n	8004596 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004554:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800455c:	2b00      	cmp	r3, #0
 800455e:	d003      	beq.n	8004568 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 f943 	bl	80047ec <HAL_CAN_TxMailbox2CompleteCallback>
 8004566:	e016      	b.n	8004596 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d004      	beq.n	800457c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004574:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004578:	627b      	str	r3, [r7, #36]	; 0x24
 800457a:	e00c      	b.n	8004596 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d004      	beq.n	8004590 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004588:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800458c:	627b      	str	r3, [r7, #36]	; 0x24
 800458e:	e002      	b.n	8004596 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f000 f949 	bl	8004828 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004596:	6a3b      	ldr	r3, [r7, #32]
 8004598:	f003 0308 	and.w	r3, r3, #8
 800459c:	2b00      	cmp	r3, #0
 800459e:	d00c      	beq.n	80045ba <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	f003 0310 	and.w	r3, r3, #16
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d007      	beq.n	80045ba <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80045aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80045b0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	2210      	movs	r2, #16
 80045b8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80045ba:	6a3b      	ldr	r3, [r7, #32]
 80045bc:	f003 0304 	and.w	r3, r3, #4
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d00b      	beq.n	80045dc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	f003 0308 	and.w	r3, r3, #8
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d006      	beq.n	80045dc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2208      	movs	r2, #8
 80045d4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f930 	bl	800483c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80045dc:	6a3b      	ldr	r3, [r7, #32]
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d009      	beq.n	80045fa <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	f003 0303 	and.w	r3, r3, #3
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d002      	beq.n	80045fa <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	f7fc fb71 	bl	8000cdc <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80045fa:	6a3b      	ldr	r3, [r7, #32]
 80045fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00c      	beq.n	800461e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	f003 0310 	and.w	r3, r3, #16
 800460a:	2b00      	cmp	r3, #0
 800460c:	d007      	beq.n	800461e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800460e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004610:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004614:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2210      	movs	r2, #16
 800461c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800461e:	6a3b      	ldr	r3, [r7, #32]
 8004620:	f003 0320 	and.w	r3, r3, #32
 8004624:	2b00      	cmp	r3, #0
 8004626:	d00b      	beq.n	8004640 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	f003 0308 	and.w	r3, r3, #8
 800462e:	2b00      	cmp	r3, #0
 8004630:	d006      	beq.n	8004640 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2208      	movs	r2, #8
 8004638:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800463a:	6878      	ldr	r0, [r7, #4]
 800463c:	f000 f908 	bl	8004850 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004640:	6a3b      	ldr	r3, [r7, #32]
 8004642:	f003 0310 	and.w	r3, r3, #16
 8004646:	2b00      	cmp	r3, #0
 8004648:	d009      	beq.n	800465e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	f003 0303 	and.w	r3, r3, #3
 8004654:	2b00      	cmp	r3, #0
 8004656:	d002      	beq.n	800465e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f7fc fb5f 	bl	8000d1c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800465e:	6a3b      	ldr	r3, [r7, #32]
 8004660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00b      	beq.n	8004680 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	f003 0310 	and.w	r3, r3, #16
 800466e:	2b00      	cmp	r3, #0
 8004670:	d006      	beq.n	8004680 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	2210      	movs	r2, #16
 8004678:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 f8f2 	bl	8004864 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004680:	6a3b      	ldr	r3, [r7, #32]
 8004682:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00b      	beq.n	80046a2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	f003 0308 	and.w	r3, r3, #8
 8004690:	2b00      	cmp	r3, #0
 8004692:	d006      	beq.n	80046a2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2208      	movs	r2, #8
 800469a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 f8eb 	bl	8004878 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d07b      	beq.n	80047a4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	f003 0304 	and.w	r3, r3, #4
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d072      	beq.n	800479c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80046b6:	6a3b      	ldr	r3, [r7, #32]
 80046b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d008      	beq.n	80046d2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80046ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046cc:	f043 0301 	orr.w	r3, r3, #1
 80046d0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80046d2:	6a3b      	ldr	r3, [r7, #32]
 80046d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d008      	beq.n	80046ee <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d003      	beq.n	80046ee <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80046e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e8:	f043 0302 	orr.w	r3, r3, #2
 80046ec:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80046ee:	6a3b      	ldr	r3, [r7, #32]
 80046f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d008      	beq.n	800470a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d003      	beq.n	800470a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004704:	f043 0304 	orr.w	r3, r3, #4
 8004708:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800470a:	6a3b      	ldr	r3, [r7, #32]
 800470c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004710:	2b00      	cmp	r3, #0
 8004712:	d043      	beq.n	800479c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800471a:	2b00      	cmp	r3, #0
 800471c:	d03e      	beq.n	800479c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004724:	2b60      	cmp	r3, #96	; 0x60
 8004726:	d02b      	beq.n	8004780 <HAL_CAN_IRQHandler+0x32a>
 8004728:	2b60      	cmp	r3, #96	; 0x60
 800472a:	d82e      	bhi.n	800478a <HAL_CAN_IRQHandler+0x334>
 800472c:	2b50      	cmp	r3, #80	; 0x50
 800472e:	d022      	beq.n	8004776 <HAL_CAN_IRQHandler+0x320>
 8004730:	2b50      	cmp	r3, #80	; 0x50
 8004732:	d82a      	bhi.n	800478a <HAL_CAN_IRQHandler+0x334>
 8004734:	2b40      	cmp	r3, #64	; 0x40
 8004736:	d019      	beq.n	800476c <HAL_CAN_IRQHandler+0x316>
 8004738:	2b40      	cmp	r3, #64	; 0x40
 800473a:	d826      	bhi.n	800478a <HAL_CAN_IRQHandler+0x334>
 800473c:	2b30      	cmp	r3, #48	; 0x30
 800473e:	d010      	beq.n	8004762 <HAL_CAN_IRQHandler+0x30c>
 8004740:	2b30      	cmp	r3, #48	; 0x30
 8004742:	d822      	bhi.n	800478a <HAL_CAN_IRQHandler+0x334>
 8004744:	2b10      	cmp	r3, #16
 8004746:	d002      	beq.n	800474e <HAL_CAN_IRQHandler+0x2f8>
 8004748:	2b20      	cmp	r3, #32
 800474a:	d005      	beq.n	8004758 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800474c:	e01d      	b.n	800478a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800474e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004750:	f043 0308 	orr.w	r3, r3, #8
 8004754:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004756:	e019      	b.n	800478c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475a:	f043 0310 	orr.w	r3, r3, #16
 800475e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004760:	e014      	b.n	800478c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004764:	f043 0320 	orr.w	r3, r3, #32
 8004768:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800476a:	e00f      	b.n	800478c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800476c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004772:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004774:	e00a      	b.n	800478c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800477c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800477e:	e005      	b.n	800478c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004786:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004788:	e000      	b.n	800478c <HAL_CAN_IRQHandler+0x336>
            break;
 800478a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	699a      	ldr	r2, [r3, #24]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800479a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2204      	movs	r2, #4
 80047a2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80047a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d008      	beq.n	80047bc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b0:	431a      	orrs	r2, r3
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f868 	bl	800488c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80047bc:	bf00      	nop
 80047be:	3728      	adds	r7, #40	; 0x28
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b083      	sub	sp, #12
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80047cc:	bf00      	nop
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80047f4:	bf00      	nop
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800481c:	bf00      	nop
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004844:	bf00      	nop
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004858:	bf00      	nop
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800486c:	bf00      	nop
 800486e:	370c      	adds	r7, #12
 8004870:	46bd      	mov	sp, r7
 8004872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004876:	4770      	bx	lr

08004878 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004880:	bf00      	nop
 8004882:	370c      	adds	r7, #12
 8004884:	46bd      	mov	sp, r7
 8004886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488a:	4770      	bx	lr

0800488c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004894:	bf00      	nop
 8004896:	370c      	adds	r7, #12
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f003 0307 	and.w	r3, r3, #7
 80048ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048b0:	4b0c      	ldr	r3, [pc, #48]	; (80048e4 <__NVIC_SetPriorityGrouping+0x44>)
 80048b2:	68db      	ldr	r3, [r3, #12]
 80048b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048b6:	68ba      	ldr	r2, [r7, #8]
 80048b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80048bc:	4013      	ands	r3, r2
 80048be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80048cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048d2:	4a04      	ldr	r2, [pc, #16]	; (80048e4 <__NVIC_SetPriorityGrouping+0x44>)
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	60d3      	str	r3, [r2, #12]
}
 80048d8:	bf00      	nop
 80048da:	3714      	adds	r7, #20
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr
 80048e4:	e000ed00 	.word	0xe000ed00

080048e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048e8:	b480      	push	{r7}
 80048ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048ec:	4b04      	ldr	r3, [pc, #16]	; (8004900 <__NVIC_GetPriorityGrouping+0x18>)
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	0a1b      	lsrs	r3, r3, #8
 80048f2:	f003 0307 	and.w	r3, r3, #7
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr
 8004900:	e000ed00 	.word	0xe000ed00

08004904 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	4603      	mov	r3, r0
 800490c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800490e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004912:	2b00      	cmp	r3, #0
 8004914:	db0b      	blt.n	800492e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004916:	79fb      	ldrb	r3, [r7, #7]
 8004918:	f003 021f 	and.w	r2, r3, #31
 800491c:	4907      	ldr	r1, [pc, #28]	; (800493c <__NVIC_EnableIRQ+0x38>)
 800491e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004922:	095b      	lsrs	r3, r3, #5
 8004924:	2001      	movs	r0, #1
 8004926:	fa00 f202 	lsl.w	r2, r0, r2
 800492a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800492e:	bf00      	nop
 8004930:	370c      	adds	r7, #12
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	e000e100 	.word	0xe000e100

08004940 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	4603      	mov	r3, r0
 8004948:	6039      	str	r1, [r7, #0]
 800494a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800494c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004950:	2b00      	cmp	r3, #0
 8004952:	db0a      	blt.n	800496a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	b2da      	uxtb	r2, r3
 8004958:	490c      	ldr	r1, [pc, #48]	; (800498c <__NVIC_SetPriority+0x4c>)
 800495a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800495e:	0112      	lsls	r2, r2, #4
 8004960:	b2d2      	uxtb	r2, r2
 8004962:	440b      	add	r3, r1
 8004964:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004968:	e00a      	b.n	8004980 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	b2da      	uxtb	r2, r3
 800496e:	4908      	ldr	r1, [pc, #32]	; (8004990 <__NVIC_SetPriority+0x50>)
 8004970:	79fb      	ldrb	r3, [r7, #7]
 8004972:	f003 030f 	and.w	r3, r3, #15
 8004976:	3b04      	subs	r3, #4
 8004978:	0112      	lsls	r2, r2, #4
 800497a:	b2d2      	uxtb	r2, r2
 800497c:	440b      	add	r3, r1
 800497e:	761a      	strb	r2, [r3, #24]
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr
 800498c:	e000e100 	.word	0xe000e100
 8004990:	e000ed00 	.word	0xe000ed00

08004994 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004994:	b480      	push	{r7}
 8004996:	b089      	sub	sp, #36	; 0x24
 8004998:	af00      	add	r7, sp, #0
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	60b9      	str	r1, [r7, #8]
 800499e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f003 0307 	and.w	r3, r3, #7
 80049a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	f1c3 0307 	rsb	r3, r3, #7
 80049ae:	2b04      	cmp	r3, #4
 80049b0:	bf28      	it	cs
 80049b2:	2304      	movcs	r3, #4
 80049b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	3304      	adds	r3, #4
 80049ba:	2b06      	cmp	r3, #6
 80049bc:	d902      	bls.n	80049c4 <NVIC_EncodePriority+0x30>
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	3b03      	subs	r3, #3
 80049c2:	e000      	b.n	80049c6 <NVIC_EncodePriority+0x32>
 80049c4:	2300      	movs	r3, #0
 80049c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049c8:	f04f 32ff 	mov.w	r2, #4294967295
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	fa02 f303 	lsl.w	r3, r2, r3
 80049d2:	43da      	mvns	r2, r3
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	401a      	ands	r2, r3
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049dc:	f04f 31ff 	mov.w	r1, #4294967295
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	fa01 f303 	lsl.w	r3, r1, r3
 80049e6:	43d9      	mvns	r1, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049ec:	4313      	orrs	r3, r2
         );
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3724      	adds	r7, #36	; 0x24
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr
	...

080049fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	3b01      	subs	r3, #1
 8004a08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a0c:	d301      	bcc.n	8004a12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e00f      	b.n	8004a32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a12:	4a0a      	ldr	r2, [pc, #40]	; (8004a3c <SysTick_Config+0x40>)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	3b01      	subs	r3, #1
 8004a18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a1a:	210f      	movs	r1, #15
 8004a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a20:	f7ff ff8e 	bl	8004940 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a24:	4b05      	ldr	r3, [pc, #20]	; (8004a3c <SysTick_Config+0x40>)
 8004a26:	2200      	movs	r2, #0
 8004a28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a2a:	4b04      	ldr	r3, [pc, #16]	; (8004a3c <SysTick_Config+0x40>)
 8004a2c:	2207      	movs	r2, #7
 8004a2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3708      	adds	r7, #8
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	e000e010 	.word	0xe000e010

08004a40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f7ff ff29 	bl	80048a0 <__NVIC_SetPriorityGrouping>
}
 8004a4e:	bf00      	nop
 8004a50:	3708      	adds	r7, #8
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}

08004a56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a56:	b580      	push	{r7, lr}
 8004a58:	b086      	sub	sp, #24
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	60b9      	str	r1, [r7, #8]
 8004a60:	607a      	str	r2, [r7, #4]
 8004a62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a64:	2300      	movs	r3, #0
 8004a66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a68:	f7ff ff3e 	bl	80048e8 <__NVIC_GetPriorityGrouping>
 8004a6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	68b9      	ldr	r1, [r7, #8]
 8004a72:	6978      	ldr	r0, [r7, #20]
 8004a74:	f7ff ff8e 	bl	8004994 <NVIC_EncodePriority>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a7e:	4611      	mov	r1, r2
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7ff ff5d 	bl	8004940 <__NVIC_SetPriority>
}
 8004a86:	bf00      	nop
 8004a88:	3718      	adds	r7, #24
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b082      	sub	sp, #8
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	4603      	mov	r3, r0
 8004a96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7ff ff31 	bl	8004904 <__NVIC_EnableIRQ>
}
 8004aa2:	bf00      	nop
 8004aa4:	3708      	adds	r7, #8
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}

08004aaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b082      	sub	sp, #8
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ab2:	6878      	ldr	r0, [r7, #4]
 8004ab4:	f7ff ffa2 	bl	80049fc <SysTick_Config>
 8004ab8:	4603      	mov	r3, r0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3708      	adds	r7, #8
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ac2:	b480      	push	{r7}
 8004ac4:	b083      	sub	sp, #12
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d004      	beq.n	8004ae0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2280      	movs	r2, #128	; 0x80
 8004ada:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e00c      	b.n	8004afa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2205      	movs	r2, #5
 8004ae4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f022 0201 	bic.w	r2, r2, #1
 8004af6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004af8:	2300      	movs	r3, #0
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	370c      	adds	r7, #12
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b14:	b2db      	uxtb	r3, r3
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	370c      	adds	r7, #12
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
	...

08004b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b089      	sub	sp, #36	; 0x24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	61fb      	str	r3, [r7, #28]
 8004b3e:	e165      	b.n	8004e0c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b40:	2201      	movs	r2, #1
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	fa02 f303 	lsl.w	r3, r2, r3
 8004b48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	4013      	ands	r3, r2
 8004b52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	f040 8154 	bne.w	8004e06 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	f003 0303 	and.w	r3, r3, #3
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d005      	beq.n	8004b76 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d130      	bne.n	8004bd8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	689b      	ldr	r3, [r3, #8]
 8004b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	005b      	lsls	r3, r3, #1
 8004b80:	2203      	movs	r2, #3
 8004b82:	fa02 f303 	lsl.w	r3, r2, r3
 8004b86:	43db      	mvns	r3, r3
 8004b88:	69ba      	ldr	r2, [r7, #24]
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	68da      	ldr	r2, [r3, #12]
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	005b      	lsls	r3, r3, #1
 8004b96:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9a:	69ba      	ldr	r2, [r7, #24]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	69ba      	ldr	r2, [r7, #24]
 8004ba4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bac:	2201      	movs	r2, #1
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb4:	43db      	mvns	r3, r3
 8004bb6:	69ba      	ldr	r2, [r7, #24]
 8004bb8:	4013      	ands	r3, r2
 8004bba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	091b      	lsrs	r3, r3, #4
 8004bc2:	f003 0201 	and.w	r2, r3, #1
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	69ba      	ldr	r2, [r7, #24]
 8004bd6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f003 0303 	and.w	r3, r3, #3
 8004be0:	2b03      	cmp	r3, #3
 8004be2:	d017      	beq.n	8004c14 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	005b      	lsls	r3, r3, #1
 8004bee:	2203      	movs	r2, #3
 8004bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf4:	43db      	mvns	r3, r3
 8004bf6:	69ba      	ldr	r2, [r7, #24]
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	689a      	ldr	r2, [r3, #8]
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	005b      	lsls	r3, r3, #1
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	69ba      	ldr	r2, [r7, #24]
 8004c12:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f003 0303 	and.w	r3, r3, #3
 8004c1c:	2b02      	cmp	r3, #2
 8004c1e:	d123      	bne.n	8004c68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	08da      	lsrs	r2, r3, #3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	3208      	adds	r2, #8
 8004c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	f003 0307 	and.w	r3, r3, #7
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	220f      	movs	r2, #15
 8004c38:	fa02 f303 	lsl.w	r3, r2, r3
 8004c3c:	43db      	mvns	r3, r3
 8004c3e:	69ba      	ldr	r2, [r7, #24]
 8004c40:	4013      	ands	r3, r2
 8004c42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	691a      	ldr	r2, [r3, #16]
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	f003 0307 	and.w	r3, r3, #7
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	fa02 f303 	lsl.w	r3, r2, r3
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	08da      	lsrs	r2, r3, #3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	3208      	adds	r2, #8
 8004c62:	69b9      	ldr	r1, [r7, #24]
 8004c64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	005b      	lsls	r3, r3, #1
 8004c72:	2203      	movs	r2, #3
 8004c74:	fa02 f303 	lsl.w	r3, r2, r3
 8004c78:	43db      	mvns	r3, r3
 8004c7a:	69ba      	ldr	r2, [r7, #24]
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f003 0203 	and.w	r2, r3, #3
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	005b      	lsls	r3, r3, #1
 8004c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c90:	69ba      	ldr	r2, [r7, #24]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	69ba      	ldr	r2, [r7, #24]
 8004c9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	f000 80ae 	beq.w	8004e06 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004caa:	2300      	movs	r3, #0
 8004cac:	60fb      	str	r3, [r7, #12]
 8004cae:	4b5d      	ldr	r3, [pc, #372]	; (8004e24 <HAL_GPIO_Init+0x300>)
 8004cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb2:	4a5c      	ldr	r2, [pc, #368]	; (8004e24 <HAL_GPIO_Init+0x300>)
 8004cb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cb8:	6453      	str	r3, [r2, #68]	; 0x44
 8004cba:	4b5a      	ldr	r3, [pc, #360]	; (8004e24 <HAL_GPIO_Init+0x300>)
 8004cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cc2:	60fb      	str	r3, [r7, #12]
 8004cc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004cc6:	4a58      	ldr	r2, [pc, #352]	; (8004e28 <HAL_GPIO_Init+0x304>)
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	089b      	lsrs	r3, r3, #2
 8004ccc:	3302      	adds	r3, #2
 8004cce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004cd4:	69fb      	ldr	r3, [r7, #28]
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	220f      	movs	r2, #15
 8004cde:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce2:	43db      	mvns	r3, r3
 8004ce4:	69ba      	ldr	r2, [r7, #24]
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a4f      	ldr	r2, [pc, #316]	; (8004e2c <HAL_GPIO_Init+0x308>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d025      	beq.n	8004d3e <HAL_GPIO_Init+0x21a>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a4e      	ldr	r2, [pc, #312]	; (8004e30 <HAL_GPIO_Init+0x30c>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d01f      	beq.n	8004d3a <HAL_GPIO_Init+0x216>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a4d      	ldr	r2, [pc, #308]	; (8004e34 <HAL_GPIO_Init+0x310>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d019      	beq.n	8004d36 <HAL_GPIO_Init+0x212>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a4c      	ldr	r2, [pc, #304]	; (8004e38 <HAL_GPIO_Init+0x314>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d013      	beq.n	8004d32 <HAL_GPIO_Init+0x20e>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a4b      	ldr	r2, [pc, #300]	; (8004e3c <HAL_GPIO_Init+0x318>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d00d      	beq.n	8004d2e <HAL_GPIO_Init+0x20a>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a4a      	ldr	r2, [pc, #296]	; (8004e40 <HAL_GPIO_Init+0x31c>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d007      	beq.n	8004d2a <HAL_GPIO_Init+0x206>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a49      	ldr	r2, [pc, #292]	; (8004e44 <HAL_GPIO_Init+0x320>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d101      	bne.n	8004d26 <HAL_GPIO_Init+0x202>
 8004d22:	2306      	movs	r3, #6
 8004d24:	e00c      	b.n	8004d40 <HAL_GPIO_Init+0x21c>
 8004d26:	2307      	movs	r3, #7
 8004d28:	e00a      	b.n	8004d40 <HAL_GPIO_Init+0x21c>
 8004d2a:	2305      	movs	r3, #5
 8004d2c:	e008      	b.n	8004d40 <HAL_GPIO_Init+0x21c>
 8004d2e:	2304      	movs	r3, #4
 8004d30:	e006      	b.n	8004d40 <HAL_GPIO_Init+0x21c>
 8004d32:	2303      	movs	r3, #3
 8004d34:	e004      	b.n	8004d40 <HAL_GPIO_Init+0x21c>
 8004d36:	2302      	movs	r3, #2
 8004d38:	e002      	b.n	8004d40 <HAL_GPIO_Init+0x21c>
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e000      	b.n	8004d40 <HAL_GPIO_Init+0x21c>
 8004d3e:	2300      	movs	r3, #0
 8004d40:	69fa      	ldr	r2, [r7, #28]
 8004d42:	f002 0203 	and.w	r2, r2, #3
 8004d46:	0092      	lsls	r2, r2, #2
 8004d48:	4093      	lsls	r3, r2
 8004d4a:	69ba      	ldr	r2, [r7, #24]
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d50:	4935      	ldr	r1, [pc, #212]	; (8004e28 <HAL_GPIO_Init+0x304>)
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	089b      	lsrs	r3, r3, #2
 8004d56:	3302      	adds	r3, #2
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d5e:	4b3a      	ldr	r3, [pc, #232]	; (8004e48 <HAL_GPIO_Init+0x324>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	43db      	mvns	r3, r3
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d003      	beq.n	8004d82 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004d7a:	69ba      	ldr	r2, [r7, #24]
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d82:	4a31      	ldr	r2, [pc, #196]	; (8004e48 <HAL_GPIO_Init+0x324>)
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d88:	4b2f      	ldr	r3, [pc, #188]	; (8004e48 <HAL_GPIO_Init+0x324>)
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	43db      	mvns	r3, r3
 8004d92:	69ba      	ldr	r2, [r7, #24]
 8004d94:	4013      	ands	r3, r2
 8004d96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d003      	beq.n	8004dac <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004dac:	4a26      	ldr	r2, [pc, #152]	; (8004e48 <HAL_GPIO_Init+0x324>)
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004db2:	4b25      	ldr	r3, [pc, #148]	; (8004e48 <HAL_GPIO_Init+0x324>)
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	43db      	mvns	r3, r3
 8004dbc:	69ba      	ldr	r2, [r7, #24]
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d003      	beq.n	8004dd6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004dce:	69ba      	ldr	r2, [r7, #24]
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004dd6:	4a1c      	ldr	r2, [pc, #112]	; (8004e48 <HAL_GPIO_Init+0x324>)
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004ddc:	4b1a      	ldr	r3, [pc, #104]	; (8004e48 <HAL_GPIO_Init+0x324>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	43db      	mvns	r3, r3
 8004de6:	69ba      	ldr	r2, [r7, #24]
 8004de8:	4013      	ands	r3, r2
 8004dea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d003      	beq.n	8004e00 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004df8:	69ba      	ldr	r2, [r7, #24]
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e00:	4a11      	ldr	r2, [pc, #68]	; (8004e48 <HAL_GPIO_Init+0x324>)
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	3301      	adds	r3, #1
 8004e0a:	61fb      	str	r3, [r7, #28]
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	2b0f      	cmp	r3, #15
 8004e10:	f67f ae96 	bls.w	8004b40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e14:	bf00      	nop
 8004e16:	bf00      	nop
 8004e18:	3724      	adds	r7, #36	; 0x24
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	40023800 	.word	0x40023800
 8004e28:	40013800 	.word	0x40013800
 8004e2c:	40020000 	.word	0x40020000
 8004e30:	40020400 	.word	0x40020400
 8004e34:	40020800 	.word	0x40020800
 8004e38:	40020c00 	.word	0x40020c00
 8004e3c:	40021000 	.word	0x40021000
 8004e40:	40021400 	.word	0x40021400
 8004e44:	40021800 	.word	0x40021800
 8004e48:	40013c00 	.word	0x40013c00

08004e4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b085      	sub	sp, #20
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	460b      	mov	r3, r1
 8004e56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	691a      	ldr	r2, [r3, #16]
 8004e5c:	887b      	ldrh	r3, [r7, #2]
 8004e5e:	4013      	ands	r3, r2
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d002      	beq.n	8004e6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e64:	2301      	movs	r3, #1
 8004e66:	73fb      	strb	r3, [r7, #15]
 8004e68:	e001      	b.n	8004e6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3714      	adds	r7, #20
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	460b      	mov	r3, r1
 8004e86:	807b      	strh	r3, [r7, #2]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e8c:	787b      	ldrb	r3, [r7, #1]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d003      	beq.n	8004e9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004e92:	887a      	ldrh	r2, [r7, #2]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004e98:	e003      	b.n	8004ea2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004e9a:	887b      	ldrh	r3, [r7, #2]
 8004e9c:	041a      	lsls	r2, r3, #16
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	619a      	str	r2, [r3, #24]
}
 8004ea2:	bf00      	nop
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr

08004eae <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004eae:	b480      	push	{r7}
 8004eb0:	b085      	sub	sp, #20
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	695b      	ldr	r3, [r3, #20]
 8004ebe:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ec0:	887a      	ldrh	r2, [r7, #2]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	041a      	lsls	r2, r3, #16
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	43d9      	mvns	r1, r3
 8004ecc:	887b      	ldrh	r3, [r7, #2]
 8004ece:	400b      	ands	r3, r1
 8004ed0:	431a      	orrs	r2, r3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	619a      	str	r2, [r3, #24]
}
 8004ed6:	bf00      	nop
 8004ed8:	3714      	adds	r7, #20
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
	...

08004ee4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d101      	bne.n	8004ef6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e12b      	b.n	800514e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d106      	bne.n	8004f10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	f7fe fb2a 	bl	8003564 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2224      	movs	r2, #36	; 0x24
 8004f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f022 0201 	bic.w	r2, r2, #1
 8004f26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f48:	f002 fc6a 	bl	8007820 <HAL_RCC_GetPCLK1Freq>
 8004f4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	4a81      	ldr	r2, [pc, #516]	; (8005158 <HAL_I2C_Init+0x274>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d807      	bhi.n	8004f68 <HAL_I2C_Init+0x84>
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	4a80      	ldr	r2, [pc, #512]	; (800515c <HAL_I2C_Init+0x278>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	bf94      	ite	ls
 8004f60:	2301      	movls	r3, #1
 8004f62:	2300      	movhi	r3, #0
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	e006      	b.n	8004f76 <HAL_I2C_Init+0x92>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	4a7d      	ldr	r2, [pc, #500]	; (8005160 <HAL_I2C_Init+0x27c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	bf94      	ite	ls
 8004f70:	2301      	movls	r3, #1
 8004f72:	2300      	movhi	r3, #0
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d001      	beq.n	8004f7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e0e7      	b.n	800514e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	4a78      	ldr	r2, [pc, #480]	; (8005164 <HAL_I2C_Init+0x280>)
 8004f82:	fba2 2303 	umull	r2, r3, r2, r3
 8004f86:	0c9b      	lsrs	r3, r3, #18
 8004f88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	4a6a      	ldr	r2, [pc, #424]	; (8005158 <HAL_I2C_Init+0x274>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d802      	bhi.n	8004fb8 <HAL_I2C_Init+0xd4>
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	e009      	b.n	8004fcc <HAL_I2C_Init+0xe8>
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004fbe:	fb02 f303 	mul.w	r3, r2, r3
 8004fc2:	4a69      	ldr	r2, [pc, #420]	; (8005168 <HAL_I2C_Init+0x284>)
 8004fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc8:	099b      	lsrs	r3, r3, #6
 8004fca:	3301      	adds	r3, #1
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	6812      	ldr	r2, [r2, #0]
 8004fd0:	430b      	orrs	r3, r1
 8004fd2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004fde:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	495c      	ldr	r1, [pc, #368]	; (8005158 <HAL_I2C_Init+0x274>)
 8004fe8:	428b      	cmp	r3, r1
 8004fea:	d819      	bhi.n	8005020 <HAL_I2C_Init+0x13c>
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	1e59      	subs	r1, r3, #1
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	005b      	lsls	r3, r3, #1
 8004ff6:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ffa:	1c59      	adds	r1, r3, #1
 8004ffc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005000:	400b      	ands	r3, r1
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00a      	beq.n	800501c <HAL_I2C_Init+0x138>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	1e59      	subs	r1, r3, #1
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	005b      	lsls	r3, r3, #1
 8005010:	fbb1 f3f3 	udiv	r3, r1, r3
 8005014:	3301      	adds	r3, #1
 8005016:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800501a:	e051      	b.n	80050c0 <HAL_I2C_Init+0x1dc>
 800501c:	2304      	movs	r3, #4
 800501e:	e04f      	b.n	80050c0 <HAL_I2C_Init+0x1dc>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d111      	bne.n	800504c <HAL_I2C_Init+0x168>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	1e58      	subs	r0, r3, #1
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6859      	ldr	r1, [r3, #4]
 8005030:	460b      	mov	r3, r1
 8005032:	005b      	lsls	r3, r3, #1
 8005034:	440b      	add	r3, r1
 8005036:	fbb0 f3f3 	udiv	r3, r0, r3
 800503a:	3301      	adds	r3, #1
 800503c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005040:	2b00      	cmp	r3, #0
 8005042:	bf0c      	ite	eq
 8005044:	2301      	moveq	r3, #1
 8005046:	2300      	movne	r3, #0
 8005048:	b2db      	uxtb	r3, r3
 800504a:	e012      	b.n	8005072 <HAL_I2C_Init+0x18e>
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	1e58      	subs	r0, r3, #1
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6859      	ldr	r1, [r3, #4]
 8005054:	460b      	mov	r3, r1
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	440b      	add	r3, r1
 800505a:	0099      	lsls	r1, r3, #2
 800505c:	440b      	add	r3, r1
 800505e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005062:	3301      	adds	r3, #1
 8005064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005068:	2b00      	cmp	r3, #0
 800506a:	bf0c      	ite	eq
 800506c:	2301      	moveq	r3, #1
 800506e:	2300      	movne	r3, #0
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <HAL_I2C_Init+0x196>
 8005076:	2301      	movs	r3, #1
 8005078:	e022      	b.n	80050c0 <HAL_I2C_Init+0x1dc>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d10e      	bne.n	80050a0 <HAL_I2C_Init+0x1bc>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	1e58      	subs	r0, r3, #1
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6859      	ldr	r1, [r3, #4]
 800508a:	460b      	mov	r3, r1
 800508c:	005b      	lsls	r3, r3, #1
 800508e:	440b      	add	r3, r1
 8005090:	fbb0 f3f3 	udiv	r3, r0, r3
 8005094:	3301      	adds	r3, #1
 8005096:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800509a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800509e:	e00f      	b.n	80050c0 <HAL_I2C_Init+0x1dc>
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	1e58      	subs	r0, r3, #1
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6859      	ldr	r1, [r3, #4]
 80050a8:	460b      	mov	r3, r1
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	440b      	add	r3, r1
 80050ae:	0099      	lsls	r1, r3, #2
 80050b0:	440b      	add	r3, r1
 80050b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80050b6:	3301      	adds	r3, #1
 80050b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050c0:	6879      	ldr	r1, [r7, #4]
 80050c2:	6809      	ldr	r1, [r1, #0]
 80050c4:	4313      	orrs	r3, r2
 80050c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	69da      	ldr	r2, [r3, #28]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	431a      	orrs	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	430a      	orrs	r2, r1
 80050e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80050ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80050f2:	687a      	ldr	r2, [r7, #4]
 80050f4:	6911      	ldr	r1, [r2, #16]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	68d2      	ldr	r2, [r2, #12]
 80050fa:	4311      	orrs	r1, r2
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	6812      	ldr	r2, [r2, #0]
 8005100:	430b      	orrs	r3, r1
 8005102:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	695a      	ldr	r2, [r3, #20]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	431a      	orrs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	430a      	orrs	r2, r1
 800511e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f042 0201 	orr.w	r2, r2, #1
 800512e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2220      	movs	r2, #32
 800513a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	3710      	adds	r7, #16
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	000186a0 	.word	0x000186a0
 800515c:	001e847f 	.word	0x001e847f
 8005160:	003d08ff 	.word	0x003d08ff
 8005164:	431bde83 	.word	0x431bde83
 8005168:	10624dd3 	.word	0x10624dd3

0800516c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b088      	sub	sp, #32
 8005170:	af02      	add	r7, sp, #8
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	607a      	str	r2, [r7, #4]
 8005176:	461a      	mov	r2, r3
 8005178:	460b      	mov	r3, r1
 800517a:	817b      	strh	r3, [r7, #10]
 800517c:	4613      	mov	r3, r2
 800517e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005180:	f7fe fd06 	bl	8003b90 <HAL_GetTick>
 8005184:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b20      	cmp	r3, #32
 8005190:	f040 80e0 	bne.w	8005354 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	9300      	str	r3, [sp, #0]
 8005198:	2319      	movs	r3, #25
 800519a:	2201      	movs	r2, #1
 800519c:	4970      	ldr	r1, [pc, #448]	; (8005360 <HAL_I2C_Master_Transmit+0x1f4>)
 800519e:	68f8      	ldr	r0, [r7, #12]
 80051a0:	f001 ffd0 	bl	8007144 <I2C_WaitOnFlagUntilTimeout>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d001      	beq.n	80051ae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80051aa:	2302      	movs	r3, #2
 80051ac:	e0d3      	b.n	8005356 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d101      	bne.n	80051bc <HAL_I2C_Master_Transmit+0x50>
 80051b8:	2302      	movs	r3, #2
 80051ba:	e0cc      	b.n	8005356 <HAL_I2C_Master_Transmit+0x1ea>
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0301 	and.w	r3, r3, #1
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d007      	beq.n	80051e2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f042 0201 	orr.w	r2, r2, #1
 80051e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051f0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2221      	movs	r2, #33	; 0x21
 80051f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2210      	movs	r2, #16
 80051fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	893a      	ldrh	r2, [r7, #8]
 8005212:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005218:	b29a      	uxth	r2, r3
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	4a50      	ldr	r2, [pc, #320]	; (8005364 <HAL_I2C_Master_Transmit+0x1f8>)
 8005222:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005224:	8979      	ldrh	r1, [r7, #10]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	6a3a      	ldr	r2, [r7, #32]
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	f001 fd92 	bl	8006d54 <I2C_MasterRequestWrite>
 8005230:	4603      	mov	r3, r0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d001      	beq.n	800523a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e08d      	b.n	8005356 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800523a:	2300      	movs	r3, #0
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	695b      	ldr	r3, [r3, #20]
 8005244:	613b      	str	r3, [r7, #16]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	613b      	str	r3, [r7, #16]
 800524e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005250:	e066      	b.n	8005320 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005252:	697a      	ldr	r2, [r7, #20]
 8005254:	6a39      	ldr	r1, [r7, #32]
 8005256:	68f8      	ldr	r0, [r7, #12]
 8005258:	f002 f84a 	bl	80072f0 <I2C_WaitOnTXEFlagUntilTimeout>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00d      	beq.n	800527e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005266:	2b04      	cmp	r3, #4
 8005268:	d107      	bne.n	800527a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005278:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e06b      	b.n	8005356 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005282:	781a      	ldrb	r2, [r3, #0]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528e:	1c5a      	adds	r2, r3, #1
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005298:	b29b      	uxth	r3, r3
 800529a:	3b01      	subs	r3, #1
 800529c:	b29a      	uxth	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a6:	3b01      	subs	r3, #1
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	f003 0304 	and.w	r3, r3, #4
 80052b8:	2b04      	cmp	r3, #4
 80052ba:	d11b      	bne.n	80052f4 <HAL_I2C_Master_Transmit+0x188>
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d017      	beq.n	80052f4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c8:	781a      	ldrb	r2, [r3, #0]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d4:	1c5a      	adds	r2, r3, #1
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052de:	b29b      	uxth	r3, r3
 80052e0:	3b01      	subs	r3, #1
 80052e2:	b29a      	uxth	r2, r3
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ec:	3b01      	subs	r3, #1
 80052ee:	b29a      	uxth	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	6a39      	ldr	r1, [r7, #32]
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f002 f83a 	bl	8007372 <I2C_WaitOnBTFFlagUntilTimeout>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00d      	beq.n	8005320 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005308:	2b04      	cmp	r3, #4
 800530a:	d107      	bne.n	800531c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800531a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e01a      	b.n	8005356 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005324:	2b00      	cmp	r3, #0
 8005326:	d194      	bne.n	8005252 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005336:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2220      	movs	r2, #32
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2200      	movs	r2, #0
 8005344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005350:	2300      	movs	r3, #0
 8005352:	e000      	b.n	8005356 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005354:	2302      	movs	r3, #2
  }
}
 8005356:	4618      	mov	r0, r3
 8005358:	3718      	adds	r7, #24
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop
 8005360:	00100002 	.word	0x00100002
 8005364:	ffff0000 	.word	0xffff0000

08005368 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b08c      	sub	sp, #48	; 0x30
 800536c:	af02      	add	r7, sp, #8
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	607a      	str	r2, [r7, #4]
 8005372:	461a      	mov	r2, r3
 8005374:	460b      	mov	r3, r1
 8005376:	817b      	strh	r3, [r7, #10]
 8005378:	4613      	mov	r3, r2
 800537a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800537c:	f7fe fc08 	bl	8003b90 <HAL_GetTick>
 8005380:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b20      	cmp	r3, #32
 800538c:	f040 820b 	bne.w	80057a6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005392:	9300      	str	r3, [sp, #0]
 8005394:	2319      	movs	r3, #25
 8005396:	2201      	movs	r2, #1
 8005398:	497c      	ldr	r1, [pc, #496]	; (800558c <HAL_I2C_Master_Receive+0x224>)
 800539a:	68f8      	ldr	r0, [r7, #12]
 800539c:	f001 fed2 	bl	8007144 <I2C_WaitOnFlagUntilTimeout>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d001      	beq.n	80053aa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80053a6:	2302      	movs	r3, #2
 80053a8:	e1fe      	b.n	80057a8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d101      	bne.n	80053b8 <HAL_I2C_Master_Receive+0x50>
 80053b4:	2302      	movs	r3, #2
 80053b6:	e1f7      	b.n	80057a8 <HAL_I2C_Master_Receive+0x440>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d007      	beq.n	80053de <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f042 0201 	orr.w	r2, r2, #1
 80053dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053ec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2222      	movs	r2, #34	; 0x22
 80053f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2210      	movs	r2, #16
 80053fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	893a      	ldrh	r2, [r7, #8]
 800540e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005414:	b29a      	uxth	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	4a5c      	ldr	r2, [pc, #368]	; (8005590 <HAL_I2C_Master_Receive+0x228>)
 800541e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005420:	8979      	ldrh	r1, [r7, #10]
 8005422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005424:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005426:	68f8      	ldr	r0, [r7, #12]
 8005428:	f001 fd16 	bl	8006e58 <I2C_MasterRequestRead>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e1b8      	b.n	80057a8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800543a:	2b00      	cmp	r3, #0
 800543c:	d113      	bne.n	8005466 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800543e:	2300      	movs	r3, #0
 8005440:	623b      	str	r3, [r7, #32]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	695b      	ldr	r3, [r3, #20]
 8005448:	623b      	str	r3, [r7, #32]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	699b      	ldr	r3, [r3, #24]
 8005450:	623b      	str	r3, [r7, #32]
 8005452:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005462:	601a      	str	r2, [r3, #0]
 8005464:	e18c      	b.n	8005780 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800546a:	2b01      	cmp	r3, #1
 800546c:	d11b      	bne.n	80054a6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800547c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800547e:	2300      	movs	r3, #0
 8005480:	61fb      	str	r3, [r7, #28]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	695b      	ldr	r3, [r3, #20]
 8005488:	61fb      	str	r3, [r7, #28]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	61fb      	str	r3, [r7, #28]
 8005492:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054a2:	601a      	str	r2, [r3, #0]
 80054a4:	e16c      	b.n	8005780 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d11b      	bne.n	80054e6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054bc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054ce:	2300      	movs	r3, #0
 80054d0:	61bb      	str	r3, [r7, #24]
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	695b      	ldr	r3, [r3, #20]
 80054d8:	61bb      	str	r3, [r7, #24]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	699b      	ldr	r3, [r3, #24]
 80054e0:	61bb      	str	r3, [r7, #24]
 80054e2:	69bb      	ldr	r3, [r7, #24]
 80054e4:	e14c      	b.n	8005780 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80054f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054f6:	2300      	movs	r3, #0
 80054f8:	617b      	str	r3, [r7, #20]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	695b      	ldr	r3, [r3, #20]
 8005500:	617b      	str	r3, [r7, #20]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	617b      	str	r3, [r7, #20]
 800550a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800550c:	e138      	b.n	8005780 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005512:	2b03      	cmp	r3, #3
 8005514:	f200 80f1 	bhi.w	80056fa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800551c:	2b01      	cmp	r3, #1
 800551e:	d123      	bne.n	8005568 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005520:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005522:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005524:	68f8      	ldr	r0, [r7, #12]
 8005526:	f001 ff97 	bl	8007458 <I2C_WaitOnRXNEFlagUntilTimeout>
 800552a:	4603      	mov	r3, r0
 800552c:	2b00      	cmp	r3, #0
 800552e:	d001      	beq.n	8005534 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e139      	b.n	80057a8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	691a      	ldr	r2, [r3, #16]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553e:	b2d2      	uxtb	r2, r2
 8005540:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005546:	1c5a      	adds	r2, r3, #1
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005550:	3b01      	subs	r3, #1
 8005552:	b29a      	uxth	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800555c:	b29b      	uxth	r3, r3
 800555e:	3b01      	subs	r3, #1
 8005560:	b29a      	uxth	r2, r3
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005566:	e10b      	b.n	8005780 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800556c:	2b02      	cmp	r3, #2
 800556e:	d14e      	bne.n	800560e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005572:	9300      	str	r3, [sp, #0]
 8005574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005576:	2200      	movs	r2, #0
 8005578:	4906      	ldr	r1, [pc, #24]	; (8005594 <HAL_I2C_Master_Receive+0x22c>)
 800557a:	68f8      	ldr	r0, [r7, #12]
 800557c:	f001 fde2 	bl	8007144 <I2C_WaitOnFlagUntilTimeout>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d008      	beq.n	8005598 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e10e      	b.n	80057a8 <HAL_I2C_Master_Receive+0x440>
 800558a:	bf00      	nop
 800558c:	00100002 	.word	0x00100002
 8005590:	ffff0000 	.word	0xffff0000
 8005594:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691a      	ldr	r2, [r3, #16]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b2:	b2d2      	uxtb	r2, r2
 80055b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ba:	1c5a      	adds	r2, r3, #1
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055c4:	3b01      	subs	r3, #1
 80055c6:	b29a      	uxth	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	3b01      	subs	r3, #1
 80055d4:	b29a      	uxth	r2, r3
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	691a      	ldr	r2, [r3, #16]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e4:	b2d2      	uxtb	r2, r2
 80055e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ec:	1c5a      	adds	r2, r3, #1
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055f6:	3b01      	subs	r3, #1
 80055f8:	b29a      	uxth	r2, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005602:	b29b      	uxth	r3, r3
 8005604:	3b01      	subs	r3, #1
 8005606:	b29a      	uxth	r2, r3
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800560c:	e0b8      	b.n	8005780 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800560e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005610:	9300      	str	r3, [sp, #0]
 8005612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005614:	2200      	movs	r2, #0
 8005616:	4966      	ldr	r1, [pc, #408]	; (80057b0 <HAL_I2C_Master_Receive+0x448>)
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f001 fd93 	bl	8007144 <I2C_WaitOnFlagUntilTimeout>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d001      	beq.n	8005628 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e0bf      	b.n	80057a8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005636:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	691a      	ldr	r2, [r3, #16]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005642:	b2d2      	uxtb	r2, r2
 8005644:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800564a:	1c5a      	adds	r2, r3, #1
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005654:	3b01      	subs	r3, #1
 8005656:	b29a      	uxth	r2, r3
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005660:	b29b      	uxth	r3, r3
 8005662:	3b01      	subs	r3, #1
 8005664:	b29a      	uxth	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800566a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566c:	9300      	str	r3, [sp, #0]
 800566e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005670:	2200      	movs	r2, #0
 8005672:	494f      	ldr	r1, [pc, #316]	; (80057b0 <HAL_I2C_Master_Receive+0x448>)
 8005674:	68f8      	ldr	r0, [r7, #12]
 8005676:	f001 fd65 	bl	8007144 <I2C_WaitOnFlagUntilTimeout>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d001      	beq.n	8005684 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e091      	b.n	80057a8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005692:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	691a      	ldr	r2, [r3, #16]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569e:	b2d2      	uxtb	r2, r2
 80056a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a6:	1c5a      	adds	r2, r3, #1
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056bc:	b29b      	uxth	r3, r3
 80056be:	3b01      	subs	r3, #1
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	691a      	ldr	r2, [r3, #16]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d0:	b2d2      	uxtb	r2, r2
 80056d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d8:	1c5a      	adds	r2, r3, #1
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056e2:	3b01      	subs	r3, #1
 80056e4:	b29a      	uxth	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	3b01      	subs	r3, #1
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80056f8:	e042      	b.n	8005780 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80056fe:	68f8      	ldr	r0, [r7, #12]
 8005700:	f001 feaa 	bl	8007458 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005704:	4603      	mov	r3, r0
 8005706:	2b00      	cmp	r3, #0
 8005708:	d001      	beq.n	800570e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800570a:	2301      	movs	r3, #1
 800570c:	e04c      	b.n	80057a8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	691a      	ldr	r2, [r3, #16]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005718:	b2d2      	uxtb	r2, r2
 800571a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005720:	1c5a      	adds	r2, r3, #1
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800572a:	3b01      	subs	r3, #1
 800572c:	b29a      	uxth	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005736:	b29b      	uxth	r3, r3
 8005738:	3b01      	subs	r3, #1
 800573a:	b29a      	uxth	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	f003 0304 	and.w	r3, r3, #4
 800574a:	2b04      	cmp	r3, #4
 800574c:	d118      	bne.n	8005780 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	691a      	ldr	r2, [r3, #16]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005758:	b2d2      	uxtb	r2, r2
 800575a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005760:	1c5a      	adds	r2, r3, #1
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800576a:	3b01      	subs	r3, #1
 800576c:	b29a      	uxth	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005776:	b29b      	uxth	r3, r3
 8005778:	3b01      	subs	r3, #1
 800577a:	b29a      	uxth	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005784:	2b00      	cmp	r3, #0
 8005786:	f47f aec2 	bne.w	800550e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80057a2:	2300      	movs	r3, #0
 80057a4:	e000      	b.n	80057a8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80057a6:	2302      	movs	r3, #2
  }
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3728      	adds	r7, #40	; 0x28
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	00010004 	.word	0x00010004

080057b4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b088      	sub	sp, #32
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80057bc:	2300      	movs	r3, #0
 80057be:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057cc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057d4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057dc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80057de:	7bfb      	ldrb	r3, [r7, #15]
 80057e0:	2b10      	cmp	r3, #16
 80057e2:	d003      	beq.n	80057ec <HAL_I2C_EV_IRQHandler+0x38>
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
 80057e6:	2b40      	cmp	r3, #64	; 0x40
 80057e8:	f040 80c1 	bne.w	800596e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	699b      	ldr	r3, [r3, #24]
 80057f2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	d10d      	bne.n	8005822 <HAL_I2C_EV_IRQHandler+0x6e>
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800580c:	d003      	beq.n	8005816 <HAL_I2C_EV_IRQHandler+0x62>
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005814:	d101      	bne.n	800581a <HAL_I2C_EV_IRQHandler+0x66>
 8005816:	2301      	movs	r3, #1
 8005818:	e000      	b.n	800581c <HAL_I2C_EV_IRQHandler+0x68>
 800581a:	2300      	movs	r3, #0
 800581c:	2b01      	cmp	r3, #1
 800581e:	f000 8132 	beq.w	8005a86 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b00      	cmp	r3, #0
 800582a:	d00c      	beq.n	8005846 <HAL_I2C_EV_IRQHandler+0x92>
 800582c:	697b      	ldr	r3, [r7, #20]
 800582e:	0a5b      	lsrs	r3, r3, #9
 8005830:	f003 0301 	and.w	r3, r3, #1
 8005834:	2b00      	cmp	r3, #0
 8005836:	d006      	beq.n	8005846 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f001 fe92 	bl	8007562 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f000 fcdc 	bl	80061fc <I2C_Master_SB>
 8005844:	e092      	b.n	800596c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	08db      	lsrs	r3, r3, #3
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d009      	beq.n	8005866 <HAL_I2C_EV_IRQHandler+0xb2>
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	0a5b      	lsrs	r3, r3, #9
 8005856:	f003 0301 	and.w	r3, r3, #1
 800585a:	2b00      	cmp	r3, #0
 800585c:	d003      	beq.n	8005866 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 fd52 	bl	8006308 <I2C_Master_ADD10>
 8005864:	e082      	b.n	800596c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	085b      	lsrs	r3, r3, #1
 800586a:	f003 0301 	and.w	r3, r3, #1
 800586e:	2b00      	cmp	r3, #0
 8005870:	d009      	beq.n	8005886 <HAL_I2C_EV_IRQHandler+0xd2>
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	0a5b      	lsrs	r3, r3, #9
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d003      	beq.n	8005886 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 fd6c 	bl	800635c <I2C_Master_ADDR>
 8005884:	e072      	b.n	800596c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	089b      	lsrs	r3, r3, #2
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	d03b      	beq.n	800590a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800589c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80058a0:	f000 80f3 	beq.w	8005a8a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	09db      	lsrs	r3, r3, #7
 80058a8:	f003 0301 	and.w	r3, r3, #1
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d00f      	beq.n	80058d0 <HAL_I2C_EV_IRQHandler+0x11c>
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	0a9b      	lsrs	r3, r3, #10
 80058b4:	f003 0301 	and.w	r3, r3, #1
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d009      	beq.n	80058d0 <HAL_I2C_EV_IRQHandler+0x11c>
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	089b      	lsrs	r3, r3, #2
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d103      	bne.n	80058d0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 f94c 	bl	8005b66 <I2C_MasterTransmit_TXE>
 80058ce:	e04d      	b.n	800596c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058d0:	69fb      	ldr	r3, [r7, #28]
 80058d2:	089b      	lsrs	r3, r3, #2
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f000 80d6 	beq.w	8005a8a <HAL_I2C_EV_IRQHandler+0x2d6>
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	0a5b      	lsrs	r3, r3, #9
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	f000 80cf 	beq.w	8005a8a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80058ec:	7bbb      	ldrb	r3, [r7, #14]
 80058ee:	2b21      	cmp	r3, #33	; 0x21
 80058f0:	d103      	bne.n	80058fa <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 f9d3 	bl	8005c9e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058f8:	e0c7      	b.n	8005a8a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80058fa:	7bfb      	ldrb	r3, [r7, #15]
 80058fc:	2b40      	cmp	r3, #64	; 0x40
 80058fe:	f040 80c4 	bne.w	8005a8a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 fa41 	bl	8005d8a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005908:	e0bf      	b.n	8005a8a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005914:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005918:	f000 80b7 	beq.w	8005a8a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	099b      	lsrs	r3, r3, #6
 8005920:	f003 0301 	and.w	r3, r3, #1
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00f      	beq.n	8005948 <HAL_I2C_EV_IRQHandler+0x194>
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	0a9b      	lsrs	r3, r3, #10
 800592c:	f003 0301 	and.w	r3, r3, #1
 8005930:	2b00      	cmp	r3, #0
 8005932:	d009      	beq.n	8005948 <HAL_I2C_EV_IRQHandler+0x194>
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	089b      	lsrs	r3, r3, #2
 8005938:	f003 0301 	and.w	r3, r3, #1
 800593c:	2b00      	cmp	r3, #0
 800593e:	d103      	bne.n	8005948 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f000 fab6 	bl	8005eb2 <I2C_MasterReceive_RXNE>
 8005946:	e011      	b.n	800596c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	089b      	lsrs	r3, r3, #2
 800594c:	f003 0301 	and.w	r3, r3, #1
 8005950:	2b00      	cmp	r3, #0
 8005952:	f000 809a 	beq.w	8005a8a <HAL_I2C_EV_IRQHandler+0x2d6>
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	0a5b      	lsrs	r3, r3, #9
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	2b00      	cmp	r3, #0
 8005960:	f000 8093 	beq.w	8005a8a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f000 fb5f 	bl	8006028 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800596a:	e08e      	b.n	8005a8a <HAL_I2C_EV_IRQHandler+0x2d6>
 800596c:	e08d      	b.n	8005a8a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005972:	2b00      	cmp	r3, #0
 8005974:	d004      	beq.n	8005980 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	695b      	ldr	r3, [r3, #20]
 800597c:	61fb      	str	r3, [r7, #28]
 800597e:	e007      	b.n	8005990 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	699b      	ldr	r3, [r3, #24]
 8005986:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	695b      	ldr	r3, [r3, #20]
 800598e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005990:	69fb      	ldr	r3, [r7, #28]
 8005992:	085b      	lsrs	r3, r3, #1
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b00      	cmp	r3, #0
 800599a:	d012      	beq.n	80059c2 <HAL_I2C_EV_IRQHandler+0x20e>
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	0a5b      	lsrs	r3, r3, #9
 80059a0:	f003 0301 	and.w	r3, r3, #1
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d00c      	beq.n	80059c2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d003      	beq.n	80059b8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	699b      	ldr	r3, [r3, #24]
 80059b6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80059b8:	69b9      	ldr	r1, [r7, #24]
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 ff1d 	bl	80067fa <I2C_Slave_ADDR>
 80059c0:	e066      	b.n	8005a90 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	091b      	lsrs	r3, r3, #4
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d009      	beq.n	80059e2 <HAL_I2C_EV_IRQHandler+0x22e>
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	0a5b      	lsrs	r3, r3, #9
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d003      	beq.n	80059e2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 ff58 	bl	8006890 <I2C_Slave_STOPF>
 80059e0:	e056      	b.n	8005a90 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80059e2:	7bbb      	ldrb	r3, [r7, #14]
 80059e4:	2b21      	cmp	r3, #33	; 0x21
 80059e6:	d002      	beq.n	80059ee <HAL_I2C_EV_IRQHandler+0x23a>
 80059e8:	7bbb      	ldrb	r3, [r7, #14]
 80059ea:	2b29      	cmp	r3, #41	; 0x29
 80059ec:	d125      	bne.n	8005a3a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	09db      	lsrs	r3, r3, #7
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00f      	beq.n	8005a1a <HAL_I2C_EV_IRQHandler+0x266>
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	0a9b      	lsrs	r3, r3, #10
 80059fe:	f003 0301 	and.w	r3, r3, #1
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d009      	beq.n	8005a1a <HAL_I2C_EV_IRQHandler+0x266>
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	089b      	lsrs	r3, r3, #2
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d103      	bne.n	8005a1a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 fe33 	bl	800667e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a18:	e039      	b.n	8005a8e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	089b      	lsrs	r3, r3, #2
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d033      	beq.n	8005a8e <HAL_I2C_EV_IRQHandler+0x2da>
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	0a5b      	lsrs	r3, r3, #9
 8005a2a:	f003 0301 	and.w	r3, r3, #1
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d02d      	beq.n	8005a8e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f000 fe60 	bl	80066f8 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a38:	e029      	b.n	8005a8e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	099b      	lsrs	r3, r3, #6
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d00f      	beq.n	8005a66 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	0a9b      	lsrs	r3, r3, #10
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d009      	beq.n	8005a66 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005a52:	69fb      	ldr	r3, [r7, #28]
 8005a54:	089b      	lsrs	r3, r3, #2
 8005a56:	f003 0301 	and.w	r3, r3, #1
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d103      	bne.n	8005a66 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 fe6b 	bl	800673a <I2C_SlaveReceive_RXNE>
 8005a64:	e014      	b.n	8005a90 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	089b      	lsrs	r3, r3, #2
 8005a6a:	f003 0301 	and.w	r3, r3, #1
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d00e      	beq.n	8005a90 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	0a5b      	lsrs	r3, r3, #9
 8005a76:	f003 0301 	and.w	r3, r3, #1
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d008      	beq.n	8005a90 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 fe99 	bl	80067b6 <I2C_SlaveReceive_BTF>
 8005a84:	e004      	b.n	8005a90 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005a86:	bf00      	nop
 8005a88:	e002      	b.n	8005a90 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a8a:	bf00      	nop
 8005a8c:	e000      	b.n	8005a90 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005a8e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005a90:	3720      	adds	r7, #32
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}

08005a96 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a96:	b480      	push	{r7}
 8005a98:	b083      	sub	sp, #12
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005a9e:	bf00      	nop
 8005aa0:	370c      	adds	r7, #12
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr

08005aaa <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005aaa:	b480      	push	{r7}
 8005aac:	b083      	sub	sp, #12
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005ab2:	bf00      	nop
 8005ab4:	370c      	adds	r7, #12
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr

08005abe <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005abe:	b480      	push	{r7}
 8005ac0:	b083      	sub	sp, #12
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005ac6:	bf00      	nop
 8005ac8:	370c      	adds	r7, #12
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr

08005ad2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ad2:	b480      	push	{r7}
 8005ad4:	b083      	sub	sp, #12
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005ada:	bf00      	nop
 8005adc:	370c      	adds	r7, #12
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr

08005ae6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b083      	sub	sp, #12
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
 8005aee:	460b      	mov	r3, r1
 8005af0:	70fb      	strb	r3, [r7, #3]
 8005af2:	4613      	mov	r3, r2
 8005af4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005af6:	bf00      	nop
 8005af8:	370c      	adds	r7, #12
 8005afa:	46bd      	mov	sp, r7
 8005afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b00:	4770      	bx	lr

08005b02 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b02:	b480      	push	{r7}
 8005b04:	b083      	sub	sp, #12
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005b0a:	bf00      	nop
 8005b0c:	370c      	adds	r7, #12
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr

08005b16 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b16:	b480      	push	{r7}
 8005b18:	b083      	sub	sp, #12
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005b1e:	bf00      	nop
 8005b20:	370c      	adds	r7, #12
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr

08005b2a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b2a:	b480      	push	{r7}
 8005b2c:	b083      	sub	sp, #12
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005b32:	bf00      	nop
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr

08005b3e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005b3e:	b480      	push	{r7}
 8005b40:	b083      	sub	sp, #12
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005b46:	bf00      	nop
 8005b48:	370c      	adds	r7, #12
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr

08005b52 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005b52:	b480      	push	{r7}
 8005b54:	b083      	sub	sp, #12
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005b5a:	bf00      	nop
 8005b5c:	370c      	adds	r7, #12
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr

08005b66 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005b66:	b580      	push	{r7, lr}
 8005b68:	b084      	sub	sp, #16
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b74:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b7c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b82:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d150      	bne.n	8005c2e <I2C_MasterTransmit_TXE+0xc8>
 8005b8c:	7bfb      	ldrb	r3, [r7, #15]
 8005b8e:	2b21      	cmp	r3, #33	; 0x21
 8005b90:	d14d      	bne.n	8005c2e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	2b08      	cmp	r3, #8
 8005b96:	d01d      	beq.n	8005bd4 <I2C_MasterTransmit_TXE+0x6e>
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	2b20      	cmp	r3, #32
 8005b9c:	d01a      	beq.n	8005bd4 <I2C_MasterTransmit_TXE+0x6e>
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ba4:	d016      	beq.n	8005bd4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	685a      	ldr	r2, [r3, #4]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005bb4:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2211      	movs	r2, #17
 8005bba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2220      	movs	r2, #32
 8005bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f7ff ff62 	bl	8005a96 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005bd2:	e060      	b.n	8005c96 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	685a      	ldr	r2, [r3, #4]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005be2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bf2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2220      	movs	r2, #32
 8005bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	2b40      	cmp	r3, #64	; 0x40
 8005c0c:	d107      	bne.n	8005c1e <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f7ff ff7d 	bl	8005b16 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005c1c:	e03b      	b.n	8005c96 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f7ff ff35 	bl	8005a96 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005c2c:	e033      	b.n	8005c96 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005c2e:	7bfb      	ldrb	r3, [r7, #15]
 8005c30:	2b21      	cmp	r3, #33	; 0x21
 8005c32:	d005      	beq.n	8005c40 <I2C_MasterTransmit_TXE+0xda>
 8005c34:	7bbb      	ldrb	r3, [r7, #14]
 8005c36:	2b40      	cmp	r3, #64	; 0x40
 8005c38:	d12d      	bne.n	8005c96 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005c3a:	7bfb      	ldrb	r3, [r7, #15]
 8005c3c:	2b22      	cmp	r3, #34	; 0x22
 8005c3e:	d12a      	bne.n	8005c96 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d108      	bne.n	8005c5c <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	685a      	ldr	r2, [r3, #4]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c58:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005c5a:	e01c      	b.n	8005c96 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	2b40      	cmp	r3, #64	; 0x40
 8005c66:	d103      	bne.n	8005c70 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f000 f88e 	bl	8005d8a <I2C_MemoryTransmit_TXE_BTF>
}
 8005c6e:	e012      	b.n	8005c96 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c74:	781a      	ldrb	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c80:	1c5a      	adds	r2, r3, #1
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	3b01      	subs	r3, #1
 8005c8e:	b29a      	uxth	r2, r3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005c94:	e7ff      	b.n	8005c96 <I2C_MasterTransmit_TXE+0x130>
 8005c96:	bf00      	nop
 8005c98:	3710      	adds	r7, #16
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}

08005c9e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c9e:	b580      	push	{r7, lr}
 8005ca0:	b084      	sub	sp, #16
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005caa:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cb2:	b2db      	uxtb	r3, r3
 8005cb4:	2b21      	cmp	r3, #33	; 0x21
 8005cb6:	d164      	bne.n	8005d82 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d012      	beq.n	8005ce8 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc6:	781a      	ldrb	r2, [r3, #0]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd2:	1c5a      	adds	r2, r3, #1
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	b29a      	uxth	r2, r3
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005ce6:	e04c      	b.n	8005d82 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2b08      	cmp	r3, #8
 8005cec:	d01d      	beq.n	8005d2a <I2C_MasterTransmit_BTF+0x8c>
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2b20      	cmp	r3, #32
 8005cf2:	d01a      	beq.n	8005d2a <I2C_MasterTransmit_BTF+0x8c>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005cfa:	d016      	beq.n	8005d2a <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	685a      	ldr	r2, [r3, #4]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005d0a:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2211      	movs	r2, #17
 8005d10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2220      	movs	r2, #32
 8005d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f7ff feb7 	bl	8005a96 <HAL_I2C_MasterTxCpltCallback>
}
 8005d28:	e02b      	b.n	8005d82 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	685a      	ldr	r2, [r3, #4]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005d38:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d48:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2220      	movs	r2, #32
 8005d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	2b40      	cmp	r3, #64	; 0x40
 8005d62:	d107      	bne.n	8005d74 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f7ff fed2 	bl	8005b16 <HAL_I2C_MemTxCpltCallback>
}
 8005d72:	e006      	b.n	8005d82 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2200      	movs	r2, #0
 8005d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f7ff fe8a 	bl	8005a96 <HAL_I2C_MasterTxCpltCallback>
}
 8005d82:	bf00      	nop
 8005d84:	3710      	adds	r7, #16
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b084      	sub	sp, #16
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d98:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d11d      	bne.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005da6:	2b01      	cmp	r3, #1
 8005da8:	d10b      	bne.n	8005dc2 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dae:	b2da      	uxtb	r2, r3
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dba:	1c9a      	adds	r2, r3, #2
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005dc0:	e073      	b.n	8005eaa <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	121b      	asrs	r3, r3, #8
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dd6:	1c5a      	adds	r2, r3, #1
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005ddc:	e065      	b.n	8005eaa <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d10b      	bne.n	8005dfe <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005dea:	b2da      	uxtb	r2, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005df6:	1c5a      	adds	r2, r3, #1
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005dfc:	e055      	b.n	8005eaa <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	d151      	bne.n	8005eaa <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005e06:	7bfb      	ldrb	r3, [r7, #15]
 8005e08:	2b22      	cmp	r3, #34	; 0x22
 8005e0a:	d10d      	bne.n	8005e28 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e1a:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e20:	1c5a      	adds	r2, r3, #1
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005e26:	e040      	b.n	8005eaa <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d015      	beq.n	8005e5e <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005e32:	7bfb      	ldrb	r3, [r7, #15]
 8005e34:	2b21      	cmp	r3, #33	; 0x21
 8005e36:	d112      	bne.n	8005e5e <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3c:	781a      	ldrb	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e48:	1c5a      	adds	r2, r3, #1
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	3b01      	subs	r3, #1
 8005e56:	b29a      	uxth	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005e5c:	e025      	b.n	8005eaa <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d120      	bne.n	8005eaa <I2C_MemoryTransmit_TXE_BTF+0x120>
 8005e68:	7bfb      	ldrb	r3, [r7, #15]
 8005e6a:	2b21      	cmp	r3, #33	; 0x21
 8005e6c:	d11d      	bne.n	8005eaa <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	685a      	ldr	r2, [r3, #4]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e7c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e8c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2220      	movs	r2, #32
 8005e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f7ff fe36 	bl	8005b16 <HAL_I2C_MemTxCpltCallback>
}
 8005eaa:	bf00      	nop
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}

08005eb2 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005eb2:	b580      	push	{r7, lr}
 8005eb4:	b084      	sub	sp, #16
 8005eb6:	af00      	add	r7, sp, #0
 8005eb8:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	2b22      	cmp	r3, #34	; 0x22
 8005ec4:	f040 80ac 	bne.w	8006020 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2b03      	cmp	r3, #3
 8005ed4:	d921      	bls.n	8005f1a <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	691a      	ldr	r2, [r3, #16]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee0:	b2d2      	uxtb	r2, r2
 8005ee2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee8:	1c5a      	adds	r2, r3, #1
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	3b01      	subs	r3, #1
 8005ef6:	b29a      	uxth	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b03      	cmp	r3, #3
 8005f04:	f040 808c 	bne.w	8006020 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	685a      	ldr	r2, [r3, #4]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f16:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005f18:	e082      	b.n	8006020 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f1e:	2b02      	cmp	r3, #2
 8005f20:	d075      	beq.n	800600e <I2C_MasterReceive_RXNE+0x15c>
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d002      	beq.n	8005f2e <I2C_MasterReceive_RXNE+0x7c>
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d16f      	bne.n	800600e <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f001 fa60 	bl	80073f4 <I2C_WaitOnSTOPRequestThroughIT>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d142      	bne.n	8005fc0 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f48:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	685a      	ldr	r2, [r3, #4]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005f58:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	691a      	ldr	r2, [r3, #16]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f64:	b2d2      	uxtb	r2, r2
 8005f66:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6c:	1c5a      	adds	r2, r3, #1
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2220      	movs	r2, #32
 8005f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	2b40      	cmp	r3, #64	; 0x40
 8005f92:	d10a      	bne.n	8005faa <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7ff fdc1 	bl	8005b2a <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005fa8:	e03a      	b.n	8006020 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2212      	movs	r2, #18
 8005fb6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f7ff fd76 	bl	8005aaa <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005fbe:	e02f      	b.n	8006020 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005fce:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	691a      	ldr	r2, [r3, #16]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fda:	b2d2      	uxtb	r2, r2
 8005fdc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe2:	1c5a      	adds	r2, r3, #1
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2220      	movs	r2, #32
 8005ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f7ff fd99 	bl	8005b3e <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800600c:	e008      	b.n	8006020 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	685a      	ldr	r2, [r3, #4]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800601c:	605a      	str	r2, [r3, #4]
}
 800601e:	e7ff      	b.n	8006020 <I2C_MasterReceive_RXNE+0x16e>
 8006020:	bf00      	nop
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006034:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800603a:	b29b      	uxth	r3, r3
 800603c:	2b04      	cmp	r3, #4
 800603e:	d11b      	bne.n	8006078 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685a      	ldr	r2, [r3, #4]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800604e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	691a      	ldr	r2, [r3, #16]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605a:	b2d2      	uxtb	r2, r2
 800605c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006062:	1c5a      	adds	r2, r3, #1
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800606c:	b29b      	uxth	r3, r3
 800606e:	3b01      	subs	r3, #1
 8006070:	b29a      	uxth	r2, r3
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006076:	e0bd      	b.n	80061f4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800607c:	b29b      	uxth	r3, r3
 800607e:	2b03      	cmp	r3, #3
 8006080:	d129      	bne.n	80060d6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	685a      	ldr	r2, [r3, #4]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006090:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2b04      	cmp	r3, #4
 8006096:	d00a      	beq.n	80060ae <I2C_MasterReceive_BTF+0x86>
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2b02      	cmp	r3, #2
 800609c:	d007      	beq.n	80060ae <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060ac:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	691a      	ldr	r2, [r3, #16]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b8:	b2d2      	uxtb	r2, r2
 80060ba:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c0:	1c5a      	adds	r2, r3, #1
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	3b01      	subs	r3, #1
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80060d4:	e08e      	b.n	80061f4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060da:	b29b      	uxth	r3, r3
 80060dc:	2b02      	cmp	r3, #2
 80060de:	d176      	bne.n	80061ce <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d002      	beq.n	80060ec <I2C_MasterReceive_BTF+0xc4>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2b10      	cmp	r3, #16
 80060ea:	d108      	bne.n	80060fe <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060fa:	601a      	str	r2, [r3, #0]
 80060fc:	e019      	b.n	8006132 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2b04      	cmp	r3, #4
 8006102:	d002      	beq.n	800610a <I2C_MasterReceive_BTF+0xe2>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2b02      	cmp	r3, #2
 8006108:	d108      	bne.n	800611c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006118:	601a      	str	r2, [r3, #0]
 800611a:	e00a      	b.n	8006132 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2b10      	cmp	r3, #16
 8006120:	d007      	beq.n	8006132 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006130:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	691a      	ldr	r2, [r3, #16]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613c:	b2d2      	uxtb	r2, r2
 800613e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006144:	1c5a      	adds	r2, r3, #1
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800614e:	b29b      	uxth	r3, r3
 8006150:	3b01      	subs	r3, #1
 8006152:	b29a      	uxth	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	691a      	ldr	r2, [r3, #16]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006162:	b2d2      	uxtb	r2, r2
 8006164:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616a:	1c5a      	adds	r2, r3, #1
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006174:	b29b      	uxth	r3, r3
 8006176:	3b01      	subs	r3, #1
 8006178:	b29a      	uxth	r2, r3
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	685a      	ldr	r2, [r3, #4]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800618c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2220      	movs	r2, #32
 8006192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800619c:	b2db      	uxtb	r3, r3
 800619e:	2b40      	cmp	r3, #64	; 0x40
 80061a0:	d10a      	bne.n	80061b8 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f7ff fcba 	bl	8005b2a <HAL_I2C_MemRxCpltCallback>
}
 80061b6:	e01d      	b.n	80061f4 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2212      	movs	r2, #18
 80061c4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f7ff fc6f 	bl	8005aaa <HAL_I2C_MasterRxCpltCallback>
}
 80061cc:	e012      	b.n	80061f4 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	691a      	ldr	r2, [r3, #16]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d8:	b2d2      	uxtb	r2, r2
 80061da:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e0:	1c5a      	adds	r2, r3, #1
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061ea:	b29b      	uxth	r3, r3
 80061ec:	3b01      	subs	r3, #1
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80061f4:	bf00      	nop
 80061f6:	3710      	adds	r7, #16
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800620a:	b2db      	uxtb	r3, r3
 800620c:	2b40      	cmp	r3, #64	; 0x40
 800620e:	d117      	bne.n	8006240 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006214:	2b00      	cmp	r3, #0
 8006216:	d109      	bne.n	800622c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800621c:	b2db      	uxtb	r3, r3
 800621e:	461a      	mov	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006228:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800622a:	e067      	b.n	80062fc <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006230:	b2db      	uxtb	r3, r3
 8006232:	f043 0301 	orr.w	r3, r3, #1
 8006236:	b2da      	uxtb	r2, r3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	611a      	str	r2, [r3, #16]
}
 800623e:	e05d      	b.n	80062fc <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	691b      	ldr	r3, [r3, #16]
 8006244:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006248:	d133      	bne.n	80062b2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006250:	b2db      	uxtb	r3, r3
 8006252:	2b21      	cmp	r3, #33	; 0x21
 8006254:	d109      	bne.n	800626a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800625a:	b2db      	uxtb	r3, r3
 800625c:	461a      	mov	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006266:	611a      	str	r2, [r3, #16]
 8006268:	e008      	b.n	800627c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800626e:	b2db      	uxtb	r3, r3
 8006270:	f043 0301 	orr.w	r3, r3, #1
 8006274:	b2da      	uxtb	r2, r3
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006280:	2b00      	cmp	r3, #0
 8006282:	d004      	beq.n	800628e <I2C_Master_SB+0x92>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800628a:	2b00      	cmp	r3, #0
 800628c:	d108      	bne.n	80062a0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006292:	2b00      	cmp	r3, #0
 8006294:	d032      	beq.n	80062fc <I2C_Master_SB+0x100>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800629a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800629c:	2b00      	cmp	r3, #0
 800629e:	d02d      	beq.n	80062fc <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	685a      	ldr	r2, [r3, #4]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062ae:	605a      	str	r2, [r3, #4]
}
 80062b0:	e024      	b.n	80062fc <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10e      	bne.n	80062d8 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062be:	b29b      	uxth	r3, r3
 80062c0:	11db      	asrs	r3, r3, #7
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	f003 0306 	and.w	r3, r3, #6
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	f063 030f 	orn	r3, r3, #15
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	611a      	str	r2, [r3, #16]
}
 80062d6:	e011      	b.n	80062fc <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062dc:	2b01      	cmp	r3, #1
 80062de:	d10d      	bne.n	80062fc <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	11db      	asrs	r3, r3, #7
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	f003 0306 	and.w	r3, r3, #6
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	f063 030e 	orn	r3, r3, #14
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	611a      	str	r2, [r3, #16]
}
 80062fc:	bf00      	nop
 80062fe:	370c      	adds	r7, #12
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006314:	b2da      	uxtb	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006320:	2b00      	cmp	r3, #0
 8006322:	d004      	beq.n	800632e <I2C_Master_ADD10+0x26>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800632a:	2b00      	cmp	r3, #0
 800632c:	d108      	bne.n	8006340 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006332:	2b00      	cmp	r3, #0
 8006334:	d00c      	beq.n	8006350 <I2C_Master_ADD10+0x48>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800633a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800633c:	2b00      	cmp	r3, #0
 800633e:	d007      	beq.n	8006350 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	685a      	ldr	r2, [r3, #4]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800634e:	605a      	str	r2, [r3, #4]
  }
}
 8006350:	bf00      	nop
 8006352:	370c      	adds	r7, #12
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr

0800635c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800635c:	b480      	push	{r7}
 800635e:	b091      	sub	sp, #68	; 0x44
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800636a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006372:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006378:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b22      	cmp	r3, #34	; 0x22
 8006384:	f040 8169 	bne.w	800665a <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800638c:	2b00      	cmp	r3, #0
 800638e:	d10f      	bne.n	80063b0 <I2C_Master_ADDR+0x54>
 8006390:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006394:	2b40      	cmp	r3, #64	; 0x40
 8006396:	d10b      	bne.n	80063b0 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006398:	2300      	movs	r3, #0
 800639a:	633b      	str	r3, [r7, #48]	; 0x30
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	633b      	str	r3, [r7, #48]	; 0x30
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	699b      	ldr	r3, [r3, #24]
 80063aa:	633b      	str	r3, [r7, #48]	; 0x30
 80063ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ae:	e160      	b.n	8006672 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d11d      	bne.n	80063f4 <I2C_Master_ADDR+0x98>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	691b      	ldr	r3, [r3, #16]
 80063bc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80063c0:	d118      	bne.n	80063f4 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063c2:	2300      	movs	r3, #0
 80063c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	695b      	ldr	r3, [r3, #20]
 80063cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063e6:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063ec:	1c5a      	adds	r2, r3, #1
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	651a      	str	r2, [r3, #80]	; 0x50
 80063f2:	e13e      	b.n	8006672 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d113      	bne.n	8006426 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063fe:	2300      	movs	r3, #0
 8006400:	62bb      	str	r3, [r7, #40]	; 0x28
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	695b      	ldr	r3, [r3, #20]
 8006408:	62bb      	str	r3, [r7, #40]	; 0x28
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	62bb      	str	r3, [r7, #40]	; 0x28
 8006412:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006422:	601a      	str	r2, [r3, #0]
 8006424:	e115      	b.n	8006652 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800642a:	b29b      	uxth	r3, r3
 800642c:	2b01      	cmp	r3, #1
 800642e:	f040 808a 	bne.w	8006546 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006434:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006438:	d137      	bne.n	80064aa <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006448:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006454:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006458:	d113      	bne.n	8006482 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006468:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800646a:	2300      	movs	r3, #0
 800646c:	627b      	str	r3, [r7, #36]	; 0x24
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	695b      	ldr	r3, [r3, #20]
 8006474:	627b      	str	r3, [r7, #36]	; 0x24
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	699b      	ldr	r3, [r3, #24]
 800647c:	627b      	str	r3, [r7, #36]	; 0x24
 800647e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006480:	e0e7      	b.n	8006652 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006482:	2300      	movs	r3, #0
 8006484:	623b      	str	r3, [r7, #32]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	695b      	ldr	r3, [r3, #20]
 800648c:	623b      	str	r3, [r7, #32]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	699b      	ldr	r3, [r3, #24]
 8006494:	623b      	str	r3, [r7, #32]
 8006496:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064a6:	601a      	str	r2, [r3, #0]
 80064a8:	e0d3      	b.n	8006652 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80064aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ac:	2b08      	cmp	r3, #8
 80064ae:	d02e      	beq.n	800650e <I2C_Master_ADDR+0x1b2>
 80064b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064b2:	2b20      	cmp	r3, #32
 80064b4:	d02b      	beq.n	800650e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80064b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b8:	2b12      	cmp	r3, #18
 80064ba:	d102      	bne.n	80064c2 <I2C_Master_ADDR+0x166>
 80064bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d125      	bne.n	800650e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80064c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064c4:	2b04      	cmp	r3, #4
 80064c6:	d00e      	beq.n	80064e6 <I2C_Master_ADDR+0x18a>
 80064c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d00b      	beq.n	80064e6 <I2C_Master_ADDR+0x18a>
 80064ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d0:	2b10      	cmp	r3, #16
 80064d2:	d008      	beq.n	80064e6 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064e2:	601a      	str	r2, [r3, #0]
 80064e4:	e007      	b.n	80064f6 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80064f4:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064f6:	2300      	movs	r3, #0
 80064f8:	61fb      	str	r3, [r7, #28]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	695b      	ldr	r3, [r3, #20]
 8006500:	61fb      	str	r3, [r7, #28]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	699b      	ldr	r3, [r3, #24]
 8006508:	61fb      	str	r3, [r7, #28]
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	e0a1      	b.n	8006652 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800651c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800651e:	2300      	movs	r3, #0
 8006520:	61bb      	str	r3, [r7, #24]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	61bb      	str	r3, [r7, #24]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	699b      	ldr	r3, [r3, #24]
 8006530:	61bb      	str	r3, [r7, #24]
 8006532:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	e085      	b.n	8006652 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800654a:	b29b      	uxth	r3, r3
 800654c:	2b02      	cmp	r3, #2
 800654e:	d14d      	bne.n	80065ec <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006552:	2b04      	cmp	r3, #4
 8006554:	d016      	beq.n	8006584 <I2C_Master_ADDR+0x228>
 8006556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006558:	2b02      	cmp	r3, #2
 800655a:	d013      	beq.n	8006584 <I2C_Master_ADDR+0x228>
 800655c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800655e:	2b10      	cmp	r3, #16
 8006560:	d010      	beq.n	8006584 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	681a      	ldr	r2, [r3, #0]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006570:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006580:	601a      	str	r2, [r3, #0]
 8006582:	e007      	b.n	8006594 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006592:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800659e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065a2:	d117      	bne.n	80065d4 <I2C_Master_ADDR+0x278>
 80065a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065a6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80065aa:	d00b      	beq.n	80065c4 <I2C_Master_ADDR+0x268>
 80065ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d008      	beq.n	80065c4 <I2C_Master_ADDR+0x268>
 80065b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065b4:	2b08      	cmp	r3, #8
 80065b6:	d005      	beq.n	80065c4 <I2C_Master_ADDR+0x268>
 80065b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ba:	2b10      	cmp	r3, #16
 80065bc:	d002      	beq.n	80065c4 <I2C_Master_ADDR+0x268>
 80065be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065c0:	2b20      	cmp	r3, #32
 80065c2:	d107      	bne.n	80065d4 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685a      	ldr	r2, [r3, #4]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80065d2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065d4:	2300      	movs	r3, #0
 80065d6:	617b      	str	r3, [r7, #20]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	695b      	ldr	r3, [r3, #20]
 80065de:	617b      	str	r3, [r7, #20]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	617b      	str	r3, [r7, #20]
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	e032      	b.n	8006652 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065fa:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006606:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800660a:	d117      	bne.n	800663c <I2C_Master_ADDR+0x2e0>
 800660c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800660e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006612:	d00b      	beq.n	800662c <I2C_Master_ADDR+0x2d0>
 8006614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006616:	2b01      	cmp	r3, #1
 8006618:	d008      	beq.n	800662c <I2C_Master_ADDR+0x2d0>
 800661a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800661c:	2b08      	cmp	r3, #8
 800661e:	d005      	beq.n	800662c <I2C_Master_ADDR+0x2d0>
 8006620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006622:	2b10      	cmp	r3, #16
 8006624:	d002      	beq.n	800662c <I2C_Master_ADDR+0x2d0>
 8006626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006628:	2b20      	cmp	r3, #32
 800662a:	d107      	bne.n	800663c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	685a      	ldr	r2, [r3, #4]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800663a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800663c:	2300      	movs	r3, #0
 800663e:	613b      	str	r3, [r7, #16]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	613b      	str	r3, [r7, #16]
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	699b      	ldr	r3, [r3, #24]
 800664e:	613b      	str	r3, [r7, #16]
 8006650:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006658:	e00b      	b.n	8006672 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800665a:	2300      	movs	r3, #0
 800665c:	60fb      	str	r3, [r7, #12]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	695b      	ldr	r3, [r3, #20]
 8006664:	60fb      	str	r3, [r7, #12]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	699b      	ldr	r3, [r3, #24]
 800666c:	60fb      	str	r3, [r7, #12]
 800666e:	68fb      	ldr	r3, [r7, #12]
}
 8006670:	e7ff      	b.n	8006672 <I2C_Master_ADDR+0x316>
 8006672:	bf00      	nop
 8006674:	3744      	adds	r7, #68	; 0x44
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800667e:	b580      	push	{r7, lr}
 8006680:	b084      	sub	sp, #16
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800668c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006692:	b29b      	uxth	r3, r3
 8006694:	2b00      	cmp	r3, #0
 8006696:	d02b      	beq.n	80066f0 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669c:	781a      	ldrb	r2, [r3, #0]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a8:	1c5a      	adds	r2, r3, #1
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	3b01      	subs	r3, #1
 80066b6:	b29a      	uxth	r2, r3
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d114      	bne.n	80066f0 <I2C_SlaveTransmit_TXE+0x72>
 80066c6:	7bfb      	ldrb	r3, [r7, #15]
 80066c8:	2b29      	cmp	r3, #41	; 0x29
 80066ca:	d111      	bne.n	80066f0 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	685a      	ldr	r2, [r3, #4]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066da:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2221      	movs	r2, #33	; 0x21
 80066e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2228      	movs	r2, #40	; 0x28
 80066e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f7ff f9e7 	bl	8005abe <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80066f0:	bf00      	nop
 80066f2:	3710      	adds	r7, #16
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}

080066f8 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006704:	b29b      	uxth	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d011      	beq.n	800672e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800670e:	781a      	ldrb	r2, [r3, #0]
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800671a:	1c5a      	adds	r2, r3, #1
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006724:	b29b      	uxth	r3, r3
 8006726:	3b01      	subs	r3, #1
 8006728:	b29a      	uxth	r2, r3
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800672e:	bf00      	nop
 8006730:	370c      	adds	r7, #12
 8006732:	46bd      	mov	sp, r7
 8006734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006738:	4770      	bx	lr

0800673a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800673a:	b580      	push	{r7, lr}
 800673c:	b084      	sub	sp, #16
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006748:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800674e:	b29b      	uxth	r3, r3
 8006750:	2b00      	cmp	r3, #0
 8006752:	d02c      	beq.n	80067ae <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	691a      	ldr	r2, [r3, #16]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800675e:	b2d2      	uxtb	r2, r2
 8006760:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006766:	1c5a      	adds	r2, r3, #1
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006770:	b29b      	uxth	r3, r3
 8006772:	3b01      	subs	r3, #1
 8006774:	b29a      	uxth	r2, r3
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800677e:	b29b      	uxth	r3, r3
 8006780:	2b00      	cmp	r3, #0
 8006782:	d114      	bne.n	80067ae <I2C_SlaveReceive_RXNE+0x74>
 8006784:	7bfb      	ldrb	r3, [r7, #15]
 8006786:	2b2a      	cmp	r3, #42	; 0x2a
 8006788:	d111      	bne.n	80067ae <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	685a      	ldr	r2, [r3, #4]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006798:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2222      	movs	r2, #34	; 0x22
 800679e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2228      	movs	r2, #40	; 0x28
 80067a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f7ff f992 	bl	8005ad2 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80067ae:	bf00      	nop
 80067b0:	3710      	adds	r7, #16
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}

080067b6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80067b6:	b480      	push	{r7}
 80067b8:	b083      	sub	sp, #12
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d012      	beq.n	80067ee <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	691a      	ldr	r2, [r3, #16]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d2:	b2d2      	uxtb	r2, r2
 80067d4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067da:	1c5a      	adds	r2, r3, #1
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067e4:	b29b      	uxth	r3, r3
 80067e6:	3b01      	subs	r3, #1
 80067e8:	b29a      	uxth	r2, r3
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80067ee:	bf00      	nop
 80067f0:	370c      	adds	r7, #12
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr

080067fa <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80067fa:	b580      	push	{r7, lr}
 80067fc:	b084      	sub	sp, #16
 80067fe:	af00      	add	r7, sp, #0
 8006800:	6078      	str	r0, [r7, #4]
 8006802:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006804:	2300      	movs	r3, #0
 8006806:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800680e:	b2db      	uxtb	r3, r3
 8006810:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006814:	2b28      	cmp	r3, #40	; 0x28
 8006816:	d127      	bne.n	8006868 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	685a      	ldr	r2, [r3, #4]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006826:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	089b      	lsrs	r3, r3, #2
 800682c:	f003 0301 	and.w	r3, r3, #1
 8006830:	2b00      	cmp	r3, #0
 8006832:	d101      	bne.n	8006838 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006834:	2301      	movs	r3, #1
 8006836:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	09db      	lsrs	r3, r3, #7
 800683c:	f003 0301 	and.w	r3, r3, #1
 8006840:	2b00      	cmp	r3, #0
 8006842:	d103      	bne.n	800684c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	81bb      	strh	r3, [r7, #12]
 800684a:	e002      	b.n	8006852 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	699b      	ldr	r3, [r3, #24]
 8006850:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800685a:	89ba      	ldrh	r2, [r7, #12]
 800685c:	7bfb      	ldrb	r3, [r7, #15]
 800685e:	4619      	mov	r1, r3
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f7ff f940 	bl	8005ae6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006866:	e00e      	b.n	8006886 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006868:	2300      	movs	r3, #0
 800686a:	60bb      	str	r3, [r7, #8]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	695b      	ldr	r3, [r3, #20]
 8006872:	60bb      	str	r3, [r7, #8]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	60bb      	str	r3, [r7, #8]
 800687c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006886:	bf00      	nop
 8006888:	3710      	adds	r7, #16
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
	...

08006890 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b084      	sub	sp, #16
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800689e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	685a      	ldr	r2, [r3, #4]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80068ae:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80068b0:	2300      	movs	r3, #0
 80068b2:	60bb      	str	r3, [r7, #8]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	60bb      	str	r3, [r7, #8]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f042 0201 	orr.w	r2, r2, #1
 80068ca:	601a      	str	r2, [r3, #0]
 80068cc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068dc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068ec:	d172      	bne.n	80069d4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80068ee:	7bfb      	ldrb	r3, [r7, #15]
 80068f0:	2b22      	cmp	r3, #34	; 0x22
 80068f2:	d002      	beq.n	80068fa <I2C_Slave_STOPF+0x6a>
 80068f4:	7bfb      	ldrb	r3, [r7, #15]
 80068f6:	2b2a      	cmp	r3, #42	; 0x2a
 80068f8:	d135      	bne.n	8006966 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	b29a      	uxth	r2, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800690c:	b29b      	uxth	r3, r3
 800690e:	2b00      	cmp	r3, #0
 8006910:	d005      	beq.n	800691e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006916:	f043 0204 	orr.w	r2, r3, #4
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685a      	ldr	r2, [r3, #4]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800692c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006932:	4618      	mov	r0, r3
 8006934:	f7fe f8e7 	bl	8004b06 <HAL_DMA_GetState>
 8006938:	4603      	mov	r3, r0
 800693a:	2b01      	cmp	r3, #1
 800693c:	d049      	beq.n	80069d2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006942:	4a69      	ldr	r2, [pc, #420]	; (8006ae8 <I2C_Slave_STOPF+0x258>)
 8006944:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800694a:	4618      	mov	r0, r3
 800694c:	f7fe f8b9 	bl	8004ac2 <HAL_DMA_Abort_IT>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d03d      	beq.n	80069d2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800695a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006960:	4610      	mov	r0, r2
 8006962:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006964:	e035      	b.n	80069d2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	b29a      	uxth	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006978:	b29b      	uxth	r3, r3
 800697a:	2b00      	cmp	r3, #0
 800697c:	d005      	beq.n	800698a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006982:	f043 0204 	orr.w	r2, r3, #4
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	685a      	ldr	r2, [r3, #4]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006998:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800699e:	4618      	mov	r0, r3
 80069a0:	f7fe f8b1 	bl	8004b06 <HAL_DMA_GetState>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b01      	cmp	r3, #1
 80069a8:	d014      	beq.n	80069d4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ae:	4a4e      	ldr	r2, [pc, #312]	; (8006ae8 <I2C_Slave_STOPF+0x258>)
 80069b0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069b6:	4618      	mov	r0, r3
 80069b8:	f7fe f883 	bl	8004ac2 <HAL_DMA_Abort_IT>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d008      	beq.n	80069d4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069c8:	687a      	ldr	r2, [r7, #4]
 80069ca:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80069cc:	4610      	mov	r0, r2
 80069ce:	4798      	blx	r3
 80069d0:	e000      	b.n	80069d4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80069d2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069d8:	b29b      	uxth	r3, r3
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d03e      	beq.n	8006a5c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	695b      	ldr	r3, [r3, #20]
 80069e4:	f003 0304 	and.w	r3, r3, #4
 80069e8:	2b04      	cmp	r3, #4
 80069ea:	d112      	bne.n	8006a12 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	691a      	ldr	r2, [r3, #16]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f6:	b2d2      	uxtb	r2, r2
 80069f8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fe:	1c5a      	adds	r2, r3, #1
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a08:	b29b      	uxth	r3, r3
 8006a0a:	3b01      	subs	r3, #1
 8006a0c:	b29a      	uxth	r2, r3
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	695b      	ldr	r3, [r3, #20]
 8006a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a1c:	2b40      	cmp	r3, #64	; 0x40
 8006a1e:	d112      	bne.n	8006a46 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	691a      	ldr	r2, [r3, #16]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a2a:	b2d2      	uxtb	r2, r2
 8006a2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a32:	1c5a      	adds	r2, r3, #1
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	3b01      	subs	r3, #1
 8006a40:	b29a      	uxth	r2, r3
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d005      	beq.n	8006a5c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a54:	f043 0204 	orr.w	r2, r3, #4
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d003      	beq.n	8006a6c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f000 f843 	bl	8006af0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006a6a:	e039      	b.n	8006ae0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006a6c:	7bfb      	ldrb	r3, [r7, #15]
 8006a6e:	2b2a      	cmp	r3, #42	; 0x2a
 8006a70:	d109      	bne.n	8006a86 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2228      	movs	r2, #40	; 0x28
 8006a7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f7ff f826 	bl	8005ad2 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	2b28      	cmp	r3, #40	; 0x28
 8006a90:	d111      	bne.n	8006ab6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a15      	ldr	r2, [pc, #84]	; (8006aec <I2C_Slave_STOPF+0x25c>)
 8006a96:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2220      	movs	r2, #32
 8006aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7ff f827 	bl	8005b02 <HAL_I2C_ListenCpltCallback>
}
 8006ab4:	e014      	b.n	8006ae0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aba:	2b22      	cmp	r3, #34	; 0x22
 8006abc:	d002      	beq.n	8006ac4 <I2C_Slave_STOPF+0x234>
 8006abe:	7bfb      	ldrb	r3, [r7, #15]
 8006ac0:	2b22      	cmp	r3, #34	; 0x22
 8006ac2:	d10d      	bne.n	8006ae0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2220      	movs	r2, #32
 8006ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f7fe fff9 	bl	8005ad2 <HAL_I2C_SlaveRxCpltCallback>
}
 8006ae0:	bf00      	nop
 8006ae2:	3710      	adds	r7, #16
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}
 8006ae8:	08006ff5 	.word	0x08006ff5
 8006aec:	ffff0000 	.word	0xffff0000

08006af0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b084      	sub	sp, #16
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006afe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b06:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006b08:	7bbb      	ldrb	r3, [r7, #14]
 8006b0a:	2b10      	cmp	r3, #16
 8006b0c:	d002      	beq.n	8006b14 <I2C_ITError+0x24>
 8006b0e:	7bbb      	ldrb	r3, [r7, #14]
 8006b10:	2b40      	cmp	r3, #64	; 0x40
 8006b12:	d10a      	bne.n	8006b2a <I2C_ITError+0x3a>
 8006b14:	7bfb      	ldrb	r3, [r7, #15]
 8006b16:	2b22      	cmp	r3, #34	; 0x22
 8006b18:	d107      	bne.n	8006b2a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b28:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b2a:	7bfb      	ldrb	r3, [r7, #15]
 8006b2c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006b30:	2b28      	cmp	r3, #40	; 0x28
 8006b32:	d107      	bne.n	8006b44 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2228      	movs	r2, #40	; 0x28
 8006b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006b42:	e015      	b.n	8006b70 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b52:	d00a      	beq.n	8006b6a <I2C_ITError+0x7a>
 8006b54:	7bfb      	ldrb	r3, [r7, #15]
 8006b56:	2b60      	cmp	r3, #96	; 0x60
 8006b58:	d007      	beq.n	8006b6a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2220      	movs	r2, #32
 8006b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b7e:	d162      	bne.n	8006c46 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	685a      	ldr	r2, [r3, #4]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b8e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d020      	beq.n	8006be0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ba2:	4a6a      	ldr	r2, [pc, #424]	; (8006d4c <I2C_ITError+0x25c>)
 8006ba4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006baa:	4618      	mov	r0, r3
 8006bac:	f7fd ff89 	bl	8004ac2 <HAL_DMA_Abort_IT>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	f000 8089 	beq.w	8006cca <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f022 0201 	bic.w	r2, r2, #1
 8006bc6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2220      	movs	r2, #32
 8006bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006bda:	4610      	mov	r0, r2
 8006bdc:	4798      	blx	r3
 8006bde:	e074      	b.n	8006cca <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be4:	4a59      	ldr	r2, [pc, #356]	; (8006d4c <I2C_ITError+0x25c>)
 8006be6:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bec:	4618      	mov	r0, r3
 8006bee:	f7fd ff68 	bl	8004ac2 <HAL_DMA_Abort_IT>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d068      	beq.n	8006cca <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	695b      	ldr	r3, [r3, #20]
 8006bfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c02:	2b40      	cmp	r3, #64	; 0x40
 8006c04:	d10b      	bne.n	8006c1e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	691a      	ldr	r2, [r3, #16]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c10:	b2d2      	uxtb	r2, r2
 8006c12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c18:	1c5a      	adds	r2, r3, #1
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f022 0201 	bic.w	r2, r2, #1
 8006c2c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2220      	movs	r2, #32
 8006c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c3c:	687a      	ldr	r2, [r7, #4]
 8006c3e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006c40:	4610      	mov	r0, r2
 8006c42:	4798      	blx	r3
 8006c44:	e041      	b.n	8006cca <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	2b60      	cmp	r3, #96	; 0x60
 8006c50:	d125      	bne.n	8006c9e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2220      	movs	r2, #32
 8006c56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c6a:	2b40      	cmp	r3, #64	; 0x40
 8006c6c:	d10b      	bne.n	8006c86 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	691a      	ldr	r2, [r3, #16]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c78:	b2d2      	uxtb	r2, r2
 8006c7a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c80:	1c5a      	adds	r2, r3, #1
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f022 0201 	bic.w	r2, r2, #1
 8006c94:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f7fe ff5b 	bl	8005b52 <HAL_I2C_AbortCpltCallback>
 8006c9c:	e015      	b.n	8006cca <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	695b      	ldr	r3, [r3, #20]
 8006ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ca8:	2b40      	cmp	r3, #64	; 0x40
 8006caa:	d10b      	bne.n	8006cc4 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	691a      	ldr	r2, [r3, #16]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb6:	b2d2      	uxtb	r2, r2
 8006cb8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cbe:	1c5a      	adds	r2, r3, #1
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f7fe ff3a 	bl	8005b3e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cce:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	f003 0301 	and.w	r3, r3, #1
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d10e      	bne.n	8006cf8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d109      	bne.n	8006cf8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d104      	bne.n	8006cf8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d007      	beq.n	8006d08 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	685a      	ldr	r2, [r3, #4]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d06:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d0e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d14:	f003 0304 	and.w	r3, r3, #4
 8006d18:	2b04      	cmp	r3, #4
 8006d1a:	d113      	bne.n	8006d44 <I2C_ITError+0x254>
 8006d1c:	7bfb      	ldrb	r3, [r7, #15]
 8006d1e:	2b28      	cmp	r3, #40	; 0x28
 8006d20:	d110      	bne.n	8006d44 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	4a0a      	ldr	r2, [pc, #40]	; (8006d50 <I2C_ITError+0x260>)
 8006d26:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2220      	movs	r2, #32
 8006d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f7fe fedf 	bl	8005b02 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006d44:	bf00      	nop
 8006d46:	3710      	adds	r7, #16
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	08006ff5 	.word	0x08006ff5
 8006d50:	ffff0000 	.word	0xffff0000

08006d54 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b088      	sub	sp, #32
 8006d58:	af02      	add	r7, sp, #8
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	607a      	str	r2, [r7, #4]
 8006d5e:	603b      	str	r3, [r7, #0]
 8006d60:	460b      	mov	r3, r1
 8006d62:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d68:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	2b08      	cmp	r3, #8
 8006d6e:	d006      	beq.n	8006d7e <I2C_MasterRequestWrite+0x2a>
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d003      	beq.n	8006d7e <I2C_MasterRequestWrite+0x2a>
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006d7c:	d108      	bne.n	8006d90 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d8c:	601a      	str	r2, [r3, #0]
 8006d8e:	e00b      	b.n	8006da8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d94:	2b12      	cmp	r3, #18
 8006d96:	d107      	bne.n	8006da8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	681a      	ldr	r2, [r3, #0]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006da6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	9300      	str	r3, [sp, #0]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006db4:	68f8      	ldr	r0, [r7, #12]
 8006db6:	f000 f9c5 	bl	8007144 <I2C_WaitOnFlagUntilTimeout>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00d      	beq.n	8006ddc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dce:	d103      	bne.n	8006dd8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006dd6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006dd8:	2303      	movs	r3, #3
 8006dda:	e035      	b.n	8006e48 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	691b      	ldr	r3, [r3, #16]
 8006de0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006de4:	d108      	bne.n	8006df8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006de6:	897b      	ldrh	r3, [r7, #10]
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	461a      	mov	r2, r3
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006df4:	611a      	str	r2, [r3, #16]
 8006df6:	e01b      	b.n	8006e30 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006df8:	897b      	ldrh	r3, [r7, #10]
 8006dfa:	11db      	asrs	r3, r3, #7
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	f003 0306 	and.w	r3, r3, #6
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	f063 030f 	orn	r3, r3, #15
 8006e08:	b2da      	uxtb	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	490e      	ldr	r1, [pc, #56]	; (8006e50 <I2C_MasterRequestWrite+0xfc>)
 8006e16:	68f8      	ldr	r0, [r7, #12]
 8006e18:	f000 f9eb 	bl	80071f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d001      	beq.n	8006e26 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e010      	b.n	8006e48 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006e26:	897b      	ldrh	r3, [r7, #10]
 8006e28:	b2da      	uxtb	r2, r3
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	4907      	ldr	r1, [pc, #28]	; (8006e54 <I2C_MasterRequestWrite+0x100>)
 8006e36:	68f8      	ldr	r0, [r7, #12]
 8006e38:	f000 f9db 	bl	80071f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d001      	beq.n	8006e46 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e000      	b.n	8006e48 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006e46:	2300      	movs	r3, #0
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3718      	adds	r7, #24
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	00010008 	.word	0x00010008
 8006e54:	00010002 	.word	0x00010002

08006e58 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b088      	sub	sp, #32
 8006e5c:	af02      	add	r7, sp, #8
 8006e5e:	60f8      	str	r0, [r7, #12]
 8006e60:	607a      	str	r2, [r7, #4]
 8006e62:	603b      	str	r3, [r7, #0]
 8006e64:	460b      	mov	r3, r1
 8006e66:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e6c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e7c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	2b08      	cmp	r3, #8
 8006e82:	d006      	beq.n	8006e92 <I2C_MasterRequestRead+0x3a>
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d003      	beq.n	8006e92 <I2C_MasterRequestRead+0x3a>
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006e90:	d108      	bne.n	8006ea4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ea0:	601a      	str	r2, [r3, #0]
 8006ea2:	e00b      	b.n	8006ebc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ea8:	2b11      	cmp	r3, #17
 8006eaa:	d107      	bne.n	8006ebc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006eba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	9300      	str	r3, [sp, #0]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006ec8:	68f8      	ldr	r0, [r7, #12]
 8006eca:	f000 f93b 	bl	8007144 <I2C_WaitOnFlagUntilTimeout>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d00d      	beq.n	8006ef0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ede:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ee2:	d103      	bne.n	8006eec <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006eea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006eec:	2303      	movs	r3, #3
 8006eee:	e079      	b.n	8006fe4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	691b      	ldr	r3, [r3, #16]
 8006ef4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ef8:	d108      	bne.n	8006f0c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006efa:	897b      	ldrh	r3, [r7, #10]
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	f043 0301 	orr.w	r3, r3, #1
 8006f02:	b2da      	uxtb	r2, r3
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	611a      	str	r2, [r3, #16]
 8006f0a:	e05f      	b.n	8006fcc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006f0c:	897b      	ldrh	r3, [r7, #10]
 8006f0e:	11db      	asrs	r3, r3, #7
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	f003 0306 	and.w	r3, r3, #6
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	f063 030f 	orn	r3, r3, #15
 8006f1c:	b2da      	uxtb	r2, r3
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	4930      	ldr	r1, [pc, #192]	; (8006fec <I2C_MasterRequestRead+0x194>)
 8006f2a:	68f8      	ldr	r0, [r7, #12]
 8006f2c:	f000 f961 	bl	80071f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d001      	beq.n	8006f3a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e054      	b.n	8006fe4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006f3a:	897b      	ldrh	r3, [r7, #10]
 8006f3c:	b2da      	uxtb	r2, r3
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	4929      	ldr	r1, [pc, #164]	; (8006ff0 <I2C_MasterRequestRead+0x198>)
 8006f4a:	68f8      	ldr	r0, [r7, #12]
 8006f4c:	f000 f951 	bl	80071f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d001      	beq.n	8006f5a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e044      	b.n	8006fe4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	613b      	str	r3, [r7, #16]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	695b      	ldr	r3, [r3, #20]
 8006f64:	613b      	str	r3, [r7, #16]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	699b      	ldr	r3, [r3, #24]
 8006f6c:	613b      	str	r3, [r7, #16]
 8006f6e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f7e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	9300      	str	r3, [sp, #0]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006f8c:	68f8      	ldr	r0, [r7, #12]
 8006f8e:	f000 f8d9 	bl	8007144 <I2C_WaitOnFlagUntilTimeout>
 8006f92:	4603      	mov	r3, r0
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d00d      	beq.n	8006fb4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fa6:	d103      	bne.n	8006fb0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fae:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006fb0:	2303      	movs	r3, #3
 8006fb2:	e017      	b.n	8006fe4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006fb4:	897b      	ldrh	r3, [r7, #10]
 8006fb6:	11db      	asrs	r3, r3, #7
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	f003 0306 	and.w	r3, r3, #6
 8006fbe:	b2db      	uxtb	r3, r3
 8006fc0:	f063 030e 	orn	r3, r3, #14
 8006fc4:	b2da      	uxtb	r2, r3
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	4907      	ldr	r1, [pc, #28]	; (8006ff0 <I2C_MasterRequestRead+0x198>)
 8006fd2:	68f8      	ldr	r0, [r7, #12]
 8006fd4:	f000 f90d 	bl	80071f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d001      	beq.n	8006fe2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e000      	b.n	8006fe4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3718      	adds	r7, #24
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	00010008 	.word	0x00010008
 8006ff0:	00010002 	.word	0x00010002

08006ff4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b086      	sub	sp, #24
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007004:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007006:	697b      	ldr	r3, [r7, #20]
 8007008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800700c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800700e:	4b4b      	ldr	r3, [pc, #300]	; (800713c <I2C_DMAAbort+0x148>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	08db      	lsrs	r3, r3, #3
 8007014:	4a4a      	ldr	r2, [pc, #296]	; (8007140 <I2C_DMAAbort+0x14c>)
 8007016:	fba2 2303 	umull	r2, r3, r2, r3
 800701a:	0a1a      	lsrs	r2, r3, #8
 800701c:	4613      	mov	r3, r2
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	4413      	add	r3, r2
 8007022:	00da      	lsls	r2, r3, #3
 8007024:	1ad3      	subs	r3, r2, r3
 8007026:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d106      	bne.n	800703c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007032:	f043 0220 	orr.w	r2, r3, #32
 8007036:	697b      	ldr	r3, [r7, #20]
 8007038:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800703a:	e00a      	b.n	8007052 <I2C_DMAAbort+0x5e>
    }
    count--;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	3b01      	subs	r3, #1
 8007040:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800704c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007050:	d0ea      	beq.n	8007028 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007056:	2b00      	cmp	r3, #0
 8007058:	d003      	beq.n	8007062 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800705e:	2200      	movs	r2, #0
 8007060:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007066:	2b00      	cmp	r3, #0
 8007068:	d003      	beq.n	8007072 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800706e:	2200      	movs	r2, #0
 8007070:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007072:	697b      	ldr	r3, [r7, #20]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007080:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	2200      	movs	r2, #0
 8007086:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800708c:	2b00      	cmp	r3, #0
 800708e:	d003      	beq.n	8007098 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007094:	2200      	movs	r2, #0
 8007096:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007098:	697b      	ldr	r3, [r7, #20]
 800709a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800709c:	2b00      	cmp	r3, #0
 800709e:	d003      	beq.n	80070a8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a4:	2200      	movs	r2, #0
 80070a6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f022 0201 	bic.w	r2, r2, #1
 80070b6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	2b60      	cmp	r3, #96	; 0x60
 80070c2:	d10e      	bne.n	80070e2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	2220      	movs	r2, #32
 80070c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	2200      	movs	r2, #0
 80070d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80070da:	6978      	ldr	r0, [r7, #20]
 80070dc:	f7fe fd39 	bl	8005b52 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80070e0:	e027      	b.n	8007132 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80070e2:	7cfb      	ldrb	r3, [r7, #19]
 80070e4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80070e8:	2b28      	cmp	r3, #40	; 0x28
 80070ea:	d117      	bne.n	800711c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681a      	ldr	r2, [r3, #0]
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f042 0201 	orr.w	r2, r2, #1
 80070fa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800710a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	2200      	movs	r2, #0
 8007110:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	2228      	movs	r2, #40	; 0x28
 8007116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800711a:	e007      	b.n	800712c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	2220      	movs	r2, #32
 8007120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	2200      	movs	r2, #0
 8007128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800712c:	6978      	ldr	r0, [r7, #20]
 800712e:	f7fe fd06 	bl	8005b3e <HAL_I2C_ErrorCallback>
}
 8007132:	bf00      	nop
 8007134:	3718      	adds	r7, #24
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
 800713a:	bf00      	nop
 800713c:	20000148 	.word	0x20000148
 8007140:	14f8b589 	.word	0x14f8b589

08007144 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b084      	sub	sp, #16
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	60b9      	str	r1, [r7, #8]
 800714e:	603b      	str	r3, [r7, #0]
 8007150:	4613      	mov	r3, r2
 8007152:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007154:	e025      	b.n	80071a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800715c:	d021      	beq.n	80071a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800715e:	f7fc fd17 	bl	8003b90 <HAL_GetTick>
 8007162:	4602      	mov	r2, r0
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	1ad3      	subs	r3, r2, r3
 8007168:	683a      	ldr	r2, [r7, #0]
 800716a:	429a      	cmp	r2, r3
 800716c:	d302      	bcc.n	8007174 <I2C_WaitOnFlagUntilTimeout+0x30>
 800716e:	683b      	ldr	r3, [r7, #0]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d116      	bne.n	80071a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2200      	movs	r2, #0
 8007178:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2220      	movs	r2, #32
 800717e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800718e:	f043 0220 	orr.w	r2, r3, #32
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e023      	b.n	80071ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	0c1b      	lsrs	r3, r3, #16
 80071a6:	b2db      	uxtb	r3, r3
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d10d      	bne.n	80071c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	695b      	ldr	r3, [r3, #20]
 80071b2:	43da      	mvns	r2, r3
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	4013      	ands	r3, r2
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	bf0c      	ite	eq
 80071be:	2301      	moveq	r3, #1
 80071c0:	2300      	movne	r3, #0
 80071c2:	b2db      	uxtb	r3, r3
 80071c4:	461a      	mov	r2, r3
 80071c6:	e00c      	b.n	80071e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	699b      	ldr	r3, [r3, #24]
 80071ce:	43da      	mvns	r2, r3
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	4013      	ands	r3, r2
 80071d4:	b29b      	uxth	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	bf0c      	ite	eq
 80071da:	2301      	moveq	r3, #1
 80071dc:	2300      	movne	r3, #0
 80071de:	b2db      	uxtb	r3, r3
 80071e0:	461a      	mov	r2, r3
 80071e2:	79fb      	ldrb	r3, [r7, #7]
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d0b6      	beq.n	8007156 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80071e8:	2300      	movs	r3, #0
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3710      	adds	r7, #16
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}

080071f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80071f2:	b580      	push	{r7, lr}
 80071f4:	b084      	sub	sp, #16
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	60f8      	str	r0, [r7, #12]
 80071fa:	60b9      	str	r1, [r7, #8]
 80071fc:	607a      	str	r2, [r7, #4]
 80071fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007200:	e051      	b.n	80072a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	695b      	ldr	r3, [r3, #20]
 8007208:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800720c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007210:	d123      	bne.n	800725a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007220:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800722a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2200      	movs	r2, #0
 8007230:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2220      	movs	r2, #32
 8007236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2200      	movs	r2, #0
 800723e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007246:	f043 0204 	orr.w	r2, r3, #4
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2200      	movs	r2, #0
 8007252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e046      	b.n	80072e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007260:	d021      	beq.n	80072a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007262:	f7fc fc95 	bl	8003b90 <HAL_GetTick>
 8007266:	4602      	mov	r2, r0
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	1ad3      	subs	r3, r2, r3
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	429a      	cmp	r2, r3
 8007270:	d302      	bcc.n	8007278 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d116      	bne.n	80072a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	2200      	movs	r2, #0
 800727c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2220      	movs	r2, #32
 8007282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2200      	movs	r2, #0
 800728a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007292:	f043 0220 	orr.w	r2, r3, #32
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	e020      	b.n	80072e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	0c1b      	lsrs	r3, r3, #16
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d10c      	bne.n	80072ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	695b      	ldr	r3, [r3, #20]
 80072b6:	43da      	mvns	r2, r3
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	4013      	ands	r3, r2
 80072bc:	b29b      	uxth	r3, r3
 80072be:	2b00      	cmp	r3, #0
 80072c0:	bf14      	ite	ne
 80072c2:	2301      	movne	r3, #1
 80072c4:	2300      	moveq	r3, #0
 80072c6:	b2db      	uxtb	r3, r3
 80072c8:	e00b      	b.n	80072e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	699b      	ldr	r3, [r3, #24]
 80072d0:	43da      	mvns	r2, r3
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	4013      	ands	r3, r2
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	2b00      	cmp	r3, #0
 80072da:	bf14      	ite	ne
 80072dc:	2301      	movne	r3, #1
 80072de:	2300      	moveq	r3, #0
 80072e0:	b2db      	uxtb	r3, r3
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d18d      	bne.n	8007202 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3710      	adds	r7, #16
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b084      	sub	sp, #16
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072fc:	e02d      	b.n	800735a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80072fe:	68f8      	ldr	r0, [r7, #12]
 8007300:	f000 f900 	bl	8007504 <I2C_IsAcknowledgeFailed>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d001      	beq.n	800730e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e02d      	b.n	800736a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007314:	d021      	beq.n	800735a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007316:	f7fc fc3b 	bl	8003b90 <HAL_GetTick>
 800731a:	4602      	mov	r2, r0
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	1ad3      	subs	r3, r2, r3
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	429a      	cmp	r2, r3
 8007324:	d302      	bcc.n	800732c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d116      	bne.n	800735a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2220      	movs	r2, #32
 8007336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007346:	f043 0220 	orr.w	r2, r3, #32
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2200      	movs	r2, #0
 8007352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	e007      	b.n	800736a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	695b      	ldr	r3, [r3, #20]
 8007360:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007364:	2b80      	cmp	r3, #128	; 0x80
 8007366:	d1ca      	bne.n	80072fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007368:	2300      	movs	r3, #0
}
 800736a:	4618      	mov	r0, r3
 800736c:	3710      	adds	r7, #16
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}

08007372 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007372:	b580      	push	{r7, lr}
 8007374:	b084      	sub	sp, #16
 8007376:	af00      	add	r7, sp, #0
 8007378:	60f8      	str	r0, [r7, #12]
 800737a:	60b9      	str	r1, [r7, #8]
 800737c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800737e:	e02d      	b.n	80073dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007380:	68f8      	ldr	r0, [r7, #12]
 8007382:	f000 f8bf 	bl	8007504 <I2C_IsAcknowledgeFailed>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d001      	beq.n	8007390 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	e02d      	b.n	80073ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007396:	d021      	beq.n	80073dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007398:	f7fc fbfa 	bl	8003b90 <HAL_GetTick>
 800739c:	4602      	mov	r2, r0
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	1ad3      	subs	r3, r2, r3
 80073a2:	68ba      	ldr	r2, [r7, #8]
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d302      	bcc.n	80073ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d116      	bne.n	80073dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2200      	movs	r2, #0
 80073b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2220      	movs	r2, #32
 80073b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	2200      	movs	r2, #0
 80073c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c8:	f043 0220 	orr.w	r2, r3, #32
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2200      	movs	r2, #0
 80073d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	e007      	b.n	80073ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	695b      	ldr	r3, [r3, #20]
 80073e2:	f003 0304 	and.w	r3, r3, #4
 80073e6:	2b04      	cmp	r3, #4
 80073e8:	d1ca      	bne.n	8007380 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80073ea:	2300      	movs	r3, #0
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3710      	adds	r7, #16
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b085      	sub	sp, #20
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80073fc:	2300      	movs	r3, #0
 80073fe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007400:	4b13      	ldr	r3, [pc, #76]	; (8007450 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	08db      	lsrs	r3, r3, #3
 8007406:	4a13      	ldr	r2, [pc, #76]	; (8007454 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007408:	fba2 2303 	umull	r2, r3, r2, r3
 800740c:	0a1a      	lsrs	r2, r3, #8
 800740e:	4613      	mov	r3, r2
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	4413      	add	r3, r2
 8007414:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	3b01      	subs	r3, #1
 800741a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d107      	bne.n	8007432 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007426:	f043 0220 	orr.w	r2, r3, #32
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800742e:	2301      	movs	r3, #1
 8007430:	e008      	b.n	8007444 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800743c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007440:	d0e9      	beq.n	8007416 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007442:	2300      	movs	r3, #0
}
 8007444:	4618      	mov	r0, r3
 8007446:	3714      	adds	r7, #20
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr
 8007450:	20000148 	.word	0x20000148
 8007454:	14f8b589 	.word	0x14f8b589

08007458 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	60f8      	str	r0, [r7, #12]
 8007460:	60b9      	str	r1, [r7, #8]
 8007462:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007464:	e042      	b.n	80074ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	695b      	ldr	r3, [r3, #20]
 800746c:	f003 0310 	and.w	r3, r3, #16
 8007470:	2b10      	cmp	r3, #16
 8007472:	d119      	bne.n	80074a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f06f 0210 	mvn.w	r2, #16
 800747c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2200      	movs	r2, #0
 8007482:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2220      	movs	r2, #32
 8007488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2200      	movs	r2, #0
 8007490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2200      	movs	r2, #0
 80074a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80074a4:	2301      	movs	r3, #1
 80074a6:	e029      	b.n	80074fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074a8:	f7fc fb72 	bl	8003b90 <HAL_GetTick>
 80074ac:	4602      	mov	r2, r0
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	1ad3      	subs	r3, r2, r3
 80074b2:	68ba      	ldr	r2, [r7, #8]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d302      	bcc.n	80074be <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d116      	bne.n	80074ec <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2220      	movs	r2, #32
 80074c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2200      	movs	r2, #0
 80074d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d8:	f043 0220 	orr.w	r2, r3, #32
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2200      	movs	r2, #0
 80074e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80074e8:	2301      	movs	r3, #1
 80074ea:	e007      	b.n	80074fc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	695b      	ldr	r3, [r3, #20]
 80074f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074f6:	2b40      	cmp	r3, #64	; 0x40
 80074f8:	d1b5      	bne.n	8007466 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80074fa:	2300      	movs	r3, #0
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3710      	adds	r7, #16
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007504:	b480      	push	{r7}
 8007506:	b083      	sub	sp, #12
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	695b      	ldr	r3, [r3, #20]
 8007512:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007516:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800751a:	d11b      	bne.n	8007554 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007524:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2200      	movs	r2, #0
 800752a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2220      	movs	r2, #32
 8007530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2200      	movs	r2, #0
 8007538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007540:	f043 0204 	orr.w	r2, r3, #4
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e000      	b.n	8007556 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007554:	2300      	movs	r3, #0
}
 8007556:	4618      	mov	r0, r3
 8007558:	370c      	adds	r7, #12
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007562:	b480      	push	{r7}
 8007564:	b083      	sub	sp, #12
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800756e:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007572:	d103      	bne.n	800757c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800757a:	e007      	b.n	800758c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007580:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007584:	d102      	bne.n	800758c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2208      	movs	r2, #8
 800758a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800758c:	bf00      	nop
 800758e:	370c      	adds	r7, #12
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr

08007598 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d101      	bne.n	80075aa <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e034      	b.n	8007614 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80075b2:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f245 5255 	movw	r2, #21845	; 0x5555
 80075bc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	6852      	ldr	r2, [r2, #4]
 80075c6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	687a      	ldr	r2, [r7, #4]
 80075ce:	6892      	ldr	r2, [r2, #8]
 80075d0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80075d2:	f7fc fadd 	bl	8003b90 <HAL_GetTick>
 80075d6:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80075d8:	e00f      	b.n	80075fa <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80075da:	f7fc fad9 	bl	8003b90 <HAL_GetTick>
 80075de:	4602      	mov	r2, r0
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	1ad3      	subs	r3, r2, r3
 80075e4:	2b31      	cmp	r3, #49	; 0x31
 80075e6:	d908      	bls.n	80075fa <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	f003 0303 	and.w	r3, r3, #3
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80075f6:	2303      	movs	r3, #3
 80075f8:	e00c      	b.n	8007614 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	f003 0303 	and.w	r3, r3, #3
 8007604:	2b00      	cmp	r3, #0
 8007606:	d1e8      	bne.n	80075da <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8007610:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007612:	2300      	movs	r3, #0
}
 8007614:	4618      	mov	r0, r3
 8007616:	3710      	adds	r7, #16
 8007618:	46bd      	mov	sp, r7
 800761a:	bd80      	pop	{r7, pc}

0800761c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800761c:	b480      	push	{r7}
 800761e:	b083      	sub	sp, #12
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800762c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800762e:	2300      	movs	r3, #0
}
 8007630:	4618      	mov	r0, r3
 8007632:	370c      	adds	r7, #12
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr

0800763c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b084      	sub	sp, #16
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
 8007644:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d101      	bne.n	8007650 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	e0cc      	b.n	80077ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007650:	4b68      	ldr	r3, [pc, #416]	; (80077f4 <HAL_RCC_ClockConfig+0x1b8>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f003 030f 	and.w	r3, r3, #15
 8007658:	683a      	ldr	r2, [r7, #0]
 800765a:	429a      	cmp	r2, r3
 800765c:	d90c      	bls.n	8007678 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800765e:	4b65      	ldr	r3, [pc, #404]	; (80077f4 <HAL_RCC_ClockConfig+0x1b8>)
 8007660:	683a      	ldr	r2, [r7, #0]
 8007662:	b2d2      	uxtb	r2, r2
 8007664:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007666:	4b63      	ldr	r3, [pc, #396]	; (80077f4 <HAL_RCC_ClockConfig+0x1b8>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f003 030f 	and.w	r3, r3, #15
 800766e:	683a      	ldr	r2, [r7, #0]
 8007670:	429a      	cmp	r2, r3
 8007672:	d001      	beq.n	8007678 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	e0b8      	b.n	80077ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f003 0302 	and.w	r3, r3, #2
 8007680:	2b00      	cmp	r3, #0
 8007682:	d020      	beq.n	80076c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f003 0304 	and.w	r3, r3, #4
 800768c:	2b00      	cmp	r3, #0
 800768e:	d005      	beq.n	800769c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007690:	4b59      	ldr	r3, [pc, #356]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 8007692:	689b      	ldr	r3, [r3, #8]
 8007694:	4a58      	ldr	r2, [pc, #352]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 8007696:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800769a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f003 0308 	and.w	r3, r3, #8
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d005      	beq.n	80076b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80076a8:	4b53      	ldr	r3, [pc, #332]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 80076aa:	689b      	ldr	r3, [r3, #8]
 80076ac:	4a52      	ldr	r2, [pc, #328]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 80076ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80076b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80076b4:	4b50      	ldr	r3, [pc, #320]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	494d      	ldr	r1, [pc, #308]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 80076c2:	4313      	orrs	r3, r2
 80076c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f003 0301 	and.w	r3, r3, #1
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d044      	beq.n	800775c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	2b01      	cmp	r3, #1
 80076d8:	d107      	bne.n	80076ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076da:	4b47      	ldr	r3, [pc, #284]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d119      	bne.n	800771a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80076e6:	2301      	movs	r3, #1
 80076e8:	e07f      	b.n	80077ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	d003      	beq.n	80076fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80076f6:	2b03      	cmp	r3, #3
 80076f8:	d107      	bne.n	800770a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076fa:	4b3f      	ldr	r3, [pc, #252]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007702:	2b00      	cmp	r3, #0
 8007704:	d109      	bne.n	800771a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007706:	2301      	movs	r3, #1
 8007708:	e06f      	b.n	80077ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800770a:	4b3b      	ldr	r3, [pc, #236]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f003 0302 	and.w	r3, r3, #2
 8007712:	2b00      	cmp	r3, #0
 8007714:	d101      	bne.n	800771a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007716:	2301      	movs	r3, #1
 8007718:	e067      	b.n	80077ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800771a:	4b37      	ldr	r3, [pc, #220]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	f023 0203 	bic.w	r2, r3, #3
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	4934      	ldr	r1, [pc, #208]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 8007728:	4313      	orrs	r3, r2
 800772a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800772c:	f7fc fa30 	bl	8003b90 <HAL_GetTick>
 8007730:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007732:	e00a      	b.n	800774a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007734:	f7fc fa2c 	bl	8003b90 <HAL_GetTick>
 8007738:	4602      	mov	r2, r0
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	1ad3      	subs	r3, r2, r3
 800773e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007742:	4293      	cmp	r3, r2
 8007744:	d901      	bls.n	800774a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007746:	2303      	movs	r3, #3
 8007748:	e04f      	b.n	80077ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800774a:	4b2b      	ldr	r3, [pc, #172]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	f003 020c 	and.w	r2, r3, #12
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	429a      	cmp	r2, r3
 800775a:	d1eb      	bne.n	8007734 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800775c:	4b25      	ldr	r3, [pc, #148]	; (80077f4 <HAL_RCC_ClockConfig+0x1b8>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 030f 	and.w	r3, r3, #15
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	429a      	cmp	r2, r3
 8007768:	d20c      	bcs.n	8007784 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800776a:	4b22      	ldr	r3, [pc, #136]	; (80077f4 <HAL_RCC_ClockConfig+0x1b8>)
 800776c:	683a      	ldr	r2, [r7, #0]
 800776e:	b2d2      	uxtb	r2, r2
 8007770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007772:	4b20      	ldr	r3, [pc, #128]	; (80077f4 <HAL_RCC_ClockConfig+0x1b8>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f003 030f 	and.w	r3, r3, #15
 800777a:	683a      	ldr	r2, [r7, #0]
 800777c:	429a      	cmp	r2, r3
 800777e:	d001      	beq.n	8007784 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e032      	b.n	80077ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	f003 0304 	and.w	r3, r3, #4
 800778c:	2b00      	cmp	r3, #0
 800778e:	d008      	beq.n	80077a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007790:	4b19      	ldr	r3, [pc, #100]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 8007792:	689b      	ldr	r3, [r3, #8]
 8007794:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	4916      	ldr	r1, [pc, #88]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 800779e:	4313      	orrs	r3, r2
 80077a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f003 0308 	and.w	r3, r3, #8
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d009      	beq.n	80077c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80077ae:	4b12      	ldr	r3, [pc, #72]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	00db      	lsls	r3, r3, #3
 80077bc:	490e      	ldr	r1, [pc, #56]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 80077be:	4313      	orrs	r3, r2
 80077c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80077c2:	f000 fb7f 	bl	8007ec4 <HAL_RCC_GetSysClockFreq>
 80077c6:	4602      	mov	r2, r0
 80077c8:	4b0b      	ldr	r3, [pc, #44]	; (80077f8 <HAL_RCC_ClockConfig+0x1bc>)
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	091b      	lsrs	r3, r3, #4
 80077ce:	f003 030f 	and.w	r3, r3, #15
 80077d2:	490a      	ldr	r1, [pc, #40]	; (80077fc <HAL_RCC_ClockConfig+0x1c0>)
 80077d4:	5ccb      	ldrb	r3, [r1, r3]
 80077d6:	fa22 f303 	lsr.w	r3, r2, r3
 80077da:	4a09      	ldr	r2, [pc, #36]	; (8007800 <HAL_RCC_ClockConfig+0x1c4>)
 80077dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80077de:	4b09      	ldr	r3, [pc, #36]	; (8007804 <HAL_RCC_ClockConfig+0x1c8>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4618      	mov	r0, r3
 80077e4:	f7fc f990 	bl	8003b08 <HAL_InitTick>

  return HAL_OK;
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3710      	adds	r7, #16
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	40023c00 	.word	0x40023c00
 80077f8:	40023800 	.word	0x40023800
 80077fc:	0800c8c0 	.word	0x0800c8c0
 8007800:	20000148 	.word	0x20000148
 8007804:	2000014c 	.word	0x2000014c

08007808 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007808:	b480      	push	{r7}
 800780a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800780c:	4b03      	ldr	r3, [pc, #12]	; (800781c <HAL_RCC_GetHCLKFreq+0x14>)
 800780e:	681b      	ldr	r3, [r3, #0]
}
 8007810:	4618      	mov	r0, r3
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr
 800781a:	bf00      	nop
 800781c:	20000148 	.word	0x20000148

08007820 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007824:	f7ff fff0 	bl	8007808 <HAL_RCC_GetHCLKFreq>
 8007828:	4602      	mov	r2, r0
 800782a:	4b05      	ldr	r3, [pc, #20]	; (8007840 <HAL_RCC_GetPCLK1Freq+0x20>)
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	0a9b      	lsrs	r3, r3, #10
 8007830:	f003 0307 	and.w	r3, r3, #7
 8007834:	4903      	ldr	r1, [pc, #12]	; (8007844 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007836:	5ccb      	ldrb	r3, [r1, r3]
 8007838:	fa22 f303 	lsr.w	r3, r2, r3
}
 800783c:	4618      	mov	r0, r3
 800783e:	bd80      	pop	{r7, pc}
 8007840:	40023800 	.word	0x40023800
 8007844:	0800c8d0 	.word	0x0800c8d0

08007848 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007848:	b580      	push	{r7, lr}
 800784a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800784c:	f7ff ffdc 	bl	8007808 <HAL_RCC_GetHCLKFreq>
 8007850:	4602      	mov	r2, r0
 8007852:	4b05      	ldr	r3, [pc, #20]	; (8007868 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	0b5b      	lsrs	r3, r3, #13
 8007858:	f003 0307 	and.w	r3, r3, #7
 800785c:	4903      	ldr	r1, [pc, #12]	; (800786c <HAL_RCC_GetPCLK2Freq+0x24>)
 800785e:	5ccb      	ldrb	r3, [r1, r3]
 8007860:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007864:	4618      	mov	r0, r3
 8007866:	bd80      	pop	{r7, pc}
 8007868:	40023800 	.word	0x40023800
 800786c:	0800c8d0 	.word	0x0800c8d0

08007870 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b08c      	sub	sp, #48	; 0x30
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007878:	2300      	movs	r3, #0
 800787a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 800787c:	2300      	movs	r3, #0
 800787e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8007880:	2300      	movs	r3, #0
 8007882:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8007884:	2300      	movs	r3, #0
 8007886:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8007888:	2300      	movs	r3, #0
 800788a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800788c:	2300      	movs	r3, #0
 800788e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8007890:	2300      	movs	r3, #0
 8007892:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8007894:	2300      	movs	r3, #0
 8007896:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8007898:	2300      	movs	r3, #0
 800789a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f003 0301 	and.w	r3, r3, #1
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d010      	beq.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80078a8:	4b6f      	ldr	r3, [pc, #444]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078ae:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078b6:	496c      	ldr	r1, [pc, #432]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078b8:	4313      	orrs	r3, r2
 80078ba:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d101      	bne.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 80078c6:	2301      	movs	r3, #1
 80078c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f003 0302 	and.w	r3, r3, #2
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d010      	beq.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80078d6:	4b64      	ldr	r3, [pc, #400]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078dc:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078e4:	4960      	ldr	r1, [pc, #384]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80078e6:	4313      	orrs	r3, r2
 80078e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d101      	bne.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80078f4:	2301      	movs	r3, #1
 80078f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f003 0304 	and.w	r3, r3, #4
 8007900:	2b00      	cmp	r3, #0
 8007902:	d017      	beq.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007904:	4b58      	ldr	r3, [pc, #352]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007906:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800790a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007912:	4955      	ldr	r1, [pc, #340]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007914:	4313      	orrs	r3, r2
 8007916:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800791e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007922:	d101      	bne.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8007924:	2301      	movs	r3, #1
 8007926:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800792c:	2b00      	cmp	r3, #0
 800792e:	d101      	bne.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8007930:	2301      	movs	r3, #1
 8007932:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 0308 	and.w	r3, r3, #8
 800793c:	2b00      	cmp	r3, #0
 800793e:	d017      	beq.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007940:	4b49      	ldr	r3, [pc, #292]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007942:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007946:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800794e:	4946      	ldr	r1, [pc, #280]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007950:	4313      	orrs	r3, r2
 8007952:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800795a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800795e:	d101      	bne.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8007960:	2301      	movs	r3, #1
 8007962:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007968:	2b00      	cmp	r3, #0
 800796a:	d101      	bne.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800796c:	2301      	movs	r3, #1
 800796e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f003 0320 	and.w	r3, r3, #32
 8007978:	2b00      	cmp	r3, #0
 800797a:	f000 808a 	beq.w	8007a92 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800797e:	2300      	movs	r3, #0
 8007980:	60bb      	str	r3, [r7, #8]
 8007982:	4b39      	ldr	r3, [pc, #228]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007986:	4a38      	ldr	r2, [pc, #224]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800798c:	6413      	str	r3, [r2, #64]	; 0x40
 800798e:	4b36      	ldr	r3, [pc, #216]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007996:	60bb      	str	r3, [r7, #8]
 8007998:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800799a:	4b34      	ldr	r3, [pc, #208]	; (8007a6c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a33      	ldr	r2, [pc, #204]	; (8007a6c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80079a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079a4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80079a6:	f7fc f8f3 	bl	8003b90 <HAL_GetTick>
 80079aa:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80079ac:	e008      	b.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80079ae:	f7fc f8ef 	bl	8003b90 <HAL_GetTick>
 80079b2:	4602      	mov	r2, r0
 80079b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	2b02      	cmp	r3, #2
 80079ba:	d901      	bls.n	80079c0 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 80079bc:	2303      	movs	r3, #3
 80079be:	e278      	b.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80079c0:	4b2a      	ldr	r3, [pc, #168]	; (8007a6c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d0f0      	beq.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80079cc:	4b26      	ldr	r3, [pc, #152]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80079ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079d4:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80079d6:	6a3b      	ldr	r3, [r7, #32]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d02f      	beq.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079e4:	6a3a      	ldr	r2, [r7, #32]
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d028      	beq.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80079ea:	4b1f      	ldr	r3, [pc, #124]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80079ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079f2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80079f4:	4b1e      	ldr	r3, [pc, #120]	; (8007a70 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80079f6:	2201      	movs	r2, #1
 80079f8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80079fa:	4b1d      	ldr	r3, [pc, #116]	; (8007a70 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80079fc:	2200      	movs	r2, #0
 80079fe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007a00:	4a19      	ldr	r2, [pc, #100]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a02:	6a3b      	ldr	r3, [r7, #32]
 8007a04:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007a06:	4b18      	ldr	r3, [pc, #96]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a0a:	f003 0301 	and.w	r3, r3, #1
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d114      	bne.n	8007a3c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007a12:	f7fc f8bd 	bl	8003b90 <HAL_GetTick>
 8007a16:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a18:	e00a      	b.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a1a:	f7fc f8b9 	bl	8003b90 <HAL_GetTick>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a22:	1ad3      	subs	r3, r2, r3
 8007a24:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d901      	bls.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	e240      	b.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a30:	4b0d      	ldr	r3, [pc, #52]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a34:	f003 0302 	and.w	r3, r3, #2
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d0ee      	beq.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a48:	d114      	bne.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8007a4a:	4b07      	ldr	r3, [pc, #28]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a4c:	689b      	ldr	r3, [r3, #8]
 8007a4e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a56:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007a5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a5e:	4902      	ldr	r1, [pc, #8]	; (8007a68 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007a60:	4313      	orrs	r3, r2
 8007a62:	608b      	str	r3, [r1, #8]
 8007a64:	e00c      	b.n	8007a80 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8007a66:	bf00      	nop
 8007a68:	40023800 	.word	0x40023800
 8007a6c:	40007000 	.word	0x40007000
 8007a70:	42470e40 	.word	0x42470e40
 8007a74:	4b4a      	ldr	r3, [pc, #296]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	4a49      	ldr	r2, [pc, #292]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007a7a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007a7e:	6093      	str	r3, [r2, #8]
 8007a80:	4b47      	ldr	r3, [pc, #284]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007a82:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a8c:	4944      	ldr	r1, [pc, #272]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f003 0310 	and.w	r3, r3, #16
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d004      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8007aa4:	4b3f      	ldr	r3, [pc, #252]	; (8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8007aa6:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d00a      	beq.n	8007aca <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007ab4:	4b3a      	ldr	r3, [pc, #232]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007ab6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007aba:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ac2:	4937      	ldr	r1, [pc, #220]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d00a      	beq.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007ad6:	4b32      	ldr	r3, [pc, #200]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007ad8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007adc:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007ae4:	492e      	ldr	r1, [pc, #184]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d011      	beq.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007af8:	4b29      	ldr	r3, [pc, #164]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007afa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007afe:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b06:	4926      	ldr	r1, [pc, #152]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b16:	d101      	bne.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d00a      	beq.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8007b28:	4b1d      	ldr	r3, [pc, #116]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b2e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b36:	491a      	ldr	r1, [pc, #104]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d011      	beq.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8007b4a:	4b15      	ldr	r3, [pc, #84]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b50:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b58:	4911      	ldr	r1, [pc, #68]	; (8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b68:	d101      	bne.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d005      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b7c:	f040 80ff 	bne.w	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007b80:	4b09      	ldr	r3, [pc, #36]	; (8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b82:	2200      	movs	r2, #0
 8007b84:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007b86:	f7fc f803 	bl	8003b90 <HAL_GetTick>
 8007b8a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007b8c:	e00e      	b.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007b8e:	f7fb ffff 	bl	8003b90 <HAL_GetTick>
 8007b92:	4602      	mov	r2, r0
 8007b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b96:	1ad3      	subs	r3, r2, r3
 8007b98:	2b02      	cmp	r3, #2
 8007b9a:	d907      	bls.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b9c:	2303      	movs	r3, #3
 8007b9e:	e188      	b.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007ba0:	40023800 	.word	0x40023800
 8007ba4:	424711e0 	.word	0x424711e0
 8007ba8:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007bac:	4b7e      	ldr	r3, [pc, #504]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d1ea      	bne.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f003 0301 	and.w	r3, r3, #1
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d003      	beq.n	8007bcc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d009      	beq.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d028      	beq.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d124      	bne.n	8007c2a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007be0:	4b71      	ldr	r3, [pc, #452]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007be2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007be6:	0c1b      	lsrs	r3, r3, #16
 8007be8:	f003 0303 	and.w	r3, r3, #3
 8007bec:	3301      	adds	r3, #1
 8007bee:	005b      	lsls	r3, r3, #1
 8007bf0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007bf2:	4b6d      	ldr	r3, [pc, #436]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007bf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007bf8:	0e1b      	lsrs	r3, r3, #24
 8007bfa:	f003 030f 	and.w	r3, r3, #15
 8007bfe:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	685a      	ldr	r2, [r3, #4]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	019b      	lsls	r3, r3, #6
 8007c0a:	431a      	orrs	r2, r3
 8007c0c:	69fb      	ldr	r3, [r7, #28]
 8007c0e:	085b      	lsrs	r3, r3, #1
 8007c10:	3b01      	subs	r3, #1
 8007c12:	041b      	lsls	r3, r3, #16
 8007c14:	431a      	orrs	r2, r3
 8007c16:	69bb      	ldr	r3, [r7, #24]
 8007c18:	061b      	lsls	r3, r3, #24
 8007c1a:	431a      	orrs	r2, r3
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	695b      	ldr	r3, [r3, #20]
 8007c20:	071b      	lsls	r3, r3, #28
 8007c22:	4961      	ldr	r1, [pc, #388]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c24:	4313      	orrs	r3, r2
 8007c26:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f003 0304 	and.w	r3, r3, #4
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d004      	beq.n	8007c40 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c3e:	d00a      	beq.n	8007c56 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d035      	beq.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007c54:	d130      	bne.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007c56:	4b54      	ldr	r3, [pc, #336]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c5c:	0c1b      	lsrs	r3, r3, #16
 8007c5e:	f003 0303 	and.w	r3, r3, #3
 8007c62:	3301      	adds	r3, #1
 8007c64:	005b      	lsls	r3, r3, #1
 8007c66:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007c68:	4b4f      	ldr	r3, [pc, #316]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007c6e:	0f1b      	lsrs	r3, r3, #28
 8007c70:	f003 0307 	and.w	r3, r3, #7
 8007c74:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	685a      	ldr	r2, [r3, #4]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	019b      	lsls	r3, r3, #6
 8007c80:	431a      	orrs	r2, r3
 8007c82:	69fb      	ldr	r3, [r7, #28]
 8007c84:	085b      	lsrs	r3, r3, #1
 8007c86:	3b01      	subs	r3, #1
 8007c88:	041b      	lsls	r3, r3, #16
 8007c8a:	431a      	orrs	r2, r3
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	691b      	ldr	r3, [r3, #16]
 8007c90:	061b      	lsls	r3, r3, #24
 8007c92:	431a      	orrs	r2, r3
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	071b      	lsls	r3, r3, #28
 8007c98:	4943      	ldr	r1, [pc, #268]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007ca0:	4b41      	ldr	r3, [pc, #260]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ca2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ca6:	f023 021f 	bic.w	r2, r3, #31
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	493d      	ldr	r1, [pc, #244]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d029      	beq.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007ccc:	d124      	bne.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007cce:	4b36      	ldr	r3, [pc, #216]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007cd0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007cd4:	0c1b      	lsrs	r3, r3, #16
 8007cd6:	f003 0303 	and.w	r3, r3, #3
 8007cda:	3301      	adds	r3, #1
 8007cdc:	005b      	lsls	r3, r3, #1
 8007cde:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007ce0:	4b31      	ldr	r3, [pc, #196]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007ce2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ce6:	0f1b      	lsrs	r3, r3, #28
 8007ce8:	f003 0307 	and.w	r3, r3, #7
 8007cec:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	685a      	ldr	r2, [r3, #4]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	019b      	lsls	r3, r3, #6
 8007cf8:	431a      	orrs	r2, r3
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	68db      	ldr	r3, [r3, #12]
 8007cfe:	085b      	lsrs	r3, r3, #1
 8007d00:	3b01      	subs	r3, #1
 8007d02:	041b      	lsls	r3, r3, #16
 8007d04:	431a      	orrs	r2, r3
 8007d06:	69bb      	ldr	r3, [r7, #24]
 8007d08:	061b      	lsls	r3, r3, #24
 8007d0a:	431a      	orrs	r2, r3
 8007d0c:	697b      	ldr	r3, [r7, #20]
 8007d0e:	071b      	lsls	r3, r3, #28
 8007d10:	4925      	ldr	r1, [pc, #148]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d12:	4313      	orrs	r3, r2
 8007d14:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d016      	beq.n	8007d52 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	685a      	ldr	r2, [r3, #4]
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	019b      	lsls	r3, r3, #6
 8007d2e:	431a      	orrs	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	68db      	ldr	r3, [r3, #12]
 8007d34:	085b      	lsrs	r3, r3, #1
 8007d36:	3b01      	subs	r3, #1
 8007d38:	041b      	lsls	r3, r3, #16
 8007d3a:	431a      	orrs	r2, r3
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	691b      	ldr	r3, [r3, #16]
 8007d40:	061b      	lsls	r3, r3, #24
 8007d42:	431a      	orrs	r2, r3
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	695b      	ldr	r3, [r3, #20]
 8007d48:	071b      	lsls	r3, r3, #28
 8007d4a:	4917      	ldr	r1, [pc, #92]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007d52:	4b16      	ldr	r3, [pc, #88]	; (8007dac <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8007d54:	2201      	movs	r2, #1
 8007d56:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007d58:	f7fb ff1a 	bl	8003b90 <HAL_GetTick>
 8007d5c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007d5e:	e008      	b.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007d60:	f7fb ff16 	bl	8003b90 <HAL_GetTick>
 8007d64:	4602      	mov	r2, r0
 8007d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d68:	1ad3      	subs	r3, r2, r3
 8007d6a:	2b02      	cmp	r3, #2
 8007d6c:	d901      	bls.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d6e:	2303      	movs	r3, #3
 8007d70:	e09f      	b.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007d72:	4b0d      	ldr	r3, [pc, #52]	; (8007da8 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d0f0      	beq.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8007d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	f040 8095 	bne.w	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007d86:	4b0a      	ldr	r3, [pc, #40]	; (8007db0 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8007d88:	2200      	movs	r2, #0
 8007d8a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007d8c:	f7fb ff00 	bl	8003b90 <HAL_GetTick>
 8007d90:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007d92:	e00f      	b.n	8007db4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007d94:	f7fb fefc 	bl	8003b90 <HAL_GetTick>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d9c:	1ad3      	subs	r3, r2, r3
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	d908      	bls.n	8007db4 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007da2:	2303      	movs	r3, #3
 8007da4:	e085      	b.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007da6:	bf00      	nop
 8007da8:	40023800 	.word	0x40023800
 8007dac:	42470068 	.word	0x42470068
 8007db0:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007db4:	4b41      	ldr	r3, [pc, #260]	; (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007dbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007dc0:	d0e8      	beq.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f003 0304 	and.w	r3, r3, #4
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d003      	beq.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d009      	beq.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d02b      	beq.n	8007e3a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d127      	bne.n	8007e3a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8007dea:	4b34      	ldr	r3, [pc, #208]	; (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007df0:	0c1b      	lsrs	r3, r3, #16
 8007df2:	f003 0303 	and.w	r3, r3, #3
 8007df6:	3301      	adds	r3, #1
 8007df8:	005b      	lsls	r3, r3, #1
 8007dfa:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	699a      	ldr	r2, [r3, #24]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	69db      	ldr	r3, [r3, #28]
 8007e04:	019b      	lsls	r3, r3, #6
 8007e06:	431a      	orrs	r2, r3
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	085b      	lsrs	r3, r3, #1
 8007e0c:	3b01      	subs	r3, #1
 8007e0e:	041b      	lsls	r3, r3, #16
 8007e10:	431a      	orrs	r2, r3
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e16:	061b      	lsls	r3, r3, #24
 8007e18:	4928      	ldr	r1, [pc, #160]	; (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007e20:	4b26      	ldr	r3, [pc, #152]	; (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e26:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e2e:	3b01      	subs	r3, #1
 8007e30:	021b      	lsls	r3, r3, #8
 8007e32:	4922      	ldr	r1, [pc, #136]	; (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e34:	4313      	orrs	r3, r2
 8007e36:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d01d      	beq.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007e4e:	d118      	bne.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007e50:	4b1a      	ldr	r3, [pc, #104]	; (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e56:	0e1b      	lsrs	r3, r3, #24
 8007e58:	f003 030f 	and.w	r3, r3, #15
 8007e5c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	699a      	ldr	r2, [r3, #24]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	69db      	ldr	r3, [r3, #28]
 8007e66:	019b      	lsls	r3, r3, #6
 8007e68:	431a      	orrs	r2, r3
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a1b      	ldr	r3, [r3, #32]
 8007e6e:	085b      	lsrs	r3, r3, #1
 8007e70:	3b01      	subs	r3, #1
 8007e72:	041b      	lsls	r3, r3, #16
 8007e74:	431a      	orrs	r2, r3
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	061b      	lsls	r3, r3, #24
 8007e7a:	4910      	ldr	r1, [pc, #64]	; (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007e82:	4b0f      	ldr	r3, [pc, #60]	; (8007ec0 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007e84:	2201      	movs	r2, #1
 8007e86:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007e88:	f7fb fe82 	bl	8003b90 <HAL_GetTick>
 8007e8c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007e8e:	e008      	b.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007e90:	f7fb fe7e 	bl	8003b90 <HAL_GetTick>
 8007e94:	4602      	mov	r2, r0
 8007e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e98:	1ad3      	subs	r3, r2, r3
 8007e9a:	2b02      	cmp	r3, #2
 8007e9c:	d901      	bls.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e9e:	2303      	movs	r3, #3
 8007ea0:	e007      	b.n	8007eb2 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007ea2:	4b06      	ldr	r3, [pc, #24]	; (8007ebc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007eaa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007eae:	d1ef      	bne.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3730      	adds	r7, #48	; 0x30
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	40023800 	.word	0x40023800
 8007ec0:	42470070 	.word	0x42470070

08007ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ec8:	b0ae      	sub	sp, #184	; 0xb8
 8007eca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007eea:	4bcb      	ldr	r3, [pc, #812]	; (8008218 <HAL_RCC_GetSysClockFreq+0x354>)
 8007eec:	689b      	ldr	r3, [r3, #8]
 8007eee:	f003 030c 	and.w	r3, r3, #12
 8007ef2:	2b0c      	cmp	r3, #12
 8007ef4:	f200 8206 	bhi.w	8008304 <HAL_RCC_GetSysClockFreq+0x440>
 8007ef8:	a201      	add	r2, pc, #4	; (adr r2, 8007f00 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007efe:	bf00      	nop
 8007f00:	08007f35 	.word	0x08007f35
 8007f04:	08008305 	.word	0x08008305
 8007f08:	08008305 	.word	0x08008305
 8007f0c:	08008305 	.word	0x08008305
 8007f10:	08007f3d 	.word	0x08007f3d
 8007f14:	08008305 	.word	0x08008305
 8007f18:	08008305 	.word	0x08008305
 8007f1c:	08008305 	.word	0x08008305
 8007f20:	08007f45 	.word	0x08007f45
 8007f24:	08008305 	.word	0x08008305
 8007f28:	08008305 	.word	0x08008305
 8007f2c:	08008305 	.word	0x08008305
 8007f30:	08008135 	.word	0x08008135
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007f34:	4bb9      	ldr	r3, [pc, #740]	; (800821c <HAL_RCC_GetSysClockFreq+0x358>)
 8007f36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8007f3a:	e1e7      	b.n	800830c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007f3c:	4bb8      	ldr	r3, [pc, #736]	; (8008220 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007f3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007f42:	e1e3      	b.n	800830c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f44:	4bb4      	ldr	r3, [pc, #720]	; (8008218 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f46:	685b      	ldr	r3, [r3, #4]
 8007f48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007f4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f50:	4bb1      	ldr	r3, [pc, #708]	; (8008218 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d071      	beq.n	8008040 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f5c:	4bae      	ldr	r3, [pc, #696]	; (8008218 <HAL_RCC_GetSysClockFreq+0x354>)
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	099b      	lsrs	r3, r3, #6
 8007f62:	2200      	movs	r2, #0
 8007f64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007f68:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007f6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007f70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f74:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007f78:	2300      	movs	r3, #0
 8007f7a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007f7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007f82:	4622      	mov	r2, r4
 8007f84:	462b      	mov	r3, r5
 8007f86:	f04f 0000 	mov.w	r0, #0
 8007f8a:	f04f 0100 	mov.w	r1, #0
 8007f8e:	0159      	lsls	r1, r3, #5
 8007f90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f94:	0150      	lsls	r0, r2, #5
 8007f96:	4602      	mov	r2, r0
 8007f98:	460b      	mov	r3, r1
 8007f9a:	4621      	mov	r1, r4
 8007f9c:	1a51      	subs	r1, r2, r1
 8007f9e:	6439      	str	r1, [r7, #64]	; 0x40
 8007fa0:	4629      	mov	r1, r5
 8007fa2:	eb63 0301 	sbc.w	r3, r3, r1
 8007fa6:	647b      	str	r3, [r7, #68]	; 0x44
 8007fa8:	f04f 0200 	mov.w	r2, #0
 8007fac:	f04f 0300 	mov.w	r3, #0
 8007fb0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8007fb4:	4649      	mov	r1, r9
 8007fb6:	018b      	lsls	r3, r1, #6
 8007fb8:	4641      	mov	r1, r8
 8007fba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007fbe:	4641      	mov	r1, r8
 8007fc0:	018a      	lsls	r2, r1, #6
 8007fc2:	4641      	mov	r1, r8
 8007fc4:	1a51      	subs	r1, r2, r1
 8007fc6:	63b9      	str	r1, [r7, #56]	; 0x38
 8007fc8:	4649      	mov	r1, r9
 8007fca:	eb63 0301 	sbc.w	r3, r3, r1
 8007fce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007fd0:	f04f 0200 	mov.w	r2, #0
 8007fd4:	f04f 0300 	mov.w	r3, #0
 8007fd8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007fdc:	4649      	mov	r1, r9
 8007fde:	00cb      	lsls	r3, r1, #3
 8007fe0:	4641      	mov	r1, r8
 8007fe2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007fe6:	4641      	mov	r1, r8
 8007fe8:	00ca      	lsls	r2, r1, #3
 8007fea:	4610      	mov	r0, r2
 8007fec:	4619      	mov	r1, r3
 8007fee:	4603      	mov	r3, r0
 8007ff0:	4622      	mov	r2, r4
 8007ff2:	189b      	adds	r3, r3, r2
 8007ff4:	633b      	str	r3, [r7, #48]	; 0x30
 8007ff6:	462b      	mov	r3, r5
 8007ff8:	460a      	mov	r2, r1
 8007ffa:	eb42 0303 	adc.w	r3, r2, r3
 8007ffe:	637b      	str	r3, [r7, #52]	; 0x34
 8008000:	f04f 0200 	mov.w	r2, #0
 8008004:	f04f 0300 	mov.w	r3, #0
 8008008:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800800c:	4629      	mov	r1, r5
 800800e:	024b      	lsls	r3, r1, #9
 8008010:	4621      	mov	r1, r4
 8008012:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008016:	4621      	mov	r1, r4
 8008018:	024a      	lsls	r2, r1, #9
 800801a:	4610      	mov	r0, r2
 800801c:	4619      	mov	r1, r3
 800801e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008022:	2200      	movs	r2, #0
 8008024:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008028:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800802c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8008030:	f7f8 f9a6 	bl	8000380 <__aeabi_uldivmod>
 8008034:	4602      	mov	r2, r0
 8008036:	460b      	mov	r3, r1
 8008038:	4613      	mov	r3, r2
 800803a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800803e:	e067      	b.n	8008110 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008040:	4b75      	ldr	r3, [pc, #468]	; (8008218 <HAL_RCC_GetSysClockFreq+0x354>)
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	099b      	lsrs	r3, r3, #6
 8008046:	2200      	movs	r2, #0
 8008048:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800804c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8008050:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008054:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008058:	67bb      	str	r3, [r7, #120]	; 0x78
 800805a:	2300      	movs	r3, #0
 800805c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800805e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8008062:	4622      	mov	r2, r4
 8008064:	462b      	mov	r3, r5
 8008066:	f04f 0000 	mov.w	r0, #0
 800806a:	f04f 0100 	mov.w	r1, #0
 800806e:	0159      	lsls	r1, r3, #5
 8008070:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008074:	0150      	lsls	r0, r2, #5
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	4621      	mov	r1, r4
 800807c:	1a51      	subs	r1, r2, r1
 800807e:	62b9      	str	r1, [r7, #40]	; 0x28
 8008080:	4629      	mov	r1, r5
 8008082:	eb63 0301 	sbc.w	r3, r3, r1
 8008086:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008088:	f04f 0200 	mov.w	r2, #0
 800808c:	f04f 0300 	mov.w	r3, #0
 8008090:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8008094:	4649      	mov	r1, r9
 8008096:	018b      	lsls	r3, r1, #6
 8008098:	4641      	mov	r1, r8
 800809a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800809e:	4641      	mov	r1, r8
 80080a0:	018a      	lsls	r2, r1, #6
 80080a2:	4641      	mov	r1, r8
 80080a4:	ebb2 0a01 	subs.w	sl, r2, r1
 80080a8:	4649      	mov	r1, r9
 80080aa:	eb63 0b01 	sbc.w	fp, r3, r1
 80080ae:	f04f 0200 	mov.w	r2, #0
 80080b2:	f04f 0300 	mov.w	r3, #0
 80080b6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80080ba:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80080be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80080c2:	4692      	mov	sl, r2
 80080c4:	469b      	mov	fp, r3
 80080c6:	4623      	mov	r3, r4
 80080c8:	eb1a 0303 	adds.w	r3, sl, r3
 80080cc:	623b      	str	r3, [r7, #32]
 80080ce:	462b      	mov	r3, r5
 80080d0:	eb4b 0303 	adc.w	r3, fp, r3
 80080d4:	627b      	str	r3, [r7, #36]	; 0x24
 80080d6:	f04f 0200 	mov.w	r2, #0
 80080da:	f04f 0300 	mov.w	r3, #0
 80080de:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80080e2:	4629      	mov	r1, r5
 80080e4:	028b      	lsls	r3, r1, #10
 80080e6:	4621      	mov	r1, r4
 80080e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80080ec:	4621      	mov	r1, r4
 80080ee:	028a      	lsls	r2, r1, #10
 80080f0:	4610      	mov	r0, r2
 80080f2:	4619      	mov	r1, r3
 80080f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80080f8:	2200      	movs	r2, #0
 80080fa:	673b      	str	r3, [r7, #112]	; 0x70
 80080fc:	677a      	str	r2, [r7, #116]	; 0x74
 80080fe:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008102:	f7f8 f93d 	bl	8000380 <__aeabi_uldivmod>
 8008106:	4602      	mov	r2, r0
 8008108:	460b      	mov	r3, r1
 800810a:	4613      	mov	r3, r2
 800810c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008110:	4b41      	ldr	r3, [pc, #260]	; (8008218 <HAL_RCC_GetSysClockFreq+0x354>)
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	0c1b      	lsrs	r3, r3, #16
 8008116:	f003 0303 	and.w	r3, r3, #3
 800811a:	3301      	adds	r3, #1
 800811c:	005b      	lsls	r3, r3, #1
 800811e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8008122:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008126:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800812a:	fbb2 f3f3 	udiv	r3, r2, r3
 800812e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008132:	e0eb      	b.n	800830c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008134:	4b38      	ldr	r3, [pc, #224]	; (8008218 <HAL_RCC_GetSysClockFreq+0x354>)
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800813c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008140:	4b35      	ldr	r3, [pc, #212]	; (8008218 <HAL_RCC_GetSysClockFreq+0x354>)
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008148:	2b00      	cmp	r3, #0
 800814a:	d06b      	beq.n	8008224 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800814c:	4b32      	ldr	r3, [pc, #200]	; (8008218 <HAL_RCC_GetSysClockFreq+0x354>)
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	099b      	lsrs	r3, r3, #6
 8008152:	2200      	movs	r2, #0
 8008154:	66bb      	str	r3, [r7, #104]	; 0x68
 8008156:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008158:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800815a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800815e:	663b      	str	r3, [r7, #96]	; 0x60
 8008160:	2300      	movs	r3, #0
 8008162:	667b      	str	r3, [r7, #100]	; 0x64
 8008164:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8008168:	4622      	mov	r2, r4
 800816a:	462b      	mov	r3, r5
 800816c:	f04f 0000 	mov.w	r0, #0
 8008170:	f04f 0100 	mov.w	r1, #0
 8008174:	0159      	lsls	r1, r3, #5
 8008176:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800817a:	0150      	lsls	r0, r2, #5
 800817c:	4602      	mov	r2, r0
 800817e:	460b      	mov	r3, r1
 8008180:	4621      	mov	r1, r4
 8008182:	1a51      	subs	r1, r2, r1
 8008184:	61b9      	str	r1, [r7, #24]
 8008186:	4629      	mov	r1, r5
 8008188:	eb63 0301 	sbc.w	r3, r3, r1
 800818c:	61fb      	str	r3, [r7, #28]
 800818e:	f04f 0200 	mov.w	r2, #0
 8008192:	f04f 0300 	mov.w	r3, #0
 8008196:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800819a:	4659      	mov	r1, fp
 800819c:	018b      	lsls	r3, r1, #6
 800819e:	4651      	mov	r1, sl
 80081a0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80081a4:	4651      	mov	r1, sl
 80081a6:	018a      	lsls	r2, r1, #6
 80081a8:	4651      	mov	r1, sl
 80081aa:	ebb2 0801 	subs.w	r8, r2, r1
 80081ae:	4659      	mov	r1, fp
 80081b0:	eb63 0901 	sbc.w	r9, r3, r1
 80081b4:	f04f 0200 	mov.w	r2, #0
 80081b8:	f04f 0300 	mov.w	r3, #0
 80081bc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80081c0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80081c4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80081c8:	4690      	mov	r8, r2
 80081ca:	4699      	mov	r9, r3
 80081cc:	4623      	mov	r3, r4
 80081ce:	eb18 0303 	adds.w	r3, r8, r3
 80081d2:	613b      	str	r3, [r7, #16]
 80081d4:	462b      	mov	r3, r5
 80081d6:	eb49 0303 	adc.w	r3, r9, r3
 80081da:	617b      	str	r3, [r7, #20]
 80081dc:	f04f 0200 	mov.w	r2, #0
 80081e0:	f04f 0300 	mov.w	r3, #0
 80081e4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80081e8:	4629      	mov	r1, r5
 80081ea:	024b      	lsls	r3, r1, #9
 80081ec:	4621      	mov	r1, r4
 80081ee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80081f2:	4621      	mov	r1, r4
 80081f4:	024a      	lsls	r2, r1, #9
 80081f6:	4610      	mov	r0, r2
 80081f8:	4619      	mov	r1, r3
 80081fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80081fe:	2200      	movs	r2, #0
 8008200:	65bb      	str	r3, [r7, #88]	; 0x58
 8008202:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008204:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008208:	f7f8 f8ba 	bl	8000380 <__aeabi_uldivmod>
 800820c:	4602      	mov	r2, r0
 800820e:	460b      	mov	r3, r1
 8008210:	4613      	mov	r3, r2
 8008212:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008216:	e065      	b.n	80082e4 <HAL_RCC_GetSysClockFreq+0x420>
 8008218:	40023800 	.word	0x40023800
 800821c:	00f42400 	.word	0x00f42400
 8008220:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008224:	4b3d      	ldr	r3, [pc, #244]	; (800831c <HAL_RCC_GetSysClockFreq+0x458>)
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	099b      	lsrs	r3, r3, #6
 800822a:	2200      	movs	r2, #0
 800822c:	4618      	mov	r0, r3
 800822e:	4611      	mov	r1, r2
 8008230:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008234:	653b      	str	r3, [r7, #80]	; 0x50
 8008236:	2300      	movs	r3, #0
 8008238:	657b      	str	r3, [r7, #84]	; 0x54
 800823a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800823e:	4642      	mov	r2, r8
 8008240:	464b      	mov	r3, r9
 8008242:	f04f 0000 	mov.w	r0, #0
 8008246:	f04f 0100 	mov.w	r1, #0
 800824a:	0159      	lsls	r1, r3, #5
 800824c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008250:	0150      	lsls	r0, r2, #5
 8008252:	4602      	mov	r2, r0
 8008254:	460b      	mov	r3, r1
 8008256:	4641      	mov	r1, r8
 8008258:	1a51      	subs	r1, r2, r1
 800825a:	60b9      	str	r1, [r7, #8]
 800825c:	4649      	mov	r1, r9
 800825e:	eb63 0301 	sbc.w	r3, r3, r1
 8008262:	60fb      	str	r3, [r7, #12]
 8008264:	f04f 0200 	mov.w	r2, #0
 8008268:	f04f 0300 	mov.w	r3, #0
 800826c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008270:	4659      	mov	r1, fp
 8008272:	018b      	lsls	r3, r1, #6
 8008274:	4651      	mov	r1, sl
 8008276:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800827a:	4651      	mov	r1, sl
 800827c:	018a      	lsls	r2, r1, #6
 800827e:	4651      	mov	r1, sl
 8008280:	1a54      	subs	r4, r2, r1
 8008282:	4659      	mov	r1, fp
 8008284:	eb63 0501 	sbc.w	r5, r3, r1
 8008288:	f04f 0200 	mov.w	r2, #0
 800828c:	f04f 0300 	mov.w	r3, #0
 8008290:	00eb      	lsls	r3, r5, #3
 8008292:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008296:	00e2      	lsls	r2, r4, #3
 8008298:	4614      	mov	r4, r2
 800829a:	461d      	mov	r5, r3
 800829c:	4643      	mov	r3, r8
 800829e:	18e3      	adds	r3, r4, r3
 80082a0:	603b      	str	r3, [r7, #0]
 80082a2:	464b      	mov	r3, r9
 80082a4:	eb45 0303 	adc.w	r3, r5, r3
 80082a8:	607b      	str	r3, [r7, #4]
 80082aa:	f04f 0200 	mov.w	r2, #0
 80082ae:	f04f 0300 	mov.w	r3, #0
 80082b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80082b6:	4629      	mov	r1, r5
 80082b8:	028b      	lsls	r3, r1, #10
 80082ba:	4621      	mov	r1, r4
 80082bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80082c0:	4621      	mov	r1, r4
 80082c2:	028a      	lsls	r2, r1, #10
 80082c4:	4610      	mov	r0, r2
 80082c6:	4619      	mov	r1, r3
 80082c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80082cc:	2200      	movs	r2, #0
 80082ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80082d0:	64fa      	str	r2, [r7, #76]	; 0x4c
 80082d2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80082d6:	f7f8 f853 	bl	8000380 <__aeabi_uldivmod>
 80082da:	4602      	mov	r2, r0
 80082dc:	460b      	mov	r3, r1
 80082de:	4613      	mov	r3, r2
 80082e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80082e4:	4b0d      	ldr	r3, [pc, #52]	; (800831c <HAL_RCC_GetSysClockFreq+0x458>)
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	0f1b      	lsrs	r3, r3, #28
 80082ea:	f003 0307 	and.w	r3, r3, #7
 80082ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80082f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80082f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80082fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80082fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008302:	e003      	b.n	800830c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008304:	4b06      	ldr	r3, [pc, #24]	; (8008320 <HAL_RCC_GetSysClockFreq+0x45c>)
 8008306:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800830a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800830c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008310:	4618      	mov	r0, r3
 8008312:	37b8      	adds	r7, #184	; 0xb8
 8008314:	46bd      	mov	sp, r7
 8008316:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800831a:	bf00      	nop
 800831c:	40023800 	.word	0x40023800
 8008320:	00f42400 	.word	0x00f42400

08008324 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b086      	sub	sp, #24
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d101      	bne.n	8008336 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	e28d      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f003 0301 	and.w	r3, r3, #1
 800833e:	2b00      	cmp	r3, #0
 8008340:	f000 8083 	beq.w	800844a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008344:	4b94      	ldr	r3, [pc, #592]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 8008346:	689b      	ldr	r3, [r3, #8]
 8008348:	f003 030c 	and.w	r3, r3, #12
 800834c:	2b04      	cmp	r3, #4
 800834e:	d019      	beq.n	8008384 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008350:	4b91      	ldr	r3, [pc, #580]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008358:	2b08      	cmp	r3, #8
 800835a:	d106      	bne.n	800836a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800835c:	4b8e      	ldr	r3, [pc, #568]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008364:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008368:	d00c      	beq.n	8008384 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800836a:	4b8b      	ldr	r3, [pc, #556]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 800836c:	689b      	ldr	r3, [r3, #8]
 800836e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008372:	2b0c      	cmp	r3, #12
 8008374:	d112      	bne.n	800839c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008376:	4b88      	ldr	r3, [pc, #544]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 8008378:	685b      	ldr	r3, [r3, #4]
 800837a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800837e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008382:	d10b      	bne.n	800839c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008384:	4b84      	ldr	r3, [pc, #528]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800838c:	2b00      	cmp	r3, #0
 800838e:	d05b      	beq.n	8008448 <HAL_RCC_OscConfig+0x124>
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	685b      	ldr	r3, [r3, #4]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d157      	bne.n	8008448 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008398:	2301      	movs	r3, #1
 800839a:	e25a      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	685b      	ldr	r3, [r3, #4]
 80083a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083a4:	d106      	bne.n	80083b4 <HAL_RCC_OscConfig+0x90>
 80083a6:	4b7c      	ldr	r3, [pc, #496]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a7b      	ldr	r2, [pc, #492]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80083ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083b0:	6013      	str	r3, [r2, #0]
 80083b2:	e01d      	b.n	80083f0 <HAL_RCC_OscConfig+0xcc>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80083bc:	d10c      	bne.n	80083d8 <HAL_RCC_OscConfig+0xb4>
 80083be:	4b76      	ldr	r3, [pc, #472]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a75      	ldr	r2, [pc, #468]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80083c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80083c8:	6013      	str	r3, [r2, #0]
 80083ca:	4b73      	ldr	r3, [pc, #460]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a72      	ldr	r2, [pc, #456]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80083d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083d4:	6013      	str	r3, [r2, #0]
 80083d6:	e00b      	b.n	80083f0 <HAL_RCC_OscConfig+0xcc>
 80083d8:	4b6f      	ldr	r3, [pc, #444]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a6e      	ldr	r2, [pc, #440]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80083de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80083e2:	6013      	str	r3, [r2, #0]
 80083e4:	4b6c      	ldr	r3, [pc, #432]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a6b      	ldr	r2, [pc, #428]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80083ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80083ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d013      	beq.n	8008420 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083f8:	f7fb fbca 	bl	8003b90 <HAL_GetTick>
 80083fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80083fe:	e008      	b.n	8008412 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008400:	f7fb fbc6 	bl	8003b90 <HAL_GetTick>
 8008404:	4602      	mov	r2, r0
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	1ad3      	subs	r3, r2, r3
 800840a:	2b64      	cmp	r3, #100	; 0x64
 800840c:	d901      	bls.n	8008412 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800840e:	2303      	movs	r3, #3
 8008410:	e21f      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008412:	4b61      	ldr	r3, [pc, #388]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800841a:	2b00      	cmp	r3, #0
 800841c:	d0f0      	beq.n	8008400 <HAL_RCC_OscConfig+0xdc>
 800841e:	e014      	b.n	800844a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008420:	f7fb fbb6 	bl	8003b90 <HAL_GetTick>
 8008424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008426:	e008      	b.n	800843a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008428:	f7fb fbb2 	bl	8003b90 <HAL_GetTick>
 800842c:	4602      	mov	r2, r0
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	1ad3      	subs	r3, r2, r3
 8008432:	2b64      	cmp	r3, #100	; 0x64
 8008434:	d901      	bls.n	800843a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8008436:	2303      	movs	r3, #3
 8008438:	e20b      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800843a:	4b57      	ldr	r3, [pc, #348]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008442:	2b00      	cmp	r3, #0
 8008444:	d1f0      	bne.n	8008428 <HAL_RCC_OscConfig+0x104>
 8008446:	e000      	b.n	800844a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008448:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f003 0302 	and.w	r3, r3, #2
 8008452:	2b00      	cmp	r3, #0
 8008454:	d06f      	beq.n	8008536 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8008456:	4b50      	ldr	r3, [pc, #320]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	f003 030c 	and.w	r3, r3, #12
 800845e:	2b00      	cmp	r3, #0
 8008460:	d017      	beq.n	8008492 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008462:	4b4d      	ldr	r3, [pc, #308]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 8008464:	689b      	ldr	r3, [r3, #8]
 8008466:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800846a:	2b08      	cmp	r3, #8
 800846c:	d105      	bne.n	800847a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800846e:	4b4a      	ldr	r3, [pc, #296]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008476:	2b00      	cmp	r3, #0
 8008478:	d00b      	beq.n	8008492 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800847a:	4b47      	ldr	r3, [pc, #284]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8008482:	2b0c      	cmp	r3, #12
 8008484:	d11c      	bne.n	80084c0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008486:	4b44      	ldr	r3, [pc, #272]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800848e:	2b00      	cmp	r3, #0
 8008490:	d116      	bne.n	80084c0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008492:	4b41      	ldr	r3, [pc, #260]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f003 0302 	and.w	r3, r3, #2
 800849a:	2b00      	cmp	r3, #0
 800849c:	d005      	beq.n	80084aa <HAL_RCC_OscConfig+0x186>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	68db      	ldr	r3, [r3, #12]
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d001      	beq.n	80084aa <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80084a6:	2301      	movs	r3, #1
 80084a8:	e1d3      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084aa:	4b3b      	ldr	r3, [pc, #236]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	691b      	ldr	r3, [r3, #16]
 80084b6:	00db      	lsls	r3, r3, #3
 80084b8:	4937      	ldr	r1, [pc, #220]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80084ba:	4313      	orrs	r3, r2
 80084bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80084be:	e03a      	b.n	8008536 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	68db      	ldr	r3, [r3, #12]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d020      	beq.n	800850a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80084c8:	4b34      	ldr	r3, [pc, #208]	; (800859c <HAL_RCC_OscConfig+0x278>)
 80084ca:	2201      	movs	r2, #1
 80084cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084ce:	f7fb fb5f 	bl	8003b90 <HAL_GetTick>
 80084d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80084d4:	e008      	b.n	80084e8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80084d6:	f7fb fb5b 	bl	8003b90 <HAL_GetTick>
 80084da:	4602      	mov	r2, r0
 80084dc:	693b      	ldr	r3, [r7, #16]
 80084de:	1ad3      	subs	r3, r2, r3
 80084e0:	2b02      	cmp	r3, #2
 80084e2:	d901      	bls.n	80084e8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80084e4:	2303      	movs	r3, #3
 80084e6:	e1b4      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80084e8:	4b2b      	ldr	r3, [pc, #172]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f003 0302 	and.w	r3, r3, #2
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d0f0      	beq.n	80084d6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084f4:	4b28      	ldr	r3, [pc, #160]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	691b      	ldr	r3, [r3, #16]
 8008500:	00db      	lsls	r3, r3, #3
 8008502:	4925      	ldr	r1, [pc, #148]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 8008504:	4313      	orrs	r3, r2
 8008506:	600b      	str	r3, [r1, #0]
 8008508:	e015      	b.n	8008536 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800850a:	4b24      	ldr	r3, [pc, #144]	; (800859c <HAL_RCC_OscConfig+0x278>)
 800850c:	2200      	movs	r2, #0
 800850e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008510:	f7fb fb3e 	bl	8003b90 <HAL_GetTick>
 8008514:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008516:	e008      	b.n	800852a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008518:	f7fb fb3a 	bl	8003b90 <HAL_GetTick>
 800851c:	4602      	mov	r2, r0
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	1ad3      	subs	r3, r2, r3
 8008522:	2b02      	cmp	r3, #2
 8008524:	d901      	bls.n	800852a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008526:	2303      	movs	r3, #3
 8008528:	e193      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800852a:	4b1b      	ldr	r3, [pc, #108]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f003 0302 	and.w	r3, r3, #2
 8008532:	2b00      	cmp	r3, #0
 8008534:	d1f0      	bne.n	8008518 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f003 0308 	and.w	r3, r3, #8
 800853e:	2b00      	cmp	r3, #0
 8008540:	d036      	beq.n	80085b0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	695b      	ldr	r3, [r3, #20]
 8008546:	2b00      	cmp	r3, #0
 8008548:	d016      	beq.n	8008578 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800854a:	4b15      	ldr	r3, [pc, #84]	; (80085a0 <HAL_RCC_OscConfig+0x27c>)
 800854c:	2201      	movs	r2, #1
 800854e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008550:	f7fb fb1e 	bl	8003b90 <HAL_GetTick>
 8008554:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008556:	e008      	b.n	800856a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008558:	f7fb fb1a 	bl	8003b90 <HAL_GetTick>
 800855c:	4602      	mov	r2, r0
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	1ad3      	subs	r3, r2, r3
 8008562:	2b02      	cmp	r3, #2
 8008564:	d901      	bls.n	800856a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8008566:	2303      	movs	r3, #3
 8008568:	e173      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800856a:	4b0b      	ldr	r3, [pc, #44]	; (8008598 <HAL_RCC_OscConfig+0x274>)
 800856c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800856e:	f003 0302 	and.w	r3, r3, #2
 8008572:	2b00      	cmp	r3, #0
 8008574:	d0f0      	beq.n	8008558 <HAL_RCC_OscConfig+0x234>
 8008576:	e01b      	b.n	80085b0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008578:	4b09      	ldr	r3, [pc, #36]	; (80085a0 <HAL_RCC_OscConfig+0x27c>)
 800857a:	2200      	movs	r2, #0
 800857c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800857e:	f7fb fb07 	bl	8003b90 <HAL_GetTick>
 8008582:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008584:	e00e      	b.n	80085a4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008586:	f7fb fb03 	bl	8003b90 <HAL_GetTick>
 800858a:	4602      	mov	r2, r0
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	1ad3      	subs	r3, r2, r3
 8008590:	2b02      	cmp	r3, #2
 8008592:	d907      	bls.n	80085a4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008594:	2303      	movs	r3, #3
 8008596:	e15c      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
 8008598:	40023800 	.word	0x40023800
 800859c:	42470000 	.word	0x42470000
 80085a0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80085a4:	4b8a      	ldr	r3, [pc, #552]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 80085a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80085a8:	f003 0302 	and.w	r3, r3, #2
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d1ea      	bne.n	8008586 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f003 0304 	and.w	r3, r3, #4
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	f000 8097 	beq.w	80086ec <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80085be:	2300      	movs	r3, #0
 80085c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80085c2:	4b83      	ldr	r3, [pc, #524]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 80085c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d10f      	bne.n	80085ee <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80085ce:	2300      	movs	r3, #0
 80085d0:	60bb      	str	r3, [r7, #8]
 80085d2:	4b7f      	ldr	r3, [pc, #508]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 80085d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d6:	4a7e      	ldr	r2, [pc, #504]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 80085d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085dc:	6413      	str	r3, [r2, #64]	; 0x40
 80085de:	4b7c      	ldr	r3, [pc, #496]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 80085e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085e6:	60bb      	str	r3, [r7, #8]
 80085e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80085ea:	2301      	movs	r3, #1
 80085ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085ee:	4b79      	ldr	r3, [pc, #484]	; (80087d4 <HAL_RCC_OscConfig+0x4b0>)
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d118      	bne.n	800862c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80085fa:	4b76      	ldr	r3, [pc, #472]	; (80087d4 <HAL_RCC_OscConfig+0x4b0>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a75      	ldr	r2, [pc, #468]	; (80087d4 <HAL_RCC_OscConfig+0x4b0>)
 8008600:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008604:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008606:	f7fb fac3 	bl	8003b90 <HAL_GetTick>
 800860a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800860c:	e008      	b.n	8008620 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800860e:	f7fb fabf 	bl	8003b90 <HAL_GetTick>
 8008612:	4602      	mov	r2, r0
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	1ad3      	subs	r3, r2, r3
 8008618:	2b02      	cmp	r3, #2
 800861a:	d901      	bls.n	8008620 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800861c:	2303      	movs	r3, #3
 800861e:	e118      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008620:	4b6c      	ldr	r3, [pc, #432]	; (80087d4 <HAL_RCC_OscConfig+0x4b0>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008628:	2b00      	cmp	r3, #0
 800862a:	d0f0      	beq.n	800860e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	2b01      	cmp	r3, #1
 8008632:	d106      	bne.n	8008642 <HAL_RCC_OscConfig+0x31e>
 8008634:	4b66      	ldr	r3, [pc, #408]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 8008636:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008638:	4a65      	ldr	r2, [pc, #404]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 800863a:	f043 0301 	orr.w	r3, r3, #1
 800863e:	6713      	str	r3, [r2, #112]	; 0x70
 8008640:	e01c      	b.n	800867c <HAL_RCC_OscConfig+0x358>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	2b05      	cmp	r3, #5
 8008648:	d10c      	bne.n	8008664 <HAL_RCC_OscConfig+0x340>
 800864a:	4b61      	ldr	r3, [pc, #388]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 800864c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800864e:	4a60      	ldr	r2, [pc, #384]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 8008650:	f043 0304 	orr.w	r3, r3, #4
 8008654:	6713      	str	r3, [r2, #112]	; 0x70
 8008656:	4b5e      	ldr	r3, [pc, #376]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 8008658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800865a:	4a5d      	ldr	r2, [pc, #372]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 800865c:	f043 0301 	orr.w	r3, r3, #1
 8008660:	6713      	str	r3, [r2, #112]	; 0x70
 8008662:	e00b      	b.n	800867c <HAL_RCC_OscConfig+0x358>
 8008664:	4b5a      	ldr	r3, [pc, #360]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 8008666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008668:	4a59      	ldr	r2, [pc, #356]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 800866a:	f023 0301 	bic.w	r3, r3, #1
 800866e:	6713      	str	r3, [r2, #112]	; 0x70
 8008670:	4b57      	ldr	r3, [pc, #348]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 8008672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008674:	4a56      	ldr	r2, [pc, #344]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 8008676:	f023 0304 	bic.w	r3, r3, #4
 800867a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d015      	beq.n	80086b0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008684:	f7fb fa84 	bl	8003b90 <HAL_GetTick>
 8008688:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800868a:	e00a      	b.n	80086a2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800868c:	f7fb fa80 	bl	8003b90 <HAL_GetTick>
 8008690:	4602      	mov	r2, r0
 8008692:	693b      	ldr	r3, [r7, #16]
 8008694:	1ad3      	subs	r3, r2, r3
 8008696:	f241 3288 	movw	r2, #5000	; 0x1388
 800869a:	4293      	cmp	r3, r2
 800869c:	d901      	bls.n	80086a2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800869e:	2303      	movs	r3, #3
 80086a0:	e0d7      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086a2:	4b4b      	ldr	r3, [pc, #300]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 80086a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086a6:	f003 0302 	and.w	r3, r3, #2
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d0ee      	beq.n	800868c <HAL_RCC_OscConfig+0x368>
 80086ae:	e014      	b.n	80086da <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086b0:	f7fb fa6e 	bl	8003b90 <HAL_GetTick>
 80086b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80086b6:	e00a      	b.n	80086ce <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80086b8:	f7fb fa6a 	bl	8003b90 <HAL_GetTick>
 80086bc:	4602      	mov	r2, r0
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d901      	bls.n	80086ce <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80086ca:	2303      	movs	r3, #3
 80086cc:	e0c1      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80086ce:	4b40      	ldr	r3, [pc, #256]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 80086d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086d2:	f003 0302 	and.w	r3, r3, #2
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d1ee      	bne.n	80086b8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80086da:	7dfb      	ldrb	r3, [r7, #23]
 80086dc:	2b01      	cmp	r3, #1
 80086de:	d105      	bne.n	80086ec <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80086e0:	4b3b      	ldr	r3, [pc, #236]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 80086e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086e4:	4a3a      	ldr	r2, [pc, #232]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 80086e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80086ea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	699b      	ldr	r3, [r3, #24]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	f000 80ad 	beq.w	8008850 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80086f6:	4b36      	ldr	r3, [pc, #216]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 80086f8:	689b      	ldr	r3, [r3, #8]
 80086fa:	f003 030c 	and.w	r3, r3, #12
 80086fe:	2b08      	cmp	r3, #8
 8008700:	d060      	beq.n	80087c4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	699b      	ldr	r3, [r3, #24]
 8008706:	2b02      	cmp	r3, #2
 8008708:	d145      	bne.n	8008796 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800870a:	4b33      	ldr	r3, [pc, #204]	; (80087d8 <HAL_RCC_OscConfig+0x4b4>)
 800870c:	2200      	movs	r2, #0
 800870e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008710:	f7fb fa3e 	bl	8003b90 <HAL_GetTick>
 8008714:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008716:	e008      	b.n	800872a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008718:	f7fb fa3a 	bl	8003b90 <HAL_GetTick>
 800871c:	4602      	mov	r2, r0
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	1ad3      	subs	r3, r2, r3
 8008722:	2b02      	cmp	r3, #2
 8008724:	d901      	bls.n	800872a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8008726:	2303      	movs	r3, #3
 8008728:	e093      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800872a:	4b29      	ldr	r3, [pc, #164]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008732:	2b00      	cmp	r3, #0
 8008734:	d1f0      	bne.n	8008718 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	69da      	ldr	r2, [r3, #28]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6a1b      	ldr	r3, [r3, #32]
 800873e:	431a      	orrs	r2, r3
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008744:	019b      	lsls	r3, r3, #6
 8008746:	431a      	orrs	r2, r3
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800874c:	085b      	lsrs	r3, r3, #1
 800874e:	3b01      	subs	r3, #1
 8008750:	041b      	lsls	r3, r3, #16
 8008752:	431a      	orrs	r2, r3
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008758:	061b      	lsls	r3, r3, #24
 800875a:	431a      	orrs	r2, r3
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008760:	071b      	lsls	r3, r3, #28
 8008762:	491b      	ldr	r1, [pc, #108]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 8008764:	4313      	orrs	r3, r2
 8008766:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008768:	4b1b      	ldr	r3, [pc, #108]	; (80087d8 <HAL_RCC_OscConfig+0x4b4>)
 800876a:	2201      	movs	r2, #1
 800876c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800876e:	f7fb fa0f 	bl	8003b90 <HAL_GetTick>
 8008772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008774:	e008      	b.n	8008788 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008776:	f7fb fa0b 	bl	8003b90 <HAL_GetTick>
 800877a:	4602      	mov	r2, r0
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	1ad3      	subs	r3, r2, r3
 8008780:	2b02      	cmp	r3, #2
 8008782:	d901      	bls.n	8008788 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008784:	2303      	movs	r3, #3
 8008786:	e064      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008788:	4b11      	ldr	r3, [pc, #68]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008790:	2b00      	cmp	r3, #0
 8008792:	d0f0      	beq.n	8008776 <HAL_RCC_OscConfig+0x452>
 8008794:	e05c      	b.n	8008850 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008796:	4b10      	ldr	r3, [pc, #64]	; (80087d8 <HAL_RCC_OscConfig+0x4b4>)
 8008798:	2200      	movs	r2, #0
 800879a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800879c:	f7fb f9f8 	bl	8003b90 <HAL_GetTick>
 80087a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087a2:	e008      	b.n	80087b6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80087a4:	f7fb f9f4 	bl	8003b90 <HAL_GetTick>
 80087a8:	4602      	mov	r2, r0
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	1ad3      	subs	r3, r2, r3
 80087ae:	2b02      	cmp	r3, #2
 80087b0:	d901      	bls.n	80087b6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80087b2:	2303      	movs	r3, #3
 80087b4:	e04d      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087b6:	4b06      	ldr	r3, [pc, #24]	; (80087d0 <HAL_RCC_OscConfig+0x4ac>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d1f0      	bne.n	80087a4 <HAL_RCC_OscConfig+0x480>
 80087c2:	e045      	b.n	8008850 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	699b      	ldr	r3, [r3, #24]
 80087c8:	2b01      	cmp	r3, #1
 80087ca:	d107      	bne.n	80087dc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80087cc:	2301      	movs	r3, #1
 80087ce:	e040      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
 80087d0:	40023800 	.word	0x40023800
 80087d4:	40007000 	.word	0x40007000
 80087d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80087dc:	4b1f      	ldr	r3, [pc, #124]	; (800885c <HAL_RCC_OscConfig+0x538>)
 80087de:	685b      	ldr	r3, [r3, #4]
 80087e0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	699b      	ldr	r3, [r3, #24]
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d030      	beq.n	800884c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d129      	bne.n	800884c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008802:	429a      	cmp	r2, r3
 8008804:	d122      	bne.n	800884c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008806:	68fa      	ldr	r2, [r7, #12]
 8008808:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800880c:	4013      	ands	r3, r2
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008812:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008814:	4293      	cmp	r3, r2
 8008816:	d119      	bne.n	800884c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008822:	085b      	lsrs	r3, r3, #1
 8008824:	3b01      	subs	r3, #1
 8008826:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008828:	429a      	cmp	r2, r3
 800882a:	d10f      	bne.n	800884c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008836:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008838:	429a      	cmp	r2, r3
 800883a:	d107      	bne.n	800884c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008846:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008848:	429a      	cmp	r2, r3
 800884a:	d001      	beq.n	8008850 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800884c:	2301      	movs	r3, #1
 800884e:	e000      	b.n	8008852 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008850:	2300      	movs	r3, #0
}
 8008852:	4618      	mov	r0, r3
 8008854:	3718      	adds	r7, #24
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop
 800885c:	40023800 	.word	0x40023800

08008860 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b084      	sub	sp, #16
 8008864:	af00      	add	r7, sp, #0
 8008866:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d101      	bne.n	8008876 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8008872:	2301      	movs	r3, #1
 8008874:	e066      	b.n	8008944 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	7f5b      	ldrb	r3, [r3, #29]
 800887a:	b2db      	uxtb	r3, r3
 800887c:	2b00      	cmp	r3, #0
 800887e:	d105      	bne.n	800888c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008886:	6878      	ldr	r0, [r7, #4]
 8008888:	f7fa febc 	bl	8003604 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2202      	movs	r2, #2
 8008890:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	22ca      	movs	r2, #202	; 0xca
 8008898:	625a      	str	r2, [r3, #36]	; 0x24
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	2253      	movs	r2, #83	; 0x53
 80088a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 fa45 	bl	8008d32 <RTC_EnterInitMode>
 80088a8:	4603      	mov	r3, r0
 80088aa:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80088ac:	7bfb      	ldrb	r3, [r7, #15]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d12c      	bne.n	800890c <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	689b      	ldr	r3, [r3, #8]
 80088b8:	687a      	ldr	r2, [r7, #4]
 80088ba:	6812      	ldr	r2, [r2, #0]
 80088bc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80088c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088c4:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	6899      	ldr	r1, [r3, #8]
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	685a      	ldr	r2, [r3, #4]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	691b      	ldr	r3, [r3, #16]
 80088d4:	431a      	orrs	r2, r3
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	695b      	ldr	r3, [r3, #20]
 80088da:	431a      	orrs	r2, r3
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	430a      	orrs	r2, r1
 80088e2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	68d2      	ldr	r2, [r2, #12]
 80088ec:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	6919      	ldr	r1, [r3, #16]
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	689b      	ldr	r3, [r3, #8]
 80088f8:	041a      	lsls	r2, r3, #16
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	430a      	orrs	r2, r1
 8008900:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 fa4c 	bl	8008da0 <RTC_ExitInitMode>
 8008908:	4603      	mov	r3, r0
 800890a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800890c:	7bfb      	ldrb	r3, [r7, #15]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d113      	bne.n	800893a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008920:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	699a      	ldr	r2, [r3, #24]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	430a      	orrs	r2, r1
 8008932:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2201      	movs	r2, #1
 8008938:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	22ff      	movs	r2, #255	; 0xff
 8008940:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8008942:	7bfb      	ldrb	r3, [r7, #15]
}
 8008944:	4618      	mov	r0, r3
 8008946:	3710      	adds	r7, #16
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}

0800894c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800894c:	b590      	push	{r4, r7, lr}
 800894e:	b087      	sub	sp, #28
 8008950:	af00      	add	r7, sp, #0
 8008952:	60f8      	str	r0, [r7, #12]
 8008954:	60b9      	str	r1, [r7, #8]
 8008956:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008958:	2300      	movs	r3, #0
 800895a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	7f1b      	ldrb	r3, [r3, #28]
 8008960:	2b01      	cmp	r3, #1
 8008962:	d101      	bne.n	8008968 <HAL_RTC_SetTime+0x1c>
 8008964:	2302      	movs	r3, #2
 8008966:	e087      	b.n	8008a78 <HAL_RTC_SetTime+0x12c>
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2201      	movs	r2, #1
 800896c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2202      	movs	r2, #2
 8008972:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d126      	bne.n	80089c8 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008984:	2b00      	cmp	r3, #0
 8008986:	d102      	bne.n	800898e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	2200      	movs	r2, #0
 800898c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	781b      	ldrb	r3, [r3, #0]
 8008992:	4618      	mov	r0, r3
 8008994:	f000 fa29 	bl	8008dea <RTC_ByteToBcd2>
 8008998:	4603      	mov	r3, r0
 800899a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	785b      	ldrb	r3, [r3, #1]
 80089a0:	4618      	mov	r0, r3
 80089a2:	f000 fa22 	bl	8008dea <RTC_ByteToBcd2>
 80089a6:	4603      	mov	r3, r0
 80089a8:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80089aa:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	789b      	ldrb	r3, [r3, #2]
 80089b0:	4618      	mov	r0, r3
 80089b2:	f000 fa1a 	bl	8008dea <RTC_ByteToBcd2>
 80089b6:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80089b8:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	78db      	ldrb	r3, [r3, #3]
 80089c0:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80089c2:	4313      	orrs	r3, r2
 80089c4:	617b      	str	r3, [r7, #20]
 80089c6:	e018      	b.n	80089fa <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	689b      	ldr	r3, [r3, #8]
 80089ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d102      	bne.n	80089dc <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	2200      	movs	r2, #0
 80089da:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	781b      	ldrb	r3, [r3, #0]
 80089e0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	785b      	ldrb	r3, [r3, #1]
 80089e6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80089e8:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80089ea:	68ba      	ldr	r2, [r7, #8]
 80089ec:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80089ee:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	78db      	ldrb	r3, [r3, #3]
 80089f4:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80089f6:	4313      	orrs	r3, r2
 80089f8:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	22ca      	movs	r2, #202	; 0xca
 8008a00:	625a      	str	r2, [r3, #36]	; 0x24
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	2253      	movs	r2, #83	; 0x53
 8008a08:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008a0a:	68f8      	ldr	r0, [r7, #12]
 8008a0c:	f000 f991 	bl	8008d32 <RTC_EnterInitMode>
 8008a10:	4603      	mov	r3, r0
 8008a12:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008a14:	7cfb      	ldrb	r3, [r7, #19]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d120      	bne.n	8008a5c <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8008a24:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008a28:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	689a      	ldr	r2, [r3, #8]
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008a38:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	6899      	ldr	r1, [r3, #8]
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	68da      	ldr	r2, [r3, #12]
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	431a      	orrs	r2, r3
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	430a      	orrs	r2, r1
 8008a50:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008a52:	68f8      	ldr	r0, [r7, #12]
 8008a54:	f000 f9a4 	bl	8008da0 <RTC_ExitInitMode>
 8008a58:	4603      	mov	r3, r0
 8008a5a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008a5c:	7cfb      	ldrb	r3, [r7, #19]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d102      	bne.n	8008a68 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2201      	movs	r2, #1
 8008a66:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	22ff      	movs	r2, #255	; 0xff
 8008a6e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2200      	movs	r2, #0
 8008a74:	771a      	strb	r2, [r3, #28]

  return status;
 8008a76:	7cfb      	ldrb	r3, [r7, #19]
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	371c      	adds	r7, #28
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd90      	pop	{r4, r7, pc}

08008a80 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b086      	sub	sp, #24
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	60b9      	str	r1, [r7, #8]
 8008a8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	691b      	ldr	r3, [r3, #16]
 8008aa0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8008ab2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008ab6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	0c1b      	lsrs	r3, r3, #16
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ac2:	b2da      	uxtb	r2, r3
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	0a1b      	lsrs	r3, r3, #8
 8008acc:	b2db      	uxtb	r3, r3
 8008ace:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ad2:	b2da      	uxtb	r2, r3
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008ae0:	b2da      	uxtb	r2, r3
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	0d9b      	lsrs	r3, r3, #22
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	f003 0301 	and.w	r3, r3, #1
 8008af0:	b2da      	uxtb	r2, r3
 8008af2:	68bb      	ldr	r3, [r7, #8]
 8008af4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d11a      	bne.n	8008b32 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	781b      	ldrb	r3, [r3, #0]
 8008b00:	4618      	mov	r0, r3
 8008b02:	f000 f98f 	bl	8008e24 <RTC_Bcd2ToByte>
 8008b06:	4603      	mov	r3, r0
 8008b08:	461a      	mov	r2, r3
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	785b      	ldrb	r3, [r3, #1]
 8008b12:	4618      	mov	r0, r3
 8008b14:	f000 f986 	bl	8008e24 <RTC_Bcd2ToByte>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	789b      	ldrb	r3, [r3, #2]
 8008b24:	4618      	mov	r0, r3
 8008b26:	f000 f97d 	bl	8008e24 <RTC_Bcd2ToByte>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008b32:	2300      	movs	r3, #0
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	3718      	adds	r7, #24
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}

08008b3c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008b3c:	b590      	push	{r4, r7, lr}
 8008b3e:	b087      	sub	sp, #28
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	60f8      	str	r0, [r7, #12]
 8008b44:	60b9      	str	r1, [r7, #8]
 8008b46:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	7f1b      	ldrb	r3, [r3, #28]
 8008b50:	2b01      	cmp	r3, #1
 8008b52:	d101      	bne.n	8008b58 <HAL_RTC_SetDate+0x1c>
 8008b54:	2302      	movs	r3, #2
 8008b56:	e071      	b.n	8008c3c <HAL_RTC_SetDate+0x100>
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	2202      	movs	r2, #2
 8008b62:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d10e      	bne.n	8008b88 <HAL_RTC_SetDate+0x4c>
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	785b      	ldrb	r3, [r3, #1]
 8008b6e:	f003 0310 	and.w	r3, r3, #16
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d008      	beq.n	8008b88 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	785b      	ldrb	r3, [r3, #1]
 8008b7a:	f023 0310 	bic.w	r3, r3, #16
 8008b7e:	b2db      	uxtb	r3, r3
 8008b80:	330a      	adds	r3, #10
 8008b82:	b2da      	uxtb	r2, r3
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d11c      	bne.n	8008bc8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	78db      	ldrb	r3, [r3, #3]
 8008b92:	4618      	mov	r0, r3
 8008b94:	f000 f929 	bl	8008dea <RTC_ByteToBcd2>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	785b      	ldrb	r3, [r3, #1]
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f000 f922 	bl	8008dea <RTC_ByteToBcd2>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008baa:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	789b      	ldrb	r3, [r3, #2]
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f000 f91a 	bl	8008dea <RTC_ByteToBcd2>
 8008bb6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008bb8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008bc2:	4313      	orrs	r3, r2
 8008bc4:	617b      	str	r3, [r7, #20]
 8008bc6:	e00e      	b.n	8008be6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	78db      	ldrb	r3, [r3, #3]
 8008bcc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	785b      	ldrb	r3, [r3, #1]
 8008bd2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008bd4:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8008bd6:	68ba      	ldr	r2, [r7, #8]
 8008bd8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008bda:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008be2:	4313      	orrs	r3, r2
 8008be4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	22ca      	movs	r2, #202	; 0xca
 8008bec:	625a      	str	r2, [r3, #36]	; 0x24
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	2253      	movs	r2, #83	; 0x53
 8008bf4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008bf6:	68f8      	ldr	r0, [r7, #12]
 8008bf8:	f000 f89b 	bl	8008d32 <RTC_EnterInitMode>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008c00:	7cfb      	ldrb	r3, [r7, #19]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d10c      	bne.n	8008c20 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008c10:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008c14:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008c16:	68f8      	ldr	r0, [r7, #12]
 8008c18:	f000 f8c2 	bl	8008da0 <RTC_ExitInitMode>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008c20:	7cfb      	ldrb	r3, [r7, #19]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d102      	bne.n	8008c2c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	2201      	movs	r2, #1
 8008c2a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	22ff      	movs	r2, #255	; 0xff
 8008c32:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2200      	movs	r2, #0
 8008c38:	771a      	strb	r2, [r3, #28]

  return status;
 8008c3a:	7cfb      	ldrb	r3, [r7, #19]
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	371c      	adds	r7, #28
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd90      	pop	{r4, r7, pc}

08008c44 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b086      	sub	sp, #24
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	60f8      	str	r0, [r7, #12]
 8008c4c:	60b9      	str	r1, [r7, #8]
 8008c4e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008c50:	2300      	movs	r3, #0
 8008c52:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008c5e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008c62:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	0c1b      	lsrs	r3, r3, #16
 8008c68:	b2da      	uxtb	r2, r3
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	0a1b      	lsrs	r3, r3, #8
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	f003 031f 	and.w	r3, r3, #31
 8008c78:	b2da      	uxtb	r2, r3
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008c86:	b2da      	uxtb	r2, r3
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	0b5b      	lsrs	r3, r3, #13
 8008c90:	b2db      	uxtb	r3, r3
 8008c92:	f003 0307 	and.w	r3, r3, #7
 8008c96:	b2da      	uxtb	r2, r3
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d11a      	bne.n	8008cd8 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	78db      	ldrb	r3, [r3, #3]
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f000 f8bc 	bl	8008e24 <RTC_Bcd2ToByte>
 8008cac:	4603      	mov	r3, r0
 8008cae:	461a      	mov	r2, r3
 8008cb0:	68bb      	ldr	r3, [r7, #8]
 8008cb2:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	785b      	ldrb	r3, [r3, #1]
 8008cb8:	4618      	mov	r0, r3
 8008cba:	f000 f8b3 	bl	8008e24 <RTC_Bcd2ToByte>
 8008cbe:	4603      	mov	r3, r0
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	789b      	ldrb	r3, [r3, #2]
 8008cca:	4618      	mov	r0, r3
 8008ccc:	f000 f8aa 	bl	8008e24 <RTC_Bcd2ToByte>
 8008cd0:	4603      	mov	r3, r0
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008cd8:	2300      	movs	r3, #0
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	3718      	adds	r7, #24
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd80      	pop	{r7, pc}

08008ce2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008ce2:	b580      	push	{r7, lr}
 8008ce4:	b084      	sub	sp, #16
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008cea:	2300      	movs	r3, #0
 8008cec:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	68da      	ldr	r2, [r3, #12]
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008cfc:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008cfe:	f7fa ff47 	bl	8003b90 <HAL_GetTick>
 8008d02:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008d04:	e009      	b.n	8008d1a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008d06:	f7fa ff43 	bl	8003b90 <HAL_GetTick>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	1ad3      	subs	r3, r2, r3
 8008d10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d14:	d901      	bls.n	8008d1a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008d16:	2303      	movs	r3, #3
 8008d18:	e007      	b.n	8008d2a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	68db      	ldr	r3, [r3, #12]
 8008d20:	f003 0320 	and.w	r3, r3, #32
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d0ee      	beq.n	8008d06 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008d28:	2300      	movs	r3, #0
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3710      	adds	r7, #16
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	bd80      	pop	{r7, pc}

08008d32 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008d32:	b580      	push	{r7, lr}
 8008d34:	b084      	sub	sp, #16
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008d3e:	2300      	movs	r3, #0
 8008d40:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d122      	bne.n	8008d96 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68da      	ldr	r2, [r3, #12]
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008d5e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008d60:	f7fa ff16 	bl	8003b90 <HAL_GetTick>
 8008d64:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008d66:	e00c      	b.n	8008d82 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008d68:	f7fa ff12 	bl	8003b90 <HAL_GetTick>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	1ad3      	subs	r3, r2, r3
 8008d72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d76:	d904      	bls.n	8008d82 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2204      	movs	r2, #4
 8008d7c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008d7e:	2301      	movs	r3, #1
 8008d80:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	68db      	ldr	r3, [r3, #12]
 8008d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d102      	bne.n	8008d96 <RTC_EnterInitMode+0x64>
 8008d90:	7bfb      	ldrb	r3, [r7, #15]
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d1e8      	bne.n	8008d68 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3710      	adds	r7, #16
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b084      	sub	sp, #16
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008da8:	2300      	movs	r3, #0
 8008daa:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	68da      	ldr	r2, [r3, #12]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008dba:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	689b      	ldr	r3, [r3, #8]
 8008dc2:	f003 0320 	and.w	r3, r3, #32
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d10a      	bne.n	8008de0 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f7ff ff89 	bl	8008ce2 <HAL_RTC_WaitForSynchro>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d004      	beq.n	8008de0 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2204      	movs	r2, #4
 8008dda:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008ddc:	2301      	movs	r3, #1
 8008dde:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3710      	adds	r7, #16
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}

08008dea <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008dea:	b480      	push	{r7}
 8008dec:	b085      	sub	sp, #20
 8008dee:	af00      	add	r7, sp, #0
 8008df0:	4603      	mov	r3, r0
 8008df2:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8008df4:	2300      	movs	r3, #0
 8008df6:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8008df8:	e005      	b.n	8008e06 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008dfa:	7bfb      	ldrb	r3, [r7, #15]
 8008dfc:	3301      	adds	r3, #1
 8008dfe:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8008e00:	79fb      	ldrb	r3, [r7, #7]
 8008e02:	3b0a      	subs	r3, #10
 8008e04:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008e06:	79fb      	ldrb	r3, [r7, #7]
 8008e08:	2b09      	cmp	r3, #9
 8008e0a:	d8f6      	bhi.n	8008dfa <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008e0c:	7bfb      	ldrb	r3, [r7, #15]
 8008e0e:	011b      	lsls	r3, r3, #4
 8008e10:	b2da      	uxtb	r2, r3
 8008e12:	79fb      	ldrb	r3, [r7, #7]
 8008e14:	4313      	orrs	r3, r2
 8008e16:	b2db      	uxtb	r3, r3
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3714      	adds	r7, #20
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b085      	sub	sp, #20
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8008e2e:	2300      	movs	r3, #0
 8008e30:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8008e32:	79fb      	ldrb	r3, [r7, #7]
 8008e34:	091b      	lsrs	r3, r3, #4
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	461a      	mov	r2, r3
 8008e3a:	0092      	lsls	r2, r2, #2
 8008e3c:	4413      	add	r3, r2
 8008e3e:	005b      	lsls	r3, r3, #1
 8008e40:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8008e42:	79fb      	ldrb	r3, [r7, #7]
 8008e44:	f003 030f 	and.w	r3, r3, #15
 8008e48:	b2da      	uxtb	r2, r3
 8008e4a:	7bfb      	ldrb	r3, [r7, #15]
 8008e4c:	4413      	add	r3, r2
 8008e4e:	b2db      	uxtb	r3, r3
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3714      	adds	r7, #20
 8008e54:	46bd      	mov	sp, r7
 8008e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5a:	4770      	bx	lr

08008e5c <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b087      	sub	sp, #28
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	60f8      	str	r0, [r7, #12]
 8008e64:	60b9      	str	r1, [r7, #8]
 8008e66:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	3350      	adds	r3, #80	; 0x50
 8008e72:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	009b      	lsls	r3, r3, #2
 8008e78:	697a      	ldr	r2, [r7, #20]
 8008e7a:	4413      	add	r3, r2
 8008e7c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	601a      	str	r2, [r3, #0]
}
 8008e84:	bf00      	nop
 8008e86:	371c      	adds	r7, #28
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8e:	4770      	bx	lr

08008e90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b082      	sub	sp, #8
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d101      	bne.n	8008ea2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e041      	b.n	8008f26 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d106      	bne.n	8008ebc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f7fa fbd0 	bl	800365c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2202      	movs	r2, #2
 8008ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681a      	ldr	r2, [r3, #0]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	3304      	adds	r3, #4
 8008ecc:	4619      	mov	r1, r3
 8008ece:	4610      	mov	r0, r2
 8008ed0:	f000 fc82 	bl	80097d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2201      	movs	r2, #1
 8008ee0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2201      	movs	r2, #1
 8008ef0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2201      	movs	r2, #1
 8008f00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2201      	movs	r2, #1
 8008f08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2201      	movs	r2, #1
 8008f18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008f24:	2300      	movs	r3, #0
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3708      	adds	r7, #8
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}

08008f2e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008f2e:	b580      	push	{r7, lr}
 8008f30:	b082      	sub	sp, #8
 8008f32:	af00      	add	r7, sp, #0
 8008f34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d101      	bne.n	8008f40 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e041      	b.n	8008fc4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d106      	bne.n	8008f5a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f000 f839 	bl	8008fcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2202      	movs	r2, #2
 8008f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	3304      	adds	r3, #4
 8008f6a:	4619      	mov	r1, r3
 8008f6c:	4610      	mov	r0, r2
 8008f6e:	f000 fc33 	bl	80097d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2201      	movs	r2, #1
 8008f76:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2201      	movs	r2, #1
 8008f86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2201      	movs	r2, #1
 8008f96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2201      	movs	r2, #1
 8008f9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2201      	movs	r2, #1
 8008fae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008fc2:	2300      	movs	r3, #0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3708      	adds	r7, #8
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008fd4:	bf00      	nop
 8008fd6:	370c      	adds	r7, #12
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fde:	4770      	bx	lr

08008fe0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b084      	sub	sp, #16
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	6078      	str	r0, [r7, #4]
 8008fe8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d109      	bne.n	8009004 <HAL_TIM_PWM_Start+0x24>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ff6:	b2db      	uxtb	r3, r3
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	bf14      	ite	ne
 8008ffc:	2301      	movne	r3, #1
 8008ffe:	2300      	moveq	r3, #0
 8009000:	b2db      	uxtb	r3, r3
 8009002:	e022      	b.n	800904a <HAL_TIM_PWM_Start+0x6a>
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	2b04      	cmp	r3, #4
 8009008:	d109      	bne.n	800901e <HAL_TIM_PWM_Start+0x3e>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009010:	b2db      	uxtb	r3, r3
 8009012:	2b01      	cmp	r3, #1
 8009014:	bf14      	ite	ne
 8009016:	2301      	movne	r3, #1
 8009018:	2300      	moveq	r3, #0
 800901a:	b2db      	uxtb	r3, r3
 800901c:	e015      	b.n	800904a <HAL_TIM_PWM_Start+0x6a>
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	2b08      	cmp	r3, #8
 8009022:	d109      	bne.n	8009038 <HAL_TIM_PWM_Start+0x58>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800902a:	b2db      	uxtb	r3, r3
 800902c:	2b01      	cmp	r3, #1
 800902e:	bf14      	ite	ne
 8009030:	2301      	movne	r3, #1
 8009032:	2300      	moveq	r3, #0
 8009034:	b2db      	uxtb	r3, r3
 8009036:	e008      	b.n	800904a <HAL_TIM_PWM_Start+0x6a>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b01      	cmp	r3, #1
 8009042:	bf14      	ite	ne
 8009044:	2301      	movne	r3, #1
 8009046:	2300      	moveq	r3, #0
 8009048:	b2db      	uxtb	r3, r3
 800904a:	2b00      	cmp	r3, #0
 800904c:	d001      	beq.n	8009052 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800904e:	2301      	movs	r3, #1
 8009050:	e07c      	b.n	800914c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d104      	bne.n	8009062 <HAL_TIM_PWM_Start+0x82>
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2202      	movs	r2, #2
 800905c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009060:	e013      	b.n	800908a <HAL_TIM_PWM_Start+0xaa>
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	2b04      	cmp	r3, #4
 8009066:	d104      	bne.n	8009072 <HAL_TIM_PWM_Start+0x92>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	2202      	movs	r2, #2
 800906c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009070:	e00b      	b.n	800908a <HAL_TIM_PWM_Start+0xaa>
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	2b08      	cmp	r3, #8
 8009076:	d104      	bne.n	8009082 <HAL_TIM_PWM_Start+0xa2>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2202      	movs	r2, #2
 800907c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009080:	e003      	b.n	800908a <HAL_TIM_PWM_Start+0xaa>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2202      	movs	r2, #2
 8009086:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	2201      	movs	r2, #1
 8009090:	6839      	ldr	r1, [r7, #0]
 8009092:	4618      	mov	r0, r3
 8009094:	f000 fe8a 	bl	8009dac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a2d      	ldr	r2, [pc, #180]	; (8009154 <HAL_TIM_PWM_Start+0x174>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d004      	beq.n	80090ac <HAL_TIM_PWM_Start+0xcc>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	4a2c      	ldr	r2, [pc, #176]	; (8009158 <HAL_TIM_PWM_Start+0x178>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d101      	bne.n	80090b0 <HAL_TIM_PWM_Start+0xd0>
 80090ac:	2301      	movs	r3, #1
 80090ae:	e000      	b.n	80090b2 <HAL_TIM_PWM_Start+0xd2>
 80090b0:	2300      	movs	r3, #0
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d007      	beq.n	80090c6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80090c4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4a22      	ldr	r2, [pc, #136]	; (8009154 <HAL_TIM_PWM_Start+0x174>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d022      	beq.n	8009116 <HAL_TIM_PWM_Start+0x136>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090d8:	d01d      	beq.n	8009116 <HAL_TIM_PWM_Start+0x136>
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	4a1f      	ldr	r2, [pc, #124]	; (800915c <HAL_TIM_PWM_Start+0x17c>)
 80090e0:	4293      	cmp	r3, r2
 80090e2:	d018      	beq.n	8009116 <HAL_TIM_PWM_Start+0x136>
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	4a1d      	ldr	r2, [pc, #116]	; (8009160 <HAL_TIM_PWM_Start+0x180>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d013      	beq.n	8009116 <HAL_TIM_PWM_Start+0x136>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a1c      	ldr	r2, [pc, #112]	; (8009164 <HAL_TIM_PWM_Start+0x184>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d00e      	beq.n	8009116 <HAL_TIM_PWM_Start+0x136>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	4a16      	ldr	r2, [pc, #88]	; (8009158 <HAL_TIM_PWM_Start+0x178>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d009      	beq.n	8009116 <HAL_TIM_PWM_Start+0x136>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4a18      	ldr	r2, [pc, #96]	; (8009168 <HAL_TIM_PWM_Start+0x188>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d004      	beq.n	8009116 <HAL_TIM_PWM_Start+0x136>
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a16      	ldr	r2, [pc, #88]	; (800916c <HAL_TIM_PWM_Start+0x18c>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d111      	bne.n	800913a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	f003 0307 	and.w	r3, r3, #7
 8009120:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2b06      	cmp	r3, #6
 8009126:	d010      	beq.n	800914a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f042 0201 	orr.w	r2, r2, #1
 8009136:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009138:	e007      	b.n	800914a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	681a      	ldr	r2, [r3, #0]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f042 0201 	orr.w	r2, r2, #1
 8009148:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3710      	adds	r7, #16
 8009150:	46bd      	mov	sp, r7
 8009152:	bd80      	pop	{r7, pc}
 8009154:	40010000 	.word	0x40010000
 8009158:	40010400 	.word	0x40010400
 800915c:	40000400 	.word	0x40000400
 8009160:	40000800 	.word	0x40000800
 8009164:	40000c00 	.word	0x40000c00
 8009168:	40014000 	.word	0x40014000
 800916c:	40001800 	.word	0x40001800

08009170 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2200      	movs	r2, #0
 8009180:	6839      	ldr	r1, [r7, #0]
 8009182:	4618      	mov	r0, r3
 8009184:	f000 fe12 	bl	8009dac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	4a2e      	ldr	r2, [pc, #184]	; (8009248 <HAL_TIM_PWM_Stop+0xd8>)
 800918e:	4293      	cmp	r3, r2
 8009190:	d004      	beq.n	800919c <HAL_TIM_PWM_Stop+0x2c>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	4a2d      	ldr	r2, [pc, #180]	; (800924c <HAL_TIM_PWM_Stop+0xdc>)
 8009198:	4293      	cmp	r3, r2
 800919a:	d101      	bne.n	80091a0 <HAL_TIM_PWM_Stop+0x30>
 800919c:	2301      	movs	r3, #1
 800919e:	e000      	b.n	80091a2 <HAL_TIM_PWM_Stop+0x32>
 80091a0:	2300      	movs	r3, #0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d017      	beq.n	80091d6 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	6a1a      	ldr	r2, [r3, #32]
 80091ac:	f241 1311 	movw	r3, #4369	; 0x1111
 80091b0:	4013      	ands	r3, r2
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d10f      	bne.n	80091d6 <HAL_TIM_PWM_Stop+0x66>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	6a1a      	ldr	r2, [r3, #32]
 80091bc:	f240 4344 	movw	r3, #1092	; 0x444
 80091c0:	4013      	ands	r3, r2
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d107      	bne.n	80091d6 <HAL_TIM_PWM_Stop+0x66>
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80091d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	6a1a      	ldr	r2, [r3, #32]
 80091dc:	f241 1311 	movw	r3, #4369	; 0x1111
 80091e0:	4013      	ands	r3, r2
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d10f      	bne.n	8009206 <HAL_TIM_PWM_Stop+0x96>
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	6a1a      	ldr	r2, [r3, #32]
 80091ec:	f240 4344 	movw	r3, #1092	; 0x444
 80091f0:	4013      	ands	r3, r2
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d107      	bne.n	8009206 <HAL_TIM_PWM_Stop+0x96>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f022 0201 	bic.w	r2, r2, #1
 8009204:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d104      	bne.n	8009216 <HAL_TIM_PWM_Stop+0xa6>
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2201      	movs	r2, #1
 8009210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009214:	e013      	b.n	800923e <HAL_TIM_PWM_Stop+0xce>
 8009216:	683b      	ldr	r3, [r7, #0]
 8009218:	2b04      	cmp	r3, #4
 800921a:	d104      	bne.n	8009226 <HAL_TIM_PWM_Stop+0xb6>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2201      	movs	r2, #1
 8009220:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009224:	e00b      	b.n	800923e <HAL_TIM_PWM_Stop+0xce>
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	2b08      	cmp	r3, #8
 800922a:	d104      	bne.n	8009236 <HAL_TIM_PWM_Stop+0xc6>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2201      	movs	r2, #1
 8009230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009234:	e003      	b.n	800923e <HAL_TIM_PWM_Stop+0xce>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2201      	movs	r2, #1
 800923a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800923e:	2300      	movs	r3, #0
}
 8009240:	4618      	mov	r0, r3
 8009242:	3708      	adds	r7, #8
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}
 8009248:	40010000 	.word	0x40010000
 800924c:	40010400 	.word	0x40010400

08009250 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	f003 0302 	and.w	r3, r3, #2
 8009262:	2b02      	cmp	r3, #2
 8009264:	d122      	bne.n	80092ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	68db      	ldr	r3, [r3, #12]
 800926c:	f003 0302 	and.w	r3, r3, #2
 8009270:	2b02      	cmp	r3, #2
 8009272:	d11b      	bne.n	80092ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f06f 0202 	mvn.w	r2, #2
 800927c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2201      	movs	r2, #1
 8009282:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	699b      	ldr	r3, [r3, #24]
 800928a:	f003 0303 	and.w	r3, r3, #3
 800928e:	2b00      	cmp	r3, #0
 8009290:	d003      	beq.n	800929a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f000 fa81 	bl	800979a <HAL_TIM_IC_CaptureCallback>
 8009298:	e005      	b.n	80092a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f000 fa73 	bl	8009786 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f000 fa84 	bl	80097ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2200      	movs	r2, #0
 80092aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	691b      	ldr	r3, [r3, #16]
 80092b2:	f003 0304 	and.w	r3, r3, #4
 80092b6:	2b04      	cmp	r3, #4
 80092b8:	d122      	bne.n	8009300 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	68db      	ldr	r3, [r3, #12]
 80092c0:	f003 0304 	and.w	r3, r3, #4
 80092c4:	2b04      	cmp	r3, #4
 80092c6:	d11b      	bne.n	8009300 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f06f 0204 	mvn.w	r2, #4
 80092d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2202      	movs	r2, #2
 80092d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	699b      	ldr	r3, [r3, #24]
 80092de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d003      	beq.n	80092ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f000 fa57 	bl	800979a <HAL_TIM_IC_CaptureCallback>
 80092ec:	e005      	b.n	80092fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f000 fa49 	bl	8009786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f000 fa5a 	bl	80097ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2200      	movs	r2, #0
 80092fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	691b      	ldr	r3, [r3, #16]
 8009306:	f003 0308 	and.w	r3, r3, #8
 800930a:	2b08      	cmp	r3, #8
 800930c:	d122      	bne.n	8009354 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	f003 0308 	and.w	r3, r3, #8
 8009318:	2b08      	cmp	r3, #8
 800931a:	d11b      	bne.n	8009354 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f06f 0208 	mvn.w	r2, #8
 8009324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	2204      	movs	r2, #4
 800932a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	69db      	ldr	r3, [r3, #28]
 8009332:	f003 0303 	and.w	r3, r3, #3
 8009336:	2b00      	cmp	r3, #0
 8009338:	d003      	beq.n	8009342 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f000 fa2d 	bl	800979a <HAL_TIM_IC_CaptureCallback>
 8009340:	e005      	b.n	800934e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	f000 fa1f 	bl	8009786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f000 fa30 	bl	80097ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2200      	movs	r2, #0
 8009352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	691b      	ldr	r3, [r3, #16]
 800935a:	f003 0310 	and.w	r3, r3, #16
 800935e:	2b10      	cmp	r3, #16
 8009360:	d122      	bne.n	80093a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	68db      	ldr	r3, [r3, #12]
 8009368:	f003 0310 	and.w	r3, r3, #16
 800936c:	2b10      	cmp	r3, #16
 800936e:	d11b      	bne.n	80093a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f06f 0210 	mvn.w	r2, #16
 8009378:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2208      	movs	r2, #8
 800937e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	69db      	ldr	r3, [r3, #28]
 8009386:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800938a:	2b00      	cmp	r3, #0
 800938c:	d003      	beq.n	8009396 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f000 fa03 	bl	800979a <HAL_TIM_IC_CaptureCallback>
 8009394:	e005      	b.n	80093a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f000 f9f5 	bl	8009786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f000 fa06 	bl	80097ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	2200      	movs	r2, #0
 80093a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	691b      	ldr	r3, [r3, #16]
 80093ae:	f003 0301 	and.w	r3, r3, #1
 80093b2:	2b01      	cmp	r3, #1
 80093b4:	d10e      	bne.n	80093d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	f003 0301 	and.w	r3, r3, #1
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	d107      	bne.n	80093d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f06f 0201 	mvn.w	r2, #1
 80093cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 f9cf 	bl	8009772 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	691b      	ldr	r3, [r3, #16]
 80093da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093de:	2b80      	cmp	r3, #128	; 0x80
 80093e0:	d10e      	bne.n	8009400 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	68db      	ldr	r3, [r3, #12]
 80093e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093ec:	2b80      	cmp	r3, #128	; 0x80
 80093ee:	d107      	bne.n	8009400 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80093f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f000 fdd4 	bl	8009fa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	691b      	ldr	r3, [r3, #16]
 8009406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800940a:	2b40      	cmp	r3, #64	; 0x40
 800940c:	d10e      	bne.n	800942c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	68db      	ldr	r3, [r3, #12]
 8009414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009418:	2b40      	cmp	r3, #64	; 0x40
 800941a:	d107      	bne.n	800942c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 f9cb 	bl	80097c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	691b      	ldr	r3, [r3, #16]
 8009432:	f003 0320 	and.w	r3, r3, #32
 8009436:	2b20      	cmp	r3, #32
 8009438:	d10e      	bne.n	8009458 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	68db      	ldr	r3, [r3, #12]
 8009440:	f003 0320 	and.w	r3, r3, #32
 8009444:	2b20      	cmp	r3, #32
 8009446:	d107      	bne.n	8009458 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f06f 0220 	mvn.w	r2, #32
 8009450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f000 fd9e 	bl	8009f94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009458:	bf00      	nop
 800945a:	3708      	adds	r7, #8
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b086      	sub	sp, #24
 8009464:	af00      	add	r7, sp, #0
 8009466:	60f8      	str	r0, [r7, #12]
 8009468:	60b9      	str	r1, [r7, #8]
 800946a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800946c:	2300      	movs	r3, #0
 800946e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009476:	2b01      	cmp	r3, #1
 8009478:	d101      	bne.n	800947e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800947a:	2302      	movs	r3, #2
 800947c:	e0ae      	b.n	80095dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2201      	movs	r2, #1
 8009482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2b0c      	cmp	r3, #12
 800948a:	f200 809f 	bhi.w	80095cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800948e:	a201      	add	r2, pc, #4	; (adr r2, 8009494 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009494:	080094c9 	.word	0x080094c9
 8009498:	080095cd 	.word	0x080095cd
 800949c:	080095cd 	.word	0x080095cd
 80094a0:	080095cd 	.word	0x080095cd
 80094a4:	08009509 	.word	0x08009509
 80094a8:	080095cd 	.word	0x080095cd
 80094ac:	080095cd 	.word	0x080095cd
 80094b0:	080095cd 	.word	0x080095cd
 80094b4:	0800954b 	.word	0x0800954b
 80094b8:	080095cd 	.word	0x080095cd
 80094bc:	080095cd 	.word	0x080095cd
 80094c0:	080095cd 	.word	0x080095cd
 80094c4:	0800958b 	.word	0x0800958b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	68b9      	ldr	r1, [r7, #8]
 80094ce:	4618      	mov	r0, r3
 80094d0:	f000 fa22 	bl	8009918 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	699a      	ldr	r2, [r3, #24]
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f042 0208 	orr.w	r2, r2, #8
 80094e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	699a      	ldr	r2, [r3, #24]
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f022 0204 	bic.w	r2, r2, #4
 80094f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	6999      	ldr	r1, [r3, #24]
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	691a      	ldr	r2, [r3, #16]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	430a      	orrs	r2, r1
 8009504:	619a      	str	r2, [r3, #24]
      break;
 8009506:	e064      	b.n	80095d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	68b9      	ldr	r1, [r7, #8]
 800950e:	4618      	mov	r0, r3
 8009510:	f000 fa72 	bl	80099f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	699a      	ldr	r2, [r3, #24]
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009522:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	699a      	ldr	r2, [r3, #24]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009532:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	6999      	ldr	r1, [r3, #24]
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	691b      	ldr	r3, [r3, #16]
 800953e:	021a      	lsls	r2, r3, #8
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	430a      	orrs	r2, r1
 8009546:	619a      	str	r2, [r3, #24]
      break;
 8009548:	e043      	b.n	80095d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	68b9      	ldr	r1, [r7, #8]
 8009550:	4618      	mov	r0, r3
 8009552:	f000 fac7 	bl	8009ae4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	69da      	ldr	r2, [r3, #28]
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f042 0208 	orr.w	r2, r2, #8
 8009564:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	69da      	ldr	r2, [r3, #28]
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f022 0204 	bic.w	r2, r2, #4
 8009574:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	69d9      	ldr	r1, [r3, #28]
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	691a      	ldr	r2, [r3, #16]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	430a      	orrs	r2, r1
 8009586:	61da      	str	r2, [r3, #28]
      break;
 8009588:	e023      	b.n	80095d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	68b9      	ldr	r1, [r7, #8]
 8009590:	4618      	mov	r0, r3
 8009592:	f000 fb1b 	bl	8009bcc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	69da      	ldr	r2, [r3, #28]
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80095a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	69da      	ldr	r2, [r3, #28]
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	69d9      	ldr	r1, [r3, #28]
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	691b      	ldr	r3, [r3, #16]
 80095c0:	021a      	lsls	r2, r3, #8
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	430a      	orrs	r2, r1
 80095c8:	61da      	str	r2, [r3, #28]
      break;
 80095ca:	e002      	b.n	80095d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80095cc:	2301      	movs	r3, #1
 80095ce:	75fb      	strb	r3, [r7, #23]
      break;
 80095d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2200      	movs	r2, #0
 80095d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80095da:	7dfb      	ldrb	r3, [r7, #23]
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3718      	adds	r7, #24
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b084      	sub	sp, #16
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80095ee:	2300      	movs	r3, #0
 80095f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d101      	bne.n	8009600 <HAL_TIM_ConfigClockSource+0x1c>
 80095fc:	2302      	movs	r3, #2
 80095fe:	e0b4      	b.n	800976a <HAL_TIM_ConfigClockSource+0x186>
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2201      	movs	r2, #1
 8009604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2202      	movs	r2, #2
 800960c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	689b      	ldr	r3, [r3, #8]
 8009616:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800961e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009626:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	68ba      	ldr	r2, [r7, #8]
 800962e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009638:	d03e      	beq.n	80096b8 <HAL_TIM_ConfigClockSource+0xd4>
 800963a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800963e:	f200 8087 	bhi.w	8009750 <HAL_TIM_ConfigClockSource+0x16c>
 8009642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009646:	f000 8086 	beq.w	8009756 <HAL_TIM_ConfigClockSource+0x172>
 800964a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800964e:	d87f      	bhi.n	8009750 <HAL_TIM_ConfigClockSource+0x16c>
 8009650:	2b70      	cmp	r3, #112	; 0x70
 8009652:	d01a      	beq.n	800968a <HAL_TIM_ConfigClockSource+0xa6>
 8009654:	2b70      	cmp	r3, #112	; 0x70
 8009656:	d87b      	bhi.n	8009750 <HAL_TIM_ConfigClockSource+0x16c>
 8009658:	2b60      	cmp	r3, #96	; 0x60
 800965a:	d050      	beq.n	80096fe <HAL_TIM_ConfigClockSource+0x11a>
 800965c:	2b60      	cmp	r3, #96	; 0x60
 800965e:	d877      	bhi.n	8009750 <HAL_TIM_ConfigClockSource+0x16c>
 8009660:	2b50      	cmp	r3, #80	; 0x50
 8009662:	d03c      	beq.n	80096de <HAL_TIM_ConfigClockSource+0xfa>
 8009664:	2b50      	cmp	r3, #80	; 0x50
 8009666:	d873      	bhi.n	8009750 <HAL_TIM_ConfigClockSource+0x16c>
 8009668:	2b40      	cmp	r3, #64	; 0x40
 800966a:	d058      	beq.n	800971e <HAL_TIM_ConfigClockSource+0x13a>
 800966c:	2b40      	cmp	r3, #64	; 0x40
 800966e:	d86f      	bhi.n	8009750 <HAL_TIM_ConfigClockSource+0x16c>
 8009670:	2b30      	cmp	r3, #48	; 0x30
 8009672:	d064      	beq.n	800973e <HAL_TIM_ConfigClockSource+0x15a>
 8009674:	2b30      	cmp	r3, #48	; 0x30
 8009676:	d86b      	bhi.n	8009750 <HAL_TIM_ConfigClockSource+0x16c>
 8009678:	2b20      	cmp	r3, #32
 800967a:	d060      	beq.n	800973e <HAL_TIM_ConfigClockSource+0x15a>
 800967c:	2b20      	cmp	r3, #32
 800967e:	d867      	bhi.n	8009750 <HAL_TIM_ConfigClockSource+0x16c>
 8009680:	2b00      	cmp	r3, #0
 8009682:	d05c      	beq.n	800973e <HAL_TIM_ConfigClockSource+0x15a>
 8009684:	2b10      	cmp	r3, #16
 8009686:	d05a      	beq.n	800973e <HAL_TIM_ConfigClockSource+0x15a>
 8009688:	e062      	b.n	8009750 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6818      	ldr	r0, [r3, #0]
 800968e:	683b      	ldr	r3, [r7, #0]
 8009690:	6899      	ldr	r1, [r3, #8]
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	685a      	ldr	r2, [r3, #4]
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	68db      	ldr	r3, [r3, #12]
 800969a:	f000 fb67 	bl	8009d6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	689b      	ldr	r3, [r3, #8]
 80096a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80096ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	68ba      	ldr	r2, [r7, #8]
 80096b4:	609a      	str	r2, [r3, #8]
      break;
 80096b6:	e04f      	b.n	8009758 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	6818      	ldr	r0, [r3, #0]
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	6899      	ldr	r1, [r3, #8]
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	685a      	ldr	r2, [r3, #4]
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	f000 fb50 	bl	8009d6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	689a      	ldr	r2, [r3, #8]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80096da:	609a      	str	r2, [r3, #8]
      break;
 80096dc:	e03c      	b.n	8009758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6818      	ldr	r0, [r3, #0]
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	6859      	ldr	r1, [r3, #4]
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	68db      	ldr	r3, [r3, #12]
 80096ea:	461a      	mov	r2, r3
 80096ec:	f000 fac4 	bl	8009c78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	2150      	movs	r1, #80	; 0x50
 80096f6:	4618      	mov	r0, r3
 80096f8:	f000 fb1d 	bl	8009d36 <TIM_ITRx_SetConfig>
      break;
 80096fc:	e02c      	b.n	8009758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6818      	ldr	r0, [r3, #0]
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	6859      	ldr	r1, [r3, #4]
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	68db      	ldr	r3, [r3, #12]
 800970a:	461a      	mov	r2, r3
 800970c:	f000 fae3 	bl	8009cd6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	2160      	movs	r1, #96	; 0x60
 8009716:	4618      	mov	r0, r3
 8009718:	f000 fb0d 	bl	8009d36 <TIM_ITRx_SetConfig>
      break;
 800971c:	e01c      	b.n	8009758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6818      	ldr	r0, [r3, #0]
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	6859      	ldr	r1, [r3, #4]
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	68db      	ldr	r3, [r3, #12]
 800972a:	461a      	mov	r2, r3
 800972c:	f000 faa4 	bl	8009c78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	2140      	movs	r1, #64	; 0x40
 8009736:	4618      	mov	r0, r3
 8009738:	f000 fafd 	bl	8009d36 <TIM_ITRx_SetConfig>
      break;
 800973c:	e00c      	b.n	8009758 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681a      	ldr	r2, [r3, #0]
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4619      	mov	r1, r3
 8009748:	4610      	mov	r0, r2
 800974a:	f000 faf4 	bl	8009d36 <TIM_ITRx_SetConfig>
      break;
 800974e:	e003      	b.n	8009758 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009750:	2301      	movs	r3, #1
 8009752:	73fb      	strb	r3, [r7, #15]
      break;
 8009754:	e000      	b.n	8009758 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009756:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2201      	movs	r2, #1
 800975c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009768:	7bfb      	ldrb	r3, [r7, #15]
}
 800976a:	4618      	mov	r0, r3
 800976c:	3710      	adds	r7, #16
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}

08009772 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009772:	b480      	push	{r7}
 8009774:	b083      	sub	sp, #12
 8009776:	af00      	add	r7, sp, #0
 8009778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800977a:	bf00      	nop
 800977c:	370c      	adds	r7, #12
 800977e:	46bd      	mov	sp, r7
 8009780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009784:	4770      	bx	lr

08009786 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009786:	b480      	push	{r7}
 8009788:	b083      	sub	sp, #12
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800978e:	bf00      	nop
 8009790:	370c      	adds	r7, #12
 8009792:	46bd      	mov	sp, r7
 8009794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009798:	4770      	bx	lr

0800979a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800979a:	b480      	push	{r7}
 800979c:	b083      	sub	sp, #12
 800979e:	af00      	add	r7, sp, #0
 80097a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80097a2:	bf00      	nop
 80097a4:	370c      	adds	r7, #12
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr

080097ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80097ae:	b480      	push	{r7}
 80097b0:	b083      	sub	sp, #12
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80097b6:	bf00      	nop
 80097b8:	370c      	adds	r7, #12
 80097ba:	46bd      	mov	sp, r7
 80097bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c0:	4770      	bx	lr

080097c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80097c2:	b480      	push	{r7}
 80097c4:	b083      	sub	sp, #12
 80097c6:	af00      	add	r7, sp, #0
 80097c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80097ca:	bf00      	nop
 80097cc:	370c      	adds	r7, #12
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr
	...

080097d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80097d8:	b480      	push	{r7}
 80097da:	b085      	sub	sp, #20
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	4a40      	ldr	r2, [pc, #256]	; (80098ec <TIM_Base_SetConfig+0x114>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d013      	beq.n	8009818 <TIM_Base_SetConfig+0x40>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097f6:	d00f      	beq.n	8009818 <TIM_Base_SetConfig+0x40>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	4a3d      	ldr	r2, [pc, #244]	; (80098f0 <TIM_Base_SetConfig+0x118>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d00b      	beq.n	8009818 <TIM_Base_SetConfig+0x40>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	4a3c      	ldr	r2, [pc, #240]	; (80098f4 <TIM_Base_SetConfig+0x11c>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d007      	beq.n	8009818 <TIM_Base_SetConfig+0x40>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4a3b      	ldr	r2, [pc, #236]	; (80098f8 <TIM_Base_SetConfig+0x120>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d003      	beq.n	8009818 <TIM_Base_SetConfig+0x40>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	4a3a      	ldr	r2, [pc, #232]	; (80098fc <TIM_Base_SetConfig+0x124>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d108      	bne.n	800982a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800981e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	685b      	ldr	r3, [r3, #4]
 8009824:	68fa      	ldr	r2, [r7, #12]
 8009826:	4313      	orrs	r3, r2
 8009828:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	4a2f      	ldr	r2, [pc, #188]	; (80098ec <TIM_Base_SetConfig+0x114>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d02b      	beq.n	800988a <TIM_Base_SetConfig+0xb2>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009838:	d027      	beq.n	800988a <TIM_Base_SetConfig+0xb2>
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	4a2c      	ldr	r2, [pc, #176]	; (80098f0 <TIM_Base_SetConfig+0x118>)
 800983e:	4293      	cmp	r3, r2
 8009840:	d023      	beq.n	800988a <TIM_Base_SetConfig+0xb2>
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	4a2b      	ldr	r2, [pc, #172]	; (80098f4 <TIM_Base_SetConfig+0x11c>)
 8009846:	4293      	cmp	r3, r2
 8009848:	d01f      	beq.n	800988a <TIM_Base_SetConfig+0xb2>
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	4a2a      	ldr	r2, [pc, #168]	; (80098f8 <TIM_Base_SetConfig+0x120>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d01b      	beq.n	800988a <TIM_Base_SetConfig+0xb2>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	4a29      	ldr	r2, [pc, #164]	; (80098fc <TIM_Base_SetConfig+0x124>)
 8009856:	4293      	cmp	r3, r2
 8009858:	d017      	beq.n	800988a <TIM_Base_SetConfig+0xb2>
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	4a28      	ldr	r2, [pc, #160]	; (8009900 <TIM_Base_SetConfig+0x128>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d013      	beq.n	800988a <TIM_Base_SetConfig+0xb2>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	4a27      	ldr	r2, [pc, #156]	; (8009904 <TIM_Base_SetConfig+0x12c>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d00f      	beq.n	800988a <TIM_Base_SetConfig+0xb2>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	4a26      	ldr	r2, [pc, #152]	; (8009908 <TIM_Base_SetConfig+0x130>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d00b      	beq.n	800988a <TIM_Base_SetConfig+0xb2>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	4a25      	ldr	r2, [pc, #148]	; (800990c <TIM_Base_SetConfig+0x134>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d007      	beq.n	800988a <TIM_Base_SetConfig+0xb2>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	4a24      	ldr	r2, [pc, #144]	; (8009910 <TIM_Base_SetConfig+0x138>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d003      	beq.n	800988a <TIM_Base_SetConfig+0xb2>
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	4a23      	ldr	r2, [pc, #140]	; (8009914 <TIM_Base_SetConfig+0x13c>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d108      	bne.n	800989c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009890:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	68db      	ldr	r3, [r3, #12]
 8009896:	68fa      	ldr	r2, [r7, #12]
 8009898:	4313      	orrs	r3, r2
 800989a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80098a2:	683b      	ldr	r3, [r7, #0]
 80098a4:	695b      	ldr	r3, [r3, #20]
 80098a6:	4313      	orrs	r3, r2
 80098a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	68fa      	ldr	r2, [r7, #12]
 80098ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	689a      	ldr	r2, [r3, #8]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	681a      	ldr	r2, [r3, #0]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4a0a      	ldr	r2, [pc, #40]	; (80098ec <TIM_Base_SetConfig+0x114>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d003      	beq.n	80098d0 <TIM_Base_SetConfig+0xf8>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	4a0c      	ldr	r2, [pc, #48]	; (80098fc <TIM_Base_SetConfig+0x124>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d103      	bne.n	80098d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	691a      	ldr	r2, [r3, #16]
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	2201      	movs	r2, #1
 80098dc:	615a      	str	r2, [r3, #20]
}
 80098de:	bf00      	nop
 80098e0:	3714      	adds	r7, #20
 80098e2:	46bd      	mov	sp, r7
 80098e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e8:	4770      	bx	lr
 80098ea:	bf00      	nop
 80098ec:	40010000 	.word	0x40010000
 80098f0:	40000400 	.word	0x40000400
 80098f4:	40000800 	.word	0x40000800
 80098f8:	40000c00 	.word	0x40000c00
 80098fc:	40010400 	.word	0x40010400
 8009900:	40014000 	.word	0x40014000
 8009904:	40014400 	.word	0x40014400
 8009908:	40014800 	.word	0x40014800
 800990c:	40001800 	.word	0x40001800
 8009910:	40001c00 	.word	0x40001c00
 8009914:	40002000 	.word	0x40002000

08009918 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009918:	b480      	push	{r7}
 800991a:	b087      	sub	sp, #28
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6a1b      	ldr	r3, [r3, #32]
 8009926:	f023 0201 	bic.w	r2, r3, #1
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6a1b      	ldr	r3, [r3, #32]
 8009932:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	685b      	ldr	r3, [r3, #4]
 8009938:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	699b      	ldr	r3, [r3, #24]
 800993e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	f023 0303 	bic.w	r3, r3, #3
 800994e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	68fa      	ldr	r2, [r7, #12]
 8009956:	4313      	orrs	r3, r2
 8009958:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	f023 0302 	bic.w	r3, r3, #2
 8009960:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	689b      	ldr	r3, [r3, #8]
 8009966:	697a      	ldr	r2, [r7, #20]
 8009968:	4313      	orrs	r3, r2
 800996a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	4a20      	ldr	r2, [pc, #128]	; (80099f0 <TIM_OC1_SetConfig+0xd8>)
 8009970:	4293      	cmp	r3, r2
 8009972:	d003      	beq.n	800997c <TIM_OC1_SetConfig+0x64>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	4a1f      	ldr	r2, [pc, #124]	; (80099f4 <TIM_OC1_SetConfig+0xdc>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d10c      	bne.n	8009996 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	f023 0308 	bic.w	r3, r3, #8
 8009982:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	68db      	ldr	r3, [r3, #12]
 8009988:	697a      	ldr	r2, [r7, #20]
 800998a:	4313      	orrs	r3, r2
 800998c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	f023 0304 	bic.w	r3, r3, #4
 8009994:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	4a15      	ldr	r2, [pc, #84]	; (80099f0 <TIM_OC1_SetConfig+0xd8>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d003      	beq.n	80099a6 <TIM_OC1_SetConfig+0x8e>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	4a14      	ldr	r2, [pc, #80]	; (80099f4 <TIM_OC1_SetConfig+0xdc>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d111      	bne.n	80099ca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80099b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	695b      	ldr	r3, [r3, #20]
 80099ba:	693a      	ldr	r2, [r7, #16]
 80099bc:	4313      	orrs	r3, r2
 80099be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	699b      	ldr	r3, [r3, #24]
 80099c4:	693a      	ldr	r2, [r7, #16]
 80099c6:	4313      	orrs	r3, r2
 80099c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	693a      	ldr	r2, [r7, #16]
 80099ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	68fa      	ldr	r2, [r7, #12]
 80099d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80099d6:	683b      	ldr	r3, [r7, #0]
 80099d8:	685a      	ldr	r2, [r3, #4]
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	697a      	ldr	r2, [r7, #20]
 80099e2:	621a      	str	r2, [r3, #32]
}
 80099e4:	bf00      	nop
 80099e6:	371c      	adds	r7, #28
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr
 80099f0:	40010000 	.word	0x40010000
 80099f4:	40010400 	.word	0x40010400

080099f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80099f8:	b480      	push	{r7}
 80099fa:	b087      	sub	sp, #28
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
 8009a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6a1b      	ldr	r3, [r3, #32]
 8009a06:	f023 0210 	bic.w	r2, r3, #16
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6a1b      	ldr	r3, [r3, #32]
 8009a12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	699b      	ldr	r3, [r3, #24]
 8009a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	021b      	lsls	r3, r3, #8
 8009a36:	68fa      	ldr	r2, [r7, #12]
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	f023 0320 	bic.w	r3, r3, #32
 8009a42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	011b      	lsls	r3, r3, #4
 8009a4a:	697a      	ldr	r2, [r7, #20]
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	4a22      	ldr	r2, [pc, #136]	; (8009adc <TIM_OC2_SetConfig+0xe4>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d003      	beq.n	8009a60 <TIM_OC2_SetConfig+0x68>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	4a21      	ldr	r2, [pc, #132]	; (8009ae0 <TIM_OC2_SetConfig+0xe8>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d10d      	bne.n	8009a7c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009a60:	697b      	ldr	r3, [r7, #20]
 8009a62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	68db      	ldr	r3, [r3, #12]
 8009a6c:	011b      	lsls	r3, r3, #4
 8009a6e:	697a      	ldr	r2, [r7, #20]
 8009a70:	4313      	orrs	r3, r2
 8009a72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009a74:	697b      	ldr	r3, [r7, #20]
 8009a76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a7a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	4a17      	ldr	r2, [pc, #92]	; (8009adc <TIM_OC2_SetConfig+0xe4>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d003      	beq.n	8009a8c <TIM_OC2_SetConfig+0x94>
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	4a16      	ldr	r2, [pc, #88]	; (8009ae0 <TIM_OC2_SetConfig+0xe8>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d113      	bne.n	8009ab4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009a8c:	693b      	ldr	r3, [r7, #16]
 8009a8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009a92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	695b      	ldr	r3, [r3, #20]
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	693a      	ldr	r2, [r7, #16]
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	699b      	ldr	r3, [r3, #24]
 8009aac:	009b      	lsls	r3, r3, #2
 8009aae:	693a      	ldr	r2, [r7, #16]
 8009ab0:	4313      	orrs	r3, r2
 8009ab2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	693a      	ldr	r2, [r7, #16]
 8009ab8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	68fa      	ldr	r2, [r7, #12]
 8009abe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	685a      	ldr	r2, [r3, #4]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	697a      	ldr	r2, [r7, #20]
 8009acc:	621a      	str	r2, [r3, #32]
}
 8009ace:	bf00      	nop
 8009ad0:	371c      	adds	r7, #28
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad8:	4770      	bx	lr
 8009ada:	bf00      	nop
 8009adc:	40010000 	.word	0x40010000
 8009ae0:	40010400 	.word	0x40010400

08009ae4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b087      	sub	sp, #28
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
 8009aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	6a1b      	ldr	r3, [r3, #32]
 8009af2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6a1b      	ldr	r3, [r3, #32]
 8009afe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	69db      	ldr	r3, [r3, #28]
 8009b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	f023 0303 	bic.w	r3, r3, #3
 8009b1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	68fa      	ldr	r2, [r7, #12]
 8009b22:	4313      	orrs	r3, r2
 8009b24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009b2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	689b      	ldr	r3, [r3, #8]
 8009b32:	021b      	lsls	r3, r3, #8
 8009b34:	697a      	ldr	r2, [r7, #20]
 8009b36:	4313      	orrs	r3, r2
 8009b38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	4a21      	ldr	r2, [pc, #132]	; (8009bc4 <TIM_OC3_SetConfig+0xe0>)
 8009b3e:	4293      	cmp	r3, r2
 8009b40:	d003      	beq.n	8009b4a <TIM_OC3_SetConfig+0x66>
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	4a20      	ldr	r2, [pc, #128]	; (8009bc8 <TIM_OC3_SetConfig+0xe4>)
 8009b46:	4293      	cmp	r3, r2
 8009b48:	d10d      	bne.n	8009b66 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009b4a:	697b      	ldr	r3, [r7, #20]
 8009b4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	68db      	ldr	r3, [r3, #12]
 8009b56:	021b      	lsls	r3, r3, #8
 8009b58:	697a      	ldr	r2, [r7, #20]
 8009b5a:	4313      	orrs	r3, r2
 8009b5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009b5e:	697b      	ldr	r3, [r7, #20]
 8009b60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	4a16      	ldr	r2, [pc, #88]	; (8009bc4 <TIM_OC3_SetConfig+0xe0>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d003      	beq.n	8009b76 <TIM_OC3_SetConfig+0x92>
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	4a15      	ldr	r2, [pc, #84]	; (8009bc8 <TIM_OC3_SetConfig+0xe4>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d113      	bne.n	8009b9e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009b7e:	693b      	ldr	r3, [r7, #16]
 8009b80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009b84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	695b      	ldr	r3, [r3, #20]
 8009b8a:	011b      	lsls	r3, r3, #4
 8009b8c:	693a      	ldr	r2, [r7, #16]
 8009b8e:	4313      	orrs	r3, r2
 8009b90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	699b      	ldr	r3, [r3, #24]
 8009b96:	011b      	lsls	r3, r3, #4
 8009b98:	693a      	ldr	r2, [r7, #16]
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	693a      	ldr	r2, [r7, #16]
 8009ba2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	68fa      	ldr	r2, [r7, #12]
 8009ba8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	685a      	ldr	r2, [r3, #4]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	697a      	ldr	r2, [r7, #20]
 8009bb6:	621a      	str	r2, [r3, #32]
}
 8009bb8:	bf00      	nop
 8009bba:	371c      	adds	r7, #28
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr
 8009bc4:	40010000 	.word	0x40010000
 8009bc8:	40010400 	.word	0x40010400

08009bcc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	b087      	sub	sp, #28
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
 8009bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6a1b      	ldr	r3, [r3, #32]
 8009bda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6a1b      	ldr	r3, [r3, #32]
 8009be6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	69db      	ldr	r3, [r3, #28]
 8009bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009bfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	021b      	lsls	r3, r3, #8
 8009c0a:	68fa      	ldr	r2, [r7, #12]
 8009c0c:	4313      	orrs	r3, r2
 8009c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009c10:	693b      	ldr	r3, [r7, #16]
 8009c12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	689b      	ldr	r3, [r3, #8]
 8009c1c:	031b      	lsls	r3, r3, #12
 8009c1e:	693a      	ldr	r2, [r7, #16]
 8009c20:	4313      	orrs	r3, r2
 8009c22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	4a12      	ldr	r2, [pc, #72]	; (8009c70 <TIM_OC4_SetConfig+0xa4>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d003      	beq.n	8009c34 <TIM_OC4_SetConfig+0x68>
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	4a11      	ldr	r2, [pc, #68]	; (8009c74 <TIM_OC4_SetConfig+0xa8>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d109      	bne.n	8009c48 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009c3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	695b      	ldr	r3, [r3, #20]
 8009c40:	019b      	lsls	r3, r3, #6
 8009c42:	697a      	ldr	r2, [r7, #20]
 8009c44:	4313      	orrs	r3, r2
 8009c46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	697a      	ldr	r2, [r7, #20]
 8009c4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	68fa      	ldr	r2, [r7, #12]
 8009c52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	685a      	ldr	r2, [r3, #4]
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	693a      	ldr	r2, [r7, #16]
 8009c60:	621a      	str	r2, [r3, #32]
}
 8009c62:	bf00      	nop
 8009c64:	371c      	adds	r7, #28
 8009c66:	46bd      	mov	sp, r7
 8009c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6c:	4770      	bx	lr
 8009c6e:	bf00      	nop
 8009c70:	40010000 	.word	0x40010000
 8009c74:	40010400 	.word	0x40010400

08009c78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b087      	sub	sp, #28
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	60f8      	str	r0, [r7, #12]
 8009c80:	60b9      	str	r1, [r7, #8]
 8009c82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	6a1b      	ldr	r3, [r3, #32]
 8009c88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	6a1b      	ldr	r3, [r3, #32]
 8009c8e:	f023 0201 	bic.w	r2, r3, #1
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	699b      	ldr	r3, [r3, #24]
 8009c9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	011b      	lsls	r3, r3, #4
 8009ca8:	693a      	ldr	r2, [r7, #16]
 8009caa:	4313      	orrs	r3, r2
 8009cac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009cae:	697b      	ldr	r3, [r7, #20]
 8009cb0:	f023 030a 	bic.w	r3, r3, #10
 8009cb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009cb6:	697a      	ldr	r2, [r7, #20]
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	4313      	orrs	r3, r2
 8009cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	693a      	ldr	r2, [r7, #16]
 8009cc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	697a      	ldr	r2, [r7, #20]
 8009cc8:	621a      	str	r2, [r3, #32]
}
 8009cca:	bf00      	nop
 8009ccc:	371c      	adds	r7, #28
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd4:	4770      	bx	lr

08009cd6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009cd6:	b480      	push	{r7}
 8009cd8:	b087      	sub	sp, #28
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	60f8      	str	r0, [r7, #12]
 8009cde:	60b9      	str	r1, [r7, #8]
 8009ce0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	6a1b      	ldr	r3, [r3, #32]
 8009ce6:	f023 0210 	bic.w	r2, r3, #16
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	699b      	ldr	r3, [r3, #24]
 8009cf2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	6a1b      	ldr	r3, [r3, #32]
 8009cf8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009d00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	031b      	lsls	r3, r3, #12
 8009d06:	697a      	ldr	r2, [r7, #20]
 8009d08:	4313      	orrs	r3, r2
 8009d0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009d12:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d14:	68bb      	ldr	r3, [r7, #8]
 8009d16:	011b      	lsls	r3, r3, #4
 8009d18:	693a      	ldr	r2, [r7, #16]
 8009d1a:	4313      	orrs	r3, r2
 8009d1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	697a      	ldr	r2, [r7, #20]
 8009d22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	693a      	ldr	r2, [r7, #16]
 8009d28:	621a      	str	r2, [r3, #32]
}
 8009d2a:	bf00      	nop
 8009d2c:	371c      	adds	r7, #28
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d34:	4770      	bx	lr

08009d36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009d36:	b480      	push	{r7}
 8009d38:	b085      	sub	sp, #20
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
 8009d3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	689b      	ldr	r3, [r3, #8]
 8009d44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009d4e:	683a      	ldr	r2, [r7, #0]
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	4313      	orrs	r3, r2
 8009d54:	f043 0307 	orr.w	r3, r3, #7
 8009d58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	68fa      	ldr	r2, [r7, #12]
 8009d5e:	609a      	str	r2, [r3, #8]
}
 8009d60:	bf00      	nop
 8009d62:	3714      	adds	r7, #20
 8009d64:	46bd      	mov	sp, r7
 8009d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6a:	4770      	bx	lr

08009d6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b087      	sub	sp, #28
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	60f8      	str	r0, [r7, #12]
 8009d74:	60b9      	str	r1, [r7, #8]
 8009d76:	607a      	str	r2, [r7, #4]
 8009d78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	689b      	ldr	r3, [r3, #8]
 8009d7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009d86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	021a      	lsls	r2, r3, #8
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	431a      	orrs	r2, r3
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	4313      	orrs	r3, r2
 8009d94:	697a      	ldr	r2, [r7, #20]
 8009d96:	4313      	orrs	r3, r2
 8009d98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	697a      	ldr	r2, [r7, #20]
 8009d9e:	609a      	str	r2, [r3, #8]
}
 8009da0:	bf00      	nop
 8009da2:	371c      	adds	r7, #28
 8009da4:	46bd      	mov	sp, r7
 8009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009daa:	4770      	bx	lr

08009dac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009dac:	b480      	push	{r7}
 8009dae:	b087      	sub	sp, #28
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	60f8      	str	r0, [r7, #12]
 8009db4:	60b9      	str	r1, [r7, #8]
 8009db6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	f003 031f 	and.w	r3, r3, #31
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8009dc4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	6a1a      	ldr	r2, [r3, #32]
 8009dca:	697b      	ldr	r3, [r7, #20]
 8009dcc:	43db      	mvns	r3, r3
 8009dce:	401a      	ands	r2, r3
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	6a1a      	ldr	r2, [r3, #32]
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	f003 031f 	and.w	r3, r3, #31
 8009dde:	6879      	ldr	r1, [r7, #4]
 8009de0:	fa01 f303 	lsl.w	r3, r1, r3
 8009de4:	431a      	orrs	r2, r3
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	621a      	str	r2, [r3, #32]
}
 8009dea:	bf00      	nop
 8009dec:	371c      	adds	r7, #28
 8009dee:	46bd      	mov	sp, r7
 8009df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df4:	4770      	bx	lr
	...

08009df8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b085      	sub	sp, #20
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
 8009e00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e08:	2b01      	cmp	r3, #1
 8009e0a:	d101      	bne.n	8009e10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e0c:	2302      	movs	r3, #2
 8009e0e:	e05a      	b.n	8009ec6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2201      	movs	r2, #1
 8009e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2202      	movs	r2, #2
 8009e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	685b      	ldr	r3, [r3, #4]
 8009e26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	689b      	ldr	r3, [r3, #8]
 8009e2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	68fa      	ldr	r2, [r7, #12]
 8009e3e:	4313      	orrs	r3, r2
 8009e40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	68fa      	ldr	r2, [r7, #12]
 8009e48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4a21      	ldr	r2, [pc, #132]	; (8009ed4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d022      	beq.n	8009e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e5c:	d01d      	beq.n	8009e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4a1d      	ldr	r2, [pc, #116]	; (8009ed8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d018      	beq.n	8009e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4a1b      	ldr	r2, [pc, #108]	; (8009edc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	d013      	beq.n	8009e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4a1a      	ldr	r2, [pc, #104]	; (8009ee0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d00e      	beq.n	8009e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a18      	ldr	r2, [pc, #96]	; (8009ee4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009e82:	4293      	cmp	r3, r2
 8009e84:	d009      	beq.n	8009e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a17      	ldr	r2, [pc, #92]	; (8009ee8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d004      	beq.n	8009e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a15      	ldr	r2, [pc, #84]	; (8009eec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d10c      	bne.n	8009eb4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009ea0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009ea2:	683b      	ldr	r3, [r7, #0]
 8009ea4:	685b      	ldr	r3, [r3, #4]
 8009ea6:	68ba      	ldr	r2, [r7, #8]
 8009ea8:	4313      	orrs	r3, r2
 8009eaa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	68ba      	ldr	r2, [r7, #8]
 8009eb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009ec4:	2300      	movs	r3, #0
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	3714      	adds	r7, #20
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed0:	4770      	bx	lr
 8009ed2:	bf00      	nop
 8009ed4:	40010000 	.word	0x40010000
 8009ed8:	40000400 	.word	0x40000400
 8009edc:	40000800 	.word	0x40000800
 8009ee0:	40000c00 	.word	0x40000c00
 8009ee4:	40010400 	.word	0x40010400
 8009ee8:	40014000 	.word	0x40014000
 8009eec:	40001800 	.word	0x40001800

08009ef0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b085      	sub	sp, #20
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
 8009ef8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009efa:	2300      	movs	r3, #0
 8009efc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d101      	bne.n	8009f0c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009f08:	2302      	movs	r3, #2
 8009f0a:	e03d      	b.n	8009f88 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	2201      	movs	r2, #1
 8009f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	68db      	ldr	r3, [r3, #12]
 8009f1e:	4313      	orrs	r3, r2
 8009f20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	4313      	orrs	r3, r2
 8009f2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	4313      	orrs	r3, r2
 8009f3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	4313      	orrs	r3, r2
 8009f4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	691b      	ldr	r3, [r3, #16]
 8009f56:	4313      	orrs	r3, r2
 8009f58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	695b      	ldr	r3, [r3, #20]
 8009f64:	4313      	orrs	r3, r2
 8009f66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	69db      	ldr	r3, [r3, #28]
 8009f72:	4313      	orrs	r3, r2
 8009f74:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	68fa      	ldr	r2, [r7, #12]
 8009f7c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2200      	movs	r2, #0
 8009f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f86:	2300      	movs	r3, #0
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3714      	adds	r7, #20
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr

08009f94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b083      	sub	sp, #12
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009f9c:	bf00      	nop
 8009f9e:	370c      	adds	r7, #12
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr

08009fa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b083      	sub	sp, #12
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009fb0:	bf00      	nop
 8009fb2:	370c      	adds	r7, #12
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fba:	4770      	bx	lr

08009fbc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d101      	bne.n	8009fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009fca:	2301      	movs	r3, #1
 8009fcc:	e03f      	b.n	800a04e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fd4:	b2db      	uxtb	r3, r3
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d106      	bne.n	8009fe8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f7f9 fbc4 	bl	8003770 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2224      	movs	r2, #36	; 0x24
 8009fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	68da      	ldr	r2, [r3, #12]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009ffe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f000 f829 	bl	800a058 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	691a      	ldr	r2, [r3, #16]
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a014:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	695a      	ldr	r2, [r3, #20]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a024:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	68da      	ldr	r2, [r3, #12]
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a034:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2200      	movs	r2, #0
 800a03a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2220      	movs	r2, #32
 800a040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2220      	movs	r2, #32
 800a048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3708      	adds	r7, #8
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
	...

0800a058 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a058:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a05c:	b0c0      	sub	sp, #256	; 0x100
 800a05e:	af00      	add	r7, sp, #0
 800a060:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	691b      	ldr	r3, [r3, #16]
 800a06c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a074:	68d9      	ldr	r1, [r3, #12]
 800a076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a07a:	681a      	ldr	r2, [r3, #0]
 800a07c:	ea40 0301 	orr.w	r3, r0, r1
 800a080:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a086:	689a      	ldr	r2, [r3, #8]
 800a088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a08c:	691b      	ldr	r3, [r3, #16]
 800a08e:	431a      	orrs	r2, r3
 800a090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a094:	695b      	ldr	r3, [r3, #20]
 800a096:	431a      	orrs	r2, r3
 800a098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a09c:	69db      	ldr	r3, [r3, #28]
 800a09e:	4313      	orrs	r3, r2
 800a0a0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a0a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	68db      	ldr	r3, [r3, #12]
 800a0ac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a0b0:	f021 010c 	bic.w	r1, r1, #12
 800a0b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0b8:	681a      	ldr	r2, [r3, #0]
 800a0ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a0be:	430b      	orrs	r3, r1
 800a0c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a0c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	695b      	ldr	r3, [r3, #20]
 800a0ca:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a0ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0d2:	6999      	ldr	r1, [r3, #24]
 800a0d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0d8:	681a      	ldr	r2, [r3, #0]
 800a0da:	ea40 0301 	orr.w	r3, r0, r1
 800a0de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a0e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0e4:	681a      	ldr	r2, [r3, #0]
 800a0e6:	4b8f      	ldr	r3, [pc, #572]	; (800a324 <UART_SetConfig+0x2cc>)
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d005      	beq.n	800a0f8 <UART_SetConfig+0xa0>
 800a0ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0f0:	681a      	ldr	r2, [r3, #0]
 800a0f2:	4b8d      	ldr	r3, [pc, #564]	; (800a328 <UART_SetConfig+0x2d0>)
 800a0f4:	429a      	cmp	r2, r3
 800a0f6:	d104      	bne.n	800a102 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a0f8:	f7fd fba6 	bl	8007848 <HAL_RCC_GetPCLK2Freq>
 800a0fc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a100:	e003      	b.n	800a10a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a102:	f7fd fb8d 	bl	8007820 <HAL_RCC_GetPCLK1Freq>
 800a106:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a10a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a10e:	69db      	ldr	r3, [r3, #28]
 800a110:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a114:	f040 810c 	bne.w	800a330 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a118:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a11c:	2200      	movs	r2, #0
 800a11e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a122:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a126:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a12a:	4622      	mov	r2, r4
 800a12c:	462b      	mov	r3, r5
 800a12e:	1891      	adds	r1, r2, r2
 800a130:	65b9      	str	r1, [r7, #88]	; 0x58
 800a132:	415b      	adcs	r3, r3
 800a134:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a136:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a13a:	4621      	mov	r1, r4
 800a13c:	eb12 0801 	adds.w	r8, r2, r1
 800a140:	4629      	mov	r1, r5
 800a142:	eb43 0901 	adc.w	r9, r3, r1
 800a146:	f04f 0200 	mov.w	r2, #0
 800a14a:	f04f 0300 	mov.w	r3, #0
 800a14e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a152:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a156:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a15a:	4690      	mov	r8, r2
 800a15c:	4699      	mov	r9, r3
 800a15e:	4623      	mov	r3, r4
 800a160:	eb18 0303 	adds.w	r3, r8, r3
 800a164:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a168:	462b      	mov	r3, r5
 800a16a:	eb49 0303 	adc.w	r3, r9, r3
 800a16e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a176:	685b      	ldr	r3, [r3, #4]
 800a178:	2200      	movs	r2, #0
 800a17a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a17e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a182:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a186:	460b      	mov	r3, r1
 800a188:	18db      	adds	r3, r3, r3
 800a18a:	653b      	str	r3, [r7, #80]	; 0x50
 800a18c:	4613      	mov	r3, r2
 800a18e:	eb42 0303 	adc.w	r3, r2, r3
 800a192:	657b      	str	r3, [r7, #84]	; 0x54
 800a194:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a198:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a19c:	f7f6 f8f0 	bl	8000380 <__aeabi_uldivmod>
 800a1a0:	4602      	mov	r2, r0
 800a1a2:	460b      	mov	r3, r1
 800a1a4:	4b61      	ldr	r3, [pc, #388]	; (800a32c <UART_SetConfig+0x2d4>)
 800a1a6:	fba3 2302 	umull	r2, r3, r3, r2
 800a1aa:	095b      	lsrs	r3, r3, #5
 800a1ac:	011c      	lsls	r4, r3, #4
 800a1ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a1b8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a1bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a1c0:	4642      	mov	r2, r8
 800a1c2:	464b      	mov	r3, r9
 800a1c4:	1891      	adds	r1, r2, r2
 800a1c6:	64b9      	str	r1, [r7, #72]	; 0x48
 800a1c8:	415b      	adcs	r3, r3
 800a1ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a1cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a1d0:	4641      	mov	r1, r8
 800a1d2:	eb12 0a01 	adds.w	sl, r2, r1
 800a1d6:	4649      	mov	r1, r9
 800a1d8:	eb43 0b01 	adc.w	fp, r3, r1
 800a1dc:	f04f 0200 	mov.w	r2, #0
 800a1e0:	f04f 0300 	mov.w	r3, #0
 800a1e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a1e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a1ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a1f0:	4692      	mov	sl, r2
 800a1f2:	469b      	mov	fp, r3
 800a1f4:	4643      	mov	r3, r8
 800a1f6:	eb1a 0303 	adds.w	r3, sl, r3
 800a1fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a1fe:	464b      	mov	r3, r9
 800a200:	eb4b 0303 	adc.w	r3, fp, r3
 800a204:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a20c:	685b      	ldr	r3, [r3, #4]
 800a20e:	2200      	movs	r2, #0
 800a210:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a214:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a218:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a21c:	460b      	mov	r3, r1
 800a21e:	18db      	adds	r3, r3, r3
 800a220:	643b      	str	r3, [r7, #64]	; 0x40
 800a222:	4613      	mov	r3, r2
 800a224:	eb42 0303 	adc.w	r3, r2, r3
 800a228:	647b      	str	r3, [r7, #68]	; 0x44
 800a22a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a22e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a232:	f7f6 f8a5 	bl	8000380 <__aeabi_uldivmod>
 800a236:	4602      	mov	r2, r0
 800a238:	460b      	mov	r3, r1
 800a23a:	4611      	mov	r1, r2
 800a23c:	4b3b      	ldr	r3, [pc, #236]	; (800a32c <UART_SetConfig+0x2d4>)
 800a23e:	fba3 2301 	umull	r2, r3, r3, r1
 800a242:	095b      	lsrs	r3, r3, #5
 800a244:	2264      	movs	r2, #100	; 0x64
 800a246:	fb02 f303 	mul.w	r3, r2, r3
 800a24a:	1acb      	subs	r3, r1, r3
 800a24c:	00db      	lsls	r3, r3, #3
 800a24e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a252:	4b36      	ldr	r3, [pc, #216]	; (800a32c <UART_SetConfig+0x2d4>)
 800a254:	fba3 2302 	umull	r2, r3, r3, r2
 800a258:	095b      	lsrs	r3, r3, #5
 800a25a:	005b      	lsls	r3, r3, #1
 800a25c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a260:	441c      	add	r4, r3
 800a262:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a266:	2200      	movs	r2, #0
 800a268:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a26c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a270:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a274:	4642      	mov	r2, r8
 800a276:	464b      	mov	r3, r9
 800a278:	1891      	adds	r1, r2, r2
 800a27a:	63b9      	str	r1, [r7, #56]	; 0x38
 800a27c:	415b      	adcs	r3, r3
 800a27e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a280:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a284:	4641      	mov	r1, r8
 800a286:	1851      	adds	r1, r2, r1
 800a288:	6339      	str	r1, [r7, #48]	; 0x30
 800a28a:	4649      	mov	r1, r9
 800a28c:	414b      	adcs	r3, r1
 800a28e:	637b      	str	r3, [r7, #52]	; 0x34
 800a290:	f04f 0200 	mov.w	r2, #0
 800a294:	f04f 0300 	mov.w	r3, #0
 800a298:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a29c:	4659      	mov	r1, fp
 800a29e:	00cb      	lsls	r3, r1, #3
 800a2a0:	4651      	mov	r1, sl
 800a2a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a2a6:	4651      	mov	r1, sl
 800a2a8:	00ca      	lsls	r2, r1, #3
 800a2aa:	4610      	mov	r0, r2
 800a2ac:	4619      	mov	r1, r3
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	4642      	mov	r2, r8
 800a2b2:	189b      	adds	r3, r3, r2
 800a2b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a2b8:	464b      	mov	r3, r9
 800a2ba:	460a      	mov	r2, r1
 800a2bc:	eb42 0303 	adc.w	r3, r2, r3
 800a2c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a2c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2c8:	685b      	ldr	r3, [r3, #4]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a2d0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a2d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a2d8:	460b      	mov	r3, r1
 800a2da:	18db      	adds	r3, r3, r3
 800a2dc:	62bb      	str	r3, [r7, #40]	; 0x28
 800a2de:	4613      	mov	r3, r2
 800a2e0:	eb42 0303 	adc.w	r3, r2, r3
 800a2e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a2e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a2ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a2ee:	f7f6 f847 	bl	8000380 <__aeabi_uldivmod>
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	4b0d      	ldr	r3, [pc, #52]	; (800a32c <UART_SetConfig+0x2d4>)
 800a2f8:	fba3 1302 	umull	r1, r3, r3, r2
 800a2fc:	095b      	lsrs	r3, r3, #5
 800a2fe:	2164      	movs	r1, #100	; 0x64
 800a300:	fb01 f303 	mul.w	r3, r1, r3
 800a304:	1ad3      	subs	r3, r2, r3
 800a306:	00db      	lsls	r3, r3, #3
 800a308:	3332      	adds	r3, #50	; 0x32
 800a30a:	4a08      	ldr	r2, [pc, #32]	; (800a32c <UART_SetConfig+0x2d4>)
 800a30c:	fba2 2303 	umull	r2, r3, r2, r3
 800a310:	095b      	lsrs	r3, r3, #5
 800a312:	f003 0207 	and.w	r2, r3, #7
 800a316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	4422      	add	r2, r4
 800a31e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a320:	e105      	b.n	800a52e <UART_SetConfig+0x4d6>
 800a322:	bf00      	nop
 800a324:	40011000 	.word	0x40011000
 800a328:	40011400 	.word	0x40011400
 800a32c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a330:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a334:	2200      	movs	r2, #0
 800a336:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a33a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a33e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a342:	4642      	mov	r2, r8
 800a344:	464b      	mov	r3, r9
 800a346:	1891      	adds	r1, r2, r2
 800a348:	6239      	str	r1, [r7, #32]
 800a34a:	415b      	adcs	r3, r3
 800a34c:	627b      	str	r3, [r7, #36]	; 0x24
 800a34e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a352:	4641      	mov	r1, r8
 800a354:	1854      	adds	r4, r2, r1
 800a356:	4649      	mov	r1, r9
 800a358:	eb43 0501 	adc.w	r5, r3, r1
 800a35c:	f04f 0200 	mov.w	r2, #0
 800a360:	f04f 0300 	mov.w	r3, #0
 800a364:	00eb      	lsls	r3, r5, #3
 800a366:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a36a:	00e2      	lsls	r2, r4, #3
 800a36c:	4614      	mov	r4, r2
 800a36e:	461d      	mov	r5, r3
 800a370:	4643      	mov	r3, r8
 800a372:	18e3      	adds	r3, r4, r3
 800a374:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a378:	464b      	mov	r3, r9
 800a37a:	eb45 0303 	adc.w	r3, r5, r3
 800a37e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	2200      	movs	r2, #0
 800a38a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a38e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a392:	f04f 0200 	mov.w	r2, #0
 800a396:	f04f 0300 	mov.w	r3, #0
 800a39a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a39e:	4629      	mov	r1, r5
 800a3a0:	008b      	lsls	r3, r1, #2
 800a3a2:	4621      	mov	r1, r4
 800a3a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a3a8:	4621      	mov	r1, r4
 800a3aa:	008a      	lsls	r2, r1, #2
 800a3ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a3b0:	f7f5 ffe6 	bl	8000380 <__aeabi_uldivmod>
 800a3b4:	4602      	mov	r2, r0
 800a3b6:	460b      	mov	r3, r1
 800a3b8:	4b60      	ldr	r3, [pc, #384]	; (800a53c <UART_SetConfig+0x4e4>)
 800a3ba:	fba3 2302 	umull	r2, r3, r3, r2
 800a3be:	095b      	lsrs	r3, r3, #5
 800a3c0:	011c      	lsls	r4, r3, #4
 800a3c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a3cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a3d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a3d4:	4642      	mov	r2, r8
 800a3d6:	464b      	mov	r3, r9
 800a3d8:	1891      	adds	r1, r2, r2
 800a3da:	61b9      	str	r1, [r7, #24]
 800a3dc:	415b      	adcs	r3, r3
 800a3de:	61fb      	str	r3, [r7, #28]
 800a3e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a3e4:	4641      	mov	r1, r8
 800a3e6:	1851      	adds	r1, r2, r1
 800a3e8:	6139      	str	r1, [r7, #16]
 800a3ea:	4649      	mov	r1, r9
 800a3ec:	414b      	adcs	r3, r1
 800a3ee:	617b      	str	r3, [r7, #20]
 800a3f0:	f04f 0200 	mov.w	r2, #0
 800a3f4:	f04f 0300 	mov.w	r3, #0
 800a3f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a3fc:	4659      	mov	r1, fp
 800a3fe:	00cb      	lsls	r3, r1, #3
 800a400:	4651      	mov	r1, sl
 800a402:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a406:	4651      	mov	r1, sl
 800a408:	00ca      	lsls	r2, r1, #3
 800a40a:	4610      	mov	r0, r2
 800a40c:	4619      	mov	r1, r3
 800a40e:	4603      	mov	r3, r0
 800a410:	4642      	mov	r2, r8
 800a412:	189b      	adds	r3, r3, r2
 800a414:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a418:	464b      	mov	r3, r9
 800a41a:	460a      	mov	r2, r1
 800a41c:	eb42 0303 	adc.w	r3, r2, r3
 800a420:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a428:	685b      	ldr	r3, [r3, #4]
 800a42a:	2200      	movs	r2, #0
 800a42c:	67bb      	str	r3, [r7, #120]	; 0x78
 800a42e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a430:	f04f 0200 	mov.w	r2, #0
 800a434:	f04f 0300 	mov.w	r3, #0
 800a438:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a43c:	4649      	mov	r1, r9
 800a43e:	008b      	lsls	r3, r1, #2
 800a440:	4641      	mov	r1, r8
 800a442:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a446:	4641      	mov	r1, r8
 800a448:	008a      	lsls	r2, r1, #2
 800a44a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a44e:	f7f5 ff97 	bl	8000380 <__aeabi_uldivmod>
 800a452:	4602      	mov	r2, r0
 800a454:	460b      	mov	r3, r1
 800a456:	4b39      	ldr	r3, [pc, #228]	; (800a53c <UART_SetConfig+0x4e4>)
 800a458:	fba3 1302 	umull	r1, r3, r3, r2
 800a45c:	095b      	lsrs	r3, r3, #5
 800a45e:	2164      	movs	r1, #100	; 0x64
 800a460:	fb01 f303 	mul.w	r3, r1, r3
 800a464:	1ad3      	subs	r3, r2, r3
 800a466:	011b      	lsls	r3, r3, #4
 800a468:	3332      	adds	r3, #50	; 0x32
 800a46a:	4a34      	ldr	r2, [pc, #208]	; (800a53c <UART_SetConfig+0x4e4>)
 800a46c:	fba2 2303 	umull	r2, r3, r2, r3
 800a470:	095b      	lsrs	r3, r3, #5
 800a472:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a476:	441c      	add	r4, r3
 800a478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a47c:	2200      	movs	r2, #0
 800a47e:	673b      	str	r3, [r7, #112]	; 0x70
 800a480:	677a      	str	r2, [r7, #116]	; 0x74
 800a482:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a486:	4642      	mov	r2, r8
 800a488:	464b      	mov	r3, r9
 800a48a:	1891      	adds	r1, r2, r2
 800a48c:	60b9      	str	r1, [r7, #8]
 800a48e:	415b      	adcs	r3, r3
 800a490:	60fb      	str	r3, [r7, #12]
 800a492:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a496:	4641      	mov	r1, r8
 800a498:	1851      	adds	r1, r2, r1
 800a49a:	6039      	str	r1, [r7, #0]
 800a49c:	4649      	mov	r1, r9
 800a49e:	414b      	adcs	r3, r1
 800a4a0:	607b      	str	r3, [r7, #4]
 800a4a2:	f04f 0200 	mov.w	r2, #0
 800a4a6:	f04f 0300 	mov.w	r3, #0
 800a4aa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a4ae:	4659      	mov	r1, fp
 800a4b0:	00cb      	lsls	r3, r1, #3
 800a4b2:	4651      	mov	r1, sl
 800a4b4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a4b8:	4651      	mov	r1, sl
 800a4ba:	00ca      	lsls	r2, r1, #3
 800a4bc:	4610      	mov	r0, r2
 800a4be:	4619      	mov	r1, r3
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	4642      	mov	r2, r8
 800a4c4:	189b      	adds	r3, r3, r2
 800a4c6:	66bb      	str	r3, [r7, #104]	; 0x68
 800a4c8:	464b      	mov	r3, r9
 800a4ca:	460a      	mov	r2, r1
 800a4cc:	eb42 0303 	adc.w	r3, r2, r3
 800a4d0:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a4d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	2200      	movs	r2, #0
 800a4da:	663b      	str	r3, [r7, #96]	; 0x60
 800a4dc:	667a      	str	r2, [r7, #100]	; 0x64
 800a4de:	f04f 0200 	mov.w	r2, #0
 800a4e2:	f04f 0300 	mov.w	r3, #0
 800a4e6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a4ea:	4649      	mov	r1, r9
 800a4ec:	008b      	lsls	r3, r1, #2
 800a4ee:	4641      	mov	r1, r8
 800a4f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a4f4:	4641      	mov	r1, r8
 800a4f6:	008a      	lsls	r2, r1, #2
 800a4f8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a4fc:	f7f5 ff40 	bl	8000380 <__aeabi_uldivmod>
 800a500:	4602      	mov	r2, r0
 800a502:	460b      	mov	r3, r1
 800a504:	4b0d      	ldr	r3, [pc, #52]	; (800a53c <UART_SetConfig+0x4e4>)
 800a506:	fba3 1302 	umull	r1, r3, r3, r2
 800a50a:	095b      	lsrs	r3, r3, #5
 800a50c:	2164      	movs	r1, #100	; 0x64
 800a50e:	fb01 f303 	mul.w	r3, r1, r3
 800a512:	1ad3      	subs	r3, r2, r3
 800a514:	011b      	lsls	r3, r3, #4
 800a516:	3332      	adds	r3, #50	; 0x32
 800a518:	4a08      	ldr	r2, [pc, #32]	; (800a53c <UART_SetConfig+0x4e4>)
 800a51a:	fba2 2303 	umull	r2, r3, r2, r3
 800a51e:	095b      	lsrs	r3, r3, #5
 800a520:	f003 020f 	and.w	r2, r3, #15
 800a524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4422      	add	r2, r4
 800a52c:	609a      	str	r2, [r3, #8]
}
 800a52e:	bf00      	nop
 800a530:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a534:	46bd      	mov	sp, r7
 800a536:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a53a:	bf00      	nop
 800a53c:	51eb851f 	.word	0x51eb851f

0800a540 <__errno>:
 800a540:	4b01      	ldr	r3, [pc, #4]	; (800a548 <__errno+0x8>)
 800a542:	6818      	ldr	r0, [r3, #0]
 800a544:	4770      	bx	lr
 800a546:	bf00      	nop
 800a548:	20000154 	.word	0x20000154

0800a54c <__libc_init_array>:
 800a54c:	b570      	push	{r4, r5, r6, lr}
 800a54e:	4d0d      	ldr	r5, [pc, #52]	; (800a584 <__libc_init_array+0x38>)
 800a550:	4c0d      	ldr	r4, [pc, #52]	; (800a588 <__libc_init_array+0x3c>)
 800a552:	1b64      	subs	r4, r4, r5
 800a554:	10a4      	asrs	r4, r4, #2
 800a556:	2600      	movs	r6, #0
 800a558:	42a6      	cmp	r6, r4
 800a55a:	d109      	bne.n	800a570 <__libc_init_array+0x24>
 800a55c:	4d0b      	ldr	r5, [pc, #44]	; (800a58c <__libc_init_array+0x40>)
 800a55e:	4c0c      	ldr	r4, [pc, #48]	; (800a590 <__libc_init_array+0x44>)
 800a560:	f002 f99c 	bl	800c89c <_init>
 800a564:	1b64      	subs	r4, r4, r5
 800a566:	10a4      	asrs	r4, r4, #2
 800a568:	2600      	movs	r6, #0
 800a56a:	42a6      	cmp	r6, r4
 800a56c:	d105      	bne.n	800a57a <__libc_init_array+0x2e>
 800a56e:	bd70      	pop	{r4, r5, r6, pc}
 800a570:	f855 3b04 	ldr.w	r3, [r5], #4
 800a574:	4798      	blx	r3
 800a576:	3601      	adds	r6, #1
 800a578:	e7ee      	b.n	800a558 <__libc_init_array+0xc>
 800a57a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a57e:	4798      	blx	r3
 800a580:	3601      	adds	r6, #1
 800a582:	e7f2      	b.n	800a56a <__libc_init_array+0x1e>
 800a584:	0800cbe0 	.word	0x0800cbe0
 800a588:	0800cbe0 	.word	0x0800cbe0
 800a58c:	0800cbe0 	.word	0x0800cbe0
 800a590:	0800cbe4 	.word	0x0800cbe4

0800a594 <localtime>:
 800a594:	b538      	push	{r3, r4, r5, lr}
 800a596:	4b0b      	ldr	r3, [pc, #44]	; (800a5c4 <localtime+0x30>)
 800a598:	681d      	ldr	r5, [r3, #0]
 800a59a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800a59c:	4604      	mov	r4, r0
 800a59e:	b953      	cbnz	r3, 800a5b6 <localtime+0x22>
 800a5a0:	2024      	movs	r0, #36	; 0x24
 800a5a2:	f000 f909 	bl	800a7b8 <malloc>
 800a5a6:	4602      	mov	r2, r0
 800a5a8:	63e8      	str	r0, [r5, #60]	; 0x3c
 800a5aa:	b920      	cbnz	r0, 800a5b6 <localtime+0x22>
 800a5ac:	4b06      	ldr	r3, [pc, #24]	; (800a5c8 <localtime+0x34>)
 800a5ae:	4807      	ldr	r0, [pc, #28]	; (800a5cc <localtime+0x38>)
 800a5b0:	2132      	movs	r1, #50	; 0x32
 800a5b2:	f000 fc53 	bl	800ae5c <__assert_func>
 800a5b6:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800a5b8:	4620      	mov	r0, r4
 800a5ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a5be:	f000 b807 	b.w	800a5d0 <localtime_r>
 800a5c2:	bf00      	nop
 800a5c4:	20000154 	.word	0x20000154
 800a5c8:	0800c8dc 	.word	0x0800c8dc
 800a5cc:	0800c8f3 	.word	0x0800c8f3

0800a5d0 <localtime_r>:
 800a5d0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a5d4:	4680      	mov	r8, r0
 800a5d6:	9101      	str	r1, [sp, #4]
 800a5d8:	f000 fcb4 	bl	800af44 <__gettzinfo>
 800a5dc:	9901      	ldr	r1, [sp, #4]
 800a5de:	4605      	mov	r5, r0
 800a5e0:	4640      	mov	r0, r8
 800a5e2:	f000 fcb3 	bl	800af4c <gmtime_r>
 800a5e6:	6943      	ldr	r3, [r0, #20]
 800a5e8:	0799      	lsls	r1, r3, #30
 800a5ea:	4604      	mov	r4, r0
 800a5ec:	f203 776c 	addw	r7, r3, #1900	; 0x76c
 800a5f0:	d105      	bne.n	800a5fe <localtime_r+0x2e>
 800a5f2:	2264      	movs	r2, #100	; 0x64
 800a5f4:	fb97 f3f2 	sdiv	r3, r7, r2
 800a5f8:	fb02 7313 	mls	r3, r2, r3, r7
 800a5fc:	bb73      	cbnz	r3, 800a65c <localtime_r+0x8c>
 800a5fe:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800a602:	fb97 f6f3 	sdiv	r6, r7, r3
 800a606:	fb03 7616 	mls	r6, r3, r6, r7
 800a60a:	fab6 f386 	clz	r3, r6
 800a60e:	095b      	lsrs	r3, r3, #5
 800a610:	4e67      	ldr	r6, [pc, #412]	; (800a7b0 <localtime_r+0x1e0>)
 800a612:	2230      	movs	r2, #48	; 0x30
 800a614:	fb02 6603 	mla	r6, r2, r3, r6
 800a618:	f000 fa8e 	bl	800ab38 <__tz_lock>
 800a61c:	f000 fa98 	bl	800ab50 <_tzset_unlocked>
 800a620:	4b64      	ldr	r3, [pc, #400]	; (800a7b4 <localtime_r+0x1e4>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	b34b      	cbz	r3, 800a67a <localtime_r+0xaa>
 800a626:	686b      	ldr	r3, [r5, #4]
 800a628:	42bb      	cmp	r3, r7
 800a62a:	d119      	bne.n	800a660 <localtime_r+0x90>
 800a62c:	682f      	ldr	r7, [r5, #0]
 800a62e:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a632:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 800a636:	b9df      	cbnz	r7, 800a670 <localtime_r+0xa0>
 800a638:	4282      	cmp	r2, r0
 800a63a:	eb73 0101 	sbcs.w	r1, r3, r1
 800a63e:	da23      	bge.n	800a688 <localtime_r+0xb8>
 800a640:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 800a644:	4282      	cmp	r2, r0
 800a646:	eb73 0701 	sbcs.w	r7, r3, r1
 800a64a:	bfb4      	ite	lt
 800a64c:	2701      	movlt	r7, #1
 800a64e:	2700      	movge	r7, #0
 800a650:	4282      	cmp	r2, r0
 800a652:	418b      	sbcs	r3, r1
 800a654:	6227      	str	r7, [r4, #32]
 800a656:	db19      	blt.n	800a68c <localtime_r+0xbc>
 800a658:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800a65a:	e018      	b.n	800a68e <localtime_r+0xbe>
 800a65c:	2301      	movs	r3, #1
 800a65e:	e7d7      	b.n	800a610 <localtime_r+0x40>
 800a660:	4638      	mov	r0, r7
 800a662:	f000 f9bf 	bl	800a9e4 <__tzcalc_limits>
 800a666:	2800      	cmp	r0, #0
 800a668:	d1e0      	bne.n	800a62c <localtime_r+0x5c>
 800a66a:	f04f 33ff 	mov.w	r3, #4294967295
 800a66e:	e004      	b.n	800a67a <localtime_r+0xaa>
 800a670:	4282      	cmp	r2, r0
 800a672:	eb73 0101 	sbcs.w	r1, r3, r1
 800a676:	da02      	bge.n	800a67e <localtime_r+0xae>
 800a678:	2300      	movs	r3, #0
 800a67a:	6223      	str	r3, [r4, #32]
 800a67c:	e7ec      	b.n	800a658 <localtime_r+0x88>
 800a67e:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 800a682:	4282      	cmp	r2, r0
 800a684:	418b      	sbcs	r3, r1
 800a686:	daf7      	bge.n	800a678 <localtime_r+0xa8>
 800a688:	2301      	movs	r3, #1
 800a68a:	6223      	str	r3, [r4, #32]
 800a68c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800a68e:	6861      	ldr	r1, [r4, #4]
 800a690:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800a694:	203c      	movs	r0, #60	; 0x3c
 800a696:	fb93 f5f2 	sdiv	r5, r3, r2
 800a69a:	fb02 3315 	mls	r3, r2, r5, r3
 800a69e:	fb93 f2f0 	sdiv	r2, r3, r0
 800a6a2:	fb00 3012 	mls	r0, r0, r2, r3
 800a6a6:	6823      	ldr	r3, [r4, #0]
 800a6a8:	1a89      	subs	r1, r1, r2
 800a6aa:	68a2      	ldr	r2, [r4, #8]
 800a6ac:	6061      	str	r1, [r4, #4]
 800a6ae:	1a1b      	subs	r3, r3, r0
 800a6b0:	1b52      	subs	r2, r2, r5
 800a6b2:	2b3b      	cmp	r3, #59	; 0x3b
 800a6b4:	6023      	str	r3, [r4, #0]
 800a6b6:	60a2      	str	r2, [r4, #8]
 800a6b8:	dd35      	ble.n	800a726 <localtime_r+0x156>
 800a6ba:	3101      	adds	r1, #1
 800a6bc:	6061      	str	r1, [r4, #4]
 800a6be:	3b3c      	subs	r3, #60	; 0x3c
 800a6c0:	6023      	str	r3, [r4, #0]
 800a6c2:	6863      	ldr	r3, [r4, #4]
 800a6c4:	2b3b      	cmp	r3, #59	; 0x3b
 800a6c6:	dd34      	ble.n	800a732 <localtime_r+0x162>
 800a6c8:	3201      	adds	r2, #1
 800a6ca:	60a2      	str	r2, [r4, #8]
 800a6cc:	3b3c      	subs	r3, #60	; 0x3c
 800a6ce:	6063      	str	r3, [r4, #4]
 800a6d0:	68a3      	ldr	r3, [r4, #8]
 800a6d2:	2b17      	cmp	r3, #23
 800a6d4:	dd33      	ble.n	800a73e <localtime_r+0x16e>
 800a6d6:	69e2      	ldr	r2, [r4, #28]
 800a6d8:	3201      	adds	r2, #1
 800a6da:	61e2      	str	r2, [r4, #28]
 800a6dc:	69a2      	ldr	r2, [r4, #24]
 800a6de:	3201      	adds	r2, #1
 800a6e0:	2a06      	cmp	r2, #6
 800a6e2:	bfc8      	it	gt
 800a6e4:	2200      	movgt	r2, #0
 800a6e6:	61a2      	str	r2, [r4, #24]
 800a6e8:	68e2      	ldr	r2, [r4, #12]
 800a6ea:	3b18      	subs	r3, #24
 800a6ec:	3201      	adds	r2, #1
 800a6ee:	60a3      	str	r3, [r4, #8]
 800a6f0:	6923      	ldr	r3, [r4, #16]
 800a6f2:	60e2      	str	r2, [r4, #12]
 800a6f4:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 800a6f8:	428a      	cmp	r2, r1
 800a6fa:	dd0e      	ble.n	800a71a <localtime_r+0x14a>
 800a6fc:	2b0b      	cmp	r3, #11
 800a6fe:	eba2 0201 	sub.w	r2, r2, r1
 800a702:	60e2      	str	r2, [r4, #12]
 800a704:	f103 0201 	add.w	r2, r3, #1
 800a708:	bf09      	itett	eq
 800a70a:	6963      	ldreq	r3, [r4, #20]
 800a70c:	6122      	strne	r2, [r4, #16]
 800a70e:	2200      	moveq	r2, #0
 800a710:	3301      	addeq	r3, #1
 800a712:	bf02      	ittt	eq
 800a714:	6122      	streq	r2, [r4, #16]
 800a716:	6163      	streq	r3, [r4, #20]
 800a718:	61e2      	streq	r2, [r4, #28]
 800a71a:	f000 fa13 	bl	800ab44 <__tz_unlock>
 800a71e:	4620      	mov	r0, r4
 800a720:	b002      	add	sp, #8
 800a722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a726:	2b00      	cmp	r3, #0
 800a728:	dacb      	bge.n	800a6c2 <localtime_r+0xf2>
 800a72a:	3901      	subs	r1, #1
 800a72c:	6061      	str	r1, [r4, #4]
 800a72e:	333c      	adds	r3, #60	; 0x3c
 800a730:	e7c6      	b.n	800a6c0 <localtime_r+0xf0>
 800a732:	2b00      	cmp	r3, #0
 800a734:	dacc      	bge.n	800a6d0 <localtime_r+0x100>
 800a736:	3a01      	subs	r2, #1
 800a738:	60a2      	str	r2, [r4, #8]
 800a73a:	333c      	adds	r3, #60	; 0x3c
 800a73c:	e7c7      	b.n	800a6ce <localtime_r+0xfe>
 800a73e:	2b00      	cmp	r3, #0
 800a740:	daeb      	bge.n	800a71a <localtime_r+0x14a>
 800a742:	69e2      	ldr	r2, [r4, #28]
 800a744:	3a01      	subs	r2, #1
 800a746:	61e2      	str	r2, [r4, #28]
 800a748:	69a2      	ldr	r2, [r4, #24]
 800a74a:	3a01      	subs	r2, #1
 800a74c:	bf48      	it	mi
 800a74e:	2206      	movmi	r2, #6
 800a750:	61a2      	str	r2, [r4, #24]
 800a752:	68e2      	ldr	r2, [r4, #12]
 800a754:	3318      	adds	r3, #24
 800a756:	3a01      	subs	r2, #1
 800a758:	60e2      	str	r2, [r4, #12]
 800a75a:	60a3      	str	r3, [r4, #8]
 800a75c:	2a00      	cmp	r2, #0
 800a75e:	d1dc      	bne.n	800a71a <localtime_r+0x14a>
 800a760:	6923      	ldr	r3, [r4, #16]
 800a762:	3b01      	subs	r3, #1
 800a764:	d405      	bmi.n	800a772 <localtime_r+0x1a2>
 800a766:	6123      	str	r3, [r4, #16]
 800a768:	6923      	ldr	r3, [r4, #16]
 800a76a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800a76e:	60e3      	str	r3, [r4, #12]
 800a770:	e7d3      	b.n	800a71a <localtime_r+0x14a>
 800a772:	230b      	movs	r3, #11
 800a774:	6123      	str	r3, [r4, #16]
 800a776:	6963      	ldr	r3, [r4, #20]
 800a778:	1e5a      	subs	r2, r3, #1
 800a77a:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 800a77e:	6162      	str	r2, [r4, #20]
 800a780:	079a      	lsls	r2, r3, #30
 800a782:	d105      	bne.n	800a790 <localtime_r+0x1c0>
 800a784:	2164      	movs	r1, #100	; 0x64
 800a786:	fb93 f2f1 	sdiv	r2, r3, r1
 800a78a:	fb01 3212 	mls	r2, r1, r2, r3
 800a78e:	b962      	cbnz	r2, 800a7aa <localtime_r+0x1da>
 800a790:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800a794:	fb93 f1f2 	sdiv	r1, r3, r2
 800a798:	fb02 3311 	mls	r3, r2, r1, r3
 800a79c:	fab3 f383 	clz	r3, r3
 800a7a0:	095b      	lsrs	r3, r3, #5
 800a7a2:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800a7a6:	61e3      	str	r3, [r4, #28]
 800a7a8:	e7de      	b.n	800a768 <localtime_r+0x198>
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	e7f9      	b.n	800a7a2 <localtime_r+0x1d2>
 800a7ae:	bf00      	nop
 800a7b0:	0800c950 	.word	0x0800c950
 800a7b4:	20000f70 	.word	0x20000f70

0800a7b8 <malloc>:
 800a7b8:	4b02      	ldr	r3, [pc, #8]	; (800a7c4 <malloc+0xc>)
 800a7ba:	4601      	mov	r1, r0
 800a7bc:	6818      	ldr	r0, [r3, #0]
 800a7be:	f000 b88d 	b.w	800a8dc <_malloc_r>
 800a7c2:	bf00      	nop
 800a7c4:	20000154 	.word	0x20000154

0800a7c8 <free>:
 800a7c8:	4b02      	ldr	r3, [pc, #8]	; (800a7d4 <free+0xc>)
 800a7ca:	4601      	mov	r1, r0
 800a7cc:	6818      	ldr	r0, [r3, #0]
 800a7ce:	f000 b819 	b.w	800a804 <_free_r>
 800a7d2:	bf00      	nop
 800a7d4:	20000154 	.word	0x20000154

0800a7d8 <memcpy>:
 800a7d8:	440a      	add	r2, r1
 800a7da:	4291      	cmp	r1, r2
 800a7dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800a7e0:	d100      	bne.n	800a7e4 <memcpy+0xc>
 800a7e2:	4770      	bx	lr
 800a7e4:	b510      	push	{r4, lr}
 800a7e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7ee:	4291      	cmp	r1, r2
 800a7f0:	d1f9      	bne.n	800a7e6 <memcpy+0xe>
 800a7f2:	bd10      	pop	{r4, pc}

0800a7f4 <memset>:
 800a7f4:	4402      	add	r2, r0
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d100      	bne.n	800a7fe <memset+0xa>
 800a7fc:	4770      	bx	lr
 800a7fe:	f803 1b01 	strb.w	r1, [r3], #1
 800a802:	e7f9      	b.n	800a7f8 <memset+0x4>

0800a804 <_free_r>:
 800a804:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a806:	2900      	cmp	r1, #0
 800a808:	d044      	beq.n	800a894 <_free_r+0x90>
 800a80a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a80e:	9001      	str	r0, [sp, #4]
 800a810:	2b00      	cmp	r3, #0
 800a812:	f1a1 0404 	sub.w	r4, r1, #4
 800a816:	bfb8      	it	lt
 800a818:	18e4      	addlt	r4, r4, r3
 800a81a:	f000 fc49 	bl	800b0b0 <__malloc_lock>
 800a81e:	4a1e      	ldr	r2, [pc, #120]	; (800a898 <_free_r+0x94>)
 800a820:	9801      	ldr	r0, [sp, #4]
 800a822:	6813      	ldr	r3, [r2, #0]
 800a824:	b933      	cbnz	r3, 800a834 <_free_r+0x30>
 800a826:	6063      	str	r3, [r4, #4]
 800a828:	6014      	str	r4, [r2, #0]
 800a82a:	b003      	add	sp, #12
 800a82c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a830:	f000 bc44 	b.w	800b0bc <__malloc_unlock>
 800a834:	42a3      	cmp	r3, r4
 800a836:	d908      	bls.n	800a84a <_free_r+0x46>
 800a838:	6825      	ldr	r5, [r4, #0]
 800a83a:	1961      	adds	r1, r4, r5
 800a83c:	428b      	cmp	r3, r1
 800a83e:	bf01      	itttt	eq
 800a840:	6819      	ldreq	r1, [r3, #0]
 800a842:	685b      	ldreq	r3, [r3, #4]
 800a844:	1949      	addeq	r1, r1, r5
 800a846:	6021      	streq	r1, [r4, #0]
 800a848:	e7ed      	b.n	800a826 <_free_r+0x22>
 800a84a:	461a      	mov	r2, r3
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	b10b      	cbz	r3, 800a854 <_free_r+0x50>
 800a850:	42a3      	cmp	r3, r4
 800a852:	d9fa      	bls.n	800a84a <_free_r+0x46>
 800a854:	6811      	ldr	r1, [r2, #0]
 800a856:	1855      	adds	r5, r2, r1
 800a858:	42a5      	cmp	r5, r4
 800a85a:	d10b      	bne.n	800a874 <_free_r+0x70>
 800a85c:	6824      	ldr	r4, [r4, #0]
 800a85e:	4421      	add	r1, r4
 800a860:	1854      	adds	r4, r2, r1
 800a862:	42a3      	cmp	r3, r4
 800a864:	6011      	str	r1, [r2, #0]
 800a866:	d1e0      	bne.n	800a82a <_free_r+0x26>
 800a868:	681c      	ldr	r4, [r3, #0]
 800a86a:	685b      	ldr	r3, [r3, #4]
 800a86c:	6053      	str	r3, [r2, #4]
 800a86e:	4421      	add	r1, r4
 800a870:	6011      	str	r1, [r2, #0]
 800a872:	e7da      	b.n	800a82a <_free_r+0x26>
 800a874:	d902      	bls.n	800a87c <_free_r+0x78>
 800a876:	230c      	movs	r3, #12
 800a878:	6003      	str	r3, [r0, #0]
 800a87a:	e7d6      	b.n	800a82a <_free_r+0x26>
 800a87c:	6825      	ldr	r5, [r4, #0]
 800a87e:	1961      	adds	r1, r4, r5
 800a880:	428b      	cmp	r3, r1
 800a882:	bf04      	itt	eq
 800a884:	6819      	ldreq	r1, [r3, #0]
 800a886:	685b      	ldreq	r3, [r3, #4]
 800a888:	6063      	str	r3, [r4, #4]
 800a88a:	bf04      	itt	eq
 800a88c:	1949      	addeq	r1, r1, r5
 800a88e:	6021      	streq	r1, [r4, #0]
 800a890:	6054      	str	r4, [r2, #4]
 800a892:	e7ca      	b.n	800a82a <_free_r+0x26>
 800a894:	b003      	add	sp, #12
 800a896:	bd30      	pop	{r4, r5, pc}
 800a898:	20000f4c 	.word	0x20000f4c

0800a89c <sbrk_aligned>:
 800a89c:	b570      	push	{r4, r5, r6, lr}
 800a89e:	4e0e      	ldr	r6, [pc, #56]	; (800a8d8 <sbrk_aligned+0x3c>)
 800a8a0:	460c      	mov	r4, r1
 800a8a2:	6831      	ldr	r1, [r6, #0]
 800a8a4:	4605      	mov	r5, r0
 800a8a6:	b911      	cbnz	r1, 800a8ae <sbrk_aligned+0x12>
 800a8a8:	f000 f88c 	bl	800a9c4 <_sbrk_r>
 800a8ac:	6030      	str	r0, [r6, #0]
 800a8ae:	4621      	mov	r1, r4
 800a8b0:	4628      	mov	r0, r5
 800a8b2:	f000 f887 	bl	800a9c4 <_sbrk_r>
 800a8b6:	1c43      	adds	r3, r0, #1
 800a8b8:	d00a      	beq.n	800a8d0 <sbrk_aligned+0x34>
 800a8ba:	1cc4      	adds	r4, r0, #3
 800a8bc:	f024 0403 	bic.w	r4, r4, #3
 800a8c0:	42a0      	cmp	r0, r4
 800a8c2:	d007      	beq.n	800a8d4 <sbrk_aligned+0x38>
 800a8c4:	1a21      	subs	r1, r4, r0
 800a8c6:	4628      	mov	r0, r5
 800a8c8:	f000 f87c 	bl	800a9c4 <_sbrk_r>
 800a8cc:	3001      	adds	r0, #1
 800a8ce:	d101      	bne.n	800a8d4 <sbrk_aligned+0x38>
 800a8d0:	f04f 34ff 	mov.w	r4, #4294967295
 800a8d4:	4620      	mov	r0, r4
 800a8d6:	bd70      	pop	{r4, r5, r6, pc}
 800a8d8:	20000f50 	.word	0x20000f50

0800a8dc <_malloc_r>:
 800a8dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8e0:	1ccd      	adds	r5, r1, #3
 800a8e2:	f025 0503 	bic.w	r5, r5, #3
 800a8e6:	3508      	adds	r5, #8
 800a8e8:	2d0c      	cmp	r5, #12
 800a8ea:	bf38      	it	cc
 800a8ec:	250c      	movcc	r5, #12
 800a8ee:	2d00      	cmp	r5, #0
 800a8f0:	4607      	mov	r7, r0
 800a8f2:	db01      	blt.n	800a8f8 <_malloc_r+0x1c>
 800a8f4:	42a9      	cmp	r1, r5
 800a8f6:	d905      	bls.n	800a904 <_malloc_r+0x28>
 800a8f8:	230c      	movs	r3, #12
 800a8fa:	603b      	str	r3, [r7, #0]
 800a8fc:	2600      	movs	r6, #0
 800a8fe:	4630      	mov	r0, r6
 800a900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a904:	4e2e      	ldr	r6, [pc, #184]	; (800a9c0 <_malloc_r+0xe4>)
 800a906:	f000 fbd3 	bl	800b0b0 <__malloc_lock>
 800a90a:	6833      	ldr	r3, [r6, #0]
 800a90c:	461c      	mov	r4, r3
 800a90e:	bb34      	cbnz	r4, 800a95e <_malloc_r+0x82>
 800a910:	4629      	mov	r1, r5
 800a912:	4638      	mov	r0, r7
 800a914:	f7ff ffc2 	bl	800a89c <sbrk_aligned>
 800a918:	1c43      	adds	r3, r0, #1
 800a91a:	4604      	mov	r4, r0
 800a91c:	d14d      	bne.n	800a9ba <_malloc_r+0xde>
 800a91e:	6834      	ldr	r4, [r6, #0]
 800a920:	4626      	mov	r6, r4
 800a922:	2e00      	cmp	r6, #0
 800a924:	d140      	bne.n	800a9a8 <_malloc_r+0xcc>
 800a926:	6823      	ldr	r3, [r4, #0]
 800a928:	4631      	mov	r1, r6
 800a92a:	4638      	mov	r0, r7
 800a92c:	eb04 0803 	add.w	r8, r4, r3
 800a930:	f000 f848 	bl	800a9c4 <_sbrk_r>
 800a934:	4580      	cmp	r8, r0
 800a936:	d13a      	bne.n	800a9ae <_malloc_r+0xd2>
 800a938:	6821      	ldr	r1, [r4, #0]
 800a93a:	3503      	adds	r5, #3
 800a93c:	1a6d      	subs	r5, r5, r1
 800a93e:	f025 0503 	bic.w	r5, r5, #3
 800a942:	3508      	adds	r5, #8
 800a944:	2d0c      	cmp	r5, #12
 800a946:	bf38      	it	cc
 800a948:	250c      	movcc	r5, #12
 800a94a:	4629      	mov	r1, r5
 800a94c:	4638      	mov	r0, r7
 800a94e:	f7ff ffa5 	bl	800a89c <sbrk_aligned>
 800a952:	3001      	adds	r0, #1
 800a954:	d02b      	beq.n	800a9ae <_malloc_r+0xd2>
 800a956:	6823      	ldr	r3, [r4, #0]
 800a958:	442b      	add	r3, r5
 800a95a:	6023      	str	r3, [r4, #0]
 800a95c:	e00e      	b.n	800a97c <_malloc_r+0xa0>
 800a95e:	6822      	ldr	r2, [r4, #0]
 800a960:	1b52      	subs	r2, r2, r5
 800a962:	d41e      	bmi.n	800a9a2 <_malloc_r+0xc6>
 800a964:	2a0b      	cmp	r2, #11
 800a966:	d916      	bls.n	800a996 <_malloc_r+0xba>
 800a968:	1961      	adds	r1, r4, r5
 800a96a:	42a3      	cmp	r3, r4
 800a96c:	6025      	str	r5, [r4, #0]
 800a96e:	bf18      	it	ne
 800a970:	6059      	strne	r1, [r3, #4]
 800a972:	6863      	ldr	r3, [r4, #4]
 800a974:	bf08      	it	eq
 800a976:	6031      	streq	r1, [r6, #0]
 800a978:	5162      	str	r2, [r4, r5]
 800a97a:	604b      	str	r3, [r1, #4]
 800a97c:	4638      	mov	r0, r7
 800a97e:	f104 060b 	add.w	r6, r4, #11
 800a982:	f000 fb9b 	bl	800b0bc <__malloc_unlock>
 800a986:	f026 0607 	bic.w	r6, r6, #7
 800a98a:	1d23      	adds	r3, r4, #4
 800a98c:	1af2      	subs	r2, r6, r3
 800a98e:	d0b6      	beq.n	800a8fe <_malloc_r+0x22>
 800a990:	1b9b      	subs	r3, r3, r6
 800a992:	50a3      	str	r3, [r4, r2]
 800a994:	e7b3      	b.n	800a8fe <_malloc_r+0x22>
 800a996:	6862      	ldr	r2, [r4, #4]
 800a998:	42a3      	cmp	r3, r4
 800a99a:	bf0c      	ite	eq
 800a99c:	6032      	streq	r2, [r6, #0]
 800a99e:	605a      	strne	r2, [r3, #4]
 800a9a0:	e7ec      	b.n	800a97c <_malloc_r+0xa0>
 800a9a2:	4623      	mov	r3, r4
 800a9a4:	6864      	ldr	r4, [r4, #4]
 800a9a6:	e7b2      	b.n	800a90e <_malloc_r+0x32>
 800a9a8:	4634      	mov	r4, r6
 800a9aa:	6876      	ldr	r6, [r6, #4]
 800a9ac:	e7b9      	b.n	800a922 <_malloc_r+0x46>
 800a9ae:	230c      	movs	r3, #12
 800a9b0:	603b      	str	r3, [r7, #0]
 800a9b2:	4638      	mov	r0, r7
 800a9b4:	f000 fb82 	bl	800b0bc <__malloc_unlock>
 800a9b8:	e7a1      	b.n	800a8fe <_malloc_r+0x22>
 800a9ba:	6025      	str	r5, [r4, #0]
 800a9bc:	e7de      	b.n	800a97c <_malloc_r+0xa0>
 800a9be:	bf00      	nop
 800a9c0:	20000f4c 	.word	0x20000f4c

0800a9c4 <_sbrk_r>:
 800a9c4:	b538      	push	{r3, r4, r5, lr}
 800a9c6:	4d06      	ldr	r5, [pc, #24]	; (800a9e0 <_sbrk_r+0x1c>)
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	4604      	mov	r4, r0
 800a9cc:	4608      	mov	r0, r1
 800a9ce:	602b      	str	r3, [r5, #0]
 800a9d0:	f7f9 f806 	bl	80039e0 <_sbrk>
 800a9d4:	1c43      	adds	r3, r0, #1
 800a9d6:	d102      	bne.n	800a9de <_sbrk_r+0x1a>
 800a9d8:	682b      	ldr	r3, [r5, #0]
 800a9da:	b103      	cbz	r3, 800a9de <_sbrk_r+0x1a>
 800a9dc:	6023      	str	r3, [r4, #0]
 800a9de:	bd38      	pop	{r3, r4, r5, pc}
 800a9e0:	20000f80 	.word	0x20000f80

0800a9e4 <__tzcalc_limits>:
 800a9e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9e8:	4605      	mov	r5, r0
 800a9ea:	f000 faab 	bl	800af44 <__gettzinfo>
 800a9ee:	f240 73b1 	movw	r3, #1969	; 0x7b1
 800a9f2:	429d      	cmp	r5, r3
 800a9f4:	f340 8099 	ble.w	800ab2a <__tzcalc_limits+0x146>
 800a9f8:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 800a9fc:	18ac      	adds	r4, r5, r2
 800a9fe:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 800aa02:	f240 126d 	movw	r2, #365	; 0x16d
 800aa06:	10a4      	asrs	r4, r4, #2
 800aa08:	fb02 4403 	mla	r4, r2, r3, r4
 800aa0c:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800aa10:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 800aa14:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa18:	441c      	add	r4, r3
 800aa1a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800aa1e:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 800aa22:	fb95 fcf3 	sdiv	ip, r5, r3
 800aa26:	fb03 5c1c 	mls	ip, r3, ip, r5
 800aa2a:	186a      	adds	r2, r5, r1
 800aa2c:	fabc f68c 	clz	r6, ip
 800aa30:	fbb2 f2f3 	udiv	r2, r2, r3
 800aa34:	f005 0303 	and.w	r3, r5, #3
 800aa38:	4414      	add	r4, r2
 800aa3a:	2264      	movs	r2, #100	; 0x64
 800aa3c:	6045      	str	r5, [r0, #4]
 800aa3e:	fb95 f7f2 	sdiv	r7, r5, r2
 800aa42:	0976      	lsrs	r6, r6, #5
 800aa44:	fb02 5717 	mls	r7, r2, r7, r5
 800aa48:	4601      	mov	r1, r0
 800aa4a:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 800aa4e:	9300      	str	r3, [sp, #0]
 800aa50:	f04f 0a07 	mov.w	sl, #7
 800aa54:	7a0d      	ldrb	r5, [r1, #8]
 800aa56:	694b      	ldr	r3, [r1, #20]
 800aa58:	2d4a      	cmp	r5, #74	; 0x4a
 800aa5a:	d12d      	bne.n	800aab8 <__tzcalc_limits+0xd4>
 800aa5c:	9a00      	ldr	r2, [sp, #0]
 800aa5e:	eb04 0e03 	add.w	lr, r4, r3
 800aa62:	b902      	cbnz	r2, 800aa66 <__tzcalc_limits+0x82>
 800aa64:	b917      	cbnz	r7, 800aa6c <__tzcalc_limits+0x88>
 800aa66:	f1bc 0f00 	cmp.w	ip, #0
 800aa6a:	d123      	bne.n	800aab4 <__tzcalc_limits+0xd0>
 800aa6c:	2b3b      	cmp	r3, #59	; 0x3b
 800aa6e:	bfd4      	ite	le
 800aa70:	2300      	movle	r3, #0
 800aa72:	2301      	movgt	r3, #1
 800aa74:	4473      	add	r3, lr
 800aa76:	3b01      	subs	r3, #1
 800aa78:	698d      	ldr	r5, [r1, #24]
 800aa7a:	4a2d      	ldr	r2, [pc, #180]	; (800ab30 <__tzcalc_limits+0x14c>)
 800aa7c:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 800aa80:	fbc3 5e02 	smlal	r5, lr, r3, r2
 800aa84:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800aa86:	18ed      	adds	r5, r5, r3
 800aa88:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 800aa8c:	e9c1 5308 	strd	r5, r3, [r1, #32]
 800aa90:	3128      	adds	r1, #40	; 0x28
 800aa92:	458b      	cmp	fp, r1
 800aa94:	d1de      	bne.n	800aa54 <__tzcalc_limits+0x70>
 800aa96:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 800aa9a:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 800aa9e:	428c      	cmp	r4, r1
 800aaa0:	eb72 0303 	sbcs.w	r3, r2, r3
 800aaa4:	bfb4      	ite	lt
 800aaa6:	2301      	movlt	r3, #1
 800aaa8:	2300      	movge	r3, #0
 800aaaa:	6003      	str	r3, [r0, #0]
 800aaac:	2001      	movs	r0, #1
 800aaae:	b003      	add	sp, #12
 800aab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aab4:	2300      	movs	r3, #0
 800aab6:	e7dd      	b.n	800aa74 <__tzcalc_limits+0x90>
 800aab8:	2d44      	cmp	r5, #68	; 0x44
 800aaba:	d101      	bne.n	800aac0 <__tzcalc_limits+0xdc>
 800aabc:	4423      	add	r3, r4
 800aabe:	e7db      	b.n	800aa78 <__tzcalc_limits+0x94>
 800aac0:	9a00      	ldr	r2, [sp, #0]
 800aac2:	bb62      	cbnz	r2, 800ab1e <__tzcalc_limits+0x13a>
 800aac4:	2f00      	cmp	r7, #0
 800aac6:	bf0c      	ite	eq
 800aac8:	4635      	moveq	r5, r6
 800aaca:	2501      	movne	r5, #1
 800aacc:	68ca      	ldr	r2, [r1, #12]
 800aace:	9201      	str	r2, [sp, #4]
 800aad0:	4a18      	ldr	r2, [pc, #96]	; (800ab34 <__tzcalc_limits+0x150>)
 800aad2:	f04f 0930 	mov.w	r9, #48	; 0x30
 800aad6:	fb09 2505 	mla	r5, r9, r5, r2
 800aada:	46a6      	mov	lr, r4
 800aadc:	f04f 0800 	mov.w	r8, #0
 800aae0:	3d04      	subs	r5, #4
 800aae2:	9a01      	ldr	r2, [sp, #4]
 800aae4:	f108 0801 	add.w	r8, r8, #1
 800aae8:	4542      	cmp	r2, r8
 800aaea:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 800aaee:	dc18      	bgt.n	800ab22 <__tzcalc_limits+0x13e>
 800aaf0:	f10e 0504 	add.w	r5, lr, #4
 800aaf4:	fb95 f8fa 	sdiv	r8, r5, sl
 800aaf8:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 800aafc:	eba5 0808 	sub.w	r8, r5, r8
 800ab00:	ebb3 0808 	subs.w	r8, r3, r8
 800ab04:	690b      	ldr	r3, [r1, #16]
 800ab06:	f103 33ff 	add.w	r3, r3, #4294967295
 800ab0a:	bf48      	it	mi
 800ab0c:	f108 0807 	addmi.w	r8, r8, #7
 800ab10:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800ab14:	4443      	add	r3, r8
 800ab16:	454b      	cmp	r3, r9
 800ab18:	da05      	bge.n	800ab26 <__tzcalc_limits+0x142>
 800ab1a:	4473      	add	r3, lr
 800ab1c:	e7ac      	b.n	800aa78 <__tzcalc_limits+0x94>
 800ab1e:	4635      	mov	r5, r6
 800ab20:	e7d4      	b.n	800aacc <__tzcalc_limits+0xe8>
 800ab22:	44ce      	add	lr, r9
 800ab24:	e7dd      	b.n	800aae2 <__tzcalc_limits+0xfe>
 800ab26:	3b07      	subs	r3, #7
 800ab28:	e7f5      	b.n	800ab16 <__tzcalc_limits+0x132>
 800ab2a:	2000      	movs	r0, #0
 800ab2c:	e7bf      	b.n	800aaae <__tzcalc_limits+0xca>
 800ab2e:	bf00      	nop
 800ab30:	00015180 	.word	0x00015180
 800ab34:	0800c950 	.word	0x0800c950

0800ab38 <__tz_lock>:
 800ab38:	4801      	ldr	r0, [pc, #4]	; (800ab40 <__tz_lock+0x8>)
 800ab3a:	f000 bab4 	b.w	800b0a6 <__retarget_lock_acquire>
 800ab3e:	bf00      	nop
 800ab40:	20000f7c 	.word	0x20000f7c

0800ab44 <__tz_unlock>:
 800ab44:	4801      	ldr	r0, [pc, #4]	; (800ab4c <__tz_unlock+0x8>)
 800ab46:	f000 bab0 	b.w	800b0aa <__retarget_lock_release>
 800ab4a:	bf00      	nop
 800ab4c:	20000f7c 	.word	0x20000f7c

0800ab50 <_tzset_unlocked>:
 800ab50:	4b01      	ldr	r3, [pc, #4]	; (800ab58 <_tzset_unlocked+0x8>)
 800ab52:	6818      	ldr	r0, [r3, #0]
 800ab54:	f000 b802 	b.w	800ab5c <_tzset_unlocked_r>
 800ab58:	20000154 	.word	0x20000154

0800ab5c <_tzset_unlocked_r>:
 800ab5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab60:	b08d      	sub	sp, #52	; 0x34
 800ab62:	4607      	mov	r7, r0
 800ab64:	f000 f9ee 	bl	800af44 <__gettzinfo>
 800ab68:	49b0      	ldr	r1, [pc, #704]	; (800ae2c <_tzset_unlocked_r+0x2d0>)
 800ab6a:	4eb1      	ldr	r6, [pc, #708]	; (800ae30 <_tzset_unlocked_r+0x2d4>)
 800ab6c:	4605      	mov	r5, r0
 800ab6e:	4638      	mov	r0, r7
 800ab70:	f000 f9e0 	bl	800af34 <_getenv_r>
 800ab74:	4604      	mov	r4, r0
 800ab76:	b970      	cbnz	r0, 800ab96 <_tzset_unlocked_r+0x3a>
 800ab78:	4bae      	ldr	r3, [pc, #696]	; (800ae34 <_tzset_unlocked_r+0x2d8>)
 800ab7a:	4aaf      	ldr	r2, [pc, #700]	; (800ae38 <_tzset_unlocked_r+0x2dc>)
 800ab7c:	6018      	str	r0, [r3, #0]
 800ab7e:	4baf      	ldr	r3, [pc, #700]	; (800ae3c <_tzset_unlocked_r+0x2e0>)
 800ab80:	6018      	str	r0, [r3, #0]
 800ab82:	4baf      	ldr	r3, [pc, #700]	; (800ae40 <_tzset_unlocked_r+0x2e4>)
 800ab84:	6830      	ldr	r0, [r6, #0]
 800ab86:	e9c3 2200 	strd	r2, r2, [r3]
 800ab8a:	f7ff fe1d 	bl	800a7c8 <free>
 800ab8e:	6034      	str	r4, [r6, #0]
 800ab90:	b00d      	add	sp, #52	; 0x34
 800ab92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab96:	6831      	ldr	r1, [r6, #0]
 800ab98:	2900      	cmp	r1, #0
 800ab9a:	d162      	bne.n	800ac62 <_tzset_unlocked_r+0x106>
 800ab9c:	6830      	ldr	r0, [r6, #0]
 800ab9e:	f7ff fe13 	bl	800a7c8 <free>
 800aba2:	4620      	mov	r0, r4
 800aba4:	f7f5 fb3e 	bl	8000224 <strlen>
 800aba8:	1c41      	adds	r1, r0, #1
 800abaa:	4638      	mov	r0, r7
 800abac:	f7ff fe96 	bl	800a8dc <_malloc_r>
 800abb0:	6030      	str	r0, [r6, #0]
 800abb2:	2800      	cmp	r0, #0
 800abb4:	d15a      	bne.n	800ac6c <_tzset_unlocked_r+0x110>
 800abb6:	7823      	ldrb	r3, [r4, #0]
 800abb8:	4aa2      	ldr	r2, [pc, #648]	; (800ae44 <_tzset_unlocked_r+0x2e8>)
 800abba:	49a3      	ldr	r1, [pc, #652]	; (800ae48 <_tzset_unlocked_r+0x2ec>)
 800abbc:	2b3a      	cmp	r3, #58	; 0x3a
 800abbe:	bf08      	it	eq
 800abc0:	3401      	addeq	r4, #1
 800abc2:	ae0a      	add	r6, sp, #40	; 0x28
 800abc4:	4633      	mov	r3, r6
 800abc6:	4620      	mov	r0, r4
 800abc8:	f000 fd6c 	bl	800b6a4 <siscanf>
 800abcc:	2800      	cmp	r0, #0
 800abce:	dddf      	ble.n	800ab90 <_tzset_unlocked_r+0x34>
 800abd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abd2:	18e7      	adds	r7, r4, r3
 800abd4:	5ce3      	ldrb	r3, [r4, r3]
 800abd6:	2b2d      	cmp	r3, #45	; 0x2d
 800abd8:	d14c      	bne.n	800ac74 <_tzset_unlocked_r+0x118>
 800abda:	3701      	adds	r7, #1
 800abdc:	f04f 38ff 	mov.w	r8, #4294967295
 800abe0:	f10d 0a20 	add.w	sl, sp, #32
 800abe4:	f10d 0b1e 	add.w	fp, sp, #30
 800abe8:	2400      	movs	r4, #0
 800abea:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 800abee:	4997      	ldr	r1, [pc, #604]	; (800ae4c <_tzset_unlocked_r+0x2f0>)
 800abf0:	9603      	str	r6, [sp, #12]
 800abf2:	f8cd b000 	str.w	fp, [sp]
 800abf6:	4633      	mov	r3, r6
 800abf8:	aa07      	add	r2, sp, #28
 800abfa:	4638      	mov	r0, r7
 800abfc:	f8ad 401e 	strh.w	r4, [sp, #30]
 800ac00:	f8ad 4020 	strh.w	r4, [sp, #32]
 800ac04:	f000 fd4e 	bl	800b6a4 <siscanf>
 800ac08:	42a0      	cmp	r0, r4
 800ac0a:	ddc1      	ble.n	800ab90 <_tzset_unlocked_r+0x34>
 800ac0c:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ac10:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ac14:	f8df 9240 	ldr.w	r9, [pc, #576]	; 800ae58 <_tzset_unlocked_r+0x2fc>
 800ac18:	213c      	movs	r1, #60	; 0x3c
 800ac1a:	fb01 3302 	mla	r3, r1, r2, r3
 800ac1e:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ac22:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800ac26:	fb01 3302 	mla	r3, r1, r2, r3
 800ac2a:	fb08 f303 	mul.w	r3, r8, r3
 800ac2e:	f8df 8210 	ldr.w	r8, [pc, #528]	; 800ae40 <_tzset_unlocked_r+0x2e4>
 800ac32:	62ab      	str	r3, [r5, #40]	; 0x28
 800ac34:	4b83      	ldr	r3, [pc, #524]	; (800ae44 <_tzset_unlocked_r+0x2e8>)
 800ac36:	f8c8 3000 	str.w	r3, [r8]
 800ac3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac3c:	4982      	ldr	r1, [pc, #520]	; (800ae48 <_tzset_unlocked_r+0x2ec>)
 800ac3e:	441f      	add	r7, r3
 800ac40:	464a      	mov	r2, r9
 800ac42:	4633      	mov	r3, r6
 800ac44:	4638      	mov	r0, r7
 800ac46:	f000 fd2d 	bl	800b6a4 <siscanf>
 800ac4a:	42a0      	cmp	r0, r4
 800ac4c:	dc18      	bgt.n	800ac80 <_tzset_unlocked_r+0x124>
 800ac4e:	f8d8 3000 	ldr.w	r3, [r8]
 800ac52:	f8c8 3004 	str.w	r3, [r8, #4]
 800ac56:	4b77      	ldr	r3, [pc, #476]	; (800ae34 <_tzset_unlocked_r+0x2d8>)
 800ac58:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800ac5a:	601a      	str	r2, [r3, #0]
 800ac5c:	4b77      	ldr	r3, [pc, #476]	; (800ae3c <_tzset_unlocked_r+0x2e0>)
 800ac5e:	601c      	str	r4, [r3, #0]
 800ac60:	e796      	b.n	800ab90 <_tzset_unlocked_r+0x34>
 800ac62:	f7f5 fad5 	bl	8000210 <strcmp>
 800ac66:	2800      	cmp	r0, #0
 800ac68:	d198      	bne.n	800ab9c <_tzset_unlocked_r+0x40>
 800ac6a:	e791      	b.n	800ab90 <_tzset_unlocked_r+0x34>
 800ac6c:	4621      	mov	r1, r4
 800ac6e:	f000 fd8a 	bl	800b786 <strcpy>
 800ac72:	e7a0      	b.n	800abb6 <_tzset_unlocked_r+0x5a>
 800ac74:	2b2b      	cmp	r3, #43	; 0x2b
 800ac76:	bf08      	it	eq
 800ac78:	3701      	addeq	r7, #1
 800ac7a:	f04f 0801 	mov.w	r8, #1
 800ac7e:	e7af      	b.n	800abe0 <_tzset_unlocked_r+0x84>
 800ac80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac82:	f8c8 9004 	str.w	r9, [r8, #4]
 800ac86:	18fc      	adds	r4, r7, r3
 800ac88:	5cfb      	ldrb	r3, [r7, r3]
 800ac8a:	2b2d      	cmp	r3, #45	; 0x2d
 800ac8c:	f040 808b 	bne.w	800ada6 <_tzset_unlocked_r+0x24a>
 800ac90:	3401      	adds	r4, #1
 800ac92:	f04f 37ff 	mov.w	r7, #4294967295
 800ac96:	2300      	movs	r3, #0
 800ac98:	f8ad 301c 	strh.w	r3, [sp, #28]
 800ac9c:	f8ad 301e 	strh.w	r3, [sp, #30]
 800aca0:	f8ad 3020 	strh.w	r3, [sp, #32]
 800aca4:	930a      	str	r3, [sp, #40]	; 0x28
 800aca6:	e9cd a602 	strd	sl, r6, [sp, #8]
 800acaa:	e9cd b600 	strd	fp, r6, [sp]
 800acae:	4967      	ldr	r1, [pc, #412]	; (800ae4c <_tzset_unlocked_r+0x2f0>)
 800acb0:	4633      	mov	r3, r6
 800acb2:	aa07      	add	r2, sp, #28
 800acb4:	4620      	mov	r0, r4
 800acb6:	f000 fcf5 	bl	800b6a4 <siscanf>
 800acba:	2800      	cmp	r0, #0
 800acbc:	dc78      	bgt.n	800adb0 <_tzset_unlocked_r+0x254>
 800acbe:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800acc0:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 800acc4:	652b      	str	r3, [r5, #80]	; 0x50
 800acc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acc8:	462f      	mov	r7, r5
 800acca:	441c      	add	r4, r3
 800accc:	f04f 0900 	mov.w	r9, #0
 800acd0:	7823      	ldrb	r3, [r4, #0]
 800acd2:	2b2c      	cmp	r3, #44	; 0x2c
 800acd4:	bf08      	it	eq
 800acd6:	3401      	addeq	r4, #1
 800acd8:	f894 8000 	ldrb.w	r8, [r4]
 800acdc:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 800ace0:	d178      	bne.n	800add4 <_tzset_unlocked_r+0x278>
 800ace2:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 800ace6:	e9cd 6301 	strd	r6, r3, [sp, #4]
 800acea:	ab09      	add	r3, sp, #36	; 0x24
 800acec:	9300      	str	r3, [sp, #0]
 800acee:	4958      	ldr	r1, [pc, #352]	; (800ae50 <_tzset_unlocked_r+0x2f4>)
 800acf0:	9603      	str	r6, [sp, #12]
 800acf2:	4633      	mov	r3, r6
 800acf4:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 800acf8:	4620      	mov	r0, r4
 800acfa:	f000 fcd3 	bl	800b6a4 <siscanf>
 800acfe:	2803      	cmp	r0, #3
 800ad00:	f47f af46 	bne.w	800ab90 <_tzset_unlocked_r+0x34>
 800ad04:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 800ad08:	1e4b      	subs	r3, r1, #1
 800ad0a:	2b0b      	cmp	r3, #11
 800ad0c:	f63f af40 	bhi.w	800ab90 <_tzset_unlocked_r+0x34>
 800ad10:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800ad14:	1e53      	subs	r3, r2, #1
 800ad16:	2b04      	cmp	r3, #4
 800ad18:	f63f af3a 	bhi.w	800ab90 <_tzset_unlocked_r+0x34>
 800ad1c:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 800ad20:	2b06      	cmp	r3, #6
 800ad22:	f63f af35 	bhi.w	800ab90 <_tzset_unlocked_r+0x34>
 800ad26:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800ad2a:	f887 8008 	strb.w	r8, [r7, #8]
 800ad2e:	617b      	str	r3, [r7, #20]
 800ad30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad32:	eb04 0803 	add.w	r8, r4, r3
 800ad36:	2302      	movs	r3, #2
 800ad38:	f8ad 301c 	strh.w	r3, [sp, #28]
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	f8ad 301e 	strh.w	r3, [sp, #30]
 800ad42:	f8ad 3020 	strh.w	r3, [sp, #32]
 800ad46:	930a      	str	r3, [sp, #40]	; 0x28
 800ad48:	f898 3000 	ldrb.w	r3, [r8]
 800ad4c:	2b2f      	cmp	r3, #47	; 0x2f
 800ad4e:	d109      	bne.n	800ad64 <_tzset_unlocked_r+0x208>
 800ad50:	e9cd a602 	strd	sl, r6, [sp, #8]
 800ad54:	e9cd b600 	strd	fp, r6, [sp]
 800ad58:	493e      	ldr	r1, [pc, #248]	; (800ae54 <_tzset_unlocked_r+0x2f8>)
 800ad5a:	4633      	mov	r3, r6
 800ad5c:	aa07      	add	r2, sp, #28
 800ad5e:	4640      	mov	r0, r8
 800ad60:	f000 fca0 	bl	800b6a4 <siscanf>
 800ad64:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ad68:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ad6c:	213c      	movs	r1, #60	; 0x3c
 800ad6e:	fb01 3302 	mla	r3, r1, r2, r3
 800ad72:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ad76:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800ad7a:	fb01 3302 	mla	r3, r1, r2, r3
 800ad7e:	61bb      	str	r3, [r7, #24]
 800ad80:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ad82:	3728      	adds	r7, #40	; 0x28
 800ad84:	4444      	add	r4, r8
 800ad86:	f1b9 0f00 	cmp.w	r9, #0
 800ad8a:	d020      	beq.n	800adce <_tzset_unlocked_r+0x272>
 800ad8c:	6868      	ldr	r0, [r5, #4]
 800ad8e:	f7ff fe29 	bl	800a9e4 <__tzcalc_limits>
 800ad92:	4b28      	ldr	r3, [pc, #160]	; (800ae34 <_tzset_unlocked_r+0x2d8>)
 800ad94:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800ad96:	601a      	str	r2, [r3, #0]
 800ad98:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800ad9a:	1a9b      	subs	r3, r3, r2
 800ad9c:	4a27      	ldr	r2, [pc, #156]	; (800ae3c <_tzset_unlocked_r+0x2e0>)
 800ad9e:	bf18      	it	ne
 800ada0:	2301      	movne	r3, #1
 800ada2:	6013      	str	r3, [r2, #0]
 800ada4:	e6f4      	b.n	800ab90 <_tzset_unlocked_r+0x34>
 800ada6:	2b2b      	cmp	r3, #43	; 0x2b
 800ada8:	bf08      	it	eq
 800adaa:	3401      	addeq	r4, #1
 800adac:	2701      	movs	r7, #1
 800adae:	e772      	b.n	800ac96 <_tzset_unlocked_r+0x13a>
 800adb0:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800adb4:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800adb8:	213c      	movs	r1, #60	; 0x3c
 800adba:	fb01 3302 	mla	r3, r1, r2, r3
 800adbe:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800adc2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800adc6:	fb01 3302 	mla	r3, r1, r2, r3
 800adca:	437b      	muls	r3, r7
 800adcc:	e77a      	b.n	800acc4 <_tzset_unlocked_r+0x168>
 800adce:	f04f 0901 	mov.w	r9, #1
 800add2:	e77d      	b.n	800acd0 <_tzset_unlocked_r+0x174>
 800add4:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 800add8:	bf06      	itte	eq
 800adda:	3401      	addeq	r4, #1
 800addc:	4643      	moveq	r3, r8
 800adde:	2344      	movne	r3, #68	; 0x44
 800ade0:	220a      	movs	r2, #10
 800ade2:	a90b      	add	r1, sp, #44	; 0x2c
 800ade4:	4620      	mov	r0, r4
 800ade6:	9305      	str	r3, [sp, #20]
 800ade8:	f000 fd5e 	bl	800b8a8 <strtoul>
 800adec:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800adf0:	9b05      	ldr	r3, [sp, #20]
 800adf2:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 800adf6:	45a0      	cmp	r8, r4
 800adf8:	d114      	bne.n	800ae24 <_tzset_unlocked_r+0x2c8>
 800adfa:	234d      	movs	r3, #77	; 0x4d
 800adfc:	f1b9 0f00 	cmp.w	r9, #0
 800ae00:	d107      	bne.n	800ae12 <_tzset_unlocked_r+0x2b6>
 800ae02:	722b      	strb	r3, [r5, #8]
 800ae04:	2103      	movs	r1, #3
 800ae06:	2302      	movs	r3, #2
 800ae08:	e9c5 1303 	strd	r1, r3, [r5, #12]
 800ae0c:	f8c5 9014 	str.w	r9, [r5, #20]
 800ae10:	e791      	b.n	800ad36 <_tzset_unlocked_r+0x1da>
 800ae12:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 800ae16:	220b      	movs	r2, #11
 800ae18:	2301      	movs	r3, #1
 800ae1a:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 800ae1e:	2300      	movs	r3, #0
 800ae20:	63eb      	str	r3, [r5, #60]	; 0x3c
 800ae22:	e788      	b.n	800ad36 <_tzset_unlocked_r+0x1da>
 800ae24:	b280      	uxth	r0, r0
 800ae26:	723b      	strb	r3, [r7, #8]
 800ae28:	6178      	str	r0, [r7, #20]
 800ae2a:	e784      	b.n	800ad36 <_tzset_unlocked_r+0x1da>
 800ae2c:	0800c9b0 	.word	0x0800c9b0
 800ae30:	20000f6c 	.word	0x20000f6c
 800ae34:	20000f74 	.word	0x20000f74
 800ae38:	0800c9b3 	.word	0x0800c9b3
 800ae3c:	20000f70 	.word	0x20000f70
 800ae40:	200001b8 	.word	0x200001b8
 800ae44:	20000f5f 	.word	0x20000f5f
 800ae48:	0800c9b7 	.word	0x0800c9b7
 800ae4c:	0800c9da 	.word	0x0800c9da
 800ae50:	0800c9c6 	.word	0x0800c9c6
 800ae54:	0800c9d9 	.word	0x0800c9d9
 800ae58:	20000f54 	.word	0x20000f54

0800ae5c <__assert_func>:
 800ae5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae5e:	4614      	mov	r4, r2
 800ae60:	461a      	mov	r2, r3
 800ae62:	4b09      	ldr	r3, [pc, #36]	; (800ae88 <__assert_func+0x2c>)
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	4605      	mov	r5, r0
 800ae68:	68d8      	ldr	r0, [r3, #12]
 800ae6a:	b14c      	cbz	r4, 800ae80 <__assert_func+0x24>
 800ae6c:	4b07      	ldr	r3, [pc, #28]	; (800ae8c <__assert_func+0x30>)
 800ae6e:	9100      	str	r1, [sp, #0]
 800ae70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ae74:	4906      	ldr	r1, [pc, #24]	; (800ae90 <__assert_func+0x34>)
 800ae76:	462b      	mov	r3, r5
 800ae78:	f000 f80e 	bl	800ae98 <fiprintf>
 800ae7c:	f000 fdf0 	bl	800ba60 <abort>
 800ae80:	4b04      	ldr	r3, [pc, #16]	; (800ae94 <__assert_func+0x38>)
 800ae82:	461c      	mov	r4, r3
 800ae84:	e7f3      	b.n	800ae6e <__assert_func+0x12>
 800ae86:	bf00      	nop
 800ae88:	20000154 	.word	0x20000154
 800ae8c:	0800c9ec 	.word	0x0800c9ec
 800ae90:	0800c9f9 	.word	0x0800c9f9
 800ae94:	0800ca27 	.word	0x0800ca27

0800ae98 <fiprintf>:
 800ae98:	b40e      	push	{r1, r2, r3}
 800ae9a:	b503      	push	{r0, r1, lr}
 800ae9c:	4601      	mov	r1, r0
 800ae9e:	ab03      	add	r3, sp, #12
 800aea0:	4805      	ldr	r0, [pc, #20]	; (800aeb8 <fiprintf+0x20>)
 800aea2:	f853 2b04 	ldr.w	r2, [r3], #4
 800aea6:	6800      	ldr	r0, [r0, #0]
 800aea8:	9301      	str	r3, [sp, #4]
 800aeaa:	f000 f937 	bl	800b11c <_vfiprintf_r>
 800aeae:	b002      	add	sp, #8
 800aeb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800aeb4:	b003      	add	sp, #12
 800aeb6:	4770      	bx	lr
 800aeb8:	20000154 	.word	0x20000154

0800aebc <_findenv_r>:
 800aebc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aec0:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800af30 <_findenv_r+0x74>
 800aec4:	4607      	mov	r7, r0
 800aec6:	4689      	mov	r9, r1
 800aec8:	4616      	mov	r6, r2
 800aeca:	f000 fde1 	bl	800ba90 <__env_lock>
 800aece:	f8da 4000 	ldr.w	r4, [sl]
 800aed2:	b134      	cbz	r4, 800aee2 <_findenv_r+0x26>
 800aed4:	464b      	mov	r3, r9
 800aed6:	4698      	mov	r8, r3
 800aed8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aedc:	b13a      	cbz	r2, 800aeee <_findenv_r+0x32>
 800aede:	2a3d      	cmp	r2, #61	; 0x3d
 800aee0:	d1f9      	bne.n	800aed6 <_findenv_r+0x1a>
 800aee2:	4638      	mov	r0, r7
 800aee4:	f000 fdda 	bl	800ba9c <__env_unlock>
 800aee8:	2000      	movs	r0, #0
 800aeea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeee:	eba8 0809 	sub.w	r8, r8, r9
 800aef2:	46a3      	mov	fp, r4
 800aef4:	f854 0b04 	ldr.w	r0, [r4], #4
 800aef8:	2800      	cmp	r0, #0
 800aefa:	d0f2      	beq.n	800aee2 <_findenv_r+0x26>
 800aefc:	4642      	mov	r2, r8
 800aefe:	4649      	mov	r1, r9
 800af00:	f000 fc49 	bl	800b796 <strncmp>
 800af04:	2800      	cmp	r0, #0
 800af06:	d1f4      	bne.n	800aef2 <_findenv_r+0x36>
 800af08:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800af0c:	eb03 0508 	add.w	r5, r3, r8
 800af10:	f813 3008 	ldrb.w	r3, [r3, r8]
 800af14:	2b3d      	cmp	r3, #61	; 0x3d
 800af16:	d1ec      	bne.n	800aef2 <_findenv_r+0x36>
 800af18:	f8da 3000 	ldr.w	r3, [sl]
 800af1c:	ebab 0303 	sub.w	r3, fp, r3
 800af20:	109b      	asrs	r3, r3, #2
 800af22:	4638      	mov	r0, r7
 800af24:	6033      	str	r3, [r6, #0]
 800af26:	f000 fdb9 	bl	800ba9c <__env_unlock>
 800af2a:	1c68      	adds	r0, r5, #1
 800af2c:	e7dd      	b.n	800aeea <_findenv_r+0x2e>
 800af2e:	bf00      	nop
 800af30:	20000144 	.word	0x20000144

0800af34 <_getenv_r>:
 800af34:	b507      	push	{r0, r1, r2, lr}
 800af36:	aa01      	add	r2, sp, #4
 800af38:	f7ff ffc0 	bl	800aebc <_findenv_r>
 800af3c:	b003      	add	sp, #12
 800af3e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800af44 <__gettzinfo>:
 800af44:	4800      	ldr	r0, [pc, #0]	; (800af48 <__gettzinfo+0x4>)
 800af46:	4770      	bx	lr
 800af48:	200001c0 	.word	0x200001c0

0800af4c <gmtime_r>:
 800af4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af50:	e9d0 6700 	ldrd	r6, r7, [r0]
 800af54:	460c      	mov	r4, r1
 800af56:	4a4f      	ldr	r2, [pc, #316]	; (800b094 <gmtime_r+0x148>)
 800af58:	2300      	movs	r3, #0
 800af5a:	4630      	mov	r0, r6
 800af5c:	4639      	mov	r1, r7
 800af5e:	f7f5 f9bf 	bl	80002e0 <__aeabi_ldivmod>
 800af62:	4639      	mov	r1, r7
 800af64:	4605      	mov	r5, r0
 800af66:	4a4b      	ldr	r2, [pc, #300]	; (800b094 <gmtime_r+0x148>)
 800af68:	4630      	mov	r0, r6
 800af6a:	2300      	movs	r3, #0
 800af6c:	f7f5 f9b8 	bl	80002e0 <__aeabi_ldivmod>
 800af70:	2a00      	cmp	r2, #0
 800af72:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800af76:	bfb7      	itett	lt
 800af78:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800af7c:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 800af80:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 800af84:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800af88:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 800af8c:	fbb2 f1f0 	udiv	r1, r2, r0
 800af90:	fb00 2211 	mls	r2, r0, r1, r2
 800af94:	203c      	movs	r0, #60	; 0x3c
 800af96:	60a1      	str	r1, [r4, #8]
 800af98:	fbb2 f1f0 	udiv	r1, r2, r0
 800af9c:	fb00 2211 	mls	r2, r0, r1, r2
 800afa0:	6061      	str	r1, [r4, #4]
 800afa2:	6022      	str	r2, [r4, #0]
 800afa4:	2107      	movs	r1, #7
 800afa6:	1cda      	adds	r2, r3, #3
 800afa8:	fb92 f1f1 	sdiv	r1, r2, r1
 800afac:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800afb0:	1a52      	subs	r2, r2, r1
 800afb2:	bf48      	it	mi
 800afb4:	3207      	addmi	r2, #7
 800afb6:	4d38      	ldr	r5, [pc, #224]	; (800b098 <gmtime_r+0x14c>)
 800afb8:	4838      	ldr	r0, [pc, #224]	; (800b09c <gmtime_r+0x150>)
 800afba:	61a2      	str	r2, [r4, #24]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	bfb7      	itett	lt
 800afc0:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 800afc4:	fb93 f5f5 	sdivge	r5, r3, r5
 800afc8:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 800afcc:	fb92 f5f5 	sdivlt	r5, r2, r5
 800afd0:	fb00 3005 	mla	r0, r0, r5, r3
 800afd4:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800afd8:	fbb0 f2f2 	udiv	r2, r0, r2
 800afdc:	4402      	add	r2, r0
 800afde:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800afe2:	fbb0 f1f3 	udiv	r1, r0, r3
 800afe6:	1a52      	subs	r2, r2, r1
 800afe8:	f240 1c6d 	movw	ip, #365	; 0x16d
 800afec:	492c      	ldr	r1, [pc, #176]	; (800b0a0 <gmtime_r+0x154>)
 800afee:	fbb0 f1f1 	udiv	r1, r0, r1
 800aff2:	2764      	movs	r7, #100	; 0x64
 800aff4:	1a52      	subs	r2, r2, r1
 800aff6:	fbb2 f1fc 	udiv	r1, r2, ip
 800affa:	fbb2 f3f3 	udiv	r3, r2, r3
 800affe:	fbb1 f6f7 	udiv	r6, r1, r7
 800b002:	1af3      	subs	r3, r6, r3
 800b004:	4403      	add	r3, r0
 800b006:	fb0c 3311 	mls	r3, ip, r1, r3
 800b00a:	2299      	movs	r2, #153	; 0x99
 800b00c:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 800b010:	f10e 0e02 	add.w	lr, lr, #2
 800b014:	f103 0c01 	add.w	ip, r3, #1
 800b018:	fbbe f0f2 	udiv	r0, lr, r2
 800b01c:	4342      	muls	r2, r0
 800b01e:	3202      	adds	r2, #2
 800b020:	f04f 0805 	mov.w	r8, #5
 800b024:	fbb2 f2f8 	udiv	r2, r2, r8
 800b028:	ebac 0c02 	sub.w	ip, ip, r2
 800b02c:	f240 52f9 	movw	r2, #1529	; 0x5f9
 800b030:	4596      	cmp	lr, r2
 800b032:	bf94      	ite	ls
 800b034:	2202      	movls	r2, #2
 800b036:	f06f 0209 	mvnhi.w	r2, #9
 800b03a:	4410      	add	r0, r2
 800b03c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800b040:	fb02 1505 	mla	r5, r2, r5, r1
 800b044:	2801      	cmp	r0, #1
 800b046:	bf98      	it	ls
 800b048:	3501      	addls	r5, #1
 800b04a:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800b04e:	d30d      	bcc.n	800b06c <gmtime_r+0x120>
 800b050:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800b054:	61e3      	str	r3, [r4, #28]
 800b056:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 800b05a:	2300      	movs	r3, #0
 800b05c:	e9c4 0504 	strd	r0, r5, [r4, #16]
 800b060:	f8c4 c00c 	str.w	ip, [r4, #12]
 800b064:	6223      	str	r3, [r4, #32]
 800b066:	4620      	mov	r0, r4
 800b068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b06c:	078a      	lsls	r2, r1, #30
 800b06e:	d102      	bne.n	800b076 <gmtime_r+0x12a>
 800b070:	fb07 1616 	mls	r6, r7, r6, r1
 800b074:	b95e      	cbnz	r6, 800b08e <gmtime_r+0x142>
 800b076:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800b07a:	fbb1 f6f2 	udiv	r6, r1, r2
 800b07e:	fb02 1216 	mls	r2, r2, r6, r1
 800b082:	fab2 f282 	clz	r2, r2
 800b086:	0952      	lsrs	r2, r2, #5
 800b088:	333b      	adds	r3, #59	; 0x3b
 800b08a:	4413      	add	r3, r2
 800b08c:	e7e2      	b.n	800b054 <gmtime_r+0x108>
 800b08e:	2201      	movs	r2, #1
 800b090:	e7fa      	b.n	800b088 <gmtime_r+0x13c>
 800b092:	bf00      	nop
 800b094:	00015180 	.word	0x00015180
 800b098:	00023ab1 	.word	0x00023ab1
 800b09c:	fffdc54f 	.word	0xfffdc54f
 800b0a0:	00023ab0 	.word	0x00023ab0

0800b0a4 <__retarget_lock_init_recursive>:
 800b0a4:	4770      	bx	lr

0800b0a6 <__retarget_lock_acquire>:
 800b0a6:	4770      	bx	lr

0800b0a8 <__retarget_lock_acquire_recursive>:
 800b0a8:	4770      	bx	lr

0800b0aa <__retarget_lock_release>:
 800b0aa:	4770      	bx	lr

0800b0ac <__retarget_lock_release_recursive>:
 800b0ac:	4770      	bx	lr
	...

0800b0b0 <__malloc_lock>:
 800b0b0:	4801      	ldr	r0, [pc, #4]	; (800b0b8 <__malloc_lock+0x8>)
 800b0b2:	f7ff bff9 	b.w	800b0a8 <__retarget_lock_acquire_recursive>
 800b0b6:	bf00      	nop
 800b0b8:	20000f79 	.word	0x20000f79

0800b0bc <__malloc_unlock>:
 800b0bc:	4801      	ldr	r0, [pc, #4]	; (800b0c4 <__malloc_unlock+0x8>)
 800b0be:	f7ff bff5 	b.w	800b0ac <__retarget_lock_release_recursive>
 800b0c2:	bf00      	nop
 800b0c4:	20000f79 	.word	0x20000f79

0800b0c8 <__sfputc_r>:
 800b0c8:	6893      	ldr	r3, [r2, #8]
 800b0ca:	3b01      	subs	r3, #1
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	b410      	push	{r4}
 800b0d0:	6093      	str	r3, [r2, #8]
 800b0d2:	da08      	bge.n	800b0e6 <__sfputc_r+0x1e>
 800b0d4:	6994      	ldr	r4, [r2, #24]
 800b0d6:	42a3      	cmp	r3, r4
 800b0d8:	db01      	blt.n	800b0de <__sfputc_r+0x16>
 800b0da:	290a      	cmp	r1, #10
 800b0dc:	d103      	bne.n	800b0e6 <__sfputc_r+0x1e>
 800b0de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0e2:	f000 bbeb 	b.w	800b8bc <__swbuf_r>
 800b0e6:	6813      	ldr	r3, [r2, #0]
 800b0e8:	1c58      	adds	r0, r3, #1
 800b0ea:	6010      	str	r0, [r2, #0]
 800b0ec:	7019      	strb	r1, [r3, #0]
 800b0ee:	4608      	mov	r0, r1
 800b0f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0f4:	4770      	bx	lr

0800b0f6 <__sfputs_r>:
 800b0f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0f8:	4606      	mov	r6, r0
 800b0fa:	460f      	mov	r7, r1
 800b0fc:	4614      	mov	r4, r2
 800b0fe:	18d5      	adds	r5, r2, r3
 800b100:	42ac      	cmp	r4, r5
 800b102:	d101      	bne.n	800b108 <__sfputs_r+0x12>
 800b104:	2000      	movs	r0, #0
 800b106:	e007      	b.n	800b118 <__sfputs_r+0x22>
 800b108:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b10c:	463a      	mov	r2, r7
 800b10e:	4630      	mov	r0, r6
 800b110:	f7ff ffda 	bl	800b0c8 <__sfputc_r>
 800b114:	1c43      	adds	r3, r0, #1
 800b116:	d1f3      	bne.n	800b100 <__sfputs_r+0xa>
 800b118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b11c <_vfiprintf_r>:
 800b11c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b120:	460d      	mov	r5, r1
 800b122:	b09d      	sub	sp, #116	; 0x74
 800b124:	4614      	mov	r4, r2
 800b126:	4698      	mov	r8, r3
 800b128:	4606      	mov	r6, r0
 800b12a:	b118      	cbz	r0, 800b134 <_vfiprintf_r+0x18>
 800b12c:	6983      	ldr	r3, [r0, #24]
 800b12e:	b90b      	cbnz	r3, 800b134 <_vfiprintf_r+0x18>
 800b130:	f000 fdd4 	bl	800bcdc <__sinit>
 800b134:	4b89      	ldr	r3, [pc, #548]	; (800b35c <_vfiprintf_r+0x240>)
 800b136:	429d      	cmp	r5, r3
 800b138:	d11b      	bne.n	800b172 <_vfiprintf_r+0x56>
 800b13a:	6875      	ldr	r5, [r6, #4]
 800b13c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b13e:	07d9      	lsls	r1, r3, #31
 800b140:	d405      	bmi.n	800b14e <_vfiprintf_r+0x32>
 800b142:	89ab      	ldrh	r3, [r5, #12]
 800b144:	059a      	lsls	r2, r3, #22
 800b146:	d402      	bmi.n	800b14e <_vfiprintf_r+0x32>
 800b148:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b14a:	f7ff ffad 	bl	800b0a8 <__retarget_lock_acquire_recursive>
 800b14e:	89ab      	ldrh	r3, [r5, #12]
 800b150:	071b      	lsls	r3, r3, #28
 800b152:	d501      	bpl.n	800b158 <_vfiprintf_r+0x3c>
 800b154:	692b      	ldr	r3, [r5, #16]
 800b156:	b9eb      	cbnz	r3, 800b194 <_vfiprintf_r+0x78>
 800b158:	4629      	mov	r1, r5
 800b15a:	4630      	mov	r0, r6
 800b15c:	f000 fc12 	bl	800b984 <__swsetup_r>
 800b160:	b1c0      	cbz	r0, 800b194 <_vfiprintf_r+0x78>
 800b162:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b164:	07dc      	lsls	r4, r3, #31
 800b166:	d50e      	bpl.n	800b186 <_vfiprintf_r+0x6a>
 800b168:	f04f 30ff 	mov.w	r0, #4294967295
 800b16c:	b01d      	add	sp, #116	; 0x74
 800b16e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b172:	4b7b      	ldr	r3, [pc, #492]	; (800b360 <_vfiprintf_r+0x244>)
 800b174:	429d      	cmp	r5, r3
 800b176:	d101      	bne.n	800b17c <_vfiprintf_r+0x60>
 800b178:	68b5      	ldr	r5, [r6, #8]
 800b17a:	e7df      	b.n	800b13c <_vfiprintf_r+0x20>
 800b17c:	4b79      	ldr	r3, [pc, #484]	; (800b364 <_vfiprintf_r+0x248>)
 800b17e:	429d      	cmp	r5, r3
 800b180:	bf08      	it	eq
 800b182:	68f5      	ldreq	r5, [r6, #12]
 800b184:	e7da      	b.n	800b13c <_vfiprintf_r+0x20>
 800b186:	89ab      	ldrh	r3, [r5, #12]
 800b188:	0598      	lsls	r0, r3, #22
 800b18a:	d4ed      	bmi.n	800b168 <_vfiprintf_r+0x4c>
 800b18c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b18e:	f7ff ff8d 	bl	800b0ac <__retarget_lock_release_recursive>
 800b192:	e7e9      	b.n	800b168 <_vfiprintf_r+0x4c>
 800b194:	2300      	movs	r3, #0
 800b196:	9309      	str	r3, [sp, #36]	; 0x24
 800b198:	2320      	movs	r3, #32
 800b19a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b19e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1a2:	2330      	movs	r3, #48	; 0x30
 800b1a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b368 <_vfiprintf_r+0x24c>
 800b1a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1ac:	f04f 0901 	mov.w	r9, #1
 800b1b0:	4623      	mov	r3, r4
 800b1b2:	469a      	mov	sl, r3
 800b1b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1b8:	b10a      	cbz	r2, 800b1be <_vfiprintf_r+0xa2>
 800b1ba:	2a25      	cmp	r2, #37	; 0x25
 800b1bc:	d1f9      	bne.n	800b1b2 <_vfiprintf_r+0x96>
 800b1be:	ebba 0b04 	subs.w	fp, sl, r4
 800b1c2:	d00b      	beq.n	800b1dc <_vfiprintf_r+0xc0>
 800b1c4:	465b      	mov	r3, fp
 800b1c6:	4622      	mov	r2, r4
 800b1c8:	4629      	mov	r1, r5
 800b1ca:	4630      	mov	r0, r6
 800b1cc:	f7ff ff93 	bl	800b0f6 <__sfputs_r>
 800b1d0:	3001      	adds	r0, #1
 800b1d2:	f000 80aa 	beq.w	800b32a <_vfiprintf_r+0x20e>
 800b1d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1d8:	445a      	add	r2, fp
 800b1da:	9209      	str	r2, [sp, #36]	; 0x24
 800b1dc:	f89a 3000 	ldrb.w	r3, [sl]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	f000 80a2 	beq.w	800b32a <_vfiprintf_r+0x20e>
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	f04f 32ff 	mov.w	r2, #4294967295
 800b1ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1f0:	f10a 0a01 	add.w	sl, sl, #1
 800b1f4:	9304      	str	r3, [sp, #16]
 800b1f6:	9307      	str	r3, [sp, #28]
 800b1f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1fc:	931a      	str	r3, [sp, #104]	; 0x68
 800b1fe:	4654      	mov	r4, sl
 800b200:	2205      	movs	r2, #5
 800b202:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b206:	4858      	ldr	r0, [pc, #352]	; (800b368 <_vfiprintf_r+0x24c>)
 800b208:	f7f5 f81a 	bl	8000240 <memchr>
 800b20c:	9a04      	ldr	r2, [sp, #16]
 800b20e:	b9d8      	cbnz	r0, 800b248 <_vfiprintf_r+0x12c>
 800b210:	06d1      	lsls	r1, r2, #27
 800b212:	bf44      	itt	mi
 800b214:	2320      	movmi	r3, #32
 800b216:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b21a:	0713      	lsls	r3, r2, #28
 800b21c:	bf44      	itt	mi
 800b21e:	232b      	movmi	r3, #43	; 0x2b
 800b220:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b224:	f89a 3000 	ldrb.w	r3, [sl]
 800b228:	2b2a      	cmp	r3, #42	; 0x2a
 800b22a:	d015      	beq.n	800b258 <_vfiprintf_r+0x13c>
 800b22c:	9a07      	ldr	r2, [sp, #28]
 800b22e:	4654      	mov	r4, sl
 800b230:	2000      	movs	r0, #0
 800b232:	f04f 0c0a 	mov.w	ip, #10
 800b236:	4621      	mov	r1, r4
 800b238:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b23c:	3b30      	subs	r3, #48	; 0x30
 800b23e:	2b09      	cmp	r3, #9
 800b240:	d94e      	bls.n	800b2e0 <_vfiprintf_r+0x1c4>
 800b242:	b1b0      	cbz	r0, 800b272 <_vfiprintf_r+0x156>
 800b244:	9207      	str	r2, [sp, #28]
 800b246:	e014      	b.n	800b272 <_vfiprintf_r+0x156>
 800b248:	eba0 0308 	sub.w	r3, r0, r8
 800b24c:	fa09 f303 	lsl.w	r3, r9, r3
 800b250:	4313      	orrs	r3, r2
 800b252:	9304      	str	r3, [sp, #16]
 800b254:	46a2      	mov	sl, r4
 800b256:	e7d2      	b.n	800b1fe <_vfiprintf_r+0xe2>
 800b258:	9b03      	ldr	r3, [sp, #12]
 800b25a:	1d19      	adds	r1, r3, #4
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	9103      	str	r1, [sp, #12]
 800b260:	2b00      	cmp	r3, #0
 800b262:	bfbb      	ittet	lt
 800b264:	425b      	neglt	r3, r3
 800b266:	f042 0202 	orrlt.w	r2, r2, #2
 800b26a:	9307      	strge	r3, [sp, #28]
 800b26c:	9307      	strlt	r3, [sp, #28]
 800b26e:	bfb8      	it	lt
 800b270:	9204      	strlt	r2, [sp, #16]
 800b272:	7823      	ldrb	r3, [r4, #0]
 800b274:	2b2e      	cmp	r3, #46	; 0x2e
 800b276:	d10c      	bne.n	800b292 <_vfiprintf_r+0x176>
 800b278:	7863      	ldrb	r3, [r4, #1]
 800b27a:	2b2a      	cmp	r3, #42	; 0x2a
 800b27c:	d135      	bne.n	800b2ea <_vfiprintf_r+0x1ce>
 800b27e:	9b03      	ldr	r3, [sp, #12]
 800b280:	1d1a      	adds	r2, r3, #4
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	9203      	str	r2, [sp, #12]
 800b286:	2b00      	cmp	r3, #0
 800b288:	bfb8      	it	lt
 800b28a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b28e:	3402      	adds	r4, #2
 800b290:	9305      	str	r3, [sp, #20]
 800b292:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b378 <_vfiprintf_r+0x25c>
 800b296:	7821      	ldrb	r1, [r4, #0]
 800b298:	2203      	movs	r2, #3
 800b29a:	4650      	mov	r0, sl
 800b29c:	f7f4 ffd0 	bl	8000240 <memchr>
 800b2a0:	b140      	cbz	r0, 800b2b4 <_vfiprintf_r+0x198>
 800b2a2:	2340      	movs	r3, #64	; 0x40
 800b2a4:	eba0 000a 	sub.w	r0, r0, sl
 800b2a8:	fa03 f000 	lsl.w	r0, r3, r0
 800b2ac:	9b04      	ldr	r3, [sp, #16]
 800b2ae:	4303      	orrs	r3, r0
 800b2b0:	3401      	adds	r4, #1
 800b2b2:	9304      	str	r3, [sp, #16]
 800b2b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2b8:	482c      	ldr	r0, [pc, #176]	; (800b36c <_vfiprintf_r+0x250>)
 800b2ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2be:	2206      	movs	r2, #6
 800b2c0:	f7f4 ffbe 	bl	8000240 <memchr>
 800b2c4:	2800      	cmp	r0, #0
 800b2c6:	d03f      	beq.n	800b348 <_vfiprintf_r+0x22c>
 800b2c8:	4b29      	ldr	r3, [pc, #164]	; (800b370 <_vfiprintf_r+0x254>)
 800b2ca:	bb1b      	cbnz	r3, 800b314 <_vfiprintf_r+0x1f8>
 800b2cc:	9b03      	ldr	r3, [sp, #12]
 800b2ce:	3307      	adds	r3, #7
 800b2d0:	f023 0307 	bic.w	r3, r3, #7
 800b2d4:	3308      	adds	r3, #8
 800b2d6:	9303      	str	r3, [sp, #12]
 800b2d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2da:	443b      	add	r3, r7
 800b2dc:	9309      	str	r3, [sp, #36]	; 0x24
 800b2de:	e767      	b.n	800b1b0 <_vfiprintf_r+0x94>
 800b2e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2e4:	460c      	mov	r4, r1
 800b2e6:	2001      	movs	r0, #1
 800b2e8:	e7a5      	b.n	800b236 <_vfiprintf_r+0x11a>
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	3401      	adds	r4, #1
 800b2ee:	9305      	str	r3, [sp, #20]
 800b2f0:	4619      	mov	r1, r3
 800b2f2:	f04f 0c0a 	mov.w	ip, #10
 800b2f6:	4620      	mov	r0, r4
 800b2f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2fc:	3a30      	subs	r2, #48	; 0x30
 800b2fe:	2a09      	cmp	r2, #9
 800b300:	d903      	bls.n	800b30a <_vfiprintf_r+0x1ee>
 800b302:	2b00      	cmp	r3, #0
 800b304:	d0c5      	beq.n	800b292 <_vfiprintf_r+0x176>
 800b306:	9105      	str	r1, [sp, #20]
 800b308:	e7c3      	b.n	800b292 <_vfiprintf_r+0x176>
 800b30a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b30e:	4604      	mov	r4, r0
 800b310:	2301      	movs	r3, #1
 800b312:	e7f0      	b.n	800b2f6 <_vfiprintf_r+0x1da>
 800b314:	ab03      	add	r3, sp, #12
 800b316:	9300      	str	r3, [sp, #0]
 800b318:	462a      	mov	r2, r5
 800b31a:	4b16      	ldr	r3, [pc, #88]	; (800b374 <_vfiprintf_r+0x258>)
 800b31c:	a904      	add	r1, sp, #16
 800b31e:	4630      	mov	r0, r6
 800b320:	f3af 8000 	nop.w
 800b324:	4607      	mov	r7, r0
 800b326:	1c78      	adds	r0, r7, #1
 800b328:	d1d6      	bne.n	800b2d8 <_vfiprintf_r+0x1bc>
 800b32a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b32c:	07d9      	lsls	r1, r3, #31
 800b32e:	d405      	bmi.n	800b33c <_vfiprintf_r+0x220>
 800b330:	89ab      	ldrh	r3, [r5, #12]
 800b332:	059a      	lsls	r2, r3, #22
 800b334:	d402      	bmi.n	800b33c <_vfiprintf_r+0x220>
 800b336:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b338:	f7ff feb8 	bl	800b0ac <__retarget_lock_release_recursive>
 800b33c:	89ab      	ldrh	r3, [r5, #12]
 800b33e:	065b      	lsls	r3, r3, #25
 800b340:	f53f af12 	bmi.w	800b168 <_vfiprintf_r+0x4c>
 800b344:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b346:	e711      	b.n	800b16c <_vfiprintf_r+0x50>
 800b348:	ab03      	add	r3, sp, #12
 800b34a:	9300      	str	r3, [sp, #0]
 800b34c:	462a      	mov	r2, r5
 800b34e:	4b09      	ldr	r3, [pc, #36]	; (800b374 <_vfiprintf_r+0x258>)
 800b350:	a904      	add	r1, sp, #16
 800b352:	4630      	mov	r0, r6
 800b354:	f000 f880 	bl	800b458 <_printf_i>
 800b358:	e7e4      	b.n	800b324 <_vfiprintf_r+0x208>
 800b35a:	bf00      	nop
 800b35c:	0800cb7c 	.word	0x0800cb7c
 800b360:	0800cb9c 	.word	0x0800cb9c
 800b364:	0800cb5c 	.word	0x0800cb5c
 800b368:	0800ca28 	.word	0x0800ca28
 800b36c:	0800ca32 	.word	0x0800ca32
 800b370:	00000000 	.word	0x00000000
 800b374:	0800b0f7 	.word	0x0800b0f7
 800b378:	0800ca2e 	.word	0x0800ca2e

0800b37c <_printf_common>:
 800b37c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b380:	4616      	mov	r6, r2
 800b382:	4699      	mov	r9, r3
 800b384:	688a      	ldr	r2, [r1, #8]
 800b386:	690b      	ldr	r3, [r1, #16]
 800b388:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b38c:	4293      	cmp	r3, r2
 800b38e:	bfb8      	it	lt
 800b390:	4613      	movlt	r3, r2
 800b392:	6033      	str	r3, [r6, #0]
 800b394:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b398:	4607      	mov	r7, r0
 800b39a:	460c      	mov	r4, r1
 800b39c:	b10a      	cbz	r2, 800b3a2 <_printf_common+0x26>
 800b39e:	3301      	adds	r3, #1
 800b3a0:	6033      	str	r3, [r6, #0]
 800b3a2:	6823      	ldr	r3, [r4, #0]
 800b3a4:	0699      	lsls	r1, r3, #26
 800b3a6:	bf42      	ittt	mi
 800b3a8:	6833      	ldrmi	r3, [r6, #0]
 800b3aa:	3302      	addmi	r3, #2
 800b3ac:	6033      	strmi	r3, [r6, #0]
 800b3ae:	6825      	ldr	r5, [r4, #0]
 800b3b0:	f015 0506 	ands.w	r5, r5, #6
 800b3b4:	d106      	bne.n	800b3c4 <_printf_common+0x48>
 800b3b6:	f104 0a19 	add.w	sl, r4, #25
 800b3ba:	68e3      	ldr	r3, [r4, #12]
 800b3bc:	6832      	ldr	r2, [r6, #0]
 800b3be:	1a9b      	subs	r3, r3, r2
 800b3c0:	42ab      	cmp	r3, r5
 800b3c2:	dc26      	bgt.n	800b412 <_printf_common+0x96>
 800b3c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b3c8:	1e13      	subs	r3, r2, #0
 800b3ca:	6822      	ldr	r2, [r4, #0]
 800b3cc:	bf18      	it	ne
 800b3ce:	2301      	movne	r3, #1
 800b3d0:	0692      	lsls	r2, r2, #26
 800b3d2:	d42b      	bmi.n	800b42c <_printf_common+0xb0>
 800b3d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b3d8:	4649      	mov	r1, r9
 800b3da:	4638      	mov	r0, r7
 800b3dc:	47c0      	blx	r8
 800b3de:	3001      	adds	r0, #1
 800b3e0:	d01e      	beq.n	800b420 <_printf_common+0xa4>
 800b3e2:	6823      	ldr	r3, [r4, #0]
 800b3e4:	68e5      	ldr	r5, [r4, #12]
 800b3e6:	6832      	ldr	r2, [r6, #0]
 800b3e8:	f003 0306 	and.w	r3, r3, #6
 800b3ec:	2b04      	cmp	r3, #4
 800b3ee:	bf08      	it	eq
 800b3f0:	1aad      	subeq	r5, r5, r2
 800b3f2:	68a3      	ldr	r3, [r4, #8]
 800b3f4:	6922      	ldr	r2, [r4, #16]
 800b3f6:	bf0c      	ite	eq
 800b3f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3fc:	2500      	movne	r5, #0
 800b3fe:	4293      	cmp	r3, r2
 800b400:	bfc4      	itt	gt
 800b402:	1a9b      	subgt	r3, r3, r2
 800b404:	18ed      	addgt	r5, r5, r3
 800b406:	2600      	movs	r6, #0
 800b408:	341a      	adds	r4, #26
 800b40a:	42b5      	cmp	r5, r6
 800b40c:	d11a      	bne.n	800b444 <_printf_common+0xc8>
 800b40e:	2000      	movs	r0, #0
 800b410:	e008      	b.n	800b424 <_printf_common+0xa8>
 800b412:	2301      	movs	r3, #1
 800b414:	4652      	mov	r2, sl
 800b416:	4649      	mov	r1, r9
 800b418:	4638      	mov	r0, r7
 800b41a:	47c0      	blx	r8
 800b41c:	3001      	adds	r0, #1
 800b41e:	d103      	bne.n	800b428 <_printf_common+0xac>
 800b420:	f04f 30ff 	mov.w	r0, #4294967295
 800b424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b428:	3501      	adds	r5, #1
 800b42a:	e7c6      	b.n	800b3ba <_printf_common+0x3e>
 800b42c:	18e1      	adds	r1, r4, r3
 800b42e:	1c5a      	adds	r2, r3, #1
 800b430:	2030      	movs	r0, #48	; 0x30
 800b432:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b436:	4422      	add	r2, r4
 800b438:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b43c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b440:	3302      	adds	r3, #2
 800b442:	e7c7      	b.n	800b3d4 <_printf_common+0x58>
 800b444:	2301      	movs	r3, #1
 800b446:	4622      	mov	r2, r4
 800b448:	4649      	mov	r1, r9
 800b44a:	4638      	mov	r0, r7
 800b44c:	47c0      	blx	r8
 800b44e:	3001      	adds	r0, #1
 800b450:	d0e6      	beq.n	800b420 <_printf_common+0xa4>
 800b452:	3601      	adds	r6, #1
 800b454:	e7d9      	b.n	800b40a <_printf_common+0x8e>
	...

0800b458 <_printf_i>:
 800b458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b45c:	7e0f      	ldrb	r7, [r1, #24]
 800b45e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b460:	2f78      	cmp	r7, #120	; 0x78
 800b462:	4691      	mov	r9, r2
 800b464:	4680      	mov	r8, r0
 800b466:	460c      	mov	r4, r1
 800b468:	469a      	mov	sl, r3
 800b46a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b46e:	d807      	bhi.n	800b480 <_printf_i+0x28>
 800b470:	2f62      	cmp	r7, #98	; 0x62
 800b472:	d80a      	bhi.n	800b48a <_printf_i+0x32>
 800b474:	2f00      	cmp	r7, #0
 800b476:	f000 80d8 	beq.w	800b62a <_printf_i+0x1d2>
 800b47a:	2f58      	cmp	r7, #88	; 0x58
 800b47c:	f000 80a3 	beq.w	800b5c6 <_printf_i+0x16e>
 800b480:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b484:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b488:	e03a      	b.n	800b500 <_printf_i+0xa8>
 800b48a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b48e:	2b15      	cmp	r3, #21
 800b490:	d8f6      	bhi.n	800b480 <_printf_i+0x28>
 800b492:	a101      	add	r1, pc, #4	; (adr r1, 800b498 <_printf_i+0x40>)
 800b494:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b498:	0800b4f1 	.word	0x0800b4f1
 800b49c:	0800b505 	.word	0x0800b505
 800b4a0:	0800b481 	.word	0x0800b481
 800b4a4:	0800b481 	.word	0x0800b481
 800b4a8:	0800b481 	.word	0x0800b481
 800b4ac:	0800b481 	.word	0x0800b481
 800b4b0:	0800b505 	.word	0x0800b505
 800b4b4:	0800b481 	.word	0x0800b481
 800b4b8:	0800b481 	.word	0x0800b481
 800b4bc:	0800b481 	.word	0x0800b481
 800b4c0:	0800b481 	.word	0x0800b481
 800b4c4:	0800b611 	.word	0x0800b611
 800b4c8:	0800b535 	.word	0x0800b535
 800b4cc:	0800b5f3 	.word	0x0800b5f3
 800b4d0:	0800b481 	.word	0x0800b481
 800b4d4:	0800b481 	.word	0x0800b481
 800b4d8:	0800b633 	.word	0x0800b633
 800b4dc:	0800b481 	.word	0x0800b481
 800b4e0:	0800b535 	.word	0x0800b535
 800b4e4:	0800b481 	.word	0x0800b481
 800b4e8:	0800b481 	.word	0x0800b481
 800b4ec:	0800b5fb 	.word	0x0800b5fb
 800b4f0:	682b      	ldr	r3, [r5, #0]
 800b4f2:	1d1a      	adds	r2, r3, #4
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	602a      	str	r2, [r5, #0]
 800b4f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b4fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b500:	2301      	movs	r3, #1
 800b502:	e0a3      	b.n	800b64c <_printf_i+0x1f4>
 800b504:	6820      	ldr	r0, [r4, #0]
 800b506:	6829      	ldr	r1, [r5, #0]
 800b508:	0606      	lsls	r6, r0, #24
 800b50a:	f101 0304 	add.w	r3, r1, #4
 800b50e:	d50a      	bpl.n	800b526 <_printf_i+0xce>
 800b510:	680e      	ldr	r6, [r1, #0]
 800b512:	602b      	str	r3, [r5, #0]
 800b514:	2e00      	cmp	r6, #0
 800b516:	da03      	bge.n	800b520 <_printf_i+0xc8>
 800b518:	232d      	movs	r3, #45	; 0x2d
 800b51a:	4276      	negs	r6, r6
 800b51c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b520:	485e      	ldr	r0, [pc, #376]	; (800b69c <_printf_i+0x244>)
 800b522:	230a      	movs	r3, #10
 800b524:	e019      	b.n	800b55a <_printf_i+0x102>
 800b526:	680e      	ldr	r6, [r1, #0]
 800b528:	602b      	str	r3, [r5, #0]
 800b52a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b52e:	bf18      	it	ne
 800b530:	b236      	sxthne	r6, r6
 800b532:	e7ef      	b.n	800b514 <_printf_i+0xbc>
 800b534:	682b      	ldr	r3, [r5, #0]
 800b536:	6820      	ldr	r0, [r4, #0]
 800b538:	1d19      	adds	r1, r3, #4
 800b53a:	6029      	str	r1, [r5, #0]
 800b53c:	0601      	lsls	r1, r0, #24
 800b53e:	d501      	bpl.n	800b544 <_printf_i+0xec>
 800b540:	681e      	ldr	r6, [r3, #0]
 800b542:	e002      	b.n	800b54a <_printf_i+0xf2>
 800b544:	0646      	lsls	r6, r0, #25
 800b546:	d5fb      	bpl.n	800b540 <_printf_i+0xe8>
 800b548:	881e      	ldrh	r6, [r3, #0]
 800b54a:	4854      	ldr	r0, [pc, #336]	; (800b69c <_printf_i+0x244>)
 800b54c:	2f6f      	cmp	r7, #111	; 0x6f
 800b54e:	bf0c      	ite	eq
 800b550:	2308      	moveq	r3, #8
 800b552:	230a      	movne	r3, #10
 800b554:	2100      	movs	r1, #0
 800b556:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b55a:	6865      	ldr	r5, [r4, #4]
 800b55c:	60a5      	str	r5, [r4, #8]
 800b55e:	2d00      	cmp	r5, #0
 800b560:	bfa2      	ittt	ge
 800b562:	6821      	ldrge	r1, [r4, #0]
 800b564:	f021 0104 	bicge.w	r1, r1, #4
 800b568:	6021      	strge	r1, [r4, #0]
 800b56a:	b90e      	cbnz	r6, 800b570 <_printf_i+0x118>
 800b56c:	2d00      	cmp	r5, #0
 800b56e:	d04d      	beq.n	800b60c <_printf_i+0x1b4>
 800b570:	4615      	mov	r5, r2
 800b572:	fbb6 f1f3 	udiv	r1, r6, r3
 800b576:	fb03 6711 	mls	r7, r3, r1, r6
 800b57a:	5dc7      	ldrb	r7, [r0, r7]
 800b57c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b580:	4637      	mov	r7, r6
 800b582:	42bb      	cmp	r3, r7
 800b584:	460e      	mov	r6, r1
 800b586:	d9f4      	bls.n	800b572 <_printf_i+0x11a>
 800b588:	2b08      	cmp	r3, #8
 800b58a:	d10b      	bne.n	800b5a4 <_printf_i+0x14c>
 800b58c:	6823      	ldr	r3, [r4, #0]
 800b58e:	07de      	lsls	r6, r3, #31
 800b590:	d508      	bpl.n	800b5a4 <_printf_i+0x14c>
 800b592:	6923      	ldr	r3, [r4, #16]
 800b594:	6861      	ldr	r1, [r4, #4]
 800b596:	4299      	cmp	r1, r3
 800b598:	bfde      	ittt	le
 800b59a:	2330      	movle	r3, #48	; 0x30
 800b59c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b5a0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b5a4:	1b52      	subs	r2, r2, r5
 800b5a6:	6122      	str	r2, [r4, #16]
 800b5a8:	f8cd a000 	str.w	sl, [sp]
 800b5ac:	464b      	mov	r3, r9
 800b5ae:	aa03      	add	r2, sp, #12
 800b5b0:	4621      	mov	r1, r4
 800b5b2:	4640      	mov	r0, r8
 800b5b4:	f7ff fee2 	bl	800b37c <_printf_common>
 800b5b8:	3001      	adds	r0, #1
 800b5ba:	d14c      	bne.n	800b656 <_printf_i+0x1fe>
 800b5bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b5c0:	b004      	add	sp, #16
 800b5c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5c6:	4835      	ldr	r0, [pc, #212]	; (800b69c <_printf_i+0x244>)
 800b5c8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b5cc:	6829      	ldr	r1, [r5, #0]
 800b5ce:	6823      	ldr	r3, [r4, #0]
 800b5d0:	f851 6b04 	ldr.w	r6, [r1], #4
 800b5d4:	6029      	str	r1, [r5, #0]
 800b5d6:	061d      	lsls	r5, r3, #24
 800b5d8:	d514      	bpl.n	800b604 <_printf_i+0x1ac>
 800b5da:	07df      	lsls	r7, r3, #31
 800b5dc:	bf44      	itt	mi
 800b5de:	f043 0320 	orrmi.w	r3, r3, #32
 800b5e2:	6023      	strmi	r3, [r4, #0]
 800b5e4:	b91e      	cbnz	r6, 800b5ee <_printf_i+0x196>
 800b5e6:	6823      	ldr	r3, [r4, #0]
 800b5e8:	f023 0320 	bic.w	r3, r3, #32
 800b5ec:	6023      	str	r3, [r4, #0]
 800b5ee:	2310      	movs	r3, #16
 800b5f0:	e7b0      	b.n	800b554 <_printf_i+0xfc>
 800b5f2:	6823      	ldr	r3, [r4, #0]
 800b5f4:	f043 0320 	orr.w	r3, r3, #32
 800b5f8:	6023      	str	r3, [r4, #0]
 800b5fa:	2378      	movs	r3, #120	; 0x78
 800b5fc:	4828      	ldr	r0, [pc, #160]	; (800b6a0 <_printf_i+0x248>)
 800b5fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b602:	e7e3      	b.n	800b5cc <_printf_i+0x174>
 800b604:	0659      	lsls	r1, r3, #25
 800b606:	bf48      	it	mi
 800b608:	b2b6      	uxthmi	r6, r6
 800b60a:	e7e6      	b.n	800b5da <_printf_i+0x182>
 800b60c:	4615      	mov	r5, r2
 800b60e:	e7bb      	b.n	800b588 <_printf_i+0x130>
 800b610:	682b      	ldr	r3, [r5, #0]
 800b612:	6826      	ldr	r6, [r4, #0]
 800b614:	6961      	ldr	r1, [r4, #20]
 800b616:	1d18      	adds	r0, r3, #4
 800b618:	6028      	str	r0, [r5, #0]
 800b61a:	0635      	lsls	r5, r6, #24
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	d501      	bpl.n	800b624 <_printf_i+0x1cc>
 800b620:	6019      	str	r1, [r3, #0]
 800b622:	e002      	b.n	800b62a <_printf_i+0x1d2>
 800b624:	0670      	lsls	r0, r6, #25
 800b626:	d5fb      	bpl.n	800b620 <_printf_i+0x1c8>
 800b628:	8019      	strh	r1, [r3, #0]
 800b62a:	2300      	movs	r3, #0
 800b62c:	6123      	str	r3, [r4, #16]
 800b62e:	4615      	mov	r5, r2
 800b630:	e7ba      	b.n	800b5a8 <_printf_i+0x150>
 800b632:	682b      	ldr	r3, [r5, #0]
 800b634:	1d1a      	adds	r2, r3, #4
 800b636:	602a      	str	r2, [r5, #0]
 800b638:	681d      	ldr	r5, [r3, #0]
 800b63a:	6862      	ldr	r2, [r4, #4]
 800b63c:	2100      	movs	r1, #0
 800b63e:	4628      	mov	r0, r5
 800b640:	f7f4 fdfe 	bl	8000240 <memchr>
 800b644:	b108      	cbz	r0, 800b64a <_printf_i+0x1f2>
 800b646:	1b40      	subs	r0, r0, r5
 800b648:	6060      	str	r0, [r4, #4]
 800b64a:	6863      	ldr	r3, [r4, #4]
 800b64c:	6123      	str	r3, [r4, #16]
 800b64e:	2300      	movs	r3, #0
 800b650:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b654:	e7a8      	b.n	800b5a8 <_printf_i+0x150>
 800b656:	6923      	ldr	r3, [r4, #16]
 800b658:	462a      	mov	r2, r5
 800b65a:	4649      	mov	r1, r9
 800b65c:	4640      	mov	r0, r8
 800b65e:	47d0      	blx	sl
 800b660:	3001      	adds	r0, #1
 800b662:	d0ab      	beq.n	800b5bc <_printf_i+0x164>
 800b664:	6823      	ldr	r3, [r4, #0]
 800b666:	079b      	lsls	r3, r3, #30
 800b668:	d413      	bmi.n	800b692 <_printf_i+0x23a>
 800b66a:	68e0      	ldr	r0, [r4, #12]
 800b66c:	9b03      	ldr	r3, [sp, #12]
 800b66e:	4298      	cmp	r0, r3
 800b670:	bfb8      	it	lt
 800b672:	4618      	movlt	r0, r3
 800b674:	e7a4      	b.n	800b5c0 <_printf_i+0x168>
 800b676:	2301      	movs	r3, #1
 800b678:	4632      	mov	r2, r6
 800b67a:	4649      	mov	r1, r9
 800b67c:	4640      	mov	r0, r8
 800b67e:	47d0      	blx	sl
 800b680:	3001      	adds	r0, #1
 800b682:	d09b      	beq.n	800b5bc <_printf_i+0x164>
 800b684:	3501      	adds	r5, #1
 800b686:	68e3      	ldr	r3, [r4, #12]
 800b688:	9903      	ldr	r1, [sp, #12]
 800b68a:	1a5b      	subs	r3, r3, r1
 800b68c:	42ab      	cmp	r3, r5
 800b68e:	dcf2      	bgt.n	800b676 <_printf_i+0x21e>
 800b690:	e7eb      	b.n	800b66a <_printf_i+0x212>
 800b692:	2500      	movs	r5, #0
 800b694:	f104 0619 	add.w	r6, r4, #25
 800b698:	e7f5      	b.n	800b686 <_printf_i+0x22e>
 800b69a:	bf00      	nop
 800b69c:	0800ca39 	.word	0x0800ca39
 800b6a0:	0800ca4a 	.word	0x0800ca4a

0800b6a4 <siscanf>:
 800b6a4:	b40e      	push	{r1, r2, r3}
 800b6a6:	b510      	push	{r4, lr}
 800b6a8:	b09f      	sub	sp, #124	; 0x7c
 800b6aa:	ac21      	add	r4, sp, #132	; 0x84
 800b6ac:	f44f 7101 	mov.w	r1, #516	; 0x204
 800b6b0:	f854 2b04 	ldr.w	r2, [r4], #4
 800b6b4:	9201      	str	r2, [sp, #4]
 800b6b6:	f8ad 101c 	strh.w	r1, [sp, #28]
 800b6ba:	9004      	str	r0, [sp, #16]
 800b6bc:	9008      	str	r0, [sp, #32]
 800b6be:	f7f4 fdb1 	bl	8000224 <strlen>
 800b6c2:	4b0c      	ldr	r3, [pc, #48]	; (800b6f4 <siscanf+0x50>)
 800b6c4:	9005      	str	r0, [sp, #20]
 800b6c6:	9009      	str	r0, [sp, #36]	; 0x24
 800b6c8:	930d      	str	r3, [sp, #52]	; 0x34
 800b6ca:	480b      	ldr	r0, [pc, #44]	; (800b6f8 <siscanf+0x54>)
 800b6cc:	9a01      	ldr	r2, [sp, #4]
 800b6ce:	6800      	ldr	r0, [r0, #0]
 800b6d0:	9403      	str	r4, [sp, #12]
 800b6d2:	2300      	movs	r3, #0
 800b6d4:	9311      	str	r3, [sp, #68]	; 0x44
 800b6d6:	9316      	str	r3, [sp, #88]	; 0x58
 800b6d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b6dc:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b6e0:	a904      	add	r1, sp, #16
 800b6e2:	4623      	mov	r3, r4
 800b6e4:	f000 fc9a 	bl	800c01c <__ssvfiscanf_r>
 800b6e8:	b01f      	add	sp, #124	; 0x7c
 800b6ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6ee:	b003      	add	sp, #12
 800b6f0:	4770      	bx	lr
 800b6f2:	bf00      	nop
 800b6f4:	0800b71f 	.word	0x0800b71f
 800b6f8:	20000154 	.word	0x20000154

0800b6fc <__sread>:
 800b6fc:	b510      	push	{r4, lr}
 800b6fe:	460c      	mov	r4, r1
 800b700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b704:	f000 ff54 	bl	800c5b0 <_read_r>
 800b708:	2800      	cmp	r0, #0
 800b70a:	bfab      	itete	ge
 800b70c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b70e:	89a3      	ldrhlt	r3, [r4, #12]
 800b710:	181b      	addge	r3, r3, r0
 800b712:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b716:	bfac      	ite	ge
 800b718:	6563      	strge	r3, [r4, #84]	; 0x54
 800b71a:	81a3      	strhlt	r3, [r4, #12]
 800b71c:	bd10      	pop	{r4, pc}

0800b71e <__seofread>:
 800b71e:	2000      	movs	r0, #0
 800b720:	4770      	bx	lr

0800b722 <__swrite>:
 800b722:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b726:	461f      	mov	r7, r3
 800b728:	898b      	ldrh	r3, [r1, #12]
 800b72a:	05db      	lsls	r3, r3, #23
 800b72c:	4605      	mov	r5, r0
 800b72e:	460c      	mov	r4, r1
 800b730:	4616      	mov	r6, r2
 800b732:	d505      	bpl.n	800b740 <__swrite+0x1e>
 800b734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b738:	2302      	movs	r3, #2
 800b73a:	2200      	movs	r2, #0
 800b73c:	f000 fb6c 	bl	800be18 <_lseek_r>
 800b740:	89a3      	ldrh	r3, [r4, #12]
 800b742:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b746:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b74a:	81a3      	strh	r3, [r4, #12]
 800b74c:	4632      	mov	r2, r6
 800b74e:	463b      	mov	r3, r7
 800b750:	4628      	mov	r0, r5
 800b752:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b756:	f000 b903 	b.w	800b960 <_write_r>

0800b75a <__sseek>:
 800b75a:	b510      	push	{r4, lr}
 800b75c:	460c      	mov	r4, r1
 800b75e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b762:	f000 fb59 	bl	800be18 <_lseek_r>
 800b766:	1c43      	adds	r3, r0, #1
 800b768:	89a3      	ldrh	r3, [r4, #12]
 800b76a:	bf15      	itete	ne
 800b76c:	6560      	strne	r0, [r4, #84]	; 0x54
 800b76e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b772:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b776:	81a3      	strheq	r3, [r4, #12]
 800b778:	bf18      	it	ne
 800b77a:	81a3      	strhne	r3, [r4, #12]
 800b77c:	bd10      	pop	{r4, pc}

0800b77e <__sclose>:
 800b77e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b782:	f000 b975 	b.w	800ba70 <_close_r>

0800b786 <strcpy>:
 800b786:	4603      	mov	r3, r0
 800b788:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b78c:	f803 2b01 	strb.w	r2, [r3], #1
 800b790:	2a00      	cmp	r2, #0
 800b792:	d1f9      	bne.n	800b788 <strcpy+0x2>
 800b794:	4770      	bx	lr

0800b796 <strncmp>:
 800b796:	b510      	push	{r4, lr}
 800b798:	b17a      	cbz	r2, 800b7ba <strncmp+0x24>
 800b79a:	4603      	mov	r3, r0
 800b79c:	3901      	subs	r1, #1
 800b79e:	1884      	adds	r4, r0, r2
 800b7a0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b7a4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b7a8:	4290      	cmp	r0, r2
 800b7aa:	d101      	bne.n	800b7b0 <strncmp+0x1a>
 800b7ac:	42a3      	cmp	r3, r4
 800b7ae:	d101      	bne.n	800b7b4 <strncmp+0x1e>
 800b7b0:	1a80      	subs	r0, r0, r2
 800b7b2:	bd10      	pop	{r4, pc}
 800b7b4:	2800      	cmp	r0, #0
 800b7b6:	d1f3      	bne.n	800b7a0 <strncmp+0xa>
 800b7b8:	e7fa      	b.n	800b7b0 <strncmp+0x1a>
 800b7ba:	4610      	mov	r0, r2
 800b7bc:	e7f9      	b.n	800b7b2 <strncmp+0x1c>
	...

0800b7c0 <_strtoul_l.constprop.0>:
 800b7c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b7c4:	4f36      	ldr	r7, [pc, #216]	; (800b8a0 <_strtoul_l.constprop.0+0xe0>)
 800b7c6:	4686      	mov	lr, r0
 800b7c8:	460d      	mov	r5, r1
 800b7ca:	4628      	mov	r0, r5
 800b7cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b7d0:	5de6      	ldrb	r6, [r4, r7]
 800b7d2:	f016 0608 	ands.w	r6, r6, #8
 800b7d6:	d1f8      	bne.n	800b7ca <_strtoul_l.constprop.0+0xa>
 800b7d8:	2c2d      	cmp	r4, #45	; 0x2d
 800b7da:	d12f      	bne.n	800b83c <_strtoul_l.constprop.0+0x7c>
 800b7dc:	782c      	ldrb	r4, [r5, #0]
 800b7de:	2601      	movs	r6, #1
 800b7e0:	1c85      	adds	r5, r0, #2
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d057      	beq.n	800b896 <_strtoul_l.constprop.0+0xd6>
 800b7e6:	2b10      	cmp	r3, #16
 800b7e8:	d109      	bne.n	800b7fe <_strtoul_l.constprop.0+0x3e>
 800b7ea:	2c30      	cmp	r4, #48	; 0x30
 800b7ec:	d107      	bne.n	800b7fe <_strtoul_l.constprop.0+0x3e>
 800b7ee:	7828      	ldrb	r0, [r5, #0]
 800b7f0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b7f4:	2858      	cmp	r0, #88	; 0x58
 800b7f6:	d149      	bne.n	800b88c <_strtoul_l.constprop.0+0xcc>
 800b7f8:	786c      	ldrb	r4, [r5, #1]
 800b7fa:	2310      	movs	r3, #16
 800b7fc:	3502      	adds	r5, #2
 800b7fe:	f04f 38ff 	mov.w	r8, #4294967295
 800b802:	2700      	movs	r7, #0
 800b804:	fbb8 f8f3 	udiv	r8, r8, r3
 800b808:	fb03 f908 	mul.w	r9, r3, r8
 800b80c:	ea6f 0909 	mvn.w	r9, r9
 800b810:	4638      	mov	r0, r7
 800b812:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b816:	f1bc 0f09 	cmp.w	ip, #9
 800b81a:	d814      	bhi.n	800b846 <_strtoul_l.constprop.0+0x86>
 800b81c:	4664      	mov	r4, ip
 800b81e:	42a3      	cmp	r3, r4
 800b820:	dd22      	ble.n	800b868 <_strtoul_l.constprop.0+0xa8>
 800b822:	2f00      	cmp	r7, #0
 800b824:	db1d      	blt.n	800b862 <_strtoul_l.constprop.0+0xa2>
 800b826:	4580      	cmp	r8, r0
 800b828:	d31b      	bcc.n	800b862 <_strtoul_l.constprop.0+0xa2>
 800b82a:	d101      	bne.n	800b830 <_strtoul_l.constprop.0+0x70>
 800b82c:	45a1      	cmp	r9, r4
 800b82e:	db18      	blt.n	800b862 <_strtoul_l.constprop.0+0xa2>
 800b830:	fb00 4003 	mla	r0, r0, r3, r4
 800b834:	2701      	movs	r7, #1
 800b836:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b83a:	e7ea      	b.n	800b812 <_strtoul_l.constprop.0+0x52>
 800b83c:	2c2b      	cmp	r4, #43	; 0x2b
 800b83e:	bf04      	itt	eq
 800b840:	782c      	ldrbeq	r4, [r5, #0]
 800b842:	1c85      	addeq	r5, r0, #2
 800b844:	e7cd      	b.n	800b7e2 <_strtoul_l.constprop.0+0x22>
 800b846:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b84a:	f1bc 0f19 	cmp.w	ip, #25
 800b84e:	d801      	bhi.n	800b854 <_strtoul_l.constprop.0+0x94>
 800b850:	3c37      	subs	r4, #55	; 0x37
 800b852:	e7e4      	b.n	800b81e <_strtoul_l.constprop.0+0x5e>
 800b854:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b858:	f1bc 0f19 	cmp.w	ip, #25
 800b85c:	d804      	bhi.n	800b868 <_strtoul_l.constprop.0+0xa8>
 800b85e:	3c57      	subs	r4, #87	; 0x57
 800b860:	e7dd      	b.n	800b81e <_strtoul_l.constprop.0+0x5e>
 800b862:	f04f 37ff 	mov.w	r7, #4294967295
 800b866:	e7e6      	b.n	800b836 <_strtoul_l.constprop.0+0x76>
 800b868:	2f00      	cmp	r7, #0
 800b86a:	da07      	bge.n	800b87c <_strtoul_l.constprop.0+0xbc>
 800b86c:	2322      	movs	r3, #34	; 0x22
 800b86e:	f8ce 3000 	str.w	r3, [lr]
 800b872:	f04f 30ff 	mov.w	r0, #4294967295
 800b876:	b932      	cbnz	r2, 800b886 <_strtoul_l.constprop.0+0xc6>
 800b878:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b87c:	b106      	cbz	r6, 800b880 <_strtoul_l.constprop.0+0xc0>
 800b87e:	4240      	negs	r0, r0
 800b880:	2a00      	cmp	r2, #0
 800b882:	d0f9      	beq.n	800b878 <_strtoul_l.constprop.0+0xb8>
 800b884:	b107      	cbz	r7, 800b888 <_strtoul_l.constprop.0+0xc8>
 800b886:	1e69      	subs	r1, r5, #1
 800b888:	6011      	str	r1, [r2, #0]
 800b88a:	e7f5      	b.n	800b878 <_strtoul_l.constprop.0+0xb8>
 800b88c:	2430      	movs	r4, #48	; 0x30
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d1b5      	bne.n	800b7fe <_strtoul_l.constprop.0+0x3e>
 800b892:	2308      	movs	r3, #8
 800b894:	e7b3      	b.n	800b7fe <_strtoul_l.constprop.0+0x3e>
 800b896:	2c30      	cmp	r4, #48	; 0x30
 800b898:	d0a9      	beq.n	800b7ee <_strtoul_l.constprop.0+0x2e>
 800b89a:	230a      	movs	r3, #10
 800b89c:	e7af      	b.n	800b7fe <_strtoul_l.constprop.0+0x3e>
 800b89e:	bf00      	nop
 800b8a0:	0800ca5c 	.word	0x0800ca5c

0800b8a4 <_strtoul_r>:
 800b8a4:	f7ff bf8c 	b.w	800b7c0 <_strtoul_l.constprop.0>

0800b8a8 <strtoul>:
 800b8a8:	4613      	mov	r3, r2
 800b8aa:	460a      	mov	r2, r1
 800b8ac:	4601      	mov	r1, r0
 800b8ae:	4802      	ldr	r0, [pc, #8]	; (800b8b8 <strtoul+0x10>)
 800b8b0:	6800      	ldr	r0, [r0, #0]
 800b8b2:	f7ff bf85 	b.w	800b7c0 <_strtoul_l.constprop.0>
 800b8b6:	bf00      	nop
 800b8b8:	20000154 	.word	0x20000154

0800b8bc <__swbuf_r>:
 800b8bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8be:	460e      	mov	r6, r1
 800b8c0:	4614      	mov	r4, r2
 800b8c2:	4605      	mov	r5, r0
 800b8c4:	b118      	cbz	r0, 800b8ce <__swbuf_r+0x12>
 800b8c6:	6983      	ldr	r3, [r0, #24]
 800b8c8:	b90b      	cbnz	r3, 800b8ce <__swbuf_r+0x12>
 800b8ca:	f000 fa07 	bl	800bcdc <__sinit>
 800b8ce:	4b21      	ldr	r3, [pc, #132]	; (800b954 <__swbuf_r+0x98>)
 800b8d0:	429c      	cmp	r4, r3
 800b8d2:	d12b      	bne.n	800b92c <__swbuf_r+0x70>
 800b8d4:	686c      	ldr	r4, [r5, #4]
 800b8d6:	69a3      	ldr	r3, [r4, #24]
 800b8d8:	60a3      	str	r3, [r4, #8]
 800b8da:	89a3      	ldrh	r3, [r4, #12]
 800b8dc:	071a      	lsls	r2, r3, #28
 800b8de:	d52f      	bpl.n	800b940 <__swbuf_r+0x84>
 800b8e0:	6923      	ldr	r3, [r4, #16]
 800b8e2:	b36b      	cbz	r3, 800b940 <__swbuf_r+0x84>
 800b8e4:	6923      	ldr	r3, [r4, #16]
 800b8e6:	6820      	ldr	r0, [r4, #0]
 800b8e8:	1ac0      	subs	r0, r0, r3
 800b8ea:	6963      	ldr	r3, [r4, #20]
 800b8ec:	b2f6      	uxtb	r6, r6
 800b8ee:	4283      	cmp	r3, r0
 800b8f0:	4637      	mov	r7, r6
 800b8f2:	dc04      	bgt.n	800b8fe <__swbuf_r+0x42>
 800b8f4:	4621      	mov	r1, r4
 800b8f6:	4628      	mov	r0, r5
 800b8f8:	f000 f95c 	bl	800bbb4 <_fflush_r>
 800b8fc:	bb30      	cbnz	r0, 800b94c <__swbuf_r+0x90>
 800b8fe:	68a3      	ldr	r3, [r4, #8]
 800b900:	3b01      	subs	r3, #1
 800b902:	60a3      	str	r3, [r4, #8]
 800b904:	6823      	ldr	r3, [r4, #0]
 800b906:	1c5a      	adds	r2, r3, #1
 800b908:	6022      	str	r2, [r4, #0]
 800b90a:	701e      	strb	r6, [r3, #0]
 800b90c:	6963      	ldr	r3, [r4, #20]
 800b90e:	3001      	adds	r0, #1
 800b910:	4283      	cmp	r3, r0
 800b912:	d004      	beq.n	800b91e <__swbuf_r+0x62>
 800b914:	89a3      	ldrh	r3, [r4, #12]
 800b916:	07db      	lsls	r3, r3, #31
 800b918:	d506      	bpl.n	800b928 <__swbuf_r+0x6c>
 800b91a:	2e0a      	cmp	r6, #10
 800b91c:	d104      	bne.n	800b928 <__swbuf_r+0x6c>
 800b91e:	4621      	mov	r1, r4
 800b920:	4628      	mov	r0, r5
 800b922:	f000 f947 	bl	800bbb4 <_fflush_r>
 800b926:	b988      	cbnz	r0, 800b94c <__swbuf_r+0x90>
 800b928:	4638      	mov	r0, r7
 800b92a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b92c:	4b0a      	ldr	r3, [pc, #40]	; (800b958 <__swbuf_r+0x9c>)
 800b92e:	429c      	cmp	r4, r3
 800b930:	d101      	bne.n	800b936 <__swbuf_r+0x7a>
 800b932:	68ac      	ldr	r4, [r5, #8]
 800b934:	e7cf      	b.n	800b8d6 <__swbuf_r+0x1a>
 800b936:	4b09      	ldr	r3, [pc, #36]	; (800b95c <__swbuf_r+0xa0>)
 800b938:	429c      	cmp	r4, r3
 800b93a:	bf08      	it	eq
 800b93c:	68ec      	ldreq	r4, [r5, #12]
 800b93e:	e7ca      	b.n	800b8d6 <__swbuf_r+0x1a>
 800b940:	4621      	mov	r1, r4
 800b942:	4628      	mov	r0, r5
 800b944:	f000 f81e 	bl	800b984 <__swsetup_r>
 800b948:	2800      	cmp	r0, #0
 800b94a:	d0cb      	beq.n	800b8e4 <__swbuf_r+0x28>
 800b94c:	f04f 37ff 	mov.w	r7, #4294967295
 800b950:	e7ea      	b.n	800b928 <__swbuf_r+0x6c>
 800b952:	bf00      	nop
 800b954:	0800cb7c 	.word	0x0800cb7c
 800b958:	0800cb9c 	.word	0x0800cb9c
 800b95c:	0800cb5c 	.word	0x0800cb5c

0800b960 <_write_r>:
 800b960:	b538      	push	{r3, r4, r5, lr}
 800b962:	4d07      	ldr	r5, [pc, #28]	; (800b980 <_write_r+0x20>)
 800b964:	4604      	mov	r4, r0
 800b966:	4608      	mov	r0, r1
 800b968:	4611      	mov	r1, r2
 800b96a:	2200      	movs	r2, #0
 800b96c:	602a      	str	r2, [r5, #0]
 800b96e:	461a      	mov	r2, r3
 800b970:	f7f7 ffe5 	bl	800393e <_write>
 800b974:	1c43      	adds	r3, r0, #1
 800b976:	d102      	bne.n	800b97e <_write_r+0x1e>
 800b978:	682b      	ldr	r3, [r5, #0]
 800b97a:	b103      	cbz	r3, 800b97e <_write_r+0x1e>
 800b97c:	6023      	str	r3, [r4, #0]
 800b97e:	bd38      	pop	{r3, r4, r5, pc}
 800b980:	20000f80 	.word	0x20000f80

0800b984 <__swsetup_r>:
 800b984:	4b32      	ldr	r3, [pc, #200]	; (800ba50 <__swsetup_r+0xcc>)
 800b986:	b570      	push	{r4, r5, r6, lr}
 800b988:	681d      	ldr	r5, [r3, #0]
 800b98a:	4606      	mov	r6, r0
 800b98c:	460c      	mov	r4, r1
 800b98e:	b125      	cbz	r5, 800b99a <__swsetup_r+0x16>
 800b990:	69ab      	ldr	r3, [r5, #24]
 800b992:	b913      	cbnz	r3, 800b99a <__swsetup_r+0x16>
 800b994:	4628      	mov	r0, r5
 800b996:	f000 f9a1 	bl	800bcdc <__sinit>
 800b99a:	4b2e      	ldr	r3, [pc, #184]	; (800ba54 <__swsetup_r+0xd0>)
 800b99c:	429c      	cmp	r4, r3
 800b99e:	d10f      	bne.n	800b9c0 <__swsetup_r+0x3c>
 800b9a0:	686c      	ldr	r4, [r5, #4]
 800b9a2:	89a3      	ldrh	r3, [r4, #12]
 800b9a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b9a8:	0719      	lsls	r1, r3, #28
 800b9aa:	d42c      	bmi.n	800ba06 <__swsetup_r+0x82>
 800b9ac:	06dd      	lsls	r5, r3, #27
 800b9ae:	d411      	bmi.n	800b9d4 <__swsetup_r+0x50>
 800b9b0:	2309      	movs	r3, #9
 800b9b2:	6033      	str	r3, [r6, #0]
 800b9b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b9b8:	81a3      	strh	r3, [r4, #12]
 800b9ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b9be:	e03e      	b.n	800ba3e <__swsetup_r+0xba>
 800b9c0:	4b25      	ldr	r3, [pc, #148]	; (800ba58 <__swsetup_r+0xd4>)
 800b9c2:	429c      	cmp	r4, r3
 800b9c4:	d101      	bne.n	800b9ca <__swsetup_r+0x46>
 800b9c6:	68ac      	ldr	r4, [r5, #8]
 800b9c8:	e7eb      	b.n	800b9a2 <__swsetup_r+0x1e>
 800b9ca:	4b24      	ldr	r3, [pc, #144]	; (800ba5c <__swsetup_r+0xd8>)
 800b9cc:	429c      	cmp	r4, r3
 800b9ce:	bf08      	it	eq
 800b9d0:	68ec      	ldreq	r4, [r5, #12]
 800b9d2:	e7e6      	b.n	800b9a2 <__swsetup_r+0x1e>
 800b9d4:	0758      	lsls	r0, r3, #29
 800b9d6:	d512      	bpl.n	800b9fe <__swsetup_r+0x7a>
 800b9d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b9da:	b141      	cbz	r1, 800b9ee <__swsetup_r+0x6a>
 800b9dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b9e0:	4299      	cmp	r1, r3
 800b9e2:	d002      	beq.n	800b9ea <__swsetup_r+0x66>
 800b9e4:	4630      	mov	r0, r6
 800b9e6:	f7fe ff0d 	bl	800a804 <_free_r>
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	6363      	str	r3, [r4, #52]	; 0x34
 800b9ee:	89a3      	ldrh	r3, [r4, #12]
 800b9f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b9f4:	81a3      	strh	r3, [r4, #12]
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	6063      	str	r3, [r4, #4]
 800b9fa:	6923      	ldr	r3, [r4, #16]
 800b9fc:	6023      	str	r3, [r4, #0]
 800b9fe:	89a3      	ldrh	r3, [r4, #12]
 800ba00:	f043 0308 	orr.w	r3, r3, #8
 800ba04:	81a3      	strh	r3, [r4, #12]
 800ba06:	6923      	ldr	r3, [r4, #16]
 800ba08:	b94b      	cbnz	r3, 800ba1e <__swsetup_r+0x9a>
 800ba0a:	89a3      	ldrh	r3, [r4, #12]
 800ba0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ba10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ba14:	d003      	beq.n	800ba1e <__swsetup_r+0x9a>
 800ba16:	4621      	mov	r1, r4
 800ba18:	4630      	mov	r0, r6
 800ba1a:	f000 fa35 	bl	800be88 <__smakebuf_r>
 800ba1e:	89a0      	ldrh	r0, [r4, #12]
 800ba20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ba24:	f010 0301 	ands.w	r3, r0, #1
 800ba28:	d00a      	beq.n	800ba40 <__swsetup_r+0xbc>
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	60a3      	str	r3, [r4, #8]
 800ba2e:	6963      	ldr	r3, [r4, #20]
 800ba30:	425b      	negs	r3, r3
 800ba32:	61a3      	str	r3, [r4, #24]
 800ba34:	6923      	ldr	r3, [r4, #16]
 800ba36:	b943      	cbnz	r3, 800ba4a <__swsetup_r+0xc6>
 800ba38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ba3c:	d1ba      	bne.n	800b9b4 <__swsetup_r+0x30>
 800ba3e:	bd70      	pop	{r4, r5, r6, pc}
 800ba40:	0781      	lsls	r1, r0, #30
 800ba42:	bf58      	it	pl
 800ba44:	6963      	ldrpl	r3, [r4, #20]
 800ba46:	60a3      	str	r3, [r4, #8]
 800ba48:	e7f4      	b.n	800ba34 <__swsetup_r+0xb0>
 800ba4a:	2000      	movs	r0, #0
 800ba4c:	e7f7      	b.n	800ba3e <__swsetup_r+0xba>
 800ba4e:	bf00      	nop
 800ba50:	20000154 	.word	0x20000154
 800ba54:	0800cb7c 	.word	0x0800cb7c
 800ba58:	0800cb9c 	.word	0x0800cb9c
 800ba5c:	0800cb5c 	.word	0x0800cb5c

0800ba60 <abort>:
 800ba60:	b508      	push	{r3, lr}
 800ba62:	2006      	movs	r0, #6
 800ba64:	f000 fe16 	bl	800c694 <raise>
 800ba68:	2001      	movs	r0, #1
 800ba6a:	f7f7 ff41 	bl	80038f0 <_exit>
	...

0800ba70 <_close_r>:
 800ba70:	b538      	push	{r3, r4, r5, lr}
 800ba72:	4d06      	ldr	r5, [pc, #24]	; (800ba8c <_close_r+0x1c>)
 800ba74:	2300      	movs	r3, #0
 800ba76:	4604      	mov	r4, r0
 800ba78:	4608      	mov	r0, r1
 800ba7a:	602b      	str	r3, [r5, #0]
 800ba7c:	f7f7 ff7b 	bl	8003976 <_close>
 800ba80:	1c43      	adds	r3, r0, #1
 800ba82:	d102      	bne.n	800ba8a <_close_r+0x1a>
 800ba84:	682b      	ldr	r3, [r5, #0]
 800ba86:	b103      	cbz	r3, 800ba8a <_close_r+0x1a>
 800ba88:	6023      	str	r3, [r4, #0]
 800ba8a:	bd38      	pop	{r3, r4, r5, pc}
 800ba8c:	20000f80 	.word	0x20000f80

0800ba90 <__env_lock>:
 800ba90:	4801      	ldr	r0, [pc, #4]	; (800ba98 <__env_lock+0x8>)
 800ba92:	f7ff bb09 	b.w	800b0a8 <__retarget_lock_acquire_recursive>
 800ba96:	bf00      	nop
 800ba98:	20000f78 	.word	0x20000f78

0800ba9c <__env_unlock>:
 800ba9c:	4801      	ldr	r0, [pc, #4]	; (800baa4 <__env_unlock+0x8>)
 800ba9e:	f7ff bb05 	b.w	800b0ac <__retarget_lock_release_recursive>
 800baa2:	bf00      	nop
 800baa4:	20000f78 	.word	0x20000f78

0800baa8 <__sflush_r>:
 800baa8:	898a      	ldrh	r2, [r1, #12]
 800baaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baae:	4605      	mov	r5, r0
 800bab0:	0710      	lsls	r0, r2, #28
 800bab2:	460c      	mov	r4, r1
 800bab4:	d458      	bmi.n	800bb68 <__sflush_r+0xc0>
 800bab6:	684b      	ldr	r3, [r1, #4]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	dc05      	bgt.n	800bac8 <__sflush_r+0x20>
 800babc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800babe:	2b00      	cmp	r3, #0
 800bac0:	dc02      	bgt.n	800bac8 <__sflush_r+0x20>
 800bac2:	2000      	movs	r0, #0
 800bac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bac8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800baca:	2e00      	cmp	r6, #0
 800bacc:	d0f9      	beq.n	800bac2 <__sflush_r+0x1a>
 800bace:	2300      	movs	r3, #0
 800bad0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bad4:	682f      	ldr	r7, [r5, #0]
 800bad6:	602b      	str	r3, [r5, #0]
 800bad8:	d032      	beq.n	800bb40 <__sflush_r+0x98>
 800bada:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800badc:	89a3      	ldrh	r3, [r4, #12]
 800bade:	075a      	lsls	r2, r3, #29
 800bae0:	d505      	bpl.n	800baee <__sflush_r+0x46>
 800bae2:	6863      	ldr	r3, [r4, #4]
 800bae4:	1ac0      	subs	r0, r0, r3
 800bae6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bae8:	b10b      	cbz	r3, 800baee <__sflush_r+0x46>
 800baea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800baec:	1ac0      	subs	r0, r0, r3
 800baee:	2300      	movs	r3, #0
 800baf0:	4602      	mov	r2, r0
 800baf2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800baf4:	6a21      	ldr	r1, [r4, #32]
 800baf6:	4628      	mov	r0, r5
 800baf8:	47b0      	blx	r6
 800bafa:	1c43      	adds	r3, r0, #1
 800bafc:	89a3      	ldrh	r3, [r4, #12]
 800bafe:	d106      	bne.n	800bb0e <__sflush_r+0x66>
 800bb00:	6829      	ldr	r1, [r5, #0]
 800bb02:	291d      	cmp	r1, #29
 800bb04:	d82c      	bhi.n	800bb60 <__sflush_r+0xb8>
 800bb06:	4a2a      	ldr	r2, [pc, #168]	; (800bbb0 <__sflush_r+0x108>)
 800bb08:	40ca      	lsrs	r2, r1
 800bb0a:	07d6      	lsls	r6, r2, #31
 800bb0c:	d528      	bpl.n	800bb60 <__sflush_r+0xb8>
 800bb0e:	2200      	movs	r2, #0
 800bb10:	6062      	str	r2, [r4, #4]
 800bb12:	04d9      	lsls	r1, r3, #19
 800bb14:	6922      	ldr	r2, [r4, #16]
 800bb16:	6022      	str	r2, [r4, #0]
 800bb18:	d504      	bpl.n	800bb24 <__sflush_r+0x7c>
 800bb1a:	1c42      	adds	r2, r0, #1
 800bb1c:	d101      	bne.n	800bb22 <__sflush_r+0x7a>
 800bb1e:	682b      	ldr	r3, [r5, #0]
 800bb20:	b903      	cbnz	r3, 800bb24 <__sflush_r+0x7c>
 800bb22:	6560      	str	r0, [r4, #84]	; 0x54
 800bb24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bb26:	602f      	str	r7, [r5, #0]
 800bb28:	2900      	cmp	r1, #0
 800bb2a:	d0ca      	beq.n	800bac2 <__sflush_r+0x1a>
 800bb2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bb30:	4299      	cmp	r1, r3
 800bb32:	d002      	beq.n	800bb3a <__sflush_r+0x92>
 800bb34:	4628      	mov	r0, r5
 800bb36:	f7fe fe65 	bl	800a804 <_free_r>
 800bb3a:	2000      	movs	r0, #0
 800bb3c:	6360      	str	r0, [r4, #52]	; 0x34
 800bb3e:	e7c1      	b.n	800bac4 <__sflush_r+0x1c>
 800bb40:	6a21      	ldr	r1, [r4, #32]
 800bb42:	2301      	movs	r3, #1
 800bb44:	4628      	mov	r0, r5
 800bb46:	47b0      	blx	r6
 800bb48:	1c41      	adds	r1, r0, #1
 800bb4a:	d1c7      	bne.n	800badc <__sflush_r+0x34>
 800bb4c:	682b      	ldr	r3, [r5, #0]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d0c4      	beq.n	800badc <__sflush_r+0x34>
 800bb52:	2b1d      	cmp	r3, #29
 800bb54:	d001      	beq.n	800bb5a <__sflush_r+0xb2>
 800bb56:	2b16      	cmp	r3, #22
 800bb58:	d101      	bne.n	800bb5e <__sflush_r+0xb6>
 800bb5a:	602f      	str	r7, [r5, #0]
 800bb5c:	e7b1      	b.n	800bac2 <__sflush_r+0x1a>
 800bb5e:	89a3      	ldrh	r3, [r4, #12]
 800bb60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb64:	81a3      	strh	r3, [r4, #12]
 800bb66:	e7ad      	b.n	800bac4 <__sflush_r+0x1c>
 800bb68:	690f      	ldr	r7, [r1, #16]
 800bb6a:	2f00      	cmp	r7, #0
 800bb6c:	d0a9      	beq.n	800bac2 <__sflush_r+0x1a>
 800bb6e:	0793      	lsls	r3, r2, #30
 800bb70:	680e      	ldr	r6, [r1, #0]
 800bb72:	bf08      	it	eq
 800bb74:	694b      	ldreq	r3, [r1, #20]
 800bb76:	600f      	str	r7, [r1, #0]
 800bb78:	bf18      	it	ne
 800bb7a:	2300      	movne	r3, #0
 800bb7c:	eba6 0807 	sub.w	r8, r6, r7
 800bb80:	608b      	str	r3, [r1, #8]
 800bb82:	f1b8 0f00 	cmp.w	r8, #0
 800bb86:	dd9c      	ble.n	800bac2 <__sflush_r+0x1a>
 800bb88:	6a21      	ldr	r1, [r4, #32]
 800bb8a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bb8c:	4643      	mov	r3, r8
 800bb8e:	463a      	mov	r2, r7
 800bb90:	4628      	mov	r0, r5
 800bb92:	47b0      	blx	r6
 800bb94:	2800      	cmp	r0, #0
 800bb96:	dc06      	bgt.n	800bba6 <__sflush_r+0xfe>
 800bb98:	89a3      	ldrh	r3, [r4, #12]
 800bb9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb9e:	81a3      	strh	r3, [r4, #12]
 800bba0:	f04f 30ff 	mov.w	r0, #4294967295
 800bba4:	e78e      	b.n	800bac4 <__sflush_r+0x1c>
 800bba6:	4407      	add	r7, r0
 800bba8:	eba8 0800 	sub.w	r8, r8, r0
 800bbac:	e7e9      	b.n	800bb82 <__sflush_r+0xda>
 800bbae:	bf00      	nop
 800bbb0:	20400001 	.word	0x20400001

0800bbb4 <_fflush_r>:
 800bbb4:	b538      	push	{r3, r4, r5, lr}
 800bbb6:	690b      	ldr	r3, [r1, #16]
 800bbb8:	4605      	mov	r5, r0
 800bbba:	460c      	mov	r4, r1
 800bbbc:	b913      	cbnz	r3, 800bbc4 <_fflush_r+0x10>
 800bbbe:	2500      	movs	r5, #0
 800bbc0:	4628      	mov	r0, r5
 800bbc2:	bd38      	pop	{r3, r4, r5, pc}
 800bbc4:	b118      	cbz	r0, 800bbce <_fflush_r+0x1a>
 800bbc6:	6983      	ldr	r3, [r0, #24]
 800bbc8:	b90b      	cbnz	r3, 800bbce <_fflush_r+0x1a>
 800bbca:	f000 f887 	bl	800bcdc <__sinit>
 800bbce:	4b14      	ldr	r3, [pc, #80]	; (800bc20 <_fflush_r+0x6c>)
 800bbd0:	429c      	cmp	r4, r3
 800bbd2:	d11b      	bne.n	800bc0c <_fflush_r+0x58>
 800bbd4:	686c      	ldr	r4, [r5, #4]
 800bbd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d0ef      	beq.n	800bbbe <_fflush_r+0xa>
 800bbde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bbe0:	07d0      	lsls	r0, r2, #31
 800bbe2:	d404      	bmi.n	800bbee <_fflush_r+0x3a>
 800bbe4:	0599      	lsls	r1, r3, #22
 800bbe6:	d402      	bmi.n	800bbee <_fflush_r+0x3a>
 800bbe8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbea:	f7ff fa5d 	bl	800b0a8 <__retarget_lock_acquire_recursive>
 800bbee:	4628      	mov	r0, r5
 800bbf0:	4621      	mov	r1, r4
 800bbf2:	f7ff ff59 	bl	800baa8 <__sflush_r>
 800bbf6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbf8:	07da      	lsls	r2, r3, #31
 800bbfa:	4605      	mov	r5, r0
 800bbfc:	d4e0      	bmi.n	800bbc0 <_fflush_r+0xc>
 800bbfe:	89a3      	ldrh	r3, [r4, #12]
 800bc00:	059b      	lsls	r3, r3, #22
 800bc02:	d4dd      	bmi.n	800bbc0 <_fflush_r+0xc>
 800bc04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc06:	f7ff fa51 	bl	800b0ac <__retarget_lock_release_recursive>
 800bc0a:	e7d9      	b.n	800bbc0 <_fflush_r+0xc>
 800bc0c:	4b05      	ldr	r3, [pc, #20]	; (800bc24 <_fflush_r+0x70>)
 800bc0e:	429c      	cmp	r4, r3
 800bc10:	d101      	bne.n	800bc16 <_fflush_r+0x62>
 800bc12:	68ac      	ldr	r4, [r5, #8]
 800bc14:	e7df      	b.n	800bbd6 <_fflush_r+0x22>
 800bc16:	4b04      	ldr	r3, [pc, #16]	; (800bc28 <_fflush_r+0x74>)
 800bc18:	429c      	cmp	r4, r3
 800bc1a:	bf08      	it	eq
 800bc1c:	68ec      	ldreq	r4, [r5, #12]
 800bc1e:	e7da      	b.n	800bbd6 <_fflush_r+0x22>
 800bc20:	0800cb7c 	.word	0x0800cb7c
 800bc24:	0800cb9c 	.word	0x0800cb9c
 800bc28:	0800cb5c 	.word	0x0800cb5c

0800bc2c <std>:
 800bc2c:	2300      	movs	r3, #0
 800bc2e:	b510      	push	{r4, lr}
 800bc30:	4604      	mov	r4, r0
 800bc32:	e9c0 3300 	strd	r3, r3, [r0]
 800bc36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc3a:	6083      	str	r3, [r0, #8]
 800bc3c:	8181      	strh	r1, [r0, #12]
 800bc3e:	6643      	str	r3, [r0, #100]	; 0x64
 800bc40:	81c2      	strh	r2, [r0, #14]
 800bc42:	6183      	str	r3, [r0, #24]
 800bc44:	4619      	mov	r1, r3
 800bc46:	2208      	movs	r2, #8
 800bc48:	305c      	adds	r0, #92	; 0x5c
 800bc4a:	f7fe fdd3 	bl	800a7f4 <memset>
 800bc4e:	4b05      	ldr	r3, [pc, #20]	; (800bc64 <std+0x38>)
 800bc50:	6263      	str	r3, [r4, #36]	; 0x24
 800bc52:	4b05      	ldr	r3, [pc, #20]	; (800bc68 <std+0x3c>)
 800bc54:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc56:	4b05      	ldr	r3, [pc, #20]	; (800bc6c <std+0x40>)
 800bc58:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc5a:	4b05      	ldr	r3, [pc, #20]	; (800bc70 <std+0x44>)
 800bc5c:	6224      	str	r4, [r4, #32]
 800bc5e:	6323      	str	r3, [r4, #48]	; 0x30
 800bc60:	bd10      	pop	{r4, pc}
 800bc62:	bf00      	nop
 800bc64:	0800b6fd 	.word	0x0800b6fd
 800bc68:	0800b723 	.word	0x0800b723
 800bc6c:	0800b75b 	.word	0x0800b75b
 800bc70:	0800b77f 	.word	0x0800b77f

0800bc74 <_cleanup_r>:
 800bc74:	4901      	ldr	r1, [pc, #4]	; (800bc7c <_cleanup_r+0x8>)
 800bc76:	f000 b8af 	b.w	800bdd8 <_fwalk_reent>
 800bc7a:	bf00      	nop
 800bc7c:	0800bbb5 	.word	0x0800bbb5

0800bc80 <__sfmoreglue>:
 800bc80:	b570      	push	{r4, r5, r6, lr}
 800bc82:	2268      	movs	r2, #104	; 0x68
 800bc84:	1e4d      	subs	r5, r1, #1
 800bc86:	4355      	muls	r5, r2
 800bc88:	460e      	mov	r6, r1
 800bc8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bc8e:	f7fe fe25 	bl	800a8dc <_malloc_r>
 800bc92:	4604      	mov	r4, r0
 800bc94:	b140      	cbz	r0, 800bca8 <__sfmoreglue+0x28>
 800bc96:	2100      	movs	r1, #0
 800bc98:	e9c0 1600 	strd	r1, r6, [r0]
 800bc9c:	300c      	adds	r0, #12
 800bc9e:	60a0      	str	r0, [r4, #8]
 800bca0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bca4:	f7fe fda6 	bl	800a7f4 <memset>
 800bca8:	4620      	mov	r0, r4
 800bcaa:	bd70      	pop	{r4, r5, r6, pc}

0800bcac <__sfp_lock_acquire>:
 800bcac:	4801      	ldr	r0, [pc, #4]	; (800bcb4 <__sfp_lock_acquire+0x8>)
 800bcae:	f7ff b9fb 	b.w	800b0a8 <__retarget_lock_acquire_recursive>
 800bcb2:	bf00      	nop
 800bcb4:	20000f7a 	.word	0x20000f7a

0800bcb8 <__sfp_lock_release>:
 800bcb8:	4801      	ldr	r0, [pc, #4]	; (800bcc0 <__sfp_lock_release+0x8>)
 800bcba:	f7ff b9f7 	b.w	800b0ac <__retarget_lock_release_recursive>
 800bcbe:	bf00      	nop
 800bcc0:	20000f7a 	.word	0x20000f7a

0800bcc4 <__sinit_lock_acquire>:
 800bcc4:	4801      	ldr	r0, [pc, #4]	; (800bccc <__sinit_lock_acquire+0x8>)
 800bcc6:	f7ff b9ef 	b.w	800b0a8 <__retarget_lock_acquire_recursive>
 800bcca:	bf00      	nop
 800bccc:	20000f7b 	.word	0x20000f7b

0800bcd0 <__sinit_lock_release>:
 800bcd0:	4801      	ldr	r0, [pc, #4]	; (800bcd8 <__sinit_lock_release+0x8>)
 800bcd2:	f7ff b9eb 	b.w	800b0ac <__retarget_lock_release_recursive>
 800bcd6:	bf00      	nop
 800bcd8:	20000f7b 	.word	0x20000f7b

0800bcdc <__sinit>:
 800bcdc:	b510      	push	{r4, lr}
 800bcde:	4604      	mov	r4, r0
 800bce0:	f7ff fff0 	bl	800bcc4 <__sinit_lock_acquire>
 800bce4:	69a3      	ldr	r3, [r4, #24]
 800bce6:	b11b      	cbz	r3, 800bcf0 <__sinit+0x14>
 800bce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcec:	f7ff bff0 	b.w	800bcd0 <__sinit_lock_release>
 800bcf0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bcf4:	6523      	str	r3, [r4, #80]	; 0x50
 800bcf6:	4b13      	ldr	r3, [pc, #76]	; (800bd44 <__sinit+0x68>)
 800bcf8:	4a13      	ldr	r2, [pc, #76]	; (800bd48 <__sinit+0x6c>)
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	62a2      	str	r2, [r4, #40]	; 0x28
 800bcfe:	42a3      	cmp	r3, r4
 800bd00:	bf04      	itt	eq
 800bd02:	2301      	moveq	r3, #1
 800bd04:	61a3      	streq	r3, [r4, #24]
 800bd06:	4620      	mov	r0, r4
 800bd08:	f000 f820 	bl	800bd4c <__sfp>
 800bd0c:	6060      	str	r0, [r4, #4]
 800bd0e:	4620      	mov	r0, r4
 800bd10:	f000 f81c 	bl	800bd4c <__sfp>
 800bd14:	60a0      	str	r0, [r4, #8]
 800bd16:	4620      	mov	r0, r4
 800bd18:	f000 f818 	bl	800bd4c <__sfp>
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	60e0      	str	r0, [r4, #12]
 800bd20:	2104      	movs	r1, #4
 800bd22:	6860      	ldr	r0, [r4, #4]
 800bd24:	f7ff ff82 	bl	800bc2c <std>
 800bd28:	68a0      	ldr	r0, [r4, #8]
 800bd2a:	2201      	movs	r2, #1
 800bd2c:	2109      	movs	r1, #9
 800bd2e:	f7ff ff7d 	bl	800bc2c <std>
 800bd32:	68e0      	ldr	r0, [r4, #12]
 800bd34:	2202      	movs	r2, #2
 800bd36:	2112      	movs	r1, #18
 800bd38:	f7ff ff78 	bl	800bc2c <std>
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	61a3      	str	r3, [r4, #24]
 800bd40:	e7d2      	b.n	800bce8 <__sinit+0xc>
 800bd42:	bf00      	nop
 800bd44:	0800c8d8 	.word	0x0800c8d8
 800bd48:	0800bc75 	.word	0x0800bc75

0800bd4c <__sfp>:
 800bd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd4e:	4607      	mov	r7, r0
 800bd50:	f7ff ffac 	bl	800bcac <__sfp_lock_acquire>
 800bd54:	4b1e      	ldr	r3, [pc, #120]	; (800bdd0 <__sfp+0x84>)
 800bd56:	681e      	ldr	r6, [r3, #0]
 800bd58:	69b3      	ldr	r3, [r6, #24]
 800bd5a:	b913      	cbnz	r3, 800bd62 <__sfp+0x16>
 800bd5c:	4630      	mov	r0, r6
 800bd5e:	f7ff ffbd 	bl	800bcdc <__sinit>
 800bd62:	3648      	adds	r6, #72	; 0x48
 800bd64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bd68:	3b01      	subs	r3, #1
 800bd6a:	d503      	bpl.n	800bd74 <__sfp+0x28>
 800bd6c:	6833      	ldr	r3, [r6, #0]
 800bd6e:	b30b      	cbz	r3, 800bdb4 <__sfp+0x68>
 800bd70:	6836      	ldr	r6, [r6, #0]
 800bd72:	e7f7      	b.n	800bd64 <__sfp+0x18>
 800bd74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bd78:	b9d5      	cbnz	r5, 800bdb0 <__sfp+0x64>
 800bd7a:	4b16      	ldr	r3, [pc, #88]	; (800bdd4 <__sfp+0x88>)
 800bd7c:	60e3      	str	r3, [r4, #12]
 800bd7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bd82:	6665      	str	r5, [r4, #100]	; 0x64
 800bd84:	f7ff f98e 	bl	800b0a4 <__retarget_lock_init_recursive>
 800bd88:	f7ff ff96 	bl	800bcb8 <__sfp_lock_release>
 800bd8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bd90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bd94:	6025      	str	r5, [r4, #0]
 800bd96:	61a5      	str	r5, [r4, #24]
 800bd98:	2208      	movs	r2, #8
 800bd9a:	4629      	mov	r1, r5
 800bd9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bda0:	f7fe fd28 	bl	800a7f4 <memset>
 800bda4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bda8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bdac:	4620      	mov	r0, r4
 800bdae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bdb0:	3468      	adds	r4, #104	; 0x68
 800bdb2:	e7d9      	b.n	800bd68 <__sfp+0x1c>
 800bdb4:	2104      	movs	r1, #4
 800bdb6:	4638      	mov	r0, r7
 800bdb8:	f7ff ff62 	bl	800bc80 <__sfmoreglue>
 800bdbc:	4604      	mov	r4, r0
 800bdbe:	6030      	str	r0, [r6, #0]
 800bdc0:	2800      	cmp	r0, #0
 800bdc2:	d1d5      	bne.n	800bd70 <__sfp+0x24>
 800bdc4:	f7ff ff78 	bl	800bcb8 <__sfp_lock_release>
 800bdc8:	230c      	movs	r3, #12
 800bdca:	603b      	str	r3, [r7, #0]
 800bdcc:	e7ee      	b.n	800bdac <__sfp+0x60>
 800bdce:	bf00      	nop
 800bdd0:	0800c8d8 	.word	0x0800c8d8
 800bdd4:	ffff0001 	.word	0xffff0001

0800bdd8 <_fwalk_reent>:
 800bdd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bddc:	4606      	mov	r6, r0
 800bdde:	4688      	mov	r8, r1
 800bde0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bde4:	2700      	movs	r7, #0
 800bde6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bdea:	f1b9 0901 	subs.w	r9, r9, #1
 800bdee:	d505      	bpl.n	800bdfc <_fwalk_reent+0x24>
 800bdf0:	6824      	ldr	r4, [r4, #0]
 800bdf2:	2c00      	cmp	r4, #0
 800bdf4:	d1f7      	bne.n	800bde6 <_fwalk_reent+0xe>
 800bdf6:	4638      	mov	r0, r7
 800bdf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdfc:	89ab      	ldrh	r3, [r5, #12]
 800bdfe:	2b01      	cmp	r3, #1
 800be00:	d907      	bls.n	800be12 <_fwalk_reent+0x3a>
 800be02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800be06:	3301      	adds	r3, #1
 800be08:	d003      	beq.n	800be12 <_fwalk_reent+0x3a>
 800be0a:	4629      	mov	r1, r5
 800be0c:	4630      	mov	r0, r6
 800be0e:	47c0      	blx	r8
 800be10:	4307      	orrs	r7, r0
 800be12:	3568      	adds	r5, #104	; 0x68
 800be14:	e7e9      	b.n	800bdea <_fwalk_reent+0x12>
	...

0800be18 <_lseek_r>:
 800be18:	b538      	push	{r3, r4, r5, lr}
 800be1a:	4d07      	ldr	r5, [pc, #28]	; (800be38 <_lseek_r+0x20>)
 800be1c:	4604      	mov	r4, r0
 800be1e:	4608      	mov	r0, r1
 800be20:	4611      	mov	r1, r2
 800be22:	2200      	movs	r2, #0
 800be24:	602a      	str	r2, [r5, #0]
 800be26:	461a      	mov	r2, r3
 800be28:	f7f7 fdcc 	bl	80039c4 <_lseek>
 800be2c:	1c43      	adds	r3, r0, #1
 800be2e:	d102      	bne.n	800be36 <_lseek_r+0x1e>
 800be30:	682b      	ldr	r3, [r5, #0]
 800be32:	b103      	cbz	r3, 800be36 <_lseek_r+0x1e>
 800be34:	6023      	str	r3, [r4, #0]
 800be36:	bd38      	pop	{r3, r4, r5, pc}
 800be38:	20000f80 	.word	0x20000f80

0800be3c <__swhatbuf_r>:
 800be3c:	b570      	push	{r4, r5, r6, lr}
 800be3e:	460e      	mov	r6, r1
 800be40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be44:	2900      	cmp	r1, #0
 800be46:	b096      	sub	sp, #88	; 0x58
 800be48:	4614      	mov	r4, r2
 800be4a:	461d      	mov	r5, r3
 800be4c:	da08      	bge.n	800be60 <__swhatbuf_r+0x24>
 800be4e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800be52:	2200      	movs	r2, #0
 800be54:	602a      	str	r2, [r5, #0]
 800be56:	061a      	lsls	r2, r3, #24
 800be58:	d410      	bmi.n	800be7c <__swhatbuf_r+0x40>
 800be5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800be5e:	e00e      	b.n	800be7e <__swhatbuf_r+0x42>
 800be60:	466a      	mov	r2, sp
 800be62:	f000 fcf1 	bl	800c848 <_fstat_r>
 800be66:	2800      	cmp	r0, #0
 800be68:	dbf1      	blt.n	800be4e <__swhatbuf_r+0x12>
 800be6a:	9a01      	ldr	r2, [sp, #4]
 800be6c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800be70:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800be74:	425a      	negs	r2, r3
 800be76:	415a      	adcs	r2, r3
 800be78:	602a      	str	r2, [r5, #0]
 800be7a:	e7ee      	b.n	800be5a <__swhatbuf_r+0x1e>
 800be7c:	2340      	movs	r3, #64	; 0x40
 800be7e:	2000      	movs	r0, #0
 800be80:	6023      	str	r3, [r4, #0]
 800be82:	b016      	add	sp, #88	; 0x58
 800be84:	bd70      	pop	{r4, r5, r6, pc}
	...

0800be88 <__smakebuf_r>:
 800be88:	898b      	ldrh	r3, [r1, #12]
 800be8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800be8c:	079d      	lsls	r5, r3, #30
 800be8e:	4606      	mov	r6, r0
 800be90:	460c      	mov	r4, r1
 800be92:	d507      	bpl.n	800bea4 <__smakebuf_r+0x1c>
 800be94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800be98:	6023      	str	r3, [r4, #0]
 800be9a:	6123      	str	r3, [r4, #16]
 800be9c:	2301      	movs	r3, #1
 800be9e:	6163      	str	r3, [r4, #20]
 800bea0:	b002      	add	sp, #8
 800bea2:	bd70      	pop	{r4, r5, r6, pc}
 800bea4:	ab01      	add	r3, sp, #4
 800bea6:	466a      	mov	r2, sp
 800bea8:	f7ff ffc8 	bl	800be3c <__swhatbuf_r>
 800beac:	9900      	ldr	r1, [sp, #0]
 800beae:	4605      	mov	r5, r0
 800beb0:	4630      	mov	r0, r6
 800beb2:	f7fe fd13 	bl	800a8dc <_malloc_r>
 800beb6:	b948      	cbnz	r0, 800becc <__smakebuf_r+0x44>
 800beb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bebc:	059a      	lsls	r2, r3, #22
 800bebe:	d4ef      	bmi.n	800bea0 <__smakebuf_r+0x18>
 800bec0:	f023 0303 	bic.w	r3, r3, #3
 800bec4:	f043 0302 	orr.w	r3, r3, #2
 800bec8:	81a3      	strh	r3, [r4, #12]
 800beca:	e7e3      	b.n	800be94 <__smakebuf_r+0xc>
 800becc:	4b0d      	ldr	r3, [pc, #52]	; (800bf04 <__smakebuf_r+0x7c>)
 800bece:	62b3      	str	r3, [r6, #40]	; 0x28
 800bed0:	89a3      	ldrh	r3, [r4, #12]
 800bed2:	6020      	str	r0, [r4, #0]
 800bed4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bed8:	81a3      	strh	r3, [r4, #12]
 800beda:	9b00      	ldr	r3, [sp, #0]
 800bedc:	6163      	str	r3, [r4, #20]
 800bede:	9b01      	ldr	r3, [sp, #4]
 800bee0:	6120      	str	r0, [r4, #16]
 800bee2:	b15b      	cbz	r3, 800befc <__smakebuf_r+0x74>
 800bee4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bee8:	4630      	mov	r0, r6
 800beea:	f000 fcbf 	bl	800c86c <_isatty_r>
 800beee:	b128      	cbz	r0, 800befc <__smakebuf_r+0x74>
 800bef0:	89a3      	ldrh	r3, [r4, #12]
 800bef2:	f023 0303 	bic.w	r3, r3, #3
 800bef6:	f043 0301 	orr.w	r3, r3, #1
 800befa:	81a3      	strh	r3, [r4, #12]
 800befc:	89a0      	ldrh	r0, [r4, #12]
 800befe:	4305      	orrs	r5, r0
 800bf00:	81a5      	strh	r5, [r4, #12]
 800bf02:	e7cd      	b.n	800bea0 <__smakebuf_r+0x18>
 800bf04:	0800bc75 	.word	0x0800bc75

0800bf08 <_realloc_r>:
 800bf08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf0c:	4680      	mov	r8, r0
 800bf0e:	4614      	mov	r4, r2
 800bf10:	460e      	mov	r6, r1
 800bf12:	b921      	cbnz	r1, 800bf1e <_realloc_r+0x16>
 800bf14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf18:	4611      	mov	r1, r2
 800bf1a:	f7fe bcdf 	b.w	800a8dc <_malloc_r>
 800bf1e:	b92a      	cbnz	r2, 800bf2c <_realloc_r+0x24>
 800bf20:	f7fe fc70 	bl	800a804 <_free_r>
 800bf24:	4625      	mov	r5, r4
 800bf26:	4628      	mov	r0, r5
 800bf28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf2c:	f000 fcae 	bl	800c88c <_malloc_usable_size_r>
 800bf30:	4284      	cmp	r4, r0
 800bf32:	4607      	mov	r7, r0
 800bf34:	d802      	bhi.n	800bf3c <_realloc_r+0x34>
 800bf36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bf3a:	d812      	bhi.n	800bf62 <_realloc_r+0x5a>
 800bf3c:	4621      	mov	r1, r4
 800bf3e:	4640      	mov	r0, r8
 800bf40:	f7fe fccc 	bl	800a8dc <_malloc_r>
 800bf44:	4605      	mov	r5, r0
 800bf46:	2800      	cmp	r0, #0
 800bf48:	d0ed      	beq.n	800bf26 <_realloc_r+0x1e>
 800bf4a:	42bc      	cmp	r4, r7
 800bf4c:	4622      	mov	r2, r4
 800bf4e:	4631      	mov	r1, r6
 800bf50:	bf28      	it	cs
 800bf52:	463a      	movcs	r2, r7
 800bf54:	f7fe fc40 	bl	800a7d8 <memcpy>
 800bf58:	4631      	mov	r1, r6
 800bf5a:	4640      	mov	r0, r8
 800bf5c:	f7fe fc52 	bl	800a804 <_free_r>
 800bf60:	e7e1      	b.n	800bf26 <_realloc_r+0x1e>
 800bf62:	4635      	mov	r5, r6
 800bf64:	e7df      	b.n	800bf26 <_realloc_r+0x1e>

0800bf66 <_sungetc_r>:
 800bf66:	b538      	push	{r3, r4, r5, lr}
 800bf68:	1c4b      	adds	r3, r1, #1
 800bf6a:	4614      	mov	r4, r2
 800bf6c:	d103      	bne.n	800bf76 <_sungetc_r+0x10>
 800bf6e:	f04f 35ff 	mov.w	r5, #4294967295
 800bf72:	4628      	mov	r0, r5
 800bf74:	bd38      	pop	{r3, r4, r5, pc}
 800bf76:	8993      	ldrh	r3, [r2, #12]
 800bf78:	f023 0320 	bic.w	r3, r3, #32
 800bf7c:	8193      	strh	r3, [r2, #12]
 800bf7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bf80:	6852      	ldr	r2, [r2, #4]
 800bf82:	b2cd      	uxtb	r5, r1
 800bf84:	b18b      	cbz	r3, 800bfaa <_sungetc_r+0x44>
 800bf86:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bf88:	4293      	cmp	r3, r2
 800bf8a:	dd08      	ble.n	800bf9e <_sungetc_r+0x38>
 800bf8c:	6823      	ldr	r3, [r4, #0]
 800bf8e:	1e5a      	subs	r2, r3, #1
 800bf90:	6022      	str	r2, [r4, #0]
 800bf92:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bf96:	6863      	ldr	r3, [r4, #4]
 800bf98:	3301      	adds	r3, #1
 800bf9a:	6063      	str	r3, [r4, #4]
 800bf9c:	e7e9      	b.n	800bf72 <_sungetc_r+0xc>
 800bf9e:	4621      	mov	r1, r4
 800bfa0:	f000 fc18 	bl	800c7d4 <__submore>
 800bfa4:	2800      	cmp	r0, #0
 800bfa6:	d0f1      	beq.n	800bf8c <_sungetc_r+0x26>
 800bfa8:	e7e1      	b.n	800bf6e <_sungetc_r+0x8>
 800bfaa:	6921      	ldr	r1, [r4, #16]
 800bfac:	6823      	ldr	r3, [r4, #0]
 800bfae:	b151      	cbz	r1, 800bfc6 <_sungetc_r+0x60>
 800bfb0:	4299      	cmp	r1, r3
 800bfb2:	d208      	bcs.n	800bfc6 <_sungetc_r+0x60>
 800bfb4:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800bfb8:	42a9      	cmp	r1, r5
 800bfba:	d104      	bne.n	800bfc6 <_sungetc_r+0x60>
 800bfbc:	3b01      	subs	r3, #1
 800bfbe:	3201      	adds	r2, #1
 800bfc0:	6023      	str	r3, [r4, #0]
 800bfc2:	6062      	str	r2, [r4, #4]
 800bfc4:	e7d5      	b.n	800bf72 <_sungetc_r+0xc>
 800bfc6:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800bfca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bfce:	6363      	str	r3, [r4, #52]	; 0x34
 800bfd0:	2303      	movs	r3, #3
 800bfd2:	63a3      	str	r3, [r4, #56]	; 0x38
 800bfd4:	4623      	mov	r3, r4
 800bfd6:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bfda:	6023      	str	r3, [r4, #0]
 800bfdc:	2301      	movs	r3, #1
 800bfde:	e7dc      	b.n	800bf9a <_sungetc_r+0x34>

0800bfe0 <__ssrefill_r>:
 800bfe0:	b510      	push	{r4, lr}
 800bfe2:	460c      	mov	r4, r1
 800bfe4:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bfe6:	b169      	cbz	r1, 800c004 <__ssrefill_r+0x24>
 800bfe8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bfec:	4299      	cmp	r1, r3
 800bfee:	d001      	beq.n	800bff4 <__ssrefill_r+0x14>
 800bff0:	f7fe fc08 	bl	800a804 <_free_r>
 800bff4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bff6:	6063      	str	r3, [r4, #4]
 800bff8:	2000      	movs	r0, #0
 800bffa:	6360      	str	r0, [r4, #52]	; 0x34
 800bffc:	b113      	cbz	r3, 800c004 <__ssrefill_r+0x24>
 800bffe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c000:	6023      	str	r3, [r4, #0]
 800c002:	bd10      	pop	{r4, pc}
 800c004:	6923      	ldr	r3, [r4, #16]
 800c006:	6023      	str	r3, [r4, #0]
 800c008:	2300      	movs	r3, #0
 800c00a:	6063      	str	r3, [r4, #4]
 800c00c:	89a3      	ldrh	r3, [r4, #12]
 800c00e:	f043 0320 	orr.w	r3, r3, #32
 800c012:	81a3      	strh	r3, [r4, #12]
 800c014:	f04f 30ff 	mov.w	r0, #4294967295
 800c018:	e7f3      	b.n	800c002 <__ssrefill_r+0x22>
	...

0800c01c <__ssvfiscanf_r>:
 800c01c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c020:	460c      	mov	r4, r1
 800c022:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800c026:	2100      	movs	r1, #0
 800c028:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c02c:	49a6      	ldr	r1, [pc, #664]	; (800c2c8 <__ssvfiscanf_r+0x2ac>)
 800c02e:	91a0      	str	r1, [sp, #640]	; 0x280
 800c030:	f10d 0804 	add.w	r8, sp, #4
 800c034:	49a5      	ldr	r1, [pc, #660]	; (800c2cc <__ssvfiscanf_r+0x2b0>)
 800c036:	4fa6      	ldr	r7, [pc, #664]	; (800c2d0 <__ssvfiscanf_r+0x2b4>)
 800c038:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800c2d4 <__ssvfiscanf_r+0x2b8>
 800c03c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c040:	4606      	mov	r6, r0
 800c042:	91a1      	str	r1, [sp, #644]	; 0x284
 800c044:	9300      	str	r3, [sp, #0]
 800c046:	7813      	ldrb	r3, [r2, #0]
 800c048:	2b00      	cmp	r3, #0
 800c04a:	f000 815a 	beq.w	800c302 <__ssvfiscanf_r+0x2e6>
 800c04e:	5dd9      	ldrb	r1, [r3, r7]
 800c050:	f011 0108 	ands.w	r1, r1, #8
 800c054:	f102 0501 	add.w	r5, r2, #1
 800c058:	d019      	beq.n	800c08e <__ssvfiscanf_r+0x72>
 800c05a:	6863      	ldr	r3, [r4, #4]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	dd0f      	ble.n	800c080 <__ssvfiscanf_r+0x64>
 800c060:	6823      	ldr	r3, [r4, #0]
 800c062:	781a      	ldrb	r2, [r3, #0]
 800c064:	5cba      	ldrb	r2, [r7, r2]
 800c066:	0712      	lsls	r2, r2, #28
 800c068:	d401      	bmi.n	800c06e <__ssvfiscanf_r+0x52>
 800c06a:	462a      	mov	r2, r5
 800c06c:	e7eb      	b.n	800c046 <__ssvfiscanf_r+0x2a>
 800c06e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c070:	3201      	adds	r2, #1
 800c072:	9245      	str	r2, [sp, #276]	; 0x114
 800c074:	6862      	ldr	r2, [r4, #4]
 800c076:	3301      	adds	r3, #1
 800c078:	3a01      	subs	r2, #1
 800c07a:	6062      	str	r2, [r4, #4]
 800c07c:	6023      	str	r3, [r4, #0]
 800c07e:	e7ec      	b.n	800c05a <__ssvfiscanf_r+0x3e>
 800c080:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c082:	4621      	mov	r1, r4
 800c084:	4630      	mov	r0, r6
 800c086:	4798      	blx	r3
 800c088:	2800      	cmp	r0, #0
 800c08a:	d0e9      	beq.n	800c060 <__ssvfiscanf_r+0x44>
 800c08c:	e7ed      	b.n	800c06a <__ssvfiscanf_r+0x4e>
 800c08e:	2b25      	cmp	r3, #37	; 0x25
 800c090:	d012      	beq.n	800c0b8 <__ssvfiscanf_r+0x9c>
 800c092:	469a      	mov	sl, r3
 800c094:	6863      	ldr	r3, [r4, #4]
 800c096:	2b00      	cmp	r3, #0
 800c098:	f340 8091 	ble.w	800c1be <__ssvfiscanf_r+0x1a2>
 800c09c:	6822      	ldr	r2, [r4, #0]
 800c09e:	7813      	ldrb	r3, [r2, #0]
 800c0a0:	4553      	cmp	r3, sl
 800c0a2:	f040 812e 	bne.w	800c302 <__ssvfiscanf_r+0x2e6>
 800c0a6:	6863      	ldr	r3, [r4, #4]
 800c0a8:	3b01      	subs	r3, #1
 800c0aa:	6063      	str	r3, [r4, #4]
 800c0ac:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c0ae:	3201      	adds	r2, #1
 800c0b0:	3301      	adds	r3, #1
 800c0b2:	6022      	str	r2, [r4, #0]
 800c0b4:	9345      	str	r3, [sp, #276]	; 0x114
 800c0b6:	e7d8      	b.n	800c06a <__ssvfiscanf_r+0x4e>
 800c0b8:	9141      	str	r1, [sp, #260]	; 0x104
 800c0ba:	9143      	str	r1, [sp, #268]	; 0x10c
 800c0bc:	7853      	ldrb	r3, [r2, #1]
 800c0be:	2b2a      	cmp	r3, #42	; 0x2a
 800c0c0:	bf02      	ittt	eq
 800c0c2:	2310      	moveq	r3, #16
 800c0c4:	1c95      	addeq	r5, r2, #2
 800c0c6:	9341      	streq	r3, [sp, #260]	; 0x104
 800c0c8:	220a      	movs	r2, #10
 800c0ca:	46aa      	mov	sl, r5
 800c0cc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c0d0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c0d4:	2b09      	cmp	r3, #9
 800c0d6:	d91d      	bls.n	800c114 <__ssvfiscanf_r+0xf8>
 800c0d8:	487e      	ldr	r0, [pc, #504]	; (800c2d4 <__ssvfiscanf_r+0x2b8>)
 800c0da:	2203      	movs	r2, #3
 800c0dc:	f7f4 f8b0 	bl	8000240 <memchr>
 800c0e0:	b140      	cbz	r0, 800c0f4 <__ssvfiscanf_r+0xd8>
 800c0e2:	2301      	movs	r3, #1
 800c0e4:	eba0 0009 	sub.w	r0, r0, r9
 800c0e8:	fa03 f000 	lsl.w	r0, r3, r0
 800c0ec:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c0ee:	4318      	orrs	r0, r3
 800c0f0:	9041      	str	r0, [sp, #260]	; 0x104
 800c0f2:	4655      	mov	r5, sl
 800c0f4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c0f8:	2b78      	cmp	r3, #120	; 0x78
 800c0fa:	d806      	bhi.n	800c10a <__ssvfiscanf_r+0xee>
 800c0fc:	2b57      	cmp	r3, #87	; 0x57
 800c0fe:	d810      	bhi.n	800c122 <__ssvfiscanf_r+0x106>
 800c100:	2b25      	cmp	r3, #37	; 0x25
 800c102:	d0c6      	beq.n	800c092 <__ssvfiscanf_r+0x76>
 800c104:	d856      	bhi.n	800c1b4 <__ssvfiscanf_r+0x198>
 800c106:	2b00      	cmp	r3, #0
 800c108:	d064      	beq.n	800c1d4 <__ssvfiscanf_r+0x1b8>
 800c10a:	2303      	movs	r3, #3
 800c10c:	9347      	str	r3, [sp, #284]	; 0x11c
 800c10e:	230a      	movs	r3, #10
 800c110:	9342      	str	r3, [sp, #264]	; 0x108
 800c112:	e071      	b.n	800c1f8 <__ssvfiscanf_r+0x1dc>
 800c114:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c116:	fb02 1103 	mla	r1, r2, r3, r1
 800c11a:	3930      	subs	r1, #48	; 0x30
 800c11c:	9143      	str	r1, [sp, #268]	; 0x10c
 800c11e:	4655      	mov	r5, sl
 800c120:	e7d3      	b.n	800c0ca <__ssvfiscanf_r+0xae>
 800c122:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c126:	2a20      	cmp	r2, #32
 800c128:	d8ef      	bhi.n	800c10a <__ssvfiscanf_r+0xee>
 800c12a:	a101      	add	r1, pc, #4	; (adr r1, 800c130 <__ssvfiscanf_r+0x114>)
 800c12c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c130:	0800c1e3 	.word	0x0800c1e3
 800c134:	0800c10b 	.word	0x0800c10b
 800c138:	0800c10b 	.word	0x0800c10b
 800c13c:	0800c241 	.word	0x0800c241
 800c140:	0800c10b 	.word	0x0800c10b
 800c144:	0800c10b 	.word	0x0800c10b
 800c148:	0800c10b 	.word	0x0800c10b
 800c14c:	0800c10b 	.word	0x0800c10b
 800c150:	0800c10b 	.word	0x0800c10b
 800c154:	0800c10b 	.word	0x0800c10b
 800c158:	0800c10b 	.word	0x0800c10b
 800c15c:	0800c257 	.word	0x0800c257
 800c160:	0800c22d 	.word	0x0800c22d
 800c164:	0800c1bb 	.word	0x0800c1bb
 800c168:	0800c1bb 	.word	0x0800c1bb
 800c16c:	0800c1bb 	.word	0x0800c1bb
 800c170:	0800c10b 	.word	0x0800c10b
 800c174:	0800c231 	.word	0x0800c231
 800c178:	0800c10b 	.word	0x0800c10b
 800c17c:	0800c10b 	.word	0x0800c10b
 800c180:	0800c10b 	.word	0x0800c10b
 800c184:	0800c10b 	.word	0x0800c10b
 800c188:	0800c267 	.word	0x0800c267
 800c18c:	0800c239 	.word	0x0800c239
 800c190:	0800c1db 	.word	0x0800c1db
 800c194:	0800c10b 	.word	0x0800c10b
 800c198:	0800c10b 	.word	0x0800c10b
 800c19c:	0800c263 	.word	0x0800c263
 800c1a0:	0800c10b 	.word	0x0800c10b
 800c1a4:	0800c22d 	.word	0x0800c22d
 800c1a8:	0800c10b 	.word	0x0800c10b
 800c1ac:	0800c10b 	.word	0x0800c10b
 800c1b0:	0800c1e3 	.word	0x0800c1e3
 800c1b4:	3b45      	subs	r3, #69	; 0x45
 800c1b6:	2b02      	cmp	r3, #2
 800c1b8:	d8a7      	bhi.n	800c10a <__ssvfiscanf_r+0xee>
 800c1ba:	2305      	movs	r3, #5
 800c1bc:	e01b      	b.n	800c1f6 <__ssvfiscanf_r+0x1da>
 800c1be:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c1c0:	4621      	mov	r1, r4
 800c1c2:	4630      	mov	r0, r6
 800c1c4:	4798      	blx	r3
 800c1c6:	2800      	cmp	r0, #0
 800c1c8:	f43f af68 	beq.w	800c09c <__ssvfiscanf_r+0x80>
 800c1cc:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c1ce:	2800      	cmp	r0, #0
 800c1d0:	f040 808d 	bne.w	800c2ee <__ssvfiscanf_r+0x2d2>
 800c1d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c1d8:	e08f      	b.n	800c2fa <__ssvfiscanf_r+0x2de>
 800c1da:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c1dc:	f042 0220 	orr.w	r2, r2, #32
 800c1e0:	9241      	str	r2, [sp, #260]	; 0x104
 800c1e2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c1e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c1e8:	9241      	str	r2, [sp, #260]	; 0x104
 800c1ea:	2210      	movs	r2, #16
 800c1ec:	2b6f      	cmp	r3, #111	; 0x6f
 800c1ee:	9242      	str	r2, [sp, #264]	; 0x108
 800c1f0:	bf34      	ite	cc
 800c1f2:	2303      	movcc	r3, #3
 800c1f4:	2304      	movcs	r3, #4
 800c1f6:	9347      	str	r3, [sp, #284]	; 0x11c
 800c1f8:	6863      	ldr	r3, [r4, #4]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	dd42      	ble.n	800c284 <__ssvfiscanf_r+0x268>
 800c1fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c200:	0659      	lsls	r1, r3, #25
 800c202:	d404      	bmi.n	800c20e <__ssvfiscanf_r+0x1f2>
 800c204:	6823      	ldr	r3, [r4, #0]
 800c206:	781a      	ldrb	r2, [r3, #0]
 800c208:	5cba      	ldrb	r2, [r7, r2]
 800c20a:	0712      	lsls	r2, r2, #28
 800c20c:	d441      	bmi.n	800c292 <__ssvfiscanf_r+0x276>
 800c20e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c210:	2b02      	cmp	r3, #2
 800c212:	dc50      	bgt.n	800c2b6 <__ssvfiscanf_r+0x29a>
 800c214:	466b      	mov	r3, sp
 800c216:	4622      	mov	r2, r4
 800c218:	a941      	add	r1, sp, #260	; 0x104
 800c21a:	4630      	mov	r0, r6
 800c21c:	f000 f876 	bl	800c30c <_scanf_chars>
 800c220:	2801      	cmp	r0, #1
 800c222:	d06e      	beq.n	800c302 <__ssvfiscanf_r+0x2e6>
 800c224:	2802      	cmp	r0, #2
 800c226:	f47f af20 	bne.w	800c06a <__ssvfiscanf_r+0x4e>
 800c22a:	e7cf      	b.n	800c1cc <__ssvfiscanf_r+0x1b0>
 800c22c:	220a      	movs	r2, #10
 800c22e:	e7dd      	b.n	800c1ec <__ssvfiscanf_r+0x1d0>
 800c230:	2300      	movs	r3, #0
 800c232:	9342      	str	r3, [sp, #264]	; 0x108
 800c234:	2303      	movs	r3, #3
 800c236:	e7de      	b.n	800c1f6 <__ssvfiscanf_r+0x1da>
 800c238:	2308      	movs	r3, #8
 800c23a:	9342      	str	r3, [sp, #264]	; 0x108
 800c23c:	2304      	movs	r3, #4
 800c23e:	e7da      	b.n	800c1f6 <__ssvfiscanf_r+0x1da>
 800c240:	4629      	mov	r1, r5
 800c242:	4640      	mov	r0, r8
 800c244:	f000 f9c6 	bl	800c5d4 <__sccl>
 800c248:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c24a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c24e:	9341      	str	r3, [sp, #260]	; 0x104
 800c250:	4605      	mov	r5, r0
 800c252:	2301      	movs	r3, #1
 800c254:	e7cf      	b.n	800c1f6 <__ssvfiscanf_r+0x1da>
 800c256:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c258:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c25c:	9341      	str	r3, [sp, #260]	; 0x104
 800c25e:	2300      	movs	r3, #0
 800c260:	e7c9      	b.n	800c1f6 <__ssvfiscanf_r+0x1da>
 800c262:	2302      	movs	r3, #2
 800c264:	e7c7      	b.n	800c1f6 <__ssvfiscanf_r+0x1da>
 800c266:	9841      	ldr	r0, [sp, #260]	; 0x104
 800c268:	06c3      	lsls	r3, r0, #27
 800c26a:	f53f aefe 	bmi.w	800c06a <__ssvfiscanf_r+0x4e>
 800c26e:	9b00      	ldr	r3, [sp, #0]
 800c270:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c272:	1d19      	adds	r1, r3, #4
 800c274:	9100      	str	r1, [sp, #0]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	f010 0f01 	tst.w	r0, #1
 800c27c:	bf14      	ite	ne
 800c27e:	801a      	strhne	r2, [r3, #0]
 800c280:	601a      	streq	r2, [r3, #0]
 800c282:	e6f2      	b.n	800c06a <__ssvfiscanf_r+0x4e>
 800c284:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c286:	4621      	mov	r1, r4
 800c288:	4630      	mov	r0, r6
 800c28a:	4798      	blx	r3
 800c28c:	2800      	cmp	r0, #0
 800c28e:	d0b6      	beq.n	800c1fe <__ssvfiscanf_r+0x1e2>
 800c290:	e79c      	b.n	800c1cc <__ssvfiscanf_r+0x1b0>
 800c292:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c294:	3201      	adds	r2, #1
 800c296:	9245      	str	r2, [sp, #276]	; 0x114
 800c298:	6862      	ldr	r2, [r4, #4]
 800c29a:	3a01      	subs	r2, #1
 800c29c:	2a00      	cmp	r2, #0
 800c29e:	6062      	str	r2, [r4, #4]
 800c2a0:	dd02      	ble.n	800c2a8 <__ssvfiscanf_r+0x28c>
 800c2a2:	3301      	adds	r3, #1
 800c2a4:	6023      	str	r3, [r4, #0]
 800c2a6:	e7ad      	b.n	800c204 <__ssvfiscanf_r+0x1e8>
 800c2a8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c2aa:	4621      	mov	r1, r4
 800c2ac:	4630      	mov	r0, r6
 800c2ae:	4798      	blx	r3
 800c2b0:	2800      	cmp	r0, #0
 800c2b2:	d0a7      	beq.n	800c204 <__ssvfiscanf_r+0x1e8>
 800c2b4:	e78a      	b.n	800c1cc <__ssvfiscanf_r+0x1b0>
 800c2b6:	2b04      	cmp	r3, #4
 800c2b8:	dc0e      	bgt.n	800c2d8 <__ssvfiscanf_r+0x2bc>
 800c2ba:	466b      	mov	r3, sp
 800c2bc:	4622      	mov	r2, r4
 800c2be:	a941      	add	r1, sp, #260	; 0x104
 800c2c0:	4630      	mov	r0, r6
 800c2c2:	f000 f87d 	bl	800c3c0 <_scanf_i>
 800c2c6:	e7ab      	b.n	800c220 <__ssvfiscanf_r+0x204>
 800c2c8:	0800bf67 	.word	0x0800bf67
 800c2cc:	0800bfe1 	.word	0x0800bfe1
 800c2d0:	0800ca5c 	.word	0x0800ca5c
 800c2d4:	0800ca2e 	.word	0x0800ca2e
 800c2d8:	4b0b      	ldr	r3, [pc, #44]	; (800c308 <__ssvfiscanf_r+0x2ec>)
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	f43f aec5 	beq.w	800c06a <__ssvfiscanf_r+0x4e>
 800c2e0:	466b      	mov	r3, sp
 800c2e2:	4622      	mov	r2, r4
 800c2e4:	a941      	add	r1, sp, #260	; 0x104
 800c2e6:	4630      	mov	r0, r6
 800c2e8:	f3af 8000 	nop.w
 800c2ec:	e798      	b.n	800c220 <__ssvfiscanf_r+0x204>
 800c2ee:	89a3      	ldrh	r3, [r4, #12]
 800c2f0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c2f4:	bf18      	it	ne
 800c2f6:	f04f 30ff 	movne.w	r0, #4294967295
 800c2fa:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800c2fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c302:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c304:	e7f9      	b.n	800c2fa <__ssvfiscanf_r+0x2de>
 800c306:	bf00      	nop
 800c308:	00000000 	.word	0x00000000

0800c30c <_scanf_chars>:
 800c30c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c310:	4615      	mov	r5, r2
 800c312:	688a      	ldr	r2, [r1, #8]
 800c314:	4680      	mov	r8, r0
 800c316:	460c      	mov	r4, r1
 800c318:	b932      	cbnz	r2, 800c328 <_scanf_chars+0x1c>
 800c31a:	698a      	ldr	r2, [r1, #24]
 800c31c:	2a00      	cmp	r2, #0
 800c31e:	bf0c      	ite	eq
 800c320:	2201      	moveq	r2, #1
 800c322:	f04f 32ff 	movne.w	r2, #4294967295
 800c326:	608a      	str	r2, [r1, #8]
 800c328:	6822      	ldr	r2, [r4, #0]
 800c32a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800c3bc <_scanf_chars+0xb0>
 800c32e:	06d1      	lsls	r1, r2, #27
 800c330:	bf5f      	itttt	pl
 800c332:	681a      	ldrpl	r2, [r3, #0]
 800c334:	1d11      	addpl	r1, r2, #4
 800c336:	6019      	strpl	r1, [r3, #0]
 800c338:	6816      	ldrpl	r6, [r2, #0]
 800c33a:	2700      	movs	r7, #0
 800c33c:	69a0      	ldr	r0, [r4, #24]
 800c33e:	b188      	cbz	r0, 800c364 <_scanf_chars+0x58>
 800c340:	2801      	cmp	r0, #1
 800c342:	d107      	bne.n	800c354 <_scanf_chars+0x48>
 800c344:	682a      	ldr	r2, [r5, #0]
 800c346:	7811      	ldrb	r1, [r2, #0]
 800c348:	6962      	ldr	r2, [r4, #20]
 800c34a:	5c52      	ldrb	r2, [r2, r1]
 800c34c:	b952      	cbnz	r2, 800c364 <_scanf_chars+0x58>
 800c34e:	2f00      	cmp	r7, #0
 800c350:	d031      	beq.n	800c3b6 <_scanf_chars+0xaa>
 800c352:	e022      	b.n	800c39a <_scanf_chars+0x8e>
 800c354:	2802      	cmp	r0, #2
 800c356:	d120      	bne.n	800c39a <_scanf_chars+0x8e>
 800c358:	682b      	ldr	r3, [r5, #0]
 800c35a:	781b      	ldrb	r3, [r3, #0]
 800c35c:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c360:	071b      	lsls	r3, r3, #28
 800c362:	d41a      	bmi.n	800c39a <_scanf_chars+0x8e>
 800c364:	6823      	ldr	r3, [r4, #0]
 800c366:	06da      	lsls	r2, r3, #27
 800c368:	bf5e      	ittt	pl
 800c36a:	682b      	ldrpl	r3, [r5, #0]
 800c36c:	781b      	ldrbpl	r3, [r3, #0]
 800c36e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c372:	682a      	ldr	r2, [r5, #0]
 800c374:	686b      	ldr	r3, [r5, #4]
 800c376:	3201      	adds	r2, #1
 800c378:	602a      	str	r2, [r5, #0]
 800c37a:	68a2      	ldr	r2, [r4, #8]
 800c37c:	3b01      	subs	r3, #1
 800c37e:	3a01      	subs	r2, #1
 800c380:	606b      	str	r3, [r5, #4]
 800c382:	3701      	adds	r7, #1
 800c384:	60a2      	str	r2, [r4, #8]
 800c386:	b142      	cbz	r2, 800c39a <_scanf_chars+0x8e>
 800c388:	2b00      	cmp	r3, #0
 800c38a:	dcd7      	bgt.n	800c33c <_scanf_chars+0x30>
 800c38c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c390:	4629      	mov	r1, r5
 800c392:	4640      	mov	r0, r8
 800c394:	4798      	blx	r3
 800c396:	2800      	cmp	r0, #0
 800c398:	d0d0      	beq.n	800c33c <_scanf_chars+0x30>
 800c39a:	6823      	ldr	r3, [r4, #0]
 800c39c:	f013 0310 	ands.w	r3, r3, #16
 800c3a0:	d105      	bne.n	800c3ae <_scanf_chars+0xa2>
 800c3a2:	68e2      	ldr	r2, [r4, #12]
 800c3a4:	3201      	adds	r2, #1
 800c3a6:	60e2      	str	r2, [r4, #12]
 800c3a8:	69a2      	ldr	r2, [r4, #24]
 800c3aa:	b102      	cbz	r2, 800c3ae <_scanf_chars+0xa2>
 800c3ac:	7033      	strb	r3, [r6, #0]
 800c3ae:	6923      	ldr	r3, [r4, #16]
 800c3b0:	443b      	add	r3, r7
 800c3b2:	6123      	str	r3, [r4, #16]
 800c3b4:	2000      	movs	r0, #0
 800c3b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3ba:	bf00      	nop
 800c3bc:	0800ca5c 	.word	0x0800ca5c

0800c3c0 <_scanf_i>:
 800c3c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3c4:	4698      	mov	r8, r3
 800c3c6:	4b76      	ldr	r3, [pc, #472]	; (800c5a0 <_scanf_i+0x1e0>)
 800c3c8:	460c      	mov	r4, r1
 800c3ca:	4682      	mov	sl, r0
 800c3cc:	4616      	mov	r6, r2
 800c3ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c3d2:	b087      	sub	sp, #28
 800c3d4:	ab03      	add	r3, sp, #12
 800c3d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c3da:	4b72      	ldr	r3, [pc, #456]	; (800c5a4 <_scanf_i+0x1e4>)
 800c3dc:	69a1      	ldr	r1, [r4, #24]
 800c3de:	4a72      	ldr	r2, [pc, #456]	; (800c5a8 <_scanf_i+0x1e8>)
 800c3e0:	2903      	cmp	r1, #3
 800c3e2:	bf18      	it	ne
 800c3e4:	461a      	movne	r2, r3
 800c3e6:	68a3      	ldr	r3, [r4, #8]
 800c3e8:	9201      	str	r2, [sp, #4]
 800c3ea:	1e5a      	subs	r2, r3, #1
 800c3ec:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c3f0:	bf88      	it	hi
 800c3f2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c3f6:	4627      	mov	r7, r4
 800c3f8:	bf82      	ittt	hi
 800c3fa:	eb03 0905 	addhi.w	r9, r3, r5
 800c3fe:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c402:	60a3      	strhi	r3, [r4, #8]
 800c404:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c408:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c40c:	bf98      	it	ls
 800c40e:	f04f 0900 	movls.w	r9, #0
 800c412:	6023      	str	r3, [r4, #0]
 800c414:	463d      	mov	r5, r7
 800c416:	f04f 0b00 	mov.w	fp, #0
 800c41a:	6831      	ldr	r1, [r6, #0]
 800c41c:	ab03      	add	r3, sp, #12
 800c41e:	7809      	ldrb	r1, [r1, #0]
 800c420:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c424:	2202      	movs	r2, #2
 800c426:	f7f3 ff0b 	bl	8000240 <memchr>
 800c42a:	b328      	cbz	r0, 800c478 <_scanf_i+0xb8>
 800c42c:	f1bb 0f01 	cmp.w	fp, #1
 800c430:	d159      	bne.n	800c4e6 <_scanf_i+0x126>
 800c432:	6862      	ldr	r2, [r4, #4]
 800c434:	b92a      	cbnz	r2, 800c442 <_scanf_i+0x82>
 800c436:	6822      	ldr	r2, [r4, #0]
 800c438:	2308      	movs	r3, #8
 800c43a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c43e:	6063      	str	r3, [r4, #4]
 800c440:	6022      	str	r2, [r4, #0]
 800c442:	6822      	ldr	r2, [r4, #0]
 800c444:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c448:	6022      	str	r2, [r4, #0]
 800c44a:	68a2      	ldr	r2, [r4, #8]
 800c44c:	1e51      	subs	r1, r2, #1
 800c44e:	60a1      	str	r1, [r4, #8]
 800c450:	b192      	cbz	r2, 800c478 <_scanf_i+0xb8>
 800c452:	6832      	ldr	r2, [r6, #0]
 800c454:	1c51      	adds	r1, r2, #1
 800c456:	6031      	str	r1, [r6, #0]
 800c458:	7812      	ldrb	r2, [r2, #0]
 800c45a:	f805 2b01 	strb.w	r2, [r5], #1
 800c45e:	6872      	ldr	r2, [r6, #4]
 800c460:	3a01      	subs	r2, #1
 800c462:	2a00      	cmp	r2, #0
 800c464:	6072      	str	r2, [r6, #4]
 800c466:	dc07      	bgt.n	800c478 <_scanf_i+0xb8>
 800c468:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800c46c:	4631      	mov	r1, r6
 800c46e:	4650      	mov	r0, sl
 800c470:	4790      	blx	r2
 800c472:	2800      	cmp	r0, #0
 800c474:	f040 8085 	bne.w	800c582 <_scanf_i+0x1c2>
 800c478:	f10b 0b01 	add.w	fp, fp, #1
 800c47c:	f1bb 0f03 	cmp.w	fp, #3
 800c480:	d1cb      	bne.n	800c41a <_scanf_i+0x5a>
 800c482:	6863      	ldr	r3, [r4, #4]
 800c484:	b90b      	cbnz	r3, 800c48a <_scanf_i+0xca>
 800c486:	230a      	movs	r3, #10
 800c488:	6063      	str	r3, [r4, #4]
 800c48a:	6863      	ldr	r3, [r4, #4]
 800c48c:	4947      	ldr	r1, [pc, #284]	; (800c5ac <_scanf_i+0x1ec>)
 800c48e:	6960      	ldr	r0, [r4, #20]
 800c490:	1ac9      	subs	r1, r1, r3
 800c492:	f000 f89f 	bl	800c5d4 <__sccl>
 800c496:	f04f 0b00 	mov.w	fp, #0
 800c49a:	68a3      	ldr	r3, [r4, #8]
 800c49c:	6822      	ldr	r2, [r4, #0]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d03d      	beq.n	800c51e <_scanf_i+0x15e>
 800c4a2:	6831      	ldr	r1, [r6, #0]
 800c4a4:	6960      	ldr	r0, [r4, #20]
 800c4a6:	f891 c000 	ldrb.w	ip, [r1]
 800c4aa:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c4ae:	2800      	cmp	r0, #0
 800c4b0:	d035      	beq.n	800c51e <_scanf_i+0x15e>
 800c4b2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c4b6:	d124      	bne.n	800c502 <_scanf_i+0x142>
 800c4b8:	0510      	lsls	r0, r2, #20
 800c4ba:	d522      	bpl.n	800c502 <_scanf_i+0x142>
 800c4bc:	f10b 0b01 	add.w	fp, fp, #1
 800c4c0:	f1b9 0f00 	cmp.w	r9, #0
 800c4c4:	d003      	beq.n	800c4ce <_scanf_i+0x10e>
 800c4c6:	3301      	adds	r3, #1
 800c4c8:	f109 39ff 	add.w	r9, r9, #4294967295
 800c4cc:	60a3      	str	r3, [r4, #8]
 800c4ce:	6873      	ldr	r3, [r6, #4]
 800c4d0:	3b01      	subs	r3, #1
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	6073      	str	r3, [r6, #4]
 800c4d6:	dd1b      	ble.n	800c510 <_scanf_i+0x150>
 800c4d8:	6833      	ldr	r3, [r6, #0]
 800c4da:	3301      	adds	r3, #1
 800c4dc:	6033      	str	r3, [r6, #0]
 800c4de:	68a3      	ldr	r3, [r4, #8]
 800c4e0:	3b01      	subs	r3, #1
 800c4e2:	60a3      	str	r3, [r4, #8]
 800c4e4:	e7d9      	b.n	800c49a <_scanf_i+0xda>
 800c4e6:	f1bb 0f02 	cmp.w	fp, #2
 800c4ea:	d1ae      	bne.n	800c44a <_scanf_i+0x8a>
 800c4ec:	6822      	ldr	r2, [r4, #0]
 800c4ee:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c4f2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c4f6:	d1bf      	bne.n	800c478 <_scanf_i+0xb8>
 800c4f8:	2310      	movs	r3, #16
 800c4fa:	6063      	str	r3, [r4, #4]
 800c4fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c500:	e7a2      	b.n	800c448 <_scanf_i+0x88>
 800c502:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c506:	6022      	str	r2, [r4, #0]
 800c508:	780b      	ldrb	r3, [r1, #0]
 800c50a:	f805 3b01 	strb.w	r3, [r5], #1
 800c50e:	e7de      	b.n	800c4ce <_scanf_i+0x10e>
 800c510:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c514:	4631      	mov	r1, r6
 800c516:	4650      	mov	r0, sl
 800c518:	4798      	blx	r3
 800c51a:	2800      	cmp	r0, #0
 800c51c:	d0df      	beq.n	800c4de <_scanf_i+0x11e>
 800c51e:	6823      	ldr	r3, [r4, #0]
 800c520:	05db      	lsls	r3, r3, #23
 800c522:	d50d      	bpl.n	800c540 <_scanf_i+0x180>
 800c524:	42bd      	cmp	r5, r7
 800c526:	d909      	bls.n	800c53c <_scanf_i+0x17c>
 800c528:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c52c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c530:	4632      	mov	r2, r6
 800c532:	4650      	mov	r0, sl
 800c534:	4798      	blx	r3
 800c536:	f105 39ff 	add.w	r9, r5, #4294967295
 800c53a:	464d      	mov	r5, r9
 800c53c:	42bd      	cmp	r5, r7
 800c53e:	d02d      	beq.n	800c59c <_scanf_i+0x1dc>
 800c540:	6822      	ldr	r2, [r4, #0]
 800c542:	f012 0210 	ands.w	r2, r2, #16
 800c546:	d113      	bne.n	800c570 <_scanf_i+0x1b0>
 800c548:	702a      	strb	r2, [r5, #0]
 800c54a:	6863      	ldr	r3, [r4, #4]
 800c54c:	9e01      	ldr	r6, [sp, #4]
 800c54e:	4639      	mov	r1, r7
 800c550:	4650      	mov	r0, sl
 800c552:	47b0      	blx	r6
 800c554:	6821      	ldr	r1, [r4, #0]
 800c556:	f8d8 3000 	ldr.w	r3, [r8]
 800c55a:	f011 0f20 	tst.w	r1, #32
 800c55e:	d013      	beq.n	800c588 <_scanf_i+0x1c8>
 800c560:	1d1a      	adds	r2, r3, #4
 800c562:	f8c8 2000 	str.w	r2, [r8]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	6018      	str	r0, [r3, #0]
 800c56a:	68e3      	ldr	r3, [r4, #12]
 800c56c:	3301      	adds	r3, #1
 800c56e:	60e3      	str	r3, [r4, #12]
 800c570:	1bed      	subs	r5, r5, r7
 800c572:	44ab      	add	fp, r5
 800c574:	6925      	ldr	r5, [r4, #16]
 800c576:	445d      	add	r5, fp
 800c578:	6125      	str	r5, [r4, #16]
 800c57a:	2000      	movs	r0, #0
 800c57c:	b007      	add	sp, #28
 800c57e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c582:	f04f 0b00 	mov.w	fp, #0
 800c586:	e7ca      	b.n	800c51e <_scanf_i+0x15e>
 800c588:	1d1a      	adds	r2, r3, #4
 800c58a:	f8c8 2000 	str.w	r2, [r8]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	f011 0f01 	tst.w	r1, #1
 800c594:	bf14      	ite	ne
 800c596:	8018      	strhne	r0, [r3, #0]
 800c598:	6018      	streq	r0, [r3, #0]
 800c59a:	e7e6      	b.n	800c56a <_scanf_i+0x1aa>
 800c59c:	2001      	movs	r0, #1
 800c59e:	e7ed      	b.n	800c57c <_scanf_i+0x1bc>
 800c5a0:	0800c8b4 	.word	0x0800c8b4
 800c5a4:	0800b8a5 	.word	0x0800b8a5
 800c5a8:	0800c7d1 	.word	0x0800c7d1
 800c5ac:	0800cbd5 	.word	0x0800cbd5

0800c5b0 <_read_r>:
 800c5b0:	b538      	push	{r3, r4, r5, lr}
 800c5b2:	4d07      	ldr	r5, [pc, #28]	; (800c5d0 <_read_r+0x20>)
 800c5b4:	4604      	mov	r4, r0
 800c5b6:	4608      	mov	r0, r1
 800c5b8:	4611      	mov	r1, r2
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	602a      	str	r2, [r5, #0]
 800c5be:	461a      	mov	r2, r3
 800c5c0:	f7f7 f9a0 	bl	8003904 <_read>
 800c5c4:	1c43      	adds	r3, r0, #1
 800c5c6:	d102      	bne.n	800c5ce <_read_r+0x1e>
 800c5c8:	682b      	ldr	r3, [r5, #0]
 800c5ca:	b103      	cbz	r3, 800c5ce <_read_r+0x1e>
 800c5cc:	6023      	str	r3, [r4, #0]
 800c5ce:	bd38      	pop	{r3, r4, r5, pc}
 800c5d0:	20000f80 	.word	0x20000f80

0800c5d4 <__sccl>:
 800c5d4:	b570      	push	{r4, r5, r6, lr}
 800c5d6:	780b      	ldrb	r3, [r1, #0]
 800c5d8:	4604      	mov	r4, r0
 800c5da:	2b5e      	cmp	r3, #94	; 0x5e
 800c5dc:	bf0b      	itete	eq
 800c5de:	784b      	ldrbeq	r3, [r1, #1]
 800c5e0:	1c48      	addne	r0, r1, #1
 800c5e2:	1c88      	addeq	r0, r1, #2
 800c5e4:	2200      	movne	r2, #0
 800c5e6:	bf08      	it	eq
 800c5e8:	2201      	moveq	r2, #1
 800c5ea:	1e61      	subs	r1, r4, #1
 800c5ec:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800c5f0:	f801 2f01 	strb.w	r2, [r1, #1]!
 800c5f4:	42a9      	cmp	r1, r5
 800c5f6:	d1fb      	bne.n	800c5f0 <__sccl+0x1c>
 800c5f8:	b90b      	cbnz	r3, 800c5fe <__sccl+0x2a>
 800c5fa:	3801      	subs	r0, #1
 800c5fc:	bd70      	pop	{r4, r5, r6, pc}
 800c5fe:	f082 0201 	eor.w	r2, r2, #1
 800c602:	54e2      	strb	r2, [r4, r3]
 800c604:	4605      	mov	r5, r0
 800c606:	4628      	mov	r0, r5
 800c608:	f810 1b01 	ldrb.w	r1, [r0], #1
 800c60c:	292d      	cmp	r1, #45	; 0x2d
 800c60e:	d006      	beq.n	800c61e <__sccl+0x4a>
 800c610:	295d      	cmp	r1, #93	; 0x5d
 800c612:	d0f3      	beq.n	800c5fc <__sccl+0x28>
 800c614:	b909      	cbnz	r1, 800c61a <__sccl+0x46>
 800c616:	4628      	mov	r0, r5
 800c618:	e7f0      	b.n	800c5fc <__sccl+0x28>
 800c61a:	460b      	mov	r3, r1
 800c61c:	e7f1      	b.n	800c602 <__sccl+0x2e>
 800c61e:	786e      	ldrb	r6, [r5, #1]
 800c620:	2e5d      	cmp	r6, #93	; 0x5d
 800c622:	d0fa      	beq.n	800c61a <__sccl+0x46>
 800c624:	42b3      	cmp	r3, r6
 800c626:	dcf8      	bgt.n	800c61a <__sccl+0x46>
 800c628:	3502      	adds	r5, #2
 800c62a:	4619      	mov	r1, r3
 800c62c:	3101      	adds	r1, #1
 800c62e:	428e      	cmp	r6, r1
 800c630:	5462      	strb	r2, [r4, r1]
 800c632:	dcfb      	bgt.n	800c62c <__sccl+0x58>
 800c634:	1af1      	subs	r1, r6, r3
 800c636:	3901      	subs	r1, #1
 800c638:	1c58      	adds	r0, r3, #1
 800c63a:	42b3      	cmp	r3, r6
 800c63c:	bfa8      	it	ge
 800c63e:	2100      	movge	r1, #0
 800c640:	1843      	adds	r3, r0, r1
 800c642:	e7e0      	b.n	800c606 <__sccl+0x32>

0800c644 <_raise_r>:
 800c644:	291f      	cmp	r1, #31
 800c646:	b538      	push	{r3, r4, r5, lr}
 800c648:	4604      	mov	r4, r0
 800c64a:	460d      	mov	r5, r1
 800c64c:	d904      	bls.n	800c658 <_raise_r+0x14>
 800c64e:	2316      	movs	r3, #22
 800c650:	6003      	str	r3, [r0, #0]
 800c652:	f04f 30ff 	mov.w	r0, #4294967295
 800c656:	bd38      	pop	{r3, r4, r5, pc}
 800c658:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c65a:	b112      	cbz	r2, 800c662 <_raise_r+0x1e>
 800c65c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c660:	b94b      	cbnz	r3, 800c676 <_raise_r+0x32>
 800c662:	4620      	mov	r0, r4
 800c664:	f000 f830 	bl	800c6c8 <_getpid_r>
 800c668:	462a      	mov	r2, r5
 800c66a:	4601      	mov	r1, r0
 800c66c:	4620      	mov	r0, r4
 800c66e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c672:	f000 b817 	b.w	800c6a4 <_kill_r>
 800c676:	2b01      	cmp	r3, #1
 800c678:	d00a      	beq.n	800c690 <_raise_r+0x4c>
 800c67a:	1c59      	adds	r1, r3, #1
 800c67c:	d103      	bne.n	800c686 <_raise_r+0x42>
 800c67e:	2316      	movs	r3, #22
 800c680:	6003      	str	r3, [r0, #0]
 800c682:	2001      	movs	r0, #1
 800c684:	e7e7      	b.n	800c656 <_raise_r+0x12>
 800c686:	2400      	movs	r4, #0
 800c688:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c68c:	4628      	mov	r0, r5
 800c68e:	4798      	blx	r3
 800c690:	2000      	movs	r0, #0
 800c692:	e7e0      	b.n	800c656 <_raise_r+0x12>

0800c694 <raise>:
 800c694:	4b02      	ldr	r3, [pc, #8]	; (800c6a0 <raise+0xc>)
 800c696:	4601      	mov	r1, r0
 800c698:	6818      	ldr	r0, [r3, #0]
 800c69a:	f7ff bfd3 	b.w	800c644 <_raise_r>
 800c69e:	bf00      	nop
 800c6a0:	20000154 	.word	0x20000154

0800c6a4 <_kill_r>:
 800c6a4:	b538      	push	{r3, r4, r5, lr}
 800c6a6:	4d07      	ldr	r5, [pc, #28]	; (800c6c4 <_kill_r+0x20>)
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	4604      	mov	r4, r0
 800c6ac:	4608      	mov	r0, r1
 800c6ae:	4611      	mov	r1, r2
 800c6b0:	602b      	str	r3, [r5, #0]
 800c6b2:	f7f7 f90d 	bl	80038d0 <_kill>
 800c6b6:	1c43      	adds	r3, r0, #1
 800c6b8:	d102      	bne.n	800c6c0 <_kill_r+0x1c>
 800c6ba:	682b      	ldr	r3, [r5, #0]
 800c6bc:	b103      	cbz	r3, 800c6c0 <_kill_r+0x1c>
 800c6be:	6023      	str	r3, [r4, #0]
 800c6c0:	bd38      	pop	{r3, r4, r5, pc}
 800c6c2:	bf00      	nop
 800c6c4:	20000f80 	.word	0x20000f80

0800c6c8 <_getpid_r>:
 800c6c8:	f7f7 b8fa 	b.w	80038c0 <_getpid>

0800c6cc <_strtol_l.constprop.0>:
 800c6cc:	2b01      	cmp	r3, #1
 800c6ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6d2:	d001      	beq.n	800c6d8 <_strtol_l.constprop.0+0xc>
 800c6d4:	2b24      	cmp	r3, #36	; 0x24
 800c6d6:	d906      	bls.n	800c6e6 <_strtol_l.constprop.0+0x1a>
 800c6d8:	f7fd ff32 	bl	800a540 <__errno>
 800c6dc:	2316      	movs	r3, #22
 800c6de:	6003      	str	r3, [r0, #0]
 800c6e0:	2000      	movs	r0, #0
 800c6e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6e6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c7cc <_strtol_l.constprop.0+0x100>
 800c6ea:	460d      	mov	r5, r1
 800c6ec:	462e      	mov	r6, r5
 800c6ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c6f2:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c6f6:	f017 0708 	ands.w	r7, r7, #8
 800c6fa:	d1f7      	bne.n	800c6ec <_strtol_l.constprop.0+0x20>
 800c6fc:	2c2d      	cmp	r4, #45	; 0x2d
 800c6fe:	d132      	bne.n	800c766 <_strtol_l.constprop.0+0x9a>
 800c700:	782c      	ldrb	r4, [r5, #0]
 800c702:	2701      	movs	r7, #1
 800c704:	1cb5      	adds	r5, r6, #2
 800c706:	2b00      	cmp	r3, #0
 800c708:	d05b      	beq.n	800c7c2 <_strtol_l.constprop.0+0xf6>
 800c70a:	2b10      	cmp	r3, #16
 800c70c:	d109      	bne.n	800c722 <_strtol_l.constprop.0+0x56>
 800c70e:	2c30      	cmp	r4, #48	; 0x30
 800c710:	d107      	bne.n	800c722 <_strtol_l.constprop.0+0x56>
 800c712:	782c      	ldrb	r4, [r5, #0]
 800c714:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c718:	2c58      	cmp	r4, #88	; 0x58
 800c71a:	d14d      	bne.n	800c7b8 <_strtol_l.constprop.0+0xec>
 800c71c:	786c      	ldrb	r4, [r5, #1]
 800c71e:	2310      	movs	r3, #16
 800c720:	3502      	adds	r5, #2
 800c722:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c726:	f108 38ff 	add.w	r8, r8, #4294967295
 800c72a:	f04f 0c00 	mov.w	ip, #0
 800c72e:	fbb8 f9f3 	udiv	r9, r8, r3
 800c732:	4666      	mov	r6, ip
 800c734:	fb03 8a19 	mls	sl, r3, r9, r8
 800c738:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c73c:	f1be 0f09 	cmp.w	lr, #9
 800c740:	d816      	bhi.n	800c770 <_strtol_l.constprop.0+0xa4>
 800c742:	4674      	mov	r4, lr
 800c744:	42a3      	cmp	r3, r4
 800c746:	dd24      	ble.n	800c792 <_strtol_l.constprop.0+0xc6>
 800c748:	f1bc 0f00 	cmp.w	ip, #0
 800c74c:	db1e      	blt.n	800c78c <_strtol_l.constprop.0+0xc0>
 800c74e:	45b1      	cmp	r9, r6
 800c750:	d31c      	bcc.n	800c78c <_strtol_l.constprop.0+0xc0>
 800c752:	d101      	bne.n	800c758 <_strtol_l.constprop.0+0x8c>
 800c754:	45a2      	cmp	sl, r4
 800c756:	db19      	blt.n	800c78c <_strtol_l.constprop.0+0xc0>
 800c758:	fb06 4603 	mla	r6, r6, r3, r4
 800c75c:	f04f 0c01 	mov.w	ip, #1
 800c760:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c764:	e7e8      	b.n	800c738 <_strtol_l.constprop.0+0x6c>
 800c766:	2c2b      	cmp	r4, #43	; 0x2b
 800c768:	bf04      	itt	eq
 800c76a:	782c      	ldrbeq	r4, [r5, #0]
 800c76c:	1cb5      	addeq	r5, r6, #2
 800c76e:	e7ca      	b.n	800c706 <_strtol_l.constprop.0+0x3a>
 800c770:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c774:	f1be 0f19 	cmp.w	lr, #25
 800c778:	d801      	bhi.n	800c77e <_strtol_l.constprop.0+0xb2>
 800c77a:	3c37      	subs	r4, #55	; 0x37
 800c77c:	e7e2      	b.n	800c744 <_strtol_l.constprop.0+0x78>
 800c77e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c782:	f1be 0f19 	cmp.w	lr, #25
 800c786:	d804      	bhi.n	800c792 <_strtol_l.constprop.0+0xc6>
 800c788:	3c57      	subs	r4, #87	; 0x57
 800c78a:	e7db      	b.n	800c744 <_strtol_l.constprop.0+0x78>
 800c78c:	f04f 3cff 	mov.w	ip, #4294967295
 800c790:	e7e6      	b.n	800c760 <_strtol_l.constprop.0+0x94>
 800c792:	f1bc 0f00 	cmp.w	ip, #0
 800c796:	da05      	bge.n	800c7a4 <_strtol_l.constprop.0+0xd8>
 800c798:	2322      	movs	r3, #34	; 0x22
 800c79a:	6003      	str	r3, [r0, #0]
 800c79c:	4646      	mov	r6, r8
 800c79e:	b942      	cbnz	r2, 800c7b2 <_strtol_l.constprop.0+0xe6>
 800c7a0:	4630      	mov	r0, r6
 800c7a2:	e79e      	b.n	800c6e2 <_strtol_l.constprop.0+0x16>
 800c7a4:	b107      	cbz	r7, 800c7a8 <_strtol_l.constprop.0+0xdc>
 800c7a6:	4276      	negs	r6, r6
 800c7a8:	2a00      	cmp	r2, #0
 800c7aa:	d0f9      	beq.n	800c7a0 <_strtol_l.constprop.0+0xd4>
 800c7ac:	f1bc 0f00 	cmp.w	ip, #0
 800c7b0:	d000      	beq.n	800c7b4 <_strtol_l.constprop.0+0xe8>
 800c7b2:	1e69      	subs	r1, r5, #1
 800c7b4:	6011      	str	r1, [r2, #0]
 800c7b6:	e7f3      	b.n	800c7a0 <_strtol_l.constprop.0+0xd4>
 800c7b8:	2430      	movs	r4, #48	; 0x30
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	d1b1      	bne.n	800c722 <_strtol_l.constprop.0+0x56>
 800c7be:	2308      	movs	r3, #8
 800c7c0:	e7af      	b.n	800c722 <_strtol_l.constprop.0+0x56>
 800c7c2:	2c30      	cmp	r4, #48	; 0x30
 800c7c4:	d0a5      	beq.n	800c712 <_strtol_l.constprop.0+0x46>
 800c7c6:	230a      	movs	r3, #10
 800c7c8:	e7ab      	b.n	800c722 <_strtol_l.constprop.0+0x56>
 800c7ca:	bf00      	nop
 800c7cc:	0800ca5c 	.word	0x0800ca5c

0800c7d0 <_strtol_r>:
 800c7d0:	f7ff bf7c 	b.w	800c6cc <_strtol_l.constprop.0>

0800c7d4 <__submore>:
 800c7d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7d8:	460c      	mov	r4, r1
 800c7da:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c7dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c7e0:	4299      	cmp	r1, r3
 800c7e2:	d11d      	bne.n	800c820 <__submore+0x4c>
 800c7e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c7e8:	f7fe f878 	bl	800a8dc <_malloc_r>
 800c7ec:	b918      	cbnz	r0, 800c7f6 <__submore+0x22>
 800c7ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c7f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c7fa:	63a3      	str	r3, [r4, #56]	; 0x38
 800c7fc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800c800:	6360      	str	r0, [r4, #52]	; 0x34
 800c802:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c806:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c80a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c80e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c812:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c816:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800c81a:	6020      	str	r0, [r4, #0]
 800c81c:	2000      	movs	r0, #0
 800c81e:	e7e8      	b.n	800c7f2 <__submore+0x1e>
 800c820:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800c822:	0077      	lsls	r7, r6, #1
 800c824:	463a      	mov	r2, r7
 800c826:	f7ff fb6f 	bl	800bf08 <_realloc_r>
 800c82a:	4605      	mov	r5, r0
 800c82c:	2800      	cmp	r0, #0
 800c82e:	d0de      	beq.n	800c7ee <__submore+0x1a>
 800c830:	eb00 0806 	add.w	r8, r0, r6
 800c834:	4601      	mov	r1, r0
 800c836:	4632      	mov	r2, r6
 800c838:	4640      	mov	r0, r8
 800c83a:	f7fd ffcd 	bl	800a7d8 <memcpy>
 800c83e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800c842:	f8c4 8000 	str.w	r8, [r4]
 800c846:	e7e9      	b.n	800c81c <__submore+0x48>

0800c848 <_fstat_r>:
 800c848:	b538      	push	{r3, r4, r5, lr}
 800c84a:	4d07      	ldr	r5, [pc, #28]	; (800c868 <_fstat_r+0x20>)
 800c84c:	2300      	movs	r3, #0
 800c84e:	4604      	mov	r4, r0
 800c850:	4608      	mov	r0, r1
 800c852:	4611      	mov	r1, r2
 800c854:	602b      	str	r3, [r5, #0]
 800c856:	f7f7 f89a 	bl	800398e <_fstat>
 800c85a:	1c43      	adds	r3, r0, #1
 800c85c:	d102      	bne.n	800c864 <_fstat_r+0x1c>
 800c85e:	682b      	ldr	r3, [r5, #0]
 800c860:	b103      	cbz	r3, 800c864 <_fstat_r+0x1c>
 800c862:	6023      	str	r3, [r4, #0]
 800c864:	bd38      	pop	{r3, r4, r5, pc}
 800c866:	bf00      	nop
 800c868:	20000f80 	.word	0x20000f80

0800c86c <_isatty_r>:
 800c86c:	b538      	push	{r3, r4, r5, lr}
 800c86e:	4d06      	ldr	r5, [pc, #24]	; (800c888 <_isatty_r+0x1c>)
 800c870:	2300      	movs	r3, #0
 800c872:	4604      	mov	r4, r0
 800c874:	4608      	mov	r0, r1
 800c876:	602b      	str	r3, [r5, #0]
 800c878:	f7f7 f899 	bl	80039ae <_isatty>
 800c87c:	1c43      	adds	r3, r0, #1
 800c87e:	d102      	bne.n	800c886 <_isatty_r+0x1a>
 800c880:	682b      	ldr	r3, [r5, #0]
 800c882:	b103      	cbz	r3, 800c886 <_isatty_r+0x1a>
 800c884:	6023      	str	r3, [r4, #0]
 800c886:	bd38      	pop	{r3, r4, r5, pc}
 800c888:	20000f80 	.word	0x20000f80

0800c88c <_malloc_usable_size_r>:
 800c88c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c890:	1f18      	subs	r0, r3, #4
 800c892:	2b00      	cmp	r3, #0
 800c894:	bfbc      	itt	lt
 800c896:	580b      	ldrlt	r3, [r1, r0]
 800c898:	18c0      	addlt	r0, r0, r3
 800c89a:	4770      	bx	lr

0800c89c <_init>:
 800c89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c89e:	bf00      	nop
 800c8a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8a2:	bc08      	pop	{r3}
 800c8a4:	469e      	mov	lr, r3
 800c8a6:	4770      	bx	lr

0800c8a8 <_fini>:
 800c8a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8aa:	bf00      	nop
 800c8ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8ae:	bc08      	pop	{r3}
 800c8b0:	469e      	mov	lr, r3
 800c8b2:	4770      	bx	lr
