#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jan 15 15:13:56 2018
# Process ID: 5016
# Current directory: C:/Users/Florin/Desktop/CN2/tema2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5892 C:\Users\Florin\Desktop\CN2\tema2\project_2\project_2.xpr
# Log file: C:/Users/Florin/Desktop/CN2/tema2/project_2/vivado.log
# Journal file: C:/Users/Florin/Desktop/CN2/tema2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 753.770 ; gain = 120.066
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 15:14:52 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 755.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 755.973 ; gain = 0.070
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 54
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 54
run all
Stopped at time : 25 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 54
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 804.660 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 52
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 55
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 57
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 58
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 61
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 63
remove_bps -file {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} -line 63
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 65
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 63
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 64
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 61
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 54
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 55
run 10 us
Stopped at time : 25 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 25 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 54
run 10 us
Stopped at time : 25 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 55
run 10 us
Stopped at time : 25 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 57
run 10 us
Stopped at time : 25 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 58
run 10 us
Stopped at time : 30 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 30 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 61
run 10 us
Stopped at time : 30 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 63
run 10 us
Stopped at time : 30 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 64
run 10 us
Stopped at time : 30 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 65
run 10 us
Stopped at time : 50 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 50 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 61
run 10 us
Stopped at time : 55 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 55 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 61
run 10 us
Stopped at time : 57 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 57 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 61
run 10 us
Stopped at time : 299 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 299 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 61
run 10 us
Stopped at time : 304 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 304 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 61
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 33
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 35
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 37
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 38
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 39
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 40
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 41
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 42
add_bp {C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v} 43
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 61
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 35
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 37
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 38
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 39
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 40
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 41
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 42
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 43
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 33
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 54
run 10 us
Stopped at time : 0 fs : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 55
run 10 us
Stopped at time : 10 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 35
run 10 us
Stopped at time : 10 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 37
run 10 us
Stopped at time : 10 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 38
run 10 us
Stopped at time : 10 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 39
run 10 us
Stopped at time : 10 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 40
run 10 us
Stopped at time : 10 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 41
run 10 us
Stopped at time : 10 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 42
run 10 us
Stopped at time : 10 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 43
run 10 us
Stopped at time : 10 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 33
run 10 us
Stopped at time : 20 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 35
run 10 us
Stopped at time : 20 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 33
run 10 us
Stopped at time : 25 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 52
run 10 us
Stopped at time : 25 ns : File "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" Line 54
restart
INFO: [Simtcl 6-17] Simulation restarted
remove_bps -all
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 811.434 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
ERROR: [VRFC 10-1412] syntax error near else [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v:65]
ERROR: [VRFC 10-1040] module H2 ignored due to previous errors [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 15:31:41 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 811.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 811.434 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 15:33:04 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 816.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 15:38:43 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 816.156 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 15:40:51 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 15:46:26 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 816.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 15:51:14 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 15:52:36 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 841.578 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 15:54:31 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 841.578 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 16:03:56 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 841.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 16:07:08 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 841.578 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 16:22:25 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 842.473 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library work [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v:1]
[Mon Jan 15 16:28:15 2018] Launched synth_1...
Run output will be captured here: C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 16:28:21 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 889.238 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 16:30:44 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 16:32:30 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 16:37:08 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 16:39:37 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 889.238 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:07:45 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 889.238 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 889.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:10:21 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:16:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 889.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:17:21 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:19:38 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:22:42 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:25:53 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 889.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:26:47 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:28:53 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:39:15 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:42:27 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 889.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:44:29 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:47:45 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:49:19 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:51:23 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:53:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:54:23 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 889.238 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Simulation_TOP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
"xvlog -m64 --relax -prj Simulation_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/X74_194.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X74_194
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/H1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDRSE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDRSE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/FDCE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FDCE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/CB4CLE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CB4CLE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2458] undeclared symbol txrdyOut, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:40]
INFO: [VRFC 10-2458] undeclared symbol InvOut1, assumed default net type wire [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sim_1/new/Simulation_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Simulation_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav/xsim.dir/Simulation_TOP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 15 17:55:55 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Florin/Desktop/CN2/tema2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Simulation_TOP_behav -key {Behavioral:sim_1:Functional:Simulation_TOP} -tclbatch {Simulation_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source Simulation_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Simulation_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 15 17:56:59 2018...
