
multitasking.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e80  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08005010  08005010  00006010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050ec  080050ec  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080050ec  080050ec  000060ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080050f4  080050f4  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050f4  080050f4  000060f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080050f8  080050f8  000060f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  080050fc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001158  20000060  0800515c  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011b8  0800515c  000071b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f208  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002679  00000000  00000000  00016298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  00018918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a65  00000000  00000000  000196b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027571  00000000  00000000  0001a11d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f29b  00000000  00000000  0004168e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f04aa  00000000  00000000  00050929  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00140dd3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bb8  00000000  00000000  00140e18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001449d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004ff8 	.word	0x08004ff8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08004ff8 	.word	0x08004ff8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	60b9      	str	r1, [r7, #8]
 80005a6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ae:	68bb      	ldr	r3, [r7, #8]
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <vApplicationGetIdleTaskMemory+0x30>)
 80005b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	2280      	movs	r2, #128	@ 0x80
 80005b8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ba:	bf00      	nop
 80005bc:	3714      	adds	r7, #20
 80005be:	46bd      	mov	sp, r7
 80005c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	2000007c 	.word	0x2000007c
 80005cc:	200000d0 	.word	0x200000d0

080005d0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005dc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005e0:	f003 0301 	and.w	r3, r3, #1
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d013      	beq.n	8000610 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ec:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005f0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d00b      	beq.n	8000610 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005f8:	e000      	b.n	80005fc <ITM_SendChar+0x2c>
    {
      __NOP();
 80005fa:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005fc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d0f9      	beq.n	80005fa <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000606:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	b2d2      	uxtb	r2, r2
 800060e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000610:	687b      	ldr	r3, [r7, #4]
}
 8000612:	4618      	mov	r0, r3
 8000614:	370c      	adds	r7, #12
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr

0800061e <debug_printf>:
void LED_Task(void const * argument);

/* USER CODE BEGIN 0 */
// Debug printf for SWV
void debug_printf(const char *fmt, ...)
{
 800061e:	b40f      	push	{r0, r1, r2, r3}
 8000620:	b580      	push	{r7, lr}
 8000622:	b092      	sub	sp, #72	@ 0x48
 8000624:	af00      	add	r7, sp, #0
    char buffer[64];
    va_list args;
    va_start(args, fmt);
 8000626:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800062a:	603b      	str	r3, [r7, #0]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 800062c:	1d38      	adds	r0, r7, #4
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8000632:	2140      	movs	r1, #64	@ 0x40
 8000634:	f004 f854 	bl	80046e0 <vsniprintf>
    va_end(args);

    uint16_t i = 0;
 8000638:	2300      	movs	r3, #0
 800063a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    while(buffer[i] != '\0')
 800063e:	e00d      	b.n	800065c <debug_printf+0x3e>
    {
        ITM_SendChar(buffer[i]);
 8000640:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000644:	3348      	adds	r3, #72	@ 0x48
 8000646:	443b      	add	r3, r7
 8000648:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 800064c:	4618      	mov	r0, r3
 800064e:	f7ff ffbf 	bl	80005d0 <ITM_SendChar>
        i++;
 8000652:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000656:	3301      	adds	r3, #1
 8000658:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    while(buffer[i] != '\0')
 800065c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8000660:	3348      	adds	r3, #72	@ 0x48
 8000662:	443b      	add	r3, r7
 8000664:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8000668:	2b00      	cmp	r3, #0
 800066a:	d1e9      	bne.n	8000640 <debug_printf+0x22>
    }
}
 800066c:	bf00      	nop
 800066e:	bf00      	nop
 8000670:	3748      	adds	r7, #72	@ 0x48
 8000672:	46bd      	mov	sp, r7
 8000674:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000678:	b004      	add	sp, #16
 800067a:	4770      	bx	lr

0800067c <RGB_SetColor>:

// Set RGB LED color
void RGB_SetColor(uint8_t r, uint8_t g, uint8_t b)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	71fb      	strb	r3, [r7, #7]
 8000686:	460b      	mov	r3, r1
 8000688:	71bb      	strb	r3, [r7, #6]
 800068a:	4613      	mov	r3, r2
 800068c:	717b      	strb	r3, [r7, #5]
    if(r) GPIOA->BSRR = (1 << RED_PIN); else GPIOA->BSRR = (1 << (RED_PIN + 16));
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d004      	beq.n	800069e <RGB_SetColor+0x22>
 8000694:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000698:	2220      	movs	r2, #32
 800069a:	619a      	str	r2, [r3, #24]
 800069c:	e004      	b.n	80006a8 <RGB_SetColor+0x2c>
 800069e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80006a2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80006a6:	619a      	str	r2, [r3, #24]
    if(g) GPIOA->BSRR = (1 << GREEN_PIN); else GPIOA->BSRR = (1 << (GREEN_PIN + 16));
 80006a8:	79bb      	ldrb	r3, [r7, #6]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d004      	beq.n	80006b8 <RGB_SetColor+0x3c>
 80006ae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80006b2:	2240      	movs	r2, #64	@ 0x40
 80006b4:	619a      	str	r2, [r3, #24]
 80006b6:	e004      	b.n	80006c2 <RGB_SetColor+0x46>
 80006b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80006bc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80006c0:	619a      	str	r2, [r3, #24]
    if(b) GPIOA->BSRR = (1 << BLUE_PIN); else GPIOA->BSRR = (1 << (BLUE_PIN + 16));
 80006c2:	797b      	ldrb	r3, [r7, #5]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d004      	beq.n	80006d2 <RGB_SetColor+0x56>
 80006c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80006cc:	2280      	movs	r2, #128	@ 0x80
 80006ce:	619a      	str	r2, [r3, #24]
}
 80006d0:	e004      	b.n	80006dc <RGB_SetColor+0x60>
    if(b) GPIOA->BSRR = (1 << BLUE_PIN); else GPIOA->BSRR = (1 << (BLUE_PIN + 16));
 80006d2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80006d6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80006da:	619a      	str	r2, [r3, #24]
}
 80006dc:	bf00      	nop
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr

080006e8 <main>:
/* USER CODE END 0 */

int main(void)
{
 80006e8:	b5b0      	push	{r4, r5, r7, lr}
 80006ea:	b088      	sub	sp, #32
 80006ec:	af00      	add	r7, sp, #0
    HAL_Init();
 80006ee:	f000 fa11 	bl	8000b14 <HAL_Init>
    SystemClock_Config();
 80006f2:	f000 f89b 	bl	800082c <SystemClock_Config>
    MX_GPIO_Init();
 80006f6:	f000 f84b 	bl	8000790 <MX_GPIO_Init>
    MX_USART2_UART_Init();
 80006fa:	f000 f873 	bl	80007e4 <MX_USART2_UART_Init>

    // Create LED Task
    osThreadDef(LEDTaskDef, LED_Task, osPriorityNormal, 0, 128);
 80006fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000728 <main+0x40>)
 8000700:	1d3c      	adds	r4, r7, #4
 8000702:	461d      	mov	r5, r3
 8000704:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000706:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000708:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800070c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    LEDTaskHandle = osThreadCreate(osThread(LEDTaskDef), NULL);
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	2100      	movs	r1, #0
 8000714:	4618      	mov	r0, r3
 8000716:	f002 fd69 	bl	80031ec <osThreadCreate>
 800071a:	4603      	mov	r3, r0
 800071c:	4a03      	ldr	r2, [pc, #12]	@ (800072c <main+0x44>)
 800071e:	6013      	str	r3, [r2, #0]

    // Start scheduler
    osKernelStart();
 8000720:	f002 fd5d 	bl	80031de <osKernelStart>

    while(1); // Should never reach here
 8000724:	bf00      	nop
 8000726:	e7fd      	b.n	8000724 <main+0x3c>
 8000728:	0800501c 	.word	0x0800501c
 800072c:	20000358 	.word	0x20000358

08000730 <LED_Task>:
}

/* USER CODE BEGIN 4 */
// Single task cycles through all messages & colors
void LED_Task(void const * argument)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
    while(1)
    {
        debug_printf("Task1 running\r\n");
 8000738:	4812      	ldr	r0, [pc, #72]	@ (8000784 <LED_Task+0x54>)
 800073a:	f7ff ff70 	bl	800061e <debug_printf>
        RGB_SetColor(1,0,0); // Red
 800073e:	2200      	movs	r2, #0
 8000740:	2100      	movs	r1, #0
 8000742:	2001      	movs	r0, #1
 8000744:	f7ff ff9a 	bl	800067c <RGB_SetColor>
        vTaskDelay(pdMS_TO_TICKS(TASK_DELAY_MS));
 8000748:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800074c:	f002 ffe6 	bl	800371c <vTaskDelay>

        debug_printf("Task2 running\r\n");
 8000750:	480d      	ldr	r0, [pc, #52]	@ (8000788 <LED_Task+0x58>)
 8000752:	f7ff ff64 	bl	800061e <debug_printf>
        RGB_SetColor(0,1,0); // Green
 8000756:	2200      	movs	r2, #0
 8000758:	2101      	movs	r1, #1
 800075a:	2000      	movs	r0, #0
 800075c:	f7ff ff8e 	bl	800067c <RGB_SetColor>
        vTaskDelay(pdMS_TO_TICKS(TASK_DELAY_MS));
 8000760:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000764:	f002 ffda 	bl	800371c <vTaskDelay>

        debug_printf("Task3 running\r\n");
 8000768:	4808      	ldr	r0, [pc, #32]	@ (800078c <LED_Task+0x5c>)
 800076a:	f7ff ff58 	bl	800061e <debug_printf>
        RGB_SetColor(0,0,1); // Blue
 800076e:	2201      	movs	r2, #1
 8000770:	2100      	movs	r1, #0
 8000772:	2000      	movs	r0, #0
 8000774:	f7ff ff82 	bl	800067c <RGB_SetColor>
        vTaskDelay(pdMS_TO_TICKS(TASK_DELAY_MS));
 8000778:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800077c:	f002 ffce 	bl	800371c <vTaskDelay>
        debug_printf("Task1 running\r\n");
 8000780:	bf00      	nop
 8000782:	e7d9      	b.n	8000738 <LED_Task+0x8>
 8000784:	08005038 	.word	0x08005038
 8000788:	08005048 	.word	0x08005048
 800078c:	08005058 	.word	0x08005058

08000790 <MX_GPIO_Init>:
}
/* USER CODE END 4 */

/* GPIO Initialization */
static void MX_GPIO_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	605a      	str	r2, [r3, #4]
 800079e:	609a      	str	r2, [r3, #8]
 80007a0:	60da      	str	r2, [r3, #12]
 80007a2:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a4:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <MX_GPIO_Init+0x50>)
 80007a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007a8:	4a0d      	ldr	r2, [pc, #52]	@ (80007e0 <MX_GPIO_Init+0x50>)
 80007aa:	f043 0301 	orr.w	r3, r3, #1
 80007ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007b0:	4b0b      	ldr	r3, [pc, #44]	@ (80007e0 <MX_GPIO_Init+0x50>)
 80007b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007b4:	f003 0301 	and.w	r3, r3, #1
 80007b8:	603b      	str	r3, [r7, #0]
 80007ba:	683b      	ldr	r3, [r7, #0]

    // Set PA5, PA6, PA7 as output (RGB LED)
    GPIO_InitStruct.Pin = (1<<RED_PIN)|(1<<GREEN_PIN)|(1<<BLUE_PIN);
 80007bc:	23e0      	movs	r3, #224	@ 0xe0
 80007be:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c0:	2301      	movs	r3, #1
 80007c2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c8:	2300      	movs	r3, #0
 80007ca:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	4619      	mov	r1, r3
 80007d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007d4:	f000 fb00 	bl	8000dd8 <HAL_GPIO_Init>
}
 80007d8:	bf00      	nop
 80007da:	3718      	adds	r7, #24
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40021000 	.word	0x40021000

080007e4 <MX_USART2_UART_Init>:

/* USART2 Initialization */
static void MX_USART2_UART_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 80007e8:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_USART2_UART_Init+0x40>)
 80007ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000828 <MX_USART2_UART_Init+0x44>)
 80007ec:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 80007ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000824 <MX_USART2_UART_Init+0x40>)
 80007f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007f4:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <MX_USART2_UART_Init+0x40>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80007fc:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_USART2_UART_Init+0x40>)
 80007fe:	2200      	movs	r2, #0
 8000800:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000802:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <MX_USART2_UART_Init+0x40>)
 8000804:	2200      	movs	r2, #0
 8000806:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000808:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_USART2_UART_Init+0x40>)
 800080a:	220c      	movs	r2, #12
 800080c:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800080e:	4b05      	ldr	r3, [pc, #20]	@ (8000824 <MX_USART2_UART_Init+0x40>)
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000814:	4b03      	ldr	r3, [pc, #12]	@ (8000824 <MX_USART2_UART_Init+0x40>)
 8000816:	2200      	movs	r2, #0
 8000818:	61da      	str	r2, [r3, #28]
    HAL_UART_Init(&huart2);
 800081a:	4802      	ldr	r0, [pc, #8]	@ (8000824 <MX_USART2_UART_Init+0x40>)
 800081c:	f001 ffa6 	bl	800276c <HAL_UART_Init>
}
 8000820:	bf00      	nop
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200002d0 	.word	0x200002d0
 8000828:	40004400 	.word	0x40004400

0800082c <SystemClock_Config>:

/* System Clock Configuration */
void SystemClock_Config(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b096      	sub	sp, #88	@ 0x58
 8000830:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	2244      	movs	r2, #68	@ 0x44
 8000838:	2100      	movs	r1, #0
 800083a:	4618      	mov	r0, r3
 800083c:	f003 ff5e 	bl	80046fc <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000840:	463b      	mov	r3, r7
 8000842:	2200      	movs	r2, #0
 8000844:	601a      	str	r2, [r3, #0]
 8000846:	605a      	str	r2, [r3, #4]
 8000848:	609a      	str	r2, [r3, #8]
 800084a:	60da      	str	r2, [r3, #12]
 800084c:	611a      	str	r2, [r3, #16]

    if(HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800084e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000852:	f000 fc79 	bl	8001148 <HAL_PWREx_ControlVoltageScaling>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <SystemClock_Config+0x34>
        Error_Handler();
 800085c:	f000 f835 	bl	80008ca <Error_Handler>

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000860:	2302      	movs	r3, #2
 8000862:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000864:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000868:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800086a:	2310      	movs	r3, #16
 800086c:	627b      	str	r3, [r7, #36]	@ 0x24

    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800086e:	2302      	movs	r3, #2
 8000870:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000872:	2302      	movs	r3, #2
 8000874:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLM = 1;
 8000876:	2301      	movs	r3, #1
 8000878:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLN = 10;
 800087a:	230a      	movs	r3, #10
 800087c:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800087e:	2302      	movs	r3, #2
 8000880:	657b      	str	r3, [r7, #84]	@ 0x54
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000882:	2302      	movs	r3, #2
 8000884:	653b      	str	r3, [r7, #80]	@ 0x50

    if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000886:	f107 0314 	add.w	r3, r7, #20
 800088a:	4618      	mov	r0, r3
 800088c:	f000 fcb2 	bl	80011f4 <HAL_RCC_OscConfig>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <SystemClock_Config+0x6e>
        Error_Handler();
 8000896:	f000 f818 	bl	80008ca <Error_Handler>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800089a:	230f      	movs	r3, #15
 800089c:	603b      	str	r3, [r7, #0]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800089e:	2303      	movs	r3, #3
 80008a0:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008a2:	2300      	movs	r3, #0
 80008a4:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008a6:	2300      	movs	r3, #0
 80008a8:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008aa:	2300      	movs	r3, #0
 80008ac:	613b      	str	r3, [r7, #16]
    if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008ae:	463b      	mov	r3, r7
 80008b0:	2104      	movs	r1, #4
 80008b2:	4618      	mov	r0, r3
 80008b4:	f001 f87a 	bl	80019ac <HAL_RCC_ClockConfig>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d001      	beq.n	80008c2 <SystemClock_Config+0x96>
        Error_Handler();
 80008be:	f000 f804 	bl	80008ca <Error_Handler>
}
 80008c2:	bf00      	nop
 80008c4:	3758      	adds	r7, #88	@ 0x58
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <Error_Handler>:

/* Error Handler */
void Error_Handler(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008ce:	b672      	cpsid	i
}
 80008d0:	bf00      	nop
    __disable_irq();
    while(1);
 80008d2:	bf00      	nop
 80008d4:	e7fd      	b.n	80008d2 <Error_Handler+0x8>
	...

080008d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008de:	4b11      	ldr	r3, [pc, #68]	@ (8000924 <HAL_MspInit+0x4c>)
 80008e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008e2:	4a10      	ldr	r2, [pc, #64]	@ (8000924 <HAL_MspInit+0x4c>)
 80008e4:	f043 0301 	orr.w	r3, r3, #1
 80008e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80008ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000924 <HAL_MspInit+0x4c>)
 80008ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008ee:	f003 0301 	and.w	r3, r3, #1
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000924 <HAL_MspInit+0x4c>)
 80008f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008fa:	4a0a      	ldr	r2, [pc, #40]	@ (8000924 <HAL_MspInit+0x4c>)
 80008fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000900:	6593      	str	r3, [r2, #88]	@ 0x58
 8000902:	4b08      	ldr	r3, [pc, #32]	@ (8000924 <HAL_MspInit+0x4c>)
 8000904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800090a:	603b      	str	r3, [r7, #0]
 800090c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800090e:	2200      	movs	r2, #0
 8000910:	210f      	movs	r1, #15
 8000912:	f06f 0001 	mvn.w	r0, #1
 8000916:	f000 fa36 	bl	8000d86 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40021000 	.word	0x40021000

08000928 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b0ac      	sub	sp, #176	@ 0xb0
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000930:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000934:	2200      	movs	r2, #0
 8000936:	601a      	str	r2, [r3, #0]
 8000938:	605a      	str	r2, [r3, #4]
 800093a:	609a      	str	r2, [r3, #8]
 800093c:	60da      	str	r2, [r3, #12]
 800093e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000940:	f107 0314 	add.w	r3, r7, #20
 8000944:	2288      	movs	r2, #136	@ 0x88
 8000946:	2100      	movs	r1, #0
 8000948:	4618      	mov	r0, r3
 800094a:	f003 fed7 	bl	80046fc <memset>
  if(huart->Instance==USART2)
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a21      	ldr	r2, [pc, #132]	@ (80009d8 <HAL_UART_MspInit+0xb0>)
 8000954:	4293      	cmp	r3, r2
 8000956:	d13b      	bne.n	80009d0 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000958:	2302      	movs	r3, #2
 800095a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800095c:	2300      	movs	r3, #0
 800095e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000960:	f107 0314 	add.w	r3, r7, #20
 8000964:	4618      	mov	r0, r3
 8000966:	f001 fa45 	bl	8001df4 <HAL_RCCEx_PeriphCLKConfig>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000970:	f7ff ffab 	bl	80008ca <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000974:	4b19      	ldr	r3, [pc, #100]	@ (80009dc <HAL_UART_MspInit+0xb4>)
 8000976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000978:	4a18      	ldr	r2, [pc, #96]	@ (80009dc <HAL_UART_MspInit+0xb4>)
 800097a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800097e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000980:	4b16      	ldr	r3, [pc, #88]	@ (80009dc <HAL_UART_MspInit+0xb4>)
 8000982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000988:	613b      	str	r3, [r7, #16]
 800098a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800098c:	4b13      	ldr	r3, [pc, #76]	@ (80009dc <HAL_UART_MspInit+0xb4>)
 800098e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000990:	4a12      	ldr	r2, [pc, #72]	@ (80009dc <HAL_UART_MspInit+0xb4>)
 8000992:	f043 0301 	orr.w	r3, r3, #1
 8000996:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000998:	4b10      	ldr	r3, [pc, #64]	@ (80009dc <HAL_UART_MspInit+0xb4>)
 800099a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099c:	f003 0301 	and.w	r3, r3, #1
 80009a0:	60fb      	str	r3, [r7, #12]
 80009a2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009a4:	230c      	movs	r3, #12
 80009a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009aa:	2302      	movs	r3, #2
 80009ac:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b6:	2303      	movs	r3, #3
 80009b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009bc:	2307      	movs	r3, #7
 80009be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009c6:	4619      	mov	r1, r3
 80009c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009cc:	f000 fa04 	bl	8000dd8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80009d0:	bf00      	nop
 80009d2:	37b0      	adds	r7, #176	@ 0xb0
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40004400 	.word	0x40004400
 80009dc:	40021000 	.word	0x40021000

080009e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009e4:	bf00      	nop
 80009e6:	e7fd      	b.n	80009e4 <NMI_Handler+0x4>

080009e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ec:	bf00      	nop
 80009ee:	e7fd      	b.n	80009ec <HardFault_Handler+0x4>

080009f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009f0:	b480      	push	{r7}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009f4:	bf00      	nop
 80009f6:	e7fd      	b.n	80009f4 <MemManage_Handler+0x4>

080009f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009fc:	bf00      	nop
 80009fe:	e7fd      	b.n	80009fc <BusFault_Handler+0x4>

08000a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <UsageFault_Handler+0x4>

08000a08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr

08000a16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a1a:	f000 f8d7 	bl	8000bcc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000a1e:	f003 f9ad 	bl	8003d7c <xTaskGetSchedulerState>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d001      	beq.n	8000a2c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000a28:	f003 fbee 	bl	8004208 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a2c:	bf00      	nop
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b086      	sub	sp, #24
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a38:	4a14      	ldr	r2, [pc, #80]	@ (8000a8c <_sbrk+0x5c>)
 8000a3a:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <_sbrk+0x60>)
 8000a3c:	1ad3      	subs	r3, r2, r3
 8000a3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a44:	4b13      	ldr	r3, [pc, #76]	@ (8000a94 <_sbrk+0x64>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d102      	bne.n	8000a52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a4c:	4b11      	ldr	r3, [pc, #68]	@ (8000a94 <_sbrk+0x64>)
 8000a4e:	4a12      	ldr	r2, [pc, #72]	@ (8000a98 <_sbrk+0x68>)
 8000a50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a52:	4b10      	ldr	r3, [pc, #64]	@ (8000a94 <_sbrk+0x64>)
 8000a54:	681a      	ldr	r2, [r3, #0]
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4413      	add	r3, r2
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	d207      	bcs.n	8000a70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a60:	f003 fe54 	bl	800470c <__errno>
 8000a64:	4603      	mov	r3, r0
 8000a66:	220c      	movs	r2, #12
 8000a68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a6e:	e009      	b.n	8000a84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a70:	4b08      	ldr	r3, [pc, #32]	@ (8000a94 <_sbrk+0x64>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a76:	4b07      	ldr	r3, [pc, #28]	@ (8000a94 <_sbrk+0x64>)
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4413      	add	r3, r2
 8000a7e:	4a05      	ldr	r2, [pc, #20]	@ (8000a94 <_sbrk+0x64>)
 8000a80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a82:	68fb      	ldr	r3, [r7, #12]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3718      	adds	r7, #24
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	20018000 	.word	0x20018000
 8000a90:	00000400 	.word	0x00000400
 8000a94:	2000035c 	.word	0x2000035c
 8000a98:	200011b8 	.word	0x200011b8

08000a9c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000aa0:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <SystemInit+0x20>)
 8000aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aa6:	4a05      	ldr	r2, [pc, #20]	@ (8000abc <SystemInit+0x20>)
 8000aa8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000aac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	e000ed00 	.word	0xe000ed00

08000ac0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ac0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000af8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ac4:	f7ff ffea 	bl	8000a9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ac8:	480c      	ldr	r0, [pc, #48]	@ (8000afc <LoopForever+0x6>)
  ldr r1, =_edata
 8000aca:	490d      	ldr	r1, [pc, #52]	@ (8000b00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000acc:	4a0d      	ldr	r2, [pc, #52]	@ (8000b04 <LoopForever+0xe>)
  movs r3, #0
 8000ace:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad0:	e002      	b.n	8000ad8 <LoopCopyDataInit>

08000ad2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ad6:	3304      	adds	r3, #4

08000ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ad8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ada:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000adc:	d3f9      	bcc.n	8000ad2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ade:	4a0a      	ldr	r2, [pc, #40]	@ (8000b08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ae0:	4c0a      	ldr	r4, [pc, #40]	@ (8000b0c <LoopForever+0x16>)
  movs r3, #0
 8000ae2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae4:	e001      	b.n	8000aea <LoopFillZerobss>

08000ae6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ae6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ae8:	3204      	adds	r2, #4

08000aea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aec:	d3fb      	bcc.n	8000ae6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000aee:	f003 fe13 	bl	8004718 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000af2:	f7ff fdf9 	bl	80006e8 <main>

08000af6 <LoopForever>:

LoopForever:
    b LoopForever
 8000af6:	e7fe      	b.n	8000af6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000af8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000afc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b00:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000b04:	080050fc 	.word	0x080050fc
  ldr r2, =_sbss
 8000b08:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000b0c:	200011b8 	.word	0x200011b8

08000b10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b10:	e7fe      	b.n	8000b10 <ADC1_2_IRQHandler>
	...

08000b14 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b50 <HAL_Init+0x3c>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a0b      	ldr	r2, [pc, #44]	@ (8000b50 <HAL_Init+0x3c>)
 8000b24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b28:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b2a:	2003      	movs	r0, #3
 8000b2c:	f000 f920 	bl	8000d70 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b30:	200f      	movs	r0, #15
 8000b32:	f000 f80f 	bl	8000b54 <HAL_InitTick>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d002      	beq.n	8000b42 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	71fb      	strb	r3, [r7, #7]
 8000b40:	e001      	b.n	8000b46 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b42:	f7ff fec9 	bl	80008d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b46:	79fb      	ldrb	r3, [r7, #7]
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3708      	adds	r7, #8
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40022000 	.word	0x40022000

08000b54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b084      	sub	sp, #16
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000b60:	4b17      	ldr	r3, [pc, #92]	@ (8000bc0 <HAL_InitTick+0x6c>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d023      	beq.n	8000bb0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b68:	4b16      	ldr	r3, [pc, #88]	@ (8000bc4 <HAL_InitTick+0x70>)
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	4b14      	ldr	r3, [pc, #80]	@ (8000bc0 <HAL_InitTick+0x6c>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	4619      	mov	r1, r3
 8000b72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b76:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f000 f91d 	bl	8000dbe <HAL_SYSTICK_Config>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d10f      	bne.n	8000baa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2b0f      	cmp	r3, #15
 8000b8e:	d809      	bhi.n	8000ba4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b90:	2200      	movs	r2, #0
 8000b92:	6879      	ldr	r1, [r7, #4]
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b98:	f000 f8f5 	bl	8000d86 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b9c:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc8 <HAL_InitTick+0x74>)
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6013      	str	r3, [r2, #0]
 8000ba2:	e007      	b.n	8000bb4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	73fb      	strb	r3, [r7, #15]
 8000ba8:	e004      	b.n	8000bb4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
 8000bac:	73fb      	strb	r3, [r7, #15]
 8000bae:	e001      	b.n	8000bb4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	20000008 	.word	0x20000008
 8000bc4:	20000000 	.word	0x20000000
 8000bc8:	20000004 	.word	0x20000004

08000bcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bd0:	4b06      	ldr	r3, [pc, #24]	@ (8000bec <HAL_IncTick+0x20>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <HAL_IncTick+0x24>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4413      	add	r3, r2
 8000bdc:	4a04      	ldr	r2, [pc, #16]	@ (8000bf0 <HAL_IncTick+0x24>)
 8000bde:	6013      	str	r3, [r2, #0]
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	20000008 	.word	0x20000008
 8000bf0:	20000360 	.word	0x20000360

08000bf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bf8:	4b03      	ldr	r3, [pc, #12]	@ (8000c08 <HAL_GetTick+0x14>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	20000360 	.word	0x20000360

08000c0c <__NVIC_SetPriorityGrouping>:
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b085      	sub	sp, #20
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	f003 0307 	and.w	r3, r3, #7
 8000c1a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <__NVIC_SetPriorityGrouping+0x44>)
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c22:	68ba      	ldr	r2, [r7, #8]
 8000c24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c28:	4013      	ands	r3, r2
 8000c2a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c30:	68bb      	ldr	r3, [r7, #8]
 8000c32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c3e:	4a04      	ldr	r2, [pc, #16]	@ (8000c50 <__NVIC_SetPriorityGrouping+0x44>)
 8000c40:	68bb      	ldr	r3, [r7, #8]
 8000c42:	60d3      	str	r3, [r2, #12]
}
 8000c44:	bf00      	nop
 8000c46:	3714      	adds	r7, #20
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr
 8000c50:	e000ed00 	.word	0xe000ed00

08000c54 <__NVIC_GetPriorityGrouping>:
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c58:	4b04      	ldr	r3, [pc, #16]	@ (8000c6c <__NVIC_GetPriorityGrouping+0x18>)
 8000c5a:	68db      	ldr	r3, [r3, #12]
 8000c5c:	0a1b      	lsrs	r3, r3, #8
 8000c5e:	f003 0307 	and.w	r3, r3, #7
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <__NVIC_SetPriority>:
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	6039      	str	r1, [r7, #0]
 8000c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	db0a      	blt.n	8000c9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	490c      	ldr	r1, [pc, #48]	@ (8000cbc <__NVIC_SetPriority+0x4c>)
 8000c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8e:	0112      	lsls	r2, r2, #4
 8000c90:	b2d2      	uxtb	r2, r2
 8000c92:	440b      	add	r3, r1
 8000c94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000c98:	e00a      	b.n	8000cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	b2da      	uxtb	r2, r3
 8000c9e:	4908      	ldr	r1, [pc, #32]	@ (8000cc0 <__NVIC_SetPriority+0x50>)
 8000ca0:	79fb      	ldrb	r3, [r7, #7]
 8000ca2:	f003 030f 	and.w	r3, r3, #15
 8000ca6:	3b04      	subs	r3, #4
 8000ca8:	0112      	lsls	r2, r2, #4
 8000caa:	b2d2      	uxtb	r2, r2
 8000cac:	440b      	add	r3, r1
 8000cae:	761a      	strb	r2, [r3, #24]
}
 8000cb0:	bf00      	nop
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	e000e100 	.word	0xe000e100
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <NVIC_EncodePriority>:
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b089      	sub	sp, #36	@ 0x24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	f003 0307 	and.w	r3, r3, #7
 8000cd6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cd8:	69fb      	ldr	r3, [r7, #28]
 8000cda:	f1c3 0307 	rsb	r3, r3, #7
 8000cde:	2b04      	cmp	r3, #4
 8000ce0:	bf28      	it	cs
 8000ce2:	2304      	movcs	r3, #4
 8000ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	3304      	adds	r3, #4
 8000cea:	2b06      	cmp	r3, #6
 8000cec:	d902      	bls.n	8000cf4 <NVIC_EncodePriority+0x30>
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	3b03      	subs	r3, #3
 8000cf2:	e000      	b.n	8000cf6 <NVIC_EncodePriority+0x32>
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cfc:	69bb      	ldr	r3, [r7, #24]
 8000cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000d02:	43da      	mvns	r2, r3
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	401a      	ands	r2, r3
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d0c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	fa01 f303 	lsl.w	r3, r1, r3
 8000d16:	43d9      	mvns	r1, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d1c:	4313      	orrs	r3, r2
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3724      	adds	r7, #36	@ 0x24
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
	...

08000d2c <SysTick_Config>:
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d3c:	d301      	bcc.n	8000d42 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e00f      	b.n	8000d62 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d42:	4a0a      	ldr	r2, [pc, #40]	@ (8000d6c <SysTick_Config+0x40>)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	3b01      	subs	r3, #1
 8000d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d4a:	210f      	movs	r1, #15
 8000d4c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d50:	f7ff ff8e 	bl	8000c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d54:	4b05      	ldr	r3, [pc, #20]	@ (8000d6c <SysTick_Config+0x40>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d5a:	4b04      	ldr	r3, [pc, #16]	@ (8000d6c <SysTick_Config+0x40>)
 8000d5c:	2207      	movs	r2, #7
 8000d5e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	e000e010 	.word	0xe000e010

08000d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d78:	6878      	ldr	r0, [r7, #4]
 8000d7a:	f7ff ff47 	bl	8000c0c <__NVIC_SetPriorityGrouping>
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	b086      	sub	sp, #24
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	60b9      	str	r1, [r7, #8]
 8000d90:	607a      	str	r2, [r7, #4]
 8000d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d94:	2300      	movs	r3, #0
 8000d96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d98:	f7ff ff5c 	bl	8000c54 <__NVIC_GetPriorityGrouping>
 8000d9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	68b9      	ldr	r1, [r7, #8]
 8000da2:	6978      	ldr	r0, [r7, #20]
 8000da4:	f7ff ff8e 	bl	8000cc4 <NVIC_EncodePriority>
 8000da8:	4602      	mov	r2, r0
 8000daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dae:	4611      	mov	r1, r2
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff ff5d 	bl	8000c70 <__NVIC_SetPriority>
}
 8000db6:	bf00      	nop
 8000db8:	3718      	adds	r7, #24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b082      	sub	sp, #8
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dc6:	6878      	ldr	r0, [r7, #4]
 8000dc8:	f7ff ffb0 	bl	8000d2c <SysTick_Config>
 8000dcc:	4603      	mov	r3, r0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
	...

08000dd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b087      	sub	sp, #28
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000de2:	2300      	movs	r3, #0
 8000de4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000de6:	e17f      	b.n	80010e8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	2101      	movs	r1, #1
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	fa01 f303 	lsl.w	r3, r1, r3
 8000df4:	4013      	ands	r3, r2
 8000df6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	f000 8171 	beq.w	80010e2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f003 0303 	and.w	r3, r3, #3
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d005      	beq.n	8000e18 <HAL_GPIO_Init+0x40>
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f003 0303 	and.w	r3, r3, #3
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d130      	bne.n	8000e7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	2203      	movs	r2, #3
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	68da      	ldr	r2, [r3, #12]
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e4e:	2201      	movs	r2, #1
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	43db      	mvns	r3, r3
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	091b      	lsrs	r3, r3, #4
 8000e64:	f003 0201 	and.w	r2, r3, #1
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	f003 0303 	and.w	r3, r3, #3
 8000e82:	2b03      	cmp	r3, #3
 8000e84:	d118      	bne.n	8000eb8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	43db      	mvns	r3, r3
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	08db      	lsrs	r3, r3, #3
 8000ea2:	f003 0201 	and.w	r2, r3, #1
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	693a      	ldr	r2, [r7, #16]
 8000eb6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	f003 0303 	and.w	r3, r3, #3
 8000ec0:	2b03      	cmp	r3, #3
 8000ec2:	d017      	beq.n	8000ef4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	2203      	movs	r2, #3
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	4013      	ands	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	689a      	ldr	r2, [r3, #8]
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	005b      	lsls	r3, r3, #1
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	693a      	ldr	r2, [r7, #16]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f003 0303 	and.w	r3, r3, #3
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d123      	bne.n	8000f48 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	08da      	lsrs	r2, r3, #3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	3208      	adds	r2, #8
 8000f08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	f003 0307 	and.w	r3, r3, #7
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	220f      	movs	r2, #15
 8000f18:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	691a      	ldr	r2, [r3, #16]
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	f003 0307 	and.w	r3, r3, #7
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	08da      	lsrs	r2, r3, #3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	3208      	adds	r2, #8
 8000f42:	6939      	ldr	r1, [r7, #16]
 8000f44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f4e:	697b      	ldr	r3, [r7, #20]
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	2203      	movs	r2, #3
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f003 0203 	and.w	r2, r3, #3
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	005b      	lsls	r3, r3, #1
 8000f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f70:	693a      	ldr	r2, [r7, #16]
 8000f72:	4313      	orrs	r3, r2
 8000f74:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	f000 80ac 	beq.w	80010e2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8a:	4b5f      	ldr	r3, [pc, #380]	@ (8001108 <HAL_GPIO_Init+0x330>)
 8000f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f8e:	4a5e      	ldr	r2, [pc, #376]	@ (8001108 <HAL_GPIO_Init+0x330>)
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f96:	4b5c      	ldr	r3, [pc, #368]	@ (8001108 <HAL_GPIO_Init+0x330>)
 8000f98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	60bb      	str	r3, [r7, #8]
 8000fa0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fa2:	4a5a      	ldr	r2, [pc, #360]	@ (800110c <HAL_GPIO_Init+0x334>)
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	089b      	lsrs	r3, r3, #2
 8000fa8:	3302      	adds	r3, #2
 8000faa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fae:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	f003 0303 	and.w	r3, r3, #3
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	220f      	movs	r2, #15
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	43db      	mvns	r3, r3
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000fcc:	d025      	beq.n	800101a <HAL_GPIO_Init+0x242>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a4f      	ldr	r2, [pc, #316]	@ (8001110 <HAL_GPIO_Init+0x338>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d01f      	beq.n	8001016 <HAL_GPIO_Init+0x23e>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a4e      	ldr	r2, [pc, #312]	@ (8001114 <HAL_GPIO_Init+0x33c>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d019      	beq.n	8001012 <HAL_GPIO_Init+0x23a>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4a4d      	ldr	r2, [pc, #308]	@ (8001118 <HAL_GPIO_Init+0x340>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d013      	beq.n	800100e <HAL_GPIO_Init+0x236>
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	4a4c      	ldr	r2, [pc, #304]	@ (800111c <HAL_GPIO_Init+0x344>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d00d      	beq.n	800100a <HAL_GPIO_Init+0x232>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a4b      	ldr	r2, [pc, #300]	@ (8001120 <HAL_GPIO_Init+0x348>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d007      	beq.n	8001006 <HAL_GPIO_Init+0x22e>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a4a      	ldr	r2, [pc, #296]	@ (8001124 <HAL_GPIO_Init+0x34c>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d101      	bne.n	8001002 <HAL_GPIO_Init+0x22a>
 8000ffe:	2306      	movs	r3, #6
 8001000:	e00c      	b.n	800101c <HAL_GPIO_Init+0x244>
 8001002:	2307      	movs	r3, #7
 8001004:	e00a      	b.n	800101c <HAL_GPIO_Init+0x244>
 8001006:	2305      	movs	r3, #5
 8001008:	e008      	b.n	800101c <HAL_GPIO_Init+0x244>
 800100a:	2304      	movs	r3, #4
 800100c:	e006      	b.n	800101c <HAL_GPIO_Init+0x244>
 800100e:	2303      	movs	r3, #3
 8001010:	e004      	b.n	800101c <HAL_GPIO_Init+0x244>
 8001012:	2302      	movs	r3, #2
 8001014:	e002      	b.n	800101c <HAL_GPIO_Init+0x244>
 8001016:	2301      	movs	r3, #1
 8001018:	e000      	b.n	800101c <HAL_GPIO_Init+0x244>
 800101a:	2300      	movs	r3, #0
 800101c:	697a      	ldr	r2, [r7, #20]
 800101e:	f002 0203 	and.w	r2, r2, #3
 8001022:	0092      	lsls	r2, r2, #2
 8001024:	4093      	lsls	r3, r2
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	4313      	orrs	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800102c:	4937      	ldr	r1, [pc, #220]	@ (800110c <HAL_GPIO_Init+0x334>)
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	089b      	lsrs	r3, r3, #2
 8001032:	3302      	adds	r3, #2
 8001034:	693a      	ldr	r2, [r7, #16]
 8001036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800103a:	4b3b      	ldr	r3, [pc, #236]	@ (8001128 <HAL_GPIO_Init+0x350>)
 800103c:	689b      	ldr	r3, [r3, #8]
 800103e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	43db      	mvns	r3, r3
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	4013      	ands	r3, r2
 8001048:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001052:	2b00      	cmp	r3, #0
 8001054:	d003      	beq.n	800105e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	4313      	orrs	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800105e:	4a32      	ldr	r2, [pc, #200]	@ (8001128 <HAL_GPIO_Init+0x350>)
 8001060:	693b      	ldr	r3, [r7, #16]
 8001062:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001064:	4b30      	ldr	r3, [pc, #192]	@ (8001128 <HAL_GPIO_Init+0x350>)
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	43db      	mvns	r3, r3
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4013      	ands	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800107c:	2b00      	cmp	r3, #0
 800107e:	d003      	beq.n	8001088 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4313      	orrs	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001088:	4a27      	ldr	r2, [pc, #156]	@ (8001128 <HAL_GPIO_Init+0x350>)
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800108e:	4b26      	ldr	r3, [pc, #152]	@ (8001128 <HAL_GPIO_Init+0x350>)
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	43db      	mvns	r3, r3
 8001098:	693a      	ldr	r2, [r7, #16]
 800109a:	4013      	ands	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001128 <HAL_GPIO_Init+0x350>)
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80010b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001128 <HAL_GPIO_Init+0x350>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	43db      	mvns	r3, r3
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	4013      	ands	r3, r2
 80010c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d003      	beq.n	80010dc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80010d4:	693a      	ldr	r2, [r7, #16]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	4313      	orrs	r3, r2
 80010da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010dc:	4a12      	ldr	r2, [pc, #72]	@ (8001128 <HAL_GPIO_Init+0x350>)
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	3301      	adds	r3, #1
 80010e6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	fa22 f303 	lsr.w	r3, r2, r3
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	f47f ae78 	bne.w	8000de8 <HAL_GPIO_Init+0x10>
  }
}
 80010f8:	bf00      	nop
 80010fa:	bf00      	nop
 80010fc:	371c      	adds	r7, #28
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	40021000 	.word	0x40021000
 800110c:	40010000 	.word	0x40010000
 8001110:	48000400 	.word	0x48000400
 8001114:	48000800 	.word	0x48000800
 8001118:	48000c00 	.word	0x48000c00
 800111c:	48001000 	.word	0x48001000
 8001120:	48001400 	.word	0x48001400
 8001124:	48001800 	.word	0x48001800
 8001128:	40010400 	.word	0x40010400

0800112c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001130:	4b04      	ldr	r3, [pc, #16]	@ (8001144 <HAL_PWREx_GetVoltageRange+0x18>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001138:	4618      	mov	r0, r3
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	40007000 	.word	0x40007000

08001148 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001148:	b480      	push	{r7}
 800114a:	b085      	sub	sp, #20
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001156:	d130      	bne.n	80011ba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001158:	4b23      	ldr	r3, [pc, #140]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001160:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001164:	d038      	beq.n	80011d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001166:	4b20      	ldr	r3, [pc, #128]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800116e:	4a1e      	ldr	r2, [pc, #120]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001170:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001174:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001176:	4b1d      	ldr	r3, [pc, #116]	@ (80011ec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2232      	movs	r2, #50	@ 0x32
 800117c:	fb02 f303 	mul.w	r3, r2, r3
 8001180:	4a1b      	ldr	r2, [pc, #108]	@ (80011f0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001182:	fba2 2303 	umull	r2, r3, r2, r3
 8001186:	0c9b      	lsrs	r3, r3, #18
 8001188:	3301      	adds	r3, #1
 800118a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800118c:	e002      	b.n	8001194 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	3b01      	subs	r3, #1
 8001192:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001194:	4b14      	ldr	r3, [pc, #80]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800119c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011a0:	d102      	bne.n	80011a8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d1f2      	bne.n	800118e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011a8:	4b0f      	ldr	r3, [pc, #60]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011aa:	695b      	ldr	r3, [r3, #20]
 80011ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011b4:	d110      	bne.n	80011d8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e00f      	b.n	80011da <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80011ba:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80011c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80011c6:	d007      	beq.n	80011d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80011c8:	4b07      	ldr	r3, [pc, #28]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80011d0:	4a05      	ldr	r2, [pc, #20]	@ (80011e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011d6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	40007000 	.word	0x40007000
 80011ec:	20000000 	.word	0x20000000
 80011f0:	431bde83 	.word	0x431bde83

080011f4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b088      	sub	sp, #32
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d101      	bne.n	8001206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e3ca      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001206:	4b97      	ldr	r3, [pc, #604]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	f003 030c 	and.w	r3, r3, #12
 800120e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001210:	4b94      	ldr	r3, [pc, #592]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	f003 0303 	and.w	r3, r3, #3
 8001218:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 0310 	and.w	r3, r3, #16
 8001222:	2b00      	cmp	r3, #0
 8001224:	f000 80e4 	beq.w	80013f0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d007      	beq.n	800123e <HAL_RCC_OscConfig+0x4a>
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	2b0c      	cmp	r3, #12
 8001232:	f040 808b 	bne.w	800134c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	2b01      	cmp	r3, #1
 800123a:	f040 8087 	bne.w	800134c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800123e:	4b89      	ldr	r3, [pc, #548]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 0302 	and.w	r3, r3, #2
 8001246:	2b00      	cmp	r3, #0
 8001248:	d005      	beq.n	8001256 <HAL_RCC_OscConfig+0x62>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	699b      	ldr	r3, [r3, #24]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d101      	bne.n	8001256 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e3a2      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a1a      	ldr	r2, [r3, #32]
 800125a:	4b82      	ldr	r3, [pc, #520]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f003 0308 	and.w	r3, r3, #8
 8001262:	2b00      	cmp	r3, #0
 8001264:	d004      	beq.n	8001270 <HAL_RCC_OscConfig+0x7c>
 8001266:	4b7f      	ldr	r3, [pc, #508]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800126e:	e005      	b.n	800127c <HAL_RCC_OscConfig+0x88>
 8001270:	4b7c      	ldr	r3, [pc, #496]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001272:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001276:	091b      	lsrs	r3, r3, #4
 8001278:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800127c:	4293      	cmp	r3, r2
 800127e:	d223      	bcs.n	80012c8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a1b      	ldr	r3, [r3, #32]
 8001284:	4618      	mov	r0, r3
 8001286:	f000 fd55 	bl	8001d34 <RCC_SetFlashLatencyFromMSIRange>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001290:	2301      	movs	r3, #1
 8001292:	e383      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001294:	4b73      	ldr	r3, [pc, #460]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a72      	ldr	r2, [pc, #456]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800129a:	f043 0308 	orr.w	r3, r3, #8
 800129e:	6013      	str	r3, [r2, #0]
 80012a0:	4b70      	ldr	r3, [pc, #448]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6a1b      	ldr	r3, [r3, #32]
 80012ac:	496d      	ldr	r1, [pc, #436]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012ae:	4313      	orrs	r3, r2
 80012b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012b2:	4b6c      	ldr	r3, [pc, #432]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	69db      	ldr	r3, [r3, #28]
 80012be:	021b      	lsls	r3, r3, #8
 80012c0:	4968      	ldr	r1, [pc, #416]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012c2:	4313      	orrs	r3, r2
 80012c4:	604b      	str	r3, [r1, #4]
 80012c6:	e025      	b.n	8001314 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012c8:	4b66      	ldr	r3, [pc, #408]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a65      	ldr	r2, [pc, #404]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012ce:	f043 0308 	orr.w	r3, r3, #8
 80012d2:	6013      	str	r3, [r2, #0]
 80012d4:	4b63      	ldr	r3, [pc, #396]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6a1b      	ldr	r3, [r3, #32]
 80012e0:	4960      	ldr	r1, [pc, #384]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012e2:	4313      	orrs	r3, r2
 80012e4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012e6:	4b5f      	ldr	r3, [pc, #380]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	021b      	lsls	r3, r3, #8
 80012f4:	495b      	ldr	r1, [pc, #364]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80012f6:	4313      	orrs	r3, r2
 80012f8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d109      	bne.n	8001314 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a1b      	ldr	r3, [r3, #32]
 8001304:	4618      	mov	r0, r3
 8001306:	f000 fd15 	bl	8001d34 <RCC_SetFlashLatencyFromMSIRange>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e343      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001314:	f000 fc4a 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8001318:	4602      	mov	r2, r0
 800131a:	4b52      	ldr	r3, [pc, #328]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	091b      	lsrs	r3, r3, #4
 8001320:	f003 030f 	and.w	r3, r3, #15
 8001324:	4950      	ldr	r1, [pc, #320]	@ (8001468 <HAL_RCC_OscConfig+0x274>)
 8001326:	5ccb      	ldrb	r3, [r1, r3]
 8001328:	f003 031f 	and.w	r3, r3, #31
 800132c:	fa22 f303 	lsr.w	r3, r2, r3
 8001330:	4a4e      	ldr	r2, [pc, #312]	@ (800146c <HAL_RCC_OscConfig+0x278>)
 8001332:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001334:	4b4e      	ldr	r3, [pc, #312]	@ (8001470 <HAL_RCC_OscConfig+0x27c>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff fc0b 	bl	8000b54 <HAL_InitTick>
 800133e:	4603      	mov	r3, r0
 8001340:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d052      	beq.n	80013ee <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	e327      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d032      	beq.n	80013ba <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001354:	4b43      	ldr	r3, [pc, #268]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a42      	ldr	r2, [pc, #264]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800135a:	f043 0301 	orr.w	r3, r3, #1
 800135e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001360:	f7ff fc48 	bl	8000bf4 <HAL_GetTick>
 8001364:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001366:	e008      	b.n	800137a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001368:	f7ff fc44 	bl	8000bf4 <HAL_GetTick>
 800136c:	4602      	mov	r2, r0
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	2b02      	cmp	r3, #2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e310      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800137a:	4b3a      	ldr	r3, [pc, #232]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0f0      	beq.n	8001368 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001386:	4b37      	ldr	r3, [pc, #220]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a36      	ldr	r2, [pc, #216]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800138c:	f043 0308 	orr.w	r3, r3, #8
 8001390:	6013      	str	r3, [r2, #0]
 8001392:	4b34      	ldr	r3, [pc, #208]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6a1b      	ldr	r3, [r3, #32]
 800139e:	4931      	ldr	r1, [pc, #196]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	69db      	ldr	r3, [r3, #28]
 80013b0:	021b      	lsls	r3, r3, #8
 80013b2:	492c      	ldr	r1, [pc, #176]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013b4:	4313      	orrs	r3, r2
 80013b6:	604b      	str	r3, [r1, #4]
 80013b8:	e01a      	b.n	80013f0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80013ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a29      	ldr	r2, [pc, #164]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013c0:	f023 0301 	bic.w	r3, r3, #1
 80013c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80013c6:	f7ff fc15 	bl	8000bf4 <HAL_GetTick>
 80013ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013cc:	e008      	b.n	80013e0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80013ce:	f7ff fc11 	bl	8000bf4 <HAL_GetTick>
 80013d2:	4602      	mov	r2, r0
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	1ad3      	subs	r3, r2, r3
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d901      	bls.n	80013e0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80013dc:	2303      	movs	r3, #3
 80013de:	e2dd      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013e0:	4b20      	ldr	r3, [pc, #128]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f003 0302 	and.w	r3, r3, #2
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d1f0      	bne.n	80013ce <HAL_RCC_OscConfig+0x1da>
 80013ec:	e000      	b.n	80013f0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013ee:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 0301 	and.w	r3, r3, #1
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d074      	beq.n	80014e6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	2b08      	cmp	r3, #8
 8001400:	d005      	beq.n	800140e <HAL_RCC_OscConfig+0x21a>
 8001402:	69bb      	ldr	r3, [r7, #24]
 8001404:	2b0c      	cmp	r3, #12
 8001406:	d10e      	bne.n	8001426 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	2b03      	cmp	r3, #3
 800140c:	d10b      	bne.n	8001426 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800140e:	4b15      	ldr	r3, [pc, #84]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d064      	beq.n	80014e4 <HAL_RCC_OscConfig+0x2f0>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d160      	bne.n	80014e4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e2ba      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800142e:	d106      	bne.n	800143e <HAL_RCC_OscConfig+0x24a>
 8001430:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a0b      	ldr	r2, [pc, #44]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800143a:	6013      	str	r3, [r2, #0]
 800143c:	e026      	b.n	800148c <HAL_RCC_OscConfig+0x298>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001446:	d115      	bne.n	8001474 <HAL_RCC_OscConfig+0x280>
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a05      	ldr	r2, [pc, #20]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800144e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001452:	6013      	str	r3, [r2, #0]
 8001454:	4b03      	ldr	r3, [pc, #12]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a02      	ldr	r2, [pc, #8]	@ (8001464 <HAL_RCC_OscConfig+0x270>)
 800145a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800145e:	6013      	str	r3, [r2, #0]
 8001460:	e014      	b.n	800148c <HAL_RCC_OscConfig+0x298>
 8001462:	bf00      	nop
 8001464:	40021000 	.word	0x40021000
 8001468:	08005070 	.word	0x08005070
 800146c:	20000000 	.word	0x20000000
 8001470:	20000004 	.word	0x20000004
 8001474:	4ba0      	ldr	r3, [pc, #640]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a9f      	ldr	r2, [pc, #636]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800147a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800147e:	6013      	str	r3, [r2, #0]
 8001480:	4b9d      	ldr	r3, [pc, #628]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a9c      	ldr	r2, [pc, #624]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001486:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800148a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d013      	beq.n	80014bc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001494:	f7ff fbae 	bl	8000bf4 <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800149c:	f7ff fbaa 	bl	8000bf4 <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b64      	cmp	r3, #100	@ 0x64
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e276      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014ae:	4b92      	ldr	r3, [pc, #584]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0f0      	beq.n	800149c <HAL_RCC_OscConfig+0x2a8>
 80014ba:	e014      	b.n	80014e6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014bc:	f7ff fb9a 	bl	8000bf4 <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014c4:	f7ff fb96 	bl	8000bf4 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b64      	cmp	r3, #100	@ 0x64
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e262      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014d6:	4b88      	ldr	r3, [pc, #544]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f0      	bne.n	80014c4 <HAL_RCC_OscConfig+0x2d0>
 80014e2:	e000      	b.n	80014e6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d060      	beq.n	80015b4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	2b04      	cmp	r3, #4
 80014f6:	d005      	beq.n	8001504 <HAL_RCC_OscConfig+0x310>
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	2b0c      	cmp	r3, #12
 80014fc:	d119      	bne.n	8001532 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	2b02      	cmp	r3, #2
 8001502:	d116      	bne.n	8001532 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001504:	4b7c      	ldr	r3, [pc, #496]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800150c:	2b00      	cmp	r3, #0
 800150e:	d005      	beq.n	800151c <HAL_RCC_OscConfig+0x328>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d101      	bne.n	800151c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e23f      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800151c:	4b76      	ldr	r3, [pc, #472]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	691b      	ldr	r3, [r3, #16]
 8001528:	061b      	lsls	r3, r3, #24
 800152a:	4973      	ldr	r1, [pc, #460]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800152c:	4313      	orrs	r3, r2
 800152e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001530:	e040      	b.n	80015b4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d023      	beq.n	8001582 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800153a:	4b6f      	ldr	r3, [pc, #444]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a6e      	ldr	r2, [pc, #440]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001540:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001544:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001546:	f7ff fb55 	bl	8000bf4 <HAL_GetTick>
 800154a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800154e:	f7ff fb51 	bl	8000bf4 <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e21d      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001560:	4b65      	ldr	r3, [pc, #404]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0f0      	beq.n	800154e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800156c:	4b62      	ldr	r3, [pc, #392]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	061b      	lsls	r3, r3, #24
 800157a:	495f      	ldr	r1, [pc, #380]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800157c:	4313      	orrs	r3, r2
 800157e:	604b      	str	r3, [r1, #4]
 8001580:	e018      	b.n	80015b4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001582:	4b5d      	ldr	r3, [pc, #372]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a5c      	ldr	r2, [pc, #368]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001588:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800158c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800158e:	f7ff fb31 	bl	8000bf4 <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001596:	f7ff fb2d 	bl	8000bf4 <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e1f9      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80015a8:	4b53      	ldr	r3, [pc, #332]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1f0      	bne.n	8001596 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0308 	and.w	r3, r3, #8
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d03c      	beq.n	800163a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	695b      	ldr	r3, [r3, #20]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d01c      	beq.n	8001602 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015c8:	4b4b      	ldr	r3, [pc, #300]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80015ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015ce:	4a4a      	ldr	r2, [pc, #296]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015d8:	f7ff fb0c 	bl	8000bf4 <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015e0:	f7ff fb08 	bl	8000bf4 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e1d4      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015f2:	4b41      	ldr	r3, [pc, #260]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80015f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015f8:	f003 0302 	and.w	r3, r3, #2
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d0ef      	beq.n	80015e0 <HAL_RCC_OscConfig+0x3ec>
 8001600:	e01b      	b.n	800163a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001602:	4b3d      	ldr	r3, [pc, #244]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001604:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001608:	4a3b      	ldr	r2, [pc, #236]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800160a:	f023 0301 	bic.w	r3, r3, #1
 800160e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001612:	f7ff faef 	bl	8000bf4 <HAL_GetTick>
 8001616:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001618:	e008      	b.n	800162c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800161a:	f7ff faeb 	bl	8000bf4 <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e1b7      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800162c:	4b32      	ldr	r3, [pc, #200]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800162e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001632:	f003 0302 	and.w	r3, r3, #2
 8001636:	2b00      	cmp	r3, #0
 8001638:	d1ef      	bne.n	800161a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0304 	and.w	r3, r3, #4
 8001642:	2b00      	cmp	r3, #0
 8001644:	f000 80a6 	beq.w	8001794 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001648:	2300      	movs	r3, #0
 800164a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800164c:	4b2a      	ldr	r3, [pc, #168]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800164e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001650:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d10d      	bne.n	8001674 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001658:	4b27      	ldr	r3, [pc, #156]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800165a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165c:	4a26      	ldr	r2, [pc, #152]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 800165e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001662:	6593      	str	r3, [r2, #88]	@ 0x58
 8001664:	4b24      	ldr	r3, [pc, #144]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 8001666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001668:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166c:	60bb      	str	r3, [r7, #8]
 800166e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001670:	2301      	movs	r3, #1
 8001672:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001674:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <HAL_RCC_OscConfig+0x508>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800167c:	2b00      	cmp	r3, #0
 800167e:	d118      	bne.n	80016b2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001680:	4b1e      	ldr	r3, [pc, #120]	@ (80016fc <HAL_RCC_OscConfig+0x508>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a1d      	ldr	r2, [pc, #116]	@ (80016fc <HAL_RCC_OscConfig+0x508>)
 8001686:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800168a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800168c:	f7ff fab2 	bl	8000bf4 <HAL_GetTick>
 8001690:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001694:	f7ff faae 	bl	8000bf4 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e17a      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80016a6:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <HAL_RCC_OscConfig+0x508>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d0f0      	beq.n	8001694 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d108      	bne.n	80016cc <HAL_RCC_OscConfig+0x4d8>
 80016ba:	4b0f      	ldr	r3, [pc, #60]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016c0:	4a0d      	ldr	r2, [pc, #52]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016ca:	e029      	b.n	8001720 <HAL_RCC_OscConfig+0x52c>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	2b05      	cmp	r3, #5
 80016d2:	d115      	bne.n	8001700 <HAL_RCC_OscConfig+0x50c>
 80016d4:	4b08      	ldr	r3, [pc, #32]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016da:	4a07      	ldr	r2, [pc, #28]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016dc:	f043 0304 	orr.w	r3, r3, #4
 80016e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016e4:	4b04      	ldr	r3, [pc, #16]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80016ea:	4a03      	ldr	r2, [pc, #12]	@ (80016f8 <HAL_RCC_OscConfig+0x504>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80016f4:	e014      	b.n	8001720 <HAL_RCC_OscConfig+0x52c>
 80016f6:	bf00      	nop
 80016f8:	40021000 	.word	0x40021000
 80016fc:	40007000 	.word	0x40007000
 8001700:	4b9c      	ldr	r3, [pc, #624]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001702:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001706:	4a9b      	ldr	r2, [pc, #620]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001708:	f023 0301 	bic.w	r3, r3, #1
 800170c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001710:	4b98      	ldr	r3, [pc, #608]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001716:	4a97      	ldr	r2, [pc, #604]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001718:	f023 0304 	bic.w	r3, r3, #4
 800171c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d016      	beq.n	8001756 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001728:	f7ff fa64 	bl	8000bf4 <HAL_GetTick>
 800172c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800172e:	e00a      	b.n	8001746 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001730:	f7ff fa60 	bl	8000bf4 <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800173e:	4293      	cmp	r3, r2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e12a      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001746:	4b8b      	ldr	r3, [pc, #556]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001748:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800174c:	f003 0302 	and.w	r3, r3, #2
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0ed      	beq.n	8001730 <HAL_RCC_OscConfig+0x53c>
 8001754:	e015      	b.n	8001782 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001756:	f7ff fa4d 	bl	8000bf4 <HAL_GetTick>
 800175a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800175c:	e00a      	b.n	8001774 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800175e:	f7ff fa49 	bl	8000bf4 <HAL_GetTick>
 8001762:	4602      	mov	r2, r0
 8001764:	693b      	ldr	r3, [r7, #16]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	f241 3288 	movw	r2, #5000	@ 0x1388
 800176c:	4293      	cmp	r3, r2
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e113      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001774:	4b7f      	ldr	r3, [pc, #508]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	2b00      	cmp	r3, #0
 8001780:	d1ed      	bne.n	800175e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001782:	7ffb      	ldrb	r3, [r7, #31]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d105      	bne.n	8001794 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001788:	4b7a      	ldr	r3, [pc, #488]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800178a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178c:	4a79      	ldr	r2, [pc, #484]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800178e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001792:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001798:	2b00      	cmp	r3, #0
 800179a:	f000 80fe 	beq.w	800199a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	f040 80d0 	bne.w	8001948 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80017a8:	4b72      	ldr	r3, [pc, #456]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	f003 0203 	and.w	r2, r3, #3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d130      	bne.n	800181e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	3b01      	subs	r3, #1
 80017c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d127      	bne.n	800181e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017da:	429a      	cmp	r2, r3
 80017dc:	d11f      	bne.n	800181e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80017e8:	2a07      	cmp	r2, #7
 80017ea:	bf14      	ite	ne
 80017ec:	2201      	movne	r2, #1
 80017ee:	2200      	moveq	r2, #0
 80017f0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d113      	bne.n	800181e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001800:	085b      	lsrs	r3, r3, #1
 8001802:	3b01      	subs	r3, #1
 8001804:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001806:	429a      	cmp	r2, r3
 8001808:	d109      	bne.n	800181e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001814:	085b      	lsrs	r3, r3, #1
 8001816:	3b01      	subs	r3, #1
 8001818:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800181a:	429a      	cmp	r2, r3
 800181c:	d06e      	beq.n	80018fc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	2b0c      	cmp	r3, #12
 8001822:	d069      	beq.n	80018f8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001824:	4b53      	ldr	r3, [pc, #332]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d105      	bne.n	800183c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001830:	4b50      	ldr	r3, [pc, #320]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001838:	2b00      	cmp	r3, #0
 800183a:	d001      	beq.n	8001840 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e0ad      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001840:	4b4c      	ldr	r3, [pc, #304]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a4b      	ldr	r2, [pc, #300]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001846:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800184a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800184c:	f7ff f9d2 	bl	8000bf4 <HAL_GetTick>
 8001850:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001854:	f7ff f9ce 	bl	8000bf4 <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b02      	cmp	r3, #2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e09a      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001866:	4b43      	ldr	r3, [pc, #268]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1f0      	bne.n	8001854 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001872:	4b40      	ldr	r3, [pc, #256]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001874:	68da      	ldr	r2, [r3, #12]
 8001876:	4b40      	ldr	r3, [pc, #256]	@ (8001978 <HAL_RCC_OscConfig+0x784>)
 8001878:	4013      	ands	r3, r2
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001882:	3a01      	subs	r2, #1
 8001884:	0112      	lsls	r2, r2, #4
 8001886:	4311      	orrs	r1, r2
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800188c:	0212      	lsls	r2, r2, #8
 800188e:	4311      	orrs	r1, r2
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001894:	0852      	lsrs	r2, r2, #1
 8001896:	3a01      	subs	r2, #1
 8001898:	0552      	lsls	r2, r2, #21
 800189a:	4311      	orrs	r1, r2
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80018a0:	0852      	lsrs	r2, r2, #1
 80018a2:	3a01      	subs	r2, #1
 80018a4:	0652      	lsls	r2, r2, #25
 80018a6:	4311      	orrs	r1, r2
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80018ac:	0912      	lsrs	r2, r2, #4
 80018ae:	0452      	lsls	r2, r2, #17
 80018b0:	430a      	orrs	r2, r1
 80018b2:	4930      	ldr	r1, [pc, #192]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018b4:	4313      	orrs	r3, r2
 80018b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80018b8:	4b2e      	ldr	r3, [pc, #184]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a2d      	ldr	r2, [pc, #180]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018c4:	4b2b      	ldr	r3, [pc, #172]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018c6:	68db      	ldr	r3, [r3, #12]
 80018c8:	4a2a      	ldr	r2, [pc, #168]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018d0:	f7ff f990 	bl	8000bf4 <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018d8:	f7ff f98c 	bl	8000bf4 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e058      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ea:	4b22      	ldr	r3, [pc, #136]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d0f0      	beq.n	80018d8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018f6:	e050      	b.n	800199a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e04f      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001904:	2b00      	cmp	r3, #0
 8001906:	d148      	bne.n	800199a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001908:	4b1a      	ldr	r3, [pc, #104]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a19      	ldr	r2, [pc, #100]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800190e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001912:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001914:	4b17      	ldr	r3, [pc, #92]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	4a16      	ldr	r2, [pc, #88]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800191a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800191e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001920:	f7ff f968 	bl	8000bf4 <HAL_GetTick>
 8001924:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001926:	e008      	b.n	800193a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001928:	f7ff f964 	bl	8000bf4 <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b02      	cmp	r3, #2
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e030      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800193a:	4b0e      	ldr	r3, [pc, #56]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d0f0      	beq.n	8001928 <HAL_RCC_OscConfig+0x734>
 8001946:	e028      	b.n	800199a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	2b0c      	cmp	r3, #12
 800194c:	d023      	beq.n	8001996 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800194e:	4b09      	ldr	r3, [pc, #36]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a08      	ldr	r2, [pc, #32]	@ (8001974 <HAL_RCC_OscConfig+0x780>)
 8001954:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001958:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195a:	f7ff f94b 	bl	8000bf4 <HAL_GetTick>
 800195e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001960:	e00c      	b.n	800197c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001962:	f7ff f947 	bl	8000bf4 <HAL_GetTick>
 8001966:	4602      	mov	r2, r0
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d905      	bls.n	800197c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001970:	2303      	movs	r3, #3
 8001972:	e013      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
 8001974:	40021000 	.word	0x40021000
 8001978:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800197c:	4b09      	ldr	r3, [pc, #36]	@ (80019a4 <HAL_RCC_OscConfig+0x7b0>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1ec      	bne.n	8001962 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <HAL_RCC_OscConfig+0x7b0>)
 800198a:	68da      	ldr	r2, [r3, #12]
 800198c:	4905      	ldr	r1, [pc, #20]	@ (80019a4 <HAL_RCC_OscConfig+0x7b0>)
 800198e:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <HAL_RCC_OscConfig+0x7b4>)
 8001990:	4013      	ands	r3, r2
 8001992:	60cb      	str	r3, [r1, #12]
 8001994:	e001      	b.n	800199a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e000      	b.n	800199c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800199a:	2300      	movs	r3, #0
}
 800199c:	4618      	mov	r0, r3
 800199e:	3720      	adds	r7, #32
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40021000 	.word	0x40021000
 80019a8:	feeefffc 	.word	0xfeeefffc

080019ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d101      	bne.n	80019c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e0e7      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019c0:	4b75      	ldr	r3, [pc, #468]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	683a      	ldr	r2, [r7, #0]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	d910      	bls.n	80019f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ce:	4b72      	ldr	r3, [pc, #456]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f023 0207 	bic.w	r2, r3, #7
 80019d6:	4970      	ldr	r1, [pc, #448]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	4313      	orrs	r3, r2
 80019dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019de:	4b6e      	ldr	r3, [pc, #440]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0307 	and.w	r3, r3, #7
 80019e6:	683a      	ldr	r2, [r7, #0]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	d001      	beq.n	80019f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e0cf      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d010      	beq.n	8001a1e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689a      	ldr	r2, [r3, #8]
 8001a00:	4b66      	ldr	r3, [pc, #408]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d908      	bls.n	8001a1e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a0c:	4b63      	ldr	r3, [pc, #396]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	4960      	ldr	r1, [pc, #384]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d04c      	beq.n	8001ac4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b03      	cmp	r3, #3
 8001a30:	d107      	bne.n	8001a42 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a32:	4b5a      	ldr	r3, [pc, #360]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d121      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e0a6      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d107      	bne.n	8001a5a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a4a:	4b54      	ldr	r3, [pc, #336]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d115      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e09a      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d107      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a62:	4b4e      	ldr	r3, [pc, #312]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d109      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e08e      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a72:	4b4a      	ldr	r3, [pc, #296]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e086      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a82:	4b46      	ldr	r3, [pc, #280]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	f023 0203 	bic.w	r2, r3, #3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	4943      	ldr	r1, [pc, #268]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001a90:	4313      	orrs	r3, r2
 8001a92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a94:	f7ff f8ae 	bl	8000bf4 <HAL_GetTick>
 8001a98:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a9a:	e00a      	b.n	8001ab2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a9c:	f7ff f8aa 	bl	8000bf4 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e06e      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab2:	4b3a      	ldr	r3, [pc, #232]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	f003 020c 	and.w	r2, r3, #12
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d1eb      	bne.n	8001a9c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 0302 	and.w	r3, r3, #2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d010      	beq.n	8001af2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689a      	ldr	r2, [r3, #8]
 8001ad4:	4b31      	ldr	r3, [pc, #196]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d208      	bcs.n	8001af2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ae0:	4b2e      	ldr	r3, [pc, #184]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	492b      	ldr	r1, [pc, #172]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001aee:	4313      	orrs	r3, r2
 8001af0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001af2:	4b29      	ldr	r3, [pc, #164]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f003 0307 	and.w	r3, r3, #7
 8001afa:	683a      	ldr	r2, [r7, #0]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d210      	bcs.n	8001b22 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b00:	4b25      	ldr	r3, [pc, #148]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f023 0207 	bic.w	r2, r3, #7
 8001b08:	4923      	ldr	r1, [pc, #140]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b10:	4b21      	ldr	r3, [pc, #132]	@ (8001b98 <HAL_RCC_ClockConfig+0x1ec>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0307 	and.w	r3, r3, #7
 8001b18:	683a      	ldr	r2, [r7, #0]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d001      	beq.n	8001b22 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e036      	b.n	8001b90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f003 0304 	and.w	r3, r3, #4
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d008      	beq.n	8001b40 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b2e:	4b1b      	ldr	r3, [pc, #108]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	4918      	ldr	r1, [pc, #96]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0308 	and.w	r3, r3, #8
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d009      	beq.n	8001b60 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b4c:	4b13      	ldr	r3, [pc, #76]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	4910      	ldr	r1, [pc, #64]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b60:	f000 f824 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8001b64:	4602      	mov	r2, r0
 8001b66:	4b0d      	ldr	r3, [pc, #52]	@ (8001b9c <HAL_RCC_ClockConfig+0x1f0>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	091b      	lsrs	r3, r3, #4
 8001b6c:	f003 030f 	and.w	r3, r3, #15
 8001b70:	490b      	ldr	r1, [pc, #44]	@ (8001ba0 <HAL_RCC_ClockConfig+0x1f4>)
 8001b72:	5ccb      	ldrb	r3, [r1, r3]
 8001b74:	f003 031f 	and.w	r3, r3, #31
 8001b78:	fa22 f303 	lsr.w	r3, r2, r3
 8001b7c:	4a09      	ldr	r2, [pc, #36]	@ (8001ba4 <HAL_RCC_ClockConfig+0x1f8>)
 8001b7e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b80:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <HAL_RCC_ClockConfig+0x1fc>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7fe ffe5 	bl	8000b54 <HAL_InitTick>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b8e:	7afb      	ldrb	r3, [r7, #11]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40022000 	.word	0x40022000
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	08005070 	.word	0x08005070
 8001ba4:	20000000 	.word	0x20000000
 8001ba8:	20000004 	.word	0x20000004

08001bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b089      	sub	sp, #36	@ 0x24
 8001bb0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bba:	4b3e      	ldr	r3, [pc, #248]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 030c 	and.w	r3, r3, #12
 8001bc2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	f003 0303 	and.w	r3, r3, #3
 8001bcc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d005      	beq.n	8001be0 <HAL_RCC_GetSysClockFreq+0x34>
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	2b0c      	cmp	r3, #12
 8001bd8:	d121      	bne.n	8001c1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d11e      	bne.n	8001c1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001be0:	4b34      	ldr	r3, [pc, #208]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0308 	and.w	r3, r3, #8
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d107      	bne.n	8001bfc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001bec:	4b31      	ldr	r3, [pc, #196]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bf2:	0a1b      	lsrs	r3, r3, #8
 8001bf4:	f003 030f 	and.w	r3, r3, #15
 8001bf8:	61fb      	str	r3, [r7, #28]
 8001bfa:	e005      	b.n	8001c08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	091b      	lsrs	r3, r3, #4
 8001c02:	f003 030f 	and.w	r3, r3, #15
 8001c06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001c08:	4a2b      	ldr	r2, [pc, #172]	@ (8001cb8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d10d      	bne.n	8001c34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c1c:	e00a      	b.n	8001c34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	2b04      	cmp	r3, #4
 8001c22:	d102      	bne.n	8001c2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c24:	4b25      	ldr	r3, [pc, #148]	@ (8001cbc <HAL_RCC_GetSysClockFreq+0x110>)
 8001c26:	61bb      	str	r3, [r7, #24]
 8001c28:	e004      	b.n	8001c34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	2b08      	cmp	r3, #8
 8001c2e:	d101      	bne.n	8001c34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c30:	4b23      	ldr	r3, [pc, #140]	@ (8001cc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	2b0c      	cmp	r3, #12
 8001c38:	d134      	bne.n	8001ca4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	f003 0303 	and.w	r3, r3, #3
 8001c42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d003      	beq.n	8001c52 <HAL_RCC_GetSysClockFreq+0xa6>
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2b03      	cmp	r3, #3
 8001c4e:	d003      	beq.n	8001c58 <HAL_RCC_GetSysClockFreq+0xac>
 8001c50:	e005      	b.n	8001c5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001c52:	4b1a      	ldr	r3, [pc, #104]	@ (8001cbc <HAL_RCC_GetSysClockFreq+0x110>)
 8001c54:	617b      	str	r3, [r7, #20]
      break;
 8001c56:	e005      	b.n	8001c64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001c58:	4b19      	ldr	r3, [pc, #100]	@ (8001cc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001c5a:	617b      	str	r3, [r7, #20]
      break;
 8001c5c:	e002      	b.n	8001c64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	617b      	str	r3, [r7, #20]
      break;
 8001c62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c64:	4b13      	ldr	r3, [pc, #76]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	091b      	lsrs	r3, r3, #4
 8001c6a:	f003 0307 	and.w	r3, r3, #7
 8001c6e:	3301      	adds	r3, #1
 8001c70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c72:	4b10      	ldr	r3, [pc, #64]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c74:	68db      	ldr	r3, [r3, #12]
 8001c76:	0a1b      	lsrs	r3, r3, #8
 8001c78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001c7c:	697a      	ldr	r2, [r7, #20]
 8001c7e:	fb03 f202 	mul.w	r2, r3, r2
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	0e5b      	lsrs	r3, r3, #25
 8001c90:	f003 0303 	and.w	r3, r3, #3
 8001c94:	3301      	adds	r3, #1
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c9a:	697a      	ldr	r2, [r7, #20]
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001ca4:	69bb      	ldr	r3, [r7, #24]
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3724      	adds	r7, #36	@ 0x24
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	08005088 	.word	0x08005088
 8001cbc:	00f42400 	.word	0x00f42400
 8001cc0:	007a1200 	.word	0x007a1200

08001cc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cc8:	4b03      	ldr	r3, [pc, #12]	@ (8001cd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cca:	681b      	ldr	r3, [r3, #0]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	20000000 	.word	0x20000000

08001cdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001ce0:	f7ff fff0 	bl	8001cc4 <HAL_RCC_GetHCLKFreq>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	4b06      	ldr	r3, [pc, #24]	@ (8001d00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	0a1b      	lsrs	r3, r3, #8
 8001cec:	f003 0307 	and.w	r3, r3, #7
 8001cf0:	4904      	ldr	r1, [pc, #16]	@ (8001d04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001cf2:	5ccb      	ldrb	r3, [r1, r3]
 8001cf4:	f003 031f 	and.w	r3, r3, #31
 8001cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40021000 	.word	0x40021000
 8001d04:	08005080 	.word	0x08005080

08001d08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001d0c:	f7ff ffda 	bl	8001cc4 <HAL_RCC_GetHCLKFreq>
 8001d10:	4602      	mov	r2, r0
 8001d12:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	0adb      	lsrs	r3, r3, #11
 8001d18:	f003 0307 	and.w	r3, r3, #7
 8001d1c:	4904      	ldr	r1, [pc, #16]	@ (8001d30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d1e:	5ccb      	ldrb	r3, [r1, r3]
 8001d20:	f003 031f 	and.w	r3, r3, #31
 8001d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	08005080 	.word	0x08005080

08001d34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d40:	4b2a      	ldr	r3, [pc, #168]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001d4c:	f7ff f9ee 	bl	800112c <HAL_PWREx_GetVoltageRange>
 8001d50:	6178      	str	r0, [r7, #20]
 8001d52:	e014      	b.n	8001d7e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d54:	4b25      	ldr	r3, [pc, #148]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d58:	4a24      	ldr	r2, [pc, #144]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d60:	4b22      	ldr	r3, [pc, #136]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d6c:	f7ff f9de 	bl	800112c <HAL_PWREx_GetVoltageRange>
 8001d70:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d72:	4b1e      	ldr	r3, [pc, #120]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d76:	4a1d      	ldr	r2, [pc, #116]	@ (8001dec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d7c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d84:	d10b      	bne.n	8001d9e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2b80      	cmp	r3, #128	@ 0x80
 8001d8a:	d919      	bls.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001d90:	d902      	bls.n	8001d98 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d92:	2302      	movs	r3, #2
 8001d94:	613b      	str	r3, [r7, #16]
 8001d96:	e013      	b.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d98:	2301      	movs	r3, #1
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	e010      	b.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2b80      	cmp	r3, #128	@ 0x80
 8001da2:	d902      	bls.n	8001daa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001da4:	2303      	movs	r3, #3
 8001da6:	613b      	str	r3, [r7, #16]
 8001da8:	e00a      	b.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b80      	cmp	r3, #128	@ 0x80
 8001dae:	d102      	bne.n	8001db6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001db0:	2302      	movs	r3, #2
 8001db2:	613b      	str	r3, [r7, #16]
 8001db4:	e004      	b.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2b70      	cmp	r3, #112	@ 0x70
 8001dba:	d101      	bne.n	8001dc0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001df0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f023 0207 	bic.w	r2, r3, #7
 8001dc8:	4909      	ldr	r1, [pc, #36]	@ (8001df0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001dd0:	4b07      	ldr	r3, [pc, #28]	@ (8001df0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d001      	beq.n	8001de2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e000      	b.n	8001de4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001de2:	2300      	movs	r3, #0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3718      	adds	r7, #24
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40021000 	.word	0x40021000
 8001df0:	40022000 	.word	0x40022000

08001df4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e00:	2300      	movs	r3, #0
 8001e02:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d041      	beq.n	8001e94 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e14:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001e18:	d02a      	beq.n	8001e70 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001e1a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001e1e:	d824      	bhi.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e20:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001e24:	d008      	beq.n	8001e38 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001e26:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001e2a:	d81e      	bhi.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00a      	beq.n	8001e46 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001e30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001e34:	d010      	beq.n	8001e58 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001e36:	e018      	b.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e38:	4b86      	ldr	r3, [pc, #536]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	4a85      	ldr	r2, [pc, #532]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e42:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e44:	e015      	b.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	3304      	adds	r3, #4
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f000 fabb 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 8001e52:	4603      	mov	r3, r0
 8001e54:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e56:	e00c      	b.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	3320      	adds	r3, #32
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 fba6 	bl	80025b0 <RCCEx_PLLSAI2_Config>
 8001e64:	4603      	mov	r3, r0
 8001e66:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e68:	e003      	b.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	74fb      	strb	r3, [r7, #19]
      break;
 8001e6e:	e000      	b.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001e70:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001e72:	7cfb      	ldrb	r3, [r7, #19]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d10b      	bne.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e78:	4b76      	ldr	r3, [pc, #472]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e7e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e86:	4973      	ldr	r1, [pc, #460]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001e8e:	e001      	b.n	8001e94 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e90:	7cfb      	ldrb	r3, [r7, #19]
 8001e92:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d041      	beq.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ea4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001ea8:	d02a      	beq.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001eaa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001eae:	d824      	bhi.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001eb0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001eb4:	d008      	beq.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001eb6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001eba:	d81e      	bhi.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d00a      	beq.n	8001ed6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001ec0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ec4:	d010      	beq.n	8001ee8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001ec6:	e018      	b.n	8001efa <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ec8:	4b62      	ldr	r3, [pc, #392]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	4a61      	ldr	r2, [pc, #388]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ece:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ed4:	e015      	b.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	3304      	adds	r3, #4
 8001eda:	2100      	movs	r1, #0
 8001edc:	4618      	mov	r0, r3
 8001ede:	f000 fa73 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ee6:	e00c      	b.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3320      	adds	r3, #32
 8001eec:	2100      	movs	r1, #0
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f000 fb5e 	bl	80025b0 <RCCEx_PLLSAI2_Config>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ef8:	e003      	b.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	74fb      	strb	r3, [r7, #19]
      break;
 8001efe:	e000      	b.n	8001f02 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001f00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f02:	7cfb      	ldrb	r3, [r7, #19]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d10b      	bne.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f08:	4b52      	ldr	r3, [pc, #328]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f0e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001f16:	494f      	ldr	r1, [pc, #316]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f1e:	e001      	b.n	8001f24 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f20:	7cfb      	ldrb	r3, [r7, #19]
 8001f22:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	f000 80a0 	beq.w	8002072 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f32:	2300      	movs	r3, #0
 8001f34:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f36:	4b47      	ldr	r3, [pc, #284]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001f42:	2301      	movs	r3, #1
 8001f44:	e000      	b.n	8001f48 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001f46:	2300      	movs	r3, #0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d00d      	beq.n	8001f68 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f4c:	4b41      	ldr	r3, [pc, #260]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f50:	4a40      	ldr	r2, [pc, #256]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f56:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f58:	4b3e      	ldr	r3, [pc, #248]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f60:	60bb      	str	r3, [r7, #8]
 8001f62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f64:	2301      	movs	r3, #1
 8001f66:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f68:	4b3b      	ldr	r3, [pc, #236]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a3a      	ldr	r2, [pc, #232]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f72:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f74:	f7fe fe3e 	bl	8000bf4 <HAL_GetTick>
 8001f78:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f7a:	e009      	b.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f7c:	f7fe fe3a 	bl	8000bf4 <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d902      	bls.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	74fb      	strb	r3, [r7, #19]
        break;
 8001f8e:	e005      	b.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f90:	4b31      	ldr	r3, [pc, #196]	@ (8002058 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d0ef      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001f9c:	7cfb      	ldrb	r3, [r7, #19]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d15c      	bne.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001fa2:	4b2c      	ldr	r3, [pc, #176]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fa8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fac:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d01f      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001fba:	697a      	ldr	r2, [r7, #20]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d019      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fc0:	4b24      	ldr	r3, [pc, #144]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fcc:	4b21      	ldr	r3, [pc, #132]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fd2:	4a20      	ldr	r2, [pc, #128]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fe2:	4a1c      	ldr	r2, [pc, #112]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fe4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fe8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001fec:	4a19      	ldr	r2, [pc, #100]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d016      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ffe:	f7fe fdf9 	bl	8000bf4 <HAL_GetTick>
 8002002:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002004:	e00b      	b.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002006:	f7fe fdf5 	bl	8000bf4 <HAL_GetTick>
 800200a:	4602      	mov	r2, r0
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002014:	4293      	cmp	r3, r2
 8002016:	d902      	bls.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	74fb      	strb	r3, [r7, #19]
            break;
 800201c:	e006      	b.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800201e:	4b0d      	ldr	r3, [pc, #52]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002020:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002024:	f003 0302 	and.w	r3, r3, #2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d0ec      	beq.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800202c:	7cfb      	ldrb	r3, [r7, #19]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d10c      	bne.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002032:	4b08      	ldr	r3, [pc, #32]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002038:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002042:	4904      	ldr	r1, [pc, #16]	@ (8002054 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002044:	4313      	orrs	r3, r2
 8002046:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800204a:	e009      	b.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800204c:	7cfb      	ldrb	r3, [r7, #19]
 800204e:	74bb      	strb	r3, [r7, #18]
 8002050:	e006      	b.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002052:	bf00      	nop
 8002054:	40021000 	.word	0x40021000
 8002058:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800205c:	7cfb      	ldrb	r3, [r7, #19]
 800205e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002060:	7c7b      	ldrb	r3, [r7, #17]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d105      	bne.n	8002072 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002066:	4b9e      	ldr	r3, [pc, #632]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206a:	4a9d      	ldr	r2, [pc, #628]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800206c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002070:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0301 	and.w	r3, r3, #1
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00a      	beq.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800207e:	4b98      	ldr	r3, [pc, #608]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002084:	f023 0203 	bic.w	r2, r3, #3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800208c:	4994      	ldr	r1, [pc, #592]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800208e:	4313      	orrs	r3, r2
 8002090:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d00a      	beq.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020a0:	4b8f      	ldr	r3, [pc, #572]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020a6:	f023 020c 	bic.w	r2, r3, #12
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020ae:	498c      	ldr	r1, [pc, #560]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 0304 	and.w	r3, r3, #4
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d00a      	beq.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020c2:	4b87      	ldr	r3, [pc, #540]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020c8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d0:	4983      	ldr	r1, [pc, #524]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020d2:	4313      	orrs	r3, r2
 80020d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0308 	and.w	r3, r3, #8
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00a      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020e4:	4b7e      	ldr	r3, [pc, #504]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020ea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f2:	497b      	ldr	r1, [pc, #492]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0310 	and.w	r3, r3, #16
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00a      	beq.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002106:	4b76      	ldr	r3, [pc, #472]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800210c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002114:	4972      	ldr	r1, [pc, #456]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002116:	4313      	orrs	r3, r2
 8002118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0320 	and.w	r3, r3, #32
 8002124:	2b00      	cmp	r3, #0
 8002126:	d00a      	beq.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002128:	4b6d      	ldr	r3, [pc, #436]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800212a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800212e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002136:	496a      	ldr	r1, [pc, #424]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002138:	4313      	orrs	r3, r2
 800213a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00a      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800214a:	4b65      	ldr	r3, [pc, #404]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800214c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002150:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002158:	4961      	ldr	r1, [pc, #388]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800215a:	4313      	orrs	r3, r2
 800215c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002168:	2b00      	cmp	r3, #0
 800216a:	d00a      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800216c:	4b5c      	ldr	r3, [pc, #368]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800216e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002172:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800217a:	4959      	ldr	r1, [pc, #356]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800217c:	4313      	orrs	r3, r2
 800217e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00a      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800218e:	4b54      	ldr	r3, [pc, #336]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002194:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800219c:	4950      	ldr	r1, [pc, #320]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00a      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021b0:	4b4b      	ldr	r3, [pc, #300]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021b6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021be:	4948      	ldr	r1, [pc, #288]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00a      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021d2:	4b43      	ldr	r3, [pc, #268]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e0:	493f      	ldr	r1, [pc, #252]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d028      	beq.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80021f4:	4b3a      	ldr	r3, [pc, #232]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021fa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002202:	4937      	ldr	r1, [pc, #220]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002204:	4313      	orrs	r3, r2
 8002206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800220e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002212:	d106      	bne.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002214:	4b32      	ldr	r3, [pc, #200]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	4a31      	ldr	r2, [pc, #196]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800221a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800221e:	60d3      	str	r3, [r2, #12]
 8002220:	e011      	b.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002226:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800222a:	d10c      	bne.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3304      	adds	r3, #4
 8002230:	2101      	movs	r1, #1
 8002232:	4618      	mov	r0, r3
 8002234:	f000 f8c8 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 8002238:	4603      	mov	r3, r0
 800223a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800223c:	7cfb      	ldrb	r3, [r7, #19]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002242:	7cfb      	ldrb	r3, [r7, #19]
 8002244:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d028      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002252:	4b23      	ldr	r3, [pc, #140]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002258:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002260:	491f      	ldr	r1, [pc, #124]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002262:	4313      	orrs	r3, r2
 8002264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800226c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002270:	d106      	bne.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002272:	4b1b      	ldr	r3, [pc, #108]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	4a1a      	ldr	r2, [pc, #104]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002278:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800227c:	60d3      	str	r3, [r2, #12]
 800227e:	e011      	b.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002284:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002288:	d10c      	bne.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3304      	adds	r3, #4
 800228e:	2101      	movs	r1, #1
 8002290:	4618      	mov	r0, r3
 8002292:	f000 f899 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 8002296:	4603      	mov	r3, r0
 8002298:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800229a:	7cfb      	ldrb	r3, [r7, #19]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80022a0:	7cfb      	ldrb	r3, [r7, #19]
 80022a2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d02b      	beq.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022b0:	4b0b      	ldr	r3, [pc, #44]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022be:	4908      	ldr	r1, [pc, #32]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80022ce:	d109      	bne.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022d0:	4b03      	ldr	r3, [pc, #12]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d2:	68db      	ldr	r3, [r3, #12]
 80022d4:	4a02      	ldr	r2, [pc, #8]	@ (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022da:	60d3      	str	r3, [r2, #12]
 80022dc:	e014      	b.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80022de:	bf00      	nop
 80022e0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80022ec:	d10c      	bne.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	3304      	adds	r3, #4
 80022f2:	2101      	movs	r1, #1
 80022f4:	4618      	mov	r0, r3
 80022f6:	f000 f867 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 80022fa:	4603      	mov	r3, r0
 80022fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022fe:	7cfb      	ldrb	r3, [r7, #19]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002304:	7cfb      	ldrb	r3, [r7, #19]
 8002306:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d02f      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002314:	4b2b      	ldr	r3, [pc, #172]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800231a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002322:	4928      	ldr	r1, [pc, #160]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002324:	4313      	orrs	r3, r2
 8002326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800232e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002332:	d10d      	bne.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3304      	adds	r3, #4
 8002338:	2102      	movs	r1, #2
 800233a:	4618      	mov	r0, r3
 800233c:	f000 f844 	bl	80023c8 <RCCEx_PLLSAI1_Config>
 8002340:	4603      	mov	r3, r0
 8002342:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002344:	7cfb      	ldrb	r3, [r7, #19]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d014      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800234a:	7cfb      	ldrb	r3, [r7, #19]
 800234c:	74bb      	strb	r3, [r7, #18]
 800234e:	e011      	b.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002354:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002358:	d10c      	bne.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3320      	adds	r3, #32
 800235e:	2102      	movs	r1, #2
 8002360:	4618      	mov	r0, r3
 8002362:	f000 f925 	bl	80025b0 <RCCEx_PLLSAI2_Config>
 8002366:	4603      	mov	r3, r0
 8002368:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800236a:	7cfb      	ldrb	r3, [r7, #19]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002370:	7cfb      	ldrb	r3, [r7, #19]
 8002372:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d00a      	beq.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002380:	4b10      	ldr	r3, [pc, #64]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002386:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800238e:	490d      	ldr	r1, [pc, #52]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002390:	4313      	orrs	r3, r2
 8002392:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d00b      	beq.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80023a2:	4b08      	ldr	r3, [pc, #32]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023a8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80023b2:	4904      	ldr	r1, [pc, #16]	@ (80023c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80023b4:	4313      	orrs	r3, r2
 80023b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80023ba:	7cbb      	ldrb	r3, [r7, #18]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3718      	adds	r7, #24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	40021000 	.word	0x40021000

080023c8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80023d2:	2300      	movs	r3, #0
 80023d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80023d6:	4b75      	ldr	r3, [pc, #468]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	f003 0303 	and.w	r3, r3, #3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d018      	beq.n	8002414 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80023e2:	4b72      	ldr	r3, [pc, #456]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	f003 0203 	and.w	r2, r3, #3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d10d      	bne.n	800240e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
       ||
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d009      	beq.n	800240e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80023fa:	4b6c      	ldr	r3, [pc, #432]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80023fc:	68db      	ldr	r3, [r3, #12]
 80023fe:	091b      	lsrs	r3, r3, #4
 8002400:	f003 0307 	and.w	r3, r3, #7
 8002404:	1c5a      	adds	r2, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
       ||
 800240a:	429a      	cmp	r2, r3
 800240c:	d047      	beq.n	800249e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	73fb      	strb	r3, [r7, #15]
 8002412:	e044      	b.n	800249e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2b03      	cmp	r3, #3
 800241a:	d018      	beq.n	800244e <RCCEx_PLLSAI1_Config+0x86>
 800241c:	2b03      	cmp	r3, #3
 800241e:	d825      	bhi.n	800246c <RCCEx_PLLSAI1_Config+0xa4>
 8002420:	2b01      	cmp	r3, #1
 8002422:	d002      	beq.n	800242a <RCCEx_PLLSAI1_Config+0x62>
 8002424:	2b02      	cmp	r3, #2
 8002426:	d009      	beq.n	800243c <RCCEx_PLLSAI1_Config+0x74>
 8002428:	e020      	b.n	800246c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800242a:	4b60      	ldr	r3, [pc, #384]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d11d      	bne.n	8002472 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800243a:	e01a      	b.n	8002472 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800243c:	4b5b      	ldr	r3, [pc, #364]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002444:	2b00      	cmp	r3, #0
 8002446:	d116      	bne.n	8002476 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800244c:	e013      	b.n	8002476 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800244e:	4b57      	ldr	r3, [pc, #348]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d10f      	bne.n	800247a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800245a:	4b54      	ldr	r3, [pc, #336]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d109      	bne.n	800247a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800246a:	e006      	b.n	800247a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	73fb      	strb	r3, [r7, #15]
      break;
 8002470:	e004      	b.n	800247c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002472:	bf00      	nop
 8002474:	e002      	b.n	800247c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002476:	bf00      	nop
 8002478:	e000      	b.n	800247c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800247a:	bf00      	nop
    }

    if(status == HAL_OK)
 800247c:	7bfb      	ldrb	r3, [r7, #15]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d10d      	bne.n	800249e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002482:	4b4a      	ldr	r3, [pc, #296]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6819      	ldr	r1, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	3b01      	subs	r3, #1
 8002494:	011b      	lsls	r3, r3, #4
 8002496:	430b      	orrs	r3, r1
 8002498:	4944      	ldr	r1, [pc, #272]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800249a:	4313      	orrs	r3, r2
 800249c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800249e:	7bfb      	ldrb	r3, [r7, #15]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d17d      	bne.n	80025a0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80024a4:	4b41      	ldr	r3, [pc, #260]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a40      	ldr	r2, [pc, #256]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80024aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80024ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024b0:	f7fe fba0 	bl	8000bf4 <HAL_GetTick>
 80024b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024b6:	e009      	b.n	80024cc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024b8:	f7fe fb9c 	bl	8000bf4 <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d902      	bls.n	80024cc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	73fb      	strb	r3, [r7, #15]
        break;
 80024ca:	e005      	b.n	80024d8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024cc:	4b37      	ldr	r3, [pc, #220]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d1ef      	bne.n	80024b8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80024d8:	7bfb      	ldrb	r3, [r7, #15]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d160      	bne.n	80025a0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d111      	bne.n	8002508 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024e4:	4b31      	ldr	r3, [pc, #196]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 80024e6:	691b      	ldr	r3, [r3, #16]
 80024e8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80024ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	6892      	ldr	r2, [r2, #8]
 80024f4:	0211      	lsls	r1, r2, #8
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	68d2      	ldr	r2, [r2, #12]
 80024fa:	0912      	lsrs	r2, r2, #4
 80024fc:	0452      	lsls	r2, r2, #17
 80024fe:	430a      	orrs	r2, r1
 8002500:	492a      	ldr	r1, [pc, #168]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002502:	4313      	orrs	r3, r2
 8002504:	610b      	str	r3, [r1, #16]
 8002506:	e027      	b.n	8002558 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d112      	bne.n	8002534 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800250e:	4b27      	ldr	r3, [pc, #156]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002516:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	6892      	ldr	r2, [r2, #8]
 800251e:	0211      	lsls	r1, r2, #8
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	6912      	ldr	r2, [r2, #16]
 8002524:	0852      	lsrs	r2, r2, #1
 8002526:	3a01      	subs	r2, #1
 8002528:	0552      	lsls	r2, r2, #21
 800252a:	430a      	orrs	r2, r1
 800252c:	491f      	ldr	r1, [pc, #124]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800252e:	4313      	orrs	r3, r2
 8002530:	610b      	str	r3, [r1, #16]
 8002532:	e011      	b.n	8002558 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002534:	4b1d      	ldr	r3, [pc, #116]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800253c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	6892      	ldr	r2, [r2, #8]
 8002544:	0211      	lsls	r1, r2, #8
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	6952      	ldr	r2, [r2, #20]
 800254a:	0852      	lsrs	r2, r2, #1
 800254c:	3a01      	subs	r2, #1
 800254e:	0652      	lsls	r2, r2, #25
 8002550:	430a      	orrs	r2, r1
 8002552:	4916      	ldr	r1, [pc, #88]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002554:	4313      	orrs	r3, r2
 8002556:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002558:	4b14      	ldr	r3, [pc, #80]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a13      	ldr	r2, [pc, #76]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800255e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002562:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002564:	f7fe fb46 	bl	8000bf4 <HAL_GetTick>
 8002568:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800256a:	e009      	b.n	8002580 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800256c:	f7fe fb42 	bl	8000bf4 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d902      	bls.n	8002580 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	73fb      	strb	r3, [r7, #15]
          break;
 800257e:	e005      	b.n	800258c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002580:	4b0a      	ldr	r3, [pc, #40]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002588:	2b00      	cmp	r3, #0
 800258a:	d0ef      	beq.n	800256c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800258c:	7bfb      	ldrb	r3, [r7, #15]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d106      	bne.n	80025a0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002592:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8002594:	691a      	ldr	r2, [r3, #16]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	4904      	ldr	r1, [pc, #16]	@ (80025ac <RCCEx_PLLSAI1_Config+0x1e4>)
 800259c:	4313      	orrs	r3, r2
 800259e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40021000 	.word	0x40021000

080025b0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025be:	4b6a      	ldr	r3, [pc, #424]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	f003 0303 	and.w	r3, r3, #3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d018      	beq.n	80025fc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80025ca:	4b67      	ldr	r3, [pc, #412]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	f003 0203 	and.w	r2, r3, #3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d10d      	bne.n	80025f6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
       ||
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d009      	beq.n	80025f6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80025e2:	4b61      	ldr	r3, [pc, #388]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	091b      	lsrs	r3, r3, #4
 80025e8:	f003 0307 	and.w	r3, r3, #7
 80025ec:	1c5a      	adds	r2, r3, #1
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
       ||
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d047      	beq.n	8002686 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	73fb      	strb	r3, [r7, #15]
 80025fa:	e044      	b.n	8002686 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b03      	cmp	r3, #3
 8002602:	d018      	beq.n	8002636 <RCCEx_PLLSAI2_Config+0x86>
 8002604:	2b03      	cmp	r3, #3
 8002606:	d825      	bhi.n	8002654 <RCCEx_PLLSAI2_Config+0xa4>
 8002608:	2b01      	cmp	r3, #1
 800260a:	d002      	beq.n	8002612 <RCCEx_PLLSAI2_Config+0x62>
 800260c:	2b02      	cmp	r3, #2
 800260e:	d009      	beq.n	8002624 <RCCEx_PLLSAI2_Config+0x74>
 8002610:	e020      	b.n	8002654 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002612:	4b55      	ldr	r3, [pc, #340]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d11d      	bne.n	800265a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002622:	e01a      	b.n	800265a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002624:	4b50      	ldr	r3, [pc, #320]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800262c:	2b00      	cmp	r3, #0
 800262e:	d116      	bne.n	800265e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002634:	e013      	b.n	800265e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002636:	4b4c      	ldr	r3, [pc, #304]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10f      	bne.n	8002662 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002642:	4b49      	ldr	r3, [pc, #292]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d109      	bne.n	8002662 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002652:	e006      	b.n	8002662 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	73fb      	strb	r3, [r7, #15]
      break;
 8002658:	e004      	b.n	8002664 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800265a:	bf00      	nop
 800265c:	e002      	b.n	8002664 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800265e:	bf00      	nop
 8002660:	e000      	b.n	8002664 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002662:	bf00      	nop
    }

    if(status == HAL_OK)
 8002664:	7bfb      	ldrb	r3, [r7, #15]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10d      	bne.n	8002686 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800266a:	4b3f      	ldr	r3, [pc, #252]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6819      	ldr	r1, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	3b01      	subs	r3, #1
 800267c:	011b      	lsls	r3, r3, #4
 800267e:	430b      	orrs	r3, r1
 8002680:	4939      	ldr	r1, [pc, #228]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002682:	4313      	orrs	r3, r2
 8002684:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002686:	7bfb      	ldrb	r3, [r7, #15]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d167      	bne.n	800275c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800268c:	4b36      	ldr	r3, [pc, #216]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a35      	ldr	r2, [pc, #212]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002692:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002696:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002698:	f7fe faac 	bl	8000bf4 <HAL_GetTick>
 800269c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800269e:	e009      	b.n	80026b4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80026a0:	f7fe faa8 	bl	8000bf4 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d902      	bls.n	80026b4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	73fb      	strb	r3, [r7, #15]
        break;
 80026b2:	e005      	b.n	80026c0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026b4:	4b2c      	ldr	r3, [pc, #176]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1ef      	bne.n	80026a0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80026c0:	7bfb      	ldrb	r3, [r7, #15]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d14a      	bne.n	800275c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d111      	bne.n	80026f0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026cc:	4b26      	ldr	r3, [pc, #152]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ce:	695b      	ldr	r3, [r3, #20]
 80026d0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80026d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	6892      	ldr	r2, [r2, #8]
 80026dc:	0211      	lsls	r1, r2, #8
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	68d2      	ldr	r2, [r2, #12]
 80026e2:	0912      	lsrs	r2, r2, #4
 80026e4:	0452      	lsls	r2, r2, #17
 80026e6:	430a      	orrs	r2, r1
 80026e8:	491f      	ldr	r1, [pc, #124]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	614b      	str	r3, [r1, #20]
 80026ee:	e011      	b.n	8002714 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026f2:	695b      	ldr	r3, [r3, #20]
 80026f4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80026f8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	6892      	ldr	r2, [r2, #8]
 8002700:	0211      	lsls	r1, r2, #8
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6912      	ldr	r2, [r2, #16]
 8002706:	0852      	lsrs	r2, r2, #1
 8002708:	3a01      	subs	r2, #1
 800270a:	0652      	lsls	r2, r2, #25
 800270c:	430a      	orrs	r2, r1
 800270e:	4916      	ldr	r1, [pc, #88]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002710:	4313      	orrs	r3, r2
 8002712:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002714:	4b14      	ldr	r3, [pc, #80]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a13      	ldr	r2, [pc, #76]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 800271a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800271e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002720:	f7fe fa68 	bl	8000bf4 <HAL_GetTick>
 8002724:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002726:	e009      	b.n	800273c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002728:	f7fe fa64 	bl	8000bf4 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d902      	bls.n	800273c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	73fb      	strb	r3, [r7, #15]
          break;
 800273a:	e005      	b.n	8002748 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800273c:	4b0a      	ldr	r3, [pc, #40]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d0ef      	beq.n	8002728 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002748:	7bfb      	ldrb	r3, [r7, #15]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d106      	bne.n	800275c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800274e:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002750:	695a      	ldr	r2, [r3, #20]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	4904      	ldr	r1, [pc, #16]	@ (8002768 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002758:	4313      	orrs	r3, r2
 800275a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800275c:	7bfb      	ldrb	r3, [r7, #15]
}
 800275e:	4618      	mov	r0, r3
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	40021000 	.word	0x40021000

0800276c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e040      	b.n	8002800 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002782:	2b00      	cmp	r3, #0
 8002784:	d106      	bne.n	8002794 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f7fe f8ca 	bl	8000928 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2224      	movs	r2, #36	@ 0x24
 8002798:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 0201 	bic.w	r2, r2, #1
 80027a8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d002      	beq.n	80027b8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f000 fae0 	bl	8002d78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f000 f825 	bl	8002808 <UART_SetConfig>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d101      	bne.n	80027c8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e01b      	b.n	8002800 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80027d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689a      	ldr	r2, [r3, #8]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80027e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f042 0201 	orr.w	r2, r2, #1
 80027f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f000 fb5f 	bl	8002ebc <UART_CheckIdleState>
 80027fe:	4603      	mov	r3, r0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3708      	adds	r7, #8
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800280c:	b08a      	sub	sp, #40	@ 0x28
 800280e:	af00      	add	r7, sp, #0
 8002810:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002812:	2300      	movs	r3, #0
 8002814:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	431a      	orrs	r2, r3
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	431a      	orrs	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	69db      	ldr	r3, [r3, #28]
 800282c:	4313      	orrs	r3, r2
 800282e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	4ba4      	ldr	r3, [pc, #656]	@ (8002ac8 <UART_SetConfig+0x2c0>)
 8002838:	4013      	ands	r3, r2
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	6812      	ldr	r2, [r2, #0]
 800283e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002840:	430b      	orrs	r3, r1
 8002842:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	68da      	ldr	r2, [r3, #12]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	430a      	orrs	r2, r1
 8002858:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a99      	ldr	r2, [pc, #612]	@ (8002acc <UART_SetConfig+0x2c4>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d004      	beq.n	8002874 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002870:	4313      	orrs	r3, r2
 8002872:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002884:	430a      	orrs	r2, r1
 8002886:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a90      	ldr	r2, [pc, #576]	@ (8002ad0 <UART_SetConfig+0x2c8>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d126      	bne.n	80028e0 <UART_SetConfig+0xd8>
 8002892:	4b90      	ldr	r3, [pc, #576]	@ (8002ad4 <UART_SetConfig+0x2cc>)
 8002894:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002898:	f003 0303 	and.w	r3, r3, #3
 800289c:	2b03      	cmp	r3, #3
 800289e:	d81b      	bhi.n	80028d8 <UART_SetConfig+0xd0>
 80028a0:	a201      	add	r2, pc, #4	@ (adr r2, 80028a8 <UART_SetConfig+0xa0>)
 80028a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028a6:	bf00      	nop
 80028a8:	080028b9 	.word	0x080028b9
 80028ac:	080028c9 	.word	0x080028c9
 80028b0:	080028c1 	.word	0x080028c1
 80028b4:	080028d1 	.word	0x080028d1
 80028b8:	2301      	movs	r3, #1
 80028ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80028be:	e116      	b.n	8002aee <UART_SetConfig+0x2e6>
 80028c0:	2302      	movs	r3, #2
 80028c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80028c6:	e112      	b.n	8002aee <UART_SetConfig+0x2e6>
 80028c8:	2304      	movs	r3, #4
 80028ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80028ce:	e10e      	b.n	8002aee <UART_SetConfig+0x2e6>
 80028d0:	2308      	movs	r3, #8
 80028d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80028d6:	e10a      	b.n	8002aee <UART_SetConfig+0x2e6>
 80028d8:	2310      	movs	r3, #16
 80028da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80028de:	e106      	b.n	8002aee <UART_SetConfig+0x2e6>
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a7c      	ldr	r2, [pc, #496]	@ (8002ad8 <UART_SetConfig+0x2d0>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d138      	bne.n	800295c <UART_SetConfig+0x154>
 80028ea:	4b7a      	ldr	r3, [pc, #488]	@ (8002ad4 <UART_SetConfig+0x2cc>)
 80028ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028f0:	f003 030c 	and.w	r3, r3, #12
 80028f4:	2b0c      	cmp	r3, #12
 80028f6:	d82d      	bhi.n	8002954 <UART_SetConfig+0x14c>
 80028f8:	a201      	add	r2, pc, #4	@ (adr r2, 8002900 <UART_SetConfig+0xf8>)
 80028fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028fe:	bf00      	nop
 8002900:	08002935 	.word	0x08002935
 8002904:	08002955 	.word	0x08002955
 8002908:	08002955 	.word	0x08002955
 800290c:	08002955 	.word	0x08002955
 8002910:	08002945 	.word	0x08002945
 8002914:	08002955 	.word	0x08002955
 8002918:	08002955 	.word	0x08002955
 800291c:	08002955 	.word	0x08002955
 8002920:	0800293d 	.word	0x0800293d
 8002924:	08002955 	.word	0x08002955
 8002928:	08002955 	.word	0x08002955
 800292c:	08002955 	.word	0x08002955
 8002930:	0800294d 	.word	0x0800294d
 8002934:	2300      	movs	r3, #0
 8002936:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800293a:	e0d8      	b.n	8002aee <UART_SetConfig+0x2e6>
 800293c:	2302      	movs	r3, #2
 800293e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002942:	e0d4      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002944:	2304      	movs	r3, #4
 8002946:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800294a:	e0d0      	b.n	8002aee <UART_SetConfig+0x2e6>
 800294c:	2308      	movs	r3, #8
 800294e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002952:	e0cc      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002954:	2310      	movs	r3, #16
 8002956:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800295a:	e0c8      	b.n	8002aee <UART_SetConfig+0x2e6>
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a5e      	ldr	r2, [pc, #376]	@ (8002adc <UART_SetConfig+0x2d4>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d125      	bne.n	80029b2 <UART_SetConfig+0x1aa>
 8002966:	4b5b      	ldr	r3, [pc, #364]	@ (8002ad4 <UART_SetConfig+0x2cc>)
 8002968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800296c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002970:	2b30      	cmp	r3, #48	@ 0x30
 8002972:	d016      	beq.n	80029a2 <UART_SetConfig+0x19a>
 8002974:	2b30      	cmp	r3, #48	@ 0x30
 8002976:	d818      	bhi.n	80029aa <UART_SetConfig+0x1a2>
 8002978:	2b20      	cmp	r3, #32
 800297a:	d00a      	beq.n	8002992 <UART_SetConfig+0x18a>
 800297c:	2b20      	cmp	r3, #32
 800297e:	d814      	bhi.n	80029aa <UART_SetConfig+0x1a2>
 8002980:	2b00      	cmp	r3, #0
 8002982:	d002      	beq.n	800298a <UART_SetConfig+0x182>
 8002984:	2b10      	cmp	r3, #16
 8002986:	d008      	beq.n	800299a <UART_SetConfig+0x192>
 8002988:	e00f      	b.n	80029aa <UART_SetConfig+0x1a2>
 800298a:	2300      	movs	r3, #0
 800298c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002990:	e0ad      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002992:	2302      	movs	r3, #2
 8002994:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002998:	e0a9      	b.n	8002aee <UART_SetConfig+0x2e6>
 800299a:	2304      	movs	r3, #4
 800299c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029a0:	e0a5      	b.n	8002aee <UART_SetConfig+0x2e6>
 80029a2:	2308      	movs	r3, #8
 80029a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029a8:	e0a1      	b.n	8002aee <UART_SetConfig+0x2e6>
 80029aa:	2310      	movs	r3, #16
 80029ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029b0:	e09d      	b.n	8002aee <UART_SetConfig+0x2e6>
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a4a      	ldr	r2, [pc, #296]	@ (8002ae0 <UART_SetConfig+0x2d8>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d125      	bne.n	8002a08 <UART_SetConfig+0x200>
 80029bc:	4b45      	ldr	r3, [pc, #276]	@ (8002ad4 <UART_SetConfig+0x2cc>)
 80029be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80029c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80029c8:	d016      	beq.n	80029f8 <UART_SetConfig+0x1f0>
 80029ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80029cc:	d818      	bhi.n	8002a00 <UART_SetConfig+0x1f8>
 80029ce:	2b80      	cmp	r3, #128	@ 0x80
 80029d0:	d00a      	beq.n	80029e8 <UART_SetConfig+0x1e0>
 80029d2:	2b80      	cmp	r3, #128	@ 0x80
 80029d4:	d814      	bhi.n	8002a00 <UART_SetConfig+0x1f8>
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d002      	beq.n	80029e0 <UART_SetConfig+0x1d8>
 80029da:	2b40      	cmp	r3, #64	@ 0x40
 80029dc:	d008      	beq.n	80029f0 <UART_SetConfig+0x1e8>
 80029de:	e00f      	b.n	8002a00 <UART_SetConfig+0x1f8>
 80029e0:	2300      	movs	r3, #0
 80029e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029e6:	e082      	b.n	8002aee <UART_SetConfig+0x2e6>
 80029e8:	2302      	movs	r3, #2
 80029ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029ee:	e07e      	b.n	8002aee <UART_SetConfig+0x2e6>
 80029f0:	2304      	movs	r3, #4
 80029f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029f6:	e07a      	b.n	8002aee <UART_SetConfig+0x2e6>
 80029f8:	2308      	movs	r3, #8
 80029fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80029fe:	e076      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002a00:	2310      	movs	r3, #16
 8002a02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a06:	e072      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a35      	ldr	r2, [pc, #212]	@ (8002ae4 <UART_SetConfig+0x2dc>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d12a      	bne.n	8002a68 <UART_SetConfig+0x260>
 8002a12:	4b30      	ldr	r3, [pc, #192]	@ (8002ad4 <UART_SetConfig+0x2cc>)
 8002a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a1c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a20:	d01a      	beq.n	8002a58 <UART_SetConfig+0x250>
 8002a22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a26:	d81b      	bhi.n	8002a60 <UART_SetConfig+0x258>
 8002a28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a2c:	d00c      	beq.n	8002a48 <UART_SetConfig+0x240>
 8002a2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a32:	d815      	bhi.n	8002a60 <UART_SetConfig+0x258>
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d003      	beq.n	8002a40 <UART_SetConfig+0x238>
 8002a38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a3c:	d008      	beq.n	8002a50 <UART_SetConfig+0x248>
 8002a3e:	e00f      	b.n	8002a60 <UART_SetConfig+0x258>
 8002a40:	2300      	movs	r3, #0
 8002a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a46:	e052      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002a48:	2302      	movs	r3, #2
 8002a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a4e:	e04e      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002a50:	2304      	movs	r3, #4
 8002a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a56:	e04a      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002a58:	2308      	movs	r3, #8
 8002a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a5e:	e046      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002a60:	2310      	movs	r3, #16
 8002a62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002a66:	e042      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a17      	ldr	r2, [pc, #92]	@ (8002acc <UART_SetConfig+0x2c4>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d13a      	bne.n	8002ae8 <UART_SetConfig+0x2e0>
 8002a72:	4b18      	ldr	r3, [pc, #96]	@ (8002ad4 <UART_SetConfig+0x2cc>)
 8002a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002a7c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002a80:	d01a      	beq.n	8002ab8 <UART_SetConfig+0x2b0>
 8002a82:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002a86:	d81b      	bhi.n	8002ac0 <UART_SetConfig+0x2b8>
 8002a88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a8c:	d00c      	beq.n	8002aa8 <UART_SetConfig+0x2a0>
 8002a8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a92:	d815      	bhi.n	8002ac0 <UART_SetConfig+0x2b8>
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d003      	beq.n	8002aa0 <UART_SetConfig+0x298>
 8002a98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a9c:	d008      	beq.n	8002ab0 <UART_SetConfig+0x2a8>
 8002a9e:	e00f      	b.n	8002ac0 <UART_SetConfig+0x2b8>
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002aa6:	e022      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002aae:	e01e      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002ab0:	2304      	movs	r3, #4
 8002ab2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ab6:	e01a      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002ab8:	2308      	movs	r3, #8
 8002aba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002abe:	e016      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002ac0:	2310      	movs	r3, #16
 8002ac2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ac6:	e012      	b.n	8002aee <UART_SetConfig+0x2e6>
 8002ac8:	efff69f3 	.word	0xefff69f3
 8002acc:	40008000 	.word	0x40008000
 8002ad0:	40013800 	.word	0x40013800
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	40004400 	.word	0x40004400
 8002adc:	40004800 	.word	0x40004800
 8002ae0:	40004c00 	.word	0x40004c00
 8002ae4:	40005000 	.word	0x40005000
 8002ae8:	2310      	movs	r3, #16
 8002aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a9f      	ldr	r2, [pc, #636]	@ (8002d70 <UART_SetConfig+0x568>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d17a      	bne.n	8002bee <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002af8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002afc:	2b08      	cmp	r3, #8
 8002afe:	d824      	bhi.n	8002b4a <UART_SetConfig+0x342>
 8002b00:	a201      	add	r2, pc, #4	@ (adr r2, 8002b08 <UART_SetConfig+0x300>)
 8002b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b06:	bf00      	nop
 8002b08:	08002b2d 	.word	0x08002b2d
 8002b0c:	08002b4b 	.word	0x08002b4b
 8002b10:	08002b35 	.word	0x08002b35
 8002b14:	08002b4b 	.word	0x08002b4b
 8002b18:	08002b3b 	.word	0x08002b3b
 8002b1c:	08002b4b 	.word	0x08002b4b
 8002b20:	08002b4b 	.word	0x08002b4b
 8002b24:	08002b4b 	.word	0x08002b4b
 8002b28:	08002b43 	.word	0x08002b43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b2c:	f7ff f8d6 	bl	8001cdc <HAL_RCC_GetPCLK1Freq>
 8002b30:	61f8      	str	r0, [r7, #28]
        break;
 8002b32:	e010      	b.n	8002b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b34:	4b8f      	ldr	r3, [pc, #572]	@ (8002d74 <UART_SetConfig+0x56c>)
 8002b36:	61fb      	str	r3, [r7, #28]
        break;
 8002b38:	e00d      	b.n	8002b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b3a:	f7ff f837 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8002b3e:	61f8      	str	r0, [r7, #28]
        break;
 8002b40:	e009      	b.n	8002b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b46:	61fb      	str	r3, [r7, #28]
        break;
 8002b48:	e005      	b.n	8002b56 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002b54:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f000 80fb 	beq.w	8002d54 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	4613      	mov	r3, r2
 8002b64:	005b      	lsls	r3, r3, #1
 8002b66:	4413      	add	r3, r2
 8002b68:	69fa      	ldr	r2, [r7, #28]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d305      	bcc.n	8002b7a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002b74:	69fa      	ldr	r2, [r7, #28]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d903      	bls.n	8002b82 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002b80:	e0e8      	b.n	8002d54 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	2200      	movs	r2, #0
 8002b86:	461c      	mov	r4, r3
 8002b88:	4615      	mov	r5, r2
 8002b8a:	f04f 0200 	mov.w	r2, #0
 8002b8e:	f04f 0300 	mov.w	r3, #0
 8002b92:	022b      	lsls	r3, r5, #8
 8002b94:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002b98:	0222      	lsls	r2, r4, #8
 8002b9a:	68f9      	ldr	r1, [r7, #12]
 8002b9c:	6849      	ldr	r1, [r1, #4]
 8002b9e:	0849      	lsrs	r1, r1, #1
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	4688      	mov	r8, r1
 8002ba4:	4681      	mov	r9, r0
 8002ba6:	eb12 0a08 	adds.w	sl, r2, r8
 8002baa:	eb43 0b09 	adc.w	fp, r3, r9
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	603b      	str	r3, [r7, #0]
 8002bb6:	607a      	str	r2, [r7, #4]
 8002bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002bbc:	4650      	mov	r0, sl
 8002bbe:	4659      	mov	r1, fp
 8002bc0:	f7fd fb56 	bl	8000270 <__aeabi_uldivmod>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	4613      	mov	r3, r2
 8002bca:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002bd2:	d308      	bcc.n	8002be6 <UART_SetConfig+0x3de>
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bda:	d204      	bcs.n	8002be6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	60da      	str	r2, [r3, #12]
 8002be4:	e0b6      	b.n	8002d54 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002bec:	e0b2      	b.n	8002d54 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	69db      	ldr	r3, [r3, #28]
 8002bf2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002bf6:	d15e      	bne.n	8002cb6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002bf8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002bfc:	2b08      	cmp	r3, #8
 8002bfe:	d828      	bhi.n	8002c52 <UART_SetConfig+0x44a>
 8002c00:	a201      	add	r2, pc, #4	@ (adr r2, 8002c08 <UART_SetConfig+0x400>)
 8002c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c06:	bf00      	nop
 8002c08:	08002c2d 	.word	0x08002c2d
 8002c0c:	08002c35 	.word	0x08002c35
 8002c10:	08002c3d 	.word	0x08002c3d
 8002c14:	08002c53 	.word	0x08002c53
 8002c18:	08002c43 	.word	0x08002c43
 8002c1c:	08002c53 	.word	0x08002c53
 8002c20:	08002c53 	.word	0x08002c53
 8002c24:	08002c53 	.word	0x08002c53
 8002c28:	08002c4b 	.word	0x08002c4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c2c:	f7ff f856 	bl	8001cdc <HAL_RCC_GetPCLK1Freq>
 8002c30:	61f8      	str	r0, [r7, #28]
        break;
 8002c32:	e014      	b.n	8002c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c34:	f7ff f868 	bl	8001d08 <HAL_RCC_GetPCLK2Freq>
 8002c38:	61f8      	str	r0, [r7, #28]
        break;
 8002c3a:	e010      	b.n	8002c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c3c:	4b4d      	ldr	r3, [pc, #308]	@ (8002d74 <UART_SetConfig+0x56c>)
 8002c3e:	61fb      	str	r3, [r7, #28]
        break;
 8002c40:	e00d      	b.n	8002c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c42:	f7fe ffb3 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8002c46:	61f8      	str	r0, [r7, #28]
        break;
 8002c48:	e009      	b.n	8002c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c4e:	61fb      	str	r3, [r7, #28]
        break;
 8002c50:	e005      	b.n	8002c5e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002c52:	2300      	movs	r3, #0
 8002c54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002c5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d077      	beq.n	8002d54 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	005a      	lsls	r2, r3, #1
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	085b      	lsrs	r3, r3, #1
 8002c6e:	441a      	add	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c78:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	2b0f      	cmp	r3, #15
 8002c7e:	d916      	bls.n	8002cae <UART_SetConfig+0x4a6>
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c86:	d212      	bcs.n	8002cae <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	f023 030f 	bic.w	r3, r3, #15
 8002c90:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	085b      	lsrs	r3, r3, #1
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	f003 0307 	and.w	r3, r3, #7
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	8afb      	ldrh	r3, [r7, #22]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	8afa      	ldrh	r2, [r7, #22]
 8002caa:	60da      	str	r2, [r3, #12]
 8002cac:	e052      	b.n	8002d54 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002cb4:	e04e      	b.n	8002d54 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002cb6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002cba:	2b08      	cmp	r3, #8
 8002cbc:	d827      	bhi.n	8002d0e <UART_SetConfig+0x506>
 8002cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8002cc4 <UART_SetConfig+0x4bc>)
 8002cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cc4:	08002ce9 	.word	0x08002ce9
 8002cc8:	08002cf1 	.word	0x08002cf1
 8002ccc:	08002cf9 	.word	0x08002cf9
 8002cd0:	08002d0f 	.word	0x08002d0f
 8002cd4:	08002cff 	.word	0x08002cff
 8002cd8:	08002d0f 	.word	0x08002d0f
 8002cdc:	08002d0f 	.word	0x08002d0f
 8002ce0:	08002d0f 	.word	0x08002d0f
 8002ce4:	08002d07 	.word	0x08002d07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ce8:	f7fe fff8 	bl	8001cdc <HAL_RCC_GetPCLK1Freq>
 8002cec:	61f8      	str	r0, [r7, #28]
        break;
 8002cee:	e014      	b.n	8002d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002cf0:	f7ff f80a 	bl	8001d08 <HAL_RCC_GetPCLK2Freq>
 8002cf4:	61f8      	str	r0, [r7, #28]
        break;
 8002cf6:	e010      	b.n	8002d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002cf8:	4b1e      	ldr	r3, [pc, #120]	@ (8002d74 <UART_SetConfig+0x56c>)
 8002cfa:	61fb      	str	r3, [r7, #28]
        break;
 8002cfc:	e00d      	b.n	8002d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cfe:	f7fe ff55 	bl	8001bac <HAL_RCC_GetSysClockFreq>
 8002d02:	61f8      	str	r0, [r7, #28]
        break;
 8002d04:	e009      	b.n	8002d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d0a:	61fb      	str	r3, [r7, #28]
        break;
 8002d0c:	e005      	b.n	8002d1a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002d18:	bf00      	nop
    }

    if (pclk != 0U)
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d019      	beq.n	8002d54 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	085a      	lsrs	r2, r3, #1
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	441a      	add	r2, r3
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d32:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	2b0f      	cmp	r3, #15
 8002d38:	d909      	bls.n	8002d4e <UART_SetConfig+0x546>
 8002d3a:	69bb      	ldr	r3, [r7, #24]
 8002d3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d40:	d205      	bcs.n	8002d4e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	60da      	str	r2, [r3, #12]
 8002d4c:	e002      	b.n	8002d54 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002d60:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3728      	adds	r7, #40	@ 0x28
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d6e:	bf00      	nop
 8002d70:	40008000 	.word	0x40008000
 8002d74:	00f42400 	.word	0x00f42400

08002d78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d84:	f003 0308 	and.w	r3, r3, #8
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00a      	beq.n	8002da2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d00a      	beq.n	8002dc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d00a      	beq.n	8002de6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	430a      	orrs	r2, r1
 8002de4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dea:	f003 0304 	and.w	r3, r3, #4
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d00a      	beq.n	8002e08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0c:	f003 0310 	and.w	r3, r3, #16
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d00a      	beq.n	8002e2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	430a      	orrs	r2, r1
 8002e28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2e:	f003 0320 	and.w	r3, r3, #32
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00a      	beq.n	8002e4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d01a      	beq.n	8002e8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002e76:	d10a      	bne.n	8002e8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00a      	beq.n	8002eb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	605a      	str	r2, [r3, #4]
  }
}
 8002eb0:	bf00      	nop
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b098      	sub	sp, #96	@ 0x60
 8002ec0:	af02      	add	r7, sp, #8
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ecc:	f7fd fe92 	bl	8000bf4 <HAL_GetTick>
 8002ed0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0308 	and.w	r3, r3, #8
 8002edc:	2b08      	cmp	r3, #8
 8002ede:	d12e      	bne.n	8002f3e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ee0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002ee4:	9300      	str	r3, [sp, #0]
 8002ee6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f000 f88c 	bl	800300c <UART_WaitOnFlagUntilTimeout>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d021      	beq.n	8002f3e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f02:	e853 3f00 	ldrex	r3, [r3]
 8002f06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	461a      	mov	r2, r3
 8002f16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f18:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f1a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f1c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002f1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f20:	e841 2300 	strex	r3, r2, [r1]
 8002f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1e6      	bne.n	8002efa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2220      	movs	r2, #32
 8002f30:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e062      	b.n	8003004 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0304 	and.w	r3, r3, #4
 8002f48:	2b04      	cmp	r3, #4
 8002f4a:	d149      	bne.n	8002fe0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f54:	2200      	movs	r2, #0
 8002f56:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f000 f856 	bl	800300c <UART_WaitOnFlagUntilTimeout>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d03c      	beq.n	8002fe0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f6e:	e853 3f00 	ldrex	r3, [r3]
 8002f72:	623b      	str	r3, [r7, #32]
   return(result);
 8002f74:	6a3b      	ldr	r3, [r7, #32]
 8002f76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	461a      	mov	r2, r3
 8002f82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f84:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f86:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002f8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f8c:	e841 2300 	strex	r3, r2, [r1]
 8002f90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1e6      	bne.n	8002f66 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	3308      	adds	r3, #8
 8002f9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	e853 3f00 	ldrex	r3, [r3]
 8002fa6:	60fb      	str	r3, [r7, #12]
   return(result);
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f023 0301 	bic.w	r3, r3, #1
 8002fae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	3308      	adds	r3, #8
 8002fb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002fb8:	61fa      	str	r2, [r7, #28]
 8002fba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fbc:	69b9      	ldr	r1, [r7, #24]
 8002fbe:	69fa      	ldr	r2, [r7, #28]
 8002fc0:	e841 2300 	strex	r3, r2, [r1]
 8002fc4:	617b      	str	r3, [r7, #20]
   return(result);
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d1e5      	bne.n	8002f98 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e011      	b.n	8003004 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2220      	movs	r2, #32
 8002fea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003002:	2300      	movs	r3, #0
}
 8003004:	4618      	mov	r0, r3
 8003006:	3758      	adds	r7, #88	@ 0x58
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	603b      	str	r3, [r7, #0]
 8003018:	4613      	mov	r3, r2
 800301a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800301c:	e04f      	b.n	80030be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003024:	d04b      	beq.n	80030be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003026:	f7fd fde5 	bl	8000bf4 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	429a      	cmp	r2, r3
 8003034:	d302      	bcc.n	800303c <UART_WaitOnFlagUntilTimeout+0x30>
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800303c:	2303      	movs	r3, #3
 800303e:	e04e      	b.n	80030de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0304 	and.w	r3, r3, #4
 800304a:	2b00      	cmp	r3, #0
 800304c:	d037      	beq.n	80030be <UART_WaitOnFlagUntilTimeout+0xb2>
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	2b80      	cmp	r3, #128	@ 0x80
 8003052:	d034      	beq.n	80030be <UART_WaitOnFlagUntilTimeout+0xb2>
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	2b40      	cmp	r3, #64	@ 0x40
 8003058:	d031      	beq.n	80030be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	69db      	ldr	r3, [r3, #28]
 8003060:	f003 0308 	and.w	r3, r3, #8
 8003064:	2b08      	cmp	r3, #8
 8003066:	d110      	bne.n	800308a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2208      	movs	r2, #8
 800306e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003070:	68f8      	ldr	r0, [r7, #12]
 8003072:	f000 f838 	bl	80030e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2208      	movs	r2, #8
 800307a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2200      	movs	r2, #0
 8003082:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e029      	b.n	80030de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	69db      	ldr	r3, [r3, #28]
 8003090:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003094:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003098:	d111      	bne.n	80030be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80030a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 f81e 	bl	80030e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2220      	movs	r2, #32
 80030ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e00f      	b.n	80030de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	69da      	ldr	r2, [r3, #28]
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	4013      	ands	r3, r2
 80030c8:	68ba      	ldr	r2, [r7, #8]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	bf0c      	ite	eq
 80030ce:	2301      	moveq	r3, #1
 80030d0:	2300      	movne	r3, #0
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	461a      	mov	r2, r3
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d0a0      	beq.n	800301e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030e6:	b480      	push	{r7}
 80030e8:	b095      	sub	sp, #84	@ 0x54
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80030f6:	e853 3f00 	ldrex	r3, [r3]
 80030fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80030fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003102:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	461a      	mov	r2, r3
 800310a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800310c:	643b      	str	r3, [r7, #64]	@ 0x40
 800310e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003110:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003112:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003114:	e841 2300 	strex	r3, r2, [r1]
 8003118:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800311a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800311c:	2b00      	cmp	r3, #0
 800311e:	d1e6      	bne.n	80030ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	3308      	adds	r3, #8
 8003126:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003128:	6a3b      	ldr	r3, [r7, #32]
 800312a:	e853 3f00 	ldrex	r3, [r3]
 800312e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	f023 0301 	bic.w	r3, r3, #1
 8003136:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	3308      	adds	r3, #8
 800313e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003140:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003142:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003144:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003146:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003148:	e841 2300 	strex	r3, r2, [r1]
 800314c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800314e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003150:	2b00      	cmp	r3, #0
 8003152:	d1e5      	bne.n	8003120 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003158:	2b01      	cmp	r3, #1
 800315a:	d118      	bne.n	800318e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	e853 3f00 	ldrex	r3, [r3]
 8003168:	60bb      	str	r3, [r7, #8]
   return(result);
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	f023 0310 	bic.w	r3, r3, #16
 8003170:	647b      	str	r3, [r7, #68]	@ 0x44
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	461a      	mov	r2, r3
 8003178:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800317a:	61bb      	str	r3, [r7, #24]
 800317c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800317e:	6979      	ldr	r1, [r7, #20]
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	e841 2300 	strex	r3, r2, [r1]
 8003186:	613b      	str	r3, [r7, #16]
   return(result);
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1e6      	bne.n	800315c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2220      	movs	r2, #32
 8003192:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80031a2:	bf00      	nop
 80031a4:	3754      	adds	r7, #84	@ 0x54
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr

080031ae <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80031ae:	b480      	push	{r7}
 80031b0:	b085      	sub	sp, #20
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	4603      	mov	r3, r0
 80031b6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80031b8:	2300      	movs	r3, #0
 80031ba:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80031bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031c0:	2b84      	cmp	r3, #132	@ 0x84
 80031c2:	d005      	beq.n	80031d0 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80031c4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	4413      	add	r3, r2
 80031cc:	3303      	adds	r3, #3
 80031ce:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80031d0:	68fb      	ldr	r3, [r7, #12]
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr

080031de <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80031de:	b580      	push	{r7, lr}
 80031e0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80031e2:	f000 fad1 	bl	8003788 <vTaskStartScheduler>
  
  return osOK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	bd80      	pop	{r7, pc}

080031ec <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80031ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031ee:	b089      	sub	sp, #36	@ 0x24
 80031f0:	af04      	add	r7, sp, #16
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d020      	beq.n	8003240 <osThreadCreate+0x54>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	699b      	ldr	r3, [r3, #24]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d01c      	beq.n	8003240 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685c      	ldr	r4, [r3, #4]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	691e      	ldr	r6, [r3, #16]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff ffc8 	bl	80031ae <makeFreeRtosPriority>
 800321e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	695b      	ldr	r3, [r3, #20]
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003228:	9202      	str	r2, [sp, #8]
 800322a:	9301      	str	r3, [sp, #4]
 800322c:	9100      	str	r1, [sp, #0]
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	4632      	mov	r2, r6
 8003232:	4629      	mov	r1, r5
 8003234:	4620      	mov	r0, r4
 8003236:	f000 f8d9 	bl	80033ec <xTaskCreateStatic>
 800323a:	4603      	mov	r3, r0
 800323c:	60fb      	str	r3, [r7, #12]
 800323e:	e01c      	b.n	800327a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685c      	ldr	r4, [r3, #4]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800324c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff ffaa 	bl	80031ae <makeFreeRtosPriority>
 800325a:	4602      	mov	r2, r0
 800325c:	f107 030c 	add.w	r3, r7, #12
 8003260:	9301      	str	r3, [sp, #4]
 8003262:	9200      	str	r2, [sp, #0]
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	4632      	mov	r2, r6
 8003268:	4629      	mov	r1, r5
 800326a:	4620      	mov	r0, r4
 800326c:	f000 f91e 	bl	80034ac <xTaskCreate>
 8003270:	4603      	mov	r3, r0
 8003272:	2b01      	cmp	r3, #1
 8003274:	d001      	beq.n	800327a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003276:	2300      	movs	r3, #0
 8003278:	e000      	b.n	800327c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800327a:	68fb      	ldr	r3, [r7, #12]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3714      	adds	r7, #20
 8003280:	46bd      	mov	sp, r7
 8003282:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003284 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f103 0208 	add.w	r2, r3, #8
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800329c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	f103 0208 	add.w	r2, r3, #8
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f103 0208 	add.w	r2, r3, #8
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80032b8:	bf00      	nop
 80032ba:	370c      	adds	r7, #12
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80032d2:	bf00      	nop
 80032d4:	370c      	adds	r7, #12
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr

080032de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80032de:	b480      	push	{r7}
 80032e0:	b085      	sub	sp, #20
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6078      	str	r0, [r7, #4]
 80032e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	689a      	ldr	r2, [r3, #8]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	683a      	ldr	r2, [r7, #0]
 8003302:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	1c5a      	adds	r2, r3, #1
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	601a      	str	r2, [r3, #0]
}
 800331a:	bf00      	nop
 800331c:	3714      	adds	r7, #20
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003326:	b480      	push	{r7}
 8003328:	b085      	sub	sp, #20
 800332a:	af00      	add	r7, sp, #0
 800332c:	6078      	str	r0, [r7, #4]
 800332e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003336:	68bb      	ldr	r3, [r7, #8]
 8003338:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800333c:	d103      	bne.n	8003346 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	e00c      	b.n	8003360 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	3308      	adds	r3, #8
 800334a:	60fb      	str	r3, [r7, #12]
 800334c:	e002      	b.n	8003354 <vListInsert+0x2e>
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	60fb      	str	r3, [r7, #12]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	429a      	cmp	r2, r3
 800335e:	d2f6      	bcs.n	800334e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	68fa      	ldr	r2, [r7, #12]
 8003374:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	1c5a      	adds	r2, r3, #1
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	601a      	str	r2, [r3, #0]
}
 800338c:	bf00      	nop
 800338e:	3714      	adds	r7, #20
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003398:	b480      	push	{r7}
 800339a:	b085      	sub	sp, #20
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	691b      	ldr	r3, [r3, #16]
 80033a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	6892      	ldr	r2, [r2, #8]
 80033ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	6852      	ldr	r2, [r2, #4]
 80033b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d103      	bne.n	80033cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	1e5a      	subs	r2, r3, #1
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3714      	adds	r7, #20
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b08e      	sub	sp, #56	@ 0x38
 80033f0:	af04      	add	r7, sp, #16
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	607a      	str	r2, [r7, #4]
 80033f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80033fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10b      	bne.n	8003418 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003404:	f383 8811 	msr	BASEPRI, r3
 8003408:	f3bf 8f6f 	isb	sy
 800340c:	f3bf 8f4f 	dsb	sy
 8003410:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003412:	bf00      	nop
 8003414:	bf00      	nop
 8003416:	e7fd      	b.n	8003414 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10b      	bne.n	8003436 <xTaskCreateStatic+0x4a>
	__asm volatile
 800341e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003422:	f383 8811 	msr	BASEPRI, r3
 8003426:	f3bf 8f6f 	isb	sy
 800342a:	f3bf 8f4f 	dsb	sy
 800342e:	61fb      	str	r3, [r7, #28]
}
 8003430:	bf00      	nop
 8003432:	bf00      	nop
 8003434:	e7fd      	b.n	8003432 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003436:	2354      	movs	r3, #84	@ 0x54
 8003438:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	2b54      	cmp	r3, #84	@ 0x54
 800343e:	d00b      	beq.n	8003458 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003444:	f383 8811 	msr	BASEPRI, r3
 8003448:	f3bf 8f6f 	isb	sy
 800344c:	f3bf 8f4f 	dsb	sy
 8003450:	61bb      	str	r3, [r7, #24]
}
 8003452:	bf00      	nop
 8003454:	bf00      	nop
 8003456:	e7fd      	b.n	8003454 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003458:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800345a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800345c:	2b00      	cmp	r3, #0
 800345e:	d01e      	beq.n	800349e <xTaskCreateStatic+0xb2>
 8003460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003462:	2b00      	cmp	r3, #0
 8003464:	d01b      	beq.n	800349e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003468:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800346e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003472:	2202      	movs	r2, #2
 8003474:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003478:	2300      	movs	r3, #0
 800347a:	9303      	str	r3, [sp, #12]
 800347c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347e:	9302      	str	r3, [sp, #8]
 8003480:	f107 0314 	add.w	r3, r7, #20
 8003484:	9301      	str	r3, [sp, #4]
 8003486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	68b9      	ldr	r1, [r7, #8]
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f000 f850 	bl	8003536 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003496:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003498:	f000 f8d6 	bl	8003648 <prvAddNewTaskToReadyList>
 800349c:	e001      	b.n	80034a2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800349e:	2300      	movs	r3, #0
 80034a0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80034a2:	697b      	ldr	r3, [r7, #20]
	}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3728      	adds	r7, #40	@ 0x28
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b08c      	sub	sp, #48	@ 0x30
 80034b0:	af04      	add	r7, sp, #16
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	603b      	str	r3, [r7, #0]
 80034b8:	4613      	mov	r3, r2
 80034ba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80034bc:	88fb      	ldrh	r3, [r7, #6]
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4618      	mov	r0, r3
 80034c2:	f000 fef1 	bl	80042a8 <pvPortMalloc>
 80034c6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00e      	beq.n	80034ec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80034ce:	2054      	movs	r0, #84	@ 0x54
 80034d0:	f000 feea 	bl	80042a8 <pvPortMalloc>
 80034d4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80034e2:	e005      	b.n	80034f0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80034e4:	6978      	ldr	r0, [r7, #20]
 80034e6:	f000 ffad 	bl	8004444 <vPortFree>
 80034ea:	e001      	b.n	80034f0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80034ec:	2300      	movs	r3, #0
 80034ee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d017      	beq.n	8003526 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80034fe:	88fa      	ldrh	r2, [r7, #6]
 8003500:	2300      	movs	r3, #0
 8003502:	9303      	str	r3, [sp, #12]
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	9302      	str	r3, [sp, #8]
 8003508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800350a:	9301      	str	r3, [sp, #4]
 800350c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	68b9      	ldr	r1, [r7, #8]
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 f80e 	bl	8003536 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800351a:	69f8      	ldr	r0, [r7, #28]
 800351c:	f000 f894 	bl	8003648 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003520:	2301      	movs	r3, #1
 8003522:	61bb      	str	r3, [r7, #24]
 8003524:	e002      	b.n	800352c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003526:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800352a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800352c:	69bb      	ldr	r3, [r7, #24]
	}
 800352e:	4618      	mov	r0, r3
 8003530:	3720      	adds	r7, #32
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003536:	b580      	push	{r7, lr}
 8003538:	b088      	sub	sp, #32
 800353a:	af00      	add	r7, sp, #0
 800353c:	60f8      	str	r0, [r7, #12]
 800353e:	60b9      	str	r1, [r7, #8]
 8003540:	607a      	str	r2, [r7, #4]
 8003542:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003546:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800354e:	3b01      	subs	r3, #1
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	4413      	add	r3, r2
 8003554:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	f023 0307 	bic.w	r3, r3, #7
 800355c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	f003 0307 	and.w	r3, r3, #7
 8003564:	2b00      	cmp	r3, #0
 8003566:	d00b      	beq.n	8003580 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800356c:	f383 8811 	msr	BASEPRI, r3
 8003570:	f3bf 8f6f 	isb	sy
 8003574:	f3bf 8f4f 	dsb	sy
 8003578:	617b      	str	r3, [r7, #20]
}
 800357a:	bf00      	nop
 800357c:	bf00      	nop
 800357e:	e7fd      	b.n	800357c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d01f      	beq.n	80035c6 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003586:	2300      	movs	r3, #0
 8003588:	61fb      	str	r3, [r7, #28]
 800358a:	e012      	b.n	80035b2 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800358c:	68ba      	ldr	r2, [r7, #8]
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	4413      	add	r3, r2
 8003592:	7819      	ldrb	r1, [r3, #0]
 8003594:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	4413      	add	r3, r2
 800359a:	3334      	adds	r3, #52	@ 0x34
 800359c:	460a      	mov	r2, r1
 800359e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	4413      	add	r3, r2
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d006      	beq.n	80035ba <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	3301      	adds	r3, #1
 80035b0:	61fb      	str	r3, [r7, #28]
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	2b0f      	cmp	r3, #15
 80035b6:	d9e9      	bls.n	800358c <prvInitialiseNewTask+0x56>
 80035b8:	e000      	b.n	80035bc <prvInitialiseNewTask+0x86>
			{
				break;
 80035ba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80035bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035c4:	e003      	b.n	80035ce <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80035c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80035ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d0:	2b06      	cmp	r3, #6
 80035d2:	d901      	bls.n	80035d8 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80035d4:	2306      	movs	r3, #6
 80035d6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80035d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035dc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80035de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035e2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80035e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e6:	2200      	movs	r2, #0
 80035e8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80035ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ec:	3304      	adds	r3, #4
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7ff fe68 	bl	80032c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80035f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f6:	3318      	adds	r3, #24
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7ff fe63 	bl	80032c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80035fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003600:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003602:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003606:	f1c3 0207 	rsb	r2, r3, #7
 800360a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800360c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800360e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003610:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003612:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003616:	2200      	movs	r2, #0
 8003618:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800361a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	68f9      	ldr	r1, [r7, #12]
 8003626:	69b8      	ldr	r0, [r7, #24]
 8003628:	f000 fc2c 	bl	8003e84 <pxPortInitialiseStack>
 800362c:	4602      	mov	r2, r0
 800362e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003630:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003634:	2b00      	cmp	r3, #0
 8003636:	d002      	beq.n	800363e <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800363a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800363c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800363e:	bf00      	nop
 8003640:	3720      	adds	r7, #32
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
	...

08003648 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003650:	f000 fd4a 	bl	80040e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003654:	4b2a      	ldr	r3, [pc, #168]	@ (8003700 <prvAddNewTaskToReadyList+0xb8>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	3301      	adds	r3, #1
 800365a:	4a29      	ldr	r2, [pc, #164]	@ (8003700 <prvAddNewTaskToReadyList+0xb8>)
 800365c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800365e:	4b29      	ldr	r3, [pc, #164]	@ (8003704 <prvAddNewTaskToReadyList+0xbc>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d109      	bne.n	800367a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003666:	4a27      	ldr	r2, [pc, #156]	@ (8003704 <prvAddNewTaskToReadyList+0xbc>)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800366c:	4b24      	ldr	r3, [pc, #144]	@ (8003700 <prvAddNewTaskToReadyList+0xb8>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d110      	bne.n	8003696 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003674:	f000 fac4 	bl	8003c00 <prvInitialiseTaskLists>
 8003678:	e00d      	b.n	8003696 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800367a:	4b23      	ldr	r3, [pc, #140]	@ (8003708 <prvAddNewTaskToReadyList+0xc0>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d109      	bne.n	8003696 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003682:	4b20      	ldr	r3, [pc, #128]	@ (8003704 <prvAddNewTaskToReadyList+0xbc>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368c:	429a      	cmp	r2, r3
 800368e:	d802      	bhi.n	8003696 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003690:	4a1c      	ldr	r2, [pc, #112]	@ (8003704 <prvAddNewTaskToReadyList+0xbc>)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003696:	4b1d      	ldr	r3, [pc, #116]	@ (800370c <prvAddNewTaskToReadyList+0xc4>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	3301      	adds	r3, #1
 800369c:	4a1b      	ldr	r2, [pc, #108]	@ (800370c <prvAddNewTaskToReadyList+0xc4>)
 800369e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a4:	2201      	movs	r2, #1
 80036a6:	409a      	lsls	r2, r3
 80036a8:	4b19      	ldr	r3, [pc, #100]	@ (8003710 <prvAddNewTaskToReadyList+0xc8>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	4a18      	ldr	r2, [pc, #96]	@ (8003710 <prvAddNewTaskToReadyList+0xc8>)
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036b6:	4613      	mov	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	4413      	add	r3, r2
 80036bc:	009b      	lsls	r3, r3, #2
 80036be:	4a15      	ldr	r2, [pc, #84]	@ (8003714 <prvAddNewTaskToReadyList+0xcc>)
 80036c0:	441a      	add	r2, r3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	3304      	adds	r3, #4
 80036c6:	4619      	mov	r1, r3
 80036c8:	4610      	mov	r0, r2
 80036ca:	f7ff fe08 	bl	80032de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80036ce:	f000 fd3d 	bl	800414c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80036d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003708 <prvAddNewTaskToReadyList+0xc0>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00e      	beq.n	80036f8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80036da:	4b0a      	ldr	r3, [pc, #40]	@ (8003704 <prvAddNewTaskToReadyList+0xbc>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d207      	bcs.n	80036f8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80036e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003718 <prvAddNewTaskToReadyList+0xd0>)
 80036ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	f3bf 8f4f 	dsb	sy
 80036f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80036f8:	bf00      	nop
 80036fa:	3708      	adds	r7, #8
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	20000464 	.word	0x20000464
 8003704:	20000364 	.word	0x20000364
 8003708:	20000470 	.word	0x20000470
 800370c:	20000480 	.word	0x20000480
 8003710:	2000046c 	.word	0x2000046c
 8003714:	20000368 	.word	0x20000368
 8003718:	e000ed04 	.word	0xe000ed04

0800371c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003724:	2300      	movs	r3, #0
 8003726:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d018      	beq.n	8003760 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800372e:	4b14      	ldr	r3, [pc, #80]	@ (8003780 <vTaskDelay+0x64>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00b      	beq.n	800374e <vTaskDelay+0x32>
	__asm volatile
 8003736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800373a:	f383 8811 	msr	BASEPRI, r3
 800373e:	f3bf 8f6f 	isb	sy
 8003742:	f3bf 8f4f 	dsb	sy
 8003746:	60bb      	str	r3, [r7, #8]
}
 8003748:	bf00      	nop
 800374a:	bf00      	nop
 800374c:	e7fd      	b.n	800374a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800374e:	f000 f87d 	bl	800384c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003752:	2100      	movs	r1, #0
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 fb2f 	bl	8003db8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800375a:	f000 f885 	bl	8003868 <xTaskResumeAll>
 800375e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d107      	bne.n	8003776 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003766:	4b07      	ldr	r3, [pc, #28]	@ (8003784 <vTaskDelay+0x68>)
 8003768:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800376c:	601a      	str	r2, [r3, #0]
 800376e:	f3bf 8f4f 	dsb	sy
 8003772:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003776:	bf00      	nop
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	2000048c 	.word	0x2000048c
 8003784:	e000ed04 	.word	0xe000ed04

08003788 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b08a      	sub	sp, #40	@ 0x28
 800378c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800378e:	2300      	movs	r3, #0
 8003790:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003792:	2300      	movs	r3, #0
 8003794:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003796:	463a      	mov	r2, r7
 8003798:	1d39      	adds	r1, r7, #4
 800379a:	f107 0308 	add.w	r3, r7, #8
 800379e:	4618      	mov	r0, r3
 80037a0:	f7fc fefc 	bl	800059c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80037a4:	6839      	ldr	r1, [r7, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	9202      	str	r2, [sp, #8]
 80037ac:	9301      	str	r3, [sp, #4]
 80037ae:	2300      	movs	r3, #0
 80037b0:	9300      	str	r3, [sp, #0]
 80037b2:	2300      	movs	r3, #0
 80037b4:	460a      	mov	r2, r1
 80037b6:	491f      	ldr	r1, [pc, #124]	@ (8003834 <vTaskStartScheduler+0xac>)
 80037b8:	481f      	ldr	r0, [pc, #124]	@ (8003838 <vTaskStartScheduler+0xb0>)
 80037ba:	f7ff fe17 	bl	80033ec <xTaskCreateStatic>
 80037be:	4603      	mov	r3, r0
 80037c0:	4a1e      	ldr	r2, [pc, #120]	@ (800383c <vTaskStartScheduler+0xb4>)
 80037c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80037c4:	4b1d      	ldr	r3, [pc, #116]	@ (800383c <vTaskStartScheduler+0xb4>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d002      	beq.n	80037d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80037cc:	2301      	movs	r3, #1
 80037ce:	617b      	str	r3, [r7, #20]
 80037d0:	e001      	b.n	80037d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80037d2:	2300      	movs	r3, #0
 80037d4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d116      	bne.n	800380a <vTaskStartScheduler+0x82>
	__asm volatile
 80037dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037e0:	f383 8811 	msr	BASEPRI, r3
 80037e4:	f3bf 8f6f 	isb	sy
 80037e8:	f3bf 8f4f 	dsb	sy
 80037ec:	613b      	str	r3, [r7, #16]
}
 80037ee:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80037f0:	4b13      	ldr	r3, [pc, #76]	@ (8003840 <vTaskStartScheduler+0xb8>)
 80037f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80037f6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80037f8:	4b12      	ldr	r3, [pc, #72]	@ (8003844 <vTaskStartScheduler+0xbc>)
 80037fa:	2201      	movs	r2, #1
 80037fc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80037fe:	4b12      	ldr	r3, [pc, #72]	@ (8003848 <vTaskStartScheduler+0xc0>)
 8003800:	2200      	movs	r2, #0
 8003802:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003804:	f000 fbcc 	bl	8003fa0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003808:	e00f      	b.n	800382a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003810:	d10b      	bne.n	800382a <vTaskStartScheduler+0xa2>
	__asm volatile
 8003812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003816:	f383 8811 	msr	BASEPRI, r3
 800381a:	f3bf 8f6f 	isb	sy
 800381e:	f3bf 8f4f 	dsb	sy
 8003822:	60fb      	str	r3, [r7, #12]
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop
 8003828:	e7fd      	b.n	8003826 <vTaskStartScheduler+0x9e>
}
 800382a:	bf00      	nop
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	08005068 	.word	0x08005068
 8003838:	08003bd1 	.word	0x08003bd1
 800383c:	20000488 	.word	0x20000488
 8003840:	20000484 	.word	0x20000484
 8003844:	20000470 	.word	0x20000470
 8003848:	20000468 	.word	0x20000468

0800384c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003850:	4b04      	ldr	r3, [pc, #16]	@ (8003864 <vTaskSuspendAll+0x18>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	3301      	adds	r3, #1
 8003856:	4a03      	ldr	r2, [pc, #12]	@ (8003864 <vTaskSuspendAll+0x18>)
 8003858:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800385a:	bf00      	nop
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	2000048c 	.word	0x2000048c

08003868 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800386e:	2300      	movs	r3, #0
 8003870:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003872:	2300      	movs	r3, #0
 8003874:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003876:	4b42      	ldr	r3, [pc, #264]	@ (8003980 <xTaskResumeAll+0x118>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10b      	bne.n	8003896 <xTaskResumeAll+0x2e>
	__asm volatile
 800387e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003882:	f383 8811 	msr	BASEPRI, r3
 8003886:	f3bf 8f6f 	isb	sy
 800388a:	f3bf 8f4f 	dsb	sy
 800388e:	603b      	str	r3, [r7, #0]
}
 8003890:	bf00      	nop
 8003892:	bf00      	nop
 8003894:	e7fd      	b.n	8003892 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003896:	f000 fc27 	bl	80040e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800389a:	4b39      	ldr	r3, [pc, #228]	@ (8003980 <xTaskResumeAll+0x118>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	3b01      	subs	r3, #1
 80038a0:	4a37      	ldr	r2, [pc, #220]	@ (8003980 <xTaskResumeAll+0x118>)
 80038a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038a4:	4b36      	ldr	r3, [pc, #216]	@ (8003980 <xTaskResumeAll+0x118>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d161      	bne.n	8003970 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80038ac:	4b35      	ldr	r3, [pc, #212]	@ (8003984 <xTaskResumeAll+0x11c>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d05d      	beq.n	8003970 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80038b4:	e02e      	b.n	8003914 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038b6:	4b34      	ldr	r3, [pc, #208]	@ (8003988 <xTaskResumeAll+0x120>)
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	3318      	adds	r3, #24
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7ff fd68 	bl	8003398 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	3304      	adds	r3, #4
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff fd63 	bl	8003398 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d6:	2201      	movs	r2, #1
 80038d8:	409a      	lsls	r2, r3
 80038da:	4b2c      	ldr	r3, [pc, #176]	@ (800398c <xTaskResumeAll+0x124>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4313      	orrs	r3, r2
 80038e0:	4a2a      	ldr	r2, [pc, #168]	@ (800398c <xTaskResumeAll+0x124>)
 80038e2:	6013      	str	r3, [r2, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038e8:	4613      	mov	r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	4413      	add	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4a27      	ldr	r2, [pc, #156]	@ (8003990 <xTaskResumeAll+0x128>)
 80038f2:	441a      	add	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	3304      	adds	r3, #4
 80038f8:	4619      	mov	r1, r3
 80038fa:	4610      	mov	r0, r2
 80038fc:	f7ff fcef 	bl	80032de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003904:	4b23      	ldr	r3, [pc, #140]	@ (8003994 <xTaskResumeAll+0x12c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800390a:	429a      	cmp	r2, r3
 800390c:	d302      	bcc.n	8003914 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800390e:	4b22      	ldr	r3, [pc, #136]	@ (8003998 <xTaskResumeAll+0x130>)
 8003910:	2201      	movs	r2, #1
 8003912:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003914:	4b1c      	ldr	r3, [pc, #112]	@ (8003988 <xTaskResumeAll+0x120>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1cc      	bne.n	80038b6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003922:	f000 fa0b 	bl	8003d3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003926:	4b1d      	ldr	r3, [pc, #116]	@ (800399c <xTaskResumeAll+0x134>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d010      	beq.n	8003954 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003932:	f000 f837 	bl	80039a4 <xTaskIncrementTick>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d002      	beq.n	8003942 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800393c:	4b16      	ldr	r3, [pc, #88]	@ (8003998 <xTaskResumeAll+0x130>)
 800393e:	2201      	movs	r2, #1
 8003940:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	3b01      	subs	r3, #1
 8003946:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1f1      	bne.n	8003932 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800394e:	4b13      	ldr	r3, [pc, #76]	@ (800399c <xTaskResumeAll+0x134>)
 8003950:	2200      	movs	r2, #0
 8003952:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003954:	4b10      	ldr	r3, [pc, #64]	@ (8003998 <xTaskResumeAll+0x130>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d009      	beq.n	8003970 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800395c:	2301      	movs	r3, #1
 800395e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003960:	4b0f      	ldr	r3, [pc, #60]	@ (80039a0 <xTaskResumeAll+0x138>)
 8003962:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003966:	601a      	str	r2, [r3, #0]
 8003968:	f3bf 8f4f 	dsb	sy
 800396c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003970:	f000 fbec 	bl	800414c <vPortExitCritical>

	return xAlreadyYielded;
 8003974:	68bb      	ldr	r3, [r7, #8]
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	2000048c 	.word	0x2000048c
 8003984:	20000464 	.word	0x20000464
 8003988:	20000424 	.word	0x20000424
 800398c:	2000046c 	.word	0x2000046c
 8003990:	20000368 	.word	0x20000368
 8003994:	20000364 	.word	0x20000364
 8003998:	20000478 	.word	0x20000478
 800399c:	20000474 	.word	0x20000474
 80039a0:	e000ed04 	.word	0xe000ed04

080039a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b086      	sub	sp, #24
 80039a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80039aa:	2300      	movs	r3, #0
 80039ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039ae:	4b4f      	ldr	r3, [pc, #316]	@ (8003aec <xTaskIncrementTick+0x148>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	f040 808f 	bne.w	8003ad6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80039b8:	4b4d      	ldr	r3, [pc, #308]	@ (8003af0 <xTaskIncrementTick+0x14c>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	3301      	adds	r3, #1
 80039be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80039c0:	4a4b      	ldr	r2, [pc, #300]	@ (8003af0 <xTaskIncrementTick+0x14c>)
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d121      	bne.n	8003a10 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80039cc:	4b49      	ldr	r3, [pc, #292]	@ (8003af4 <xTaskIncrementTick+0x150>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00b      	beq.n	80039ee <xTaskIncrementTick+0x4a>
	__asm volatile
 80039d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039da:	f383 8811 	msr	BASEPRI, r3
 80039de:	f3bf 8f6f 	isb	sy
 80039e2:	f3bf 8f4f 	dsb	sy
 80039e6:	603b      	str	r3, [r7, #0]
}
 80039e8:	bf00      	nop
 80039ea:	bf00      	nop
 80039ec:	e7fd      	b.n	80039ea <xTaskIncrementTick+0x46>
 80039ee:	4b41      	ldr	r3, [pc, #260]	@ (8003af4 <xTaskIncrementTick+0x150>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	60fb      	str	r3, [r7, #12]
 80039f4:	4b40      	ldr	r3, [pc, #256]	@ (8003af8 <xTaskIncrementTick+0x154>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a3e      	ldr	r2, [pc, #248]	@ (8003af4 <xTaskIncrementTick+0x150>)
 80039fa:	6013      	str	r3, [r2, #0]
 80039fc:	4a3e      	ldr	r2, [pc, #248]	@ (8003af8 <xTaskIncrementTick+0x154>)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6013      	str	r3, [r2, #0]
 8003a02:	4b3e      	ldr	r3, [pc, #248]	@ (8003afc <xTaskIncrementTick+0x158>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	3301      	adds	r3, #1
 8003a08:	4a3c      	ldr	r2, [pc, #240]	@ (8003afc <xTaskIncrementTick+0x158>)
 8003a0a:	6013      	str	r3, [r2, #0]
 8003a0c:	f000 f996 	bl	8003d3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003a10:	4b3b      	ldr	r3, [pc, #236]	@ (8003b00 <xTaskIncrementTick+0x15c>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d348      	bcc.n	8003aac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a1a:	4b36      	ldr	r3, [pc, #216]	@ (8003af4 <xTaskIncrementTick+0x150>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d104      	bne.n	8003a2e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a24:	4b36      	ldr	r3, [pc, #216]	@ (8003b00 <xTaskIncrementTick+0x15c>)
 8003a26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a2a:	601a      	str	r2, [r3, #0]
					break;
 8003a2c:	e03e      	b.n	8003aac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a2e:	4b31      	ldr	r3, [pc, #196]	@ (8003af4 <xTaskIncrementTick+0x150>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d203      	bcs.n	8003a4e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003a46:	4a2e      	ldr	r2, [pc, #184]	@ (8003b00 <xTaskIncrementTick+0x15c>)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003a4c:	e02e      	b.n	8003aac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	3304      	adds	r3, #4
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7ff fca0 	bl	8003398 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d004      	beq.n	8003a6a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	3318      	adds	r3, #24
 8003a64:	4618      	mov	r0, r3
 8003a66:	f7ff fc97 	bl	8003398 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a6e:	2201      	movs	r2, #1
 8003a70:	409a      	lsls	r2, r3
 8003a72:	4b24      	ldr	r3, [pc, #144]	@ (8003b04 <xTaskIncrementTick+0x160>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	4a22      	ldr	r2, [pc, #136]	@ (8003b04 <xTaskIncrementTick+0x160>)
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a80:	4613      	mov	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	4a1f      	ldr	r2, [pc, #124]	@ (8003b08 <xTaskIncrementTick+0x164>)
 8003a8a:	441a      	add	r2, r3
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	3304      	adds	r3, #4
 8003a90:	4619      	mov	r1, r3
 8003a92:	4610      	mov	r0, r2
 8003a94:	f7ff fc23 	bl	80032de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a9c:	4b1b      	ldr	r3, [pc, #108]	@ (8003b0c <xTaskIncrementTick+0x168>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d3b9      	bcc.n	8003a1a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003aaa:	e7b6      	b.n	8003a1a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003aac:	4b17      	ldr	r3, [pc, #92]	@ (8003b0c <xTaskIncrementTick+0x168>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ab2:	4915      	ldr	r1, [pc, #84]	@ (8003b08 <xTaskIncrementTick+0x164>)
 8003ab4:	4613      	mov	r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	440b      	add	r3, r1
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d901      	bls.n	8003ac8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003ac8:	4b11      	ldr	r3, [pc, #68]	@ (8003b10 <xTaskIncrementTick+0x16c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d007      	beq.n	8003ae0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	617b      	str	r3, [r7, #20]
 8003ad4:	e004      	b.n	8003ae0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8003b14 <xTaskIncrementTick+0x170>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	3301      	adds	r3, #1
 8003adc:	4a0d      	ldr	r2, [pc, #52]	@ (8003b14 <xTaskIncrementTick+0x170>)
 8003ade:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003ae0:	697b      	ldr	r3, [r7, #20]
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3718      	adds	r7, #24
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	2000048c 	.word	0x2000048c
 8003af0:	20000468 	.word	0x20000468
 8003af4:	2000041c 	.word	0x2000041c
 8003af8:	20000420 	.word	0x20000420
 8003afc:	2000047c 	.word	0x2000047c
 8003b00:	20000484 	.word	0x20000484
 8003b04:	2000046c 	.word	0x2000046c
 8003b08:	20000368 	.word	0x20000368
 8003b0c:	20000364 	.word	0x20000364
 8003b10:	20000478 	.word	0x20000478
 8003b14:	20000474 	.word	0x20000474

08003b18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b087      	sub	sp, #28
 8003b1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003b1e:	4b27      	ldr	r3, [pc, #156]	@ (8003bbc <vTaskSwitchContext+0xa4>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003b26:	4b26      	ldr	r3, [pc, #152]	@ (8003bc0 <vTaskSwitchContext+0xa8>)
 8003b28:	2201      	movs	r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003b2c:	e040      	b.n	8003bb0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003b2e:	4b24      	ldr	r3, [pc, #144]	@ (8003bc0 <vTaskSwitchContext+0xa8>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b34:	4b23      	ldr	r3, [pc, #140]	@ (8003bc4 <vTaskSwitchContext+0xac>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	fab3 f383 	clz	r3, r3
 8003b40:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003b42:	7afb      	ldrb	r3, [r7, #11]
 8003b44:	f1c3 031f 	rsb	r3, r3, #31
 8003b48:	617b      	str	r3, [r7, #20]
 8003b4a:	491f      	ldr	r1, [pc, #124]	@ (8003bc8 <vTaskSwitchContext+0xb0>)
 8003b4c:	697a      	ldr	r2, [r7, #20]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4413      	add	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	440b      	add	r3, r1
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10b      	bne.n	8003b76 <vTaskSwitchContext+0x5e>
	__asm volatile
 8003b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b62:	f383 8811 	msr	BASEPRI, r3
 8003b66:	f3bf 8f6f 	isb	sy
 8003b6a:	f3bf 8f4f 	dsb	sy
 8003b6e:	607b      	str	r3, [r7, #4]
}
 8003b70:	bf00      	nop
 8003b72:	bf00      	nop
 8003b74:	e7fd      	b.n	8003b72 <vTaskSwitchContext+0x5a>
 8003b76:	697a      	ldr	r2, [r7, #20]
 8003b78:	4613      	mov	r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4413      	add	r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	4a11      	ldr	r2, [pc, #68]	@ (8003bc8 <vTaskSwitchContext+0xb0>)
 8003b82:	4413      	add	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	605a      	str	r2, [r3, #4]
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	685a      	ldr	r2, [r3, #4]
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	3308      	adds	r3, #8
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d104      	bne.n	8003ba6 <vTaskSwitchContext+0x8e>
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	685a      	ldr	r2, [r3, #4]
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	605a      	str	r2, [r3, #4]
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	4a07      	ldr	r2, [pc, #28]	@ (8003bcc <vTaskSwitchContext+0xb4>)
 8003bae:	6013      	str	r3, [r2, #0]
}
 8003bb0:	bf00      	nop
 8003bb2:	371c      	adds	r7, #28
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr
 8003bbc:	2000048c 	.word	0x2000048c
 8003bc0:	20000478 	.word	0x20000478
 8003bc4:	2000046c 	.word	0x2000046c
 8003bc8:	20000368 	.word	0x20000368
 8003bcc:	20000364 	.word	0x20000364

08003bd0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003bd8:	f000 f852 	bl	8003c80 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003bdc:	4b06      	ldr	r3, [pc, #24]	@ (8003bf8 <prvIdleTask+0x28>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d9f9      	bls.n	8003bd8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003be4:	4b05      	ldr	r3, [pc, #20]	@ (8003bfc <prvIdleTask+0x2c>)
 8003be6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bea:	601a      	str	r2, [r3, #0]
 8003bec:	f3bf 8f4f 	dsb	sy
 8003bf0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003bf4:	e7f0      	b.n	8003bd8 <prvIdleTask+0x8>
 8003bf6:	bf00      	nop
 8003bf8:	20000368 	.word	0x20000368
 8003bfc:	e000ed04 	.word	0xe000ed04

08003c00 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003c06:	2300      	movs	r3, #0
 8003c08:	607b      	str	r3, [r7, #4]
 8003c0a:	e00c      	b.n	8003c26 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	4613      	mov	r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	4413      	add	r3, r2
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	4a12      	ldr	r2, [pc, #72]	@ (8003c60 <prvInitialiseTaskLists+0x60>)
 8003c18:	4413      	add	r3, r2
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f7ff fb32 	bl	8003284 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	3301      	adds	r3, #1
 8003c24:	607b      	str	r3, [r7, #4]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2b06      	cmp	r3, #6
 8003c2a:	d9ef      	bls.n	8003c0c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003c2c:	480d      	ldr	r0, [pc, #52]	@ (8003c64 <prvInitialiseTaskLists+0x64>)
 8003c2e:	f7ff fb29 	bl	8003284 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003c32:	480d      	ldr	r0, [pc, #52]	@ (8003c68 <prvInitialiseTaskLists+0x68>)
 8003c34:	f7ff fb26 	bl	8003284 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003c38:	480c      	ldr	r0, [pc, #48]	@ (8003c6c <prvInitialiseTaskLists+0x6c>)
 8003c3a:	f7ff fb23 	bl	8003284 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003c3e:	480c      	ldr	r0, [pc, #48]	@ (8003c70 <prvInitialiseTaskLists+0x70>)
 8003c40:	f7ff fb20 	bl	8003284 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003c44:	480b      	ldr	r0, [pc, #44]	@ (8003c74 <prvInitialiseTaskLists+0x74>)
 8003c46:	f7ff fb1d 	bl	8003284 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c78 <prvInitialiseTaskLists+0x78>)
 8003c4c:	4a05      	ldr	r2, [pc, #20]	@ (8003c64 <prvInitialiseTaskLists+0x64>)
 8003c4e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003c50:	4b0a      	ldr	r3, [pc, #40]	@ (8003c7c <prvInitialiseTaskLists+0x7c>)
 8003c52:	4a05      	ldr	r2, [pc, #20]	@ (8003c68 <prvInitialiseTaskLists+0x68>)
 8003c54:	601a      	str	r2, [r3, #0]
}
 8003c56:	bf00      	nop
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	20000368 	.word	0x20000368
 8003c64:	200003f4 	.word	0x200003f4
 8003c68:	20000408 	.word	0x20000408
 8003c6c:	20000424 	.word	0x20000424
 8003c70:	20000438 	.word	0x20000438
 8003c74:	20000450 	.word	0x20000450
 8003c78:	2000041c 	.word	0x2000041c
 8003c7c:	20000420 	.word	0x20000420

08003c80 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003c86:	e019      	b.n	8003cbc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003c88:	f000 fa2e 	bl	80040e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c8c:	4b10      	ldr	r3, [pc, #64]	@ (8003cd0 <prvCheckTasksWaitingTermination+0x50>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	3304      	adds	r3, #4
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7ff fb7d 	bl	8003398 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd4 <prvCheckTasksWaitingTermination+0x54>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	4a0b      	ldr	r2, [pc, #44]	@ (8003cd4 <prvCheckTasksWaitingTermination+0x54>)
 8003ca6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd8 <prvCheckTasksWaitingTermination+0x58>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	3b01      	subs	r3, #1
 8003cae:	4a0a      	ldr	r2, [pc, #40]	@ (8003cd8 <prvCheckTasksWaitingTermination+0x58>)
 8003cb0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003cb2:	f000 fa4b 	bl	800414c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f810 	bl	8003cdc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003cbc:	4b06      	ldr	r3, [pc, #24]	@ (8003cd8 <prvCheckTasksWaitingTermination+0x58>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d1e1      	bne.n	8003c88 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003cc4:	bf00      	nop
 8003cc6:	bf00      	nop
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	20000438 	.word	0x20000438
 8003cd4:	20000464 	.word	0x20000464
 8003cd8:	2000044c 	.word	0x2000044c

08003cdc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d108      	bne.n	8003d00 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f000 fba6 	bl	8004444 <vPortFree>
				vPortFree( pxTCB );
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f000 fba3 	bl	8004444 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003cfe:	e019      	b.n	8003d34 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d103      	bne.n	8003d12 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 fb9a 	bl	8004444 <vPortFree>
	}
 8003d10:	e010      	b.n	8003d34 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d00b      	beq.n	8003d34 <prvDeleteTCB+0x58>
	__asm volatile
 8003d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d20:	f383 8811 	msr	BASEPRI, r3
 8003d24:	f3bf 8f6f 	isb	sy
 8003d28:	f3bf 8f4f 	dsb	sy
 8003d2c:	60fb      	str	r3, [r7, #12]
}
 8003d2e:	bf00      	nop
 8003d30:	bf00      	nop
 8003d32:	e7fd      	b.n	8003d30 <prvDeleteTCB+0x54>
	}
 8003d34:	bf00      	nop
 8003d36:	3710      	adds	r7, #16
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d42:	4b0c      	ldr	r3, [pc, #48]	@ (8003d74 <prvResetNextTaskUnblockTime+0x38>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d104      	bne.n	8003d56 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d78 <prvResetNextTaskUnblockTime+0x3c>)
 8003d4e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d52:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003d54:	e008      	b.n	8003d68 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d56:	4b07      	ldr	r3, [pc, #28]	@ (8003d74 <prvResetNextTaskUnblockTime+0x38>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	4a04      	ldr	r2, [pc, #16]	@ (8003d78 <prvResetNextTaskUnblockTime+0x3c>)
 8003d66:	6013      	str	r3, [r2, #0]
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr
 8003d74:	2000041c 	.word	0x2000041c
 8003d78:	20000484 	.word	0x20000484

08003d7c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003d82:	4b0b      	ldr	r3, [pc, #44]	@ (8003db0 <xTaskGetSchedulerState+0x34>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d102      	bne.n	8003d90 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	607b      	str	r3, [r7, #4]
 8003d8e:	e008      	b.n	8003da2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d90:	4b08      	ldr	r3, [pc, #32]	@ (8003db4 <xTaskGetSchedulerState+0x38>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d102      	bne.n	8003d9e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003d98:	2302      	movs	r3, #2
 8003d9a:	607b      	str	r3, [r7, #4]
 8003d9c:	e001      	b.n	8003da2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003da2:	687b      	ldr	r3, [r7, #4]
	}
 8003da4:	4618      	mov	r0, r3
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	20000470 	.word	0x20000470
 8003db4:	2000048c 	.word	0x2000048c

08003db8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003dc2:	4b29      	ldr	r3, [pc, #164]	@ (8003e68 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003dc8:	4b28      	ldr	r3, [pc, #160]	@ (8003e6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	3304      	adds	r3, #4
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7ff fae2 	bl	8003398 <uxListRemove>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10b      	bne.n	8003df2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003dda:	4b24      	ldr	r3, [pc, #144]	@ (8003e6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de0:	2201      	movs	r2, #1
 8003de2:	fa02 f303 	lsl.w	r3, r2, r3
 8003de6:	43da      	mvns	r2, r3
 8003de8:	4b21      	ldr	r3, [pc, #132]	@ (8003e70 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4013      	ands	r3, r2
 8003dee:	4a20      	ldr	r2, [pc, #128]	@ (8003e70 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003df0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003df8:	d10a      	bne.n	8003e10 <prvAddCurrentTaskToDelayedList+0x58>
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d007      	beq.n	8003e10 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003e00:	4b1a      	ldr	r3, [pc, #104]	@ (8003e6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	3304      	adds	r3, #4
 8003e06:	4619      	mov	r1, r3
 8003e08:	481a      	ldr	r0, [pc, #104]	@ (8003e74 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003e0a:	f7ff fa68 	bl	80032de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003e0e:	e026      	b.n	8003e5e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003e10:	68fa      	ldr	r2, [r7, #12]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4413      	add	r3, r2
 8003e16:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003e18:	4b14      	ldr	r3, [pc, #80]	@ (8003e6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003e20:	68ba      	ldr	r2, [r7, #8]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d209      	bcs.n	8003e3c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003e28:	4b13      	ldr	r3, [pc, #76]	@ (8003e78 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003e6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	3304      	adds	r3, #4
 8003e32:	4619      	mov	r1, r3
 8003e34:	4610      	mov	r0, r2
 8003e36:	f7ff fa76 	bl	8003326 <vListInsert>
}
 8003e3a:	e010      	b.n	8003e5e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8003e7c <prvAddCurrentTaskToDelayedList+0xc4>)
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	4b0a      	ldr	r3, [pc, #40]	@ (8003e6c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	3304      	adds	r3, #4
 8003e46:	4619      	mov	r1, r3
 8003e48:	4610      	mov	r0, r2
 8003e4a:	f7ff fa6c 	bl	8003326 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003e4e:	4b0c      	ldr	r3, [pc, #48]	@ (8003e80 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d202      	bcs.n	8003e5e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003e58:	4a09      	ldr	r2, [pc, #36]	@ (8003e80 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	6013      	str	r3, [r2, #0]
}
 8003e5e:	bf00      	nop
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	20000468 	.word	0x20000468
 8003e6c:	20000364 	.word	0x20000364
 8003e70:	2000046c 	.word	0x2000046c
 8003e74:	20000450 	.word	0x20000450
 8003e78:	20000420 	.word	0x20000420
 8003e7c:	2000041c 	.word	0x2000041c
 8003e80:	20000484 	.word	0x20000484

08003e84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	3b04      	subs	r3, #4
 8003e94:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003e9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	3b04      	subs	r3, #4
 8003ea2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	f023 0201 	bic.w	r2, r3, #1
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	3b04      	subs	r3, #4
 8003eb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003eb4:	4a0c      	ldr	r2, [pc, #48]	@ (8003ee8 <pxPortInitialiseStack+0x64>)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	3b14      	subs	r3, #20
 8003ebe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	3b04      	subs	r3, #4
 8003eca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f06f 0202 	mvn.w	r2, #2
 8003ed2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	3b20      	subs	r3, #32
 8003ed8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003eda:	68fb      	ldr	r3, [r7, #12]
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	08003eed 	.word	0x08003eed

08003eec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003eec:	b480      	push	{r7}
 8003eee:	b085      	sub	sp, #20
 8003ef0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003ef6:	4b13      	ldr	r3, [pc, #76]	@ (8003f44 <prvTaskExitError+0x58>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003efe:	d00b      	beq.n	8003f18 <prvTaskExitError+0x2c>
	__asm volatile
 8003f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f04:	f383 8811 	msr	BASEPRI, r3
 8003f08:	f3bf 8f6f 	isb	sy
 8003f0c:	f3bf 8f4f 	dsb	sy
 8003f10:	60fb      	str	r3, [r7, #12]
}
 8003f12:	bf00      	nop
 8003f14:	bf00      	nop
 8003f16:	e7fd      	b.n	8003f14 <prvTaskExitError+0x28>
	__asm volatile
 8003f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f1c:	f383 8811 	msr	BASEPRI, r3
 8003f20:	f3bf 8f6f 	isb	sy
 8003f24:	f3bf 8f4f 	dsb	sy
 8003f28:	60bb      	str	r3, [r7, #8]
}
 8003f2a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003f2c:	bf00      	nop
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d0fc      	beq.n	8003f2e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003f34:	bf00      	nop
 8003f36:	bf00      	nop
 8003f38:	3714      	adds	r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	2000000c 	.word	0x2000000c
	...

08003f50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003f50:	4b07      	ldr	r3, [pc, #28]	@ (8003f70 <pxCurrentTCBConst2>)
 8003f52:	6819      	ldr	r1, [r3, #0]
 8003f54:	6808      	ldr	r0, [r1, #0]
 8003f56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f5a:	f380 8809 	msr	PSP, r0
 8003f5e:	f3bf 8f6f 	isb	sy
 8003f62:	f04f 0000 	mov.w	r0, #0
 8003f66:	f380 8811 	msr	BASEPRI, r0
 8003f6a:	4770      	bx	lr
 8003f6c:	f3af 8000 	nop.w

08003f70 <pxCurrentTCBConst2>:
 8003f70:	20000364 	.word	0x20000364
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003f74:	bf00      	nop
 8003f76:	bf00      	nop

08003f78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003f78:	4808      	ldr	r0, [pc, #32]	@ (8003f9c <prvPortStartFirstTask+0x24>)
 8003f7a:	6800      	ldr	r0, [r0, #0]
 8003f7c:	6800      	ldr	r0, [r0, #0]
 8003f7e:	f380 8808 	msr	MSP, r0
 8003f82:	f04f 0000 	mov.w	r0, #0
 8003f86:	f380 8814 	msr	CONTROL, r0
 8003f8a:	b662      	cpsie	i
 8003f8c:	b661      	cpsie	f
 8003f8e:	f3bf 8f4f 	dsb	sy
 8003f92:	f3bf 8f6f 	isb	sy
 8003f96:	df00      	svc	0
 8003f98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003f9a:	bf00      	nop
 8003f9c:	e000ed08 	.word	0xe000ed08

08003fa0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003fa6:	4b47      	ldr	r3, [pc, #284]	@ (80040c4 <xPortStartScheduler+0x124>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a47      	ldr	r2, [pc, #284]	@ (80040c8 <xPortStartScheduler+0x128>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d10b      	bne.n	8003fc8 <xPortStartScheduler+0x28>
	__asm volatile
 8003fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fb4:	f383 8811 	msr	BASEPRI, r3
 8003fb8:	f3bf 8f6f 	isb	sy
 8003fbc:	f3bf 8f4f 	dsb	sy
 8003fc0:	60fb      	str	r3, [r7, #12]
}
 8003fc2:	bf00      	nop
 8003fc4:	bf00      	nop
 8003fc6:	e7fd      	b.n	8003fc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003fc8:	4b3e      	ldr	r3, [pc, #248]	@ (80040c4 <xPortStartScheduler+0x124>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a3f      	ldr	r2, [pc, #252]	@ (80040cc <xPortStartScheduler+0x12c>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d10b      	bne.n	8003fea <xPortStartScheduler+0x4a>
	__asm volatile
 8003fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd6:	f383 8811 	msr	BASEPRI, r3
 8003fda:	f3bf 8f6f 	isb	sy
 8003fde:	f3bf 8f4f 	dsb	sy
 8003fe2:	613b      	str	r3, [r7, #16]
}
 8003fe4:	bf00      	nop
 8003fe6:	bf00      	nop
 8003fe8:	e7fd      	b.n	8003fe6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003fea:	4b39      	ldr	r3, [pc, #228]	@ (80040d0 <xPortStartScheduler+0x130>)
 8003fec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	781b      	ldrb	r3, [r3, #0]
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	22ff      	movs	r2, #255	@ 0xff
 8003ffa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	b2db      	uxtb	r3, r3
 8004002:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004004:	78fb      	ldrb	r3, [r7, #3]
 8004006:	b2db      	uxtb	r3, r3
 8004008:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800400c:	b2da      	uxtb	r2, r3
 800400e:	4b31      	ldr	r3, [pc, #196]	@ (80040d4 <xPortStartScheduler+0x134>)
 8004010:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004012:	4b31      	ldr	r3, [pc, #196]	@ (80040d8 <xPortStartScheduler+0x138>)
 8004014:	2207      	movs	r2, #7
 8004016:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004018:	e009      	b.n	800402e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800401a:	4b2f      	ldr	r3, [pc, #188]	@ (80040d8 <xPortStartScheduler+0x138>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	3b01      	subs	r3, #1
 8004020:	4a2d      	ldr	r2, [pc, #180]	@ (80040d8 <xPortStartScheduler+0x138>)
 8004022:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004024:	78fb      	ldrb	r3, [r7, #3]
 8004026:	b2db      	uxtb	r3, r3
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	b2db      	uxtb	r3, r3
 800402c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800402e:	78fb      	ldrb	r3, [r7, #3]
 8004030:	b2db      	uxtb	r3, r3
 8004032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004036:	2b80      	cmp	r3, #128	@ 0x80
 8004038:	d0ef      	beq.n	800401a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800403a:	4b27      	ldr	r3, [pc, #156]	@ (80040d8 <xPortStartScheduler+0x138>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f1c3 0307 	rsb	r3, r3, #7
 8004042:	2b04      	cmp	r3, #4
 8004044:	d00b      	beq.n	800405e <xPortStartScheduler+0xbe>
	__asm volatile
 8004046:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800404a:	f383 8811 	msr	BASEPRI, r3
 800404e:	f3bf 8f6f 	isb	sy
 8004052:	f3bf 8f4f 	dsb	sy
 8004056:	60bb      	str	r3, [r7, #8]
}
 8004058:	bf00      	nop
 800405a:	bf00      	nop
 800405c:	e7fd      	b.n	800405a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800405e:	4b1e      	ldr	r3, [pc, #120]	@ (80040d8 <xPortStartScheduler+0x138>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	021b      	lsls	r3, r3, #8
 8004064:	4a1c      	ldr	r2, [pc, #112]	@ (80040d8 <xPortStartScheduler+0x138>)
 8004066:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004068:	4b1b      	ldr	r3, [pc, #108]	@ (80040d8 <xPortStartScheduler+0x138>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004070:	4a19      	ldr	r2, [pc, #100]	@ (80040d8 <xPortStartScheduler+0x138>)
 8004072:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	b2da      	uxtb	r2, r3
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800407c:	4b17      	ldr	r3, [pc, #92]	@ (80040dc <xPortStartScheduler+0x13c>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a16      	ldr	r2, [pc, #88]	@ (80040dc <xPortStartScheduler+0x13c>)
 8004082:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004086:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004088:	4b14      	ldr	r3, [pc, #80]	@ (80040dc <xPortStartScheduler+0x13c>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a13      	ldr	r2, [pc, #76]	@ (80040dc <xPortStartScheduler+0x13c>)
 800408e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004092:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004094:	f000 f8da 	bl	800424c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004098:	4b11      	ldr	r3, [pc, #68]	@ (80040e0 <xPortStartScheduler+0x140>)
 800409a:	2200      	movs	r2, #0
 800409c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800409e:	f000 f8f9 	bl	8004294 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80040a2:	4b10      	ldr	r3, [pc, #64]	@ (80040e4 <xPortStartScheduler+0x144>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a0f      	ldr	r2, [pc, #60]	@ (80040e4 <xPortStartScheduler+0x144>)
 80040a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80040ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80040ae:	f7ff ff63 	bl	8003f78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80040b2:	f7ff fd31 	bl	8003b18 <vTaskSwitchContext>
	prvTaskExitError();
 80040b6:	f7ff ff19 	bl	8003eec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80040ba:	2300      	movs	r3, #0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3718      	adds	r7, #24
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	e000ed00 	.word	0xe000ed00
 80040c8:	410fc271 	.word	0x410fc271
 80040cc:	410fc270 	.word	0x410fc270
 80040d0:	e000e400 	.word	0xe000e400
 80040d4:	20000490 	.word	0x20000490
 80040d8:	20000494 	.word	0x20000494
 80040dc:	e000ed20 	.word	0xe000ed20
 80040e0:	2000000c 	.word	0x2000000c
 80040e4:	e000ef34 	.word	0xe000ef34

080040e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
	__asm volatile
 80040ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040f2:	f383 8811 	msr	BASEPRI, r3
 80040f6:	f3bf 8f6f 	isb	sy
 80040fa:	f3bf 8f4f 	dsb	sy
 80040fe:	607b      	str	r3, [r7, #4]
}
 8004100:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004102:	4b10      	ldr	r3, [pc, #64]	@ (8004144 <vPortEnterCritical+0x5c>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	3301      	adds	r3, #1
 8004108:	4a0e      	ldr	r2, [pc, #56]	@ (8004144 <vPortEnterCritical+0x5c>)
 800410a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800410c:	4b0d      	ldr	r3, [pc, #52]	@ (8004144 <vPortEnterCritical+0x5c>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d110      	bne.n	8004136 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004114:	4b0c      	ldr	r3, [pc, #48]	@ (8004148 <vPortEnterCritical+0x60>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	b2db      	uxtb	r3, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00b      	beq.n	8004136 <vPortEnterCritical+0x4e>
	__asm volatile
 800411e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004122:	f383 8811 	msr	BASEPRI, r3
 8004126:	f3bf 8f6f 	isb	sy
 800412a:	f3bf 8f4f 	dsb	sy
 800412e:	603b      	str	r3, [r7, #0]
}
 8004130:	bf00      	nop
 8004132:	bf00      	nop
 8004134:	e7fd      	b.n	8004132 <vPortEnterCritical+0x4a>
	}
}
 8004136:	bf00      	nop
 8004138:	370c      	adds	r7, #12
 800413a:	46bd      	mov	sp, r7
 800413c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	2000000c 	.word	0x2000000c
 8004148:	e000ed04 	.word	0xe000ed04

0800414c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004152:	4b12      	ldr	r3, [pc, #72]	@ (800419c <vPortExitCritical+0x50>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d10b      	bne.n	8004172 <vPortExitCritical+0x26>
	__asm volatile
 800415a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800415e:	f383 8811 	msr	BASEPRI, r3
 8004162:	f3bf 8f6f 	isb	sy
 8004166:	f3bf 8f4f 	dsb	sy
 800416a:	607b      	str	r3, [r7, #4]
}
 800416c:	bf00      	nop
 800416e:	bf00      	nop
 8004170:	e7fd      	b.n	800416e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004172:	4b0a      	ldr	r3, [pc, #40]	@ (800419c <vPortExitCritical+0x50>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	3b01      	subs	r3, #1
 8004178:	4a08      	ldr	r2, [pc, #32]	@ (800419c <vPortExitCritical+0x50>)
 800417a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800417c:	4b07      	ldr	r3, [pc, #28]	@ (800419c <vPortExitCritical+0x50>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d105      	bne.n	8004190 <vPortExitCritical+0x44>
 8004184:	2300      	movs	r3, #0
 8004186:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800418e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004190:	bf00      	nop
 8004192:	370c      	adds	r7, #12
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr
 800419c:	2000000c 	.word	0x2000000c

080041a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80041a0:	f3ef 8009 	mrs	r0, PSP
 80041a4:	f3bf 8f6f 	isb	sy
 80041a8:	4b15      	ldr	r3, [pc, #84]	@ (8004200 <pxCurrentTCBConst>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	f01e 0f10 	tst.w	lr, #16
 80041b0:	bf08      	it	eq
 80041b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80041b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ba:	6010      	str	r0, [r2, #0]
 80041bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80041c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80041c4:	f380 8811 	msr	BASEPRI, r0
 80041c8:	f3bf 8f4f 	dsb	sy
 80041cc:	f3bf 8f6f 	isb	sy
 80041d0:	f7ff fca2 	bl	8003b18 <vTaskSwitchContext>
 80041d4:	f04f 0000 	mov.w	r0, #0
 80041d8:	f380 8811 	msr	BASEPRI, r0
 80041dc:	bc09      	pop	{r0, r3}
 80041de:	6819      	ldr	r1, [r3, #0]
 80041e0:	6808      	ldr	r0, [r1, #0]
 80041e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041e6:	f01e 0f10 	tst.w	lr, #16
 80041ea:	bf08      	it	eq
 80041ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80041f0:	f380 8809 	msr	PSP, r0
 80041f4:	f3bf 8f6f 	isb	sy
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	f3af 8000 	nop.w

08004200 <pxCurrentTCBConst>:
 8004200:	20000364 	.word	0x20000364
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004204:	bf00      	nop
 8004206:	bf00      	nop

08004208 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
	__asm volatile
 800420e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004212:	f383 8811 	msr	BASEPRI, r3
 8004216:	f3bf 8f6f 	isb	sy
 800421a:	f3bf 8f4f 	dsb	sy
 800421e:	607b      	str	r3, [r7, #4]
}
 8004220:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004222:	f7ff fbbf 	bl	80039a4 <xTaskIncrementTick>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d003      	beq.n	8004234 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800422c:	4b06      	ldr	r3, [pc, #24]	@ (8004248 <xPortSysTickHandler+0x40>)
 800422e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004232:	601a      	str	r2, [r3, #0]
 8004234:	2300      	movs	r3, #0
 8004236:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	f383 8811 	msr	BASEPRI, r3
}
 800423e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004240:	bf00      	nop
 8004242:	3708      	adds	r7, #8
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	e000ed04 	.word	0xe000ed04

0800424c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800424c:	b480      	push	{r7}
 800424e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004250:	4b0b      	ldr	r3, [pc, #44]	@ (8004280 <vPortSetupTimerInterrupt+0x34>)
 8004252:	2200      	movs	r2, #0
 8004254:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004256:	4b0b      	ldr	r3, [pc, #44]	@ (8004284 <vPortSetupTimerInterrupt+0x38>)
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800425c:	4b0a      	ldr	r3, [pc, #40]	@ (8004288 <vPortSetupTimerInterrupt+0x3c>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a0a      	ldr	r2, [pc, #40]	@ (800428c <vPortSetupTimerInterrupt+0x40>)
 8004262:	fba2 2303 	umull	r2, r3, r2, r3
 8004266:	099b      	lsrs	r3, r3, #6
 8004268:	4a09      	ldr	r2, [pc, #36]	@ (8004290 <vPortSetupTimerInterrupt+0x44>)
 800426a:	3b01      	subs	r3, #1
 800426c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800426e:	4b04      	ldr	r3, [pc, #16]	@ (8004280 <vPortSetupTimerInterrupt+0x34>)
 8004270:	2207      	movs	r2, #7
 8004272:	601a      	str	r2, [r3, #0]
}
 8004274:	bf00      	nop
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	e000e010 	.word	0xe000e010
 8004284:	e000e018 	.word	0xe000e018
 8004288:	20000000 	.word	0x20000000
 800428c:	10624dd3 	.word	0x10624dd3
 8004290:	e000e014 	.word	0xe000e014

08004294 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004294:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80042a4 <vPortEnableVFP+0x10>
 8004298:	6801      	ldr	r1, [r0, #0]
 800429a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800429e:	6001      	str	r1, [r0, #0]
 80042a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80042a2:	bf00      	nop
 80042a4:	e000ed88 	.word	0xe000ed88

080042a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b08a      	sub	sp, #40	@ 0x28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80042b0:	2300      	movs	r3, #0
 80042b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80042b4:	f7ff faca 	bl	800384c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80042b8:	4b5c      	ldr	r3, [pc, #368]	@ (800442c <pvPortMalloc+0x184>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d101      	bne.n	80042c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80042c0:	f000 f924 	bl	800450c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80042c4:	4b5a      	ldr	r3, [pc, #360]	@ (8004430 <pvPortMalloc+0x188>)
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4013      	ands	r3, r2
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	f040 8095 	bne.w	80043fc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d01e      	beq.n	8004316 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80042d8:	2208      	movs	r2, #8
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4413      	add	r3, r2
 80042de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f003 0307 	and.w	r3, r3, #7
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d015      	beq.n	8004316 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f023 0307 	bic.w	r3, r3, #7
 80042f0:	3308      	adds	r3, #8
 80042f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f003 0307 	and.w	r3, r3, #7
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00b      	beq.n	8004316 <pvPortMalloc+0x6e>
	__asm volatile
 80042fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004302:	f383 8811 	msr	BASEPRI, r3
 8004306:	f3bf 8f6f 	isb	sy
 800430a:	f3bf 8f4f 	dsb	sy
 800430e:	617b      	str	r3, [r7, #20]
}
 8004310:	bf00      	nop
 8004312:	bf00      	nop
 8004314:	e7fd      	b.n	8004312 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d06f      	beq.n	80043fc <pvPortMalloc+0x154>
 800431c:	4b45      	ldr	r3, [pc, #276]	@ (8004434 <pvPortMalloc+0x18c>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	429a      	cmp	r2, r3
 8004324:	d86a      	bhi.n	80043fc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004326:	4b44      	ldr	r3, [pc, #272]	@ (8004438 <pvPortMalloc+0x190>)
 8004328:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800432a:	4b43      	ldr	r3, [pc, #268]	@ (8004438 <pvPortMalloc+0x190>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004330:	e004      	b.n	800433c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004334:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800433c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	429a      	cmp	r2, r3
 8004344:	d903      	bls.n	800434e <pvPortMalloc+0xa6>
 8004346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d1f1      	bne.n	8004332 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800434e:	4b37      	ldr	r3, [pc, #220]	@ (800442c <pvPortMalloc+0x184>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004354:	429a      	cmp	r2, r3
 8004356:	d051      	beq.n	80043fc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2208      	movs	r2, #8
 800435e:	4413      	add	r3, r2
 8004360:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	6a3b      	ldr	r3, [r7, #32]
 8004368:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800436a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800436c:	685a      	ldr	r2, [r3, #4]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	1ad2      	subs	r2, r2, r3
 8004372:	2308      	movs	r3, #8
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	429a      	cmp	r2, r3
 8004378:	d920      	bls.n	80043bc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800437a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4413      	add	r3, r2
 8004380:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	f003 0307 	and.w	r3, r3, #7
 8004388:	2b00      	cmp	r3, #0
 800438a:	d00b      	beq.n	80043a4 <pvPortMalloc+0xfc>
	__asm volatile
 800438c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004390:	f383 8811 	msr	BASEPRI, r3
 8004394:	f3bf 8f6f 	isb	sy
 8004398:	f3bf 8f4f 	dsb	sy
 800439c:	613b      	str	r3, [r7, #16]
}
 800439e:	bf00      	nop
 80043a0:	bf00      	nop
 80043a2:	e7fd      	b.n	80043a0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80043a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a6:	685a      	ldr	r2, [r3, #4]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	1ad2      	subs	r2, r2, r3
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80043b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80043b6:	69b8      	ldr	r0, [r7, #24]
 80043b8:	f000 f90a 	bl	80045d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80043bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004434 <pvPortMalloc+0x18c>)
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	4a1b      	ldr	r2, [pc, #108]	@ (8004434 <pvPortMalloc+0x18c>)
 80043c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80043ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004434 <pvPortMalloc+0x18c>)
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	4b1b      	ldr	r3, [pc, #108]	@ (800443c <pvPortMalloc+0x194>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d203      	bcs.n	80043de <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80043d6:	4b17      	ldr	r3, [pc, #92]	@ (8004434 <pvPortMalloc+0x18c>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a18      	ldr	r2, [pc, #96]	@ (800443c <pvPortMalloc+0x194>)
 80043dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80043de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e0:	685a      	ldr	r2, [r3, #4]
 80043e2:	4b13      	ldr	r3, [pc, #76]	@ (8004430 <pvPortMalloc+0x188>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	431a      	orrs	r2, r3
 80043e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80043ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ee:	2200      	movs	r2, #0
 80043f0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80043f2:	4b13      	ldr	r3, [pc, #76]	@ (8004440 <pvPortMalloc+0x198>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	3301      	adds	r3, #1
 80043f8:	4a11      	ldr	r2, [pc, #68]	@ (8004440 <pvPortMalloc+0x198>)
 80043fa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80043fc:	f7ff fa34 	bl	8003868 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	f003 0307 	and.w	r3, r3, #7
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00b      	beq.n	8004422 <pvPortMalloc+0x17a>
	__asm volatile
 800440a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800440e:	f383 8811 	msr	BASEPRI, r3
 8004412:	f3bf 8f6f 	isb	sy
 8004416:	f3bf 8f4f 	dsb	sy
 800441a:	60fb      	str	r3, [r7, #12]
}
 800441c:	bf00      	nop
 800441e:	bf00      	nop
 8004420:	e7fd      	b.n	800441e <pvPortMalloc+0x176>
	return pvReturn;
 8004422:	69fb      	ldr	r3, [r7, #28]
}
 8004424:	4618      	mov	r0, r3
 8004426:	3728      	adds	r7, #40	@ 0x28
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	20001058 	.word	0x20001058
 8004430:	2000106c 	.word	0x2000106c
 8004434:	2000105c 	.word	0x2000105c
 8004438:	20001050 	.word	0x20001050
 800443c:	20001060 	.word	0x20001060
 8004440:	20001064 	.word	0x20001064

08004444 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d04f      	beq.n	80044f6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004456:	2308      	movs	r3, #8
 8004458:	425b      	negs	r3, r3
 800445a:	697a      	ldr	r2, [r7, #20]
 800445c:	4413      	add	r3, r2
 800445e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	4b25      	ldr	r3, [pc, #148]	@ (8004500 <vPortFree+0xbc>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4013      	ands	r3, r2
 800446e:	2b00      	cmp	r3, #0
 8004470:	d10b      	bne.n	800448a <vPortFree+0x46>
	__asm volatile
 8004472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004476:	f383 8811 	msr	BASEPRI, r3
 800447a:	f3bf 8f6f 	isb	sy
 800447e:	f3bf 8f4f 	dsb	sy
 8004482:	60fb      	str	r3, [r7, #12]
}
 8004484:	bf00      	nop
 8004486:	bf00      	nop
 8004488:	e7fd      	b.n	8004486 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d00b      	beq.n	80044aa <vPortFree+0x66>
	__asm volatile
 8004492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004496:	f383 8811 	msr	BASEPRI, r3
 800449a:	f3bf 8f6f 	isb	sy
 800449e:	f3bf 8f4f 	dsb	sy
 80044a2:	60bb      	str	r3, [r7, #8]
}
 80044a4:	bf00      	nop
 80044a6:	bf00      	nop
 80044a8:	e7fd      	b.n	80044a6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	685a      	ldr	r2, [r3, #4]
 80044ae:	4b14      	ldr	r3, [pc, #80]	@ (8004500 <vPortFree+0xbc>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4013      	ands	r3, r2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d01e      	beq.n	80044f6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d11a      	bne.n	80044f6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	685a      	ldr	r2, [r3, #4]
 80044c4:	4b0e      	ldr	r3, [pc, #56]	@ (8004500 <vPortFree+0xbc>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	43db      	mvns	r3, r3
 80044ca:	401a      	ands	r2, r3
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80044d0:	f7ff f9bc 	bl	800384c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	685a      	ldr	r2, [r3, #4]
 80044d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004504 <vPortFree+0xc0>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4413      	add	r3, r2
 80044de:	4a09      	ldr	r2, [pc, #36]	@ (8004504 <vPortFree+0xc0>)
 80044e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80044e2:	6938      	ldr	r0, [r7, #16]
 80044e4:	f000 f874 	bl	80045d0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80044e8:	4b07      	ldr	r3, [pc, #28]	@ (8004508 <vPortFree+0xc4>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	3301      	adds	r3, #1
 80044ee:	4a06      	ldr	r2, [pc, #24]	@ (8004508 <vPortFree+0xc4>)
 80044f0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80044f2:	f7ff f9b9 	bl	8003868 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80044f6:	bf00      	nop
 80044f8:	3718      	adds	r7, #24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	2000106c 	.word	0x2000106c
 8004504:	2000105c 	.word	0x2000105c
 8004508:	20001068 	.word	0x20001068

0800450c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800450c:	b480      	push	{r7}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004512:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8004516:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004518:	4b27      	ldr	r3, [pc, #156]	@ (80045b8 <prvHeapInit+0xac>)
 800451a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	f003 0307 	and.w	r3, r3, #7
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00c      	beq.n	8004540 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	3307      	adds	r3, #7
 800452a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f023 0307 	bic.w	r3, r3, #7
 8004532:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004534:	68ba      	ldr	r2, [r7, #8]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	4a1f      	ldr	r2, [pc, #124]	@ (80045b8 <prvHeapInit+0xac>)
 800453c:	4413      	add	r3, r2
 800453e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004544:	4a1d      	ldr	r2, [pc, #116]	@ (80045bc <prvHeapInit+0xb0>)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800454a:	4b1c      	ldr	r3, [pc, #112]	@ (80045bc <prvHeapInit+0xb0>)
 800454c:	2200      	movs	r2, #0
 800454e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68ba      	ldr	r2, [r7, #8]
 8004554:	4413      	add	r3, r2
 8004556:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004558:	2208      	movs	r2, #8
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	1a9b      	subs	r3, r3, r2
 800455e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 0307 	bic.w	r3, r3, #7
 8004566:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4a15      	ldr	r2, [pc, #84]	@ (80045c0 <prvHeapInit+0xb4>)
 800456c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800456e:	4b14      	ldr	r3, [pc, #80]	@ (80045c0 <prvHeapInit+0xb4>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2200      	movs	r2, #0
 8004574:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004576:	4b12      	ldr	r3, [pc, #72]	@ (80045c0 <prvHeapInit+0xb4>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2200      	movs	r2, #0
 800457c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	1ad2      	subs	r2, r2, r3
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800458c:	4b0c      	ldr	r3, [pc, #48]	@ (80045c0 <prvHeapInit+0xb4>)
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	4a0a      	ldr	r2, [pc, #40]	@ (80045c4 <prvHeapInit+0xb8>)
 800459a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	4a09      	ldr	r2, [pc, #36]	@ (80045c8 <prvHeapInit+0xbc>)
 80045a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80045a4:	4b09      	ldr	r3, [pc, #36]	@ (80045cc <prvHeapInit+0xc0>)
 80045a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80045aa:	601a      	str	r2, [r3, #0]
}
 80045ac:	bf00      	nop
 80045ae:	3714      	adds	r7, #20
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr
 80045b8:	20000498 	.word	0x20000498
 80045bc:	20001050 	.word	0x20001050
 80045c0:	20001058 	.word	0x20001058
 80045c4:	20001060 	.word	0x20001060
 80045c8:	2000105c 	.word	0x2000105c
 80045cc:	2000106c 	.word	0x2000106c

080045d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80045d8:	4b28      	ldr	r3, [pc, #160]	@ (800467c <prvInsertBlockIntoFreeList+0xac>)
 80045da:	60fb      	str	r3, [r7, #12]
 80045dc:	e002      	b.n	80045e4 <prvInsertBlockIntoFreeList+0x14>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d8f7      	bhi.n	80045de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	68ba      	ldr	r2, [r7, #8]
 80045f8:	4413      	add	r3, r2
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d108      	bne.n	8004612 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	441a      	add	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	68ba      	ldr	r2, [r7, #8]
 800461c:	441a      	add	r2, r3
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	429a      	cmp	r2, r3
 8004624:	d118      	bne.n	8004658 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	4b15      	ldr	r3, [pc, #84]	@ (8004680 <prvInsertBlockIntoFreeList+0xb0>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	429a      	cmp	r2, r3
 8004630:	d00d      	beq.n	800464e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	441a      	add	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	601a      	str	r2, [r3, #0]
 800464c:	e008      	b.n	8004660 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800464e:	4b0c      	ldr	r3, [pc, #48]	@ (8004680 <prvInsertBlockIntoFreeList+0xb0>)
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	601a      	str	r2, [r3, #0]
 8004656:	e003      	b.n	8004660 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	429a      	cmp	r2, r3
 8004666:	d002      	beq.n	800466e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800466e:	bf00      	nop
 8004670:	3714      	adds	r7, #20
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	20001050 	.word	0x20001050
 8004680:	20001058 	.word	0x20001058

08004684 <_vsniprintf_r>:
 8004684:	b530      	push	{r4, r5, lr}
 8004686:	4614      	mov	r4, r2
 8004688:	2c00      	cmp	r4, #0
 800468a:	b09b      	sub	sp, #108	@ 0x6c
 800468c:	4605      	mov	r5, r0
 800468e:	461a      	mov	r2, r3
 8004690:	da05      	bge.n	800469e <_vsniprintf_r+0x1a>
 8004692:	238b      	movs	r3, #139	@ 0x8b
 8004694:	6003      	str	r3, [r0, #0]
 8004696:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800469a:	b01b      	add	sp, #108	@ 0x6c
 800469c:	bd30      	pop	{r4, r5, pc}
 800469e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80046a2:	f8ad 300c 	strh.w	r3, [sp, #12]
 80046a6:	f04f 0300 	mov.w	r3, #0
 80046aa:	9319      	str	r3, [sp, #100]	@ 0x64
 80046ac:	bf14      	ite	ne
 80046ae:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80046b2:	4623      	moveq	r3, r4
 80046b4:	9302      	str	r3, [sp, #8]
 80046b6:	9305      	str	r3, [sp, #20]
 80046b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80046bc:	9100      	str	r1, [sp, #0]
 80046be:	9104      	str	r1, [sp, #16]
 80046c0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80046c4:	4669      	mov	r1, sp
 80046c6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80046c8:	f000 f8b6 	bl	8004838 <_svfiprintf_r>
 80046cc:	1c43      	adds	r3, r0, #1
 80046ce:	bfbc      	itt	lt
 80046d0:	238b      	movlt	r3, #139	@ 0x8b
 80046d2:	602b      	strlt	r3, [r5, #0]
 80046d4:	2c00      	cmp	r4, #0
 80046d6:	d0e0      	beq.n	800469a <_vsniprintf_r+0x16>
 80046d8:	9b00      	ldr	r3, [sp, #0]
 80046da:	2200      	movs	r2, #0
 80046dc:	701a      	strb	r2, [r3, #0]
 80046de:	e7dc      	b.n	800469a <_vsniprintf_r+0x16>

080046e0 <vsniprintf>:
 80046e0:	b507      	push	{r0, r1, r2, lr}
 80046e2:	9300      	str	r3, [sp, #0]
 80046e4:	4613      	mov	r3, r2
 80046e6:	460a      	mov	r2, r1
 80046e8:	4601      	mov	r1, r0
 80046ea:	4803      	ldr	r0, [pc, #12]	@ (80046f8 <vsniprintf+0x18>)
 80046ec:	6800      	ldr	r0, [r0, #0]
 80046ee:	f7ff ffc9 	bl	8004684 <_vsniprintf_r>
 80046f2:	b003      	add	sp, #12
 80046f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80046f8:	20000010 	.word	0x20000010

080046fc <memset>:
 80046fc:	4402      	add	r2, r0
 80046fe:	4603      	mov	r3, r0
 8004700:	4293      	cmp	r3, r2
 8004702:	d100      	bne.n	8004706 <memset+0xa>
 8004704:	4770      	bx	lr
 8004706:	f803 1b01 	strb.w	r1, [r3], #1
 800470a:	e7f9      	b.n	8004700 <memset+0x4>

0800470c <__errno>:
 800470c:	4b01      	ldr	r3, [pc, #4]	@ (8004714 <__errno+0x8>)
 800470e:	6818      	ldr	r0, [r3, #0]
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	20000010 	.word	0x20000010

08004718 <__libc_init_array>:
 8004718:	b570      	push	{r4, r5, r6, lr}
 800471a:	4d0d      	ldr	r5, [pc, #52]	@ (8004750 <__libc_init_array+0x38>)
 800471c:	4c0d      	ldr	r4, [pc, #52]	@ (8004754 <__libc_init_array+0x3c>)
 800471e:	1b64      	subs	r4, r4, r5
 8004720:	10a4      	asrs	r4, r4, #2
 8004722:	2600      	movs	r6, #0
 8004724:	42a6      	cmp	r6, r4
 8004726:	d109      	bne.n	800473c <__libc_init_array+0x24>
 8004728:	4d0b      	ldr	r5, [pc, #44]	@ (8004758 <__libc_init_array+0x40>)
 800472a:	4c0c      	ldr	r4, [pc, #48]	@ (800475c <__libc_init_array+0x44>)
 800472c:	f000 fc64 	bl	8004ff8 <_init>
 8004730:	1b64      	subs	r4, r4, r5
 8004732:	10a4      	asrs	r4, r4, #2
 8004734:	2600      	movs	r6, #0
 8004736:	42a6      	cmp	r6, r4
 8004738:	d105      	bne.n	8004746 <__libc_init_array+0x2e>
 800473a:	bd70      	pop	{r4, r5, r6, pc}
 800473c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004740:	4798      	blx	r3
 8004742:	3601      	adds	r6, #1
 8004744:	e7ee      	b.n	8004724 <__libc_init_array+0xc>
 8004746:	f855 3b04 	ldr.w	r3, [r5], #4
 800474a:	4798      	blx	r3
 800474c:	3601      	adds	r6, #1
 800474e:	e7f2      	b.n	8004736 <__libc_init_array+0x1e>
 8004750:	080050f4 	.word	0x080050f4
 8004754:	080050f4 	.word	0x080050f4
 8004758:	080050f4 	.word	0x080050f4
 800475c:	080050f8 	.word	0x080050f8

08004760 <__retarget_lock_acquire_recursive>:
 8004760:	4770      	bx	lr

08004762 <__retarget_lock_release_recursive>:
 8004762:	4770      	bx	lr

08004764 <memcpy>:
 8004764:	440a      	add	r2, r1
 8004766:	4291      	cmp	r1, r2
 8004768:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800476c:	d100      	bne.n	8004770 <memcpy+0xc>
 800476e:	4770      	bx	lr
 8004770:	b510      	push	{r4, lr}
 8004772:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004776:	f803 4f01 	strb.w	r4, [r3, #1]!
 800477a:	4291      	cmp	r1, r2
 800477c:	d1f9      	bne.n	8004772 <memcpy+0xe>
 800477e:	bd10      	pop	{r4, pc}

08004780 <__ssputs_r>:
 8004780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004784:	688e      	ldr	r6, [r1, #8]
 8004786:	461f      	mov	r7, r3
 8004788:	42be      	cmp	r6, r7
 800478a:	680b      	ldr	r3, [r1, #0]
 800478c:	4682      	mov	sl, r0
 800478e:	460c      	mov	r4, r1
 8004790:	4690      	mov	r8, r2
 8004792:	d82d      	bhi.n	80047f0 <__ssputs_r+0x70>
 8004794:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004798:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800479c:	d026      	beq.n	80047ec <__ssputs_r+0x6c>
 800479e:	6965      	ldr	r5, [r4, #20]
 80047a0:	6909      	ldr	r1, [r1, #16]
 80047a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80047a6:	eba3 0901 	sub.w	r9, r3, r1
 80047aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80047ae:	1c7b      	adds	r3, r7, #1
 80047b0:	444b      	add	r3, r9
 80047b2:	106d      	asrs	r5, r5, #1
 80047b4:	429d      	cmp	r5, r3
 80047b6:	bf38      	it	cc
 80047b8:	461d      	movcc	r5, r3
 80047ba:	0553      	lsls	r3, r2, #21
 80047bc:	d527      	bpl.n	800480e <__ssputs_r+0x8e>
 80047be:	4629      	mov	r1, r5
 80047c0:	f000 f958 	bl	8004a74 <_malloc_r>
 80047c4:	4606      	mov	r6, r0
 80047c6:	b360      	cbz	r0, 8004822 <__ssputs_r+0xa2>
 80047c8:	6921      	ldr	r1, [r4, #16]
 80047ca:	464a      	mov	r2, r9
 80047cc:	f7ff ffca 	bl	8004764 <memcpy>
 80047d0:	89a3      	ldrh	r3, [r4, #12]
 80047d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80047d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047da:	81a3      	strh	r3, [r4, #12]
 80047dc:	6126      	str	r6, [r4, #16]
 80047de:	6165      	str	r5, [r4, #20]
 80047e0:	444e      	add	r6, r9
 80047e2:	eba5 0509 	sub.w	r5, r5, r9
 80047e6:	6026      	str	r6, [r4, #0]
 80047e8:	60a5      	str	r5, [r4, #8]
 80047ea:	463e      	mov	r6, r7
 80047ec:	42be      	cmp	r6, r7
 80047ee:	d900      	bls.n	80047f2 <__ssputs_r+0x72>
 80047f0:	463e      	mov	r6, r7
 80047f2:	6820      	ldr	r0, [r4, #0]
 80047f4:	4632      	mov	r2, r6
 80047f6:	4641      	mov	r1, r8
 80047f8:	f000 fb82 	bl	8004f00 <memmove>
 80047fc:	68a3      	ldr	r3, [r4, #8]
 80047fe:	1b9b      	subs	r3, r3, r6
 8004800:	60a3      	str	r3, [r4, #8]
 8004802:	6823      	ldr	r3, [r4, #0]
 8004804:	4433      	add	r3, r6
 8004806:	6023      	str	r3, [r4, #0]
 8004808:	2000      	movs	r0, #0
 800480a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800480e:	462a      	mov	r2, r5
 8004810:	f000 fb48 	bl	8004ea4 <_realloc_r>
 8004814:	4606      	mov	r6, r0
 8004816:	2800      	cmp	r0, #0
 8004818:	d1e0      	bne.n	80047dc <__ssputs_r+0x5c>
 800481a:	6921      	ldr	r1, [r4, #16]
 800481c:	4650      	mov	r0, sl
 800481e:	f000 fb99 	bl	8004f54 <_free_r>
 8004822:	230c      	movs	r3, #12
 8004824:	f8ca 3000 	str.w	r3, [sl]
 8004828:	89a3      	ldrh	r3, [r4, #12]
 800482a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800482e:	81a3      	strh	r3, [r4, #12]
 8004830:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004834:	e7e9      	b.n	800480a <__ssputs_r+0x8a>
	...

08004838 <_svfiprintf_r>:
 8004838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800483c:	4698      	mov	r8, r3
 800483e:	898b      	ldrh	r3, [r1, #12]
 8004840:	061b      	lsls	r3, r3, #24
 8004842:	b09d      	sub	sp, #116	@ 0x74
 8004844:	4607      	mov	r7, r0
 8004846:	460d      	mov	r5, r1
 8004848:	4614      	mov	r4, r2
 800484a:	d510      	bpl.n	800486e <_svfiprintf_r+0x36>
 800484c:	690b      	ldr	r3, [r1, #16]
 800484e:	b973      	cbnz	r3, 800486e <_svfiprintf_r+0x36>
 8004850:	2140      	movs	r1, #64	@ 0x40
 8004852:	f000 f90f 	bl	8004a74 <_malloc_r>
 8004856:	6028      	str	r0, [r5, #0]
 8004858:	6128      	str	r0, [r5, #16]
 800485a:	b930      	cbnz	r0, 800486a <_svfiprintf_r+0x32>
 800485c:	230c      	movs	r3, #12
 800485e:	603b      	str	r3, [r7, #0]
 8004860:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004864:	b01d      	add	sp, #116	@ 0x74
 8004866:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800486a:	2340      	movs	r3, #64	@ 0x40
 800486c:	616b      	str	r3, [r5, #20]
 800486e:	2300      	movs	r3, #0
 8004870:	9309      	str	r3, [sp, #36]	@ 0x24
 8004872:	2320      	movs	r3, #32
 8004874:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004878:	f8cd 800c 	str.w	r8, [sp, #12]
 800487c:	2330      	movs	r3, #48	@ 0x30
 800487e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004a1c <_svfiprintf_r+0x1e4>
 8004882:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004886:	f04f 0901 	mov.w	r9, #1
 800488a:	4623      	mov	r3, r4
 800488c:	469a      	mov	sl, r3
 800488e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004892:	b10a      	cbz	r2, 8004898 <_svfiprintf_r+0x60>
 8004894:	2a25      	cmp	r2, #37	@ 0x25
 8004896:	d1f9      	bne.n	800488c <_svfiprintf_r+0x54>
 8004898:	ebba 0b04 	subs.w	fp, sl, r4
 800489c:	d00b      	beq.n	80048b6 <_svfiprintf_r+0x7e>
 800489e:	465b      	mov	r3, fp
 80048a0:	4622      	mov	r2, r4
 80048a2:	4629      	mov	r1, r5
 80048a4:	4638      	mov	r0, r7
 80048a6:	f7ff ff6b 	bl	8004780 <__ssputs_r>
 80048aa:	3001      	adds	r0, #1
 80048ac:	f000 80a7 	beq.w	80049fe <_svfiprintf_r+0x1c6>
 80048b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80048b2:	445a      	add	r2, fp
 80048b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80048b6:	f89a 3000 	ldrb.w	r3, [sl]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	f000 809f 	beq.w	80049fe <_svfiprintf_r+0x1c6>
 80048c0:	2300      	movs	r3, #0
 80048c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80048c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048ca:	f10a 0a01 	add.w	sl, sl, #1
 80048ce:	9304      	str	r3, [sp, #16]
 80048d0:	9307      	str	r3, [sp, #28]
 80048d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80048d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80048d8:	4654      	mov	r4, sl
 80048da:	2205      	movs	r2, #5
 80048dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048e0:	484e      	ldr	r0, [pc, #312]	@ (8004a1c <_svfiprintf_r+0x1e4>)
 80048e2:	f7fb fc75 	bl	80001d0 <memchr>
 80048e6:	9a04      	ldr	r2, [sp, #16]
 80048e8:	b9d8      	cbnz	r0, 8004922 <_svfiprintf_r+0xea>
 80048ea:	06d0      	lsls	r0, r2, #27
 80048ec:	bf44      	itt	mi
 80048ee:	2320      	movmi	r3, #32
 80048f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048f4:	0711      	lsls	r1, r2, #28
 80048f6:	bf44      	itt	mi
 80048f8:	232b      	movmi	r3, #43	@ 0x2b
 80048fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80048fe:	f89a 3000 	ldrb.w	r3, [sl]
 8004902:	2b2a      	cmp	r3, #42	@ 0x2a
 8004904:	d015      	beq.n	8004932 <_svfiprintf_r+0xfa>
 8004906:	9a07      	ldr	r2, [sp, #28]
 8004908:	4654      	mov	r4, sl
 800490a:	2000      	movs	r0, #0
 800490c:	f04f 0c0a 	mov.w	ip, #10
 8004910:	4621      	mov	r1, r4
 8004912:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004916:	3b30      	subs	r3, #48	@ 0x30
 8004918:	2b09      	cmp	r3, #9
 800491a:	d94b      	bls.n	80049b4 <_svfiprintf_r+0x17c>
 800491c:	b1b0      	cbz	r0, 800494c <_svfiprintf_r+0x114>
 800491e:	9207      	str	r2, [sp, #28]
 8004920:	e014      	b.n	800494c <_svfiprintf_r+0x114>
 8004922:	eba0 0308 	sub.w	r3, r0, r8
 8004926:	fa09 f303 	lsl.w	r3, r9, r3
 800492a:	4313      	orrs	r3, r2
 800492c:	9304      	str	r3, [sp, #16]
 800492e:	46a2      	mov	sl, r4
 8004930:	e7d2      	b.n	80048d8 <_svfiprintf_r+0xa0>
 8004932:	9b03      	ldr	r3, [sp, #12]
 8004934:	1d19      	adds	r1, r3, #4
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	9103      	str	r1, [sp, #12]
 800493a:	2b00      	cmp	r3, #0
 800493c:	bfbb      	ittet	lt
 800493e:	425b      	neglt	r3, r3
 8004940:	f042 0202 	orrlt.w	r2, r2, #2
 8004944:	9307      	strge	r3, [sp, #28]
 8004946:	9307      	strlt	r3, [sp, #28]
 8004948:	bfb8      	it	lt
 800494a:	9204      	strlt	r2, [sp, #16]
 800494c:	7823      	ldrb	r3, [r4, #0]
 800494e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004950:	d10a      	bne.n	8004968 <_svfiprintf_r+0x130>
 8004952:	7863      	ldrb	r3, [r4, #1]
 8004954:	2b2a      	cmp	r3, #42	@ 0x2a
 8004956:	d132      	bne.n	80049be <_svfiprintf_r+0x186>
 8004958:	9b03      	ldr	r3, [sp, #12]
 800495a:	1d1a      	adds	r2, r3, #4
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	9203      	str	r2, [sp, #12]
 8004960:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004964:	3402      	adds	r4, #2
 8004966:	9305      	str	r3, [sp, #20]
 8004968:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004a2c <_svfiprintf_r+0x1f4>
 800496c:	7821      	ldrb	r1, [r4, #0]
 800496e:	2203      	movs	r2, #3
 8004970:	4650      	mov	r0, sl
 8004972:	f7fb fc2d 	bl	80001d0 <memchr>
 8004976:	b138      	cbz	r0, 8004988 <_svfiprintf_r+0x150>
 8004978:	9b04      	ldr	r3, [sp, #16]
 800497a:	eba0 000a 	sub.w	r0, r0, sl
 800497e:	2240      	movs	r2, #64	@ 0x40
 8004980:	4082      	lsls	r2, r0
 8004982:	4313      	orrs	r3, r2
 8004984:	3401      	adds	r4, #1
 8004986:	9304      	str	r3, [sp, #16]
 8004988:	f814 1b01 	ldrb.w	r1, [r4], #1
 800498c:	4824      	ldr	r0, [pc, #144]	@ (8004a20 <_svfiprintf_r+0x1e8>)
 800498e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004992:	2206      	movs	r2, #6
 8004994:	f7fb fc1c 	bl	80001d0 <memchr>
 8004998:	2800      	cmp	r0, #0
 800499a:	d036      	beq.n	8004a0a <_svfiprintf_r+0x1d2>
 800499c:	4b21      	ldr	r3, [pc, #132]	@ (8004a24 <_svfiprintf_r+0x1ec>)
 800499e:	bb1b      	cbnz	r3, 80049e8 <_svfiprintf_r+0x1b0>
 80049a0:	9b03      	ldr	r3, [sp, #12]
 80049a2:	3307      	adds	r3, #7
 80049a4:	f023 0307 	bic.w	r3, r3, #7
 80049a8:	3308      	adds	r3, #8
 80049aa:	9303      	str	r3, [sp, #12]
 80049ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049ae:	4433      	add	r3, r6
 80049b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80049b2:	e76a      	b.n	800488a <_svfiprintf_r+0x52>
 80049b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80049b8:	460c      	mov	r4, r1
 80049ba:	2001      	movs	r0, #1
 80049bc:	e7a8      	b.n	8004910 <_svfiprintf_r+0xd8>
 80049be:	2300      	movs	r3, #0
 80049c0:	3401      	adds	r4, #1
 80049c2:	9305      	str	r3, [sp, #20]
 80049c4:	4619      	mov	r1, r3
 80049c6:	f04f 0c0a 	mov.w	ip, #10
 80049ca:	4620      	mov	r0, r4
 80049cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049d0:	3a30      	subs	r2, #48	@ 0x30
 80049d2:	2a09      	cmp	r2, #9
 80049d4:	d903      	bls.n	80049de <_svfiprintf_r+0x1a6>
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0c6      	beq.n	8004968 <_svfiprintf_r+0x130>
 80049da:	9105      	str	r1, [sp, #20]
 80049dc:	e7c4      	b.n	8004968 <_svfiprintf_r+0x130>
 80049de:	fb0c 2101 	mla	r1, ip, r1, r2
 80049e2:	4604      	mov	r4, r0
 80049e4:	2301      	movs	r3, #1
 80049e6:	e7f0      	b.n	80049ca <_svfiprintf_r+0x192>
 80049e8:	ab03      	add	r3, sp, #12
 80049ea:	9300      	str	r3, [sp, #0]
 80049ec:	462a      	mov	r2, r5
 80049ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004a28 <_svfiprintf_r+0x1f0>)
 80049f0:	a904      	add	r1, sp, #16
 80049f2:	4638      	mov	r0, r7
 80049f4:	f3af 8000 	nop.w
 80049f8:	1c42      	adds	r2, r0, #1
 80049fa:	4606      	mov	r6, r0
 80049fc:	d1d6      	bne.n	80049ac <_svfiprintf_r+0x174>
 80049fe:	89ab      	ldrh	r3, [r5, #12]
 8004a00:	065b      	lsls	r3, r3, #25
 8004a02:	f53f af2d 	bmi.w	8004860 <_svfiprintf_r+0x28>
 8004a06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a08:	e72c      	b.n	8004864 <_svfiprintf_r+0x2c>
 8004a0a:	ab03      	add	r3, sp, #12
 8004a0c:	9300      	str	r3, [sp, #0]
 8004a0e:	462a      	mov	r2, r5
 8004a10:	4b05      	ldr	r3, [pc, #20]	@ (8004a28 <_svfiprintf_r+0x1f0>)
 8004a12:	a904      	add	r1, sp, #16
 8004a14:	4638      	mov	r0, r7
 8004a16:	f000 f91b 	bl	8004c50 <_printf_i>
 8004a1a:	e7ed      	b.n	80049f8 <_svfiprintf_r+0x1c0>
 8004a1c:	080050b8 	.word	0x080050b8
 8004a20:	080050c2 	.word	0x080050c2
 8004a24:	00000000 	.word	0x00000000
 8004a28:	08004781 	.word	0x08004781
 8004a2c:	080050be 	.word	0x080050be

08004a30 <sbrk_aligned>:
 8004a30:	b570      	push	{r4, r5, r6, lr}
 8004a32:	4e0f      	ldr	r6, [pc, #60]	@ (8004a70 <sbrk_aligned+0x40>)
 8004a34:	460c      	mov	r4, r1
 8004a36:	6831      	ldr	r1, [r6, #0]
 8004a38:	4605      	mov	r5, r0
 8004a3a:	b911      	cbnz	r1, 8004a42 <sbrk_aligned+0x12>
 8004a3c:	f000 fa7a 	bl	8004f34 <_sbrk_r>
 8004a40:	6030      	str	r0, [r6, #0]
 8004a42:	4621      	mov	r1, r4
 8004a44:	4628      	mov	r0, r5
 8004a46:	f000 fa75 	bl	8004f34 <_sbrk_r>
 8004a4a:	1c43      	adds	r3, r0, #1
 8004a4c:	d103      	bne.n	8004a56 <sbrk_aligned+0x26>
 8004a4e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004a52:	4620      	mov	r0, r4
 8004a54:	bd70      	pop	{r4, r5, r6, pc}
 8004a56:	1cc4      	adds	r4, r0, #3
 8004a58:	f024 0403 	bic.w	r4, r4, #3
 8004a5c:	42a0      	cmp	r0, r4
 8004a5e:	d0f8      	beq.n	8004a52 <sbrk_aligned+0x22>
 8004a60:	1a21      	subs	r1, r4, r0
 8004a62:	4628      	mov	r0, r5
 8004a64:	f000 fa66 	bl	8004f34 <_sbrk_r>
 8004a68:	3001      	adds	r0, #1
 8004a6a:	d1f2      	bne.n	8004a52 <sbrk_aligned+0x22>
 8004a6c:	e7ef      	b.n	8004a4e <sbrk_aligned+0x1e>
 8004a6e:	bf00      	nop
 8004a70:	200011ac 	.word	0x200011ac

08004a74 <_malloc_r>:
 8004a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a78:	1ccd      	adds	r5, r1, #3
 8004a7a:	f025 0503 	bic.w	r5, r5, #3
 8004a7e:	3508      	adds	r5, #8
 8004a80:	2d0c      	cmp	r5, #12
 8004a82:	bf38      	it	cc
 8004a84:	250c      	movcc	r5, #12
 8004a86:	2d00      	cmp	r5, #0
 8004a88:	4606      	mov	r6, r0
 8004a8a:	db01      	blt.n	8004a90 <_malloc_r+0x1c>
 8004a8c:	42a9      	cmp	r1, r5
 8004a8e:	d904      	bls.n	8004a9a <_malloc_r+0x26>
 8004a90:	230c      	movs	r3, #12
 8004a92:	6033      	str	r3, [r6, #0]
 8004a94:	2000      	movs	r0, #0
 8004a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004b70 <_malloc_r+0xfc>
 8004a9e:	f000 f9f5 	bl	8004e8c <__malloc_lock>
 8004aa2:	f8d8 3000 	ldr.w	r3, [r8]
 8004aa6:	461c      	mov	r4, r3
 8004aa8:	bb44      	cbnz	r4, 8004afc <_malloc_r+0x88>
 8004aaa:	4629      	mov	r1, r5
 8004aac:	4630      	mov	r0, r6
 8004aae:	f7ff ffbf 	bl	8004a30 <sbrk_aligned>
 8004ab2:	1c43      	adds	r3, r0, #1
 8004ab4:	4604      	mov	r4, r0
 8004ab6:	d158      	bne.n	8004b6a <_malloc_r+0xf6>
 8004ab8:	f8d8 4000 	ldr.w	r4, [r8]
 8004abc:	4627      	mov	r7, r4
 8004abe:	2f00      	cmp	r7, #0
 8004ac0:	d143      	bne.n	8004b4a <_malloc_r+0xd6>
 8004ac2:	2c00      	cmp	r4, #0
 8004ac4:	d04b      	beq.n	8004b5e <_malloc_r+0xea>
 8004ac6:	6823      	ldr	r3, [r4, #0]
 8004ac8:	4639      	mov	r1, r7
 8004aca:	4630      	mov	r0, r6
 8004acc:	eb04 0903 	add.w	r9, r4, r3
 8004ad0:	f000 fa30 	bl	8004f34 <_sbrk_r>
 8004ad4:	4581      	cmp	r9, r0
 8004ad6:	d142      	bne.n	8004b5e <_malloc_r+0xea>
 8004ad8:	6821      	ldr	r1, [r4, #0]
 8004ada:	1a6d      	subs	r5, r5, r1
 8004adc:	4629      	mov	r1, r5
 8004ade:	4630      	mov	r0, r6
 8004ae0:	f7ff ffa6 	bl	8004a30 <sbrk_aligned>
 8004ae4:	3001      	adds	r0, #1
 8004ae6:	d03a      	beq.n	8004b5e <_malloc_r+0xea>
 8004ae8:	6823      	ldr	r3, [r4, #0]
 8004aea:	442b      	add	r3, r5
 8004aec:	6023      	str	r3, [r4, #0]
 8004aee:	f8d8 3000 	ldr.w	r3, [r8]
 8004af2:	685a      	ldr	r2, [r3, #4]
 8004af4:	bb62      	cbnz	r2, 8004b50 <_malloc_r+0xdc>
 8004af6:	f8c8 7000 	str.w	r7, [r8]
 8004afa:	e00f      	b.n	8004b1c <_malloc_r+0xa8>
 8004afc:	6822      	ldr	r2, [r4, #0]
 8004afe:	1b52      	subs	r2, r2, r5
 8004b00:	d420      	bmi.n	8004b44 <_malloc_r+0xd0>
 8004b02:	2a0b      	cmp	r2, #11
 8004b04:	d917      	bls.n	8004b36 <_malloc_r+0xc2>
 8004b06:	1961      	adds	r1, r4, r5
 8004b08:	42a3      	cmp	r3, r4
 8004b0a:	6025      	str	r5, [r4, #0]
 8004b0c:	bf18      	it	ne
 8004b0e:	6059      	strne	r1, [r3, #4]
 8004b10:	6863      	ldr	r3, [r4, #4]
 8004b12:	bf08      	it	eq
 8004b14:	f8c8 1000 	streq.w	r1, [r8]
 8004b18:	5162      	str	r2, [r4, r5]
 8004b1a:	604b      	str	r3, [r1, #4]
 8004b1c:	4630      	mov	r0, r6
 8004b1e:	f000 f9bb 	bl	8004e98 <__malloc_unlock>
 8004b22:	f104 000b 	add.w	r0, r4, #11
 8004b26:	1d23      	adds	r3, r4, #4
 8004b28:	f020 0007 	bic.w	r0, r0, #7
 8004b2c:	1ac2      	subs	r2, r0, r3
 8004b2e:	bf1c      	itt	ne
 8004b30:	1a1b      	subne	r3, r3, r0
 8004b32:	50a3      	strne	r3, [r4, r2]
 8004b34:	e7af      	b.n	8004a96 <_malloc_r+0x22>
 8004b36:	6862      	ldr	r2, [r4, #4]
 8004b38:	42a3      	cmp	r3, r4
 8004b3a:	bf0c      	ite	eq
 8004b3c:	f8c8 2000 	streq.w	r2, [r8]
 8004b40:	605a      	strne	r2, [r3, #4]
 8004b42:	e7eb      	b.n	8004b1c <_malloc_r+0xa8>
 8004b44:	4623      	mov	r3, r4
 8004b46:	6864      	ldr	r4, [r4, #4]
 8004b48:	e7ae      	b.n	8004aa8 <_malloc_r+0x34>
 8004b4a:	463c      	mov	r4, r7
 8004b4c:	687f      	ldr	r7, [r7, #4]
 8004b4e:	e7b6      	b.n	8004abe <_malloc_r+0x4a>
 8004b50:	461a      	mov	r2, r3
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	42a3      	cmp	r3, r4
 8004b56:	d1fb      	bne.n	8004b50 <_malloc_r+0xdc>
 8004b58:	2300      	movs	r3, #0
 8004b5a:	6053      	str	r3, [r2, #4]
 8004b5c:	e7de      	b.n	8004b1c <_malloc_r+0xa8>
 8004b5e:	230c      	movs	r3, #12
 8004b60:	6033      	str	r3, [r6, #0]
 8004b62:	4630      	mov	r0, r6
 8004b64:	f000 f998 	bl	8004e98 <__malloc_unlock>
 8004b68:	e794      	b.n	8004a94 <_malloc_r+0x20>
 8004b6a:	6005      	str	r5, [r0, #0]
 8004b6c:	e7d6      	b.n	8004b1c <_malloc_r+0xa8>
 8004b6e:	bf00      	nop
 8004b70:	200011b0 	.word	0x200011b0

08004b74 <_printf_common>:
 8004b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b78:	4616      	mov	r6, r2
 8004b7a:	4698      	mov	r8, r3
 8004b7c:	688a      	ldr	r2, [r1, #8]
 8004b7e:	690b      	ldr	r3, [r1, #16]
 8004b80:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b84:	4293      	cmp	r3, r2
 8004b86:	bfb8      	it	lt
 8004b88:	4613      	movlt	r3, r2
 8004b8a:	6033      	str	r3, [r6, #0]
 8004b8c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004b90:	4607      	mov	r7, r0
 8004b92:	460c      	mov	r4, r1
 8004b94:	b10a      	cbz	r2, 8004b9a <_printf_common+0x26>
 8004b96:	3301      	adds	r3, #1
 8004b98:	6033      	str	r3, [r6, #0]
 8004b9a:	6823      	ldr	r3, [r4, #0]
 8004b9c:	0699      	lsls	r1, r3, #26
 8004b9e:	bf42      	ittt	mi
 8004ba0:	6833      	ldrmi	r3, [r6, #0]
 8004ba2:	3302      	addmi	r3, #2
 8004ba4:	6033      	strmi	r3, [r6, #0]
 8004ba6:	6825      	ldr	r5, [r4, #0]
 8004ba8:	f015 0506 	ands.w	r5, r5, #6
 8004bac:	d106      	bne.n	8004bbc <_printf_common+0x48>
 8004bae:	f104 0a19 	add.w	sl, r4, #25
 8004bb2:	68e3      	ldr	r3, [r4, #12]
 8004bb4:	6832      	ldr	r2, [r6, #0]
 8004bb6:	1a9b      	subs	r3, r3, r2
 8004bb8:	42ab      	cmp	r3, r5
 8004bba:	dc26      	bgt.n	8004c0a <_printf_common+0x96>
 8004bbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004bc0:	6822      	ldr	r2, [r4, #0]
 8004bc2:	3b00      	subs	r3, #0
 8004bc4:	bf18      	it	ne
 8004bc6:	2301      	movne	r3, #1
 8004bc8:	0692      	lsls	r2, r2, #26
 8004bca:	d42b      	bmi.n	8004c24 <_printf_common+0xb0>
 8004bcc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004bd0:	4641      	mov	r1, r8
 8004bd2:	4638      	mov	r0, r7
 8004bd4:	47c8      	blx	r9
 8004bd6:	3001      	adds	r0, #1
 8004bd8:	d01e      	beq.n	8004c18 <_printf_common+0xa4>
 8004bda:	6823      	ldr	r3, [r4, #0]
 8004bdc:	6922      	ldr	r2, [r4, #16]
 8004bde:	f003 0306 	and.w	r3, r3, #6
 8004be2:	2b04      	cmp	r3, #4
 8004be4:	bf02      	ittt	eq
 8004be6:	68e5      	ldreq	r5, [r4, #12]
 8004be8:	6833      	ldreq	r3, [r6, #0]
 8004bea:	1aed      	subeq	r5, r5, r3
 8004bec:	68a3      	ldr	r3, [r4, #8]
 8004bee:	bf0c      	ite	eq
 8004bf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bf4:	2500      	movne	r5, #0
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	bfc4      	itt	gt
 8004bfa:	1a9b      	subgt	r3, r3, r2
 8004bfc:	18ed      	addgt	r5, r5, r3
 8004bfe:	2600      	movs	r6, #0
 8004c00:	341a      	adds	r4, #26
 8004c02:	42b5      	cmp	r5, r6
 8004c04:	d11a      	bne.n	8004c3c <_printf_common+0xc8>
 8004c06:	2000      	movs	r0, #0
 8004c08:	e008      	b.n	8004c1c <_printf_common+0xa8>
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	4652      	mov	r2, sl
 8004c0e:	4641      	mov	r1, r8
 8004c10:	4638      	mov	r0, r7
 8004c12:	47c8      	blx	r9
 8004c14:	3001      	adds	r0, #1
 8004c16:	d103      	bne.n	8004c20 <_printf_common+0xac>
 8004c18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c20:	3501      	adds	r5, #1
 8004c22:	e7c6      	b.n	8004bb2 <_printf_common+0x3e>
 8004c24:	18e1      	adds	r1, r4, r3
 8004c26:	1c5a      	adds	r2, r3, #1
 8004c28:	2030      	movs	r0, #48	@ 0x30
 8004c2a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c2e:	4422      	add	r2, r4
 8004c30:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c38:	3302      	adds	r3, #2
 8004c3a:	e7c7      	b.n	8004bcc <_printf_common+0x58>
 8004c3c:	2301      	movs	r3, #1
 8004c3e:	4622      	mov	r2, r4
 8004c40:	4641      	mov	r1, r8
 8004c42:	4638      	mov	r0, r7
 8004c44:	47c8      	blx	r9
 8004c46:	3001      	adds	r0, #1
 8004c48:	d0e6      	beq.n	8004c18 <_printf_common+0xa4>
 8004c4a:	3601      	adds	r6, #1
 8004c4c:	e7d9      	b.n	8004c02 <_printf_common+0x8e>
	...

08004c50 <_printf_i>:
 8004c50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c54:	7e0f      	ldrb	r7, [r1, #24]
 8004c56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c58:	2f78      	cmp	r7, #120	@ 0x78
 8004c5a:	4691      	mov	r9, r2
 8004c5c:	4680      	mov	r8, r0
 8004c5e:	460c      	mov	r4, r1
 8004c60:	469a      	mov	sl, r3
 8004c62:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c66:	d807      	bhi.n	8004c78 <_printf_i+0x28>
 8004c68:	2f62      	cmp	r7, #98	@ 0x62
 8004c6a:	d80a      	bhi.n	8004c82 <_printf_i+0x32>
 8004c6c:	2f00      	cmp	r7, #0
 8004c6e:	f000 80d1 	beq.w	8004e14 <_printf_i+0x1c4>
 8004c72:	2f58      	cmp	r7, #88	@ 0x58
 8004c74:	f000 80b8 	beq.w	8004de8 <_printf_i+0x198>
 8004c78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c7c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004c80:	e03a      	b.n	8004cf8 <_printf_i+0xa8>
 8004c82:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004c86:	2b15      	cmp	r3, #21
 8004c88:	d8f6      	bhi.n	8004c78 <_printf_i+0x28>
 8004c8a:	a101      	add	r1, pc, #4	@ (adr r1, 8004c90 <_printf_i+0x40>)
 8004c8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c90:	08004ce9 	.word	0x08004ce9
 8004c94:	08004cfd 	.word	0x08004cfd
 8004c98:	08004c79 	.word	0x08004c79
 8004c9c:	08004c79 	.word	0x08004c79
 8004ca0:	08004c79 	.word	0x08004c79
 8004ca4:	08004c79 	.word	0x08004c79
 8004ca8:	08004cfd 	.word	0x08004cfd
 8004cac:	08004c79 	.word	0x08004c79
 8004cb0:	08004c79 	.word	0x08004c79
 8004cb4:	08004c79 	.word	0x08004c79
 8004cb8:	08004c79 	.word	0x08004c79
 8004cbc:	08004dfb 	.word	0x08004dfb
 8004cc0:	08004d27 	.word	0x08004d27
 8004cc4:	08004db5 	.word	0x08004db5
 8004cc8:	08004c79 	.word	0x08004c79
 8004ccc:	08004c79 	.word	0x08004c79
 8004cd0:	08004e1d 	.word	0x08004e1d
 8004cd4:	08004c79 	.word	0x08004c79
 8004cd8:	08004d27 	.word	0x08004d27
 8004cdc:	08004c79 	.word	0x08004c79
 8004ce0:	08004c79 	.word	0x08004c79
 8004ce4:	08004dbd 	.word	0x08004dbd
 8004ce8:	6833      	ldr	r3, [r6, #0]
 8004cea:	1d1a      	adds	r2, r3, #4
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	6032      	str	r2, [r6, #0]
 8004cf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004cf4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e09c      	b.n	8004e36 <_printf_i+0x1e6>
 8004cfc:	6833      	ldr	r3, [r6, #0]
 8004cfe:	6820      	ldr	r0, [r4, #0]
 8004d00:	1d19      	adds	r1, r3, #4
 8004d02:	6031      	str	r1, [r6, #0]
 8004d04:	0606      	lsls	r6, r0, #24
 8004d06:	d501      	bpl.n	8004d0c <_printf_i+0xbc>
 8004d08:	681d      	ldr	r5, [r3, #0]
 8004d0a:	e003      	b.n	8004d14 <_printf_i+0xc4>
 8004d0c:	0645      	lsls	r5, r0, #25
 8004d0e:	d5fb      	bpl.n	8004d08 <_printf_i+0xb8>
 8004d10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d14:	2d00      	cmp	r5, #0
 8004d16:	da03      	bge.n	8004d20 <_printf_i+0xd0>
 8004d18:	232d      	movs	r3, #45	@ 0x2d
 8004d1a:	426d      	negs	r5, r5
 8004d1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d20:	4858      	ldr	r0, [pc, #352]	@ (8004e84 <_printf_i+0x234>)
 8004d22:	230a      	movs	r3, #10
 8004d24:	e011      	b.n	8004d4a <_printf_i+0xfa>
 8004d26:	6821      	ldr	r1, [r4, #0]
 8004d28:	6833      	ldr	r3, [r6, #0]
 8004d2a:	0608      	lsls	r0, r1, #24
 8004d2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d30:	d402      	bmi.n	8004d38 <_printf_i+0xe8>
 8004d32:	0649      	lsls	r1, r1, #25
 8004d34:	bf48      	it	mi
 8004d36:	b2ad      	uxthmi	r5, r5
 8004d38:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d3a:	4852      	ldr	r0, [pc, #328]	@ (8004e84 <_printf_i+0x234>)
 8004d3c:	6033      	str	r3, [r6, #0]
 8004d3e:	bf14      	ite	ne
 8004d40:	230a      	movne	r3, #10
 8004d42:	2308      	moveq	r3, #8
 8004d44:	2100      	movs	r1, #0
 8004d46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d4a:	6866      	ldr	r6, [r4, #4]
 8004d4c:	60a6      	str	r6, [r4, #8]
 8004d4e:	2e00      	cmp	r6, #0
 8004d50:	db05      	blt.n	8004d5e <_printf_i+0x10e>
 8004d52:	6821      	ldr	r1, [r4, #0]
 8004d54:	432e      	orrs	r6, r5
 8004d56:	f021 0104 	bic.w	r1, r1, #4
 8004d5a:	6021      	str	r1, [r4, #0]
 8004d5c:	d04b      	beq.n	8004df6 <_printf_i+0x1a6>
 8004d5e:	4616      	mov	r6, r2
 8004d60:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d64:	fb03 5711 	mls	r7, r3, r1, r5
 8004d68:	5dc7      	ldrb	r7, [r0, r7]
 8004d6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d6e:	462f      	mov	r7, r5
 8004d70:	42bb      	cmp	r3, r7
 8004d72:	460d      	mov	r5, r1
 8004d74:	d9f4      	bls.n	8004d60 <_printf_i+0x110>
 8004d76:	2b08      	cmp	r3, #8
 8004d78:	d10b      	bne.n	8004d92 <_printf_i+0x142>
 8004d7a:	6823      	ldr	r3, [r4, #0]
 8004d7c:	07df      	lsls	r7, r3, #31
 8004d7e:	d508      	bpl.n	8004d92 <_printf_i+0x142>
 8004d80:	6923      	ldr	r3, [r4, #16]
 8004d82:	6861      	ldr	r1, [r4, #4]
 8004d84:	4299      	cmp	r1, r3
 8004d86:	bfde      	ittt	le
 8004d88:	2330      	movle	r3, #48	@ 0x30
 8004d8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d8e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004d92:	1b92      	subs	r2, r2, r6
 8004d94:	6122      	str	r2, [r4, #16]
 8004d96:	f8cd a000 	str.w	sl, [sp]
 8004d9a:	464b      	mov	r3, r9
 8004d9c:	aa03      	add	r2, sp, #12
 8004d9e:	4621      	mov	r1, r4
 8004da0:	4640      	mov	r0, r8
 8004da2:	f7ff fee7 	bl	8004b74 <_printf_common>
 8004da6:	3001      	adds	r0, #1
 8004da8:	d14a      	bne.n	8004e40 <_printf_i+0x1f0>
 8004daa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004dae:	b004      	add	sp, #16
 8004db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004db4:	6823      	ldr	r3, [r4, #0]
 8004db6:	f043 0320 	orr.w	r3, r3, #32
 8004dba:	6023      	str	r3, [r4, #0]
 8004dbc:	4832      	ldr	r0, [pc, #200]	@ (8004e88 <_printf_i+0x238>)
 8004dbe:	2778      	movs	r7, #120	@ 0x78
 8004dc0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004dc4:	6823      	ldr	r3, [r4, #0]
 8004dc6:	6831      	ldr	r1, [r6, #0]
 8004dc8:	061f      	lsls	r7, r3, #24
 8004dca:	f851 5b04 	ldr.w	r5, [r1], #4
 8004dce:	d402      	bmi.n	8004dd6 <_printf_i+0x186>
 8004dd0:	065f      	lsls	r7, r3, #25
 8004dd2:	bf48      	it	mi
 8004dd4:	b2ad      	uxthmi	r5, r5
 8004dd6:	6031      	str	r1, [r6, #0]
 8004dd8:	07d9      	lsls	r1, r3, #31
 8004dda:	bf44      	itt	mi
 8004ddc:	f043 0320 	orrmi.w	r3, r3, #32
 8004de0:	6023      	strmi	r3, [r4, #0]
 8004de2:	b11d      	cbz	r5, 8004dec <_printf_i+0x19c>
 8004de4:	2310      	movs	r3, #16
 8004de6:	e7ad      	b.n	8004d44 <_printf_i+0xf4>
 8004de8:	4826      	ldr	r0, [pc, #152]	@ (8004e84 <_printf_i+0x234>)
 8004dea:	e7e9      	b.n	8004dc0 <_printf_i+0x170>
 8004dec:	6823      	ldr	r3, [r4, #0]
 8004dee:	f023 0320 	bic.w	r3, r3, #32
 8004df2:	6023      	str	r3, [r4, #0]
 8004df4:	e7f6      	b.n	8004de4 <_printf_i+0x194>
 8004df6:	4616      	mov	r6, r2
 8004df8:	e7bd      	b.n	8004d76 <_printf_i+0x126>
 8004dfa:	6833      	ldr	r3, [r6, #0]
 8004dfc:	6825      	ldr	r5, [r4, #0]
 8004dfe:	6961      	ldr	r1, [r4, #20]
 8004e00:	1d18      	adds	r0, r3, #4
 8004e02:	6030      	str	r0, [r6, #0]
 8004e04:	062e      	lsls	r6, r5, #24
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	d501      	bpl.n	8004e0e <_printf_i+0x1be>
 8004e0a:	6019      	str	r1, [r3, #0]
 8004e0c:	e002      	b.n	8004e14 <_printf_i+0x1c4>
 8004e0e:	0668      	lsls	r0, r5, #25
 8004e10:	d5fb      	bpl.n	8004e0a <_printf_i+0x1ba>
 8004e12:	8019      	strh	r1, [r3, #0]
 8004e14:	2300      	movs	r3, #0
 8004e16:	6123      	str	r3, [r4, #16]
 8004e18:	4616      	mov	r6, r2
 8004e1a:	e7bc      	b.n	8004d96 <_printf_i+0x146>
 8004e1c:	6833      	ldr	r3, [r6, #0]
 8004e1e:	1d1a      	adds	r2, r3, #4
 8004e20:	6032      	str	r2, [r6, #0]
 8004e22:	681e      	ldr	r6, [r3, #0]
 8004e24:	6862      	ldr	r2, [r4, #4]
 8004e26:	2100      	movs	r1, #0
 8004e28:	4630      	mov	r0, r6
 8004e2a:	f7fb f9d1 	bl	80001d0 <memchr>
 8004e2e:	b108      	cbz	r0, 8004e34 <_printf_i+0x1e4>
 8004e30:	1b80      	subs	r0, r0, r6
 8004e32:	6060      	str	r0, [r4, #4]
 8004e34:	6863      	ldr	r3, [r4, #4]
 8004e36:	6123      	str	r3, [r4, #16]
 8004e38:	2300      	movs	r3, #0
 8004e3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e3e:	e7aa      	b.n	8004d96 <_printf_i+0x146>
 8004e40:	6923      	ldr	r3, [r4, #16]
 8004e42:	4632      	mov	r2, r6
 8004e44:	4649      	mov	r1, r9
 8004e46:	4640      	mov	r0, r8
 8004e48:	47d0      	blx	sl
 8004e4a:	3001      	adds	r0, #1
 8004e4c:	d0ad      	beq.n	8004daa <_printf_i+0x15a>
 8004e4e:	6823      	ldr	r3, [r4, #0]
 8004e50:	079b      	lsls	r3, r3, #30
 8004e52:	d413      	bmi.n	8004e7c <_printf_i+0x22c>
 8004e54:	68e0      	ldr	r0, [r4, #12]
 8004e56:	9b03      	ldr	r3, [sp, #12]
 8004e58:	4298      	cmp	r0, r3
 8004e5a:	bfb8      	it	lt
 8004e5c:	4618      	movlt	r0, r3
 8004e5e:	e7a6      	b.n	8004dae <_printf_i+0x15e>
 8004e60:	2301      	movs	r3, #1
 8004e62:	4632      	mov	r2, r6
 8004e64:	4649      	mov	r1, r9
 8004e66:	4640      	mov	r0, r8
 8004e68:	47d0      	blx	sl
 8004e6a:	3001      	adds	r0, #1
 8004e6c:	d09d      	beq.n	8004daa <_printf_i+0x15a>
 8004e6e:	3501      	adds	r5, #1
 8004e70:	68e3      	ldr	r3, [r4, #12]
 8004e72:	9903      	ldr	r1, [sp, #12]
 8004e74:	1a5b      	subs	r3, r3, r1
 8004e76:	42ab      	cmp	r3, r5
 8004e78:	dcf2      	bgt.n	8004e60 <_printf_i+0x210>
 8004e7a:	e7eb      	b.n	8004e54 <_printf_i+0x204>
 8004e7c:	2500      	movs	r5, #0
 8004e7e:	f104 0619 	add.w	r6, r4, #25
 8004e82:	e7f5      	b.n	8004e70 <_printf_i+0x220>
 8004e84:	080050c9 	.word	0x080050c9
 8004e88:	080050da 	.word	0x080050da

08004e8c <__malloc_lock>:
 8004e8c:	4801      	ldr	r0, [pc, #4]	@ (8004e94 <__malloc_lock+0x8>)
 8004e8e:	f7ff bc67 	b.w	8004760 <__retarget_lock_acquire_recursive>
 8004e92:	bf00      	nop
 8004e94:	200011a8 	.word	0x200011a8

08004e98 <__malloc_unlock>:
 8004e98:	4801      	ldr	r0, [pc, #4]	@ (8004ea0 <__malloc_unlock+0x8>)
 8004e9a:	f7ff bc62 	b.w	8004762 <__retarget_lock_release_recursive>
 8004e9e:	bf00      	nop
 8004ea0:	200011a8 	.word	0x200011a8

08004ea4 <_realloc_r>:
 8004ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ea8:	4607      	mov	r7, r0
 8004eaa:	4614      	mov	r4, r2
 8004eac:	460d      	mov	r5, r1
 8004eae:	b921      	cbnz	r1, 8004eba <_realloc_r+0x16>
 8004eb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004eb4:	4611      	mov	r1, r2
 8004eb6:	f7ff bddd 	b.w	8004a74 <_malloc_r>
 8004eba:	b92a      	cbnz	r2, 8004ec8 <_realloc_r+0x24>
 8004ebc:	f000 f84a 	bl	8004f54 <_free_r>
 8004ec0:	4625      	mov	r5, r4
 8004ec2:	4628      	mov	r0, r5
 8004ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ec8:	f000 f88e 	bl	8004fe8 <_malloc_usable_size_r>
 8004ecc:	4284      	cmp	r4, r0
 8004ece:	4606      	mov	r6, r0
 8004ed0:	d802      	bhi.n	8004ed8 <_realloc_r+0x34>
 8004ed2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004ed6:	d8f4      	bhi.n	8004ec2 <_realloc_r+0x1e>
 8004ed8:	4621      	mov	r1, r4
 8004eda:	4638      	mov	r0, r7
 8004edc:	f7ff fdca 	bl	8004a74 <_malloc_r>
 8004ee0:	4680      	mov	r8, r0
 8004ee2:	b908      	cbnz	r0, 8004ee8 <_realloc_r+0x44>
 8004ee4:	4645      	mov	r5, r8
 8004ee6:	e7ec      	b.n	8004ec2 <_realloc_r+0x1e>
 8004ee8:	42b4      	cmp	r4, r6
 8004eea:	4622      	mov	r2, r4
 8004eec:	4629      	mov	r1, r5
 8004eee:	bf28      	it	cs
 8004ef0:	4632      	movcs	r2, r6
 8004ef2:	f7ff fc37 	bl	8004764 <memcpy>
 8004ef6:	4629      	mov	r1, r5
 8004ef8:	4638      	mov	r0, r7
 8004efa:	f000 f82b 	bl	8004f54 <_free_r>
 8004efe:	e7f1      	b.n	8004ee4 <_realloc_r+0x40>

08004f00 <memmove>:
 8004f00:	4288      	cmp	r0, r1
 8004f02:	b510      	push	{r4, lr}
 8004f04:	eb01 0402 	add.w	r4, r1, r2
 8004f08:	d902      	bls.n	8004f10 <memmove+0x10>
 8004f0a:	4284      	cmp	r4, r0
 8004f0c:	4623      	mov	r3, r4
 8004f0e:	d807      	bhi.n	8004f20 <memmove+0x20>
 8004f10:	1e43      	subs	r3, r0, #1
 8004f12:	42a1      	cmp	r1, r4
 8004f14:	d008      	beq.n	8004f28 <memmove+0x28>
 8004f16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004f1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004f1e:	e7f8      	b.n	8004f12 <memmove+0x12>
 8004f20:	4402      	add	r2, r0
 8004f22:	4601      	mov	r1, r0
 8004f24:	428a      	cmp	r2, r1
 8004f26:	d100      	bne.n	8004f2a <memmove+0x2a>
 8004f28:	bd10      	pop	{r4, pc}
 8004f2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004f2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004f32:	e7f7      	b.n	8004f24 <memmove+0x24>

08004f34 <_sbrk_r>:
 8004f34:	b538      	push	{r3, r4, r5, lr}
 8004f36:	4d06      	ldr	r5, [pc, #24]	@ (8004f50 <_sbrk_r+0x1c>)
 8004f38:	2300      	movs	r3, #0
 8004f3a:	4604      	mov	r4, r0
 8004f3c:	4608      	mov	r0, r1
 8004f3e:	602b      	str	r3, [r5, #0]
 8004f40:	f7fb fd76 	bl	8000a30 <_sbrk>
 8004f44:	1c43      	adds	r3, r0, #1
 8004f46:	d102      	bne.n	8004f4e <_sbrk_r+0x1a>
 8004f48:	682b      	ldr	r3, [r5, #0]
 8004f4a:	b103      	cbz	r3, 8004f4e <_sbrk_r+0x1a>
 8004f4c:	6023      	str	r3, [r4, #0]
 8004f4e:	bd38      	pop	{r3, r4, r5, pc}
 8004f50:	200011b4 	.word	0x200011b4

08004f54 <_free_r>:
 8004f54:	b538      	push	{r3, r4, r5, lr}
 8004f56:	4605      	mov	r5, r0
 8004f58:	2900      	cmp	r1, #0
 8004f5a:	d041      	beq.n	8004fe0 <_free_r+0x8c>
 8004f5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f60:	1f0c      	subs	r4, r1, #4
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	bfb8      	it	lt
 8004f66:	18e4      	addlt	r4, r4, r3
 8004f68:	f7ff ff90 	bl	8004e8c <__malloc_lock>
 8004f6c:	4a1d      	ldr	r2, [pc, #116]	@ (8004fe4 <_free_r+0x90>)
 8004f6e:	6813      	ldr	r3, [r2, #0]
 8004f70:	b933      	cbnz	r3, 8004f80 <_free_r+0x2c>
 8004f72:	6063      	str	r3, [r4, #4]
 8004f74:	6014      	str	r4, [r2, #0]
 8004f76:	4628      	mov	r0, r5
 8004f78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f7c:	f7ff bf8c 	b.w	8004e98 <__malloc_unlock>
 8004f80:	42a3      	cmp	r3, r4
 8004f82:	d908      	bls.n	8004f96 <_free_r+0x42>
 8004f84:	6820      	ldr	r0, [r4, #0]
 8004f86:	1821      	adds	r1, r4, r0
 8004f88:	428b      	cmp	r3, r1
 8004f8a:	bf01      	itttt	eq
 8004f8c:	6819      	ldreq	r1, [r3, #0]
 8004f8e:	685b      	ldreq	r3, [r3, #4]
 8004f90:	1809      	addeq	r1, r1, r0
 8004f92:	6021      	streq	r1, [r4, #0]
 8004f94:	e7ed      	b.n	8004f72 <_free_r+0x1e>
 8004f96:	461a      	mov	r2, r3
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	b10b      	cbz	r3, 8004fa0 <_free_r+0x4c>
 8004f9c:	42a3      	cmp	r3, r4
 8004f9e:	d9fa      	bls.n	8004f96 <_free_r+0x42>
 8004fa0:	6811      	ldr	r1, [r2, #0]
 8004fa2:	1850      	adds	r0, r2, r1
 8004fa4:	42a0      	cmp	r0, r4
 8004fa6:	d10b      	bne.n	8004fc0 <_free_r+0x6c>
 8004fa8:	6820      	ldr	r0, [r4, #0]
 8004faa:	4401      	add	r1, r0
 8004fac:	1850      	adds	r0, r2, r1
 8004fae:	4283      	cmp	r3, r0
 8004fb0:	6011      	str	r1, [r2, #0]
 8004fb2:	d1e0      	bne.n	8004f76 <_free_r+0x22>
 8004fb4:	6818      	ldr	r0, [r3, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	6053      	str	r3, [r2, #4]
 8004fba:	4408      	add	r0, r1
 8004fbc:	6010      	str	r0, [r2, #0]
 8004fbe:	e7da      	b.n	8004f76 <_free_r+0x22>
 8004fc0:	d902      	bls.n	8004fc8 <_free_r+0x74>
 8004fc2:	230c      	movs	r3, #12
 8004fc4:	602b      	str	r3, [r5, #0]
 8004fc6:	e7d6      	b.n	8004f76 <_free_r+0x22>
 8004fc8:	6820      	ldr	r0, [r4, #0]
 8004fca:	1821      	adds	r1, r4, r0
 8004fcc:	428b      	cmp	r3, r1
 8004fce:	bf04      	itt	eq
 8004fd0:	6819      	ldreq	r1, [r3, #0]
 8004fd2:	685b      	ldreq	r3, [r3, #4]
 8004fd4:	6063      	str	r3, [r4, #4]
 8004fd6:	bf04      	itt	eq
 8004fd8:	1809      	addeq	r1, r1, r0
 8004fda:	6021      	streq	r1, [r4, #0]
 8004fdc:	6054      	str	r4, [r2, #4]
 8004fde:	e7ca      	b.n	8004f76 <_free_r+0x22>
 8004fe0:	bd38      	pop	{r3, r4, r5, pc}
 8004fe2:	bf00      	nop
 8004fe4:	200011b0 	.word	0x200011b0

08004fe8 <_malloc_usable_size_r>:
 8004fe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fec:	1f18      	subs	r0, r3, #4
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	bfbc      	itt	lt
 8004ff2:	580b      	ldrlt	r3, [r1, r0]
 8004ff4:	18c0      	addlt	r0, r0, r3
 8004ff6:	4770      	bx	lr

08004ff8 <_init>:
 8004ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ffa:	bf00      	nop
 8004ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ffe:	bc08      	pop	{r3}
 8005000:	469e      	mov	lr, r3
 8005002:	4770      	bx	lr

08005004 <_fini>:
 8005004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005006:	bf00      	nop
 8005008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800500a:	bc08      	pop	{r3}
 800500c:	469e      	mov	lr, r3
 800500e:	4770      	bx	lr
