INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Edgar Vallejo Curti/Documents/Escuela/ITESO/5TO SEMESTRE/Fundamentos de Sistemas Digitales/workspace/send_integer/send_integer.srcs/sources_1/new/send_integer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_integer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Edgar Vallejo Curti/Documents/Escuela/ITESO/5TO SEMESTRE/Fundamentos de Sistemas Digitales/workspace/send_integer/send_integer.srcs/sources_1/new/uartTX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartTX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Edgar Vallejo Curti/Documents/Escuela/ITESO/5TO SEMESTRE/Fundamentos de Sistemas Digitales/workspace/send_integer/send_integer.srcs/sources_1/new/send_integerTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_integerTB
