# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project question2
vlog my_if.sv
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 22:40:00 on Dec 19,2024
# vlog -reportprogress 300 my_if.sv 
# -- Compiling interface my_if
# 
# Top level modules:
# 	--none--
# End time: 22:40:00 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
cd ..
# reading /home/abhishek/intelFPGA_lite/23.1std/questa_fse/linux_x86_64/../modelsim.ini
pwd
# /home/abhishek/System Verilog/From Book System Verilog A guide to learning Testbench/Chapter 4
ls
# Examples Textual
# Question 1
# Question 2
# Question 4
cd "Chapter 4"
# couldn't change working directory to "Chapter 4": no such file or directory
cd "Chapter Question 4"
# couldn't change working directory to "Chapter Question 4": no such file or directory
