

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_challenge_1'
================================================================
* Date:           Fri Mar 10 17:22:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  10.999 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_362_1   |       25|       25|         1|          -|          -|    25|        no|
        |- VITIS_LOOP_529_3   |        ?|        ?|         ?|          -|          -|    39|        no|
        | + VITIS_LOOP_530_4  |        ?|        ?|   4 ~ 126|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 18 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 15 21 
21 --> 22 
22 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_47 = alloca i32 1"   --->   Operation 23 'alloca' 'i_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sm, void @empty_11, i32 0, i32 0, void @empty_40, i32 4294967295, i32 0, void @empty_40, void @empty_40, void @empty_40, i32 0, i32 0, i32 0, i32 0, void @empty_40, void @empty_40, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf = alloca i64 1" [dilithium2/poly.c:514]   --->   Operation 25 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%state_s = alloca i64 1" [dilithium2/poly.c:515]   --->   Operation 26 'alloca' 'state_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 27 [1/1] (1.32ns)   --->   "%store_ln362 = store i5 0, i5 %i_47" [dilithium2/fips202.c:362]   --->   Operation 27 'store' 'store_ln362' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln362 = br void %for.inc.i.i" [dilithium2/fips202.c:362]   --->   Operation 28 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_49 = load i5 %i_47" [dilithium2/fips202.c:362]   --->   Operation 29 'load' 'i_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i5 %i_49" [dilithium2/fips202.c:362]   --->   Operation 30 'zext' 'zext_ln362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.21ns)   --->   "%icmp_ln362 = icmp_eq  i5 %i_49, i5 25" [dilithium2/fips202.c:362]   --->   Operation 31 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.54ns)   --->   "%add_ln362 = add i5 %i_49, i5 1" [dilithium2/fips202.c:362]   --->   Operation 33 'add' 'add_ln362' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362, void %for.inc.i.i.split, void %VITIS_LOOP_476_2.i.i" [dilithium2/fips202.c:362]   --->   Operation 34 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [dilithium2/fips202.c:361]   --->   Operation 35 'specloopname' 'specloopname_ln361' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr i64 %state_s, i64 0, i64 %zext_ln362" [dilithium2/fips202.c:363]   --->   Operation 36 'getelementptr' 'state_s_addr' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.77ns)   --->   "%store_ln363 = store i64 0, i5 %state_s_addr" [dilithium2/fips202.c:363]   --->   Operation 37 'store' 'store_ln363' <Predicate = (!icmp_ln362)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 38 [1/1] (1.32ns)   --->   "%store_ln362 = store i5 %add_ln362, i5 %i_47" [dilithium2/fips202.c:362]   --->   Operation 38 'store' 'store_ln362' <Predicate = (!icmp_ln362)> <Delay = 1.32>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln362 = br void %for.inc.i.i" [dilithium2/fips202.c:362]   --->   Operation 39 'br' 'br_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%signs = alloca i32 1"   --->   Operation 40 'alloca' 'signs' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_48 = alloca i32 1"   --->   Operation 41 'alloca' 'i_48' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%pos_02 = alloca i32 1"   --->   Operation 42 'alloca' 'pos_02' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.00ns)   --->   "%state_pos = call i8 @keccak_absorb.1, i64 %state_s, i5 0, i8 %sm, i12 0, i64 32, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:663]   --->   Operation 43 'call' 'state_pos' <Predicate = (icmp_ln362)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2, i32 %c"   --->   Operation 44 'call' 'call_ln0' <Predicate = (icmp_ln362)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [1/1] (1.32ns)   --->   "%store_ln529 = store i32 8, i32 %pos_02" [dilithium2/poly.c:529]   --->   Operation 45 'store' 'store_ln529' <Predicate = (icmp_ln362)> <Delay = 1.32>
ST_2 : Operation 46 [1/1] (1.32ns)   --->   "%store_ln529 = store i9 217, i9 %i_48" [dilithium2/poly.c:529]   --->   Operation 46 'store' 'store_ln529' <Predicate = (icmp_ln362)> <Delay = 1.32>

State 3 <SV = 2> <Delay = 3.04>
ST_3 : Operation 47 [1/2] (3.04ns)   --->   "%state_pos = call i8 @keccak_absorb.1, i64 %state_s, i5 0, i8 %sm, i12 0, i64 32, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:663]   --->   Operation 47 'call' 'state_pos' <Predicate = true> <Delay = 3.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%i = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %state_pos, i32 3, i32 7" [dilithium2/fips202.c:448]   --->   Operation 48 'partselect' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_527_2, i32 %c"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln450_6 = zext i5 %i" [dilithium2/fips202.c:450]   --->   Operation 50 'zext' 'zext_ln450_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%state_s_addr_7 = getelementptr i64 %state_s, i64 0, i64 %zext_ln450_6" [dilithium2/fips202.c:450]   --->   Operation 51 'getelementptr' 'state_s_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr_7" [dilithium2/fips202.c:450]   --->   Operation 52 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 7.82>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%trunc_ln450 = trunc i8 %state_pos" [dilithium2/fips202.c:450]   --->   Operation 53 'trunc' 'trunc_ln450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln450, i3 0" [dilithium2/fips202.c:450]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%zext_ln450 = zext i6 %shl_ln" [dilithium2/fips202.c:450]   --->   Operation 55 'zext' 'zext_ln450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln450 = shl i64 31, i64 %zext_ln450" [dilithium2/fips202.c:450]   --->   Operation 56 'shl' 'shl_ln450' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr_7" [dilithium2/fips202.c:450]   --->   Operation 57 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 58 [1/1] (2.28ns) (out node of the LUT)   --->   "%xor_ln450 = xor i64 %state_s_load, i64 %shl_ln450" [dilithium2/fips202.c:450]   --->   Operation 58 'xor' 'xor_ln450' <Predicate = true> <Delay = 2.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (2.77ns)   --->   "%store_ln450 = store i64 %xor_ln450, i5 %state_s_addr_7" [dilithium2/fips202.c:450]   --->   Operation 59 'store' 'store_ln450' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%state_s_addr_8 = getelementptr i64 %state_s, i64 0, i64 16" [dilithium2/fips202.c:451]   --->   Operation 60 'getelementptr' 'state_s_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (2.77ns)   --->   "%state_s_load_6 = load i5 %state_s_addr_8" [dilithium2/fips202.c:451]   --->   Operation 61 'load' 'state_s_load_6' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 6.35>
ST_7 : Operation 62 [1/2] (2.77ns)   --->   "%state_s_load_6 = load i5 %state_s_addr_8" [dilithium2/fips202.c:451]   --->   Operation 62 'load' 'state_s_load_6' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 63 [1/1] (0.80ns)   --->   "%xor_ln451 = xor i64 %state_s_load_6, i64 9223372036854775808" [dilithium2/fips202.c:451]   --->   Operation 63 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (2.77ns)   --->   "%store_ln451 = store i64 %xor_ln451, i5 %state_s_addr_8" [dilithium2/fips202.c:451]   --->   Operation 64 'store' 'store_ln451' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (0.00ns)   --->   "%call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:475]   --->   Operation 65 'call' 'call_ln475' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:475]   --->   Operation 66 'call' 'call_ln475' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2, i64 %state_s, i8 %buf"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_2, i64 %state_s, i8 %buf"   --->   Operation 68 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1, i8 %buf, i64 %signs"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_523_1, i8 %buf, i64 %signs"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln529 = br void %VITIS_LOOP_530_4" [dilithium2/poly.c:529]   --->   Operation 71 'br' 'br_ln529' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.34>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%i_50 = load i9 %i_48" [dilithium2/poly.c:529]   --->   Operation 72 'load' 'i_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%pos_9 = load i32 %pos_02"   --->   Operation 73 'load' 'pos_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (1.34ns)   --->   "%icmp_ln529 = icmp_eq  i9 %i_50, i9 256" [dilithium2/poly.c:529]   --->   Operation 74 'icmp' 'icmp_ln529' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 39, i64 39, i64 39"   --->   Operation 75 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln529 = br i1 %icmp_ln529, void %VITIS_LOOP_530_4.split, void %for.end32" [dilithium2/poly.c:529]   --->   Operation 76 'br' 'br_ln529' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln529 = zext i9 %i_50" [dilithium2/poly.c:529]   --->   Operation 77 'zext' 'zext_ln529' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln512 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55" [dilithium2/poly.c:512]   --->   Operation 78 'specloopname' 'specloopname_ln512' <Predicate = (!icmp_ln529)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (1.32ns)   --->   "%br_ln530 = br void %do.body" [dilithium2/poly.c:530]   --->   Operation 79 'br' 'br_ln530' <Predicate = (!icmp_ln529)> <Delay = 1.32>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln543 = ret" [dilithium2/poly.c:543]   --->   Operation 80 'ret' 'ret_ln543' <Predicate = (icmp_ln529)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.43>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%pos_1 = phi i32 %pos_9, void %VITIS_LOOP_530_4.split, i32 %pos, void %do.cond"   --->   Operation 81 'phi' 'pos_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln512 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [dilithium2/poly.c:512]   --->   Operation 82 'specloopname' 'specloopname_ln512' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (2.11ns)   --->   "%icmp_ln531 = icmp_ugt  i32 %pos_1, i32 135" [dilithium2/poly.c:531]   --->   Operation 83 'icmp' 'icmp_ln531' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 84 [1/1] (1.32ns)   --->   "%br_ln531 = br i1 %icmp_ln531, void %do.cond, void %VITIS_LOOP_476_2.i.i19" [dilithium2/poly.c:531]   --->   Operation 84 'br' 'br_ln531' <Predicate = true> <Delay = 1.32>
ST_15 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:475]   --->   Operation 85 'call' 'call_ln475' <Predicate = (icmp_ln531)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:475]   --->   Operation 86 'call' 'call_ln475' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223, i64 %state_s, i8 %buf"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.32>
ST_18 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_challenge.1_Pipeline_VITIS_LOOP_476_223, i64 %state_s, i8 %buf"   --->   Operation 88 'call' 'call_ln0' <Predicate = (icmp_ln531)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 89 [1/1] (1.32ns)   --->   "%br_ln0 = br void %do.cond"   --->   Operation 89 'br' 'br_ln0' <Predicate = (icmp_ln531)> <Delay = 1.32>

State 19 <SV = 18> <Delay = 2.77>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "%pos_2 = phi i32 0, void %VITIS_LOOP_476_2.i.i19, i32 %pos_1, void %do.body"   --->   Operation 90 'phi' 'pos_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln536 = zext i32 %pos_2" [dilithium2/poly.c:536]   --->   Operation 91 'zext' 'zext_ln536' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8 %buf, i64 0, i64 %zext_ln536" [dilithium2/poly.c:536]   --->   Operation 92 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [2/2] (2.77ns)   --->   "%out_load = load i8 %out_addr" [dilithium2/poly.c:536]   --->   Operation 93 'load' 'out_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>

State 20 <SV = 19> <Delay = 5.54>
ST_20 : Operation 94 [1/1] (2.18ns)   --->   "%pos = add i32 %pos_2, i32 1" [dilithium2/poly.c:536]   --->   Operation 94 'add' 'pos' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 95 [1/2] (2.77ns)   --->   "%out_load = load i8 %out_addr" [dilithium2/poly.c:536]   --->   Operation 95 'load' 'out_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln537_1 = zext i8 %out_load" [dilithium2/poly.c:537]   --->   Operation 96 'zext' 'zext_ln537_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (1.34ns)   --->   "%icmp_ln537 = icmp_ult  i9 %i_50, i9 %zext_ln537_1" [dilithium2/poly.c:537]   --->   Operation 97 'icmp' 'icmp_ln537' <Predicate = true> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln537 = br i1 %icmp_ln537, void %for.inc30, void %do.body" [dilithium2/poly.c:537]   --->   Operation 98 'br' 'br_ln537' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i8 %out_load" [dilithium2/poly.c:537]   --->   Operation 99 'zext' 'zext_ln537' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln537" [dilithium2/poly.c:539]   --->   Operation 100 'getelementptr' 'c_addr' <Predicate = (!icmp_ln537)> <Delay = 0.00>
ST_20 : Operation 101 [2/2] (2.77ns)   --->   "%c_load = load i8 %c_addr" [dilithium2/poly.c:539]   --->   Operation 101 'load' 'c_load' <Predicate = (!icmp_ln537)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 102 [1/1] (1.73ns)   --->   "%add_ln529 = add i9 %i_50, i9 1" [dilithium2/poly.c:529]   --->   Operation 102 'add' 'add_ln529' <Predicate = (!icmp_ln537)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 103 [1/1] (1.32ns)   --->   "%store_ln529 = store i32 %pos, i32 %pos_02" [dilithium2/poly.c:529]   --->   Operation 103 'store' 'store_ln529' <Predicate = (!icmp_ln537)> <Delay = 1.32>
ST_20 : Operation 104 [1/1] (1.32ns)   --->   "%store_ln529 = store i9 %add_ln529, i9 %i_48" [dilithium2/poly.c:529]   --->   Operation 104 'store' 'store_ln529' <Predicate = (!icmp_ln537)> <Delay = 1.32>

State 21 <SV = 20> <Delay = 5.54>
ST_21 : Operation 105 [1/2] (2.77ns)   --->   "%c_load = load i8 %c_addr" [dilithium2/poly.c:539]   --->   Operation 105 'load' 'c_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_21 : Operation 106 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr i32 %c, i64 0, i64 %zext_ln529" [dilithium2/poly.c:539]   --->   Operation 106 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (2.77ns)   --->   "%store_ln539 = store i32 %c_load, i8 %c_addr_1" [dilithium2/poly.c:539]   --->   Operation 107 'store' 'store_ln539' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 22 <SV = 21> <Delay = 3.97>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%signs_load = load i64 %signs" [dilithium2/poly.c:540]   --->   Operation 108 'load' 'signs_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln540 = trunc i64 %signs_load" [dilithium2/poly.c:540]   --->   Operation 109 'trunc' 'trunc_ln540' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln540, i1 0" [dilithium2/poly.c:540]   --->   Operation 110 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (1.20ns)   --->   "%sub_ln540 = sub i2 1, i2 %shl_ln1" [dilithium2/poly.c:540]   --->   Operation 111 'sub' 'sub_ln540' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln540 = sext i2 %sub_ln540" [dilithium2/poly.c:540]   --->   Operation 112 'sext' 'sext_ln540' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (2.77ns)   --->   "%store_ln540 = store i32 %sext_ln540, i8 %c_addr" [dilithium2/poly.c:540]   --->   Operation 113 'store' 'store_ln540' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%signs_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %signs_load, i32 1, i32 63" [dilithium2/poly.c:541]   --->   Operation 114 'partselect' 'signs_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i63 %signs_1" [dilithium2/poly.c:541]   --->   Operation 115 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln529 = store i64 %zext_ln541, i64 %signs" [dilithium2/poly.c:529]   --->   Operation 116 'store' 'store_ln529' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln529 = br void %VITIS_LOOP_530_4" [dilithium2/poly.c:529]   --->   Operation 117 'br' 'br_ln529' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln362', dilithium2/fips202.c:362) of constant 0 on local variable 'i' [8]  (1.32 ns)

 <State 2>: 3.99ns
The critical path consists of the following:
	'load' operation ('i', dilithium2/fips202.c:362) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln362', dilithium2/fips202.c:362) [15]  (1.55 ns)
	'store' operation ('store_ln362', dilithium2/fips202.c:362) of variable 'add_ln362', dilithium2/fips202.c:362 on local variable 'i' [21]  (1.32 ns)
	blocking operation 1.12 ns on control path)

 <State 3>: 3.04ns
The critical path consists of the following:
	'call' operation ('state.pos', dilithium2/fips202.c:663) to 'keccak_absorb.1' [27]  (3.04 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('state_s_addr_7', dilithium2/fips202.c:450) [34]  (0 ns)
	'load' operation ('state_s_load', dilithium2/fips202.c:450) on array 'state.s', dilithium2/poly.c:515 [35]  (2.77 ns)

 <State 5>: 7.82ns
The critical path consists of the following:
	'load' operation ('state_s_load', dilithium2/fips202.c:450) on array 'state.s', dilithium2/poly.c:515 [35]  (2.77 ns)
	'xor' operation ('xor_ln450', dilithium2/fips202.c:450) [36]  (2.28 ns)
	'store' operation ('store_ln450', dilithium2/fips202.c:450) of variable 'xor_ln450', dilithium2/fips202.c:450 on array 'state.s', dilithium2/poly.c:515 [37]  (2.77 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('state_s_addr_8', dilithium2/fips202.c:451) [38]  (0 ns)
	'load' operation ('state_s_load_6', dilithium2/fips202.c:451) on array 'state.s', dilithium2/poly.c:515 [39]  (2.77 ns)

 <State 7>: 6.35ns
The critical path consists of the following:
	'load' operation ('state_s_load_6', dilithium2/fips202.c:451) on array 'state.s', dilithium2/poly.c:515 [39]  (2.77 ns)
	'xor' operation ('xor_ln451', dilithium2/fips202.c:451) [40]  (0.808 ns)
	'store' operation ('store_ln451', dilithium2/fips202.c:451) of variable 'xor_ln451', dilithium2/fips202.c:451 on array 'state.s', dilithium2/poly.c:515 [41]  (2.77 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 1.34ns
The critical path consists of the following:
	'load' operation ('i', dilithium2/poly.c:529) on local variable 'i' [50]  (0 ns)
	'icmp' operation ('icmp_ln529', dilithium2/poly.c:529) [52]  (1.34 ns)

 <State 15>: 3.44ns
The critical path consists of the following:
	'phi' operation ('pos') with incoming values : ('pos') ('pos', dilithium2/poly.c:536) [60]  (0 ns)
	'icmp' operation ('icmp_ln531', dilithium2/poly.c:531) [62]  (2.11 ns)
	multiplexor before 'phi' operation ('pos') with incoming values : ('pos') ('pos', dilithium2/poly.c:536) [69]  (1.32 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 1.32ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('pos') with incoming values : ('pos') ('pos', dilithium2/poly.c:536) [69]  (1.32 ns)

 <State 19>: 2.77ns
The critical path consists of the following:
	'phi' operation ('pos') with incoming values : ('pos') ('pos', dilithium2/poly.c:536) [69]  (0 ns)
	'getelementptr' operation ('out_addr', dilithium2/poly.c:536) [72]  (0 ns)
	'load' operation ('out_load', dilithium2/poly.c:536) on array 'buf', dilithium2/poly.c:514 [73]  (2.77 ns)

 <State 20>: 5.54ns
The critical path consists of the following:
	'load' operation ('out_load', dilithium2/poly.c:536) on array 'buf', dilithium2/poly.c:514 [73]  (2.77 ns)
	'getelementptr' operation ('c_addr', dilithium2/poly.c:539) [80]  (0 ns)
	'load' operation ('c_load', dilithium2/poly.c:539) on array 'c' [81]  (2.77 ns)

 <State 21>: 5.54ns
The critical path consists of the following:
	'load' operation ('c_load', dilithium2/poly.c:539) on array 'c' [81]  (2.77 ns)
	'store' operation ('store_ln539', dilithium2/poly.c:539) of variable 'c_load', dilithium2/poly.c:539 on array 'c' [83]  (2.77 ns)

 <State 22>: 3.97ns
The critical path consists of the following:
	'load' operation ('signs_load', dilithium2/poly.c:540) on local variable 'signs' [78]  (0 ns)
	'sub' operation ('sub_ln540', dilithium2/poly.c:540) [86]  (1.2 ns)
	'store' operation ('store_ln540', dilithium2/poly.c:540) of variable 'sext_ln540', dilithium2/poly.c:540 on array 'c' [88]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
