/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.20
Hash     : 3b67354
Date     : Mar 26 2024
Type     : Engineering
Log Time   : Tue Mar 26 08:53:53 2024 GMT

INFO: Created design: ram_true_dp_dc_32768x4. Project type: rtl
INFO: Target device: 1GVTC
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v
INFO: Adding constraint file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/constraints.sdc
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./sim/co_sim_tb/co_sim_ram_true_dp_dc_32768x4.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: ram_true_dp_dc_32768x4
INFO: ANL: ##################################################
INFO: ANL: Analyze command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/analysis/ram_true_dp_dc_32768x4_analyzer.cmd
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/analysis/ram_true_dp_dc_32768x4_analyzer.cmd

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/analysis/ram_true_dp_dc_32768x4_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v' to AST representation.
Generating RTLIL representation for module `\ram_true_dp_dc_32768x4'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top ram_true_dp_dc_32768x4' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_32768x4

3.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_32768x4
Removed 0 unused modules.

Dumping file hier_info.json ...
Dumping file port_info.json ...

End of script. Logfile hash: da9f6a3ca4, CPU: user 0.05s system 0.01s, MEM: 15.48 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 96% 4x read_verilog (0 sec), 3% 1x analyze (0 sec), ...
INFO: ANL: Design ram_true_dp_dc_32768x4 is analyzed
INFO: ANL: Top Modules: ram_true_dp_dc_32768x4

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: ram_true_dp_dc_32768x4
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Synthesis command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s ram_true_dp_dc_32768x4.ys -l ram_true_dp_dc_32768x4_synth.log
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/yosys -s ram_true_dp_dc_32768x4.ys -l ram_true_dp_dc_32768x4_synth.log

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `ram_true_dp_dc_32768x4.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v' to AST representation.
Generating RTLIL representation for module `\ram_true_dp_dc_32768x4'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_32768x4

3.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_32768x4
Removed 0 unused modules.

4. Executing synth_rs pass: v0.4.218

4.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

4.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

4.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

4.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

4.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

4.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

4.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

4.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

4.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

4.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

4.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

4.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

4.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

4.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

4.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.17. Executing HIERARCHY pass (managing design hierarchy).

4.17.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_32768x4

4.17.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_32768x4
Removed 0 unused modules.

4.18. Executing PROC pass (convert processes to netlists).

4.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:15$11 in module ram_true_dp_dc_32768x4.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:8$3 in module ram_true_dp_dc_32768x4.
Removed a total of 0 dead cases.

4.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

4.18.4. Executing PROC_INIT pass (extract init attributes).

4.18.5. Executing PROC_ARST pass (detect async resets in processes).

4.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

4.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:15$11'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_EN[3:0]$17
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_DATA[3:0]$16
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_ADDR[14:0]$15
     4/4: $0\doutB[3:0]
Creating decoders for process `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:8$3'.
     1/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_EN[3:0]$9
     2/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_DATA[3:0]$8
     3/4: $1$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_ADDR[14:0]$7
     4/4: $0\doutA[3:0]

4.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ram_true_dp_dc_32768x4.\doutB' using process `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:15$11'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_32768x4.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_ADDR' using process `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:15$11'.
  created $dff cell `$procdff$44' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_32768x4.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_DATA' using process `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:15$11'.
  created $dff cell `$procdff$45' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_32768x4.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_EN' using process `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:15$11'.
  created $dff cell `$procdff$46' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_32768x4.\doutA' using process `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:8$3'.
  created $dff cell `$procdff$47' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_32768x4.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_ADDR' using process `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:8$3'.
  created $dff cell `$procdff$48' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_32768x4.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_DATA' using process `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:8$3'.
  created $dff cell `$procdff$49' with positive edge clock.
Creating register for signal `\ram_true_dp_dc_32768x4.$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_EN' using process `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:8$3'.
  created $dff cell `$procdff$50' with positive edge clock.

4.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:15$11'.
Removing empty process `ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:15$11'.
Found and cleaned up 1 empty switch in `\ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:8$3'.
Removing empty process `ram_true_dp_dc_32768x4.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:8$3'.
Cleaned up 2 empty switches.

4.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.19. Executing DEMUXMAP pass.

4.20. Executing FLATTEN pass (flatten design).

4.21. Executing DEMUXMAP pass.

4.22. Executing TRIBUF pass.

4.23. Executing TRIBUF pass.

4.24. Executing DEMINOUT pass (demote inout ports to input or output).

4.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 6 unused cells and 28 unused wires.
<suppressed ~7 debug messages>

4.27. Executing CHECK pass (checking for obvious problems).
Checking module ram_true_dp_dc_32768x4...
Found and reported 0 problems.

4.28. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 20
   Number of wire bits:            112
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 14
     $dff                            2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            8

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
    Consolidated identical input bits for $mux cell $procmux$20:
      Old ports: A=4'0000, B=4'1111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_EN[3:0]$14
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_EN[3:0]$14 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_EN[3:0]$14 [3:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_EN[3:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_EN[3:0]$14 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:18$2_EN[3:0]$14 [0] }
    Consolidated identical input bits for $mux cell $procmux$32:
      Old ports: A=4'0000, B=4'1111, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_EN[3:0]$6
      New ports: A=1'0, B=1'1, Y=$0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_EN[3:0]$6 [0]
      New connections: $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_EN[3:0]$6 [3:1] = { $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_EN[3:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_EN[3:0]$6 [0] $0$memwr$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:11$1_EN[3:0]$6 [0] }
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 2 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.34. Executing OPT_SHARE pass.

4.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.38. Executing FSM pass (extract and optimize FSM).

4.38.1. Executing FSM_DETECT pass (finding FSMs in design).

4.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.39. Executing WREDUCE pass (reducing word size of cells).

4.40. Executing PEEPOPT pass (run peephole optimizers).

4.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.47. Executing OPT_SHARE pass.

4.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$47 ($dff) from module ram_true_dp_dc_32768x4 (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:13$10_DATA, Q = \doutA).
Adding EN signal on $procdff$43 ($dff) from module ram_true_dp_dc_32768x4 (D = $memrd$\ram$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v:20$18_DATA, Q = \doutB).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

4.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.54. Executing OPT_SHARE pass.

4.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 2

4.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.63. Executing OPT_SHARE pass.

4.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.72. Executing OPT_SHARE pass.

4.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.77. Executing WREDUCE pass (reducing word size of cells).

4.78. Executing PEEPOPT pass (run peephole optimizers).

4.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.80. Executing DEMUXMAP pass.

4.81. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 18
   Number of wire bits:            104
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.82. Executing RS_DSP_MULTADD pass.

4.83. Executing WREDUCE pass (reducing word size of cells).

4.84. Executing RS_DSP_MACC pass.

4.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.86. Executing TECHMAP pass (map to technology primitives).

4.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.87. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 18
   Number of wire bits:            104
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.88. Executing TECHMAP pass (map to technology primitives).

4.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.89. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 18
   Number of wire bits:            104
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.90. Executing TECHMAP pass (map to technology primitives).

4.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.91. Executing TECHMAP pass (map to technology primitives).

4.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.92. Executing TECHMAP pass (map to technology primitives).

4.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

4.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.93. Executing RS_DSP_SIMD pass.

4.94. Executing TECHMAP pass (map to technology primitives).

4.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

4.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.95. Executing TECHMAP pass (map to technology primitives).

4.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.96. Executing rs_pack_dsp_regs pass.

4.97. Executing RS_DSP_IO_REGS pass.

4.98. Executing TECHMAP pass (map to technology primitives).

4.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

4.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

4.99. Executing TECHMAP pass (map to technology primitives).

4.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

4.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.100. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 18
   Number of wire bits:            104
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.101. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ram_true_dp_dc_32768x4:
  created 0 $alu and 0 $macc cells.

4.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.107. Executing OPT_SHARE pass.

4.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=2, #solve=0, #remove=0, time=0.00 sec.]

4.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.111. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 18
   Number of wire bits:            104
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               1
   Number of memory bits:       131072
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                            6

4.112. Executing MEMORY pass.

4.112.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.112.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.112.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ram_true_dp_dc_32768x4.ram write port 0.
  Analyzing ram_true_dp_dc_32768x4.ram write port 1.

4.112.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.112.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram'[0] in module `\ram_true_dp_dc_32768x4': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\ram'[1] in module `\ram_true_dp_dc_32768x4': merging output FF to cell.
    Write port 1: don't care on collision.

4.112.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 2 unused cells and 10 unused wires.
<suppressed ~3 debug messages>

4.112.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory ram_true_dp_dc_32768x4.ram by address:
Consolidating write ports of memory ram_true_dp_dc_32768x4.ram by address:
Consolidating write ports of memory ram_true_dp_dc_32768x4.ram using sat-based resource sharing:

4.112.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.112.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.112.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.113. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 18
   Number of wire bits:             98
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $logic_not                      2
     $mem_v2                         1
     $mux                            6

4.114. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~5 debug messages>

4.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.116. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.117. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory ram_true_dp_dc_32768x4.ram via $__RS_FACTOR_BRAM36_TDP
<suppressed ~97 debug messages>

4.118. Executing Rs_BRAM_Split pass.

4.119. Executing TECHMAP pass (map to technology primitives).

4.119.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

4.119.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~43 debug messages>

4.120. Executing TECHMAP pass (map to technology primitives).

4.120.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

4.120.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

Dumping port properties into 'port_info.json' file.

4.121. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

4.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.
<suppressed ~34 debug messages>

4.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $techmap$techmap124\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$117.
    dead port 2/2 on $mux $techmap$techmap124\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$117.
    dead port 1/2 on $mux $techmap$techmap123\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$117.
    dead port 2/2 on $mux $techmap$techmap123\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$117.
    dead port 1/2 on $mux $techmap$techmap125\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$121.
    dead port 2/2 on $mux $techmap$techmap125\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$121.
    dead port 1/2 on $mux $techmap$techmap123\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$120.
    dead port 2/2 on $mux $techmap$techmap123\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$120.
    dead port 1/2 on $mux $techmap$techmap123\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$121.
    dead port 2/2 on $mux $techmap$techmap123\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$121.
    dead port 1/2 on $mux $techmap$techmap125\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$117.
    dead port 2/2 on $mux $techmap$techmap125\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$117.
    dead port 1/2 on $mux $techmap$techmap125\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$120.
    dead port 2/2 on $mux $techmap$techmap125\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$120.
    dead port 1/2 on $mux $techmap$techmap126\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$121.
    dead port 2/2 on $mux $techmap$techmap126\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$121.
    dead port 1/2 on $mux $techmap$techmap126\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$120.
    dead port 2/2 on $mux $techmap$techmap126\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$120.
    dead port 1/2 on $mux $techmap$techmap124\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$120.
    dead port 2/2 on $mux $techmap$techmap124\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$120.
    dead port 1/2 on $mux $techmap$techmap126\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$117.
    dead port 2/2 on $mux $techmap$techmap126\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$117.
    dead port 1/2 on $mux $techmap$techmap126\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$116.
    dead port 2/2 on $mux $techmap$techmap126\ram.0.3.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$116.
    dead port 1/2 on $mux $techmap$techmap125\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$116.
    dead port 2/2 on $mux $techmap$techmap125\ram.0.2.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$116.
    dead port 1/2 on $mux $techmap$techmap124\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$116.
    dead port 2/2 on $mux $techmap$techmap124\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$116.
    dead port 1/2 on $mux $techmap$techmap123\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$116.
    dead port 2/2 on $mux $techmap$techmap123\ram.0.0.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:96$116.
    dead port 1/2 on $mux $techmap$techmap124\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$121.
    dead port 2/2 on $mux $techmap$techmap124\ram.0.1.$ternary$/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:97$121.
    dead port 1/2 on $mux $procmux$26.
    dead port 2/2 on $mux $procmux$26.
    dead port 1/2 on $mux $procmux$38.
    dead port 2/2 on $mux $procmux$38.
Removed 36 multiplexer ports.
<suppressed ~6 debug messages>

4.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.127. Executing OPT_SHARE pass.

4.128. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 170 unused wires.
<suppressed ~1 debug messages>

4.130. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.134. Executing OPT_SHARE pass.

4.135. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.00 sec.]

4.136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 2

4.138. Executing PMUXTREE pass.

4.139. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~5 debug messages>

4.140. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.141. Executing TECHMAP pass (map to technology primitives).

4.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.141.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

4.141.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~83 debug messages>

4.142. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 44
   Number of wire bits:            654
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $_DFFE_PP_                      8
     $_DFF_P_                        2
     $_MUX_                         18
     $_NOT_                          2
     TDP_RAM36K                      4

4.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.
<suppressed ~2 debug messages>

4.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.148. Executing OPT_SHARE pass.

4.149. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.
<suppressed ~46 debug messages>

4.153. Executing TECHMAP pass (map to technology primitives).

4.153.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.153.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.154. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 42
   Number of wire bits:            646
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_DFFE_PP_                      8
     $_DFF_P_                        2
     $_MUX_                          8
     $_NOT_                          2
     TDP_RAM36K                      4

4.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.158. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.160. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

4.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.168. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.180. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 32
   Number of wire bits:            358
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_DFFE_PP_                      8
     $_DFF_P_                        2
     $_MUX_                          8
     $_NOT_                          2
     TDP_RAM36K                      4

   Number of Generic REGs:          10

ABC-DFF iteration : 1

4.181. Executing ABC pass (technology mapping using ABC).

4.181.1. Summary of detected clock domains:
  6 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  10 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  4 cells in clk=\clkA, en=\weA, arst={ }, srst={ }
  4 cells in clk=\clkB, en=\weB, arst={ }, srst={ }

  #logic partitions = 4

4.181.2. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 6 gates and 15 wires to a netlist network with 9 inputs and 6 outputs (dfl=1).

4.181.2.1. Executing ABC.
[Time = 0.07 sec.]

4.181.3. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 6 gates and 15 wires to a netlist network with 9 inputs and 6 outputs (dfl=1).

4.181.3.1. Executing ABC.
[Time = 0.06 sec.]

4.181.4. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by \weA
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

4.181.4.1. Executing ABC.
[Time = 0.06 sec.]

4.181.5. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by \weB
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

4.181.5.1. Executing ABC.
[Time = 0.06 sec.]

4.182. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.184. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.185. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.187. Executing OPT_SHARE pass.

4.188. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 66 unused wires.
<suppressed ~1 debug messages>

4.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

4.191. Executing ABC pass (technology mapping using ABC).

4.191.1. Summary of detected clock domains:
  8 cells in clk=\clkB, en=\weB, arst={ }, srst={ }
  12 cells in clk=\clkA, en=\weA, arst={ }, srst={ }
  2 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  2 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 4

4.191.2. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by \weA
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 8 outputs (dfl=1).

4.191.2.1. Executing ABC.
[Time = 0.09 sec.]

4.191.3. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by \weB
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 8 outputs (dfl=1).

4.191.3.1. Executing ABC.
[Time = 0.06 sec.]

4.191.4. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs (dfl=1).

4.191.4.1. Executing ABC.
[Time = 0.04 sec.]

4.191.5. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs (dfl=1).

4.191.5.1. Executing ABC.
[Time = 0.04 sec.]

4.192. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.197. Executing OPT_SHARE pass.

4.198. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

4.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

4.201. Executing ABC pass (technology mapping using ABC).

4.201.1. Summary of detected clock domains:
  6 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  10 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  4 cells in clk=\clkB, en=\weB, arst={ }, srst={ }
  4 cells in clk=\clkA, en=\weA, arst={ }, srst={ }

  #logic partitions = 4

4.201.2. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 6 gates and 15 wires to a netlist network with 9 inputs and 6 outputs (dfl=2).

4.201.2.1. Executing ABC.
[Time = 0.07 sec.]

4.201.3. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 6 gates and 15 wires to a netlist network with 9 inputs and 6 outputs (dfl=2).

4.201.3.1. Executing ABC.
[Time = 0.07 sec.]

4.201.4. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by \weB
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=2).

4.201.4.1. Executing ABC.
[Time = 0.04 sec.]

4.201.5. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by \weA
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=2).

4.201.5.1. Executing ABC.
[Time = 0.04 sec.]

4.202. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.204. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.205. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.206. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.207. Executing OPT_SHARE pass.

4.208. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.209. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 66 unused wires.
<suppressed ~1 debug messages>

4.210. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

4.211. Executing ABC pass (technology mapping using ABC).

4.211.1. Summary of detected clock domains:
  8 cells in clk=\clkA, en=\weA, arst={ }, srst={ }
  12 cells in clk=\clkB, en=\weB, arst={ }, srst={ }
  2 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  2 cells in clk=\clkA, en={ }, arst={ }, srst={ }

  #logic partitions = 4

4.211.2. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by \weB
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 8 outputs (dfl=2).

4.211.2.1. Executing ABC.
[Time = 0.07 sec.]

4.211.3. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by \weA
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 8 outputs (dfl=2).

4.211.3.1. Executing ABC.
[Time = 0.07 sec.]

4.211.4. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs (dfl=2).

4.211.4.1. Executing ABC.
[Time = 0.04 sec.]

4.211.5. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 2 gates and 3 wires to a netlist network with 1 inputs and 2 outputs (dfl=2).

4.211.5.1. Executing ABC.
[Time = 0.04 sec.]

4.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

4.214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.215. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.217. Executing OPT_SHARE pass.

4.218. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.219. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

4.220. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.221. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          10

ABC-DFF iteration : 1

4.222. Executing ABC pass (technology mapping using ABC).

4.222.1. Summary of detected clock domains:
  6 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  10 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  4 cells in clk=\clkA, en=\weA, arst={ }, srst={ }
  4 cells in clk=\clkB, en=\weB, arst={ }, srst={ }

  #logic partitions = 4

4.222.2. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 6 gates and 15 wires to a netlist network with 9 inputs and 6 outputs (dfl=1).

4.222.2.1. Executing ABC.
[Time = 0.06 sec.]

4.222.3. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 6 gates and 15 wires to a netlist network with 9 inputs and 6 outputs (dfl=1).

4.222.3.1. Executing ABC.
[Time = 0.06 sec.]

4.222.4. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA, enabled by \weA
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

4.222.4.1. Executing ABC.
[Time = 0.04 sec.]

4.222.5. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB, enabled by \weB
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs (dfl=1).

4.222.5.1. Executing ABC.
[Time = 0.05 sec.]

4.223. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.224. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.225. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 64 unused wires.
<suppressed ~1 debug messages>

4.226. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.228. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.229. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.230. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.231. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.232. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

4.233. Executing ABC pass (technology mapping using ABC).

4.233.1. Summary of detected clock domains:
  14 cells in clk=\clkA, en={ }, arst={ }, srst={ }
  20 cells in clk=\clkB, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.233.2. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 16 gates and 22 wires to a netlist network with 6 inputs and 11 outputs (dfl=1).

4.233.2.1. Executing ABC.
[Time = 0.06 sec.]

4.233.3. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 14 gates and 19 wires to a netlist network with 5 inputs and 9 outputs (dfl=1).

4.233.3.1. Executing ABC.
[Time = 0.06 sec.]

4.234. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.236. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 51 unused wires.
<suppressed ~1 debug messages>

4.237. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.238. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.239. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.240. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$584$auto$blifparse.cc:362:parse_blif$588 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [0], Q = $auto$memory_libmap.cc:2298:execute$78 [0]).
Adding EN signal on $abc$584$auto$blifparse.cc:362:parse_blif$587 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [1], Q = $auto$memory_libmap.cc:2298:execute$78 [1]).
Adding EN signal on $abc$584$auto$blifparse.cc:362:parse_blif$586 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [2], Q = $auto$memory_libmap.cc:2298:execute$78 [2]).
Adding EN signal on $abc$584$auto$blifparse.cc:362:parse_blif$585 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [3], Q = $auto$memory_libmap.cc:2298:execute$78 [3]).
Adding EN signal on $abc$562$auto$blifparse.cc:362:parse_blif$566 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [0], Q = $auto$memory_libmap.cc:2298:execute$71 [0]).
Adding EN signal on $abc$562$auto$blifparse.cc:362:parse_blif$565 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [1], Q = $auto$memory_libmap.cc:2298:execute$71 [1]).
Adding EN signal on $abc$562$auto$blifparse.cc:362:parse_blif$564 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [2], Q = $auto$memory_libmap.cc:2298:execute$71 [2]).
Adding EN signal on $abc$562$auto$blifparse.cc:362:parse_blif$563 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [3], Q = $auto$memory_libmap.cc:2298:execute$71 [3]).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.242. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

4.243. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

4.244. Executing ABC pass (technology mapping using ABC).

4.244.1. Summary of detected clock domains:
  20 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  14 cells in clk=\clkA, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.244.2. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 16 gates and 22 wires to a netlist network with 6 inputs and 11 outputs (dfl=2).

4.244.2.1. Executing ABC.
[Time = 0.07 sec.]

4.244.3. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 14 gates and 19 wires to a netlist network with 5 inputs and 9 outputs (dfl=2).

4.244.3.1. Executing ABC.
[Time = 0.07 sec.]

4.245. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.246. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.247. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 51 unused wires.
<suppressed ~1 debug messages>

4.248. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.251. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$650$auto$blifparse.cc:362:parse_blif$654 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [0], Q = $auto$memory_libmap.cc:2298:execute$78 [0]).
Adding EN signal on $abc$650$auto$blifparse.cc:362:parse_blif$653 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [1], Q = $auto$memory_libmap.cc:2298:execute$78 [1]).
Adding EN signal on $abc$650$auto$blifparse.cc:362:parse_blif$652 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [2], Q = $auto$memory_libmap.cc:2298:execute$78 [2]).
Adding EN signal on $abc$650$auto$blifparse.cc:362:parse_blif$651 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [3], Q = $auto$memory_libmap.cc:2298:execute$78 [3]).
Adding EN signal on $abc$628$auto$blifparse.cc:362:parse_blif$632 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [0], Q = $auto$memory_libmap.cc:2298:execute$71 [0]).
Adding EN signal on $abc$628$auto$blifparse.cc:362:parse_blif$631 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [1], Q = $auto$memory_libmap.cc:2298:execute$71 [1]).
Adding EN signal on $abc$628$auto$blifparse.cc:362:parse_blif$630 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [2], Q = $auto$memory_libmap.cc:2298:execute$71 [2]).
Adding EN signal on $abc$628$auto$blifparse.cc:362:parse_blif$629 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [3], Q = $auto$memory_libmap.cc:2298:execute$71 [3]).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.252. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.253. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

4.254. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

4.255. Executing ABC pass (technology mapping using ABC).

4.255.1. Summary of detected clock domains:
  20 cells in clk=\clkB, en={ }, arst={ }, srst={ }
  14 cells in clk=\clkA, en={ }, arst={ }, srst={ }

  #logic partitions = 2

4.255.2. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkB
Extracted 16 gates and 22 wires to a netlist network with 6 inputs and 11 outputs (dfl=2).

4.255.2.1. Executing ABC.
[Time = 0.07 sec.]

4.255.3. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clkA
Extracted 14 gates and 19 wires to a netlist network with 5 inputs and 9 outputs (dfl=2).

4.255.3.1. Executing ABC.
[Time = 0.07 sec.]

4.256. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.258. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 51 unused wires.
<suppressed ~1 debug messages>

4.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.262. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$716$auto$blifparse.cc:362:parse_blif$720 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [0], Q = $auto$memory_libmap.cc:2298:execute$78 [0]).
Adding EN signal on $abc$716$auto$blifparse.cc:362:parse_blif$719 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [1], Q = $auto$memory_libmap.cc:2298:execute$78 [1]).
Adding EN signal on $abc$716$auto$blifparse.cc:362:parse_blif$718 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [2], Q = $auto$memory_libmap.cc:2298:execute$78 [2]).
Adding EN signal on $abc$716$auto$blifparse.cc:362:parse_blif$717 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutA [3], Q = $auto$memory_libmap.cc:2298:execute$78 [3]).
Adding EN signal on $abc$694$auto$blifparse.cc:362:parse_blif$698 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [0], Q = $auto$memory_libmap.cc:2298:execute$71 [0]).
Adding EN signal on $abc$694$auto$blifparse.cc:362:parse_blif$697 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [1], Q = $auto$memory_libmap.cc:2298:execute$71 [1]).
Adding EN signal on $abc$694$auto$blifparse.cc:362:parse_blif$696 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [2], Q = $auto$memory_libmap.cc:2298:execute$71 [2]).
Adding EN signal on $abc$694$auto$blifparse.cc:362:parse_blif$695 ($_DFF_P_) from module ram_true_dp_dc_32768x4 (D = \doutB [3], Q = $auto$memory_libmap.cc:2298:execute$71 [3]).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

4.265. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

4.266. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

4.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.268. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.270. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.272. Executing OPT_SHARE pass.

4.273. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.274. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.275. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.276. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.278. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.279. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.280. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.281. Executing OPT_SHARE pass.

4.282. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.283. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.284. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.286. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.287. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.288. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.289. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.290. Executing OPT_SHARE pass.

4.291. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.293. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.295. Executing BMUXMAP pass.

4.296. Executing DEMUXMAP pass.

4.297. Executing ABC pass (technology mapping using ABC).

4.297.1. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 30 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

4.297.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.09 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.09 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.12 sec. at Pass 2]{map}[6]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.16 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.27 sec. at Pass 4]{map}[36]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.67 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.69 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.69 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.68 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.68 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    4.27 sec.
[Time = 6.32 sec.]

4.298. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.299. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.301. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.303. Executing OPT_SHARE pass.

4.304. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.305. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

4.306. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.307. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

4.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.310. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.311. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.312. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.313. Executing OPT_SHARE pass.

4.314. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.318. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.319. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.320. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.321. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.322. Executing OPT_SHARE pass.

4.323. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.324. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=10, #solve=0, #remove=0, time=0.00 sec.]

4.325. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.326. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.327. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 32
   Number of wire bits:            358
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_DFFE_PP_                      8
     $_DFF_P_                        2
     $lut                           10
     TDP_RAM36K                      4

4.328. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.329. Executing RS_DFFSR_CONV pass.

4.330. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                 32
   Number of wire bits:            358
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $_DFFE_PP0P_                    8
     $_DFF_P_                        2
     $lut                           10
     TDP_RAM36K                      4

4.331. Executing TECHMAP pass (map to technology primitives).

4.331.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.331.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

4.331.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~148 debug messages>

4.332. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.
<suppressed ~56 debug messages>

4.333. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.334. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.335. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.336. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.337. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 80 unused wires.
<suppressed ~1 debug messages>

4.338. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.339. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.340. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.341. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.342. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.343. Executing OPT_SHARE pass.

4.344. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.345. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.346. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.347. Executing TECHMAP pass (map to technology primitives).

4.347.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.347.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

4.348. Executing ABC pass (technology mapping using ABC).

4.348.1. Extracting gate netlist of module `\ram_true_dp_dc_32768x4' to `<abc-temp-dir>/input.blif'..
Extracted 10 gates and 30 wires to a netlist network with 20 inputs and 10 outputs (dfl=1).

4.348.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.13 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.12 sec. at Pass 2]{map}[6]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.16 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.31 sec. at Pass 4]{map}[36]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.68 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.67 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.75 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.71 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  20  #Luts =    10  Max Lvl =   1  Avg Lvl =   0.80  [   0.71 sec. at Pass 8]{finalMap}[72]
DE:   
DE:   total time =    4.45 sec.
[Time = 6.53 sec.]

4.349. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

4.350. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.351. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ram_true_dp_dc_32768x4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.352. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ram_true_dp_dc_32768x4.
Performed a total of 0 changes.

4.353. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ram_true_dp_dc_32768x4'.
Removed a total of 0 cells.

4.354. Executing OPT_SHARE pass.

4.355. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.356. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

4.357. Executing OPT_EXPR pass (perform const folding).
Optimizing module ram_true_dp_dc_32768x4.

RUN-OPT ITERATIONS DONE : 1

4.358. Executing HIERARCHY pass (managing design hierarchy).

4.358.1. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_32768x4

4.358.2. Analyzing design hierarchy..
Top module:  \ram_true_dp_dc_32768x4
Removed 0 unused modules.

4.359. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ram_true_dp_dc_32768x4..

4.360. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.361. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-274.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.1-296.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306.1-313.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.1-334.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.1-362.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372.1-378.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.1-394.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404.1-410.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420.1-426.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436.1-442.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452.1-458.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468.1-480.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:490.1-502.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:512.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-546.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:556.1-563.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:573.1-584.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.1-610.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-654.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664.1-678.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:688.1-705.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.1-754.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.1-803.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.1-819.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.1-835.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.1-853.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.1-871.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.1-934.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.1-973.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.1-995.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.1-1023.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1037.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.1-1052.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1072.1-1122.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.1-1161.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1166.1-1212.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

4.362. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on ram_true_dp_dc_32768x4.clkA[0].
Inserting rs__CLK_BUF on ram_true_dp_dc_32768x4.clkB[0].

4.363. Executing TECHMAP pass (map to technology primitives).

4.363.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.363.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~8 debug messages>

4.364. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port ram_true_dp_dc_32768x4.clkB using rs__I_BUF.
Mapping port ram_true_dp_dc_32768x4.addrA using rs__I_BUF.
Mapping port ram_true_dp_dc_32768x4.addrB using rs__I_BUF.
Mapping port ram_true_dp_dc_32768x4.clkA using rs__I_BUF.
Mapping port ram_true_dp_dc_32768x4.dinA using rs__I_BUF.
Mapping port ram_true_dp_dc_32768x4.dinB using rs__I_BUF.
Mapping port ram_true_dp_dc_32768x4.doutA using rs__O_BUF.
Mapping port ram_true_dp_dc_32768x4.doutB using rs__O_BUF.
Mapping port ram_true_dp_dc_32768x4.weA using rs__I_BUF.
Mapping port ram_true_dp_dc_32768x4.weB using rs__I_BUF.

4.365. Executing TECHMAP pass (map to technology primitives).

4.365.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

4.365.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~56 debug messages>

4.366. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                200
   Number of wire bits:            566
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 76
     $lut                           10
     CLK_BUF                         2
     DFFRE                          10
     I_BUF                          42
     O_BUF                           8
     TDP_RAM36K                      4

4.367. Executing TECHMAP pass (map to technology primitives).

4.367.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.367.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~52 debug messages>

4.368. Printing statistics.

=== ram_true_dp_dc_32768x4 ===

   Number of wires:                220
   Number of wire bits:            602
   Number of public wires:          10
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 76
     CLK_BUF                         2
     DFFRE                          10
     I_BUF                          42
     LUT1                            2
     LUT3                            8
     O_BUF                           8
     TDP_RAM36K                      4

   Number of LUTs:                  10
   Number of REGs:                  10
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\ram_true_dp_dc_32768x4'.

6. Executing BLIF backend.

7. Executing Verilog backend.
Dumping module `\ram_true_dp_dc_32768x4'.
Dumping module `\interface_ram_true_dp_dc_32768x4'.

8. Executing BLIF backend.
Run Script

9. Executing Verilog backend.
Dumping module `\interface_ram_true_dp_dc_32768x4'.
Dumping module `\ram_true_dp_dc_32768x4'.

10. Executing BLIF backend.

11. Executing Verilog backend.
Dumping module `\fabric_ram_true_dp_dc_32768x4'.

12. Executing BLIF backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 4100c1908d, CPU: user 0.99s system 0.11s, MEM: 23.31 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (118 sec), 0% 44x read_verilog (0 sec), ...
INFO: SYN: Design ram_true_dp_dc_32768x4 is synthesized
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: ram_true_dp_dc_32768x4
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_ram_true_dp_dc_32768x4 -I../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./sim/co_sim_tb -y ../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./sim/co_sim_tb/co_sim_ram_true_dp_dc_32768x4.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/ram_true_dp_dc_32768x4_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
 ... done, ELABORATING DESIGN
0.04 seconds.
 ... done, 0.02 seconds.
RUNNING FUNCTORS
 -F cprop ...
 ... Iteration detected 42 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 522 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 522 dangling signals and 20 events.
 ... done
CALCULATING ISLANDS
CODE GENERATION
 ... done, 0 seconds.
 ... invoking target_design
 ... done, 0.01 seconds.
STATISTICS
lex_string: add_count=5362 hit_count=31903
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg27bd319e4" -f"/tmp/ivrlg7bd319e4" -p"/tmp/ivrli7bd319e4" |/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh7bd319e4" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.

**** All Comparison Matched ***
Simulation Passed
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./sim/co_sim_tb/co_sim_ram_true_dp_dc_32768x4.v:100: $finish called at 2949360000 (1ps)
INFO: SGT: Gate simulation for design: ram_true_dp_dc_32768x4 had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: ram_true_dp_dc_32768x4
INFO: PAC: ##################################################
INFO: PAC: ##################################################
INFO: PAC: Analysis for design: ram_true_dp_dc_32768x4
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: ram_true_dp_dc_32768x4, skipping analysis.
INFO: PAC: Top Modules: ram_true_dp_dc_32768x4

INFO: PAC: ##################################################
INFO: PAC: Analysis for design: ram_true_dp_dc_32768x4
INFO: PAC: ##################################################
INFO: PAC: Design didn't change: ram_true_dp_dc_32768x4, skipping analysis.
INFO: PAC: Top Modules: ram_true_dp_dc_32768x4

INFO: PAC: Constraint: create_clock -period 2.5 $auto$clkbufmap.cc:294:execute$1098 
INFO: PAC: Constraint: create_clock -period 2.5 $auto$clkbufmap.cc:294:execute$1101 
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/fabric_ram_true_dp_dc_32768x4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_dp_dc_32768x4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_dp_dc_32768x4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement/fabric_ram_true_dp_dc_32768x4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/fabric_ram_true_dp_dc_32768x4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_dp_dc_32768x4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_dp_dc_32768x4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement/fabric_ram_true_dp_dc_32768x4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_ram_true_dp_dc_32768x4_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.0 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement/fabric_ram_true_dp_dc_32768x4_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.2 MiB, delta_rss +1.1 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/fabric_ram_true_dp_dc_32768x4_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 19.8 MiB, delta_rss +1.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 288
Swept block(s)      : 8
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 77
    .input   :      42
    .output  :       8
    0-LUT    :       3
    6-LUT    :      10
    RS_TDP36K:       4
    dffre    :      10
  Nets  : 73
    Avg Fanout:     9.3
    Max Fanout:   280.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 755
  Timing Graph Edges: 1348
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$1101' Fanout: 13 pins (1.7%), 9 blocks (11.7%)
  Netlist Clock '$auto$clkbufmap.cc:294:execute$1098' Fanout: 13 pins (1.7%), 9 blocks (11.7%)
# Load Timing Constraints

Applied 2 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc'
Timing constraints created 2 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$1098' Source: '$auto$clkbufmap.cc:294:execute$1098.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:294:execute$1101' Source: '$auto$clkbufmap.cc:294:execute$1101.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.4 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/fabric_ram_true_dp_dc_32768x4_post_synth.eblif'.
Warning 167: All 2 clocks will be treated as global.

After removing unused inputs...
	total blocks: 77, total nets: 73, total inputs: 42, total outputs: 8
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 168: 40 timing startpoints were not constrained during timing analysis
Warning 169: 298 timing endpoints were not constrained during timing analysis
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     3/77        3%                            2    64 x 46    
     6/77        7%                            5    64 x 46    
     9/77       11%                            5    64 x 46    
    12/77       15%                            5    64 x 46    
    15/77       19%                            5    64 x 46    
    18/77       23%                            5    64 x 46    
    21/77       27%                            5    64 x 46    
    24/77       31%                            6    64 x 46    
    27/77       35%                            6    64 x 46    
    30/77       38%                            8    64 x 46    
    33/77       42%                           11    64 x 46    
    36/77       46%                           14    64 x 46    
    39/77       50%                           17    64 x 46    
    42/77       54%                           20    64 x 46    
    45/77       58%                           23    64 x 46    
    48/77       62%                           26    64 x 46    
    51/77       66%                           29    64 x 46    
    54/77       70%                           32    64 x 46    
    57/77       74%                           35    64 x 46    
    60/77       77%                           38    64 x 46    
    63/77       81%                           41    64 x 46    
    66/77       85%                           44    64 x 46    
    69/77       89%                           47    64 x 46    
    72/77       93%                           50    64 x 46    
    75/77       97%                           53    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 10
  LEs used for logic and registers    : 0
  LEs used for logic only             : 10
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.6077e-05 sec
Full Max Req/Worst Slack updates 1 in 2.2268e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.0343e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.00 Type: clb
	Block Utilization: 0.07 Type: bram

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         50                                   0.16                         0.84   
       clb          2                                   14.5                           10   
       dsp          0                                      0                            0   
      bram          4                                     49                            2   
Absorbed logical nets 3 out of 73 nets, 70 nets not absorbed.

Netlist conversion complete.

# Packing took 0.15 seconds (max_rss 21.8 MiB, delta_rss +1.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.08 seconds).
# Load packing took 0.09 seconds (max_rss 60.5 MiB, delta_rss +38.7 MiB)
Warning 170: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 70
Netlist num_blocks: 56
Netlist EMPTY blocks: 0.
Netlist io blocks: 50.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 4.
Netlist inputs pins: 42
Netlist output pins: 8

Pb types usage...
  io             : 50
   io_output     : 8
    outpad       : 8
   io_input      : 42
    inpad        : 42
  clb            : 2
   clb_lr        : 2
    fle          : 12
     ble5        : 23
      lut5       : 13
       lut       : 13
      ff         : 10
       DFFRE     : 10
  bram           : 4
   bram_lr       : 4
    mem_36K      : 4

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		50	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		4	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.07 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 60.5 MiB, delta_rss +0.0 MiB)
Warning 171: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 172: Sized nonsensical R=0 transistor to minimum width
Warning 173: Sized nonsensical R=0 transistor to minimum width
Warning 174: Sized nonsensical R=0 transistor to minimum width
Warning 175: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 15.58 seconds (max_rss 477.9 MiB, delta_rss +417.3 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 16.32 seconds (max_rss 477.9 MiB, delta_rss +417.3 MiB)


Flow timing analysis took 0.003585 seconds (0.00348442 STA, 0.000100583 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 17.13 seconds (max_rss 477.9 MiB)
INFO: PAC: Design ram_true_dp_dc_32768x4 is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: ram_true_dp_dc_32768x4
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/ram_true_dp_dc_32768x4_post_synth.eblif --output ram_true_dp_dc_32768x4_pin_loc.place --assign_unconstrained_pins in_define_order --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/config.json

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/ram_true_dp_dc_32768x4_post_synth.eblif
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/config.json
	--output	ram_true_dp_dc_32768x4_pin_loc.place

  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
        pcf_name (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/ram_true_dp_dc_32768x4_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : ram_true_dp_dc_32768x4_pin_loc.place
	 assign_method= in_define_order
	 usage_requirement_1 : false
	 usage_requirement_2 : true

read_csv_file() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
RapidCsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv )  check:0
CReader::parse()  nr_= 5318  nc_= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 5318  num_cols= 76  start_GBOX_GPIO_row_= 415

  mode_names_.size()= 45
  mode_names_  MODE_GBOX_CC MODE_BP_DIR_A_TX MODE_BP_SDR_A_TX MODE_BP_DDR_A_TX MODE_RATE_3_A_TX MODE_RATE_4_A_TX MODE_RATE_5_A_TX MODE_RATE_6_A_TX MODE_RATE_7_A_TX MODE_RATE_8_A_TX MODE_RATE_9_A_TX MODE_RATE_10_A_TX MODE_BP_DIR_B_TX MODE_BP_SDR_B_TX MODE_BP_DDR_B_TX MODE_RATE_3_B_TX MODE_RATE_4_B_TX MODE_RATE_5_B_TX MODE_BP_DIR_A_RX MODE_BP_SDR_A_RX MODE_BP_DDR_A_RX MODE_RATE_3_A_RX MODE_RATE_4_A_RX MODE_RATE_5_A_RX MODE_RATE_6_A_RX MODE_RATE_7_A_RX MODE_RATE_8_A_RX MODE_RATE_9_A_RX MODE_RATE_10_A_RX MODE_BP_DIR_B_RX MODE_BP_SDR_B_RX MODE_BP_DDR_B_RX MODE_RATE_3_B_RX MODE_RATE_4_B_RX MODE_RATE_5_B_RX MODE_MIPI MODE_GPIO MODE_UART0 MODE_UART1 MODE_I2C MODE_SPI0 MODE_PWM MODE_DDR MODE_USB MODE_ETH

 ==        first row with Customer Internal Name : 2  (bcd-0   grp:System    BOOT_RST_N    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:  fc:  ci:BOOT_RST_N  axi:0  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:0)
 == first row with unique Customer Internal Name : 15  (bcd-13   grp:GPIO    BOOT_CONFIG_DONE_GPIO_0    ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A  fc:fpga_pad_i[0]  ci:SOC_GPIO0_O  axi:0  isGPIO:1  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:1  #rx_modes:0  #tx_modes:0  row:13)
 ==   first row with only Customer Internal Name : 67  (bcd-65   grp:CPU_IRQ        ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:F2A  fc:fpga_clk_irq_src[0]  ci:cpu_irq_0_o  axi:1  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:65)
 ==         last row with Customer Internal Name : 388  (bcd-386   grp:AHB_S        ITP:   XYZ: (-2147483648 -2147483648 _-2147483648)  colM:A2F  fc:fpga_hs_hsel[0]  ci:s0_hsel_i  axi:1  isGPIO:0  isGB_GPIO:0  rxtx_dir:No_dir  colM_dir:No_dir  is_input:0  #modes:0  #rx_modes:0  #tx_modes:0  row:386)
  num_rows= 5318  num_cols= 76  start_GBOX_GPIO_row_= 415  start_CustomerInternal_row_= 65  start_MODE_col_= 14
  bcd_GBGPIO_.size()= 4840  bcd_AXI_.size()= 319

	  has_edits : 1
port_info cmd option not specified => using blif
... reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/ram_true_dp_dc_32768x4_post_synth.eblif

create_temp_pcf() : 15930.temp_pcf.pcf
  input_idx, output_idx are indexing user_design_inputs_, user_design_outputs_
  input_idx.size()= 42  output_idx.size()= 8
--- writing pcf inputs (42)
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
  did #iterations: 1
--- writing pcf outputs (8)

pin_c:  PinPlacer::read_pcf()
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement
PcfReader::read_pcf( 15930.temp_pcf.pcf )
done  PcfReader::read_pcf().  commands_.size()= 50  has_error= false

pinc::write_dot_place() __ Creating .place file  get_param(--output) : ram_true_dp_dc_32768x4_pin_loc.place
  input pin TRANSLATED: clkA --> $iopadmap$clkA
  input pin TRANSLATED: clkB --> $iopadmap$clkB
  input pin TRANSLATED: weA --> $iopadmap$weA
  input pin TRANSLATED: weB --> $iopadmap$weB

written 50 pins to ram_true_dp_dc_32768x4_pin_loc.place
  min_pt_row= 13  max_pt_row= 862

PinPlacer::map_clocks()..
PinPlacer::map_clocks() returns NOP

pin_c done:  read_and_write() succeeded.  map_clk_status= 0
======== stats:
 --> got 42 inputs and 8 outputs
  min_pt_row= 15  max_pt_row= 864
  row0_GBOX_GPIO()= 415  row0_CustomerInternal()= 65

bcd_stats( numRows= 5318 )
              No_dir : 758
           Input_dir : 1992
          Output_dir : 1320
         HasBoth_dir : 840
      AllEnabled_dir : 408
        #AXI = 319
       #GPIO = 98
  #GBOX_GPIO = 4840
   #inp_colm A2F = 1831
   #out_colm F2A = 3387
======== end stats.
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/fabric_ram_true_dp_dc_32768x4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_dp_dc_32768x4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_dp_dc_32768x4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement/fabric_ram_true_dp_dc_32768x4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_synth.route --place --fix_clusters ram_true_dp_dc_32768x4_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/fabric_ram_true_dp_dc_32768x4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_dp_dc_32768x4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_dp_dc_32768x4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement/fabric_ram_true_dp_dc_32768x4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_synth.route --place --fix_clusters ram_true_dp_dc_32768x4_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_ram_true_dp_dc_32768x4_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement/fabric_ram_true_dp_dc_32768x4_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'ram_true_dp_dc_32768x4_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: ram_true_dp_dc_32768x4_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +1.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/fabric_ram_true_dp_dc_32768x4_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 19.8 MiB, delta_rss +1.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 288
Swept block(s)      : 8
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 77
    .input   :      42
    .output  :       8
    0-LUT    :       3
    6-LUT    :      10
    RS_TDP36K:       4
    dffre    :      10
  Nets  : 73
    Avg Fanout:     9.3
    Max Fanout:   280.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 755
  Timing Graph Edges: 1348
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$1101' Fanout: 13 pins (1.7%), 9 blocks (11.7%)
  Netlist Clock '$auto$clkbufmap.cc:294:execute$1098' Fanout: 13 pins (1.7%), 9 blocks (11.7%)
# Load Timing Constraints

Applied 2 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc'
Timing constraints created 2 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$1098' Source: '$auto$clkbufmap.cc:294:execute$1098.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:294:execute$1101' Source: '$auto$clkbufmap.cc:294:execute$1101.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load packing took 0.07 seconds (max_rss 59.2 MiB, delta_rss +38.9 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 70
Netlist num_blocks: 56
Netlist EMPTY blocks: 0.
Netlist io blocks: 50.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 4.
Netlist inputs pins: 42
Netlist output pins: 8

Pb types usage...
  io             : 50
   io_output     : 8
    outpad       : 8
   io_input      : 42
    inpad        : 42
  clb            : 2
   clb_lr        : 2
    fle          : 12
     ble5        : 23
      lut5       : 13
       lut       : 13
      ff         : 10
       DFFRE     : 10
  bram           : 4
   bram_lr       : 4
    mem_36K      : 4

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		50	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		4	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.07 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 14.49 seconds (max_rss 477.1 MiB, delta_rss +417.6 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 15.50 seconds (max_rss 477.1 MiB, delta_rss +417.6 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 44.25 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.10 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 44.35 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 42.81 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 42.83 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading ram_true_dp_dc_32768x4_pin_loc.place.

Warning 700: Block $iopadmap$clkA has an invalid name and it is going to be skipped.
Warning 701: Block $iopadmap$clkB has an invalid name and it is going to be skipped.
Warning 702: Block addrA[0] has an invalid name and it is going to be skipped.
Warning 703: Block addrA[1] has an invalid name and it is going to be skipped.
Warning 704: Block addrA[2] has an invalid name and it is going to be skipped.
Warning 705: Block addrA[3] has an invalid name and it is going to be skipped.
Warning 706: Block addrA[4] has an invalid name and it is going to be skipped.
Warning 707: Block addrA[5] has an invalid name and it is going to be skipped.
Warning 708: Block addrA[6] has an invalid name and it is going to be skipped.
Warning 709: Block addrA[7] has an invalid name and it is going to be skipped.
Warning 710: Block addrA[8] has an invalid name and it is going to be skipped.
Warning 711: Block addrA[9] has an invalid name and it is going to be skipped.
Warning 712: Block addrA[10] has an invalid name and it is going to be skipped.
Warning 713: Block addrA[11] has an invalid name and it is going to be skipped.
Warning 714: Block addrA[12] has an invalid name and it is going to be skipped.
Warning 715: Block addrA[13] has an invalid name and it is going to be skipped.
Warning 716: Block addrA[14] has an invalid name and it is going to be skipped.
Warning 717: Block addrB[0] has an invalid name and it is going to be skipped.
Warning 718: Block addrB[1] has an invalid name and it is going to be skipped.
Warning 719: Block addrB[2] has an invalid name and it is going to be skipped.
Warning 720: Block addrB[3] has an invalid name and it is going to be skipped.
Warning 721: Block addrB[4] has an invalid name and it is going to be skipped.
Warning 722: Block addrB[5] has an invalid name and it is going to be skipped.
Warning 723: Block addrB[6] has an invalid name and it is going to be skipped.
Warning 724: Block addrB[7] has an invalid name and it is going to be skipped.
Warning 725: Block addrB[8] has an invalid name and it is going to be skipped.
Warning 726: Block addrB[9] has an invalid name and it is going to be skipped.
Warning 727: Block addrB[10] has an invalid name and it is going to be skipped.
Warning 728: Block addrB[11] has an invalid name and it is going to be skipped.
Warning 729: Block addrB[12] has an invalid name and it is going to be skipped.
Warning 730: Block addrB[13] has an invalid name and it is going to be skipped.
Warning 731: Block addrB[14] has an invalid name and it is going to be skipped.
Warning 732: Block dinA[0] has an invalid name and it is going to be skipped.
Warning 733: Block dinA[1] has an invalid name and it is going to be skipped.
Warning 734: Block dinA[2] has an invalid name and it is going to be skipped.
Warning 735: Block dinA[3] has an invalid name and it is going to be skipped.
Warning 736: Block dinB[0] has an invalid name and it is going to be skipped.
Warning 737: Block dinB[1] has an invalid name and it is going to be skipped.
Warning 738: Block dinB[2] has an invalid name and it is going to be skipped.
Warning 739: Block dinB[3] has an invalid name and it is going to be skipped.
Warning 740: Block out:doutA[0] has an invalid name and it is going to be skipped.
Warning 741: Block out:doutA[1] has an invalid name and it is going to be skipped.
Warning 742: Block out:doutA[2] has an invalid name and it is going to be skipped.
Warning 743: Block out:doutA[3] has an invalid name and it is going to be skipped.
Warning 744: Block out:doutB[0] has an invalid name and it is going to be skipped.
Warning 745: Block out:doutB[1] has an invalid name and it is going to be skipped.
Warning 746: Block out:doutB[2] has an invalid name and it is going to be skipped.
Warning 747: Block out:doutB[3] has an invalid name and it is going to be skipped.
Successfully read constraints file ram_true_dp_dc_32768x4_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)

There are 223 point to point connections in this circuit.

Warning 748: 40 timing startpoints were not constrained during timing analysis
Warning 749: 298 timing endpoints were not constrained during timing analysis

BB estimate of min-dist (placement) wire length: 3480

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 21.7478 td_cost: 9.00172e-09
Initial placement estimated Critical Path Delay (CPD): 2.20218 ns
Initial placement estimated setup Total Negative Slack (sTNS): 0 ns
Initial placement estimated setup Worst Negative Slack (sWNS): 0 ns

Initial placement estimated setup slack histogram:
[    3e-10:  3.7e-10) 2 ( 25.0%) |*************************************************
[  3.7e-10:  4.5e-10) 2 ( 25.0%) |*************************************************
[  4.5e-10:  5.2e-10) 0 (  0.0%) |
[  5.2e-10:    6e-10) 0 (  0.0%) |
[    6e-10:  6.7e-10) 1 ( 12.5%) |*************************
[  6.7e-10:  7.5e-10) 1 ( 12.5%) |*************************
[  7.5e-10:  8.2e-10) 0 (  0.0%) |
[  8.2e-10:  8.9e-10) 0 (  0.0%) |
[  8.9e-10:  9.7e-10) 1 ( 12.5%) |*************************
[  9.7e-10:    1e-09) 1 ( 12.5%) |*************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 107
Warning 750: Starting t: 24 of 56 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha  congestion_cost
      (sec)                                          (ns)       (ns)     (ns)                                                                  
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------  ---------------
   1    0.0 7.7e-05   0.763      15.71 6.994e-09    2.202          0    0.000   0.439  0.1043   63.0     1.00 0.000       107  0.200
   2    0.0 7.4e-05   0.984      12.91 5.3952e-09   1.827          0    0.000   0.187  0.0049   63.0     1.01 0.000       214  0.950
   3    0.0 0.0e+00   0.902      11.61 4.8738e-09   1.818          0    0.000   0.243  0.0409   63.0     1.01 0.000       321  0.950
## Placement Quench took 0.00 seconds (max_rss 477.1 MiB)
post-quench CPD = 1.63883 (ns) 

BB estimate of min-dist (placement) wire length: 1747

Completed placement consistency check successfully.

Swaps called: 377

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.63883 ns
Placement estimated setup Worst Negative Slack (sWNS): 0 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns

Placement estimated setup slack histogram:
[  8.6e-10:  9.1e-10) 1 ( 12.5%) |*************************
[  9.1e-10:  9.5e-10) 2 ( 25.0%) |*************************************************
[  9.5e-10:    1e-09) 1 ( 12.5%) |*************************
[    1e-09:    1e-09) 1 ( 12.5%) |*************************
[    1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.2e-09) 1 ( 12.5%) |*************************
[  1.2e-09:  1.2e-09) 1 ( 12.5%) |*************************
[  1.2e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.3e-09) 1 ( 12.5%) |*************************

Placement estimated intra-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:294:execute$1101 to $auto$clkbufmap.cc:294:execute$1101 CPD: 1.58018 ns (632.839 MHz)
  $auto$clkbufmap.cc:294:execute$1098 to $auto$clkbufmap.cc:294:execute$1098 CPD: 1.63883 ns (610.193 MHz)

Placement estimated inter-domain critical path delays (CPDs):

Placement estimated intra-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:294:execute$1101 to $auto$clkbufmap.cc:294:execute$1101 worst setup slack: 0.91982 ns
  $auto$clkbufmap.cc:294:execute$1098 to $auto$clkbufmap.cc:294:execute$1098 worst setup slack: 0.861174 ns

Placement estimated inter-domain worst setup slacks per constraint:

Placement estimated geomean non-virtual intra-domain period: 1.60924 ns (621.413 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 0.804444 ns (1243.1 MHz)

Placement cost: 0.859862, bb_cost: 10.9192, td_cost: 4.51515e-09, 

Placement resource usage:
  io   implemented as io_top   : 43
  io   implemented as io_bottom: 7
  clb  implemented as clb      : 2
  bram implemented as bram     : 4

Placement number of temperatures: 3
Placement total # of swap attempts: 377
	Swaps accepted: 117 (31.0 %)
	Swaps rejected: 248 (65.8 %)
	Swaps aborted:  12 ( 3.2 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                14.85            28.57           71.43          0.00         
                   Median                 19.63            58.11           36.49          5.41         
                   Centroid               15.92            55.00           45.00          0.00         
                   W. Centroid            19.10            4.17            95.83          0.00         
                   W. Median              2.12             0.00            0.00           100.00       

clb                Uniform                1.06             0.00            100.00         0.00         
                   Median                 0.80             33.33           66.67          0.00         
                   Centroid               0.80             66.67           33.33          0.00         
                   W. Centroid            0.80             33.33           66.67          0.00         
                   W. Median              0.53             0.00            100.00         0.00         
                   Crit. Uniform          4.77             0.00            100.00         0.00         
                   Feasible Region        2.65             20.00           80.00          0.00         

bram               Uniform                0.53             0.00            100.00         0.00         
                   Median                 7.69             20.69           79.31          0.00         
                   Centroid               0.53             0.00            100.00         0.00         
                   W. Centroid            0.80             0.00            100.00         0.00         
                   W. Median              0.27             0.00            100.00         0.00         
                   Crit. Uniform          4.77             22.22           77.78          0.00         
                   Feasible Region        2.39             66.67           33.33          0.00         


Placement Quench timing analysis took 0.000440981 seconds (0.000378609 STA, 6.2372e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00505381 seconds (0.00472127 STA, 0.000332541 slack) (5 full updates: 5 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.02 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00505381 seconds (0.00472127 STA, 0.000332541 slack) (5 full updates: 5 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 103.31 seconds (max_rss 477.1 MiB)
Incr Slack updates 5 in 7.0543e-05 sec
Full Max Req/Worst Slack updates 4 in 6.5707e-05 sec
Incr Max Req/Worst Slack updates 1 in 1.6923e-05 sec
Incr Criticality updates 1 in 1.6279e-05 sec
Full Criticality updates 4 in 7.4468e-05 sec
INFO: PLC: Design ram_true_dp_dc_32768x4 is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: ram_true_dp_dc_32768x4
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/fabric_ram_true_dp_dc_32768x4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_dp_dc_32768x4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_dp_dc_32768x4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement/fabric_ram_true_dp_dc_32768x4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/fabric_ram_true_dp_dc_32768x4_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ram_true_dp_dc_32768x4_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ram_true_dp_dc_32768x4 --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement/fabric_ram_true_dp_dc_32768x4_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_ram_true_dp_dc_32768x4_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 17.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement/fabric_ram_true_dp_dc_32768x4_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: ram_true_dp_dc_32768x4_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.2 MiB, delta_rss +0.8 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/fabric_ram_true_dp_dc_32768x4_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.8 MiB, delta_rss +1.7 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 288
Swept block(s)      : 8
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 77
    .input   :      42
    .output  :       8
    0-LUT    :       3
    6-LUT    :      10
    RS_TDP36K:       4
    dffre    :      10
  Nets  : 73
    Avg Fanout:     9.3
    Max Fanout:   280.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 755
  Timing Graph Edges: 1348
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock '$auto$clkbufmap.cc:294:execute$1101' Fanout: 13 pins (1.7%), 9 blocks (11.7%)
  Netlist Clock '$auto$clkbufmap.cc:294:execute$1098' Fanout: 13 pins (1.7%), 9 blocks (11.7%)
# Load Timing Constraints

Applied 2 SDC commands from '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_openfpga.sdc'
Timing constraints created 2 clocks
  Constrained Clock '$auto$clkbufmap.cc:294:execute$1098' Source: '$auto$clkbufmap.cc:294:execute$1098.inpad[0]'
  Constrained Clock '$auto$clkbufmap.cc:294:execute$1101' Source: '$auto$clkbufmap.cc:294:execute$1101.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/packing/fabric_ram_true_dp_dc_32768x4_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.06 seconds (max_rss 59.2 MiB, delta_rss +38.9 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 70
Netlist num_blocks: 56
Netlist EMPTY blocks: 0.
Netlist io blocks: 50.
Netlist clb blocks: 2.
Netlist dsp blocks: 0.
Netlist bram blocks: 4.
Netlist inputs pins: 42
Netlist output pins: 8

Pb types usage...
  io             : 50
   io_output     : 8
    outpad       : 8
   io_input      : 42
    inpad        : 42
  clb            : 2
   clb_lr        : 2
    fle          : 12
     ble5        : 23
      lut5       : 13
       lut       : 13
      ff         : 10
       DFFRE     : 10
  bram           : 4
   bram_lr       : 4
    mem_36K      : 4

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		50	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		2	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		4	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.07 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.5 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.80 seconds (max_rss 477.1 MiB, delta_rss +417.6 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.44 seconds (max_rss 477.1 MiB, delta_rss +417.6 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement/fabric_ram_true_dp_dc_32768x4_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/placement/fabric_ram_true_dp_dc_32768x4_post_synth.place.

# Load Placement took 0.04 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 31.44 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.11 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 31.54 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 185: 40 timing startpoints were not constrained during timing analysis
Warning 186: 298 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 213 ( 91.4%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   3 (  1.3%) |*
[      0.6:      0.7)   7 (  3.0%) |**
[      0.7:      0.8)  10 (  4.3%) |**
[      0.8:      0.9)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
## Initializing router criticalities took 0.00 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 187: 40 timing startpoints were not constrained during timing analysis
Warning 188: 298 timing endpoints were not constrained during timing analysis
   1    0.1     0.0    0  136287      68     223     115 ( 0.008%)    2662 ( 0.3%)    1.758      0.000      0.000      0.000      0.000      N/A
   2    0.0     0.5    2  103096      39     153      31 ( 0.002%)    2623 ( 0.3%)    1.758      0.000      0.000      0.000      0.000      N/A
   3    0.0     0.6    1   81378      28     115      24 ( 0.002%)    2629 ( 0.3%)    1.758      0.000      0.000      0.000      0.000      N/A
   4    0.0     0.8    0   63437      23      94      17 ( 0.001%)    2639 ( 0.3%)    1.758      0.000      0.000      0.000      0.000      N/A
   5    0.0     1.1    1   79846      15      71      14 ( 0.001%)    2644 ( 0.3%)    1.758      0.000      0.000      0.000      0.000      N/A
   6    0.0     1.4    0   46776      11      53       7 ( 0.001%)    2648 ( 0.3%)    1.758      0.000      0.000      0.000      0.000      N/A
   7    0.0     1.9    0   29068       6      26       3 ( 0.000%)    2661 ( 0.3%)    1.758      0.000      0.000      0.000      0.000      N/A
   8    0.0     2.4    0   18147       6      21       2 ( 0.000%)    2663 ( 0.3%)    1.758      0.000      0.000      0.000      0.000      N/A
   9    0.0     3.1    0    6575       3       9       1 ( 0.000%)    2664 ( 0.3%)    1.758      0.000      0.000      0.000      0.000      N/A
  10    0.0     4.1    0    5130       2       8       1 ( 0.000%)    2664 ( 0.3%)    1.758      0.000      0.000      0.000      0.000        9
  11    0.0     5.3    0    2197       1       4       0 ( 0.000%)    2659 ( 0.3%)    1.758      0.000      0.000      0.000      0.000        9
Restoring best routing
Critical path: 1.75773 ns
Successfully routed after 11 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 213 ( 91.4%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   3 (  1.3%) |*
[      0.6:      0.7)   9 (  3.9%) |**
[      0.7:      0.8)   8 (  3.4%) |**
[      0.8:      0.9)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
Router Stats: total_nets_routed: 202 total_connections_routed: 777 total_heap_pushes: 571937 total_heap_pops: 154747 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 571937 total_external_heap_pops: 154747 total_external_SOURCE_pushes: 777 total_external_SOURCE_pops: 216 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 777 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 777 total_external_SINK_pushes: 11062 total_external_SINK_pops: 10421 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 33709 total_external_IPIN_pops: 32139 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 784 total_external_OPIN_pops: 227 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 583 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 583 total_external_CHANX_pushes: 252434 total_external_CHANX_pops: 60200 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 5161 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 5161 total_external_CHANY_pushes: 273171 total_external_CHANY_pops: 51544 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 4335 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 4335 total_number_of_adding_all_rt: 17078 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.37 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 32737904
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 56 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)
Found 311 mismatches between routing and packing results.
Fixed 195 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 56 blocks
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 477.1 MiB, delta_rss +0.0 MiB)
Warning 189: All 2 clocks will be treated as global.
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         50                                   0.16                         0.84   
       clb          2                                   14.5                           10   
       dsp          0                                      0                            0   
      bram          4                                     49                            2   
Absorbed logical nets 3 out of 73 nets, 70 nets not absorbed.


Average number of bends per net: 11.2941  Maximum # of bends: 29

Number of global nets: 2
Number of routed nets (nonglobal): 68
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2659, average net length: 39.1029
	Maximum net length: 83

Wire length results in terms of physical segments...
	Total wiring segments used: 1019, average wire segments per net: 14.9853
	Maximum segments used by a net: 33
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)    8 (  0.1%) |
[        0:      0.1) 5662 ( 99.9%) |**********************************************
Maximum routing channel utilization:      0.15 at (33,30)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       3   0.172      160
                         2       1   0.016      160
                         3       0   0.000      160
                         4       1   0.016      160
                         5       1   0.047      160
                         6       1   0.016      160
                         7       0   0.000      160
                         8       1   0.062      160
                         9       1   0.047      160
                        10       1   0.016      160
                        11       0   0.000      160
                        12       1   0.016      160
                        13       1   0.016      160
                        14       1   0.016      160
                        15       1   0.016      160
                        16       1   0.016      160
                        17       1   0.016      160
                        18       1   0.016      160
                        19       1   0.016      160
                        20       1   0.016      160
                        21       1   0.016      160
                        22       1   0.016      160
                        23       1   0.016      160
                        24       1   0.078      160
                        25       1   0.016      160
                        26       1   0.062      160
                        27       1   0.078      160
                        28       4   0.266      160
                        29      17   1.047      160
                        30      24   1.453      160
                        31      18   1.703      160
                        32      16   2.375      160
                        33      12   1.578      160
                        34      20   1.656      160
                        35      14   1.766      160
                        36      11   1.766      160
                        37      15   0.875      160
                        38       5   0.547      160
                        39       6   0.391      160
                        40       8   0.719      160
                        41       2   0.203      160
                        42       3   0.141      160
                        43       5   0.656      160
                        44      10   1.609      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      160
                         1       0   0.000      160
                         2       0   0.000      160
                         3       0   0.000      160
                         4       0   0.000      160
                         5       0   0.000      160
                         6       0   0.000      160
                         7       0   0.000      160
                         8       0   0.000      160
                         9       0   0.000      160
                        10       0   0.000      160
                        11       0   0.000      160
                        12       0   0.000      160
                        13       0   0.000      160
                        14       0   0.000      160
                        15       0   0.000      160
                        16       0   0.000      160
                        17       0   0.000      160
                        18       0   0.000      160
                        19       0   0.000      160
                        20       0   0.000      160
                        21       0   0.000      160
                        22       0   0.000      160
                        23       1   0.087      160
                        24       2   0.196      160
                        25       1   0.043      160
                        26       4   0.261      160
                        27      14   1.543      160
                        28      29   3.391      160
                        29       7   0.891      160
                        30       4   1.152      160
                        31       7   1.261      160
                        32       7   1.630      160
                        33      23   3.239      160
                        34       8   1.630      160
                        35       6   1.043      160
                        36       7   1.587      160
                        37      11   2.283      160
                        38       8   1.565      160
                        39      12   1.761      160
                        40      38   4.348      160
                        41      10   1.109      160
                        42       3   0.543      160
                        43       2   0.348      160
                        44       2   0.348      160
                        45       1   0.174      160
                        46       1   0.087      160
                        47       0   0.000      160
                        48       1   0.022      160
                        49       0   0.000      160
                        50       0   0.000      160
                        51       2   0.043      160
                        52       0   0.000      160
                        53       0   0.000      160
                        54       0   0.000      160
                        55       0   0.000      160
                        56       0   0.000      160
                        57       0   0.000      160
                        58       0   0.000      160
                        59       0   0.000      160
                        60       0   0.000      160
                        61       0   0.000      160
                        62       0   0.000      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 2.29979e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00332
                                             4     0.00255

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1     0.00186
                                             4     0.00337

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1         0.00259
                             L4         0.00296

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0     0.00259
                             L4    1     0.00296
Warning 190: 40 timing startpoints were not constrained during timing analysis
Warning 191: 298 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.2e-10:  3.9e-10) 1 ( 12.5%) |*************************
[  3.9e-10:  4.6e-10) 1 ( 12.5%) |*************************
[  4.6e-10:  5.3e-10) 1 ( 12.5%) |*************************
[  5.3e-10:    6e-10) 0 (  0.0%) |
[    6e-10:  6.7e-10) 1 ( 12.5%) |*************************
[  6.7e-10:  7.3e-10) 0 (  0.0%) |
[  7.3e-10:    8e-10) 0 (  0.0%) |
[    8e-10:  8.7e-10) 0 (  0.0%) |
[  8.7e-10:  9.4e-10) 2 ( 25.0%) |*************************************************
[  9.4e-10:    1e-09) 2 ( 25.0%) |*************************************************

Final intra-domain worst hold slacks per constraint:
  $auto$clkbufmap.cc:294:execute$1098 to $auto$clkbufmap.cc:294:execute$1098 worst hold slack: 0.319552 ns
  $auto$clkbufmap.cc:294:execute$1101 to $auto$clkbufmap.cc:294:execute$1101 worst hold slack: 0.880672 ns

Final inter-domain worst hold slacks per constraint:

Final critical path delay (least slack): 1.75773 ns
Final setup Worst Negative Slack (sWNS): 0 ns
Final setup Total Negative Slack (sTNS): 0 ns

Final setup slack histogram:
[  7.4e-10:  7.9e-10) 1 ( 12.5%) |*************************
[  7.9e-10:  8.4e-10) 0 (  0.0%) |
[  8.4e-10:  8.9e-10) 2 ( 25.0%) |*************************************************
[  8.9e-10:  9.3e-10) 1 ( 12.5%) |*************************
[  9.3e-10:  9.8e-10) 0 (  0.0%) |
[  9.8e-10:    1e-09) 0 (  0.0%) |
[    1e-09:  1.1e-09) 1 ( 12.5%) |*************************
[  1.1e-09:  1.1e-09) 2 ( 25.0%) |*************************************************
[  1.1e-09:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.2e-09) 1 ( 12.5%) |*************************

Final intra-domain critical path delays (CPDs):
  $auto$clkbufmap.cc:294:execute$1101 to $auto$clkbufmap.cc:294:execute$1101 CPD: 1.64702 ns (607.157 MHz)
  $auto$clkbufmap.cc:294:execute$1098 to $auto$clkbufmap.cc:294:execute$1098 CPD: 1.75773 ns (568.917 MHz)

Final inter-domain critical path delays (CPDs):

Final intra-domain worst setup slacks per constraint:
  $auto$clkbufmap.cc:294:execute$1101 to $auto$clkbufmap.cc:294:execute$1101 worst setup slack: 0.85298 ns
  $auto$clkbufmap.cc:294:execute$1098 to $auto$clkbufmap.cc:294:execute$1098 worst setup slack: 0.742274 ns

Final inter-domain worst setup slacks per constraint:

Final geomean non-virtual intra-domain period: 1.70147 ns (587.726 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 0.850552 ns (1175.71 MHz)

Writing Implementation Netlist: fabric_ram_true_dp_dc_32768x4_post_synthesis.v
Writing Implementation Netlist: fabric_ram_true_dp_dc_32768x4_post_synthesis.blif
Writing Implementation SDF    : fabric_ram_true_dp_dc_32768x4_post_synthesis.sdf
Incr Slack updates 1 in 1.6723e-05 sec
Full Max Req/Worst Slack updates 1 in 1.6783e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.3024e-05 sec
Flow timing analysis took 0.0167929 seconds (0.0152265 STA, 0.00156641 slack) (13 full updates: 0 setup, 0 hold, 13 combined).
VPR succeeded
The entire flow of VPR took 47.11 seconds (max_rss 477.1 MiB)
Incr Slack updates 12 in 0.000202074 sec
Full Max Req/Worst Slack updates 2 in 3.1535e-05 sec
Incr Max Req/Worst Slack updates 10 in 0.000199975 sec
Incr Criticality updates 10 in 0.000191702 sec
Full Criticality updates 2 in 4.9856e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_route.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_route.v_
INFO: RTE: Design ram_true_dp_dc_32768x4 is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: ram_true_dp_dc_32768x4
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_ram_true_dp_dc_32768x4 -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./sim/co_sim_tb/co_sim_ram_true_dp_dc_32768x4.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/./rtl/ram_true_dp_dc_32768x4.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/synthesis/post_pnr_wrapper_ram_true_dp_dc_32768x4_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/25march/ram_true_dp_dc_32768x4/ram_true_dp_dc_32768x4/run_1/synth_1_1/impl_1_1_1/routing/fabric_ram_true_dp_dc_32768x4_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:229: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:230: warning: Timing checks are not supported.
input buffer overflow, can't enlarge buffer because scanner uses REJECT
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg2596156c" -f"/tmp/ivrlg596156c" -p"/tmp/ivrli596156c" |/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh596156c" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/03_26_2024_09_15_02/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
ERROR: SPR: Design ram_true_dp_dc_32768x4 simulation compilation failed!

ERROR: SPR: Design ram_true_dp_dc_32768x4 Post-PnR simulation failed!

Design ram_true_dp_dc_32768x4 simulation compilation failed!
Design ram_true_dp_dc_32768x4 Post-PnR simulation failed!

    while executing
"simulate pnr icarus"
    (file "raptor_tcl.tcl" line 48)
