
Dual_Core__High_Level_Arch_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009780  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08109a20  08109a20  00019a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08109c20  08109c20  00019c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08109c28  08109c28  00019c28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08109c2c  08109c2c  00019c2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  10000000  08109c30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000330  10000078  08109ca4  00020078  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  100003a8  08109ca4  000203a8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002258f  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000411e  00000000  00000000  00042633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b20  00000000  00000000  00046758  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001968  00000000  00000000  00048278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000408df  00000000  00000000  00049be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002590d  00000000  00000000  0008a4bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001a2616  00000000  00000000  000afdcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  002523e2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000759c  00000000  00000000  00252434  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000078 	.word	0x10000078
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08109a08 	.word	0x08109a08

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	1000007c 	.word	0x1000007c
 81002dc:	08109a08 	.word	0x08109a08

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <__aeabi_uldivmod>:
 8100380:	b953      	cbnz	r3, 8100398 <__aeabi_uldivmod+0x18>
 8100382:	b94a      	cbnz	r2, 8100398 <__aeabi_uldivmod+0x18>
 8100384:	2900      	cmp	r1, #0
 8100386:	bf08      	it	eq
 8100388:	2800      	cmpeq	r0, #0
 810038a:	bf1c      	itt	ne
 810038c:	f04f 31ff 	movne.w	r1, #4294967295
 8100390:	f04f 30ff 	movne.w	r0, #4294967295
 8100394:	f000 b974 	b.w	8100680 <__aeabi_idiv0>
 8100398:	f1ad 0c08 	sub.w	ip, sp, #8
 810039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81003a0:	f000 f806 	bl	81003b0 <__udivmoddi4>
 81003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 81003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 81003ac:	b004      	add	sp, #16
 81003ae:	4770      	bx	lr

081003b0 <__udivmoddi4>:
 81003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81003b4:	9d08      	ldr	r5, [sp, #32]
 81003b6:	4604      	mov	r4, r0
 81003b8:	468e      	mov	lr, r1
 81003ba:	2b00      	cmp	r3, #0
 81003bc:	d14d      	bne.n	810045a <__udivmoddi4+0xaa>
 81003be:	428a      	cmp	r2, r1
 81003c0:	4694      	mov	ip, r2
 81003c2:	d969      	bls.n	8100498 <__udivmoddi4+0xe8>
 81003c4:	fab2 f282 	clz	r2, r2
 81003c8:	b152      	cbz	r2, 81003e0 <__udivmoddi4+0x30>
 81003ca:	fa01 f302 	lsl.w	r3, r1, r2
 81003ce:	f1c2 0120 	rsb	r1, r2, #32
 81003d2:	fa20 f101 	lsr.w	r1, r0, r1
 81003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 81003da:	ea41 0e03 	orr.w	lr, r1, r3
 81003de:	4094      	lsls	r4, r2
 81003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 81003e4:	0c21      	lsrs	r1, r4, #16
 81003e6:	fbbe f6f8 	udiv	r6, lr, r8
 81003ea:	fa1f f78c 	uxth.w	r7, ip
 81003ee:	fb08 e316 	mls	r3, r8, r6, lr
 81003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 81003f6:	fb06 f107 	mul.w	r1, r6, r7
 81003fa:	4299      	cmp	r1, r3
 81003fc:	d90a      	bls.n	8100414 <__udivmoddi4+0x64>
 81003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8100402:	f106 30ff 	add.w	r0, r6, #4294967295
 8100406:	f080 811f 	bcs.w	8100648 <__udivmoddi4+0x298>
 810040a:	4299      	cmp	r1, r3
 810040c:	f240 811c 	bls.w	8100648 <__udivmoddi4+0x298>
 8100410:	3e02      	subs	r6, #2
 8100412:	4463      	add	r3, ip
 8100414:	1a5b      	subs	r3, r3, r1
 8100416:	b2a4      	uxth	r4, r4
 8100418:	fbb3 f0f8 	udiv	r0, r3, r8
 810041c:	fb08 3310 	mls	r3, r8, r0, r3
 8100420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100424:	fb00 f707 	mul.w	r7, r0, r7
 8100428:	42a7      	cmp	r7, r4
 810042a:	d90a      	bls.n	8100442 <__udivmoddi4+0x92>
 810042c:	eb1c 0404 	adds.w	r4, ip, r4
 8100430:	f100 33ff 	add.w	r3, r0, #4294967295
 8100434:	f080 810a 	bcs.w	810064c <__udivmoddi4+0x29c>
 8100438:	42a7      	cmp	r7, r4
 810043a:	f240 8107 	bls.w	810064c <__udivmoddi4+0x29c>
 810043e:	4464      	add	r4, ip
 8100440:	3802      	subs	r0, #2
 8100442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100446:	1be4      	subs	r4, r4, r7
 8100448:	2600      	movs	r6, #0
 810044a:	b11d      	cbz	r5, 8100454 <__udivmoddi4+0xa4>
 810044c:	40d4      	lsrs	r4, r2
 810044e:	2300      	movs	r3, #0
 8100450:	e9c5 4300 	strd	r4, r3, [r5]
 8100454:	4631      	mov	r1, r6
 8100456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810045a:	428b      	cmp	r3, r1
 810045c:	d909      	bls.n	8100472 <__udivmoddi4+0xc2>
 810045e:	2d00      	cmp	r5, #0
 8100460:	f000 80ef 	beq.w	8100642 <__udivmoddi4+0x292>
 8100464:	2600      	movs	r6, #0
 8100466:	e9c5 0100 	strd	r0, r1, [r5]
 810046a:	4630      	mov	r0, r6
 810046c:	4631      	mov	r1, r6
 810046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100472:	fab3 f683 	clz	r6, r3
 8100476:	2e00      	cmp	r6, #0
 8100478:	d14a      	bne.n	8100510 <__udivmoddi4+0x160>
 810047a:	428b      	cmp	r3, r1
 810047c:	d302      	bcc.n	8100484 <__udivmoddi4+0xd4>
 810047e:	4282      	cmp	r2, r0
 8100480:	f200 80f9 	bhi.w	8100676 <__udivmoddi4+0x2c6>
 8100484:	1a84      	subs	r4, r0, r2
 8100486:	eb61 0303 	sbc.w	r3, r1, r3
 810048a:	2001      	movs	r0, #1
 810048c:	469e      	mov	lr, r3
 810048e:	2d00      	cmp	r5, #0
 8100490:	d0e0      	beq.n	8100454 <__udivmoddi4+0xa4>
 8100492:	e9c5 4e00 	strd	r4, lr, [r5]
 8100496:	e7dd      	b.n	8100454 <__udivmoddi4+0xa4>
 8100498:	b902      	cbnz	r2, 810049c <__udivmoddi4+0xec>
 810049a:	deff      	udf	#255	; 0xff
 810049c:	fab2 f282 	clz	r2, r2
 81004a0:	2a00      	cmp	r2, #0
 81004a2:	f040 8092 	bne.w	81005ca <__udivmoddi4+0x21a>
 81004a6:	eba1 010c 	sub.w	r1, r1, ip
 81004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 81004ae:	fa1f fe8c 	uxth.w	lr, ip
 81004b2:	2601      	movs	r6, #1
 81004b4:	0c20      	lsrs	r0, r4, #16
 81004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 81004ba:	fb07 1113 	mls	r1, r7, r3, r1
 81004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 81004c2:	fb0e f003 	mul.w	r0, lr, r3
 81004c6:	4288      	cmp	r0, r1
 81004c8:	d908      	bls.n	81004dc <__udivmoddi4+0x12c>
 81004ca:	eb1c 0101 	adds.w	r1, ip, r1
 81004ce:	f103 38ff 	add.w	r8, r3, #4294967295
 81004d2:	d202      	bcs.n	81004da <__udivmoddi4+0x12a>
 81004d4:	4288      	cmp	r0, r1
 81004d6:	f200 80cb 	bhi.w	8100670 <__udivmoddi4+0x2c0>
 81004da:	4643      	mov	r3, r8
 81004dc:	1a09      	subs	r1, r1, r0
 81004de:	b2a4      	uxth	r4, r4
 81004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 81004e4:	fb07 1110 	mls	r1, r7, r0, r1
 81004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 81004ec:	fb0e fe00 	mul.w	lr, lr, r0
 81004f0:	45a6      	cmp	lr, r4
 81004f2:	d908      	bls.n	8100506 <__udivmoddi4+0x156>
 81004f4:	eb1c 0404 	adds.w	r4, ip, r4
 81004f8:	f100 31ff 	add.w	r1, r0, #4294967295
 81004fc:	d202      	bcs.n	8100504 <__udivmoddi4+0x154>
 81004fe:	45a6      	cmp	lr, r4
 8100500:	f200 80bb 	bhi.w	810067a <__udivmoddi4+0x2ca>
 8100504:	4608      	mov	r0, r1
 8100506:	eba4 040e 	sub.w	r4, r4, lr
 810050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 810050e:	e79c      	b.n	810044a <__udivmoddi4+0x9a>
 8100510:	f1c6 0720 	rsb	r7, r6, #32
 8100514:	40b3      	lsls	r3, r6
 8100516:	fa22 fc07 	lsr.w	ip, r2, r7
 810051a:	ea4c 0c03 	orr.w	ip, ip, r3
 810051e:	fa20 f407 	lsr.w	r4, r0, r7
 8100522:	fa01 f306 	lsl.w	r3, r1, r6
 8100526:	431c      	orrs	r4, r3
 8100528:	40f9      	lsrs	r1, r7
 810052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 810052e:	fa00 f306 	lsl.w	r3, r0, r6
 8100532:	fbb1 f8f9 	udiv	r8, r1, r9
 8100536:	0c20      	lsrs	r0, r4, #16
 8100538:	fa1f fe8c 	uxth.w	lr, ip
 810053c:	fb09 1118 	mls	r1, r9, r8, r1
 8100540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100544:	fb08 f00e 	mul.w	r0, r8, lr
 8100548:	4288      	cmp	r0, r1
 810054a:	fa02 f206 	lsl.w	r2, r2, r6
 810054e:	d90b      	bls.n	8100568 <__udivmoddi4+0x1b8>
 8100550:	eb1c 0101 	adds.w	r1, ip, r1
 8100554:	f108 3aff 	add.w	sl, r8, #4294967295
 8100558:	f080 8088 	bcs.w	810066c <__udivmoddi4+0x2bc>
 810055c:	4288      	cmp	r0, r1
 810055e:	f240 8085 	bls.w	810066c <__udivmoddi4+0x2bc>
 8100562:	f1a8 0802 	sub.w	r8, r8, #2
 8100566:	4461      	add	r1, ip
 8100568:	1a09      	subs	r1, r1, r0
 810056a:	b2a4      	uxth	r4, r4
 810056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8100570:	fb09 1110 	mls	r1, r9, r0, r1
 8100574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8100578:	fb00 fe0e 	mul.w	lr, r0, lr
 810057c:	458e      	cmp	lr, r1
 810057e:	d908      	bls.n	8100592 <__udivmoddi4+0x1e2>
 8100580:	eb1c 0101 	adds.w	r1, ip, r1
 8100584:	f100 34ff 	add.w	r4, r0, #4294967295
 8100588:	d26c      	bcs.n	8100664 <__udivmoddi4+0x2b4>
 810058a:	458e      	cmp	lr, r1
 810058c:	d96a      	bls.n	8100664 <__udivmoddi4+0x2b4>
 810058e:	3802      	subs	r0, #2
 8100590:	4461      	add	r1, ip
 8100592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8100596:	fba0 9402 	umull	r9, r4, r0, r2
 810059a:	eba1 010e 	sub.w	r1, r1, lr
 810059e:	42a1      	cmp	r1, r4
 81005a0:	46c8      	mov	r8, r9
 81005a2:	46a6      	mov	lr, r4
 81005a4:	d356      	bcc.n	8100654 <__udivmoddi4+0x2a4>
 81005a6:	d053      	beq.n	8100650 <__udivmoddi4+0x2a0>
 81005a8:	b15d      	cbz	r5, 81005c2 <__udivmoddi4+0x212>
 81005aa:	ebb3 0208 	subs.w	r2, r3, r8
 81005ae:	eb61 010e 	sbc.w	r1, r1, lr
 81005b2:	fa01 f707 	lsl.w	r7, r1, r7
 81005b6:	fa22 f306 	lsr.w	r3, r2, r6
 81005ba:	40f1      	lsrs	r1, r6
 81005bc:	431f      	orrs	r7, r3
 81005be:	e9c5 7100 	strd	r7, r1, [r5]
 81005c2:	2600      	movs	r6, #0
 81005c4:	4631      	mov	r1, r6
 81005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81005ca:	f1c2 0320 	rsb	r3, r2, #32
 81005ce:	40d8      	lsrs	r0, r3
 81005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 81005d4:	fa21 f303 	lsr.w	r3, r1, r3
 81005d8:	4091      	lsls	r1, r2
 81005da:	4301      	orrs	r1, r0
 81005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 81005e0:	fa1f fe8c 	uxth.w	lr, ip
 81005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 81005e8:	fb07 3610 	mls	r6, r7, r0, r3
 81005ec:	0c0b      	lsrs	r3, r1, #16
 81005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 81005f2:	fb00 f60e 	mul.w	r6, r0, lr
 81005f6:	429e      	cmp	r6, r3
 81005f8:	fa04 f402 	lsl.w	r4, r4, r2
 81005fc:	d908      	bls.n	8100610 <__udivmoddi4+0x260>
 81005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8100602:	f100 38ff 	add.w	r8, r0, #4294967295
 8100606:	d22f      	bcs.n	8100668 <__udivmoddi4+0x2b8>
 8100608:	429e      	cmp	r6, r3
 810060a:	d92d      	bls.n	8100668 <__udivmoddi4+0x2b8>
 810060c:	3802      	subs	r0, #2
 810060e:	4463      	add	r3, ip
 8100610:	1b9b      	subs	r3, r3, r6
 8100612:	b289      	uxth	r1, r1
 8100614:	fbb3 f6f7 	udiv	r6, r3, r7
 8100618:	fb07 3316 	mls	r3, r7, r6, r3
 810061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100620:	fb06 f30e 	mul.w	r3, r6, lr
 8100624:	428b      	cmp	r3, r1
 8100626:	d908      	bls.n	810063a <__udivmoddi4+0x28a>
 8100628:	eb1c 0101 	adds.w	r1, ip, r1
 810062c:	f106 38ff 	add.w	r8, r6, #4294967295
 8100630:	d216      	bcs.n	8100660 <__udivmoddi4+0x2b0>
 8100632:	428b      	cmp	r3, r1
 8100634:	d914      	bls.n	8100660 <__udivmoddi4+0x2b0>
 8100636:	3e02      	subs	r6, #2
 8100638:	4461      	add	r1, ip
 810063a:	1ac9      	subs	r1, r1, r3
 810063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8100640:	e738      	b.n	81004b4 <__udivmoddi4+0x104>
 8100642:	462e      	mov	r6, r5
 8100644:	4628      	mov	r0, r5
 8100646:	e705      	b.n	8100454 <__udivmoddi4+0xa4>
 8100648:	4606      	mov	r6, r0
 810064a:	e6e3      	b.n	8100414 <__udivmoddi4+0x64>
 810064c:	4618      	mov	r0, r3
 810064e:	e6f8      	b.n	8100442 <__udivmoddi4+0x92>
 8100650:	454b      	cmp	r3, r9
 8100652:	d2a9      	bcs.n	81005a8 <__udivmoddi4+0x1f8>
 8100654:	ebb9 0802 	subs.w	r8, r9, r2
 8100658:	eb64 0e0c 	sbc.w	lr, r4, ip
 810065c:	3801      	subs	r0, #1
 810065e:	e7a3      	b.n	81005a8 <__udivmoddi4+0x1f8>
 8100660:	4646      	mov	r6, r8
 8100662:	e7ea      	b.n	810063a <__udivmoddi4+0x28a>
 8100664:	4620      	mov	r0, r4
 8100666:	e794      	b.n	8100592 <__udivmoddi4+0x1e2>
 8100668:	4640      	mov	r0, r8
 810066a:	e7d1      	b.n	8100610 <__udivmoddi4+0x260>
 810066c:	46d0      	mov	r8, sl
 810066e:	e77b      	b.n	8100568 <__udivmoddi4+0x1b8>
 8100670:	3b02      	subs	r3, #2
 8100672:	4461      	add	r1, ip
 8100674:	e732      	b.n	81004dc <__udivmoddi4+0x12c>
 8100676:	4630      	mov	r0, r6
 8100678:	e709      	b.n	810048e <__udivmoddi4+0xde>
 810067a:	4464      	add	r4, ip
 810067c:	3802      	subs	r0, #2
 810067e:	e742      	b.n	8100506 <__udivmoddi4+0x156>

08100680 <__aeabi_idiv0>:
 8100680:	4770      	bx	lr
 8100682:	bf00      	nop

08100684 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100684:	b480      	push	{r7}
 8100686:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100688:	4b09      	ldr	r3, [pc, #36]	; (81006b0 <SystemInit+0x2c>)
 810068a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810068e:	4a08      	ldr	r2, [pc, #32]	; (81006b0 <SystemInit+0x2c>)
 8100690:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8100694:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100698:	4b05      	ldr	r3, [pc, #20]	; (81006b0 <SystemInit+0x2c>)
 810069a:	691b      	ldr	r3, [r3, #16]
 810069c:	4a04      	ldr	r2, [pc, #16]	; (81006b0 <SystemInit+0x2c>)
 810069e:	f043 0310 	orr.w	r3, r3, #16
 81006a2:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81006a4:	bf00      	nop
 81006a6:	46bd      	mov	sp, r7
 81006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006ac:	4770      	bx	lr
 81006ae:	bf00      	nop
 81006b0:	e000ed00 	.word	0xe000ed00

081006b4 <start_PWM>:
#include "level_2/init_CM4.h"


void start_PWM(void)
/* start_PWM: Function which initialises the PWM TIMERs 2,13,14. */
{
 81006b4:	b580      	push	{r7, lr}
 81006b6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 81006b8:	2100      	movs	r1, #0
 81006ba:	4808      	ldr	r0, [pc, #32]	; (81006dc <start_PWM+0x28>)
 81006bc:	f006 fc38 	bl	8106f30 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 81006c0:	2100      	movs	r1, #0
 81006c2:	4807      	ldr	r0, [pc, #28]	; (81006e0 <start_PWM+0x2c>)
 81006c4:	f006 fc34 	bl	8106f30 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 81006c8:	2108      	movs	r1, #8
 81006ca:	4806      	ldr	r0, [pc, #24]	; (81006e4 <start_PWM+0x30>)
 81006cc:	f006 fc30 	bl	8106f30 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 81006d0:	210c      	movs	r1, #12
 81006d2:	4804      	ldr	r0, [pc, #16]	; (81006e4 <start_PWM+0x30>)
 81006d4:	f006 fc2c 	bl	8106f30 <HAL_TIM_PWM_Start>
}
 81006d8:	bf00      	nop
 81006da:	bd80      	pop	{r7, pc}
 81006dc:	10000268 	.word	0x10000268
 81006e0:	100002b4 	.word	0x100002b4
 81006e4:	10000184 	.word	0x10000184

081006e8 <init_Movement>:

void init_Movement(void)
/* start_Movement: Function which initialises the motors and servos */
{
 81006e8:	b580      	push	{r7, lr}
 81006ea:	af00      	add	r7, sp, #0
	initMotors();
 81006ec:	f000 fa3e 	bl	8100b6c <initMotors>
	set_Enable_Power();
 81006f0:	f000 fef0 	bl	81014d4 <set_Enable_Power>
	start_PWM();
 81006f4:	f7ff ffde 	bl	81006b4 <start_PWM>
}
 81006f8:	bf00      	nop
 81006fa:	bd80      	pop	{r7, pc}

081006fc <init_MX_init>:

void init_MX_init(void)
/* start_MX_init: Function which initialises the STM32H peripherals */
{
 81006fc:	b580      	push	{r7, lr}
 81006fe:	af00      	add	r7, sp, #0
	MX_ADC1_Init();
 8100700:	f000 fc3c 	bl	8100f7c <MX_ADC1_Init>
	MX_I2C1_Init();
 8100704:	f000 ff20 	bl	8101548 <MX_I2C1_Init>
	MX_TIM2_Init();
 8100708:	f001 f81a 	bl	8101740 <MX_TIM2_Init>
	MX_TIM3_Init();
 810070c:	f001 f87c 	bl	8101808 <MX_TIM3_Init>
	MX_TIM4_Init();
 8100710:	f001 f8d0 	bl	81018b4 <MX_TIM4_Init>
	MX_TIM13_Init();
 8100714:	f001 f924 	bl	8101960 <MX_TIM13_Init>
	MX_TIM14_Init();
 8100718:	f001 f970 	bl	81019fc <MX_TIM14_Init>
}
 810071c:	bf00      	nop
 810071e:	bd80      	pop	{r7, pc}

08100720 <init_Start_Up>:
void init_Start_Up(void)
/* init_Start_Up: Function to initialise the whole system and set inital values to PWMs
 *	The microcontroller peripherals. The Motors and Servos.
 *	Homes the servos.
 */
{
 8100720:	b580      	push	{r7, lr}
 8100722:	af00      	add	r7, sp, #0
	send_msg((uint8_t*)"\rInitialising Micro-controller Signals\n\r");
 8100724:	481a      	ldr	r0, [pc, #104]	; (8100790 <init_Start_Up+0x70>)
 8100726:	f001 fc7b 	bl	8102020 <send_msg>
	init_MX_init();
 810072a:	f7ff ffe7 	bl	81006fc <init_MX_init>
	HAL_Delay(50);
 810072e:	2032      	movs	r0, #50	; 0x32
 8100730:	f001 fd6c 	bl	810220c <HAL_Delay>

	send_msg((uint8_t*)"\rEnabling movement signals\n\r");
 8100734:	4817      	ldr	r0, [pc, #92]	; (8100794 <init_Start_Up+0x74>)
 8100736:	f001 fc73 	bl	8102020 <send_msg>
	init_Movement();
 810073a:	f7ff ffd5 	bl	81006e8 <init_Movement>
	HAL_Delay(50);
 810073e:	2032      	movs	r0, #50	; 0x32
 8100740:	f001 fd64 	bl	810220c <HAL_Delay>

	send_msg((uint8_t*)"\rHoming Motors\n\r");
 8100744:	4814      	ldr	r0, [pc, #80]	; (8100798 <init_Start_Up+0x78>)
 8100746:	f001 fc6b 	bl	8102020 <send_msg>
	HAL_Delay(50);
 810074a:	2032      	movs	r0, #50	; 0x32
 810074c:	f001 fd5e 	bl	810220c <HAL_Delay>

	HomeMotors(1, 1); // homing motors
 8100750:	2101      	movs	r1, #1
 8100752:	2001      	movs	r0, #1
 8100754:	f000 fa12 	bl	8100b7c <HomeMotors>

	send_msg((uint8_t*)"\rMotors Homed\n\r");
 8100758:	4810      	ldr	r0, [pc, #64]	; (810079c <init_Start_Up+0x7c>)
 810075a:	f001 fc61 	bl	8102020 <send_msg>
	HAL_Delay(50);
 810075e:	2032      	movs	r0, #50	; 0x32
 8100760:	f001 fd54 	bl	810220c <HAL_Delay>

	send_msg((uint8_t*)"\rHoming servos\n\r");
 8100764:	480e      	ldr	r0, [pc, #56]	; (81007a0 <init_Start_Up+0x80>)
 8100766:	f001 fc5b 	bl	8102020 <send_msg>
	HAL_Delay(50);
 810076a:	2032      	movs	r0, #50	; 0x32
 810076c:	f001 fd4e 	bl	810220c <HAL_Delay>

	set_Slide_Servo(SLIDE_CLOSED);
 8100770:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8100774:	f000 faf6 	bl	8100d64 <set_Slide_Servo>
	set_Rotate_Servo(ROTATE_NEUTRAL);
 8100778:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 81007a4 <init_Start_Up+0x84>
 810077c:	f000 fabc 	bl	8100cf8 <set_Rotate_Servo>
	send_msg((uint8_t*)"\rServos Homed\n\r");
 8100780:	4809      	ldr	r0, [pc, #36]	; (81007a8 <init_Start_Up+0x88>)
 8100782:	f001 fc4d 	bl	8102020 <send_msg>
	HAL_Delay(50);
 8100786:	2032      	movs	r0, #50	; 0x32
 8100788:	f001 fd40 	bl	810220c <HAL_Delay>

}
 810078c:	bf00      	nop
 810078e:	bd80      	pop	{r7, pc}
 8100790:	08109a20 	.word	0x08109a20
 8100794:	08109a4c 	.word	0x08109a4c
 8100798:	08109a6c 	.word	0x08109a6c
 810079c:	08109a80 	.word	0x08109a80
 81007a0:	08109a90 	.word	0x08109a90
 81007a4:	40a9999a 	.word	0x40a9999a
 81007a8:	08109aa4 	.word	0x08109aa4

081007ac <TCS3472_Create>:
	uint16_t b;
} Color;

TCS3472 TCS3472_Create(uint8_t addr, I2C_HandleTypeDef *handle)
/* Structure with the address and I2C handle of the RGB Sensor */
{
 81007ac:	b480      	push	{r7}
 81007ae:	b087      	sub	sp, #28
 81007b0:	af00      	add	r7, sp, #0
 81007b2:	60f8      	str	r0, [r7, #12]
 81007b4:	460b      	mov	r3, r1
 81007b6:	607a      	str	r2, [r7, #4]
 81007b8:	72fb      	strb	r3, [r7, #11]
	//create structure of RBG sensor data
	TCS3472 sensor_data =
 81007ba:	7afb      	ldrb	r3, [r7, #11]
 81007bc:	743b      	strb	r3, [r7, #16]
 81007be:	687b      	ldr	r3, [r7, #4]
 81007c0:	617b      	str	r3, [r7, #20]
	{ addr, handle};
	return sensor_data;
 81007c2:	68fb      	ldr	r3, [r7, #12]
 81007c4:	461a      	mov	r2, r3
 81007c6:	f107 0310 	add.w	r3, r7, #16
 81007ca:	e893 0003 	ldmia.w	r3, {r0, r1}
 81007ce:	e882 0003 	stmia.w	r2, {r0, r1}
}
 81007d2:	68f8      	ldr	r0, [r7, #12]
 81007d4:	371c      	adds	r7, #28
 81007d6:	46bd      	mov	sp, r7
 81007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81007dc:	4770      	bx	lr

081007de <rgb_init>:

void rgb_init(const TCS3472 *const self)
{
 81007de:	b580      	push	{r7, lr}
 81007e0:	b082      	sub	sp, #8
 81007e2:	af00      	add	r7, sp, #0
 81007e4:	6078      	str	r0, [r7, #4]
	//status of device
	// if status HAL_OK
	// program the device

	rgb_send(self, 0x80, 0x03); // turn on device
 81007e6:	2203      	movs	r2, #3
 81007e8:	2180      	movs	r1, #128	; 0x80
 81007ea:	6878      	ldr	r0, [r7, #4]
 81007ec:	f000 f868 	bl	81008c0 <rgb_send>
	HAL_Delay(2);
 81007f0:	2002      	movs	r0, #2
 81007f2:	f001 fd0b 	bl	810220c <HAL_Delay>
	// Set timing register (ADC integration time)
	// Integration time can be set in steps of 2.4 ms.
	// 0xFF = 2.4 ms
	// 0x00 = 700 ms
	// 0xEE = 238; (256 - 238) * 2.4 = 43.2 ms
	rgb_send(self, 0x81, 0xEE); // program ATIME
 81007f6:	22ee      	movs	r2, #238	; 0xee
 81007f8:	2181      	movs	r1, #129	; 0x81
 81007fa:	6878      	ldr	r0, [r7, #4]
 81007fc:	f000 f860 	bl	81008c0 <rgb_send>
	HAL_Delay(10);
 8100800:	200a      	movs	r0, #10
 8100802:	f001 fd03 	bl	810220c <HAL_Delay>

}
 8100806:	bf00      	nop
 8100808:	3708      	adds	r7, #8
 810080a:	46bd      	mov	sp, r7
 810080c:	bd80      	pop	{r7, pc}
	...

08100810 <rgb_read_sensor>:

int rgb_read_sensor(const TCS3472 *const self)
{
 8100810:	b580      	push	{r7, lr}
 8100812:	b086      	sub	sp, #24
 8100814:	af00      	add	r7, sp, #0
 8100816:	6078      	str	r0, [r7, #4]
	struct Color sens_RGBOut;
	int robotCoin = -2;
 8100818:	f06f 0301 	mvn.w	r3, #1
 810081c:	617b      	str	r3, [r7, #20]
	int t_it_RGB = 0;
 810081e:	2300      	movs	r3, #0
 8100820:	613b      	str	r3, [r7, #16]
	uint16_t hue = 0;
 8100822:	2300      	movs	r3, #0
 8100824:	81fb      	strh	r3, [r7, #14]

	// initiate sensor
	rgb_init(self);
 8100826:	6878      	ldr	r0, [r7, #4]
 8100828:	f7ff ffd9 	bl	81007de <rgb_init>

	while (robotCoin == -2) // loop until we have reached the max
 810082c:	e039      	b.n	81008a2 <rgb_read_sensor+0x92>
	{
		sens_RGBOut = queryRGBSensor(self);
 810082e:	f107 0308 	add.w	r3, r7, #8
 8100832:	6879      	ldr	r1, [r7, #4]
 8100834:	4618      	mov	r0, r3
 8100836:	f000 f85b 	bl	81008f0 <queryRGBSensor>

		// get hue value (dominant wavelength) out of RGB sensor readings
		hue = getHue(sens_RGBOut.r, sens_RGBOut.g, sens_RGBOut.b);
 810083a:	893b      	ldrh	r3, [r7, #8]
 810083c:	8979      	ldrh	r1, [r7, #10]
 810083e:	89ba      	ldrh	r2, [r7, #12]
 8100840:	4618      	mov	r0, r3
 8100842:	f000 f8e9 	bl	8100a18 <getHue>
 8100846:	4603      	mov	r3, r0
 8100848:	81fb      	strh	r3, [r7, #14]

		if (hue >= 35 && hue <= 75)
 810084a:	89fb      	ldrh	r3, [r7, #14]
 810084c:	2b22      	cmp	r3, #34	; 0x22
 810084e:	d909      	bls.n	8100864 <rgb_read_sensor+0x54>
 8100850:	89fb      	ldrh	r3, [r7, #14]
 8100852:	2b4b      	cmp	r3, #75	; 0x4b
 8100854:	d806      	bhi.n	8100864 <rgb_read_sensor+0x54>
		{
			// it is yellow
			robotCoin = 0; //for endurance test else 0
 8100856:	2300      	movs	r3, #0
 8100858:	617b      	str	r3, [r7, #20]
			yellow++;
 810085a:	4b16      	ldr	r3, [pc, #88]	; (81008b4 <rgb_read_sensor+0xa4>)
 810085c:	681b      	ldr	r3, [r3, #0]
 810085e:	3301      	adds	r3, #1
 8100860:	4a14      	ldr	r2, [pc, #80]	; (81008b4 <rgb_read_sensor+0xa4>)
 8100862:	6013      	str	r3, [r2, #0]
		}
		if (hue >= 340 && hue <= 360)
 8100864:	89fb      	ldrh	r3, [r7, #14]
 8100866:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 810086a:	d30a      	bcc.n	8100882 <rgb_read_sensor+0x72>
 810086c:	89fb      	ldrh	r3, [r7, #14]
 810086e:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 8100872:	d806      	bhi.n	8100882 <rgb_read_sensor+0x72>
		{
			// it is red
			robotCoin = 1;
 8100874:	2301      	movs	r3, #1
 8100876:	617b      	str	r3, [r7, #20]
			red++;
 8100878:	4b0f      	ldr	r3, [pc, #60]	; (81008b8 <rgb_read_sensor+0xa8>)
 810087a:	681b      	ldr	r3, [r3, #0]
 810087c:	3301      	adds	r3, #1
 810087e:	4a0e      	ldr	r2, [pc, #56]	; (81008b8 <rgb_read_sensor+0xa8>)
 8100880:	6013      	str	r3, [r2, #0]
		}

		t_it_RGB++;
 8100882:	693b      	ldr	r3, [r7, #16]
 8100884:	3301      	adds	r3, #1
 8100886:	613b      	str	r3, [r7, #16]
		HAL_Delay(2);
 8100888:	2002      	movs	r0, #2
 810088a:	f001 fcbf 	bl	810220c <HAL_Delay>
		if (t_it_RGB > 24)
 810088e:	693b      	ldr	r3, [r7, #16]
 8100890:	2b18      	cmp	r3, #24
 8100892:	dd06      	ble.n	81008a2 <rgb_read_sensor+0x92>
		{
			//error = -1;
			robotCoin = 3; //for endurance test else -1; // dump to human, let the humanoid sort it out (altered to recheck)
 8100894:	2303      	movs	r3, #3
 8100896:	617b      	str	r3, [r7, #20]
			rgb_error++;
 8100898:	4b08      	ldr	r3, [pc, #32]	; (81008bc <rgb_read_sensor+0xac>)
 810089a:	681b      	ldr	r3, [r3, #0]
 810089c:	3301      	adds	r3, #1
 810089e:	4a07      	ldr	r2, [pc, #28]	; (81008bc <rgb_read_sensor+0xac>)
 81008a0:	6013      	str	r3, [r2, #0]
	while (robotCoin == -2) // loop until we have reached the max
 81008a2:	697b      	ldr	r3, [r7, #20]
 81008a4:	f113 0f02 	cmn.w	r3, #2
 81008a8:	d0c1      	beq.n	810082e <rgb_read_sensor+0x1e>
		}
	}
	return robotCoin;
 81008aa:	697b      	ldr	r3, [r7, #20]
}
 81008ac:	4618      	mov	r0, r3
 81008ae:	3718      	adds	r7, #24
 81008b0:	46bd      	mov	sp, r7
 81008b2:	bd80      	pop	{r7, pc}
 81008b4:	10000098 	.word	0x10000098
 81008b8:	10000094 	.word	0x10000094
 81008bc:	1000009c 	.word	0x1000009c

081008c0 <rgb_send>:
 *
 * @param1 self: the structure which holds information about the RGB sensor
 * @param2 regAddress: the register to which the data will be written to
 * @param3 data: the data to be written in the register
 */
{
 81008c0:	b580      	push	{r7, lr}
 81008c2:	b084      	sub	sp, #16
 81008c4:	af02      	add	r7, sp, #8
 81008c6:	6078      	str	r0, [r7, #4]
 81008c8:	460b      	mov	r3, r1
 81008ca:	70fb      	strb	r3, [r7, #3]
 81008cc:	4613      	mov	r3, r2
 81008ce:	70bb      	strb	r3, [r7, #2]
	i2c_Transmit(self->handle, self->dev_addr, regAddress, 1, &data, 1);
 81008d0:	687b      	ldr	r3, [r7, #4]
 81008d2:	6858      	ldr	r0, [r3, #4]
 81008d4:	687b      	ldr	r3, [r7, #4]
 81008d6:	7819      	ldrb	r1, [r3, #0]
 81008d8:	78fa      	ldrb	r2, [r7, #3]
 81008da:	2301      	movs	r3, #1
 81008dc:	9301      	str	r3, [sp, #4]
 81008de:	1cbb      	adds	r3, r7, #2
 81008e0:	9300      	str	r3, [sp, #0]
 81008e2:	2301      	movs	r3, #1
 81008e4:	f000 fed6 	bl	8101694 <i2c_Transmit>
}
 81008e8:	bf00      	nop
 81008ea:	3708      	adds	r7, #8
 81008ec:	46bd      	mov	sp, r7
 81008ee:	bd80      	pop	{r7, pc}

081008f0 <queryRGBSensor>:
 *
 * Returns:
 * 	Color struct containing r, g and b
 */
struct Color queryRGBSensor(const TCS3472 *const self)
{
 81008f0:	b580      	push	{r7, lr}
 81008f2:	b088      	sub	sp, #32
 81008f4:	af02      	add	r7, sp, #8
 81008f6:	6078      	str	r0, [r7, #4]
 81008f8:	6039      	str	r1, [r7, #0]

	/* Read RGB values */
	uint8_t low = 0; // temporary
 81008fa:	2300      	movs	r3, #0
 81008fc:	75bb      	strb	r3, [r7, #22]
	uint8_t high = 0; // temporary
 81008fe:	2300      	movs	r3, #0
 8100900:	757b      	strb	r3, [r7, #21]
	HAL_StatusTypeDef dev_Status;
	struct Color color;

	// Read red value
	dev_Status = i2c_Receive(self->handle, self->dev_addr, RGB_COMMAND_REG | RGB_RED_LOW, 1, &low, sizeof(low));
 8100902:	683b      	ldr	r3, [r7, #0]
 8100904:	6858      	ldr	r0, [r3, #4]
 8100906:	683b      	ldr	r3, [r7, #0]
 8100908:	7819      	ldrb	r1, [r3, #0]
 810090a:	2301      	movs	r3, #1
 810090c:	9301      	str	r3, [sp, #4]
 810090e:	f107 0316 	add.w	r3, r7, #22
 8100912:	9300      	str	r3, [sp, #0]
 8100914:	2301      	movs	r3, #1
 8100916:	2296      	movs	r2, #150	; 0x96
 8100918:	f000 fee5 	bl	81016e6 <i2c_Receive>
 810091c:	4603      	mov	r3, r0
 810091e:	75fb      	strb	r3, [r7, #23]
	dev_Status = i2c_Receive(self->handle, self->dev_addr, RGB_COMMAND_REG | RGB_RED_HIGH, 1, &high, sizeof(high));
 8100920:	683b      	ldr	r3, [r7, #0]
 8100922:	6858      	ldr	r0, [r3, #4]
 8100924:	683b      	ldr	r3, [r7, #0]
 8100926:	7819      	ldrb	r1, [r3, #0]
 8100928:	2301      	movs	r3, #1
 810092a:	9301      	str	r3, [sp, #4]
 810092c:	f107 0315 	add.w	r3, r7, #21
 8100930:	9300      	str	r3, [sp, #0]
 8100932:	2301      	movs	r3, #1
 8100934:	2297      	movs	r2, #151	; 0x97
 8100936:	f000 fed6 	bl	81016e6 <i2c_Receive>
 810093a:	4603      	mov	r3, r0
 810093c:	75fb      	strb	r3, [r7, #23]

	if (dev_Status != HAL_OK)
 810093e:	7dfb      	ldrb	r3, [r7, #23]
 8100940:	2b00      	cmp	r3, #0
 8100942:	d002      	beq.n	810094a <queryRGBSensor+0x5a>
	{
		color.r = 0;
 8100944:	2300      	movs	r3, #0
 8100946:	81bb      	strh	r3, [r7, #12]
 8100948:	e008      	b.n	810095c <queryRGBSensor+0x6c>
	}
	else
	{
		color.r = (high << 8) | low;
 810094a:	7d7b      	ldrb	r3, [r7, #21]
 810094c:	021b      	lsls	r3, r3, #8
 810094e:	b21a      	sxth	r2, r3
 8100950:	7dbb      	ldrb	r3, [r7, #22]
 8100952:	b21b      	sxth	r3, r3
 8100954:	4313      	orrs	r3, r2
 8100956:	b21b      	sxth	r3, r3
 8100958:	b29b      	uxth	r3, r3
 810095a:	81bb      	strh	r3, [r7, #12]
	}

	// Read green value
	i2c_Receive(self->handle, self->dev_addr, RGB_COMMAND_REG | RGB_GREEN_LOW, 1, &low, sizeof(low));
 810095c:	683b      	ldr	r3, [r7, #0]
 810095e:	6858      	ldr	r0, [r3, #4]
 8100960:	683b      	ldr	r3, [r7, #0]
 8100962:	7819      	ldrb	r1, [r3, #0]
 8100964:	2301      	movs	r3, #1
 8100966:	9301      	str	r3, [sp, #4]
 8100968:	f107 0316 	add.w	r3, r7, #22
 810096c:	9300      	str	r3, [sp, #0]
 810096e:	2301      	movs	r3, #1
 8100970:	2298      	movs	r2, #152	; 0x98
 8100972:	f000 feb8 	bl	81016e6 <i2c_Receive>
	i2c_Receive(self->handle, self->dev_addr, RGB_COMMAND_REG | RGB_GREEN_HIGH, 1, &high, sizeof(high));
 8100976:	683b      	ldr	r3, [r7, #0]
 8100978:	6858      	ldr	r0, [r3, #4]
 810097a:	683b      	ldr	r3, [r7, #0]
 810097c:	7819      	ldrb	r1, [r3, #0]
 810097e:	2301      	movs	r3, #1
 8100980:	9301      	str	r3, [sp, #4]
 8100982:	f107 0315 	add.w	r3, r7, #21
 8100986:	9300      	str	r3, [sp, #0]
 8100988:	2301      	movs	r3, #1
 810098a:	2299      	movs	r2, #153	; 0x99
 810098c:	f000 feab 	bl	81016e6 <i2c_Receive>
	if (dev_Status != HAL_OK)
 8100990:	7dfb      	ldrb	r3, [r7, #23]
 8100992:	2b00      	cmp	r3, #0
 8100994:	d002      	beq.n	810099c <queryRGBSensor+0xac>
	{
		color.g = 0;
 8100996:	2300      	movs	r3, #0
 8100998:	81fb      	strh	r3, [r7, #14]
 810099a:	e008      	b.n	81009ae <queryRGBSensor+0xbe>
	}
	else
	{
		color.g = (high << 8) | low;
 810099c:	7d7b      	ldrb	r3, [r7, #21]
 810099e:	021b      	lsls	r3, r3, #8
 81009a0:	b21a      	sxth	r2, r3
 81009a2:	7dbb      	ldrb	r3, [r7, #22]
 81009a4:	b21b      	sxth	r3, r3
 81009a6:	4313      	orrs	r3, r2
 81009a8:	b21b      	sxth	r3, r3
 81009aa:	b29b      	uxth	r3, r3
 81009ac:	81fb      	strh	r3, [r7, #14]
	}

	// Read blue value
	i2c_Receive(self->handle, self->dev_addr, RGB_COMMAND_REG | RGB_BLUE_LOW, 1, &low, sizeof(low));
 81009ae:	683b      	ldr	r3, [r7, #0]
 81009b0:	6858      	ldr	r0, [r3, #4]
 81009b2:	683b      	ldr	r3, [r7, #0]
 81009b4:	7819      	ldrb	r1, [r3, #0]
 81009b6:	2301      	movs	r3, #1
 81009b8:	9301      	str	r3, [sp, #4]
 81009ba:	f107 0316 	add.w	r3, r7, #22
 81009be:	9300      	str	r3, [sp, #0]
 81009c0:	2301      	movs	r3, #1
 81009c2:	229a      	movs	r2, #154	; 0x9a
 81009c4:	f000 fe8f 	bl	81016e6 <i2c_Receive>
	i2c_Receive(self->handle, self->dev_addr, RGB_COMMAND_REG | RGB_BLUE_HIGH, 1, &high, sizeof(high));
 81009c8:	683b      	ldr	r3, [r7, #0]
 81009ca:	6858      	ldr	r0, [r3, #4]
 81009cc:	683b      	ldr	r3, [r7, #0]
 81009ce:	7819      	ldrb	r1, [r3, #0]
 81009d0:	2301      	movs	r3, #1
 81009d2:	9301      	str	r3, [sp, #4]
 81009d4:	f107 0315 	add.w	r3, r7, #21
 81009d8:	9300      	str	r3, [sp, #0]
 81009da:	2301      	movs	r3, #1
 81009dc:	229b      	movs	r2, #155	; 0x9b
 81009de:	f000 fe82 	bl	81016e6 <i2c_Receive>
	if (dev_Status != HAL_OK)
 81009e2:	7dfb      	ldrb	r3, [r7, #23]
 81009e4:	2b00      	cmp	r3, #0
 81009e6:	d002      	beq.n	81009ee <queryRGBSensor+0xfe>
	{
		color.b = 0;
 81009e8:	2300      	movs	r3, #0
 81009ea:	823b      	strh	r3, [r7, #16]
 81009ec:	e008      	b.n	8100a00 <queryRGBSensor+0x110>
	}
	else
	{
		color.b = (high << 8) | low;
 81009ee:	7d7b      	ldrb	r3, [r7, #21]
 81009f0:	021b      	lsls	r3, r3, #8
 81009f2:	b21a      	sxth	r2, r3
 81009f4:	7dbb      	ldrb	r3, [r7, #22]
 81009f6:	b21b      	sxth	r3, r3
 81009f8:	4313      	orrs	r3, r2
 81009fa:	b21b      	sxth	r3, r3
 81009fc:	b29b      	uxth	r3, r3
 81009fe:	823b      	strh	r3, [r7, #16]
	}
	return color;
 8100a00:	687b      	ldr	r3, [r7, #4]
 8100a02:	461a      	mov	r2, r3
 8100a04:	f107 030c 	add.w	r3, r7, #12
 8100a08:	6818      	ldr	r0, [r3, #0]
 8100a0a:	6010      	str	r0, [r2, #0]
 8100a0c:	889b      	ldrh	r3, [r3, #4]
 8100a0e:	8093      	strh	r3, [r2, #4]
}
 8100a10:	6878      	ldr	r0, [r7, #4]
 8100a12:	3718      	adds	r7, #24
 8100a14:	46bd      	mov	sp, r7
 8100a16:	bd80      	pop	{r7, pc}

08100a18 <getHue>:
 *
 * Returns:
 * 	hue value in the range of 0 to 360
 */
uint16_t getHue(uint16_t red, uint16_t green, uint16_t blue)
{
 8100a18:	b580      	push	{r7, lr}
 8100a1a:	b08a      	sub	sp, #40	; 0x28
 8100a1c:	af00      	add	r7, sp, #0
 8100a1e:	4603      	mov	r3, r0
 8100a20:	80fb      	strh	r3, [r7, #6]
 8100a22:	460b      	mov	r3, r1
 8100a24:	80bb      	strh	r3, [r7, #4]
 8100a26:	4613      	mov	r3, r2
 8100a28:	807b      	strh	r3, [r7, #2]
	uint16_t max = max(max(red, green), blue);
 8100a2a:	88fb      	ldrh	r3, [r7, #6]
 8100a2c:	847b      	strh	r3, [r7, #34]	; 0x22
 8100a2e:	88bb      	ldrh	r3, [r7, #4]
 8100a30:	843b      	strh	r3, [r7, #32]
 8100a32:	8c3a      	ldrh	r2, [r7, #32]
 8100a34:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8100a36:	4293      	cmp	r3, r2
 8100a38:	bf38      	it	cc
 8100a3a:	4613      	movcc	r3, r2
 8100a3c:	b29b      	uxth	r3, r3
 8100a3e:	61fb      	str	r3, [r7, #28]
 8100a40:	887b      	ldrh	r3, [r7, #2]
 8100a42:	837b      	strh	r3, [r7, #26]
 8100a44:	8b7a      	ldrh	r2, [r7, #26]
 8100a46:	69fb      	ldr	r3, [r7, #28]
 8100a48:	4293      	cmp	r3, r2
 8100a4a:	bfb8      	it	lt
 8100a4c:	4613      	movlt	r3, r2
 8100a4e:	833b      	strh	r3, [r7, #24]
	uint16_t min = min(min(red, green), blue);
 8100a50:	88fb      	ldrh	r3, [r7, #6]
 8100a52:	82fb      	strh	r3, [r7, #22]
 8100a54:	88bb      	ldrh	r3, [r7, #4]
 8100a56:	82bb      	strh	r3, [r7, #20]
 8100a58:	8aba      	ldrh	r2, [r7, #20]
 8100a5a:	8afb      	ldrh	r3, [r7, #22]
 8100a5c:	4293      	cmp	r3, r2
 8100a5e:	bf28      	it	cs
 8100a60:	4613      	movcs	r3, r2
 8100a62:	b29b      	uxth	r3, r3
 8100a64:	613b      	str	r3, [r7, #16]
 8100a66:	887b      	ldrh	r3, [r7, #2]
 8100a68:	81fb      	strh	r3, [r7, #14]
 8100a6a:	89fa      	ldrh	r2, [r7, #14]
 8100a6c:	693b      	ldr	r3, [r7, #16]
 8100a6e:	4293      	cmp	r3, r2
 8100a70:	bfa8      	it	ge
 8100a72:	4613      	movge	r3, r2
 8100a74:	81bb      	strh	r3, [r7, #12]
	float hue = 0;
 8100a76:	f04f 0300 	mov.w	r3, #0
 8100a7a:	627b      	str	r3, [r7, #36]	; 0x24

	// grey:
	if (min == max)
 8100a7c:	89ba      	ldrh	r2, [r7, #12]
 8100a7e:	8b3b      	ldrh	r3, [r7, #24]
 8100a80:	429a      	cmp	r2, r3
 8100a82:	d101      	bne.n	8100a88 <getHue+0x70>
	{
		return 0;
 8100a84:	2300      	movs	r3, #0
 8100a86:	e069      	b.n	8100b5c <getHue+0x144>
	}

	if (max == red)
 8100a88:	8b3a      	ldrh	r2, [r7, #24]
 8100a8a:	88fb      	ldrh	r3, [r7, #6]
 8100a8c:	429a      	cmp	r2, r3
 8100a8e:	d112      	bne.n	8100ab6 <getHue+0x9e>
	{
		hue = (green - blue) / (float) (max - min);
 8100a90:	88ba      	ldrh	r2, [r7, #4]
 8100a92:	887b      	ldrh	r3, [r7, #2]
 8100a94:	1ad3      	subs	r3, r2, r3
 8100a96:	ee07 3a90 	vmov	s15, r3
 8100a9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8100a9e:	8b3a      	ldrh	r2, [r7, #24]
 8100aa0:	89bb      	ldrh	r3, [r7, #12]
 8100aa2:	1ad3      	subs	r3, r2, r3
 8100aa4:	ee07 3a90 	vmov	s15, r3
 8100aa8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8100aac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8100ab0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 8100ab4:	e030      	b.n	8100b18 <getHue+0x100>
	}
	else if (max == green)
 8100ab6:	8b3a      	ldrh	r2, [r7, #24]
 8100ab8:	88bb      	ldrh	r3, [r7, #4]
 8100aba:	429a      	cmp	r2, r3
 8100abc:	d116      	bne.n	8100aec <getHue+0xd4>
	{
		hue = 2.0f + (blue - red) / (float) (max - min);
 8100abe:	887a      	ldrh	r2, [r7, #2]
 8100ac0:	88fb      	ldrh	r3, [r7, #6]
 8100ac2:	1ad3      	subs	r3, r2, r3
 8100ac4:	ee07 3a90 	vmov	s15, r3
 8100ac8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8100acc:	8b3a      	ldrh	r2, [r7, #24]
 8100ace:	89bb      	ldrh	r3, [r7, #12]
 8100ad0:	1ad3      	subs	r3, r2, r3
 8100ad2:	ee07 3a90 	vmov	s15, r3
 8100ad6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8100ada:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8100ade:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8100ae2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8100ae6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 8100aea:	e015      	b.n	8100b18 <getHue+0x100>
	}
	else
	{
		hue = 4.0f + (red - green) / (float) (max - min);
 8100aec:	88fa      	ldrh	r2, [r7, #6]
 8100aee:	88bb      	ldrh	r3, [r7, #4]
 8100af0:	1ad3      	subs	r3, r2, r3
 8100af2:	ee07 3a90 	vmov	s15, r3
 8100af6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8100afa:	8b3a      	ldrh	r2, [r7, #24]
 8100afc:	89bb      	ldrh	r3, [r7, #12]
 8100afe:	1ad3      	subs	r3, r2, r3
 8100b00:	ee07 3a90 	vmov	s15, r3
 8100b04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8100b08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8100b0c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8100b10:	ee77 7a87 	vadd.f32	s15, s15, s14
 8100b14:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	}

	hue *= 60;
 8100b18:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8100b1c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8100b64 <getHue+0x14c>
 8100b20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8100b24:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	// if hue is negative, add 360
	if (hue < 0)
 8100b28:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8100b2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8100b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8100b34:	d507      	bpl.n	8100b46 <getHue+0x12e>
		hue += 360;
 8100b36:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8100b3a:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8100b68 <getHue+0x150>
 8100b3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8100b42:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	// round hue value and return
	return roundf(hue);
 8100b46:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8100b4a:	f008 ff2b 	bl	81099a4 <roundf>
 8100b4e:	eef0 7a40 	vmov.f32	s15, s0
 8100b52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8100b56:	ee17 3a90 	vmov	r3, s15
 8100b5a:	b29b      	uxth	r3, r3
}
 8100b5c:	4618      	mov	r0, r3
 8100b5e:	3728      	adds	r7, #40	; 0x28
 8100b60:	46bd      	mov	sp, r7
 8100b62:	bd80      	pop	{r7, pc}
 8100b64:	42700000 	.word	0x42700000
 8100b68:	43b40000 	.word	0x43b40000

08100b6c <initMotors>:
 *      Author: Pascal
 */
#include "level_3/motor_master.h"

void initMotors()
{
 8100b6c:	b580      	push	{r7, lr}
 8100b6e:	af00      	add	r7, sp, #0
	initMotorX();
 8100b70:	f000 f832 	bl	8100bd8 <initMotorX>
	initMotorZ();
 8100b74:	f000 f878 	bl	8100c68 <initMotorZ>
}
 8100b78:	bf00      	nop
 8100b7a:	bd80      	pop	{r7, pc}

08100b7c <HomeMotors>:

	return 1;
}

uint8_t HomeMotors(uint8_t homeX, uint8_t homeZ)
{
 8100b7c:	b580      	push	{r7, lr}
 8100b7e:	b082      	sub	sp, #8
 8100b80:	af00      	add	r7, sp, #0
 8100b82:	4603      	mov	r3, r0
 8100b84:	460a      	mov	r2, r1
 8100b86:	71fb      	strb	r3, [r7, #7]
 8100b88:	4613      	mov	r3, r2
 8100b8a:	71bb      	strb	r3, [r7, #6]
	send_msg((uint8_t*)"\r#### HOMING Motor X №###\n\r");
 8100b8c:	480e      	ldr	r0, [pc, #56]	; (8100bc8 <HomeMotors+0x4c>)
 8100b8e:	f001 fa47 	bl	8102020 <send_msg>
	if (homeX)
 8100b92:	79fb      	ldrb	r3, [r7, #7]
 8100b94:	2b00      	cmp	r3, #0
 8100b96:	d001      	beq.n	8100b9c <HomeMotors+0x20>
	{
		homeMotorX();
 8100b98:	f000 f82e 	bl	8100bf8 <homeMotorX>
	}
	send_msg((uint8_t*)"\r######## Motor X is at HOME ########\n\r");
 8100b9c:	480b      	ldr	r0, [pc, #44]	; (8100bcc <HomeMotors+0x50>)
 8100b9e:	f001 fa3f 	bl	8102020 <send_msg>

	HAL_Delay(250);
 8100ba2:	20fa      	movs	r0, #250	; 0xfa
 8100ba4:	f001 fb32 	bl	810220c <HAL_Delay>
	send_msg((uint8_t*)"\r#### HOMING Motor Z ####\n\r");
 8100ba8:	4809      	ldr	r0, [pc, #36]	; (8100bd0 <HomeMotors+0x54>)
 8100baa:	f001 fa39 	bl	8102020 <send_msg>
	if (homeZ)
 8100bae:	79bb      	ldrb	r3, [r7, #6]
 8100bb0:	2b00      	cmp	r3, #0
 8100bb2:	d001      	beq.n	8100bb8 <HomeMotors+0x3c>
	{
		homeMotorZ();
 8100bb4:	f000 f868 	bl	8100c88 <homeMotorZ>
	}
	send_msg((uint8_t*)"\r######## Motor Z is at HOME ########\n\r");
 8100bb8:	4806      	ldr	r0, [pc, #24]	; (8100bd4 <HomeMotors+0x58>)
 8100bba:	f001 fa31 	bl	8102020 <send_msg>
	return 1;
 8100bbe:	2301      	movs	r3, #1
}
 8100bc0:	4618      	mov	r0, r3
 8100bc2:	3708      	adds	r7, #8
 8100bc4:	46bd      	mov	sp, r7
 8100bc6:	bd80      	pop	{r7, pc}
 8100bc8:	08109b14 	.word	0x08109b14
 8100bcc:	08109b34 	.word	0x08109b34
 8100bd0:	08109b5c 	.word	0x08109b5c
 8100bd4:	08109b78 	.word	0x08109b78

08100bd8 <initMotorX>:
uint8_t i_X = 0;
uint8_t once_X = 1;

void initMotorX()
/* Initialises the necessary timers for motor X */
{
 8100bd8:	b580      	push	{r7, lr}
 8100bda:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8100bdc:	2108      	movs	r1, #8
 8100bde:	4804      	ldr	r0, [pc, #16]	; (8100bf0 <initMotorX+0x18>)
 8100be0:	f006 f9a6 	bl	8106f30 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8100be4:	213c      	movs	r1, #60	; 0x3c
 8100be6:	4803      	ldr	r0, [pc, #12]	; (8100bf4 <initMotorX+0x1c>)
 8100be8:	f006 fb56 	bl	8107298 <HAL_TIM_Encoder_Start_IT>
}
 8100bec:	bf00      	nop
 8100bee:	bd80      	pop	{r7, pc}
 8100bf0:	10000184 	.word	0x10000184
 8100bf4:	100001d0 	.word	0x100001d0

08100bf8 <homeMotorX>:

uint8_t homeMotorX()
/* homeMotorX: Moves the motor to the home position */
{
 8100bf8:	b580      	push	{r7, lr}
 8100bfa:	af00      	add	r7, sp, #0

	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 130); 	// set PWM of motor
 8100bfc:	4b15      	ldr	r3, [pc, #84]	; (8100c54 <homeMotorX+0x5c>)
 8100bfe:	681b      	ldr	r3, [r3, #0]
 8100c00:	2282      	movs	r2, #130	; 0x82
 8100c02:	63da      	str	r2, [r3, #60]	; 0x3c

	set_Direction_X(); 									// counter-clockwise  | towards HOME TODO:Change name
 8100c04:	f000 fc1e 	bl	8101444 <set_Direction_X>
	set_Ready_X(); 										// enables motor X TODO:Change name
 8100c08:	f000 fc28 	bl	810145c <set_Ready_X>

	while (!get_Homing_X())
 8100c0c:	bf00      	nop
 8100c0e:	f000 fc79 	bl	8101504 <get_Homing_X>
 8100c12:	4603      	mov	r3, r0
 8100c14:	2b00      	cmp	r3, #0
 8100c16:	d0fa      	beq.n	8100c0e <homeMotorX+0x16>
	{

	}
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, 0); 	// set PWM of motor
 8100c18:	4b0e      	ldr	r3, [pc, #56]	; (8100c54 <homeMotorX+0x5c>)
 8100c1a:	681b      	ldr	r3, [r3, #0]
 8100c1c:	2200      	movs	r2, #0
 8100c1e:	63da      	str	r2, [r3, #60]	; 0x3c
	reset_Ready_X(); 									// disables motor
 8100c20:	f000 fc28 	bl	8101474 <reset_Ready_X>
	HAL_Delay(1000);
 8100c24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8100c28:	f001 faf0 	bl	810220c <HAL_Delay>
	/* Initialise variables */
	position_mm_X = 0.0;
 8100c2c:	490a      	ldr	r1, [pc, #40]	; (8100c58 <homeMotorX+0x60>)
 8100c2e:	f04f 0200 	mov.w	r2, #0
 8100c32:	f04f 0300 	mov.w	r3, #0
 8100c36:	e9c1 2300 	strd	r2, r3, [r1]
	counterX = 0;
 8100c3a:	4b08      	ldr	r3, [pc, #32]	; (8100c5c <homeMotorX+0x64>)
 8100c3c:	2200      	movs	r2, #0
 8100c3e:	601a      	str	r2, [r3, #0]
	i_X = 0;
 8100c40:	4b07      	ldr	r3, [pc, #28]	; (8100c60 <homeMotorX+0x68>)
 8100c42:	2200      	movs	r2, #0
 8100c44:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim3, 0); 					// reset timer
 8100c46:	4b07      	ldr	r3, [pc, #28]	; (8100c64 <homeMotorX+0x6c>)
 8100c48:	681b      	ldr	r3, [r3, #0]
 8100c4a:	2200      	movs	r2, #0
 8100c4c:	625a      	str	r2, [r3, #36]	; 0x24
	return 1;
 8100c4e:	2301      	movs	r3, #1
}
 8100c50:	4618      	mov	r0, r3
 8100c52:	bd80      	pop	{r7, pc}
 8100c54:	10000184 	.word	0x10000184
 8100c58:	100000a8 	.word	0x100000a8
 8100c5c:	100000a0 	.word	0x100000a0
 8100c60:	100000b0 	.word	0x100000b0
 8100c64:	100001d0 	.word	0x100001d0

08100c68 <initMotorZ>:
uint8_t i_Z = 0;
uint8_t once_Z = 1;

void initMotorZ()
/* Initialises the necessary timers for motor Z */
{
 8100c68:	b580      	push	{r7, lr}
 8100c6a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8100c6c:	210c      	movs	r1, #12
 8100c6e:	4804      	ldr	r0, [pc, #16]	; (8100c80 <initMotorZ+0x18>)
 8100c70:	f006 f95e 	bl	8106f30 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);
 8100c74:	213c      	movs	r1, #60	; 0x3c
 8100c76:	4803      	ldr	r0, [pc, #12]	; (8100c84 <initMotorZ+0x1c>)
 8100c78:	f006 fb0e 	bl	8107298 <HAL_TIM_Encoder_Start_IT>
}
 8100c7c:	bf00      	nop
 8100c7e:	bd80      	pop	{r7, pc}
 8100c80:	10000184 	.word	0x10000184
 8100c84:	1000021c 	.word	0x1000021c

08100c88 <homeMotorZ>:

uint8_t homeMotorZ()
/* homeMotorZ: Moves the motor to the home position */
{
 8100c88:	b580      	push	{r7, lr}
 8100c8a:	af00      	add	r7, sp, #0
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 115); 	// set PWM of motor
 8100c8c:	4b15      	ldr	r3, [pc, #84]	; (8100ce4 <homeMotorZ+0x5c>)
 8100c8e:	681b      	ldr	r3, [r3, #0]
 8100c90:	2273      	movs	r2, #115	; 0x73
 8100c92:	641a      	str	r2, [r3, #64]	; 0x40

	set_Direction_Z(); 									// counter-clockwise | towards HOME TODO:Change name
 8100c94:	f000 fbfa 	bl	810148c <set_Direction_Z>
	set_Ready_Z(); 										// enable motor TODO:Change name
 8100c98:	f000 fc04 	bl	81014a4 <set_Ready_Z>


	while (!get_Homing_Z()) 							// wait until home-switch is hit
 8100c9c:	bf00      	nop
 8100c9e:	f000 fc43 	bl	8101528 <get_Homing_Z>
 8100ca2:	4603      	mov	r3, r0
 8100ca4:	2b00      	cmp	r3, #0
 8100ca6:	d0fa      	beq.n	8100c9e <homeMotorZ+0x16>
	{

	}
	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, 0); 	// set PWM of motor
 8100ca8:	4b0e      	ldr	r3, [pc, #56]	; (8100ce4 <homeMotorZ+0x5c>)
 8100caa:	681b      	ldr	r3, [r3, #0]
 8100cac:	2200      	movs	r2, #0
 8100cae:	641a      	str	r2, [r3, #64]	; 0x40
	reset_Ready_Z(); 									//disable motor
 8100cb0:	f000 fc04 	bl	81014bc <reset_Ready_Z>
	HAL_Delay(1000);
 8100cb4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8100cb8:	f001 faa8 	bl	810220c <HAL_Delay>
	/* Initialise variables */
	position_mm_Z = 0.0;
 8100cbc:	490a      	ldr	r1, [pc, #40]	; (8100ce8 <homeMotorZ+0x60>)
 8100cbe:	f04f 0200 	mov.w	r2, #0
 8100cc2:	f04f 0300 	mov.w	r3, #0
 8100cc6:	e9c1 2300 	strd	r2, r3, [r1]
	counterZ = 0;
 8100cca:	4b08      	ldr	r3, [pc, #32]	; (8100cec <homeMotorZ+0x64>)
 8100ccc:	2200      	movs	r2, #0
 8100cce:	601a      	str	r2, [r3, #0]
	i_Z = 0;
 8100cd0:	4b07      	ldr	r3, [pc, #28]	; (8100cf0 <homeMotorZ+0x68>)
 8100cd2:	2200      	movs	r2, #0
 8100cd4:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim4, 0); 					// reset timer
 8100cd6:	4b07      	ldr	r3, [pc, #28]	; (8100cf4 <homeMotorZ+0x6c>)
 8100cd8:	681b      	ldr	r3, [r3, #0]
 8100cda:	2200      	movs	r2, #0
 8100cdc:	625a      	str	r2, [r3, #36]	; 0x24
	return 1;
 8100cde:	2301      	movs	r3, #1
}
 8100ce0:	4618      	mov	r0, r3
 8100ce2:	bd80      	pop	{r7, pc}
 8100ce4:	10000184 	.word	0x10000184
 8100ce8:	100000b8 	.word	0x100000b8
 8100cec:	100000b4 	.word	0x100000b4
 8100cf0:	100000c0 	.word	0x100000c0
 8100cf4:	1000021c 	.word	0x1000021c

08100cf8 <set_Rotate_Servo>:
/* set_Rotate_Servo: Sets the angle of the servo controlling the end-effector rotator
 *
 * @param angle: Angle of rotation in degrees
 * Acceptable values between 1 - 23 degrees
 */
{
 8100cf8:	b480      	push	{r7}
 8100cfa:	b083      	sub	sp, #12
 8100cfc:	af00      	add	r7, sp, #0
 8100cfe:	ed87 0a01 	vstr	s0, [r7, #4]
	t_pulse_rotate = 10 * ((uint32_t) angle) + CONTROL_PULSE_MIN; 	// from data sheet of Parallax Standard Servo
 8100d02:	edd7 7a01 	vldr	s15, [r7, #4]
 8100d06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8100d0a:	ee17 2a90 	vmov	r2, s15
 8100d0e:	4613      	mov	r3, r2
 8100d10:	009b      	lsls	r3, r3, #2
 8100d12:	4413      	add	r3, r2
 8100d14:	005b      	lsls	r3, r3, #1
 8100d16:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8100d1a:	4a0d      	ldr	r2, [pc, #52]	; (8100d50 <set_Rotate_Servo+0x58>)
 8100d1c:	6013      	str	r3, [r2, #0]
	CCR_value_rotate = (t_pulse_rotate - CONTROL_PULSE_MIN)
			* (TIMER_COUNTER_PERIOD) / (CONTROL_PULSE_RANGE); 		// mapping the values of us to the range of Timer Counter
 8100d1e:	4b0c      	ldr	r3, [pc, #48]	; (8100d50 <set_Rotate_Servo+0x58>)
 8100d20:	681b      	ldr	r3, [r3, #0]
 8100d22:	f64e 2260 	movw	r2, #60000	; 0xea60
 8100d26:	fb03 f202 	mul.w	r2, r3, r2
 8100d2a:	4b0a      	ldr	r3, [pc, #40]	; (8100d54 <set_Rotate_Servo+0x5c>)
 8100d2c:	4413      	add	r3, r2
 8100d2e:	4a0a      	ldr	r2, [pc, #40]	; (8100d58 <set_Rotate_Servo+0x60>)
 8100d30:	fba2 2303 	umull	r2, r3, r2, r3
 8100d34:	0a9b      	lsrs	r3, r3, #10
	CCR_value_rotate = (t_pulse_rotate - CONTROL_PULSE_MIN)
 8100d36:	4a09      	ldr	r2, [pc, #36]	; (8100d5c <set_Rotate_Servo+0x64>)
 8100d38:	6013      	str	r3, [r2, #0]
	TIM13->CCR1 = CCR_value_rotate; 								// applying value to TIM
 8100d3a:	4a09      	ldr	r2, [pc, #36]	; (8100d60 <set_Rotate_Servo+0x68>)
 8100d3c:	4b07      	ldr	r3, [pc, #28]	; (8100d5c <set_Rotate_Servo+0x64>)
 8100d3e:	681b      	ldr	r3, [r3, #0]
 8100d40:	6353      	str	r3, [r2, #52]	; 0x34
}
 8100d42:	bf00      	nop
 8100d44:	370c      	adds	r7, #12
 8100d46:	46bd      	mov	sp, r7
 8100d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d4c:	4770      	bx	lr
 8100d4e:	bf00      	nop
 8100d50:	100000c4 	.word	0x100000c4
 8100d54:	fdc85f80 	.word	0xfdc85f80
 8100d58:	91a2b3c5 	.word	0x91a2b3c5
 8100d5c:	100000cc 	.word	0x100000cc
 8100d60:	40001c00 	.word	0x40001c00

08100d64 <set_Slide_Servo>:
/* set_Slide_Servo: Sets the angle of the servo controlling the board opening slider
 *
 * @param angle: Angle of rotation in degrees
 * Acceptable values between 1 - 25 degrees
 */
{
 8100d64:	b480      	push	{r7}
 8100d66:	b083      	sub	sp, #12
 8100d68:	af00      	add	r7, sp, #0
 8100d6a:	ed87 0a01 	vstr	s0, [r7, #4]
	t_pulse_slide = 10 * ((uint32_t) angle) + CONTROL_PULSE_MIN; 	// from data sheet of Parallax Standard Servo
 8100d6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8100d72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8100d76:	ee17 2a90 	vmov	r2, s15
 8100d7a:	4613      	mov	r3, r2
 8100d7c:	009b      	lsls	r3, r3, #2
 8100d7e:	4413      	add	r3, r2
 8100d80:	005b      	lsls	r3, r3, #1
 8100d82:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8100d86:	4a0d      	ldr	r2, [pc, #52]	; (8100dbc <set_Slide_Servo+0x58>)
 8100d88:	6013      	str	r3, [r2, #0]
	CCR_value_slide = (t_pulse_slide - CONTROL_PULSE_MIN)
			* (TIMER_COUNTER_PERIOD) / (CONTROL_PULSE_RANGE); 		// mapping the values of us to the range of Timer Counter
 8100d8a:	4b0c      	ldr	r3, [pc, #48]	; (8100dbc <set_Slide_Servo+0x58>)
 8100d8c:	681b      	ldr	r3, [r3, #0]
 8100d8e:	f64e 2260 	movw	r2, #60000	; 0xea60
 8100d92:	fb03 f202 	mul.w	r2, r3, r2
 8100d96:	4b0a      	ldr	r3, [pc, #40]	; (8100dc0 <set_Slide_Servo+0x5c>)
 8100d98:	4413      	add	r3, r2
 8100d9a:	4a0a      	ldr	r2, [pc, #40]	; (8100dc4 <set_Slide_Servo+0x60>)
 8100d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8100da0:	0a9b      	lsrs	r3, r3, #10
	CCR_value_slide = (t_pulse_slide - CONTROL_PULSE_MIN)
 8100da2:	4a09      	ldr	r2, [pc, #36]	; (8100dc8 <set_Slide_Servo+0x64>)
 8100da4:	6013      	str	r3, [r2, #0]
	TIM14->CCR1 = CCR_value_slide; 									// applying value to TIM
 8100da6:	4a09      	ldr	r2, [pc, #36]	; (8100dcc <set_Slide_Servo+0x68>)
 8100da8:	4b07      	ldr	r3, [pc, #28]	; (8100dc8 <set_Slide_Servo+0x64>)
 8100daa:	681b      	ldr	r3, [r3, #0]
 8100dac:	6353      	str	r3, [r2, #52]	; 0x34
}
 8100dae:	bf00      	nop
 8100db0:	370c      	adds	r7, #12
 8100db2:	46bd      	mov	sp, r7
 8100db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100db8:	4770      	bx	lr
 8100dba:	bf00      	nop
 8100dbc:	100000c8 	.word	0x100000c8
 8100dc0:	fdc85f80 	.word	0xfdc85f80
 8100dc4:	91a2b3c5 	.word	0x91a2b3c5
 8100dc8:	100000d0 	.word	0x100000d0
 8100dcc:	40002000 	.word	0x40002000

08100dd0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8100dd0:	b480      	push	{r7}
 8100dd2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8100dd4:	f3bf 8f4f 	dsb	sy
}
 8100dd8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8100dda:	4b06      	ldr	r3, [pc, #24]	; (8100df4 <__NVIC_SystemReset+0x24>)
 8100ddc:	68db      	ldr	r3, [r3, #12]
 8100dde:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8100de2:	4904      	ldr	r1, [pc, #16]	; (8100df4 <__NVIC_SystemReset+0x24>)
 8100de4:	4b04      	ldr	r3, [pc, #16]	; (8100df8 <__NVIC_SystemReset+0x28>)
 8100de6:	4313      	orrs	r3, r2
 8100de8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8100dea:	f3bf 8f4f 	dsb	sy
}
 8100dee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8100df0:	bf00      	nop
 8100df2:	e7fd      	b.n	8100df0 <__NVIC_SystemReset+0x20>
 8100df4:	e000ed00 	.word	0xe000ed00
 8100df8:	05fa0004 	.word	0x05fa0004

08100dfc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8100dfc:	b580      	push	{r7, lr}
 8100dfe:	b08a      	sub	sp, #40	; 0x28
 8100e00:	af00      	add	r7, sp, #0

	/* USER CODE END 1 */

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8100e02:	4b2b      	ldr	r3, [pc, #172]	; (8100eb0 <main+0xb4>)
 8100e04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100e08:	4a29      	ldr	r2, [pc, #164]	; (8100eb0 <main+0xb4>)
 8100e0a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8100e0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100e12:	4b27      	ldr	r3, [pc, #156]	; (8100eb0 <main+0xb4>)
 8100e14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100e18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8100e1c:	60fb      	str	r3, [r7, #12]
 8100e1e:	68fb      	ldr	r3, [r7, #12]
	/* Activate HSEM notification for Cortex-M4*/
	HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100e20:	2001      	movs	r0, #1
 8100e22:	f002 fdb9 	bl	8103998 <HAL_HSEM_ActivateNotification>
	/*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
	 */
	HAL_PWREx_ClearPendingEvent();
 8100e26:	f003 fc63 	bl	81046f0 <HAL_PWREx_ClearPendingEvent>
	HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100e2a:	2201      	movs	r2, #1
 8100e2c:	2102      	movs	r1, #2
 8100e2e:	2000      	movs	r0, #0
 8100e30:	f003 fbe4 	bl	81045fc <HAL_PWREx_EnterSTOPMode>
	/* Clear HSEM flag */
	__HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100e34:	4b1f      	ldr	r3, [pc, #124]	; (8100eb4 <main+0xb8>)
 8100e36:	681b      	ldr	r3, [r3, #0]
 8100e38:	091b      	lsrs	r3, r3, #4
 8100e3a:	f003 030f 	and.w	r3, r3, #15
 8100e3e:	2b07      	cmp	r3, #7
 8100e40:	d108      	bne.n	8100e54 <main+0x58>
 8100e42:	4b1d      	ldr	r3, [pc, #116]	; (8100eb8 <main+0xbc>)
 8100e44:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8100e48:	4a1b      	ldr	r2, [pc, #108]	; (8100eb8 <main+0xbc>)
 8100e4a:	f043 0301 	orr.w	r3, r3, #1
 8100e4e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8100e52:	e007      	b.n	8100e64 <main+0x68>
 8100e54:	4b18      	ldr	r3, [pc, #96]	; (8100eb8 <main+0xbc>)
 8100e56:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8100e5a:	4a17      	ldr	r2, [pc, #92]	; (8100eb8 <main+0xbc>)
 8100e5c:	f043 0301 	orr.w	r3, r3, #1
 8100e60:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8100e64:	f001 f91e 	bl	81020a4 <HAL_Init>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialise all configured peripherals */
	MX_GPIO_Init();
 8100e68:	f000 f970 	bl	810114c <MX_GPIO_Init>
	MX_USART3_UART_Init();
 8100e6c:	f000 ff9e 	bl	8101dac <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	init_Start_Up();
 8100e70:	f7ff fc56 	bl	8100720 <init_Start_Up>

	int value_rgb = 0;
 8100e74:	2300      	movs	r3, #0
 8100e76:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t value_proxy = 0;
 8100e78:	2300      	movs	r3, #0
 8100e7a:	847b      	strh	r3, [r7, #34]	; 0x22
	TCS3472 struct_rgb;

	//struct_proxy = VCNL4010_Create(0x13, &hi2c1); // create struct for PROXIMITY sensor
	//VCNL4010_Init(&struct_proxy); 				// init the proximity sensor

	struct_rgb = TCS3472_Create(0x29, &hi2c1);
 8100e7c:	463b      	mov	r3, r7
 8100e7e:	4a0f      	ldr	r2, [pc, #60]	; (8100ebc <main+0xc0>)
 8100e80:	2129      	movs	r1, #41	; 0x29
 8100e82:	4618      	mov	r0, r3
 8100e84:	f7ff fc92 	bl	81007ac <TCS3472_Create>
 8100e88:	f107 0310 	add.w	r3, r7, #16
 8100e8c:	463a      	mov	r2, r7
 8100e8e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8100e92:	e883 0003 	stmia.w	r3, {r0, r1}
	rgb_init(&struct_rgb);
 8100e96:	f107 0310 	add.w	r3, r7, #16
 8100e9a:	4618      	mov	r0, r3
 8100e9c:	f7ff fc9f 	bl	81007de <rgb_init>
		*/

		//value_proxy = VCNL4010_ReceiveProxy(&struct_proxy); // get sensor value


		value_rgb = rgb_read_sensor(&struct_rgb);
 8100ea0:	f107 0310 	add.w	r3, r7, #16
 8100ea4:	4618      	mov	r0, r3
 8100ea6:	f7ff fcb3 	bl	8100810 <rgb_read_sensor>
 8100eaa:	6278      	str	r0, [r7, #36]	; 0x24
 8100eac:	e7f8      	b.n	8100ea0 <main+0xa4>
 8100eae:	bf00      	nop
 8100eb0:	58024400 	.word	0x58024400
 8100eb4:	e000ed00 	.word	0xe000ed00
 8100eb8:	58026400 	.word	0x58026400
 8100ebc:	10000138 	.word	0x10000138

08100ec0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8100ec0:	b580      	push	{r7, lr}
 8100ec2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8100ec4:	b672      	cpsid	i
}
 8100ec6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();

	reset_Enable_Power();
 8100ec8:	f000 fb10 	bl	81014ec <reset_Enable_Power>

	send_msg("\rERROR, resetting\n\r");
 8100ecc:	4802      	ldr	r0, [pc, #8]	; (8100ed8 <Error_Handler+0x18>)
 8100ece:	f001 f8a7 	bl	8102020 <send_msg>

	NVIC_SystemReset();
 8100ed2:	f7ff ff7d 	bl	8100dd0 <__NVIC_SystemReset>
 8100ed6:	bf00      	nop
 8100ed8:	08109ba0 	.word	0x08109ba0

08100edc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100edc:	b580      	push	{r7, lr}
 8100ede:	b082      	sub	sp, #8
 8100ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100ee2:	4b0d      	ldr	r3, [pc, #52]	; (8100f18 <HAL_MspInit+0x3c>)
 8100ee4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100ee8:	4a0b      	ldr	r2, [pc, #44]	; (8100f18 <HAL_MspInit+0x3c>)
 8100eea:	f043 0302 	orr.w	r3, r3, #2
 8100eee:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100ef2:	4b09      	ldr	r3, [pc, #36]	; (8100f18 <HAL_MspInit+0x3c>)
 8100ef4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100ef8:	f003 0302 	and.w	r3, r3, #2
 8100efc:	607b      	str	r3, [r7, #4]
 8100efe:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM2_IRQn, 0, 0);
 8100f00:	2200      	movs	r2, #0
 8100f02:	2100      	movs	r1, #0
 8100f04:	207e      	movs	r0, #126	; 0x7e
 8100f06:	f002 fb1c 	bl	8103542 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM2_IRQn);
 8100f0a:	207e      	movs	r0, #126	; 0x7e
 8100f0c:	f002 fb33 	bl	8103576 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100f10:	bf00      	nop
 8100f12:	3708      	adds	r7, #8
 8100f14:	46bd      	mov	sp, r7
 8100f16:	bd80      	pop	{r7, pc}
 8100f18:	58024400 	.word	0x58024400

08100f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100f1c:	b480      	push	{r7}
 8100f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8100f20:	e7fe      	b.n	8100f20 <NMI_Handler+0x4>

08100f22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100f22:	b480      	push	{r7}
 8100f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100f26:	e7fe      	b.n	8100f26 <HardFault_Handler+0x4>

08100f28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100f28:	b480      	push	{r7}
 8100f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100f2c:	e7fe      	b.n	8100f2c <MemManage_Handler+0x4>

08100f2e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100f2e:	b480      	push	{r7}
 8100f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100f32:	e7fe      	b.n	8100f32 <BusFault_Handler+0x4>

08100f34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100f34:	b480      	push	{r7}
 8100f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100f38:	e7fe      	b.n	8100f38 <UsageFault_Handler+0x4>

08100f3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100f3a:	b480      	push	{r7}
 8100f3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100f3e:	bf00      	nop
 8100f40:	46bd      	mov	sp, r7
 8100f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f46:	4770      	bx	lr

08100f48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100f48:	b480      	push	{r7}
 8100f4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100f4c:	bf00      	nop
 8100f4e:	46bd      	mov	sp, r7
 8100f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f54:	4770      	bx	lr

08100f56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100f56:	b480      	push	{r7}
 8100f58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100f5a:	bf00      	nop
 8100f5c:	46bd      	mov	sp, r7
 8100f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f62:	4770      	bx	lr

08100f64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100f64:	b580      	push	{r7, lr}
 8100f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100f68:	f001 f930 	bl	81021cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100f6c:	bf00      	nop
 8100f6e:	bd80      	pop	{r7, pc}

08100f70 <HSEM2_IRQHandler>:

/**
  * @brief This function handles HSEM2 global interrupt.
  */
void HSEM2_IRQHandler(void)
{
 8100f70:	b580      	push	{r7, lr}
 8100f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM2_IRQn 0 */

  /* USER CODE END HSEM2_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8100f74:	f002 fd22 	bl	81039bc <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM2_IRQn 1 */

  /* USER CODE END HSEM2_IRQn 1 */
}
 8100f78:	bf00      	nop
 8100f7a:	bd80      	pop	{r7, pc}

08100f7c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8100f7c:	b580      	push	{r7, lr}
 8100f7e:	b08a      	sub	sp, #40	; 0x28
 8100f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8100f82:	f107 031c 	add.w	r3, r7, #28
 8100f86:	2200      	movs	r2, #0
 8100f88:	601a      	str	r2, [r3, #0]
 8100f8a:	605a      	str	r2, [r3, #4]
 8100f8c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8100f8e:	463b      	mov	r3, r7
 8100f90:	2200      	movs	r2, #0
 8100f92:	601a      	str	r2, [r3, #0]
 8100f94:	605a      	str	r2, [r3, #4]
 8100f96:	609a      	str	r2, [r3, #8]
 8100f98:	60da      	str	r2, [r3, #12]
 8100f9a:	611a      	str	r2, [r3, #16]
 8100f9c:	615a      	str	r2, [r3, #20]
 8100f9e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8100fa0:	4b2f      	ldr	r3, [pc, #188]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fa2:	4a30      	ldr	r2, [pc, #192]	; (8101064 <MX_ADC1_Init+0xe8>)
 8100fa4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8100fa6:	4b2e      	ldr	r3, [pc, #184]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fa8:	2200      	movs	r2, #0
 8100faa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8100fac:	4b2c      	ldr	r3, [pc, #176]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fae:	2208      	movs	r2, #8
 8100fb0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8100fb2:	4b2b      	ldr	r3, [pc, #172]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fb4:	2200      	movs	r2, #0
 8100fb6:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8100fb8:	4b29      	ldr	r3, [pc, #164]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fba:	2204      	movs	r2, #4
 8100fbc:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8100fbe:	4b28      	ldr	r3, [pc, #160]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fc0:	2200      	movs	r2, #0
 8100fc2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8100fc4:	4b26      	ldr	r3, [pc, #152]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fc6:	2200      	movs	r2, #0
 8100fc8:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8100fca:	4b25      	ldr	r3, [pc, #148]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fcc:	2201      	movs	r2, #1
 8100fce:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8100fd0:	4b23      	ldr	r3, [pc, #140]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fd2:	2200      	movs	r2, #0
 8100fd4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8100fd6:	4b22      	ldr	r3, [pc, #136]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fd8:	2200      	movs	r2, #0
 8100fda:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8100fdc:	4b20      	ldr	r3, [pc, #128]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fde:	2200      	movs	r2, #0
 8100fe0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8100fe2:	4b1f      	ldr	r3, [pc, #124]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fe4:	2200      	movs	r2, #0
 8100fe6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8100fe8:	4b1d      	ldr	r3, [pc, #116]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100fea:	2200      	movs	r2, #0
 8100fec:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8100fee:	4b1c      	ldr	r3, [pc, #112]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100ff0:	2200      	movs	r2, #0
 8100ff2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8100ff4:	4b1a      	ldr	r3, [pc, #104]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100ff6:	2200      	movs	r2, #0
 8100ff8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8100ffc:	4818      	ldr	r0, [pc, #96]	; (8101060 <MX_ADC1_Init+0xe4>)
 8100ffe:	f001 fac1 	bl	8102584 <HAL_ADC_Init>
 8101002:	4603      	mov	r3, r0
 8101004:	2b00      	cmp	r3, #0
 8101006:	d001      	beq.n	810100c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8101008:	f7ff ff5a 	bl	8100ec0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 810100c:	2300      	movs	r3, #0
 810100e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8101010:	f107 031c 	add.w	r3, r7, #28
 8101014:	4619      	mov	r1, r3
 8101016:	4812      	ldr	r0, [pc, #72]	; (8101060 <MX_ADC1_Init+0xe4>)
 8101018:	f002 f8d6 	bl	81031c8 <HAL_ADCEx_MultiModeConfigChannel>
 810101c:	4603      	mov	r3, r0
 810101e:	2b00      	cmp	r3, #0
 8101020:	d001      	beq.n	8101026 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8101022:	f7ff ff4d 	bl	8100ec0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8101026:	4b10      	ldr	r3, [pc, #64]	; (8101068 <MX_ADC1_Init+0xec>)
 8101028:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 810102a:	2306      	movs	r3, #6
 810102c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 810102e:	2300      	movs	r3, #0
 8101030:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8101032:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8101036:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8101038:	2304      	movs	r3, #4
 810103a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 810103c:	2300      	movs	r3, #0
 810103e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8101040:	2300      	movs	r3, #0
 8101042:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8101044:	463b      	mov	r3, r7
 8101046:	4619      	mov	r1, r3
 8101048:	4805      	ldr	r0, [pc, #20]	; (8101060 <MX_ADC1_Init+0xe4>)
 810104a:	f001 fc3d 	bl	81028c8 <HAL_ADC_ConfigChannel>
 810104e:	4603      	mov	r3, r0
 8101050:	2b00      	cmp	r3, #0
 8101052:	d001      	beq.n	8101058 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8101054:	f7ff ff34 	bl	8100ec0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 8101058:	bf00      	nop
 810105a:	3728      	adds	r7, #40	; 0x28
 810105c:	46bd      	mov	sp, r7
 810105e:	bd80      	pop	{r7, pc}
 8101060:	100000d4 	.word	0x100000d4
 8101064:	40022000 	.word	0x40022000
 8101068:	4b840000 	.word	0x4b840000

0810106c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 810106c:	b580      	push	{r7, lr}
 810106e:	b0b8      	sub	sp, #224	; 0xe0
 8101070:	af00      	add	r7, sp, #0
 8101072:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101074:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101078:	2200      	movs	r2, #0
 810107a:	601a      	str	r2, [r3, #0]
 810107c:	605a      	str	r2, [r3, #4]
 810107e:	609a      	str	r2, [r3, #8]
 8101080:	60da      	str	r2, [r3, #12]
 8101082:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101084:	f107 0310 	add.w	r3, r7, #16
 8101088:	22bc      	movs	r2, #188	; 0xbc
 810108a:	2100      	movs	r1, #0
 810108c:	4618      	mov	r0, r3
 810108e:	f008 f813 	bl	81090b8 <memset>
  if(adcHandle->Instance==ADC1)
 8101092:	687b      	ldr	r3, [r7, #4]
 8101094:	681b      	ldr	r3, [r3, #0]
 8101096:	4a2a      	ldr	r2, [pc, #168]	; (8101140 <HAL_ADC_MspInit+0xd4>)
 8101098:	4293      	cmp	r3, r2
 810109a:	d14c      	bne.n	8101136 <HAL_ADC_MspInit+0xca>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 810109c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 81010a0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 81010a2:	2301      	movs	r3, #1
 81010a4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 19;
 81010a6:	2313      	movs	r3, #19
 81010a8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 128;
 81010aa:	2380      	movs	r3, #128	; 0x80
 81010ac:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 81010ae:	2302      	movs	r3, #2
 81010b0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 81010b2:	2302      	movs	r3, #2
 81010b4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 81010b6:	23c0      	movs	r3, #192	; 0xc0
 81010b8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 81010ba:	2320      	movs	r3, #32
 81010bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 81010be:	2300      	movs	r3, #0
 81010c0:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 81010c2:	2300      	movs	r3, #0
 81010c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81010c8:	f107 0310 	add.w	r3, r7, #16
 81010cc:	4618      	mov	r0, r3
 81010ce:	f003 fcf5 	bl	8104abc <HAL_RCCEx_PeriphCLKConfig>
 81010d2:	4603      	mov	r3, r0
 81010d4:	2b00      	cmp	r3, #0
 81010d6:	d001      	beq.n	81010dc <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 81010d8:	f7ff fef2 	bl	8100ec0 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 81010dc:	4b19      	ldr	r3, [pc, #100]	; (8101144 <HAL_ADC_MspInit+0xd8>)
 81010de:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81010e2:	4a18      	ldr	r2, [pc, #96]	; (8101144 <HAL_ADC_MspInit+0xd8>)
 81010e4:	f043 0320 	orr.w	r3, r3, #32
 81010e8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81010ec:	4b15      	ldr	r3, [pc, #84]	; (8101144 <HAL_ADC_MspInit+0xd8>)
 81010ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81010f2:	f003 0320 	and.w	r3, r3, #32
 81010f6:	60fb      	str	r3, [r7, #12]
 81010f8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 81010fa:	4b12      	ldr	r3, [pc, #72]	; (8101144 <HAL_ADC_MspInit+0xd8>)
 81010fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101100:	4a10      	ldr	r2, [pc, #64]	; (8101144 <HAL_ADC_MspInit+0xd8>)
 8101102:	f043 0301 	orr.w	r3, r3, #1
 8101106:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810110a:	4b0e      	ldr	r3, [pc, #56]	; (8101144 <HAL_ADC_MspInit+0xd8>)
 810110c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101110:	f003 0301 	and.w	r3, r3, #1
 8101114:	60bb      	str	r3, [r7, #8]
 8101116:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = Vaccuum_Sensor_Pin;
 8101118:	2310      	movs	r3, #16
 810111a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 810111e:	2303      	movs	r3, #3
 8101120:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101124:	2300      	movs	r3, #0
 8101126:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(Vaccuum_Sensor_GPIO_Port, &GPIO_InitStruct);
 810112a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810112e:	4619      	mov	r1, r3
 8101130:	4805      	ldr	r0, [pc, #20]	; (8101148 <HAL_ADC_MspInit+0xdc>)
 8101132:	f002 fa4f 	bl	81035d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8101136:	bf00      	nop
 8101138:	37e0      	adds	r7, #224	; 0xe0
 810113a:	46bd      	mov	sp, r7
 810113c:	bd80      	pop	{r7, pc}
 810113e:	bf00      	nop
 8101140:	40022000 	.word	0x40022000
 8101144:	58024400 	.word	0x58024400
 8101148:	58020000 	.word	0x58020000

0810114c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 810114c:	b580      	push	{r7, lr}
 810114e:	b08c      	sub	sp, #48	; 0x30
 8101150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101152:	f107 031c 	add.w	r3, r7, #28
 8101156:	2200      	movs	r2, #0
 8101158:	601a      	str	r2, [r3, #0]
 810115a:	605a      	str	r2, [r3, #4]
 810115c:	609a      	str	r2, [r3, #8]
 810115e:	60da      	str	r2, [r3, #12]
 8101160:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8101162:	4bb0      	ldr	r3, [pc, #704]	; (8101424 <MX_GPIO_Init+0x2d8>)
 8101164:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101168:	4aae      	ldr	r2, [pc, #696]	; (8101424 <MX_GPIO_Init+0x2d8>)
 810116a:	f043 0310 	orr.w	r3, r3, #16
 810116e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101172:	4bac      	ldr	r3, [pc, #688]	; (8101424 <MX_GPIO_Init+0x2d8>)
 8101174:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101178:	f003 0310 	and.w	r3, r3, #16
 810117c:	61bb      	str	r3, [r7, #24]
 810117e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8101180:	4ba8      	ldr	r3, [pc, #672]	; (8101424 <MX_GPIO_Init+0x2d8>)
 8101182:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101186:	4aa7      	ldr	r2, [pc, #668]	; (8101424 <MX_GPIO_Init+0x2d8>)
 8101188:	f043 0304 	orr.w	r3, r3, #4
 810118c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101190:	4ba4      	ldr	r3, [pc, #656]	; (8101424 <MX_GPIO_Init+0x2d8>)
 8101192:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101196:	f003 0304 	and.w	r3, r3, #4
 810119a:	617b      	str	r3, [r7, #20]
 810119c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 810119e:	4ba1      	ldr	r3, [pc, #644]	; (8101424 <MX_GPIO_Init+0x2d8>)
 81011a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011a4:	4a9f      	ldr	r2, [pc, #636]	; (8101424 <MX_GPIO_Init+0x2d8>)
 81011a6:	f043 0320 	orr.w	r3, r3, #32
 81011aa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81011ae:	4b9d      	ldr	r3, [pc, #628]	; (8101424 <MX_GPIO_Init+0x2d8>)
 81011b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011b4:	f003 0320 	and.w	r3, r3, #32
 81011b8:	613b      	str	r3, [r7, #16]
 81011ba:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 81011bc:	4b99      	ldr	r3, [pc, #612]	; (8101424 <MX_GPIO_Init+0x2d8>)
 81011be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011c2:	4a98      	ldr	r2, [pc, #608]	; (8101424 <MX_GPIO_Init+0x2d8>)
 81011c4:	f043 0301 	orr.w	r3, r3, #1
 81011c8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81011cc:	4b95      	ldr	r3, [pc, #596]	; (8101424 <MX_GPIO_Init+0x2d8>)
 81011ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011d2:	f003 0301 	and.w	r3, r3, #1
 81011d6:	60fb      	str	r3, [r7, #12]
 81011d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 81011da:	4b92      	ldr	r3, [pc, #584]	; (8101424 <MX_GPIO_Init+0x2d8>)
 81011dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011e0:	4a90      	ldr	r2, [pc, #576]	; (8101424 <MX_GPIO_Init+0x2d8>)
 81011e2:	f043 0302 	orr.w	r3, r3, #2
 81011e6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81011ea:	4b8e      	ldr	r3, [pc, #568]	; (8101424 <MX_GPIO_Init+0x2d8>)
 81011ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011f0:	f003 0302 	and.w	r3, r3, #2
 81011f4:	60bb      	str	r3, [r7, #8]
 81011f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81011f8:	4b8a      	ldr	r3, [pc, #552]	; (8101424 <MX_GPIO_Init+0x2d8>)
 81011fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011fe:	4a89      	ldr	r2, [pc, #548]	; (8101424 <MX_GPIO_Init+0x2d8>)
 8101200:	f043 0308 	orr.w	r3, r3, #8
 8101204:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101208:	4b86      	ldr	r3, [pc, #536]	; (8101424 <MX_GPIO_Init+0x2d8>)
 810120a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810120e:	f003 0308 	and.w	r3, r3, #8
 8101212:	607b      	str	r3, [r7, #4]
 8101214:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8101216:	4b83      	ldr	r3, [pc, #524]	; (8101424 <MX_GPIO_Init+0x2d8>)
 8101218:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810121c:	4a81      	ldr	r2, [pc, #516]	; (8101424 <MX_GPIO_Init+0x2d8>)
 810121e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8101222:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101226:	4b7f      	ldr	r3, [pc, #508]	; (8101424 <MX_GPIO_Init+0x2d8>)
 8101228:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810122c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8101230:	603b      	str	r3, [r7, #0]
 8101232:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DigiIN_OUT_Z_Pin|Direction_Z_Pin|LD2_Pin, GPIO_PIN_RESET);
 8101234:	2200      	movs	r2, #0
 8101236:	2107      	movs	r1, #7
 8101238:	487b      	ldr	r0, [pc, #492]	; (8101428 <MX_GPIO_Init+0x2dc>)
 810123a:	f002 fb93 	bl	8103964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_RESET);
 810123e:	2200      	movs	r2, #0
 8101240:	2101      	movs	r1, #1
 8101242:	487a      	ldr	r0, [pc, #488]	; (810142c <MX_GPIO_Init+0x2e0>)
 8101244:	f002 fb8e 	bl	8103964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8101248:	2200      	movs	r2, #0
 810124a:	f244 0101 	movw	r1, #16385	; 0x4001
 810124e:	4878      	ldr	r0, [pc, #480]	; (8101430 <MX_GPIO_Init+0x2e4>)
 8101250:	f002 fb88 	bl	8103964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|DigiIN_OUT_X_Pin|Ready_X_Pin|Debug_1_Pin
 8101254:	2200      	movs	r2, #0
 8101256:	f24c 4178 	movw	r1, #50296	; 0xc478
 810125a:	4876      	ldr	r0, [pc, #472]	; (8101434 <MX_GPIO_Init+0x2e8>)
 810125c:	f002 fb82 	bl	8103964 <HAL_GPIO_WritePin>
                          |Debug_2_Pin|Debug_3_Pin|Debug_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Vaccuum_Valve_Pin|Vaccuum_Pump_Pin|Solenoid_Pin, GPIO_PIN_SET);
 8101260:	2201      	movs	r2, #1
 8101262:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8101266:	4874      	ldr	r0, [pc, #464]	; (8101438 <MX_GPIO_Init+0x2ec>)
 8101268:	f002 fb7c 	bl	8103964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_SET);
 810126c:	2201      	movs	r2, #1
 810126e:	2101      	movs	r1, #1
 8101270:	4870      	ldr	r0, [pc, #448]	; (8101434 <MX_GPIO_Init+0x2e8>)
 8101272:	f002 fb77 	bl	8103964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_RESET);
 8101276:	2200      	movs	r2, #0
 8101278:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 810127c:	486f      	ldr	r0, [pc, #444]	; (810143c <MX_GPIO_Init+0x2f0>)
 810127e:	f002 fb71 	bl	8103964 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DigiIN_OUT_Z_Pin|Direction_Z_Pin|LD2_Pin;
 8101282:	2307      	movs	r3, #7
 8101284:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101286:	2301      	movs	r3, #1
 8101288:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810128a:	2300      	movs	r3, #0
 810128c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810128e:	2300      	movs	r3, #0
 8101290:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101292:	f107 031c 	add.w	r3, r7, #28
 8101296:	4619      	mov	r1, r3
 8101298:	4863      	ldr	r0, [pc, #396]	; (8101428 <MX_GPIO_Init+0x2dc>)
 810129a:	f002 f99b 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = B1_Pin|Rotary_Switch_C2_Pin;
 810129e:	f242 0301 	movw	r3, #8193	; 0x2001
 81012a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 81012a4:	2300      	movs	r3, #0
 81012a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81012a8:	2300      	movs	r3, #0
 81012aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81012ac:	f107 031c 	add.w	r3, r7, #28
 81012b0:	4619      	mov	r1, r3
 81012b2:	4861      	ldr	r0, [pc, #388]	; (8101438 <MX_GPIO_Init+0x2ec>)
 81012b4:	f002 f98e 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C8_Pin;
 81012b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 81012bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 81012be:	2300      	movs	r3, #0
 81012c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81012c2:	2300      	movs	r3, #0
 81012c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C8_GPIO_Port, &GPIO_InitStruct);
 81012c6:	f107 031c 	add.w	r3, r7, #28
 81012ca:	4619      	mov	r1, r3
 81012cc:	485c      	ldr	r0, [pc, #368]	; (8101440 <MX_GPIO_Init+0x2f4>)
 81012ce:	f002 f981 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Ready_Z_Pin;
 81012d2:	2301      	movs	r3, #1
 81012d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81012d6:	2301      	movs	r3, #1
 81012d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81012da:	2300      	movs	r3, #0
 81012dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81012de:	2300      	movs	r3, #0
 81012e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Ready_Z_GPIO_Port, &GPIO_InitStruct);
 81012e2:	f107 031c 	add.w	r3, r7, #28
 81012e6:	4619      	mov	r1, r3
 81012e8:	4850      	ldr	r0, [pc, #320]	; (810142c <MX_GPIO_Init+0x2e0>)
 81012ea:	f002 f973 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C1_Pin;
 81012ee:	2308      	movs	r3, #8
 81012f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 81012f2:	2300      	movs	r3, #0
 81012f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81012f6:	2300      	movs	r3, #0
 81012f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C1_GPIO_Port, &GPIO_InitStruct);
 81012fa:	f107 031c 	add.w	r3, r7, #28
 81012fe:	4619      	mov	r1, r3
 8101300:	484a      	ldr	r0, [pc, #296]	; (810142c <MX_GPIO_Init+0x2e0>)
 8101302:	f002 f967 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8101306:	f244 0301 	movw	r3, #16385	; 0x4001
 810130a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 810130c:	2301      	movs	r3, #1
 810130e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101310:	2300      	movs	r3, #0
 8101312:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101314:	2300      	movs	r3, #0
 8101316:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101318:	f107 031c 	add.w	r3, r7, #28
 810131c:	4619      	mov	r1, r3
 810131e:	4844      	ldr	r0, [pc, #272]	; (8101430 <MX_GPIO_Init+0x2e4>)
 8101320:	f002 f958 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Rotary_Switch_C4_Pin;
 8101324:	2302      	movs	r3, #2
 8101326:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101328:	2300      	movs	r3, #0
 810132a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810132c:	2300      	movs	r3, #0
 810132e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_Switch_C4_GPIO_Port, &GPIO_InitStruct);
 8101330:	f107 031c 	add.w	r3, r7, #28
 8101334:	4619      	mov	r1, r3
 8101336:	483e      	ldr	r0, [pc, #248]	; (8101430 <MX_GPIO_Init+0x2e4>)
 8101338:	f002 f94c 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Homing_Z_Pin;
 810133c:	2304      	movs	r3, #4
 810133e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8101340:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101344:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101346:	2300      	movs	r3, #0
 8101348:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Homing_Z_GPIO_Port, &GPIO_InitStruct);
 810134a:	f107 031c 	add.w	r3, r7, #28
 810134e:	4619      	mov	r1, r3
 8101350:	4837      	ldr	r0, [pc, #220]	; (8101430 <MX_GPIO_Init+0x2e4>)
 8101352:	f002 f93f 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Pushbutton_Rotary_Switch_Pin;
 8101356:	f44f 7300 	mov.w	r3, #512	; 0x200
 810135a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 810135c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8101360:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101362:	2300      	movs	r3, #0
 8101364:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Pushbutton_Rotary_Switch_GPIO_Port, &GPIO_InitStruct);
 8101366:	f107 031c 	add.w	r3, r7, #28
 810136a:	4619      	mov	r1, r3
 810136c:	482e      	ldr	r0, [pc, #184]	; (8101428 <MX_GPIO_Init+0x2dc>)
 810136e:	f002 f931 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Homing_X_Pin|Endstop_X_Pin|Endstop_Z_Pin;
 8101372:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8101376:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8101378:	2300      	movs	r3, #0
 810137a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810137c:	2300      	movs	r3, #0
 810137e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101380:	f107 031c 	add.w	r3, r7, #28
 8101384:	4619      	mov	r1, r3
 8101386:	4828      	ldr	r0, [pc, #160]	; (8101428 <MX_GPIO_Init+0x2dc>)
 8101388:	f002 f924 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|DigiIN_OUT_X_Pin|Ready_X_Pin|Enable_PWR_Pin
 810138c:	f24c 4379 	movw	r3, #50297	; 0xc479
 8101390:	61fb      	str	r3, [r7, #28]
                          |Debug_1_Pin|Debug_2_Pin|Debug_3_Pin|Debug_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101392:	2301      	movs	r3, #1
 8101394:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101396:	2300      	movs	r3, #0
 8101398:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810139a:	2300      	movs	r3, #0
 810139c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 810139e:	f107 031c 	add.w	r3, r7, #28
 81013a2:	4619      	mov	r1, r3
 81013a4:	4823      	ldr	r0, [pc, #140]	; (8101434 <MX_GPIO_Init+0x2e8>)
 81013a6:	f002 f915 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Vaccuum_Valve_Pin|Vaccuum_Pump_Pin|Solenoid_Pin;
 81013aa:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 81013ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 81013b0:	2301      	movs	r3, #1
 81013b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81013b4:	2300      	movs	r3, #0
 81013b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81013b8:	2300      	movs	r3, #0
 81013ba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81013bc:	f107 031c 	add.w	r3, r7, #28
 81013c0:	4619      	mov	r1, r3
 81013c2:	481d      	ldr	r0, [pc, #116]	; (8101438 <MX_GPIO_Init+0x2ec>)
 81013c4:	f002 f906 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Coin_INT_Pin|Prox_INT_Pin;
 81013c8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 81013cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 81013ce:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 81013d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81013d4:	2300      	movs	r3, #0
 81013d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81013d8:	f107 031c 	add.w	r3, r7, #28
 81013dc:	4619      	mov	r1, r3
 81013de:	4816      	ldr	r0, [pc, #88]	; (8101438 <MX_GPIO_Init+0x2ec>)
 81013e0:	f002 f8f8 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Read_EMO_Pin;
 81013e4:	2302      	movs	r3, #2
 81013e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 81013e8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 81013ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81013ee:	2300      	movs	r3, #0
 81013f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Read_EMO_GPIO_Port, &GPIO_InitStruct);
 81013f2:	f107 031c 	add.w	r3, r7, #28
 81013f6:	4619      	mov	r1, r3
 81013f8:	480e      	ldr	r0, [pc, #56]	; (8101434 <MX_GPIO_Init+0x2e8>)
 81013fa:	f002 f8eb 	bl	81035d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Direction_X_Pin;
 81013fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101402:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8101404:	2301      	movs	r3, #1
 8101406:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101408:	2300      	movs	r3, #0
 810140a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810140c:	2300      	movs	r3, #0
 810140e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Direction_X_GPIO_Port, &GPIO_InitStruct);
 8101410:	f107 031c 	add.w	r3, r7, #28
 8101414:	4619      	mov	r1, r3
 8101416:	4809      	ldr	r0, [pc, #36]	; (810143c <MX_GPIO_Init+0x2f0>)
 8101418:	f002 f8dc 	bl	81035d4 <HAL_GPIO_Init>

}
 810141c:	bf00      	nop
 810141e:	3730      	adds	r7, #48	; 0x30
 8101420:	46bd      	mov	sp, r7
 8101422:	bd80      	pop	{r7, pc}
 8101424:	58024400 	.word	0x58024400
 8101428:	58021000 	.word	0x58021000
 810142c:	58020000 	.word	0x58020000
 8101430:	58020400 	.word	0x58020400
 8101434:	58020c00 	.word	0x58020c00
 8101438:	58020800 	.word	0x58020800
 810143c:	58021800 	.word	0x58021800
 8101440:	58021400 	.word	0x58021400

08101444 <set_Direction_X>:
	HAL_GPIO_WritePin(Solenoid_GPIO_Port, Solenoid_Pin, GPIO_PIN_SET);
}



void set_Direction_X(void){
 8101444:	b580      	push	{r7, lr}
 8101446:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_SET);
 8101448:	2201      	movs	r2, #1
 810144a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 810144e:	4802      	ldr	r0, [pc, #8]	; (8101458 <set_Direction_X+0x14>)
 8101450:	f002 fa88 	bl	8103964 <HAL_GPIO_WritePin>
}
 8101454:	bf00      	nop
 8101456:	bd80      	pop	{r7, pc}
 8101458:	58021800 	.word	0x58021800

0810145c <set_Ready_X>:
void reset_Direction_X(void){
	HAL_GPIO_WritePin(Direction_X_GPIO_Port, Direction_X_Pin, GPIO_PIN_RESET);
}

void set_Ready_X(void){
 810145c:	b580      	push	{r7, lr}
 810145e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_X_GPIO_Port, Ready_X_Pin, GPIO_PIN_SET);
 8101460:	2201      	movs	r2, #1
 8101462:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8101466:	4802      	ldr	r0, [pc, #8]	; (8101470 <set_Ready_X+0x14>)
 8101468:	f002 fa7c 	bl	8103964 <HAL_GPIO_WritePin>
}
 810146c:	bf00      	nop
 810146e:	bd80      	pop	{r7, pc}
 8101470:	58020c00 	.word	0x58020c00

08101474 <reset_Ready_X>:
void reset_Ready_X(void){
 8101474:	b580      	push	{r7, lr}
 8101476:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_X_GPIO_Port, Ready_X_Pin, GPIO_PIN_RESET);
 8101478:	2200      	movs	r2, #0
 810147a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 810147e:	4802      	ldr	r0, [pc, #8]	; (8101488 <reset_Ready_X+0x14>)
 8101480:	f002 fa70 	bl	8103964 <HAL_GPIO_WritePin>
}
 8101484:	bf00      	nop
 8101486:	bd80      	pop	{r7, pc}
 8101488:	58020c00 	.word	0x58020c00

0810148c <set_Direction_Z>:
	HAL_GPIO_WritePin(DigiIN_OUT_X_GPIO_Port, DigiIN_OUT_X_Pin, GPIO_PIN_RESET);
}



void set_Direction_Z(void){
 810148c:	b580      	push	{r7, lr}
 810148e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Direction_Z_GPIO_Port, Direction_Z_Pin, GPIO_PIN_SET);
 8101490:	2201      	movs	r2, #1
 8101492:	2101      	movs	r1, #1
 8101494:	4802      	ldr	r0, [pc, #8]	; (81014a0 <set_Direction_Z+0x14>)
 8101496:	f002 fa65 	bl	8103964 <HAL_GPIO_WritePin>
}
 810149a:	bf00      	nop
 810149c:	bd80      	pop	{r7, pc}
 810149e:	bf00      	nop
 81014a0:	58021000 	.word	0x58021000

081014a4 <set_Ready_Z>:
void reset_Direction_Z(void){
	HAL_GPIO_WritePin(Direction_Z_GPIO_Port, Direction_Z_Pin, GPIO_PIN_RESET);
}

void set_Ready_Z(void){
 81014a4:	b580      	push	{r7, lr}
 81014a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_SET);
 81014a8:	2201      	movs	r2, #1
 81014aa:	2101      	movs	r1, #1
 81014ac:	4802      	ldr	r0, [pc, #8]	; (81014b8 <set_Ready_Z+0x14>)
 81014ae:	f002 fa59 	bl	8103964 <HAL_GPIO_WritePin>
}
 81014b2:	bf00      	nop
 81014b4:	bd80      	pop	{r7, pc}
 81014b6:	bf00      	nop
 81014b8:	58020000 	.word	0x58020000

081014bc <reset_Ready_Z>:
void reset_Ready_Z(void){
 81014bc:	b580      	push	{r7, lr}
 81014be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Ready_Z_GPIO_Port, Ready_Z_Pin, GPIO_PIN_RESET);
 81014c0:	2200      	movs	r2, #0
 81014c2:	2101      	movs	r1, #1
 81014c4:	4802      	ldr	r0, [pc, #8]	; (81014d0 <reset_Ready_Z+0x14>)
 81014c6:	f002 fa4d 	bl	8103964 <HAL_GPIO_WritePin>
}
 81014ca:	bf00      	nop
 81014cc:	bd80      	pop	{r7, pc}
 81014ce:	bf00      	nop
 81014d0:	58020000 	.word	0x58020000

081014d4 <set_Enable_Power>:
	HAL_GPIO_WritePin(DigiIN_OUT_Z_GPIO_Port, DigiIN_OUT_Z_Pin, GPIO_PIN_RESET);
}



void set_Enable_Power(void){
 81014d4:	b580      	push	{r7, lr}
 81014d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_RESET);
 81014d8:	2200      	movs	r2, #0
 81014da:	2101      	movs	r1, #1
 81014dc:	4802      	ldr	r0, [pc, #8]	; (81014e8 <set_Enable_Power+0x14>)
 81014de:	f002 fa41 	bl	8103964 <HAL_GPIO_WritePin>
}
 81014e2:	bf00      	nop
 81014e4:	bd80      	pop	{r7, pc}
 81014e6:	bf00      	nop
 81014e8:	58020c00 	.word	0x58020c00

081014ec <reset_Enable_Power>:
void reset_Enable_Power(void){
 81014ec:	b580      	push	{r7, lr}
 81014ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Enable_PWR_GPIO_Port, Enable_PWR_Pin, GPIO_PIN_SET);
 81014f0:	2201      	movs	r2, #1
 81014f2:	2101      	movs	r1, #1
 81014f4:	4802      	ldr	r0, [pc, #8]	; (8101500 <reset_Enable_Power+0x14>)
 81014f6:	f002 fa35 	bl	8103964 <HAL_GPIO_WritePin>
}
 81014fa:	bf00      	nop
 81014fc:	bd80      	pop	{r7, pc}
 81014fe:	bf00      	nop
 8101500:	58020c00 	.word	0x58020c00

08101504 <get_Homing_X>:

int get_Homing_X(void){
 8101504:	b580      	push	{r7, lr}
 8101506:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Homing_X_GPIO_Port, Homing_X_Pin) == GPIO_PIN_RESET;
 8101508:	f44f 6100 	mov.w	r1, #2048	; 0x800
 810150c:	4805      	ldr	r0, [pc, #20]	; (8101524 <get_Homing_X+0x20>)
 810150e:	f002 fa11 	bl	8103934 <HAL_GPIO_ReadPin>
 8101512:	4603      	mov	r3, r0
 8101514:	2b00      	cmp	r3, #0
 8101516:	bf0c      	ite	eq
 8101518:	2301      	moveq	r3, #1
 810151a:	2300      	movne	r3, #0
 810151c:	b2db      	uxtb	r3, r3
}
 810151e:	4618      	mov	r0, r3
 8101520:	bd80      	pop	{r7, pc}
 8101522:	bf00      	nop
 8101524:	58021000 	.word	0x58021000

08101528 <get_Homing_Z>:
int get_Homing_Z(void){
 8101528:	b580      	push	{r7, lr}
 810152a:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(Homing_Z_GPIO_Port, Homing_Z_Pin) == GPIO_PIN_RESET;
 810152c:	2104      	movs	r1, #4
 810152e:	4805      	ldr	r0, [pc, #20]	; (8101544 <get_Homing_Z+0x1c>)
 8101530:	f002 fa00 	bl	8103934 <HAL_GPIO_ReadPin>
 8101534:	4603      	mov	r3, r0
 8101536:	2b00      	cmp	r3, #0
 8101538:	bf0c      	ite	eq
 810153a:	2301      	moveq	r3, #1
 810153c:	2300      	movne	r3, #0
 810153e:	b2db      	uxtb	r3, r3
}
 8101540:	4618      	mov	r0, r3
 8101542:	bd80      	pop	{r7, pc}
 8101544:	58020400 	.word	0x58020400

08101548 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8101548:	b580      	push	{r7, lr}
 810154a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 810154c:	4b1b      	ldr	r3, [pc, #108]	; (81015bc <MX_I2C1_Init+0x74>)
 810154e:	4a1c      	ldr	r2, [pc, #112]	; (81015c0 <MX_I2C1_Init+0x78>)
 8101550:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x307075B1;
 8101552:	4b1a      	ldr	r3, [pc, #104]	; (81015bc <MX_I2C1_Init+0x74>)
 8101554:	4a1b      	ldr	r2, [pc, #108]	; (81015c4 <MX_I2C1_Init+0x7c>)
 8101556:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8101558:	4b18      	ldr	r3, [pc, #96]	; (81015bc <MX_I2C1_Init+0x74>)
 810155a:	2200      	movs	r2, #0
 810155c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 810155e:	4b17      	ldr	r3, [pc, #92]	; (81015bc <MX_I2C1_Init+0x74>)
 8101560:	2201      	movs	r2, #1
 8101562:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8101564:	4b15      	ldr	r3, [pc, #84]	; (81015bc <MX_I2C1_Init+0x74>)
 8101566:	2200      	movs	r2, #0
 8101568:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 810156a:	4b14      	ldr	r3, [pc, #80]	; (81015bc <MX_I2C1_Init+0x74>)
 810156c:	2200      	movs	r2, #0
 810156e:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8101570:	4b12      	ldr	r3, [pc, #72]	; (81015bc <MX_I2C1_Init+0x74>)
 8101572:	2200      	movs	r2, #0
 8101574:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8101576:	4b11      	ldr	r3, [pc, #68]	; (81015bc <MX_I2C1_Init+0x74>)
 8101578:	2200      	movs	r2, #0
 810157a:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 810157c:	4b0f      	ldr	r3, [pc, #60]	; (81015bc <MX_I2C1_Init+0x74>)
 810157e:	2200      	movs	r2, #0
 8101580:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8101582:	480e      	ldr	r0, [pc, #56]	; (81015bc <MX_I2C1_Init+0x74>)
 8101584:	f002 fa3e 	bl	8103a04 <HAL_I2C_Init>
 8101588:	4603      	mov	r3, r0
 810158a:	2b00      	cmp	r3, #0
 810158c:	d001      	beq.n	8101592 <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 810158e:	f7ff fc97 	bl	8100ec0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8101592:	2100      	movs	r1, #0
 8101594:	4809      	ldr	r0, [pc, #36]	; (81015bc <MX_I2C1_Init+0x74>)
 8101596:	f002 ff99 	bl	81044cc <HAL_I2CEx_ConfigAnalogFilter>
 810159a:	4603      	mov	r3, r0
 810159c:	2b00      	cmp	r3, #0
 810159e:	d001      	beq.n	81015a4 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 81015a0:	f7ff fc8e 	bl	8100ec0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 81015a4:	2100      	movs	r1, #0
 81015a6:	4805      	ldr	r0, [pc, #20]	; (81015bc <MX_I2C1_Init+0x74>)
 81015a8:	f002 ffdb 	bl	8104562 <HAL_I2CEx_ConfigDigitalFilter>
 81015ac:	4603      	mov	r3, r0
 81015ae:	2b00      	cmp	r3, #0
 81015b0:	d001      	beq.n	81015b6 <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 81015b2:	f7ff fc85 	bl	8100ec0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 81015b6:	bf00      	nop
 81015b8:	bd80      	pop	{r7, pc}
 81015ba:	bf00      	nop
 81015bc:	10000138 	.word	0x10000138
 81015c0:	40005400 	.word	0x40005400
 81015c4:	307075b1 	.word	0x307075b1

081015c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef *i2cHandle)
{
 81015c8:	b580      	push	{r7, lr}
 81015ca:	b0b8      	sub	sp, #224	; 0xe0
 81015cc:	af00      	add	r7, sp, #0
 81015ce:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct =
 81015d0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81015d4:	2200      	movs	r2, #0
 81015d6:	601a      	str	r2, [r3, #0]
 81015d8:	605a      	str	r2, [r3, #4]
 81015da:	609a      	str	r2, [r3, #8]
 81015dc:	60da      	str	r2, [r3, #12]
 81015de:	611a      	str	r2, [r3, #16]
	{ 0 };
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct =
 81015e0:	f107 0310 	add.w	r3, r7, #16
 81015e4:	22bc      	movs	r2, #188	; 0xbc
 81015e6:	2100      	movs	r1, #0
 81015e8:	4618      	mov	r0, r3
 81015ea:	f007 fd65 	bl	81090b8 <memset>
	{ 0 };
	if (i2cHandle->Instance == I2C1)
 81015ee:	687b      	ldr	r3, [r7, #4]
 81015f0:	681b      	ldr	r3, [r3, #0]
 81015f2:	4a25      	ldr	r2, [pc, #148]	; (8101688 <HAL_I2C_MspInit+0xc0>)
 81015f4:	4293      	cmp	r3, r2
 81015f6:	d142      	bne.n	810167e <HAL_I2C_MspInit+0xb6>

		/* USER CODE END I2C1_MspInit 0 */

		/** Initializes the peripherals clock
		 */
		PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 81015f8:	2308      	movs	r3, #8
 81015fa:	613b      	str	r3, [r7, #16]
		PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 81015fc:	2300      	movs	r3, #0
 81015fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101602:	f107 0310 	add.w	r3, r7, #16
 8101606:	4618      	mov	r0, r3
 8101608:	f003 fa58 	bl	8104abc <HAL_RCCEx_PeriphCLKConfig>
 810160c:	4603      	mov	r3, r0
 810160e:	2b00      	cmp	r3, #0
 8101610:	d001      	beq.n	8101616 <HAL_I2C_MspInit+0x4e>
		{
			Error_Handler();
 8101612:	f7ff fc55 	bl	8100ec0 <Error_Handler>
		}

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8101616:	4b1d      	ldr	r3, [pc, #116]	; (810168c <HAL_I2C_MspInit+0xc4>)
 8101618:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810161c:	4a1b      	ldr	r2, [pc, #108]	; (810168c <HAL_I2C_MspInit+0xc4>)
 810161e:	f043 0302 	orr.w	r3, r3, #2
 8101622:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101626:	4b19      	ldr	r3, [pc, #100]	; (810168c <HAL_I2C_MspInit+0xc4>)
 8101628:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810162c:	f003 0302 	and.w	r3, r3, #2
 8101630:	60fb      	str	r3, [r7, #12]
 8101632:	68fb      	ldr	r3, [r7, #12]
		/**I2C1 GPIO Configuration
		 PB8     ------> I2C1_SCL
		 PB9     ------> I2C1_SDA
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8101634:	f44f 7340 	mov.w	r3, #768	; 0x300
 8101638:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 810163c:	2312      	movs	r3, #18
 810163e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101642:	2300      	movs	r3, #0
 8101644:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101648:	2300      	movs	r3, #0
 810164a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 810164e:	2304      	movs	r3, #4
 8101650:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101654:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101658:	4619      	mov	r1, r3
 810165a:	480d      	ldr	r0, [pc, #52]	; (8101690 <HAL_I2C_MspInit+0xc8>)
 810165c:	f001 ffba 	bl	81035d4 <HAL_GPIO_Init>

		/* I2C1 clock enable */
		__HAL_RCC_I2C1_CLK_ENABLE();
 8101660:	4b0a      	ldr	r3, [pc, #40]	; (810168c <HAL_I2C_MspInit+0xc4>)
 8101662:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101666:	4a09      	ldr	r2, [pc, #36]	; (810168c <HAL_I2C_MspInit+0xc4>)
 8101668:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 810166c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101670:	4b06      	ldr	r3, [pc, #24]	; (810168c <HAL_I2C_MspInit+0xc4>)
 8101672:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101676:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 810167a:	60bb      	str	r3, [r7, #8]
 810167c:	68bb      	ldr	r3, [r7, #8]
		/* USER CODE BEGIN I2C1_MspInit 1 */

		/* USER CODE END I2C1_MspInit 1 */
	}
}
 810167e:	bf00      	nop
 8101680:	37e0      	adds	r7, #224	; 0xe0
 8101682:	46bd      	mov	sp, r7
 8101684:	bd80      	pop	{r7, pc}
 8101686:	bf00      	nop
 8101688:	40005400 	.word	0x40005400
 810168c:	58024400 	.word	0x58024400
 8101690:	58020400 	.word	0x58020400

08101694 <i2c_Transmit>:
}

HAL_StatusTypeDef i2c_Transmit(I2C_HandleTypeDef *bus, uint8_t DevAddress,
		uint8_t MemAddress, uint8_t MemAddSize, uint8_t *pData,
		uint8_t pData_size)
{
 8101694:	b590      	push	{r4, r7, lr}
 8101696:	b089      	sub	sp, #36	; 0x24
 8101698:	af04      	add	r7, sp, #16
 810169a:	6078      	str	r0, [r7, #4]
 810169c:	4608      	mov	r0, r1
 810169e:	4611      	mov	r1, r2
 81016a0:	461a      	mov	r2, r3
 81016a2:	4603      	mov	r3, r0
 81016a4:	70fb      	strb	r3, [r7, #3]
 81016a6:	460b      	mov	r3, r1
 81016a8:	70bb      	strb	r3, [r7, #2]
 81016aa:	4613      	mov	r3, r2
 81016ac:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef retFunc;
	uint8_t write_addr = DevAddress << 1;
 81016ae:	78fb      	ldrb	r3, [r7, #3]
 81016b0:	005b      	lsls	r3, r3, #1
 81016b2:	73fb      	strb	r3, [r7, #15]
	retFunc = HAL_I2C_Mem_Write(bus, write_addr, MemAddress, MemAddSize, pData,
 81016b4:	7bfb      	ldrb	r3, [r7, #15]
 81016b6:	b299      	uxth	r1, r3
 81016b8:	78bb      	ldrb	r3, [r7, #2]
 81016ba:	b29a      	uxth	r2, r3
 81016bc:	787b      	ldrb	r3, [r7, #1]
 81016be:	b298      	uxth	r0, r3
 81016c0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 81016c4:	b29b      	uxth	r3, r3
 81016c6:	2432      	movs	r4, #50	; 0x32
 81016c8:	9402      	str	r4, [sp, #8]
 81016ca:	9301      	str	r3, [sp, #4]
 81016cc:	6a3b      	ldr	r3, [r7, #32]
 81016ce:	9300      	str	r3, [sp, #0]
 81016d0:	4603      	mov	r3, r0
 81016d2:	6878      	ldr	r0, [r7, #4]
 81016d4:	f002 fa26 	bl	8103b24 <HAL_I2C_Mem_Write>
 81016d8:	4603      	mov	r3, r0
 81016da:	73bb      	strb	r3, [r7, #14]
			pData_size, TIME_OUT);
	return retFunc;
 81016dc:	7bbb      	ldrb	r3, [r7, #14]
}
 81016de:	4618      	mov	r0, r3
 81016e0:	3714      	adds	r7, #20
 81016e2:	46bd      	mov	sp, r7
 81016e4:	bd90      	pop	{r4, r7, pc}

081016e6 <i2c_Receive>:

HAL_StatusTypeDef i2c_Receive(I2C_HandleTypeDef *bus, uint8_t DevAddress,
		uint8_t MemAddress, uint8_t MemAddSize, uint8_t *pData,
		uint8_t pData_size)
{
 81016e6:	b590      	push	{r4, r7, lr}
 81016e8:	b089      	sub	sp, #36	; 0x24
 81016ea:	af04      	add	r7, sp, #16
 81016ec:	6078      	str	r0, [r7, #4]
 81016ee:	4608      	mov	r0, r1
 81016f0:	4611      	mov	r1, r2
 81016f2:	461a      	mov	r2, r3
 81016f4:	4603      	mov	r3, r0
 81016f6:	70fb      	strb	r3, [r7, #3]
 81016f8:	460b      	mov	r3, r1
 81016fa:	70bb      	strb	r3, [r7, #2]
 81016fc:	4613      	mov	r3, r2
 81016fe:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef retFunc;
	uint8_t read_addr = (DevAddress << 1) | 0x01;
 8101700:	78fb      	ldrb	r3, [r7, #3]
 8101702:	005b      	lsls	r3, r3, #1
 8101704:	b25b      	sxtb	r3, r3
 8101706:	f043 0301 	orr.w	r3, r3, #1
 810170a:	b25b      	sxtb	r3, r3
 810170c:	73fb      	strb	r3, [r7, #15]
	retFunc = HAL_I2C_Mem_Read(bus, read_addr, MemAddress, MemAddSize, pData,
 810170e:	7bfb      	ldrb	r3, [r7, #15]
 8101710:	b299      	uxth	r1, r3
 8101712:	78bb      	ldrb	r3, [r7, #2]
 8101714:	b29a      	uxth	r2, r3
 8101716:	787b      	ldrb	r3, [r7, #1]
 8101718:	b298      	uxth	r0, r3
 810171a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 810171e:	b29b      	uxth	r3, r3
 8101720:	2432      	movs	r4, #50	; 0x32
 8101722:	9402      	str	r4, [sp, #8]
 8101724:	9301      	str	r3, [sp, #4]
 8101726:	6a3b      	ldr	r3, [r7, #32]
 8101728:	9300      	str	r3, [sp, #0]
 810172a:	4603      	mov	r3, r0
 810172c:	6878      	ldr	r0, [r7, #4]
 810172e:	f002 fb0d 	bl	8103d4c <HAL_I2C_Mem_Read>
 8101732:	4603      	mov	r3, r0
 8101734:	73bb      	strb	r3, [r7, #14]
			pData_size, TIME_OUT);
	return retFunc;
 8101736:	7bbb      	ldrb	r3, [r7, #14]
}
 8101738:	4618      	mov	r0, r3
 810173a:	3714      	adds	r7, #20
 810173c:	46bd      	mov	sp, r7
 810173e:	bd90      	pop	{r4, r7, pc}

08101740 <MX_TIM2_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8101740:	b580      	push	{r7, lr}
 8101742:	b08a      	sub	sp, #40	; 0x28
 8101744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8101746:	f107 031c 	add.w	r3, r7, #28
 810174a:	2200      	movs	r2, #0
 810174c:	601a      	str	r2, [r3, #0]
 810174e:	605a      	str	r2, [r3, #4]
 8101750:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8101752:	463b      	mov	r3, r7
 8101754:	2200      	movs	r2, #0
 8101756:	601a      	str	r2, [r3, #0]
 8101758:	605a      	str	r2, [r3, #4]
 810175a:	609a      	str	r2, [r3, #8]
 810175c:	60da      	str	r2, [r3, #12]
 810175e:	611a      	str	r2, [r3, #16]
 8101760:	615a      	str	r2, [r3, #20]
 8101762:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8101764:	4b27      	ldr	r3, [pc, #156]	; (8101804 <MX_TIM2_Init+0xc4>)
 8101766:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 810176a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 810176c:	4b25      	ldr	r3, [pc, #148]	; (8101804 <MX_TIM2_Init+0xc4>)
 810176e:	222f      	movs	r2, #47	; 0x2f
 8101770:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101772:	4b24      	ldr	r3, [pc, #144]	; (8101804 <MX_TIM2_Init+0xc4>)
 8101774:	2200      	movs	r2, #0
 8101776:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8101778:	4b22      	ldr	r3, [pc, #136]	; (8101804 <MX_TIM2_Init+0xc4>)
 810177a:	f240 32e7 	movw	r2, #999	; 0x3e7
 810177e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101780:	4b20      	ldr	r3, [pc, #128]	; (8101804 <MX_TIM2_Init+0xc4>)
 8101782:	2200      	movs	r2, #0
 8101784:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101786:	4b1f      	ldr	r3, [pc, #124]	; (8101804 <MX_TIM2_Init+0xc4>)
 8101788:	2200      	movs	r2, #0
 810178a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 810178c:	481d      	ldr	r0, [pc, #116]	; (8101804 <MX_TIM2_Init+0xc4>)
 810178e:	f005 fb78 	bl	8106e82 <HAL_TIM_PWM_Init>
 8101792:	4603      	mov	r3, r0
 8101794:	2b00      	cmp	r3, #0
 8101796:	d001      	beq.n	810179c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8101798:	f7ff fb92 	bl	8100ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 810179c:	2300      	movs	r3, #0
 810179e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 81017a0:	2300      	movs	r3, #0
 81017a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 81017a4:	f107 031c 	add.w	r3, r7, #28
 81017a8:	4619      	mov	r1, r3
 81017aa:	4816      	ldr	r0, [pc, #88]	; (8101804 <MX_TIM2_Init+0xc4>)
 81017ac:	f006 facc 	bl	8107d48 <HAL_TIMEx_MasterConfigSynchronization>
 81017b0:	4603      	mov	r3, r0
 81017b2:	2b00      	cmp	r3, #0
 81017b4:	d001      	beq.n	81017ba <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 81017b6:	f7ff fb83 	bl	8100ec0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 81017ba:	2360      	movs	r3, #96	; 0x60
 81017bc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 81017be:	2300      	movs	r3, #0
 81017c0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 81017c2:	2300      	movs	r3, #0
 81017c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 81017c6:	2300      	movs	r3, #0
 81017c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 81017ca:	463b      	mov	r3, r7
 81017cc:	2208      	movs	r2, #8
 81017ce:	4619      	mov	r1, r3
 81017d0:	480c      	ldr	r0, [pc, #48]	; (8101804 <MX_TIM2_Init+0xc4>)
 81017d2:	f005 fe0f 	bl	81073f4 <HAL_TIM_PWM_ConfigChannel>
 81017d6:	4603      	mov	r3, r0
 81017d8:	2b00      	cmp	r3, #0
 81017da:	d001      	beq.n	81017e0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 81017dc:	f7ff fb70 	bl	8100ec0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 81017e0:	463b      	mov	r3, r7
 81017e2:	220c      	movs	r2, #12
 81017e4:	4619      	mov	r1, r3
 81017e6:	4807      	ldr	r0, [pc, #28]	; (8101804 <MX_TIM2_Init+0xc4>)
 81017e8:	f005 fe04 	bl	81073f4 <HAL_TIM_PWM_ConfigChannel>
 81017ec:	4603      	mov	r3, r0
 81017ee:	2b00      	cmp	r3, #0
 81017f0:	d001      	beq.n	81017f6 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 81017f2:	f7ff fb65 	bl	8100ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 81017f6:	4803      	ldr	r0, [pc, #12]	; (8101804 <MX_TIM2_Init+0xc4>)
 81017f8:	f000 fa4c 	bl	8101c94 <HAL_TIM_MspPostInit>

}
 81017fc:	bf00      	nop
 81017fe:	3728      	adds	r7, #40	; 0x28
 8101800:	46bd      	mov	sp, r7
 8101802:	bd80      	pop	{r7, pc}
 8101804:	10000184 	.word	0x10000184

08101808 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8101808:	b580      	push	{r7, lr}
 810180a:	b08c      	sub	sp, #48	; 0x30
 810180c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 810180e:	f107 030c 	add.w	r3, r7, #12
 8101812:	2224      	movs	r2, #36	; 0x24
 8101814:	2100      	movs	r1, #0
 8101816:	4618      	mov	r0, r3
 8101818:	f007 fc4e 	bl	81090b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 810181c:	463b      	mov	r3, r7
 810181e:	2200      	movs	r2, #0
 8101820:	601a      	str	r2, [r3, #0]
 8101822:	605a      	str	r2, [r3, #4]
 8101824:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8101826:	4b21      	ldr	r3, [pc, #132]	; (81018ac <MX_TIM3_Init+0xa4>)
 8101828:	4a21      	ldr	r2, [pc, #132]	; (81018b0 <MX_TIM3_Init+0xa8>)
 810182a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 810182c:	4b1f      	ldr	r3, [pc, #124]	; (81018ac <MX_TIM3_Init+0xa4>)
 810182e:	2200      	movs	r2, #0
 8101830:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101832:	4b1e      	ldr	r3, [pc, #120]	; (81018ac <MX_TIM3_Init+0xa4>)
 8101834:	2200      	movs	r2, #0
 8101836:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8101838:	4b1c      	ldr	r3, [pc, #112]	; (81018ac <MX_TIM3_Init+0xa4>)
 810183a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 810183e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101840:	4b1a      	ldr	r3, [pc, #104]	; (81018ac <MX_TIM3_Init+0xa4>)
 8101842:	2200      	movs	r2, #0
 8101844:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101846:	4b19      	ldr	r3, [pc, #100]	; (81018ac <MX_TIM3_Init+0xa4>)
 8101848:	2200      	movs	r2, #0
 810184a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 810184c:	2301      	movs	r3, #1
 810184e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8101850:	2300      	movs	r3, #0
 8101852:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8101854:	2301      	movs	r3, #1
 8101856:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8101858:	2300      	movs	r3, #0
 810185a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 810185c:	2300      	movs	r3, #0
 810185e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8101860:	2302      	movs	r3, #2
 8101862:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8101864:	2301      	movs	r3, #1
 8101866:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8101868:	2300      	movs	r3, #0
 810186a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 810186c:	2300      	movs	r3, #0
 810186e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8101870:	f107 030c 	add.w	r3, r7, #12
 8101874:	4619      	mov	r1, r3
 8101876:	480d      	ldr	r0, [pc, #52]	; (81018ac <MX_TIM3_Init+0xa4>)
 8101878:	f005 fc68 	bl	810714c <HAL_TIM_Encoder_Init>
 810187c:	4603      	mov	r3, r0
 810187e:	2b00      	cmp	r3, #0
 8101880:	d001      	beq.n	8101886 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8101882:	f7ff fb1d 	bl	8100ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101886:	2300      	movs	r3, #0
 8101888:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 810188a:	2300      	movs	r3, #0
 810188c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 810188e:	463b      	mov	r3, r7
 8101890:	4619      	mov	r1, r3
 8101892:	4806      	ldr	r0, [pc, #24]	; (81018ac <MX_TIM3_Init+0xa4>)
 8101894:	f006 fa58 	bl	8107d48 <HAL_TIMEx_MasterConfigSynchronization>
 8101898:	4603      	mov	r3, r0
 810189a:	2b00      	cmp	r3, #0
 810189c:	d001      	beq.n	81018a2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 810189e:	f7ff fb0f 	bl	8100ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 81018a2:	bf00      	nop
 81018a4:	3730      	adds	r7, #48	; 0x30
 81018a6:	46bd      	mov	sp, r7
 81018a8:	bd80      	pop	{r7, pc}
 81018aa:	bf00      	nop
 81018ac:	100001d0 	.word	0x100001d0
 81018b0:	40000400 	.word	0x40000400

081018b4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 81018b4:	b580      	push	{r7, lr}
 81018b6:	b08c      	sub	sp, #48	; 0x30
 81018b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 81018ba:	f107 030c 	add.w	r3, r7, #12
 81018be:	2224      	movs	r2, #36	; 0x24
 81018c0:	2100      	movs	r1, #0
 81018c2:	4618      	mov	r0, r3
 81018c4:	f007 fbf8 	bl	81090b8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81018c8:	463b      	mov	r3, r7
 81018ca:	2200      	movs	r2, #0
 81018cc:	601a      	str	r2, [r3, #0]
 81018ce:	605a      	str	r2, [r3, #4]
 81018d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 81018d2:	4b21      	ldr	r3, [pc, #132]	; (8101958 <MX_TIM4_Init+0xa4>)
 81018d4:	4a21      	ldr	r2, [pc, #132]	; (810195c <MX_TIM4_Init+0xa8>)
 81018d6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 81018d8:	4b1f      	ldr	r3, [pc, #124]	; (8101958 <MX_TIM4_Init+0xa4>)
 81018da:	2200      	movs	r2, #0
 81018dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 81018de:	4b1e      	ldr	r3, [pc, #120]	; (8101958 <MX_TIM4_Init+0xa4>)
 81018e0:	2200      	movs	r2, #0
 81018e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 81018e4:	4b1c      	ldr	r3, [pc, #112]	; (8101958 <MX_TIM4_Init+0xa4>)
 81018e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 81018ea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81018ec:	4b1a      	ldr	r3, [pc, #104]	; (8101958 <MX_TIM4_Init+0xa4>)
 81018ee:	2200      	movs	r2, #0
 81018f0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81018f2:	4b19      	ldr	r3, [pc, #100]	; (8101958 <MX_TIM4_Init+0xa4>)
 81018f4:	2200      	movs	r2, #0
 81018f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 81018f8:	2301      	movs	r3, #1
 81018fa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 81018fc:	2300      	movs	r3, #0
 81018fe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8101900:	2301      	movs	r3, #1
 8101902:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8101904:	2300      	movs	r3, #0
 8101906:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8101908:	2300      	movs	r3, #0
 810190a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 810190c:	2302      	movs	r3, #2
 810190e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8101910:	2301      	movs	r3, #1
 8101912:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8101914:	2300      	movs	r3, #0
 8101916:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8101918:	2300      	movs	r3, #0
 810191a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 810191c:	f107 030c 	add.w	r3, r7, #12
 8101920:	4619      	mov	r1, r3
 8101922:	480d      	ldr	r0, [pc, #52]	; (8101958 <MX_TIM4_Init+0xa4>)
 8101924:	f005 fc12 	bl	810714c <HAL_TIM_Encoder_Init>
 8101928:	4603      	mov	r3, r0
 810192a:	2b00      	cmp	r3, #0
 810192c:	d001      	beq.n	8101932 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 810192e:	f7ff fac7 	bl	8100ec0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101932:	2300      	movs	r3, #0
 8101934:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8101936:	2300      	movs	r3, #0
 8101938:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 810193a:	463b      	mov	r3, r7
 810193c:	4619      	mov	r1, r3
 810193e:	4806      	ldr	r0, [pc, #24]	; (8101958 <MX_TIM4_Init+0xa4>)
 8101940:	f006 fa02 	bl	8107d48 <HAL_TIMEx_MasterConfigSynchronization>
 8101944:	4603      	mov	r3, r0
 8101946:	2b00      	cmp	r3, #0
 8101948:	d001      	beq.n	810194e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 810194a:	f7ff fab9 	bl	8100ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 810194e:	bf00      	nop
 8101950:	3730      	adds	r7, #48	; 0x30
 8101952:	46bd      	mov	sp, r7
 8101954:	bd80      	pop	{r7, pc}
 8101956:	bf00      	nop
 8101958:	1000021c 	.word	0x1000021c
 810195c:	40000800 	.word	0x40000800

08101960 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8101960:	b580      	push	{r7, lr}
 8101962:	b088      	sub	sp, #32
 8101964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8101966:	1d3b      	adds	r3, r7, #4
 8101968:	2200      	movs	r2, #0
 810196a:	601a      	str	r2, [r3, #0]
 810196c:	605a      	str	r2, [r3, #4]
 810196e:	609a      	str	r2, [r3, #8]
 8101970:	60da      	str	r2, [r3, #12]
 8101972:	611a      	str	r2, [r3, #16]
 8101974:	615a      	str	r2, [r3, #20]
 8101976:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8101978:	4b1e      	ldr	r3, [pc, #120]	; (81019f4 <MX_TIM13_Init+0x94>)
 810197a:	4a1f      	ldr	r2, [pc, #124]	; (81019f8 <MX_TIM13_Init+0x98>)
 810197c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 80-1;
 810197e:	4b1d      	ldr	r3, [pc, #116]	; (81019f4 <MX_TIM13_Init+0x94>)
 8101980:	224f      	movs	r2, #79	; 0x4f
 8101982:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101984:	4b1b      	ldr	r3, [pc, #108]	; (81019f4 <MX_TIM13_Init+0x94>)
 8101986:	2200      	movs	r2, #0
 8101988:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 60000-1;
 810198a:	4b1a      	ldr	r3, [pc, #104]	; (81019f4 <MX_TIM13_Init+0x94>)
 810198c:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8101990:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101992:	4b18      	ldr	r3, [pc, #96]	; (81019f4 <MX_TIM13_Init+0x94>)
 8101994:	2200      	movs	r2, #0
 8101996:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101998:	4b16      	ldr	r3, [pc, #88]	; (81019f4 <MX_TIM13_Init+0x94>)
 810199a:	2200      	movs	r2, #0
 810199c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 810199e:	4815      	ldr	r0, [pc, #84]	; (81019f4 <MX_TIM13_Init+0x94>)
 81019a0:	f005 fa18 	bl	8106dd4 <HAL_TIM_Base_Init>
 81019a4:	4603      	mov	r3, r0
 81019a6:	2b00      	cmp	r3, #0
 81019a8:	d001      	beq.n	81019ae <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 81019aa:	f7ff fa89 	bl	8100ec0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 81019ae:	4811      	ldr	r0, [pc, #68]	; (81019f4 <MX_TIM13_Init+0x94>)
 81019b0:	f005 fa67 	bl	8106e82 <HAL_TIM_PWM_Init>
 81019b4:	4603      	mov	r3, r0
 81019b6:	2b00      	cmp	r3, #0
 81019b8:	d001      	beq.n	81019be <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 81019ba:	f7ff fa81 	bl	8100ec0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 81019be:	2360      	movs	r3, #96	; 0x60
 81019c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 81019c2:	2300      	movs	r3, #0
 81019c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 81019c6:	2300      	movs	r3, #0
 81019c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 81019ca:	2300      	movs	r3, #0
 81019cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 81019ce:	1d3b      	adds	r3, r7, #4
 81019d0:	2200      	movs	r2, #0
 81019d2:	4619      	mov	r1, r3
 81019d4:	4807      	ldr	r0, [pc, #28]	; (81019f4 <MX_TIM13_Init+0x94>)
 81019d6:	f005 fd0d 	bl	81073f4 <HAL_TIM_PWM_ConfigChannel>
 81019da:	4603      	mov	r3, r0
 81019dc:	2b00      	cmp	r3, #0
 81019de:	d001      	beq.n	81019e4 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 81019e0:	f7ff fa6e 	bl	8100ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 81019e4:	4803      	ldr	r0, [pc, #12]	; (81019f4 <MX_TIM13_Init+0x94>)
 81019e6:	f000 f955 	bl	8101c94 <HAL_TIM_MspPostInit>

}
 81019ea:	bf00      	nop
 81019ec:	3720      	adds	r7, #32
 81019ee:	46bd      	mov	sp, r7
 81019f0:	bd80      	pop	{r7, pc}
 81019f2:	bf00      	nop
 81019f4:	10000268 	.word	0x10000268
 81019f8:	40001c00 	.word	0x40001c00

081019fc <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 81019fc:	b580      	push	{r7, lr}
 81019fe:	b088      	sub	sp, #32
 8101a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8101a02:	1d3b      	adds	r3, r7, #4
 8101a04:	2200      	movs	r2, #0
 8101a06:	601a      	str	r2, [r3, #0]
 8101a08:	605a      	str	r2, [r3, #4]
 8101a0a:	609a      	str	r2, [r3, #8]
 8101a0c:	60da      	str	r2, [r3, #12]
 8101a0e:	611a      	str	r2, [r3, #16]
 8101a10:	615a      	str	r2, [r3, #20]
 8101a12:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8101a14:	4b1e      	ldr	r3, [pc, #120]	; (8101a90 <MX_TIM14_Init+0x94>)
 8101a16:	4a1f      	ldr	r2, [pc, #124]	; (8101a94 <MX_TIM14_Init+0x98>)
 8101a18:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 80-1;
 8101a1a:	4b1d      	ldr	r3, [pc, #116]	; (8101a90 <MX_TIM14_Init+0x94>)
 8101a1c:	224f      	movs	r2, #79	; 0x4f
 8101a1e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8101a20:	4b1b      	ldr	r3, [pc, #108]	; (8101a90 <MX_TIM14_Init+0x94>)
 8101a22:	2200      	movs	r2, #0
 8101a24:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 60000-1;
 8101a26:	4b1a      	ldr	r3, [pc, #104]	; (8101a90 <MX_TIM14_Init+0x94>)
 8101a28:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8101a2c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8101a2e:	4b18      	ldr	r3, [pc, #96]	; (8101a90 <MX_TIM14_Init+0x94>)
 8101a30:	2200      	movs	r2, #0
 8101a32:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101a34:	4b16      	ldr	r3, [pc, #88]	; (8101a90 <MX_TIM14_Init+0x94>)
 8101a36:	2200      	movs	r2, #0
 8101a38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8101a3a:	4815      	ldr	r0, [pc, #84]	; (8101a90 <MX_TIM14_Init+0x94>)
 8101a3c:	f005 f9ca 	bl	8106dd4 <HAL_TIM_Base_Init>
 8101a40:	4603      	mov	r3, r0
 8101a42:	2b00      	cmp	r3, #0
 8101a44:	d001      	beq.n	8101a4a <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8101a46:	f7ff fa3b 	bl	8100ec0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8101a4a:	4811      	ldr	r0, [pc, #68]	; (8101a90 <MX_TIM14_Init+0x94>)
 8101a4c:	f005 fa19 	bl	8106e82 <HAL_TIM_PWM_Init>
 8101a50:	4603      	mov	r3, r0
 8101a52:	2b00      	cmp	r3, #0
 8101a54:	d001      	beq.n	8101a5a <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8101a56:	f7ff fa33 	bl	8100ec0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8101a5a:	2360      	movs	r3, #96	; 0x60
 8101a5c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8101a5e:	2300      	movs	r3, #0
 8101a60:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8101a62:	2300      	movs	r3, #0
 8101a64:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8101a66:	2300      	movs	r3, #0
 8101a68:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8101a6a:	1d3b      	adds	r3, r7, #4
 8101a6c:	2200      	movs	r2, #0
 8101a6e:	4619      	mov	r1, r3
 8101a70:	4807      	ldr	r0, [pc, #28]	; (8101a90 <MX_TIM14_Init+0x94>)
 8101a72:	f005 fcbf 	bl	81073f4 <HAL_TIM_PWM_ConfigChannel>
 8101a76:	4603      	mov	r3, r0
 8101a78:	2b00      	cmp	r3, #0
 8101a7a:	d001      	beq.n	8101a80 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8101a7c:	f7ff fa20 	bl	8100ec0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8101a80:	4803      	ldr	r0, [pc, #12]	; (8101a90 <MX_TIM14_Init+0x94>)
 8101a82:	f000 f907 	bl	8101c94 <HAL_TIM_MspPostInit>

}
 8101a86:	bf00      	nop
 8101a88:	3720      	adds	r7, #32
 8101a8a:	46bd      	mov	sp, r7
 8101a8c:	bd80      	pop	{r7, pc}
 8101a8e:	bf00      	nop
 8101a90:	100002b4 	.word	0x100002b4
 8101a94:	40002000 	.word	0x40002000

08101a98 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8101a98:	b480      	push	{r7}
 8101a9a:	b085      	sub	sp, #20
 8101a9c:	af00      	add	r7, sp, #0
 8101a9e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8101aa0:	687b      	ldr	r3, [r7, #4]
 8101aa2:	681b      	ldr	r3, [r3, #0]
 8101aa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8101aa8:	d10e      	bne.n	8101ac8 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8101aaa:	4b0a      	ldr	r3, [pc, #40]	; (8101ad4 <HAL_TIM_PWM_MspInit+0x3c>)
 8101aac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101ab0:	4a08      	ldr	r2, [pc, #32]	; (8101ad4 <HAL_TIM_PWM_MspInit+0x3c>)
 8101ab2:	f043 0301 	orr.w	r3, r3, #1
 8101ab6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101aba:	4b06      	ldr	r3, [pc, #24]	; (8101ad4 <HAL_TIM_PWM_MspInit+0x3c>)
 8101abc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101ac0:	f003 0301 	and.w	r3, r3, #1
 8101ac4:	60fb      	str	r3, [r7, #12]
 8101ac6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8101ac8:	bf00      	nop
 8101aca:	3714      	adds	r7, #20
 8101acc:	46bd      	mov	sp, r7
 8101ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ad2:	4770      	bx	lr
 8101ad4:	58024400 	.word	0x58024400

08101ad8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8101ad8:	b580      	push	{r7, lr}
 8101ada:	b08c      	sub	sp, #48	; 0x30
 8101adc:	af00      	add	r7, sp, #0
 8101ade:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101ae0:	f107 031c 	add.w	r3, r7, #28
 8101ae4:	2200      	movs	r2, #0
 8101ae6:	601a      	str	r2, [r3, #0]
 8101ae8:	605a      	str	r2, [r3, #4]
 8101aea:	609a      	str	r2, [r3, #8]
 8101aec:	60da      	str	r2, [r3, #12]
 8101aee:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8101af0:	687b      	ldr	r3, [r7, #4]
 8101af2:	681b      	ldr	r3, [r3, #0]
 8101af4:	4a44      	ldr	r2, [pc, #272]	; (8101c08 <HAL_TIM_Encoder_MspInit+0x130>)
 8101af6:	4293      	cmp	r3, r2
 8101af8:	d14d      	bne.n	8101b96 <HAL_TIM_Encoder_MspInit+0xbe>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8101afa:	4b44      	ldr	r3, [pc, #272]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101afc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101b00:	4a42      	ldr	r2, [pc, #264]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101b02:	f043 0302 	orr.w	r3, r3, #2
 8101b06:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101b0a:	4b40      	ldr	r3, [pc, #256]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101b0c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101b10:	f003 0302 	and.w	r3, r3, #2
 8101b14:	61bb      	str	r3, [r7, #24]
 8101b16:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101b18:	4b3c      	ldr	r3, [pc, #240]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101b1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b1e:	4a3b      	ldr	r2, [pc, #236]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101b20:	f043 0301 	orr.w	r3, r3, #1
 8101b24:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101b28:	4b38      	ldr	r3, [pc, #224]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101b2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b2e:	f003 0301 	and.w	r3, r3, #1
 8101b32:	617b      	str	r3, [r7, #20]
 8101b34:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101b36:	4b35      	ldr	r3, [pc, #212]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101b38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b3c:	4a33      	ldr	r2, [pc, #204]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101b3e:	f043 0302 	orr.w	r3, r3, #2
 8101b42:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101b46:	4b31      	ldr	r3, [pc, #196]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101b48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101b4c:	f003 0302 	and.w	r3, r3, #2
 8101b50:	613b      	str	r3, [r7, #16]
 8101b52:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_X_A_Pin;
 8101b54:	2340      	movs	r3, #64	; 0x40
 8101b56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101b58:	2302      	movs	r3, #2
 8101b5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b5c:	2300      	movs	r3, #0
 8101b5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b60:	2300      	movs	r3, #0
 8101b62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8101b64:	2302      	movs	r3, #2
 8101b66:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Encoder_X_A_GPIO_Port, &GPIO_InitStruct);
 8101b68:	f107 031c 	add.w	r3, r7, #28
 8101b6c:	4619      	mov	r1, r3
 8101b6e:	4828      	ldr	r0, [pc, #160]	; (8101c10 <HAL_TIM_Encoder_MspInit+0x138>)
 8101b70:	f001 fd30 	bl	81035d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Encoder_X_B_Pin;
 8101b74:	2320      	movs	r3, #32
 8101b76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101b78:	2302      	movs	r3, #2
 8101b7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b7c:	2300      	movs	r3, #0
 8101b7e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b80:	2300      	movs	r3, #0
 8101b82:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8101b84:	2302      	movs	r3, #2
 8101b86:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Encoder_X_B_GPIO_Port, &GPIO_InitStruct);
 8101b88:	f107 031c 	add.w	r3, r7, #28
 8101b8c:	4619      	mov	r1, r3
 8101b8e:	4821      	ldr	r0, [pc, #132]	; (8101c14 <HAL_TIM_Encoder_MspInit+0x13c>)
 8101b90:	f001 fd20 	bl	81035d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8101b94:	e033      	b.n	8101bfe <HAL_TIM_Encoder_MspInit+0x126>
  else if(tim_encoderHandle->Instance==TIM4)
 8101b96:	687b      	ldr	r3, [r7, #4]
 8101b98:	681b      	ldr	r3, [r3, #0]
 8101b9a:	4a1f      	ldr	r2, [pc, #124]	; (8101c18 <HAL_TIM_Encoder_MspInit+0x140>)
 8101b9c:	4293      	cmp	r3, r2
 8101b9e:	d12e      	bne.n	8101bfe <HAL_TIM_Encoder_MspInit+0x126>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8101ba0:	4b1a      	ldr	r3, [pc, #104]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101ba2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101ba6:	4a19      	ldr	r2, [pc, #100]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101ba8:	f043 0304 	orr.w	r3, r3, #4
 8101bac:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101bb0:	4b16      	ldr	r3, [pc, #88]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101bb2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101bb6:	f003 0304 	and.w	r3, r3, #4
 8101bba:	60fb      	str	r3, [r7, #12]
 8101bbc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101bbe:	4b13      	ldr	r3, [pc, #76]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bc4:	4a11      	ldr	r2, [pc, #68]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101bc6:	f043 0308 	orr.w	r3, r3, #8
 8101bca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101bce:	4b0f      	ldr	r3, [pc, #60]	; (8101c0c <HAL_TIM_Encoder_MspInit+0x134>)
 8101bd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101bd4:	f003 0308 	and.w	r3, r3, #8
 8101bd8:	60bb      	str	r3, [r7, #8]
 8101bda:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Encoder_Z_A_Pin|Encoder_Z_B_Pin;
 8101bdc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8101be0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101be2:	2302      	movs	r3, #2
 8101be4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101be6:	2300      	movs	r3, #0
 8101be8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101bea:	2300      	movs	r3, #0
 8101bec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8101bee:	2302      	movs	r3, #2
 8101bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101bf2:	f107 031c 	add.w	r3, r7, #28
 8101bf6:	4619      	mov	r1, r3
 8101bf8:	4808      	ldr	r0, [pc, #32]	; (8101c1c <HAL_TIM_Encoder_MspInit+0x144>)
 8101bfa:	f001 fceb 	bl	81035d4 <HAL_GPIO_Init>
}
 8101bfe:	bf00      	nop
 8101c00:	3730      	adds	r7, #48	; 0x30
 8101c02:	46bd      	mov	sp, r7
 8101c04:	bd80      	pop	{r7, pc}
 8101c06:	bf00      	nop
 8101c08:	40000400 	.word	0x40000400
 8101c0c:	58024400 	.word	0x58024400
 8101c10:	58020000 	.word	0x58020000
 8101c14:	58020400 	.word	0x58020400
 8101c18:	40000800 	.word	0x40000800
 8101c1c:	58020c00 	.word	0x58020c00

08101c20 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8101c20:	b480      	push	{r7}
 8101c22:	b085      	sub	sp, #20
 8101c24:	af00      	add	r7, sp, #0
 8101c26:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM13)
 8101c28:	687b      	ldr	r3, [r7, #4]
 8101c2a:	681b      	ldr	r3, [r3, #0]
 8101c2c:	4a16      	ldr	r2, [pc, #88]	; (8101c88 <HAL_TIM_Base_MspInit+0x68>)
 8101c2e:	4293      	cmp	r3, r2
 8101c30:	d10f      	bne.n	8101c52 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8101c32:	4b16      	ldr	r3, [pc, #88]	; (8101c8c <HAL_TIM_Base_MspInit+0x6c>)
 8101c34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101c38:	4a14      	ldr	r2, [pc, #80]	; (8101c8c <HAL_TIM_Base_MspInit+0x6c>)
 8101c3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8101c3e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101c42:	4b12      	ldr	r3, [pc, #72]	; (8101c8c <HAL_TIM_Base_MspInit+0x6c>)
 8101c44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8101c4c:	60fb      	str	r3, [r7, #12]
 8101c4e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8101c50:	e013      	b.n	8101c7a <HAL_TIM_Base_MspInit+0x5a>
  else if(tim_baseHandle->Instance==TIM14)
 8101c52:	687b      	ldr	r3, [r7, #4]
 8101c54:	681b      	ldr	r3, [r3, #0]
 8101c56:	4a0e      	ldr	r2, [pc, #56]	; (8101c90 <HAL_TIM_Base_MspInit+0x70>)
 8101c58:	4293      	cmp	r3, r2
 8101c5a:	d10e      	bne.n	8101c7a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8101c5c:	4b0b      	ldr	r3, [pc, #44]	; (8101c8c <HAL_TIM_Base_MspInit+0x6c>)
 8101c5e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101c62:	4a0a      	ldr	r2, [pc, #40]	; (8101c8c <HAL_TIM_Base_MspInit+0x6c>)
 8101c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8101c68:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101c6c:	4b07      	ldr	r3, [pc, #28]	; (8101c8c <HAL_TIM_Base_MspInit+0x6c>)
 8101c6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101c76:	60bb      	str	r3, [r7, #8]
 8101c78:	68bb      	ldr	r3, [r7, #8]
}
 8101c7a:	bf00      	nop
 8101c7c:	3714      	adds	r7, #20
 8101c7e:	46bd      	mov	sp, r7
 8101c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c84:	4770      	bx	lr
 8101c86:	bf00      	nop
 8101c88:	40001c00 	.word	0x40001c00
 8101c8c:	58024400 	.word	0x58024400
 8101c90:	40002000 	.word	0x40002000

08101c94 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8101c94:	b580      	push	{r7, lr}
 8101c96:	b08a      	sub	sp, #40	; 0x28
 8101c98:	af00      	add	r7, sp, #0
 8101c9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101c9c:	f107 0314 	add.w	r3, r7, #20
 8101ca0:	2200      	movs	r2, #0
 8101ca2:	601a      	str	r2, [r3, #0]
 8101ca4:	605a      	str	r2, [r3, #4]
 8101ca6:	609a      	str	r2, [r3, #8]
 8101ca8:	60da      	str	r2, [r3, #12]
 8101caa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8101cac:	687b      	ldr	r3, [r7, #4]
 8101cae:	681b      	ldr	r3, [r3, #0]
 8101cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8101cb4:	d120      	bne.n	8101cf8 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101cb6:	4b38      	ldr	r3, [pc, #224]	; (8101d98 <HAL_TIM_MspPostInit+0x104>)
 8101cb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101cbc:	4a36      	ldr	r2, [pc, #216]	; (8101d98 <HAL_TIM_MspPostInit+0x104>)
 8101cbe:	f043 0302 	orr.w	r3, r3, #2
 8101cc2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101cc6:	4b34      	ldr	r3, [pc, #208]	; (8101d98 <HAL_TIM_MspPostInit+0x104>)
 8101cc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ccc:	f003 0302 	and.w	r3, r3, #2
 8101cd0:	613b      	str	r3, [r7, #16]
 8101cd2:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_X_Pin|PWM_Z_Pin;
 8101cd4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8101cd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101cda:	2302      	movs	r3, #2
 8101cdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101cde:	2300      	movs	r3, #0
 8101ce0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101ce2:	2300      	movs	r3, #0
 8101ce4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8101ce6:	2301      	movs	r3, #1
 8101ce8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101cea:	f107 0314 	add.w	r3, r7, #20
 8101cee:	4619      	mov	r1, r3
 8101cf0:	482a      	ldr	r0, [pc, #168]	; (8101d9c <HAL_TIM_MspPostInit+0x108>)
 8101cf2:	f001 fc6f 	bl	81035d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8101cf6:	e04a      	b.n	8101d8e <HAL_TIM_MspPostInit+0xfa>
  else if(timHandle->Instance==TIM13)
 8101cf8:	687b      	ldr	r3, [r7, #4]
 8101cfa:	681b      	ldr	r3, [r3, #0]
 8101cfc:	4a28      	ldr	r2, [pc, #160]	; (8101da0 <HAL_TIM_MspPostInit+0x10c>)
 8101cfe:	4293      	cmp	r3, r2
 8101d00:	d120      	bne.n	8101d44 <HAL_TIM_MspPostInit+0xb0>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101d02:	4b25      	ldr	r3, [pc, #148]	; (8101d98 <HAL_TIM_MspPostInit+0x104>)
 8101d04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d08:	4a23      	ldr	r2, [pc, #140]	; (8101d98 <HAL_TIM_MspPostInit+0x104>)
 8101d0a:	f043 0320 	orr.w	r3, r3, #32
 8101d0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101d12:	4b21      	ldr	r3, [pc, #132]	; (8101d98 <HAL_TIM_MspPostInit+0x104>)
 8101d14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d18:	f003 0320 	and.w	r3, r3, #32
 8101d1c:	60fb      	str	r3, [r7, #12]
 8101d1e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_Servo_Rotate_Pin;
 8101d20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8101d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101d26:	2302      	movs	r3, #2
 8101d28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101d2a:	2300      	movs	r3, #0
 8101d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101d2e:	2300      	movs	r3, #0
 8101d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8101d32:	2309      	movs	r3, #9
 8101d34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_Servo_Rotate_GPIO_Port, &GPIO_InitStruct);
 8101d36:	f107 0314 	add.w	r3, r7, #20
 8101d3a:	4619      	mov	r1, r3
 8101d3c:	4819      	ldr	r0, [pc, #100]	; (8101da4 <HAL_TIM_MspPostInit+0x110>)
 8101d3e:	f001 fc49 	bl	81035d4 <HAL_GPIO_Init>
}
 8101d42:	e024      	b.n	8101d8e <HAL_TIM_MspPostInit+0xfa>
  else if(timHandle->Instance==TIM14)
 8101d44:	687b      	ldr	r3, [r7, #4]
 8101d46:	681b      	ldr	r3, [r3, #0]
 8101d48:	4a17      	ldr	r2, [pc, #92]	; (8101da8 <HAL_TIM_MspPostInit+0x114>)
 8101d4a:	4293      	cmp	r3, r2
 8101d4c:	d11f      	bne.n	8101d8e <HAL_TIM_MspPostInit+0xfa>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101d4e:	4b12      	ldr	r3, [pc, #72]	; (8101d98 <HAL_TIM_MspPostInit+0x104>)
 8101d50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d54:	4a10      	ldr	r2, [pc, #64]	; (8101d98 <HAL_TIM_MspPostInit+0x104>)
 8101d56:	f043 0320 	orr.w	r3, r3, #32
 8101d5a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101d5e:	4b0e      	ldr	r3, [pc, #56]	; (8101d98 <HAL_TIM_MspPostInit+0x104>)
 8101d60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101d64:	f003 0320 	and.w	r3, r3, #32
 8101d68:	60bb      	str	r3, [r7, #8]
 8101d6a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_Servo_Slider_Pin;
 8101d6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101d70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101d72:	2302      	movs	r3, #2
 8101d74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101d76:	2300      	movs	r3, #0
 8101d78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101d7a:	2300      	movs	r3, #0
 8101d7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8101d7e:	2309      	movs	r3, #9
 8101d80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_Servo_Slider_GPIO_Port, &GPIO_InitStruct);
 8101d82:	f107 0314 	add.w	r3, r7, #20
 8101d86:	4619      	mov	r1, r3
 8101d88:	4806      	ldr	r0, [pc, #24]	; (8101da4 <HAL_TIM_MspPostInit+0x110>)
 8101d8a:	f001 fc23 	bl	81035d4 <HAL_GPIO_Init>
}
 8101d8e:	bf00      	nop
 8101d90:	3728      	adds	r7, #40	; 0x28
 8101d92:	46bd      	mov	sp, r7
 8101d94:	bd80      	pop	{r7, pc}
 8101d96:	bf00      	nop
 8101d98:	58024400 	.word	0x58024400
 8101d9c:	58020400 	.word	0x58020400
 8101da0:	40001c00 	.word	0x40001c00
 8101da4:	58021400 	.word	0x58021400
 8101da8:	40002000 	.word	0x40002000

08101dac <MX_USART3_UART_Init>:

}
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8101dac:	b580      	push	{r7, lr}
 8101dae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8101db0:	4b22      	ldr	r3, [pc, #136]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101db2:	4a23      	ldr	r2, [pc, #140]	; (8101e40 <MX_USART3_UART_Init+0x94>)
 8101db4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101db6:	4b21      	ldr	r3, [pc, #132]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101db8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101dbc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8101dbe:	4b1f      	ldr	r3, [pc, #124]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101dc0:	2200      	movs	r2, #0
 8101dc2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101dc4:	4b1d      	ldr	r3, [pc, #116]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101dc6:	2200      	movs	r2, #0
 8101dc8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101dca:	4b1c      	ldr	r3, [pc, #112]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101dcc:	2200      	movs	r2, #0
 8101dce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8101dd0:	4b1a      	ldr	r3, [pc, #104]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101dd2:	220c      	movs	r2, #12
 8101dd4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101dd6:	4b19      	ldr	r3, [pc, #100]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101dd8:	2200      	movs	r2, #0
 8101dda:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101ddc:	4b17      	ldr	r3, [pc, #92]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101dde:	2200      	movs	r2, #0
 8101de0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8101de2:	4b16      	ldr	r3, [pc, #88]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101de4:	2200      	movs	r2, #0
 8101de6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101de8:	4b14      	ldr	r3, [pc, #80]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101dea:	2200      	movs	r2, #0
 8101dec:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8101dee:	4b13      	ldr	r3, [pc, #76]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101df0:	2200      	movs	r2, #0
 8101df2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8101df4:	4811      	ldr	r0, [pc, #68]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101df6:	f006 f835 	bl	8107e64 <HAL_UART_Init>
 8101dfa:	4603      	mov	r3, r0
 8101dfc:	2b00      	cmp	r3, #0
 8101dfe:	d001      	beq.n	8101e04 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8101e00:	f7ff f85e 	bl	8100ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101e04:	2100      	movs	r1, #0
 8101e06:	480d      	ldr	r0, [pc, #52]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101e08:	f007 f868 	bl	8108edc <HAL_UARTEx_SetTxFifoThreshold>
 8101e0c:	4603      	mov	r3, r0
 8101e0e:	2b00      	cmp	r3, #0
 8101e10:	d001      	beq.n	8101e16 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8101e12:	f7ff f855 	bl	8100ec0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101e16:	2100      	movs	r1, #0
 8101e18:	4808      	ldr	r0, [pc, #32]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101e1a:	f007 f89d 	bl	8108f58 <HAL_UARTEx_SetRxFifoThreshold>
 8101e1e:	4603      	mov	r3, r0
 8101e20:	2b00      	cmp	r3, #0
 8101e22:	d001      	beq.n	8101e28 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8101e24:	f7ff f84c 	bl	8100ec0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8101e28:	4804      	ldr	r0, [pc, #16]	; (8101e3c <MX_USART3_UART_Init+0x90>)
 8101e2a:	f007 f81e 	bl	8108e6a <HAL_UARTEx_DisableFifoMode>
 8101e2e:	4603      	mov	r3, r0
 8101e30:	2b00      	cmp	r3, #0
 8101e32:	d001      	beq.n	8101e38 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8101e34:	f7ff f844 	bl	8100ec0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8101e38:	bf00      	nop
 8101e3a:	bd80      	pop	{r7, pc}
 8101e3c:	10000300 	.word	0x10000300
 8101e40:	40004800 	.word	0x40004800

08101e44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8101e44:	b580      	push	{r7, lr}
 8101e46:	b0bc      	sub	sp, #240	; 0xf0
 8101e48:	af00      	add	r7, sp, #0
 8101e4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101e4c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101e50:	2200      	movs	r2, #0
 8101e52:	601a      	str	r2, [r3, #0]
 8101e54:	605a      	str	r2, [r3, #4]
 8101e56:	609a      	str	r2, [r3, #8]
 8101e58:	60da      	str	r2, [r3, #12]
 8101e5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101e5c:	f107 0320 	add.w	r3, r7, #32
 8101e60:	22bc      	movs	r2, #188	; 0xbc
 8101e62:	2100      	movs	r1, #0
 8101e64:	4618      	mov	r0, r3
 8101e66:	f007 f927 	bl	81090b8 <memset>
  if(uartHandle->Instance==UART5)
 8101e6a:	687b      	ldr	r3, [r7, #4]
 8101e6c:	681b      	ldr	r3, [r3, #0]
 8101e6e:	4a5c      	ldr	r2, [pc, #368]	; (8101fe0 <HAL_UART_MspInit+0x19c>)
 8101e70:	4293      	cmp	r3, r2
 8101e72:	d168      	bne.n	8101f46 <HAL_UART_MspInit+0x102>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8101e74:	2302      	movs	r3, #2
 8101e76:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101e78:	2300      	movs	r3, #0
 8101e7a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101e7e:	f107 0320 	add.w	r3, r7, #32
 8101e82:	4618      	mov	r0, r3
 8101e84:	f002 fe1a 	bl	8104abc <HAL_RCCEx_PeriphCLKConfig>
 8101e88:	4603      	mov	r3, r0
 8101e8a:	2b00      	cmp	r3, #0
 8101e8c:	d001      	beq.n	8101e92 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8101e8e:	f7ff f817 	bl	8100ec0 <Error_Handler>
    }

    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8101e92:	4b54      	ldr	r3, [pc, #336]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101e94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101e98:	4a52      	ldr	r2, [pc, #328]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101e9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8101e9e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101ea2:	4b50      	ldr	r3, [pc, #320]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101ea4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101ea8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8101eac:	61fb      	str	r3, [r7, #28]
 8101eae:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101eb0:	4b4c      	ldr	r3, [pc, #304]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101eb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101eb6:	4a4b      	ldr	r2, [pc, #300]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101eb8:	f043 0302 	orr.w	r3, r3, #2
 8101ebc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101ec0:	4b48      	ldr	r3, [pc, #288]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101ec2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ec6:	f003 0302 	and.w	r3, r3, #2
 8101eca:	61bb      	str	r3, [r7, #24]
 8101ecc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101ece:	4b45      	ldr	r3, [pc, #276]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ed4:	4a43      	ldr	r2, [pc, #268]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101ed6:	f043 0304 	orr.w	r3, r3, #4
 8101eda:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101ede:	4b41      	ldr	r3, [pc, #260]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101ee4:	f003 0304 	and.w	r3, r3, #4
 8101ee8:	617b      	str	r3, [r7, #20]
 8101eea:	697b      	ldr	r3, [r7, #20]
    /**UART5 GPIO Configuration
    PB12     ------> UART5_RX
    PC12     ------> UART5_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8101eec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101ef0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101ef4:	2302      	movs	r3, #2
 8101ef6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101efa:	2300      	movs	r3, #0
 8101efc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101f00:	2300      	movs	r3, #0
 8101f02:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8101f06:	230e      	movs	r3, #14
 8101f08:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101f0c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101f10:	4619      	mov	r1, r3
 8101f12:	4835      	ldr	r0, [pc, #212]	; (8101fe8 <HAL_UART_MspInit+0x1a4>)
 8101f14:	f001 fb5e 	bl	81035d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8101f18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101f1c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101f20:	2302      	movs	r3, #2
 8101f22:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101f26:	2300      	movs	r3, #0
 8101f28:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101f2c:	2300      	movs	r3, #0
 8101f2e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8101f32:	2308      	movs	r3, #8
 8101f34:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101f38:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101f3c:	4619      	mov	r1, r3
 8101f3e:	482b      	ldr	r0, [pc, #172]	; (8101fec <HAL_UART_MspInit+0x1a8>)
 8101f40:	f001 fb48 	bl	81035d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8101f44:	e047      	b.n	8101fd6 <HAL_UART_MspInit+0x192>
  else if(uartHandle->Instance==USART3)
 8101f46:	687b      	ldr	r3, [r7, #4]
 8101f48:	681b      	ldr	r3, [r3, #0]
 8101f4a:	4a29      	ldr	r2, [pc, #164]	; (8101ff0 <HAL_UART_MspInit+0x1ac>)
 8101f4c:	4293      	cmp	r3, r2
 8101f4e:	d142      	bne.n	8101fd6 <HAL_UART_MspInit+0x192>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8101f50:	2302      	movs	r3, #2
 8101f52:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101f54:	2300      	movs	r3, #0
 8101f56:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101f5a:	f107 0320 	add.w	r3, r7, #32
 8101f5e:	4618      	mov	r0, r3
 8101f60:	f002 fdac 	bl	8104abc <HAL_RCCEx_PeriphCLKConfig>
 8101f64:	4603      	mov	r3, r0
 8101f66:	2b00      	cmp	r3, #0
 8101f68:	d001      	beq.n	8101f6e <HAL_UART_MspInit+0x12a>
      Error_Handler();
 8101f6a:	f7fe ffa9 	bl	8100ec0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8101f6e:	4b1d      	ldr	r3, [pc, #116]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101f70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101f74:	4a1b      	ldr	r2, [pc, #108]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101f76:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8101f7a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101f7e:	4b19      	ldr	r3, [pc, #100]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101f80:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101f84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8101f88:	613b      	str	r3, [r7, #16]
 8101f8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101f8c:	4b15      	ldr	r3, [pc, #84]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101f8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101f92:	4a14      	ldr	r2, [pc, #80]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101f94:	f043 0308 	orr.w	r3, r3, #8
 8101f98:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101f9c:	4b11      	ldr	r3, [pc, #68]	; (8101fe4 <HAL_UART_MspInit+0x1a0>)
 8101f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101fa2:	f003 0308 	and.w	r3, r3, #8
 8101fa6:	60fb      	str	r3, [r7, #12]
 8101fa8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8101faa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8101fae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101fb2:	2302      	movs	r3, #2
 8101fb4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101fb8:	2300      	movs	r3, #0
 8101fba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101fbe:	2300      	movs	r3, #0
 8101fc0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8101fc4:	2307      	movs	r3, #7
 8101fc6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8101fca:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101fce:	4619      	mov	r1, r3
 8101fd0:	4808      	ldr	r0, [pc, #32]	; (8101ff4 <HAL_UART_MspInit+0x1b0>)
 8101fd2:	f001 faff 	bl	81035d4 <HAL_GPIO_Init>
}
 8101fd6:	bf00      	nop
 8101fd8:	37f0      	adds	r7, #240	; 0xf0
 8101fda:	46bd      	mov	sp, r7
 8101fdc:	bd80      	pop	{r7, pc}
 8101fde:	bf00      	nop
 8101fe0:	40005000 	.word	0x40005000
 8101fe4:	58024400 	.word	0x58024400
 8101fe8:	58020400 	.word	0x58020400
 8101fec:	58020800 	.word	0x58020800
 8101ff0:	40004800 	.word	0x40004800
 8101ff4:	58020c00 	.word	0x58020c00

08101ff8 <ST_LINK_WRITE>:
  }
}

/* USER CODE BEGIN 1 */
void ST_LINK_WRITE(uint8_t * msg, uint8_t length)
{
 8101ff8:	b580      	push	{r7, lr}
 8101ffa:	b082      	sub	sp, #8
 8101ffc:	af00      	add	r7, sp, #0
 8101ffe:	6078      	str	r0, [r7, #4]
 8102000:	460b      	mov	r3, r1
 8102002:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart3,msg,length,100);
 8102004:	78fb      	ldrb	r3, [r7, #3]
 8102006:	b29a      	uxth	r2, r3
 8102008:	2364      	movs	r3, #100	; 0x64
 810200a:	6879      	ldr	r1, [r7, #4]
 810200c:	4803      	ldr	r0, [pc, #12]	; (810201c <ST_LINK_WRITE+0x24>)
 810200e:	f005 ff79 	bl	8107f04 <HAL_UART_Transmit>
}
 8102012:	bf00      	nop
 8102014:	3708      	adds	r7, #8
 8102016:	46bd      	mov	sp, r7
 8102018:	bd80      	pop	{r7, pc}
 810201a:	bf00      	nop
 810201c:	10000300 	.word	0x10000300

08102020 <send_msg>:

void send_msg(uint8_t *msg_array)
/* Sends a message to the user */
{
 8102020:	b580      	push	{r7, lr}
 8102022:	b090      	sub	sp, #64	; 0x40
 8102024:	af00      	add	r7, sp, #0
 8102026:	6078      	str	r0, [r7, #4]
	uint8_t buffer[50]; // TODO: I think all buffers could be a global one at
						// a later stage or local for the library
	sprintf(buffer,(uint8_t*) msg_array);
 8102028:	f107 030c 	add.w	r3, r7, #12
 810202c:	6879      	ldr	r1, [r7, #4]
 810202e:	4618      	mov	r0, r3
 8102030:	f007 f84a 	bl	81090c8 <siprintf>
	ST_LINK_WRITE(buffer, sizeof(buffer));
 8102034:	f107 030c 	add.w	r3, r7, #12
 8102038:	2132      	movs	r1, #50	; 0x32
 810203a:	4618      	mov	r0, r3
 810203c:	f7ff ffdc 	bl	8101ff8 <ST_LINK_WRITE>
	HAL_Delay(10);
 8102040:	200a      	movs	r0, #10
 8102042:	f000 f8e3 	bl	810220c <HAL_Delay>
}
 8102046:	bf00      	nop
 8102048:	3740      	adds	r7, #64	; 0x40
 810204a:	46bd      	mov	sp, r7
 810204c:	bd80      	pop	{r7, pc}
	...

08102050 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8102050:	f8df d034 	ldr.w	sp, [pc, #52]	; 8102088 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8102054:	f7fe fb16 	bl	8100684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8102058:	480c      	ldr	r0, [pc, #48]	; (810208c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 810205a:	490d      	ldr	r1, [pc, #52]	; (8102090 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 810205c:	4a0d      	ldr	r2, [pc, #52]	; (8102094 <LoopFillZerobss+0x1a>)
  movs r3, #0
 810205e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8102060:	e002      	b.n	8102068 <LoopCopyDataInit>

08102062 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8102062:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8102064:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8102066:	3304      	adds	r3, #4

08102068 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8102068:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 810206a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 810206c:	d3f9      	bcc.n	8102062 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 810206e:	4a0a      	ldr	r2, [pc, #40]	; (8102098 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8102070:	4c0a      	ldr	r4, [pc, #40]	; (810209c <LoopFillZerobss+0x22>)
  movs r3, #0
 8102072:	2300      	movs	r3, #0
  b LoopFillZerobss
 8102074:	e001      	b.n	810207a <LoopFillZerobss>

08102076 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8102076:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8102078:	3204      	adds	r2, #4

0810207a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 810207a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 810207c:	d3fb      	bcc.n	8102076 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 810207e:	f006 fff7 	bl	8109070 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8102082:	f7fe febb 	bl	8100dfc <main>
  bx  lr
 8102086:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8102088:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 810208c:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8102090:	10000074 	.word	0x10000074
  ldr r2, =_sidata
 8102094:	08109c30 	.word	0x08109c30
  ldr r2, =_sbss
 8102098:	10000078 	.word	0x10000078
  ldr r4, =_ebss
 810209c:	100003a8 	.word	0x100003a8

081020a0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81020a0:	e7fe      	b.n	81020a0 <ADC3_IRQHandler>
	...

081020a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81020a4:	b580      	push	{r7, lr}
 81020a6:	b082      	sub	sp, #8
 81020a8:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81020aa:	4b28      	ldr	r3, [pc, #160]	; (810214c <HAL_Init+0xa8>)
 81020ac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81020b0:	4a26      	ldr	r2, [pc, #152]	; (810214c <HAL_Init+0xa8>)
 81020b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81020b6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81020ba:	4b24      	ldr	r3, [pc, #144]	; (810214c <HAL_Init+0xa8>)
 81020bc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81020c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81020c4:	603b      	str	r3, [r7, #0]
 81020c6:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81020c8:	4b21      	ldr	r3, [pc, #132]	; (8102150 <HAL_Init+0xac>)
 81020ca:	681b      	ldr	r3, [r3, #0]
 81020cc:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81020d0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81020d4:	4a1e      	ldr	r2, [pc, #120]	; (8102150 <HAL_Init+0xac>)
 81020d6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81020da:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81020dc:	4b1c      	ldr	r3, [pc, #112]	; (8102150 <HAL_Init+0xac>)
 81020de:	681b      	ldr	r3, [r3, #0]
 81020e0:	4a1b      	ldr	r2, [pc, #108]	; (8102150 <HAL_Init+0xac>)
 81020e2:	f043 0301 	orr.w	r3, r3, #1
 81020e6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81020e8:	2003      	movs	r0, #3
 81020ea:	f001 fa1f 	bl	810352c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81020ee:	f002 fb0d 	bl	810470c <HAL_RCC_GetSysClockFreq>
 81020f2:	4602      	mov	r2, r0
 81020f4:	4b15      	ldr	r3, [pc, #84]	; (810214c <HAL_Init+0xa8>)
 81020f6:	699b      	ldr	r3, [r3, #24]
 81020f8:	0a1b      	lsrs	r3, r3, #8
 81020fa:	f003 030f 	and.w	r3, r3, #15
 81020fe:	4915      	ldr	r1, [pc, #84]	; (8102154 <HAL_Init+0xb0>)
 8102100:	5ccb      	ldrb	r3, [r1, r3]
 8102102:	f003 031f 	and.w	r3, r3, #31
 8102106:	fa22 f303 	lsr.w	r3, r2, r3
 810210a:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810210c:	4b0f      	ldr	r3, [pc, #60]	; (810214c <HAL_Init+0xa8>)
 810210e:	699b      	ldr	r3, [r3, #24]
 8102110:	f003 030f 	and.w	r3, r3, #15
 8102114:	4a0f      	ldr	r2, [pc, #60]	; (8102154 <HAL_Init+0xb0>)
 8102116:	5cd3      	ldrb	r3, [r2, r3]
 8102118:	f003 031f 	and.w	r3, r3, #31
 810211c:	687a      	ldr	r2, [r7, #4]
 810211e:	fa22 f303 	lsr.w	r3, r2, r3
 8102122:	4a0d      	ldr	r2, [pc, #52]	; (8102158 <HAL_Init+0xb4>)
 8102124:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8102126:	4b0c      	ldr	r3, [pc, #48]	; (8102158 <HAL_Init+0xb4>)
 8102128:	681b      	ldr	r3, [r3, #0]
 810212a:	4a0c      	ldr	r2, [pc, #48]	; (810215c <HAL_Init+0xb8>)
 810212c:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 810212e:	2000      	movs	r0, #0
 8102130:	f000 f816 	bl	8102160 <HAL_InitTick>
 8102134:	4603      	mov	r3, r0
 8102136:	2b00      	cmp	r3, #0
 8102138:	d001      	beq.n	810213e <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 810213a:	2301      	movs	r3, #1
 810213c:	e002      	b.n	8102144 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 810213e:	f7fe fecd 	bl	8100edc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8102142:	2300      	movs	r3, #0
}
 8102144:	4618      	mov	r0, r3
 8102146:	3708      	adds	r7, #8
 8102148:	46bd      	mov	sp, r7
 810214a:	bd80      	pop	{r7, pc}
 810214c:	58024400 	.word	0x58024400
 8102150:	40024400 	.word	0x40024400
 8102154:	08109bb4 	.word	0x08109bb4
 8102158:	10000004 	.word	0x10000004
 810215c:	10000000 	.word	0x10000000

08102160 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8102160:	b580      	push	{r7, lr}
 8102162:	b082      	sub	sp, #8
 8102164:	af00      	add	r7, sp, #0
 8102166:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8102168:	4b15      	ldr	r3, [pc, #84]	; (81021c0 <HAL_InitTick+0x60>)
 810216a:	781b      	ldrb	r3, [r3, #0]
 810216c:	2b00      	cmp	r3, #0
 810216e:	d101      	bne.n	8102174 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8102170:	2301      	movs	r3, #1
 8102172:	e021      	b.n	81021b8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8102174:	4b13      	ldr	r3, [pc, #76]	; (81021c4 <HAL_InitTick+0x64>)
 8102176:	681a      	ldr	r2, [r3, #0]
 8102178:	4b11      	ldr	r3, [pc, #68]	; (81021c0 <HAL_InitTick+0x60>)
 810217a:	781b      	ldrb	r3, [r3, #0]
 810217c:	4619      	mov	r1, r3
 810217e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8102182:	fbb3 f3f1 	udiv	r3, r3, r1
 8102186:	fbb2 f3f3 	udiv	r3, r2, r3
 810218a:	4618      	mov	r0, r3
 810218c:	f001 fa01 	bl	8103592 <HAL_SYSTICK_Config>
 8102190:	4603      	mov	r3, r0
 8102192:	2b00      	cmp	r3, #0
 8102194:	d001      	beq.n	810219a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8102196:	2301      	movs	r3, #1
 8102198:	e00e      	b.n	81021b8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 810219a:	687b      	ldr	r3, [r7, #4]
 810219c:	2b0f      	cmp	r3, #15
 810219e:	d80a      	bhi.n	81021b6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 81021a0:	2200      	movs	r2, #0
 81021a2:	6879      	ldr	r1, [r7, #4]
 81021a4:	f04f 30ff 	mov.w	r0, #4294967295
 81021a8:	f001 f9cb 	bl	8103542 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 81021ac:	4a06      	ldr	r2, [pc, #24]	; (81021c8 <HAL_InitTick+0x68>)
 81021ae:	687b      	ldr	r3, [r7, #4]
 81021b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 81021b2:	2300      	movs	r3, #0
 81021b4:	e000      	b.n	81021b8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 81021b6:	2301      	movs	r3, #1
}
 81021b8:	4618      	mov	r0, r3
 81021ba:	3708      	adds	r7, #8
 81021bc:	46bd      	mov	sp, r7
 81021be:	bd80      	pop	{r7, pc}
 81021c0:	1000000c 	.word	0x1000000c
 81021c4:	10000000 	.word	0x10000000
 81021c8:	10000008 	.word	0x10000008

081021cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 81021cc:	b480      	push	{r7}
 81021ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 81021d0:	4b06      	ldr	r3, [pc, #24]	; (81021ec <HAL_IncTick+0x20>)
 81021d2:	781b      	ldrb	r3, [r3, #0]
 81021d4:	461a      	mov	r2, r3
 81021d6:	4b06      	ldr	r3, [pc, #24]	; (81021f0 <HAL_IncTick+0x24>)
 81021d8:	681b      	ldr	r3, [r3, #0]
 81021da:	4413      	add	r3, r2
 81021dc:	4a04      	ldr	r2, [pc, #16]	; (81021f0 <HAL_IncTick+0x24>)
 81021de:	6013      	str	r3, [r2, #0]
}
 81021e0:	bf00      	nop
 81021e2:	46bd      	mov	sp, r7
 81021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021e8:	4770      	bx	lr
 81021ea:	bf00      	nop
 81021ec:	1000000c 	.word	0x1000000c
 81021f0:	10000390 	.word	0x10000390

081021f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 81021f4:	b480      	push	{r7}
 81021f6:	af00      	add	r7, sp, #0
  return uwTick;
 81021f8:	4b03      	ldr	r3, [pc, #12]	; (8102208 <HAL_GetTick+0x14>)
 81021fa:	681b      	ldr	r3, [r3, #0]
}
 81021fc:	4618      	mov	r0, r3
 81021fe:	46bd      	mov	sp, r7
 8102200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102204:	4770      	bx	lr
 8102206:	bf00      	nop
 8102208:	10000390 	.word	0x10000390

0810220c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 810220c:	b580      	push	{r7, lr}
 810220e:	b084      	sub	sp, #16
 8102210:	af00      	add	r7, sp, #0
 8102212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8102214:	f7ff ffee 	bl	81021f4 <HAL_GetTick>
 8102218:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 810221a:	687b      	ldr	r3, [r7, #4]
 810221c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 810221e:	68fb      	ldr	r3, [r7, #12]
 8102220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102224:	d005      	beq.n	8102232 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8102226:	4b0a      	ldr	r3, [pc, #40]	; (8102250 <HAL_Delay+0x44>)
 8102228:	781b      	ldrb	r3, [r3, #0]
 810222a:	461a      	mov	r2, r3
 810222c:	68fb      	ldr	r3, [r7, #12]
 810222e:	4413      	add	r3, r2
 8102230:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8102232:	bf00      	nop
 8102234:	f7ff ffde 	bl	81021f4 <HAL_GetTick>
 8102238:	4602      	mov	r2, r0
 810223a:	68bb      	ldr	r3, [r7, #8]
 810223c:	1ad3      	subs	r3, r2, r3
 810223e:	68fa      	ldr	r2, [r7, #12]
 8102240:	429a      	cmp	r2, r3
 8102242:	d8f7      	bhi.n	8102234 <HAL_Delay+0x28>
  {
  }
}
 8102244:	bf00      	nop
 8102246:	bf00      	nop
 8102248:	3710      	adds	r7, #16
 810224a:	46bd      	mov	sp, r7
 810224c:	bd80      	pop	{r7, pc}
 810224e:	bf00      	nop
 8102250:	1000000c 	.word	0x1000000c

08102254 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8102254:	b480      	push	{r7}
 8102256:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8102258:	4b03      	ldr	r3, [pc, #12]	; (8102268 <HAL_GetREVID+0x14>)
 810225a:	681b      	ldr	r3, [r3, #0]
 810225c:	0c1b      	lsrs	r3, r3, #16
}
 810225e:	4618      	mov	r0, r3
 8102260:	46bd      	mov	sp, r7
 8102262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102266:	4770      	bx	lr
 8102268:	5c001000 	.word	0x5c001000

0810226c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 810226c:	b480      	push	{r7}
 810226e:	b083      	sub	sp, #12
 8102270:	af00      	add	r7, sp, #0
 8102272:	6078      	str	r0, [r7, #4]
 8102274:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8102276:	687b      	ldr	r3, [r7, #4]
 8102278:	689b      	ldr	r3, [r3, #8]
 810227a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 810227e:	683b      	ldr	r3, [r7, #0]
 8102280:	431a      	orrs	r2, r3
 8102282:	687b      	ldr	r3, [r7, #4]
 8102284:	609a      	str	r2, [r3, #8]
}
 8102286:	bf00      	nop
 8102288:	370c      	adds	r7, #12
 810228a:	46bd      	mov	sp, r7
 810228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102290:	4770      	bx	lr

08102292 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8102292:	b480      	push	{r7}
 8102294:	b083      	sub	sp, #12
 8102296:	af00      	add	r7, sp, #0
 8102298:	6078      	str	r0, [r7, #4]
 810229a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 810229c:	687b      	ldr	r3, [r7, #4]
 810229e:	689b      	ldr	r3, [r3, #8]
 81022a0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 81022a4:	683b      	ldr	r3, [r7, #0]
 81022a6:	431a      	orrs	r2, r3
 81022a8:	687b      	ldr	r3, [r7, #4]
 81022aa:	609a      	str	r2, [r3, #8]
}
 81022ac:	bf00      	nop
 81022ae:	370c      	adds	r7, #12
 81022b0:	46bd      	mov	sp, r7
 81022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022b6:	4770      	bx	lr

081022b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 81022b8:	b480      	push	{r7}
 81022ba:	b083      	sub	sp, #12
 81022bc:	af00      	add	r7, sp, #0
 81022be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 81022c0:	687b      	ldr	r3, [r7, #4]
 81022c2:	689b      	ldr	r3, [r3, #8]
 81022c4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 81022c8:	4618      	mov	r0, r3
 81022ca:	370c      	adds	r7, #12
 81022cc:	46bd      	mov	sp, r7
 81022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022d2:	4770      	bx	lr

081022d4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 81022d4:	b480      	push	{r7}
 81022d6:	b087      	sub	sp, #28
 81022d8:	af00      	add	r7, sp, #0
 81022da:	60f8      	str	r0, [r7, #12]
 81022dc:	60b9      	str	r1, [r7, #8]
 81022de:	607a      	str	r2, [r7, #4]
 81022e0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 81022e2:	68fb      	ldr	r3, [r7, #12]
 81022e4:	3360      	adds	r3, #96	; 0x60
 81022e6:	461a      	mov	r2, r3
 81022e8:	68bb      	ldr	r3, [r7, #8]
 81022ea:	009b      	lsls	r3, r3, #2
 81022ec:	4413      	add	r3, r2
 81022ee:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 81022f0:	697b      	ldr	r3, [r7, #20]
 81022f2:	681b      	ldr	r3, [r3, #0]
 81022f4:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 81022f8:	687b      	ldr	r3, [r7, #4]
 81022fa:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 81022fe:	683b      	ldr	r3, [r7, #0]
 8102300:	430b      	orrs	r3, r1
 8102302:	431a      	orrs	r2, r3
 8102304:	697b      	ldr	r3, [r7, #20]
 8102306:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8102308:	bf00      	nop
 810230a:	371c      	adds	r7, #28
 810230c:	46bd      	mov	sp, r7
 810230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102312:	4770      	bx	lr

08102314 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8102314:	b480      	push	{r7}
 8102316:	b085      	sub	sp, #20
 8102318:	af00      	add	r7, sp, #0
 810231a:	60f8      	str	r0, [r7, #12]
 810231c:	60b9      	str	r1, [r7, #8]
 810231e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8102320:	68fb      	ldr	r3, [r7, #12]
 8102322:	691b      	ldr	r3, [r3, #16]
 8102324:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8102328:	68bb      	ldr	r3, [r7, #8]
 810232a:	f003 031f 	and.w	r3, r3, #31
 810232e:	6879      	ldr	r1, [r7, #4]
 8102330:	fa01 f303 	lsl.w	r3, r1, r3
 8102334:	431a      	orrs	r2, r3
 8102336:	68fb      	ldr	r3, [r7, #12]
 8102338:	611a      	str	r2, [r3, #16]
}
 810233a:	bf00      	nop
 810233c:	3714      	adds	r7, #20
 810233e:	46bd      	mov	sp, r7
 8102340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102344:	4770      	bx	lr

08102346 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8102346:	b480      	push	{r7}
 8102348:	b087      	sub	sp, #28
 810234a:	af00      	add	r7, sp, #0
 810234c:	60f8      	str	r0, [r7, #12]
 810234e:	60b9      	str	r1, [r7, #8]
 8102350:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8102352:	68fb      	ldr	r3, [r7, #12]
 8102354:	3360      	adds	r3, #96	; 0x60
 8102356:	461a      	mov	r2, r3
 8102358:	68bb      	ldr	r3, [r7, #8]
 810235a:	009b      	lsls	r3, r3, #2
 810235c:	4413      	add	r3, r2
 810235e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8102360:	697b      	ldr	r3, [r7, #20]
 8102362:	681b      	ldr	r3, [r3, #0]
 8102364:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8102368:	687b      	ldr	r3, [r7, #4]
 810236a:	431a      	orrs	r2, r3
 810236c:	697b      	ldr	r3, [r7, #20]
 810236e:	601a      	str	r2, [r3, #0]
  }
}
 8102370:	bf00      	nop
 8102372:	371c      	adds	r7, #28
 8102374:	46bd      	mov	sp, r7
 8102376:	f85d 7b04 	ldr.w	r7, [sp], #4
 810237a:	4770      	bx	lr

0810237c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 810237c:	b480      	push	{r7}
 810237e:	b087      	sub	sp, #28
 8102380:	af00      	add	r7, sp, #0
 8102382:	60f8      	str	r0, [r7, #12]
 8102384:	60b9      	str	r1, [r7, #8]
 8102386:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8102388:	68fb      	ldr	r3, [r7, #12]
 810238a:	3330      	adds	r3, #48	; 0x30
 810238c:	461a      	mov	r2, r3
 810238e:	68bb      	ldr	r3, [r7, #8]
 8102390:	0a1b      	lsrs	r3, r3, #8
 8102392:	009b      	lsls	r3, r3, #2
 8102394:	f003 030c 	and.w	r3, r3, #12
 8102398:	4413      	add	r3, r2
 810239a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 810239c:	697b      	ldr	r3, [r7, #20]
 810239e:	681a      	ldr	r2, [r3, #0]
 81023a0:	68bb      	ldr	r3, [r7, #8]
 81023a2:	f003 031f 	and.w	r3, r3, #31
 81023a6:	211f      	movs	r1, #31
 81023a8:	fa01 f303 	lsl.w	r3, r1, r3
 81023ac:	43db      	mvns	r3, r3
 81023ae:	401a      	ands	r2, r3
 81023b0:	687b      	ldr	r3, [r7, #4]
 81023b2:	0e9b      	lsrs	r3, r3, #26
 81023b4:	f003 011f 	and.w	r1, r3, #31
 81023b8:	68bb      	ldr	r3, [r7, #8]
 81023ba:	f003 031f 	and.w	r3, r3, #31
 81023be:	fa01 f303 	lsl.w	r3, r1, r3
 81023c2:	431a      	orrs	r2, r3
 81023c4:	697b      	ldr	r3, [r7, #20]
 81023c6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 81023c8:	bf00      	nop
 81023ca:	371c      	adds	r7, #28
 81023cc:	46bd      	mov	sp, r7
 81023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81023d2:	4770      	bx	lr

081023d4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 81023d4:	b480      	push	{r7}
 81023d6:	b087      	sub	sp, #28
 81023d8:	af00      	add	r7, sp, #0
 81023da:	60f8      	str	r0, [r7, #12]
 81023dc:	60b9      	str	r1, [r7, #8]
 81023de:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 81023e0:	68fb      	ldr	r3, [r7, #12]
 81023e2:	3314      	adds	r3, #20
 81023e4:	461a      	mov	r2, r3
 81023e6:	68bb      	ldr	r3, [r7, #8]
 81023e8:	0e5b      	lsrs	r3, r3, #25
 81023ea:	009b      	lsls	r3, r3, #2
 81023ec:	f003 0304 	and.w	r3, r3, #4
 81023f0:	4413      	add	r3, r2
 81023f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 81023f4:	697b      	ldr	r3, [r7, #20]
 81023f6:	681a      	ldr	r2, [r3, #0]
 81023f8:	68bb      	ldr	r3, [r7, #8]
 81023fa:	0d1b      	lsrs	r3, r3, #20
 81023fc:	f003 031f 	and.w	r3, r3, #31
 8102400:	2107      	movs	r1, #7
 8102402:	fa01 f303 	lsl.w	r3, r1, r3
 8102406:	43db      	mvns	r3, r3
 8102408:	401a      	ands	r2, r3
 810240a:	68bb      	ldr	r3, [r7, #8]
 810240c:	0d1b      	lsrs	r3, r3, #20
 810240e:	f003 031f 	and.w	r3, r3, #31
 8102412:	6879      	ldr	r1, [r7, #4]
 8102414:	fa01 f303 	lsl.w	r3, r1, r3
 8102418:	431a      	orrs	r2, r3
 810241a:	697b      	ldr	r3, [r7, #20]
 810241c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 810241e:	bf00      	nop
 8102420:	371c      	adds	r7, #28
 8102422:	46bd      	mov	sp, r7
 8102424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102428:	4770      	bx	lr
	...

0810242c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 810242c:	b480      	push	{r7}
 810242e:	b085      	sub	sp, #20
 8102430:	af00      	add	r7, sp, #0
 8102432:	60f8      	str	r0, [r7, #12]
 8102434:	60b9      	str	r1, [r7, #8]
 8102436:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8102438:	68fb      	ldr	r3, [r7, #12]
 810243a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 810243e:	68bb      	ldr	r3, [r7, #8]
 8102440:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102444:	43db      	mvns	r3, r3
 8102446:	401a      	ands	r2, r3
 8102448:	687b      	ldr	r3, [r7, #4]
 810244a:	f003 0318 	and.w	r3, r3, #24
 810244e:	4908      	ldr	r1, [pc, #32]	; (8102470 <LL_ADC_SetChannelSingleDiff+0x44>)
 8102450:	40d9      	lsrs	r1, r3
 8102452:	68bb      	ldr	r3, [r7, #8]
 8102454:	400b      	ands	r3, r1
 8102456:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810245a:	431a      	orrs	r2, r3
 810245c:	68fb      	ldr	r3, [r7, #12]
 810245e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8102462:	bf00      	nop
 8102464:	3714      	adds	r7, #20
 8102466:	46bd      	mov	sp, r7
 8102468:	f85d 7b04 	ldr.w	r7, [sp], #4
 810246c:	4770      	bx	lr
 810246e:	bf00      	nop
 8102470:	000fffff 	.word	0x000fffff

08102474 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8102474:	b480      	push	{r7}
 8102476:	b083      	sub	sp, #12
 8102478:	af00      	add	r7, sp, #0
 810247a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 810247c:	687b      	ldr	r3, [r7, #4]
 810247e:	689b      	ldr	r3, [r3, #8]
 8102480:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8102484:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102488:	687a      	ldr	r2, [r7, #4]
 810248a:	6093      	str	r3, [r2, #8]
}
 810248c:	bf00      	nop
 810248e:	370c      	adds	r7, #12
 8102490:	46bd      	mov	sp, r7
 8102492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102496:	4770      	bx	lr

08102498 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8102498:	b480      	push	{r7}
 810249a:	b083      	sub	sp, #12
 810249c:	af00      	add	r7, sp, #0
 810249e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 81024a0:	687b      	ldr	r3, [r7, #4]
 81024a2:	689b      	ldr	r3, [r3, #8]
 81024a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81024a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81024ac:	d101      	bne.n	81024b2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 81024ae:	2301      	movs	r3, #1
 81024b0:	e000      	b.n	81024b4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 81024b2:	2300      	movs	r3, #0
}
 81024b4:	4618      	mov	r0, r3
 81024b6:	370c      	adds	r7, #12
 81024b8:	46bd      	mov	sp, r7
 81024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024be:	4770      	bx	lr

081024c0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 81024c0:	b480      	push	{r7}
 81024c2:	b083      	sub	sp, #12
 81024c4:	af00      	add	r7, sp, #0
 81024c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 81024c8:	687b      	ldr	r3, [r7, #4]
 81024ca:	689b      	ldr	r3, [r3, #8]
 81024cc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 81024d0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 81024d4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 81024d8:	687b      	ldr	r3, [r7, #4]
 81024da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 81024dc:	bf00      	nop
 81024de:	370c      	adds	r7, #12
 81024e0:	46bd      	mov	sp, r7
 81024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024e6:	4770      	bx	lr

081024e8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 81024e8:	b480      	push	{r7}
 81024ea:	b083      	sub	sp, #12
 81024ec:	af00      	add	r7, sp, #0
 81024ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 81024f0:	687b      	ldr	r3, [r7, #4]
 81024f2:	689b      	ldr	r3, [r3, #8]
 81024f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 81024f8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81024fc:	d101      	bne.n	8102502 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 81024fe:	2301      	movs	r3, #1
 8102500:	e000      	b.n	8102504 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8102502:	2300      	movs	r3, #0
}
 8102504:	4618      	mov	r0, r3
 8102506:	370c      	adds	r7, #12
 8102508:	46bd      	mov	sp, r7
 810250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810250e:	4770      	bx	lr

08102510 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8102510:	b480      	push	{r7}
 8102512:	b083      	sub	sp, #12
 8102514:	af00      	add	r7, sp, #0
 8102516:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8102518:	687b      	ldr	r3, [r7, #4]
 810251a:	689b      	ldr	r3, [r3, #8]
 810251c:	f003 0301 	and.w	r3, r3, #1
 8102520:	2b01      	cmp	r3, #1
 8102522:	d101      	bne.n	8102528 <LL_ADC_IsEnabled+0x18>
 8102524:	2301      	movs	r3, #1
 8102526:	e000      	b.n	810252a <LL_ADC_IsEnabled+0x1a>
 8102528:	2300      	movs	r3, #0
}
 810252a:	4618      	mov	r0, r3
 810252c:	370c      	adds	r7, #12
 810252e:	46bd      	mov	sp, r7
 8102530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102534:	4770      	bx	lr

08102536 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8102536:	b480      	push	{r7}
 8102538:	b083      	sub	sp, #12
 810253a:	af00      	add	r7, sp, #0
 810253c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 810253e:	687b      	ldr	r3, [r7, #4]
 8102540:	689b      	ldr	r3, [r3, #8]
 8102542:	f003 0304 	and.w	r3, r3, #4
 8102546:	2b04      	cmp	r3, #4
 8102548:	d101      	bne.n	810254e <LL_ADC_REG_IsConversionOngoing+0x18>
 810254a:	2301      	movs	r3, #1
 810254c:	e000      	b.n	8102550 <LL_ADC_REG_IsConversionOngoing+0x1a>
 810254e:	2300      	movs	r3, #0
}
 8102550:	4618      	mov	r0, r3
 8102552:	370c      	adds	r7, #12
 8102554:	46bd      	mov	sp, r7
 8102556:	f85d 7b04 	ldr.w	r7, [sp], #4
 810255a:	4770      	bx	lr

0810255c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 810255c:	b480      	push	{r7}
 810255e:	b083      	sub	sp, #12
 8102560:	af00      	add	r7, sp, #0
 8102562:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8102564:	687b      	ldr	r3, [r7, #4]
 8102566:	689b      	ldr	r3, [r3, #8]
 8102568:	f003 0308 	and.w	r3, r3, #8
 810256c:	2b08      	cmp	r3, #8
 810256e:	d101      	bne.n	8102574 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8102570:	2301      	movs	r3, #1
 8102572:	e000      	b.n	8102576 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8102574:	2300      	movs	r3, #0
}
 8102576:	4618      	mov	r0, r3
 8102578:	370c      	adds	r7, #12
 810257a:	46bd      	mov	sp, r7
 810257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102580:	4770      	bx	lr
	...

08102584 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8102584:	b590      	push	{r4, r7, lr}
 8102586:	b089      	sub	sp, #36	; 0x24
 8102588:	af00      	add	r7, sp, #0
 810258a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 810258c:	2300      	movs	r3, #0
 810258e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8102590:	2300      	movs	r3, #0
 8102592:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8102594:	687b      	ldr	r3, [r7, #4]
 8102596:	2b00      	cmp	r3, #0
 8102598:	d101      	bne.n	810259e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 810259a:	2301      	movs	r3, #1
 810259c:	e18f      	b.n	81028be <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 810259e:	687b      	ldr	r3, [r7, #4]
 81025a0:	68db      	ldr	r3, [r3, #12]
 81025a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 81025a4:	687b      	ldr	r3, [r7, #4]
 81025a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81025a8:	2b00      	cmp	r3, #0
 81025aa:	d109      	bne.n	81025c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 81025ac:	6878      	ldr	r0, [r7, #4]
 81025ae:	f7fe fd5d 	bl	810106c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 81025b2:	687b      	ldr	r3, [r7, #4]
 81025b4:	2200      	movs	r2, #0
 81025b6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 81025b8:	687b      	ldr	r3, [r7, #4]
 81025ba:	2200      	movs	r2, #0
 81025bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 81025c0:	687b      	ldr	r3, [r7, #4]
 81025c2:	681b      	ldr	r3, [r3, #0]
 81025c4:	4618      	mov	r0, r3
 81025c6:	f7ff ff67 	bl	8102498 <LL_ADC_IsDeepPowerDownEnabled>
 81025ca:	4603      	mov	r3, r0
 81025cc:	2b00      	cmp	r3, #0
 81025ce:	d004      	beq.n	81025da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 81025d0:	687b      	ldr	r3, [r7, #4]
 81025d2:	681b      	ldr	r3, [r3, #0]
 81025d4:	4618      	mov	r0, r3
 81025d6:	f7ff ff4d 	bl	8102474 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 81025da:	687b      	ldr	r3, [r7, #4]
 81025dc:	681b      	ldr	r3, [r3, #0]
 81025de:	4618      	mov	r0, r3
 81025e0:	f7ff ff82 	bl	81024e8 <LL_ADC_IsInternalRegulatorEnabled>
 81025e4:	4603      	mov	r3, r0
 81025e6:	2b00      	cmp	r3, #0
 81025e8:	d114      	bne.n	8102614 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 81025ea:	687b      	ldr	r3, [r7, #4]
 81025ec:	681b      	ldr	r3, [r3, #0]
 81025ee:	4618      	mov	r0, r3
 81025f0:	f7ff ff66 	bl	81024c0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 81025f4:	4b88      	ldr	r3, [pc, #544]	; (8102818 <HAL_ADC_Init+0x294>)
 81025f6:	681b      	ldr	r3, [r3, #0]
 81025f8:	099b      	lsrs	r3, r3, #6
 81025fa:	4a88      	ldr	r2, [pc, #544]	; (810281c <HAL_ADC_Init+0x298>)
 81025fc:	fba2 2303 	umull	r2, r3, r2, r3
 8102600:	099b      	lsrs	r3, r3, #6
 8102602:	3301      	adds	r3, #1
 8102604:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8102606:	e002      	b.n	810260e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8102608:	68bb      	ldr	r3, [r7, #8]
 810260a:	3b01      	subs	r3, #1
 810260c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 810260e:	68bb      	ldr	r3, [r7, #8]
 8102610:	2b00      	cmp	r3, #0
 8102612:	d1f9      	bne.n	8102608 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102614:	687b      	ldr	r3, [r7, #4]
 8102616:	681b      	ldr	r3, [r3, #0]
 8102618:	4618      	mov	r0, r3
 810261a:	f7ff ff65 	bl	81024e8 <LL_ADC_IsInternalRegulatorEnabled>
 810261e:	4603      	mov	r3, r0
 8102620:	2b00      	cmp	r3, #0
 8102622:	d10d      	bne.n	8102640 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102624:	687b      	ldr	r3, [r7, #4]
 8102626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102628:	f043 0210 	orr.w	r2, r3, #16
 810262c:	687b      	ldr	r3, [r7, #4]
 810262e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102630:	687b      	ldr	r3, [r7, #4]
 8102632:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102634:	f043 0201 	orr.w	r2, r3, #1
 8102638:	687b      	ldr	r3, [r7, #4]
 810263a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 810263c:	2301      	movs	r3, #1
 810263e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102640:	687b      	ldr	r3, [r7, #4]
 8102642:	681b      	ldr	r3, [r3, #0]
 8102644:	4618      	mov	r0, r3
 8102646:	f7ff ff76 	bl	8102536 <LL_ADC_REG_IsConversionOngoing>
 810264a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 810264c:	687b      	ldr	r3, [r7, #4]
 810264e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102650:	f003 0310 	and.w	r3, r3, #16
 8102654:	2b00      	cmp	r3, #0
 8102656:	f040 8129 	bne.w	81028ac <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 810265a:	697b      	ldr	r3, [r7, #20]
 810265c:	2b00      	cmp	r3, #0
 810265e:	f040 8125 	bne.w	81028ac <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8102662:	687b      	ldr	r3, [r7, #4]
 8102664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102666:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 810266a:	f043 0202 	orr.w	r2, r3, #2
 810266e:	687b      	ldr	r3, [r7, #4]
 8102670:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102672:	687b      	ldr	r3, [r7, #4]
 8102674:	681b      	ldr	r3, [r3, #0]
 8102676:	4618      	mov	r0, r3
 8102678:	f7ff ff4a 	bl	8102510 <LL_ADC_IsEnabled>
 810267c:	4603      	mov	r3, r0
 810267e:	2b00      	cmp	r3, #0
 8102680:	d136      	bne.n	81026f0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102682:	687b      	ldr	r3, [r7, #4]
 8102684:	681b      	ldr	r3, [r3, #0]
 8102686:	4a66      	ldr	r2, [pc, #408]	; (8102820 <HAL_ADC_Init+0x29c>)
 8102688:	4293      	cmp	r3, r2
 810268a:	d004      	beq.n	8102696 <HAL_ADC_Init+0x112>
 810268c:	687b      	ldr	r3, [r7, #4]
 810268e:	681b      	ldr	r3, [r3, #0]
 8102690:	4a64      	ldr	r2, [pc, #400]	; (8102824 <HAL_ADC_Init+0x2a0>)
 8102692:	4293      	cmp	r3, r2
 8102694:	d10e      	bne.n	81026b4 <HAL_ADC_Init+0x130>
 8102696:	4862      	ldr	r0, [pc, #392]	; (8102820 <HAL_ADC_Init+0x29c>)
 8102698:	f7ff ff3a 	bl	8102510 <LL_ADC_IsEnabled>
 810269c:	4604      	mov	r4, r0
 810269e:	4861      	ldr	r0, [pc, #388]	; (8102824 <HAL_ADC_Init+0x2a0>)
 81026a0:	f7ff ff36 	bl	8102510 <LL_ADC_IsEnabled>
 81026a4:	4603      	mov	r3, r0
 81026a6:	4323      	orrs	r3, r4
 81026a8:	2b00      	cmp	r3, #0
 81026aa:	bf0c      	ite	eq
 81026ac:	2301      	moveq	r3, #1
 81026ae:	2300      	movne	r3, #0
 81026b0:	b2db      	uxtb	r3, r3
 81026b2:	e008      	b.n	81026c6 <HAL_ADC_Init+0x142>
 81026b4:	485c      	ldr	r0, [pc, #368]	; (8102828 <HAL_ADC_Init+0x2a4>)
 81026b6:	f7ff ff2b 	bl	8102510 <LL_ADC_IsEnabled>
 81026ba:	4603      	mov	r3, r0
 81026bc:	2b00      	cmp	r3, #0
 81026be:	bf0c      	ite	eq
 81026c0:	2301      	moveq	r3, #1
 81026c2:	2300      	movne	r3, #0
 81026c4:	b2db      	uxtb	r3, r3
 81026c6:	2b00      	cmp	r3, #0
 81026c8:	d012      	beq.n	81026f0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 81026ca:	687b      	ldr	r3, [r7, #4]
 81026cc:	681b      	ldr	r3, [r3, #0]
 81026ce:	4a54      	ldr	r2, [pc, #336]	; (8102820 <HAL_ADC_Init+0x29c>)
 81026d0:	4293      	cmp	r3, r2
 81026d2:	d004      	beq.n	81026de <HAL_ADC_Init+0x15a>
 81026d4:	687b      	ldr	r3, [r7, #4]
 81026d6:	681b      	ldr	r3, [r3, #0]
 81026d8:	4a52      	ldr	r2, [pc, #328]	; (8102824 <HAL_ADC_Init+0x2a0>)
 81026da:	4293      	cmp	r3, r2
 81026dc:	d101      	bne.n	81026e2 <HAL_ADC_Init+0x15e>
 81026de:	4a53      	ldr	r2, [pc, #332]	; (810282c <HAL_ADC_Init+0x2a8>)
 81026e0:	e000      	b.n	81026e4 <HAL_ADC_Init+0x160>
 81026e2:	4a53      	ldr	r2, [pc, #332]	; (8102830 <HAL_ADC_Init+0x2ac>)
 81026e4:	687b      	ldr	r3, [r7, #4]
 81026e6:	685b      	ldr	r3, [r3, #4]
 81026e8:	4619      	mov	r1, r3
 81026ea:	4610      	mov	r0, r2
 81026ec:	f7ff fdbe 	bl	810226c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 81026f0:	f7ff fdb0 	bl	8102254 <HAL_GetREVID>
 81026f4:	4603      	mov	r3, r0
 81026f6:	f241 0203 	movw	r2, #4099	; 0x1003
 81026fa:	4293      	cmp	r3, r2
 81026fc:	d914      	bls.n	8102728 <HAL_ADC_Init+0x1a4>
 81026fe:	687b      	ldr	r3, [r7, #4]
 8102700:	689b      	ldr	r3, [r3, #8]
 8102702:	2b10      	cmp	r3, #16
 8102704:	d110      	bne.n	8102728 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102706:	687b      	ldr	r3, [r7, #4]
 8102708:	7d5b      	ldrb	r3, [r3, #21]
 810270a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 810270c:	687b      	ldr	r3, [r7, #4]
 810270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102710:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8102712:	687b      	ldr	r3, [r7, #4]
 8102714:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102716:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102718:	687b      	ldr	r3, [r7, #4]
 810271a:	7f1b      	ldrb	r3, [r3, #28]
 810271c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 810271e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102720:	f043 030c 	orr.w	r3, r3, #12
 8102724:	61bb      	str	r3, [r7, #24]
 8102726:	e00d      	b.n	8102744 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102728:	687b      	ldr	r3, [r7, #4]
 810272a:	7d5b      	ldrb	r3, [r3, #21]
 810272c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 810272e:	687b      	ldr	r3, [r7, #4]
 8102730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102732:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8102734:	687b      	ldr	r3, [r7, #4]
 8102736:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102738:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 810273a:	687b      	ldr	r3, [r7, #4]
 810273c:	7f1b      	ldrb	r3, [r3, #28]
 810273e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102740:	4313      	orrs	r3, r2
 8102742:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8102744:	687b      	ldr	r3, [r7, #4]
 8102746:	7f1b      	ldrb	r3, [r3, #28]
 8102748:	2b01      	cmp	r3, #1
 810274a:	d106      	bne.n	810275a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 810274c:	687b      	ldr	r3, [r7, #4]
 810274e:	6a1b      	ldr	r3, [r3, #32]
 8102750:	3b01      	subs	r3, #1
 8102752:	045b      	lsls	r3, r3, #17
 8102754:	69ba      	ldr	r2, [r7, #24]
 8102756:	4313      	orrs	r3, r2
 8102758:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 810275a:	687b      	ldr	r3, [r7, #4]
 810275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810275e:	2b00      	cmp	r3, #0
 8102760:	d009      	beq.n	8102776 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102762:	687b      	ldr	r3, [r7, #4]
 8102764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102766:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 810276a:	687b      	ldr	r3, [r7, #4]
 810276c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810276e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102770:	69ba      	ldr	r2, [r7, #24]
 8102772:	4313      	orrs	r3, r2
 8102774:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8102776:	687b      	ldr	r3, [r7, #4]
 8102778:	681b      	ldr	r3, [r3, #0]
 810277a:	68da      	ldr	r2, [r3, #12]
 810277c:	4b2d      	ldr	r3, [pc, #180]	; (8102834 <HAL_ADC_Init+0x2b0>)
 810277e:	4013      	ands	r3, r2
 8102780:	687a      	ldr	r2, [r7, #4]
 8102782:	6812      	ldr	r2, [r2, #0]
 8102784:	69b9      	ldr	r1, [r7, #24]
 8102786:	430b      	orrs	r3, r1
 8102788:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 810278a:	687b      	ldr	r3, [r7, #4]
 810278c:	681b      	ldr	r3, [r3, #0]
 810278e:	4618      	mov	r0, r3
 8102790:	f7ff fed1 	bl	8102536 <LL_ADC_REG_IsConversionOngoing>
 8102794:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8102796:	687b      	ldr	r3, [r7, #4]
 8102798:	681b      	ldr	r3, [r3, #0]
 810279a:	4618      	mov	r0, r3
 810279c:	f7ff fede 	bl	810255c <LL_ADC_INJ_IsConversionOngoing>
 81027a0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 81027a2:	693b      	ldr	r3, [r7, #16]
 81027a4:	2b00      	cmp	r3, #0
 81027a6:	d15f      	bne.n	8102868 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 81027a8:	68fb      	ldr	r3, [r7, #12]
 81027aa:	2b00      	cmp	r3, #0
 81027ac:	d15c      	bne.n	8102868 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 81027ae:	687b      	ldr	r3, [r7, #4]
 81027b0:	7d1b      	ldrb	r3, [r3, #20]
 81027b2:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 81027b4:	687b      	ldr	r3, [r7, #4]
 81027b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 81027b8:	4313      	orrs	r3, r2
 81027ba:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 81027bc:	687b      	ldr	r3, [r7, #4]
 81027be:	681b      	ldr	r3, [r3, #0]
 81027c0:	68db      	ldr	r3, [r3, #12]
 81027c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 81027c6:	f023 0303 	bic.w	r3, r3, #3
 81027ca:	687a      	ldr	r2, [r7, #4]
 81027cc:	6812      	ldr	r2, [r2, #0]
 81027ce:	69b9      	ldr	r1, [r7, #24]
 81027d0:	430b      	orrs	r3, r1
 81027d2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 81027d4:	687b      	ldr	r3, [r7, #4]
 81027d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 81027da:	2b01      	cmp	r3, #1
 81027dc:	d12e      	bne.n	810283c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 81027de:	687b      	ldr	r3, [r7, #4]
 81027e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81027e2:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 81027e4:	687b      	ldr	r3, [r7, #4]
 81027e6:	681b      	ldr	r3, [r3, #0]
 81027e8:	691a      	ldr	r2, [r3, #16]
 81027ea:	4b13      	ldr	r3, [pc, #76]	; (8102838 <HAL_ADC_Init+0x2b4>)
 81027ec:	4013      	ands	r3, r2
 81027ee:	687a      	ldr	r2, [r7, #4]
 81027f0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 81027f2:	3a01      	subs	r2, #1
 81027f4:	0411      	lsls	r1, r2, #16
 81027f6:	687a      	ldr	r2, [r7, #4]
 81027f8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 81027fa:	4311      	orrs	r1, r2
 81027fc:	687a      	ldr	r2, [r7, #4]
 81027fe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8102800:	4311      	orrs	r1, r2
 8102802:	687a      	ldr	r2, [r7, #4]
 8102804:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8102806:	430a      	orrs	r2, r1
 8102808:	431a      	orrs	r2, r3
 810280a:	687b      	ldr	r3, [r7, #4]
 810280c:	681b      	ldr	r3, [r3, #0]
 810280e:	f042 0201 	orr.w	r2, r2, #1
 8102812:	611a      	str	r2, [r3, #16]
 8102814:	e01a      	b.n	810284c <HAL_ADC_Init+0x2c8>
 8102816:	bf00      	nop
 8102818:	10000000 	.word	0x10000000
 810281c:	053e2d63 	.word	0x053e2d63
 8102820:	40022000 	.word	0x40022000
 8102824:	40022100 	.word	0x40022100
 8102828:	58026000 	.word	0x58026000
 810282c:	40022300 	.word	0x40022300
 8102830:	58026300 	.word	0x58026300
 8102834:	fff0c003 	.word	0xfff0c003
 8102838:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 810283c:	687b      	ldr	r3, [r7, #4]
 810283e:	681b      	ldr	r3, [r3, #0]
 8102840:	691a      	ldr	r2, [r3, #16]
 8102842:	687b      	ldr	r3, [r7, #4]
 8102844:	681b      	ldr	r3, [r3, #0]
 8102846:	f022 0201 	bic.w	r2, r2, #1
 810284a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 810284c:	687b      	ldr	r3, [r7, #4]
 810284e:	681b      	ldr	r3, [r3, #0]
 8102850:	691b      	ldr	r3, [r3, #16]
 8102852:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8102856:	687b      	ldr	r3, [r7, #4]
 8102858:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810285a:	687b      	ldr	r3, [r7, #4]
 810285c:	681b      	ldr	r3, [r3, #0]
 810285e:	430a      	orrs	r2, r1
 8102860:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8102862:	6878      	ldr	r0, [r7, #4]
 8102864:	f000 fb80 	bl	8102f68 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8102868:	687b      	ldr	r3, [r7, #4]
 810286a:	68db      	ldr	r3, [r3, #12]
 810286c:	2b01      	cmp	r3, #1
 810286e:	d10c      	bne.n	810288a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8102870:	687b      	ldr	r3, [r7, #4]
 8102872:	681b      	ldr	r3, [r3, #0]
 8102874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102876:	f023 010f 	bic.w	r1, r3, #15
 810287a:	687b      	ldr	r3, [r7, #4]
 810287c:	699b      	ldr	r3, [r3, #24]
 810287e:	1e5a      	subs	r2, r3, #1
 8102880:	687b      	ldr	r3, [r7, #4]
 8102882:	681b      	ldr	r3, [r3, #0]
 8102884:	430a      	orrs	r2, r1
 8102886:	631a      	str	r2, [r3, #48]	; 0x30
 8102888:	e007      	b.n	810289a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 810288a:	687b      	ldr	r3, [r7, #4]
 810288c:	681b      	ldr	r3, [r3, #0]
 810288e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8102890:	687b      	ldr	r3, [r7, #4]
 8102892:	681b      	ldr	r3, [r3, #0]
 8102894:	f022 020f 	bic.w	r2, r2, #15
 8102898:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 810289a:	687b      	ldr	r3, [r7, #4]
 810289c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810289e:	f023 0303 	bic.w	r3, r3, #3
 81028a2:	f043 0201 	orr.w	r2, r3, #1
 81028a6:	687b      	ldr	r3, [r7, #4]
 81028a8:	655a      	str	r2, [r3, #84]	; 0x54
 81028aa:	e007      	b.n	81028bc <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81028ac:	687b      	ldr	r3, [r7, #4]
 81028ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81028b0:	f043 0210 	orr.w	r2, r3, #16
 81028b4:	687b      	ldr	r3, [r7, #4]
 81028b6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 81028b8:	2301      	movs	r3, #1
 81028ba:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 81028bc:	7ffb      	ldrb	r3, [r7, #31]
}
 81028be:	4618      	mov	r0, r3
 81028c0:	3724      	adds	r7, #36	; 0x24
 81028c2:	46bd      	mov	sp, r7
 81028c4:	bd90      	pop	{r4, r7, pc}
 81028c6:	bf00      	nop

081028c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 81028c8:	b590      	push	{r4, r7, lr}
 81028ca:	b0a1      	sub	sp, #132	; 0x84
 81028cc:	af00      	add	r7, sp, #0
 81028ce:	6078      	str	r0, [r7, #4]
 81028d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81028d2:	2300      	movs	r3, #0
 81028d4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 81028d8:	2300      	movs	r3, #0
 81028da:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 81028dc:	683b      	ldr	r3, [r7, #0]
 81028de:	68db      	ldr	r3, [r3, #12]
 81028e0:	4a9d      	ldr	r2, [pc, #628]	; (8102b58 <HAL_ADC_ConfigChannel+0x290>)
 81028e2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 81028e4:	687b      	ldr	r3, [r7, #4]
 81028e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 81028ea:	2b01      	cmp	r3, #1
 81028ec:	d101      	bne.n	81028f2 <HAL_ADC_ConfigChannel+0x2a>
 81028ee:	2302      	movs	r3, #2
 81028f0:	e321      	b.n	8102f36 <HAL_ADC_ConfigChannel+0x66e>
 81028f2:	687b      	ldr	r3, [r7, #4]
 81028f4:	2201      	movs	r2, #1
 81028f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 81028fa:	687b      	ldr	r3, [r7, #4]
 81028fc:	681b      	ldr	r3, [r3, #0]
 81028fe:	4618      	mov	r0, r3
 8102900:	f7ff fe19 	bl	8102536 <LL_ADC_REG_IsConversionOngoing>
 8102904:	4603      	mov	r3, r0
 8102906:	2b00      	cmp	r3, #0
 8102908:	f040 8306 	bne.w	8102f18 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 810290c:	683b      	ldr	r3, [r7, #0]
 810290e:	681b      	ldr	r3, [r3, #0]
 8102910:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102914:	2b00      	cmp	r3, #0
 8102916:	d108      	bne.n	810292a <HAL_ADC_ConfigChannel+0x62>
 8102918:	683b      	ldr	r3, [r7, #0]
 810291a:	681b      	ldr	r3, [r3, #0]
 810291c:	0e9b      	lsrs	r3, r3, #26
 810291e:	f003 031f 	and.w	r3, r3, #31
 8102922:	2201      	movs	r2, #1
 8102924:	fa02 f303 	lsl.w	r3, r2, r3
 8102928:	e016      	b.n	8102958 <HAL_ADC_ConfigChannel+0x90>
 810292a:	683b      	ldr	r3, [r7, #0]
 810292c:	681b      	ldr	r3, [r3, #0]
 810292e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102930:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8102932:	fa93 f3a3 	rbit	r3, r3
 8102936:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8102938:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 810293a:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 810293c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 810293e:	2b00      	cmp	r3, #0
 8102940:	d101      	bne.n	8102946 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8102942:	2320      	movs	r3, #32
 8102944:	e003      	b.n	810294e <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8102946:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8102948:	fab3 f383 	clz	r3, r3
 810294c:	b2db      	uxtb	r3, r3
 810294e:	f003 031f 	and.w	r3, r3, #31
 8102952:	2201      	movs	r2, #1
 8102954:	fa02 f303 	lsl.w	r3, r2, r3
 8102958:	687a      	ldr	r2, [r7, #4]
 810295a:	6812      	ldr	r2, [r2, #0]
 810295c:	69d1      	ldr	r1, [r2, #28]
 810295e:	687a      	ldr	r2, [r7, #4]
 8102960:	6812      	ldr	r2, [r2, #0]
 8102962:	430b      	orrs	r3, r1
 8102964:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8102966:	687b      	ldr	r3, [r7, #4]
 8102968:	6818      	ldr	r0, [r3, #0]
 810296a:	683b      	ldr	r3, [r7, #0]
 810296c:	6859      	ldr	r1, [r3, #4]
 810296e:	683b      	ldr	r3, [r7, #0]
 8102970:	681b      	ldr	r3, [r3, #0]
 8102972:	461a      	mov	r2, r3
 8102974:	f7ff fd02 	bl	810237c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102978:	687b      	ldr	r3, [r7, #4]
 810297a:	681b      	ldr	r3, [r3, #0]
 810297c:	4618      	mov	r0, r3
 810297e:	f7ff fdda 	bl	8102536 <LL_ADC_REG_IsConversionOngoing>
 8102982:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8102984:	687b      	ldr	r3, [r7, #4]
 8102986:	681b      	ldr	r3, [r3, #0]
 8102988:	4618      	mov	r0, r3
 810298a:	f7ff fde7 	bl	810255c <LL_ADC_INJ_IsConversionOngoing>
 810298e:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8102990:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8102992:	2b00      	cmp	r3, #0
 8102994:	f040 80b3 	bne.w	8102afe <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102998:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 810299a:	2b00      	cmp	r3, #0
 810299c:	f040 80af 	bne.w	8102afe <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 81029a0:	687b      	ldr	r3, [r7, #4]
 81029a2:	6818      	ldr	r0, [r3, #0]
 81029a4:	683b      	ldr	r3, [r7, #0]
 81029a6:	6819      	ldr	r1, [r3, #0]
 81029a8:	683b      	ldr	r3, [r7, #0]
 81029aa:	689b      	ldr	r3, [r3, #8]
 81029ac:	461a      	mov	r2, r3
 81029ae:	f7ff fd11 	bl	81023d4 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 81029b2:	4b6a      	ldr	r3, [pc, #424]	; (8102b5c <HAL_ADC_ConfigChannel+0x294>)
 81029b4:	681b      	ldr	r3, [r3, #0]
 81029b6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 81029ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81029be:	d10b      	bne.n	81029d8 <HAL_ADC_ConfigChannel+0x110>
 81029c0:	683b      	ldr	r3, [r7, #0]
 81029c2:	695a      	ldr	r2, [r3, #20]
 81029c4:	687b      	ldr	r3, [r7, #4]
 81029c6:	681b      	ldr	r3, [r3, #0]
 81029c8:	68db      	ldr	r3, [r3, #12]
 81029ca:	089b      	lsrs	r3, r3, #2
 81029cc:	f003 0307 	and.w	r3, r3, #7
 81029d0:	005b      	lsls	r3, r3, #1
 81029d2:	fa02 f303 	lsl.w	r3, r2, r3
 81029d6:	e01d      	b.n	8102a14 <HAL_ADC_ConfigChannel+0x14c>
 81029d8:	687b      	ldr	r3, [r7, #4]
 81029da:	681b      	ldr	r3, [r3, #0]
 81029dc:	68db      	ldr	r3, [r3, #12]
 81029de:	f003 0310 	and.w	r3, r3, #16
 81029e2:	2b00      	cmp	r3, #0
 81029e4:	d10b      	bne.n	81029fe <HAL_ADC_ConfigChannel+0x136>
 81029e6:	683b      	ldr	r3, [r7, #0]
 81029e8:	695a      	ldr	r2, [r3, #20]
 81029ea:	687b      	ldr	r3, [r7, #4]
 81029ec:	681b      	ldr	r3, [r3, #0]
 81029ee:	68db      	ldr	r3, [r3, #12]
 81029f0:	089b      	lsrs	r3, r3, #2
 81029f2:	f003 0307 	and.w	r3, r3, #7
 81029f6:	005b      	lsls	r3, r3, #1
 81029f8:	fa02 f303 	lsl.w	r3, r2, r3
 81029fc:	e00a      	b.n	8102a14 <HAL_ADC_ConfigChannel+0x14c>
 81029fe:	683b      	ldr	r3, [r7, #0]
 8102a00:	695a      	ldr	r2, [r3, #20]
 8102a02:	687b      	ldr	r3, [r7, #4]
 8102a04:	681b      	ldr	r3, [r3, #0]
 8102a06:	68db      	ldr	r3, [r3, #12]
 8102a08:	089b      	lsrs	r3, r3, #2
 8102a0a:	f003 0304 	and.w	r3, r3, #4
 8102a0e:	005b      	lsls	r3, r3, #1
 8102a10:	fa02 f303 	lsl.w	r3, r2, r3
 8102a14:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8102a16:	683b      	ldr	r3, [r7, #0]
 8102a18:	691b      	ldr	r3, [r3, #16]
 8102a1a:	2b04      	cmp	r3, #4
 8102a1c:	d027      	beq.n	8102a6e <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8102a1e:	687b      	ldr	r3, [r7, #4]
 8102a20:	6818      	ldr	r0, [r3, #0]
 8102a22:	683b      	ldr	r3, [r7, #0]
 8102a24:	6919      	ldr	r1, [r3, #16]
 8102a26:	683b      	ldr	r3, [r7, #0]
 8102a28:	681a      	ldr	r2, [r3, #0]
 8102a2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8102a2c:	f7ff fc52 	bl	81022d4 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8102a30:	687b      	ldr	r3, [r7, #4]
 8102a32:	6818      	ldr	r0, [r3, #0]
 8102a34:	683b      	ldr	r3, [r7, #0]
 8102a36:	6919      	ldr	r1, [r3, #16]
 8102a38:	683b      	ldr	r3, [r7, #0]
 8102a3a:	7e5b      	ldrb	r3, [r3, #25]
 8102a3c:	2b01      	cmp	r3, #1
 8102a3e:	d102      	bne.n	8102a46 <HAL_ADC_ConfigChannel+0x17e>
 8102a40:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8102a44:	e000      	b.n	8102a48 <HAL_ADC_ConfigChannel+0x180>
 8102a46:	2300      	movs	r3, #0
 8102a48:	461a      	mov	r2, r3
 8102a4a:	f7ff fc7c 	bl	8102346 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8102a4e:	687b      	ldr	r3, [r7, #4]
 8102a50:	6818      	ldr	r0, [r3, #0]
 8102a52:	683b      	ldr	r3, [r7, #0]
 8102a54:	6919      	ldr	r1, [r3, #16]
 8102a56:	683b      	ldr	r3, [r7, #0]
 8102a58:	7e1b      	ldrb	r3, [r3, #24]
 8102a5a:	2b01      	cmp	r3, #1
 8102a5c:	d102      	bne.n	8102a64 <HAL_ADC_ConfigChannel+0x19c>
 8102a5e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8102a62:	e000      	b.n	8102a66 <HAL_ADC_ConfigChannel+0x19e>
 8102a64:	2300      	movs	r3, #0
 8102a66:	461a      	mov	r2, r3
 8102a68:	f7ff fc54 	bl	8102314 <LL_ADC_SetDataRightShift>
 8102a6c:	e047      	b.n	8102afe <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102a6e:	687b      	ldr	r3, [r7, #4]
 8102a70:	681b      	ldr	r3, [r3, #0]
 8102a72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102a74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102a78:	683b      	ldr	r3, [r7, #0]
 8102a7a:	681b      	ldr	r3, [r3, #0]
 8102a7c:	069b      	lsls	r3, r3, #26
 8102a7e:	429a      	cmp	r2, r3
 8102a80:	d107      	bne.n	8102a92 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8102a82:	687b      	ldr	r3, [r7, #4]
 8102a84:	681b      	ldr	r3, [r3, #0]
 8102a86:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8102a88:	687b      	ldr	r3, [r7, #4]
 8102a8a:	681b      	ldr	r3, [r3, #0]
 8102a8c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102a90:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102a92:	687b      	ldr	r3, [r7, #4]
 8102a94:	681b      	ldr	r3, [r3, #0]
 8102a96:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102a98:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102a9c:	683b      	ldr	r3, [r7, #0]
 8102a9e:	681b      	ldr	r3, [r3, #0]
 8102aa0:	069b      	lsls	r3, r3, #26
 8102aa2:	429a      	cmp	r2, r3
 8102aa4:	d107      	bne.n	8102ab6 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8102aa6:	687b      	ldr	r3, [r7, #4]
 8102aa8:	681b      	ldr	r3, [r3, #0]
 8102aaa:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8102aac:	687b      	ldr	r3, [r7, #4]
 8102aae:	681b      	ldr	r3, [r3, #0]
 8102ab0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102ab4:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102ab6:	687b      	ldr	r3, [r7, #4]
 8102ab8:	681b      	ldr	r3, [r3, #0]
 8102aba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8102abc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102ac0:	683b      	ldr	r3, [r7, #0]
 8102ac2:	681b      	ldr	r3, [r3, #0]
 8102ac4:	069b      	lsls	r3, r3, #26
 8102ac6:	429a      	cmp	r2, r3
 8102ac8:	d107      	bne.n	8102ada <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8102aca:	687b      	ldr	r3, [r7, #4]
 8102acc:	681b      	ldr	r3, [r3, #0]
 8102ace:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8102ad0:	687b      	ldr	r3, [r7, #4]
 8102ad2:	681b      	ldr	r3, [r3, #0]
 8102ad4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102ad8:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102ada:	687b      	ldr	r3, [r7, #4]
 8102adc:	681b      	ldr	r3, [r3, #0]
 8102ade:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102ae0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102ae4:	683b      	ldr	r3, [r7, #0]
 8102ae6:	681b      	ldr	r3, [r3, #0]
 8102ae8:	069b      	lsls	r3, r3, #26
 8102aea:	429a      	cmp	r2, r3
 8102aec:	d107      	bne.n	8102afe <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8102aee:	687b      	ldr	r3, [r7, #4]
 8102af0:	681b      	ldr	r3, [r3, #0]
 8102af2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8102af4:	687b      	ldr	r3, [r7, #4]
 8102af6:	681b      	ldr	r3, [r3, #0]
 8102af8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102afc:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102afe:	687b      	ldr	r3, [r7, #4]
 8102b00:	681b      	ldr	r3, [r3, #0]
 8102b02:	4618      	mov	r0, r3
 8102b04:	f7ff fd04 	bl	8102510 <LL_ADC_IsEnabled>
 8102b08:	4603      	mov	r3, r0
 8102b0a:	2b00      	cmp	r3, #0
 8102b0c:	f040 820d 	bne.w	8102f2a <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8102b10:	687b      	ldr	r3, [r7, #4]
 8102b12:	6818      	ldr	r0, [r3, #0]
 8102b14:	683b      	ldr	r3, [r7, #0]
 8102b16:	6819      	ldr	r1, [r3, #0]
 8102b18:	683b      	ldr	r3, [r7, #0]
 8102b1a:	68db      	ldr	r3, [r3, #12]
 8102b1c:	461a      	mov	r2, r3
 8102b1e:	f7ff fc85 	bl	810242c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8102b22:	683b      	ldr	r3, [r7, #0]
 8102b24:	68db      	ldr	r3, [r3, #12]
 8102b26:	4a0c      	ldr	r2, [pc, #48]	; (8102b58 <HAL_ADC_ConfigChannel+0x290>)
 8102b28:	4293      	cmp	r3, r2
 8102b2a:	f040 8133 	bne.w	8102d94 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102b2e:	687b      	ldr	r3, [r7, #4]
 8102b30:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102b32:	683b      	ldr	r3, [r7, #0]
 8102b34:	681b      	ldr	r3, [r3, #0]
 8102b36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102b3a:	2b00      	cmp	r3, #0
 8102b3c:	d110      	bne.n	8102b60 <HAL_ADC_ConfigChannel+0x298>
 8102b3e:	683b      	ldr	r3, [r7, #0]
 8102b40:	681b      	ldr	r3, [r3, #0]
 8102b42:	0e9b      	lsrs	r3, r3, #26
 8102b44:	3301      	adds	r3, #1
 8102b46:	f003 031f 	and.w	r3, r3, #31
 8102b4a:	2b09      	cmp	r3, #9
 8102b4c:	bf94      	ite	ls
 8102b4e:	2301      	movls	r3, #1
 8102b50:	2300      	movhi	r3, #0
 8102b52:	b2db      	uxtb	r3, r3
 8102b54:	e01e      	b.n	8102b94 <HAL_ADC_ConfigChannel+0x2cc>
 8102b56:	bf00      	nop
 8102b58:	47ff0000 	.word	0x47ff0000
 8102b5c:	5c001000 	.word	0x5c001000
 8102b60:	683b      	ldr	r3, [r7, #0]
 8102b62:	681b      	ldr	r3, [r3, #0]
 8102b64:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102b66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8102b68:	fa93 f3a3 	rbit	r3, r3
 8102b6c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8102b6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8102b70:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8102b72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8102b74:	2b00      	cmp	r3, #0
 8102b76:	d101      	bne.n	8102b7c <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8102b78:	2320      	movs	r3, #32
 8102b7a:	e003      	b.n	8102b84 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8102b7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8102b7e:	fab3 f383 	clz	r3, r3
 8102b82:	b2db      	uxtb	r3, r3
 8102b84:	3301      	adds	r3, #1
 8102b86:	f003 031f 	and.w	r3, r3, #31
 8102b8a:	2b09      	cmp	r3, #9
 8102b8c:	bf94      	ite	ls
 8102b8e:	2301      	movls	r3, #1
 8102b90:	2300      	movhi	r3, #0
 8102b92:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102b94:	2b00      	cmp	r3, #0
 8102b96:	d079      	beq.n	8102c8c <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102b98:	683b      	ldr	r3, [r7, #0]
 8102b9a:	681b      	ldr	r3, [r3, #0]
 8102b9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102ba0:	2b00      	cmp	r3, #0
 8102ba2:	d107      	bne.n	8102bb4 <HAL_ADC_ConfigChannel+0x2ec>
 8102ba4:	683b      	ldr	r3, [r7, #0]
 8102ba6:	681b      	ldr	r3, [r3, #0]
 8102ba8:	0e9b      	lsrs	r3, r3, #26
 8102baa:	3301      	adds	r3, #1
 8102bac:	069b      	lsls	r3, r3, #26
 8102bae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102bb2:	e015      	b.n	8102be0 <HAL_ADC_ConfigChannel+0x318>
 8102bb4:	683b      	ldr	r3, [r7, #0]
 8102bb6:	681b      	ldr	r3, [r3, #0]
 8102bb8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102bba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8102bbc:	fa93 f3a3 	rbit	r3, r3
 8102bc0:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8102bc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8102bc4:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8102bc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8102bc8:	2b00      	cmp	r3, #0
 8102bca:	d101      	bne.n	8102bd0 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8102bcc:	2320      	movs	r3, #32
 8102bce:	e003      	b.n	8102bd8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8102bd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8102bd2:	fab3 f383 	clz	r3, r3
 8102bd6:	b2db      	uxtb	r3, r3
 8102bd8:	3301      	adds	r3, #1
 8102bda:	069b      	lsls	r3, r3, #26
 8102bdc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102be0:	683b      	ldr	r3, [r7, #0]
 8102be2:	681b      	ldr	r3, [r3, #0]
 8102be4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102be8:	2b00      	cmp	r3, #0
 8102bea:	d109      	bne.n	8102c00 <HAL_ADC_ConfigChannel+0x338>
 8102bec:	683b      	ldr	r3, [r7, #0]
 8102bee:	681b      	ldr	r3, [r3, #0]
 8102bf0:	0e9b      	lsrs	r3, r3, #26
 8102bf2:	3301      	adds	r3, #1
 8102bf4:	f003 031f 	and.w	r3, r3, #31
 8102bf8:	2101      	movs	r1, #1
 8102bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8102bfe:	e017      	b.n	8102c30 <HAL_ADC_ConfigChannel+0x368>
 8102c00:	683b      	ldr	r3, [r7, #0]
 8102c02:	681b      	ldr	r3, [r3, #0]
 8102c04:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102c06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8102c08:	fa93 f3a3 	rbit	r3, r3
 8102c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8102c0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8102c10:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8102c12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8102c14:	2b00      	cmp	r3, #0
 8102c16:	d101      	bne.n	8102c1c <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8102c18:	2320      	movs	r3, #32
 8102c1a:	e003      	b.n	8102c24 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8102c1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8102c1e:	fab3 f383 	clz	r3, r3
 8102c22:	b2db      	uxtb	r3, r3
 8102c24:	3301      	adds	r3, #1
 8102c26:	f003 031f 	and.w	r3, r3, #31
 8102c2a:	2101      	movs	r1, #1
 8102c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8102c30:	ea42 0103 	orr.w	r1, r2, r3
 8102c34:	683b      	ldr	r3, [r7, #0]
 8102c36:	681b      	ldr	r3, [r3, #0]
 8102c38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102c3c:	2b00      	cmp	r3, #0
 8102c3e:	d10a      	bne.n	8102c56 <HAL_ADC_ConfigChannel+0x38e>
 8102c40:	683b      	ldr	r3, [r7, #0]
 8102c42:	681b      	ldr	r3, [r3, #0]
 8102c44:	0e9b      	lsrs	r3, r3, #26
 8102c46:	3301      	adds	r3, #1
 8102c48:	f003 021f 	and.w	r2, r3, #31
 8102c4c:	4613      	mov	r3, r2
 8102c4e:	005b      	lsls	r3, r3, #1
 8102c50:	4413      	add	r3, r2
 8102c52:	051b      	lsls	r3, r3, #20
 8102c54:	e018      	b.n	8102c88 <HAL_ADC_ConfigChannel+0x3c0>
 8102c56:	683b      	ldr	r3, [r7, #0]
 8102c58:	681b      	ldr	r3, [r3, #0]
 8102c5a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8102c5e:	fa93 f3a3 	rbit	r3, r3
 8102c62:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8102c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102c66:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8102c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102c6a:	2b00      	cmp	r3, #0
 8102c6c:	d101      	bne.n	8102c72 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8102c6e:	2320      	movs	r3, #32
 8102c70:	e003      	b.n	8102c7a <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8102c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102c74:	fab3 f383 	clz	r3, r3
 8102c78:	b2db      	uxtb	r3, r3
 8102c7a:	3301      	adds	r3, #1
 8102c7c:	f003 021f 	and.w	r2, r3, #31
 8102c80:	4613      	mov	r3, r2
 8102c82:	005b      	lsls	r3, r3, #1
 8102c84:	4413      	add	r3, r2
 8102c86:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102c88:	430b      	orrs	r3, r1
 8102c8a:	e07e      	b.n	8102d8a <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102c8c:	683b      	ldr	r3, [r7, #0]
 8102c8e:	681b      	ldr	r3, [r3, #0]
 8102c90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102c94:	2b00      	cmp	r3, #0
 8102c96:	d107      	bne.n	8102ca8 <HAL_ADC_ConfigChannel+0x3e0>
 8102c98:	683b      	ldr	r3, [r7, #0]
 8102c9a:	681b      	ldr	r3, [r3, #0]
 8102c9c:	0e9b      	lsrs	r3, r3, #26
 8102c9e:	3301      	adds	r3, #1
 8102ca0:	069b      	lsls	r3, r3, #26
 8102ca2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102ca6:	e015      	b.n	8102cd4 <HAL_ADC_ConfigChannel+0x40c>
 8102ca8:	683b      	ldr	r3, [r7, #0]
 8102caa:	681b      	ldr	r3, [r3, #0]
 8102cac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102cb0:	fa93 f3a3 	rbit	r3, r3
 8102cb4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8102cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8102cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102cbc:	2b00      	cmp	r3, #0
 8102cbe:	d101      	bne.n	8102cc4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8102cc0:	2320      	movs	r3, #32
 8102cc2:	e003      	b.n	8102ccc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8102cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102cc6:	fab3 f383 	clz	r3, r3
 8102cca:	b2db      	uxtb	r3, r3
 8102ccc:	3301      	adds	r3, #1
 8102cce:	069b      	lsls	r3, r3, #26
 8102cd0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102cd4:	683b      	ldr	r3, [r7, #0]
 8102cd6:	681b      	ldr	r3, [r3, #0]
 8102cd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102cdc:	2b00      	cmp	r3, #0
 8102cde:	d109      	bne.n	8102cf4 <HAL_ADC_ConfigChannel+0x42c>
 8102ce0:	683b      	ldr	r3, [r7, #0]
 8102ce2:	681b      	ldr	r3, [r3, #0]
 8102ce4:	0e9b      	lsrs	r3, r3, #26
 8102ce6:	3301      	adds	r3, #1
 8102ce8:	f003 031f 	and.w	r3, r3, #31
 8102cec:	2101      	movs	r1, #1
 8102cee:	fa01 f303 	lsl.w	r3, r1, r3
 8102cf2:	e017      	b.n	8102d24 <HAL_ADC_ConfigChannel+0x45c>
 8102cf4:	683b      	ldr	r3, [r7, #0]
 8102cf6:	681b      	ldr	r3, [r3, #0]
 8102cf8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102cfa:	69fb      	ldr	r3, [r7, #28]
 8102cfc:	fa93 f3a3 	rbit	r3, r3
 8102d00:	61bb      	str	r3, [r7, #24]
  return result;
 8102d02:	69bb      	ldr	r3, [r7, #24]
 8102d04:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8102d06:	6a3b      	ldr	r3, [r7, #32]
 8102d08:	2b00      	cmp	r3, #0
 8102d0a:	d101      	bne.n	8102d10 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8102d0c:	2320      	movs	r3, #32
 8102d0e:	e003      	b.n	8102d18 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8102d10:	6a3b      	ldr	r3, [r7, #32]
 8102d12:	fab3 f383 	clz	r3, r3
 8102d16:	b2db      	uxtb	r3, r3
 8102d18:	3301      	adds	r3, #1
 8102d1a:	f003 031f 	and.w	r3, r3, #31
 8102d1e:	2101      	movs	r1, #1
 8102d20:	fa01 f303 	lsl.w	r3, r1, r3
 8102d24:	ea42 0103 	orr.w	r1, r2, r3
 8102d28:	683b      	ldr	r3, [r7, #0]
 8102d2a:	681b      	ldr	r3, [r3, #0]
 8102d2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102d30:	2b00      	cmp	r3, #0
 8102d32:	d10d      	bne.n	8102d50 <HAL_ADC_ConfigChannel+0x488>
 8102d34:	683b      	ldr	r3, [r7, #0]
 8102d36:	681b      	ldr	r3, [r3, #0]
 8102d38:	0e9b      	lsrs	r3, r3, #26
 8102d3a:	3301      	adds	r3, #1
 8102d3c:	f003 021f 	and.w	r2, r3, #31
 8102d40:	4613      	mov	r3, r2
 8102d42:	005b      	lsls	r3, r3, #1
 8102d44:	4413      	add	r3, r2
 8102d46:	3b1e      	subs	r3, #30
 8102d48:	051b      	lsls	r3, r3, #20
 8102d4a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8102d4e:	e01b      	b.n	8102d88 <HAL_ADC_ConfigChannel+0x4c0>
 8102d50:	683b      	ldr	r3, [r7, #0]
 8102d52:	681b      	ldr	r3, [r3, #0]
 8102d54:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102d56:	693b      	ldr	r3, [r7, #16]
 8102d58:	fa93 f3a3 	rbit	r3, r3
 8102d5c:	60fb      	str	r3, [r7, #12]
  return result;
 8102d5e:	68fb      	ldr	r3, [r7, #12]
 8102d60:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8102d62:	697b      	ldr	r3, [r7, #20]
 8102d64:	2b00      	cmp	r3, #0
 8102d66:	d101      	bne.n	8102d6c <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8102d68:	2320      	movs	r3, #32
 8102d6a:	e003      	b.n	8102d74 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8102d6c:	697b      	ldr	r3, [r7, #20]
 8102d6e:	fab3 f383 	clz	r3, r3
 8102d72:	b2db      	uxtb	r3, r3
 8102d74:	3301      	adds	r3, #1
 8102d76:	f003 021f 	and.w	r2, r3, #31
 8102d7a:	4613      	mov	r3, r2
 8102d7c:	005b      	lsls	r3, r3, #1
 8102d7e:	4413      	add	r3, r2
 8102d80:	3b1e      	subs	r3, #30
 8102d82:	051b      	lsls	r3, r3, #20
 8102d84:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102d88:	430b      	orrs	r3, r1
 8102d8a:	683a      	ldr	r2, [r7, #0]
 8102d8c:	6892      	ldr	r2, [r2, #8]
 8102d8e:	4619      	mov	r1, r3
 8102d90:	f7ff fb20 	bl	81023d4 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8102d94:	683b      	ldr	r3, [r7, #0]
 8102d96:	681b      	ldr	r3, [r3, #0]
 8102d98:	2b00      	cmp	r3, #0
 8102d9a:	f280 80c6 	bge.w	8102f2a <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102d9e:	687b      	ldr	r3, [r7, #4]
 8102da0:	681b      	ldr	r3, [r3, #0]
 8102da2:	4a67      	ldr	r2, [pc, #412]	; (8102f40 <HAL_ADC_ConfigChannel+0x678>)
 8102da4:	4293      	cmp	r3, r2
 8102da6:	d004      	beq.n	8102db2 <HAL_ADC_ConfigChannel+0x4ea>
 8102da8:	687b      	ldr	r3, [r7, #4]
 8102daa:	681b      	ldr	r3, [r3, #0]
 8102dac:	4a65      	ldr	r2, [pc, #404]	; (8102f44 <HAL_ADC_ConfigChannel+0x67c>)
 8102dae:	4293      	cmp	r3, r2
 8102db0:	d101      	bne.n	8102db6 <HAL_ADC_ConfigChannel+0x4ee>
 8102db2:	4b65      	ldr	r3, [pc, #404]	; (8102f48 <HAL_ADC_ConfigChannel+0x680>)
 8102db4:	e000      	b.n	8102db8 <HAL_ADC_ConfigChannel+0x4f0>
 8102db6:	4b65      	ldr	r3, [pc, #404]	; (8102f4c <HAL_ADC_ConfigChannel+0x684>)
 8102db8:	4618      	mov	r0, r3
 8102dba:	f7ff fa7d 	bl	81022b8 <LL_ADC_GetCommonPathInternalCh>
 8102dbe:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102dc0:	687b      	ldr	r3, [r7, #4]
 8102dc2:	681b      	ldr	r3, [r3, #0]
 8102dc4:	4a5e      	ldr	r2, [pc, #376]	; (8102f40 <HAL_ADC_ConfigChannel+0x678>)
 8102dc6:	4293      	cmp	r3, r2
 8102dc8:	d004      	beq.n	8102dd4 <HAL_ADC_ConfigChannel+0x50c>
 8102dca:	687b      	ldr	r3, [r7, #4]
 8102dcc:	681b      	ldr	r3, [r3, #0]
 8102dce:	4a5d      	ldr	r2, [pc, #372]	; (8102f44 <HAL_ADC_ConfigChannel+0x67c>)
 8102dd0:	4293      	cmp	r3, r2
 8102dd2:	d10e      	bne.n	8102df2 <HAL_ADC_ConfigChannel+0x52a>
 8102dd4:	485a      	ldr	r0, [pc, #360]	; (8102f40 <HAL_ADC_ConfigChannel+0x678>)
 8102dd6:	f7ff fb9b 	bl	8102510 <LL_ADC_IsEnabled>
 8102dda:	4604      	mov	r4, r0
 8102ddc:	4859      	ldr	r0, [pc, #356]	; (8102f44 <HAL_ADC_ConfigChannel+0x67c>)
 8102dde:	f7ff fb97 	bl	8102510 <LL_ADC_IsEnabled>
 8102de2:	4603      	mov	r3, r0
 8102de4:	4323      	orrs	r3, r4
 8102de6:	2b00      	cmp	r3, #0
 8102de8:	bf0c      	ite	eq
 8102dea:	2301      	moveq	r3, #1
 8102dec:	2300      	movne	r3, #0
 8102dee:	b2db      	uxtb	r3, r3
 8102df0:	e008      	b.n	8102e04 <HAL_ADC_ConfigChannel+0x53c>
 8102df2:	4857      	ldr	r0, [pc, #348]	; (8102f50 <HAL_ADC_ConfigChannel+0x688>)
 8102df4:	f7ff fb8c 	bl	8102510 <LL_ADC_IsEnabled>
 8102df8:	4603      	mov	r3, r0
 8102dfa:	2b00      	cmp	r3, #0
 8102dfc:	bf0c      	ite	eq
 8102dfe:	2301      	moveq	r3, #1
 8102e00:	2300      	movne	r3, #0
 8102e02:	b2db      	uxtb	r3, r3
 8102e04:	2b00      	cmp	r3, #0
 8102e06:	d07d      	beq.n	8102f04 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8102e08:	683b      	ldr	r3, [r7, #0]
 8102e0a:	681b      	ldr	r3, [r3, #0]
 8102e0c:	4a51      	ldr	r2, [pc, #324]	; (8102f54 <HAL_ADC_ConfigChannel+0x68c>)
 8102e0e:	4293      	cmp	r3, r2
 8102e10:	d130      	bne.n	8102e74 <HAL_ADC_ConfigChannel+0x5ac>
 8102e12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102e14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8102e18:	2b00      	cmp	r3, #0
 8102e1a:	d12b      	bne.n	8102e74 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8102e1c:	687b      	ldr	r3, [r7, #4]
 8102e1e:	681b      	ldr	r3, [r3, #0]
 8102e20:	4a4b      	ldr	r2, [pc, #300]	; (8102f50 <HAL_ADC_ConfigChannel+0x688>)
 8102e22:	4293      	cmp	r3, r2
 8102e24:	f040 8081 	bne.w	8102f2a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8102e28:	687b      	ldr	r3, [r7, #4]
 8102e2a:	681b      	ldr	r3, [r3, #0]
 8102e2c:	4a44      	ldr	r2, [pc, #272]	; (8102f40 <HAL_ADC_ConfigChannel+0x678>)
 8102e2e:	4293      	cmp	r3, r2
 8102e30:	d004      	beq.n	8102e3c <HAL_ADC_ConfigChannel+0x574>
 8102e32:	687b      	ldr	r3, [r7, #4]
 8102e34:	681b      	ldr	r3, [r3, #0]
 8102e36:	4a43      	ldr	r2, [pc, #268]	; (8102f44 <HAL_ADC_ConfigChannel+0x67c>)
 8102e38:	4293      	cmp	r3, r2
 8102e3a:	d101      	bne.n	8102e40 <HAL_ADC_ConfigChannel+0x578>
 8102e3c:	4a42      	ldr	r2, [pc, #264]	; (8102f48 <HAL_ADC_ConfigChannel+0x680>)
 8102e3e:	e000      	b.n	8102e42 <HAL_ADC_ConfigChannel+0x57a>
 8102e40:	4a42      	ldr	r2, [pc, #264]	; (8102f4c <HAL_ADC_ConfigChannel+0x684>)
 8102e42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102e44:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8102e48:	4619      	mov	r1, r3
 8102e4a:	4610      	mov	r0, r2
 8102e4c:	f7ff fa21 	bl	8102292 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102e50:	4b41      	ldr	r3, [pc, #260]	; (8102f58 <HAL_ADC_ConfigChannel+0x690>)
 8102e52:	681b      	ldr	r3, [r3, #0]
 8102e54:	099b      	lsrs	r3, r3, #6
 8102e56:	4a41      	ldr	r2, [pc, #260]	; (8102f5c <HAL_ADC_ConfigChannel+0x694>)
 8102e58:	fba2 2303 	umull	r2, r3, r2, r3
 8102e5c:	099b      	lsrs	r3, r3, #6
 8102e5e:	3301      	adds	r3, #1
 8102e60:	005b      	lsls	r3, r3, #1
 8102e62:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8102e64:	e002      	b.n	8102e6c <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8102e66:	68bb      	ldr	r3, [r7, #8]
 8102e68:	3b01      	subs	r3, #1
 8102e6a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8102e6c:	68bb      	ldr	r3, [r7, #8]
 8102e6e:	2b00      	cmp	r3, #0
 8102e70:	d1f9      	bne.n	8102e66 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8102e72:	e05a      	b.n	8102f2a <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8102e74:	683b      	ldr	r3, [r7, #0]
 8102e76:	681b      	ldr	r3, [r3, #0]
 8102e78:	4a39      	ldr	r2, [pc, #228]	; (8102f60 <HAL_ADC_ConfigChannel+0x698>)
 8102e7a:	4293      	cmp	r3, r2
 8102e7c:	d11e      	bne.n	8102ebc <HAL_ADC_ConfigChannel+0x5f4>
 8102e7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102e80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8102e84:	2b00      	cmp	r3, #0
 8102e86:	d119      	bne.n	8102ebc <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102e88:	687b      	ldr	r3, [r7, #4]
 8102e8a:	681b      	ldr	r3, [r3, #0]
 8102e8c:	4a30      	ldr	r2, [pc, #192]	; (8102f50 <HAL_ADC_ConfigChannel+0x688>)
 8102e8e:	4293      	cmp	r3, r2
 8102e90:	d14b      	bne.n	8102f2a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8102e92:	687b      	ldr	r3, [r7, #4]
 8102e94:	681b      	ldr	r3, [r3, #0]
 8102e96:	4a2a      	ldr	r2, [pc, #168]	; (8102f40 <HAL_ADC_ConfigChannel+0x678>)
 8102e98:	4293      	cmp	r3, r2
 8102e9a:	d004      	beq.n	8102ea6 <HAL_ADC_ConfigChannel+0x5de>
 8102e9c:	687b      	ldr	r3, [r7, #4]
 8102e9e:	681b      	ldr	r3, [r3, #0]
 8102ea0:	4a28      	ldr	r2, [pc, #160]	; (8102f44 <HAL_ADC_ConfigChannel+0x67c>)
 8102ea2:	4293      	cmp	r3, r2
 8102ea4:	d101      	bne.n	8102eaa <HAL_ADC_ConfigChannel+0x5e2>
 8102ea6:	4a28      	ldr	r2, [pc, #160]	; (8102f48 <HAL_ADC_ConfigChannel+0x680>)
 8102ea8:	e000      	b.n	8102eac <HAL_ADC_ConfigChannel+0x5e4>
 8102eaa:	4a28      	ldr	r2, [pc, #160]	; (8102f4c <HAL_ADC_ConfigChannel+0x684>)
 8102eac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102eae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8102eb2:	4619      	mov	r1, r3
 8102eb4:	4610      	mov	r0, r2
 8102eb6:	f7ff f9ec 	bl	8102292 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102eba:	e036      	b.n	8102f2a <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8102ebc:	683b      	ldr	r3, [r7, #0]
 8102ebe:	681b      	ldr	r3, [r3, #0]
 8102ec0:	4a28      	ldr	r2, [pc, #160]	; (8102f64 <HAL_ADC_ConfigChannel+0x69c>)
 8102ec2:	4293      	cmp	r3, r2
 8102ec4:	d131      	bne.n	8102f2a <HAL_ADC_ConfigChannel+0x662>
 8102ec6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102ec8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8102ecc:	2b00      	cmp	r3, #0
 8102ece:	d12c      	bne.n	8102f2a <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8102ed0:	687b      	ldr	r3, [r7, #4]
 8102ed2:	681b      	ldr	r3, [r3, #0]
 8102ed4:	4a1e      	ldr	r2, [pc, #120]	; (8102f50 <HAL_ADC_ConfigChannel+0x688>)
 8102ed6:	4293      	cmp	r3, r2
 8102ed8:	d127      	bne.n	8102f2a <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8102eda:	687b      	ldr	r3, [r7, #4]
 8102edc:	681b      	ldr	r3, [r3, #0]
 8102ede:	4a18      	ldr	r2, [pc, #96]	; (8102f40 <HAL_ADC_ConfigChannel+0x678>)
 8102ee0:	4293      	cmp	r3, r2
 8102ee2:	d004      	beq.n	8102eee <HAL_ADC_ConfigChannel+0x626>
 8102ee4:	687b      	ldr	r3, [r7, #4]
 8102ee6:	681b      	ldr	r3, [r3, #0]
 8102ee8:	4a16      	ldr	r2, [pc, #88]	; (8102f44 <HAL_ADC_ConfigChannel+0x67c>)
 8102eea:	4293      	cmp	r3, r2
 8102eec:	d101      	bne.n	8102ef2 <HAL_ADC_ConfigChannel+0x62a>
 8102eee:	4a16      	ldr	r2, [pc, #88]	; (8102f48 <HAL_ADC_ConfigChannel+0x680>)
 8102ef0:	e000      	b.n	8102ef4 <HAL_ADC_ConfigChannel+0x62c>
 8102ef2:	4a16      	ldr	r2, [pc, #88]	; (8102f4c <HAL_ADC_ConfigChannel+0x684>)
 8102ef4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102ef6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8102efa:	4619      	mov	r1, r3
 8102efc:	4610      	mov	r0, r2
 8102efe:	f7ff f9c8 	bl	8102292 <LL_ADC_SetCommonPathInternalCh>
 8102f02:	e012      	b.n	8102f2a <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102f04:	687b      	ldr	r3, [r7, #4]
 8102f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102f08:	f043 0220 	orr.w	r2, r3, #32
 8102f0c:	687b      	ldr	r3, [r7, #4]
 8102f0e:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8102f10:	2301      	movs	r3, #1
 8102f12:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8102f16:	e008      	b.n	8102f2a <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102f18:	687b      	ldr	r3, [r7, #4]
 8102f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102f1c:	f043 0220 	orr.w	r2, r3, #32
 8102f20:	687b      	ldr	r3, [r7, #4]
 8102f22:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8102f24:	2301      	movs	r3, #1
 8102f26:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8102f2a:	687b      	ldr	r3, [r7, #4]
 8102f2c:	2200      	movs	r2, #0
 8102f2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8102f32:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8102f36:	4618      	mov	r0, r3
 8102f38:	3784      	adds	r7, #132	; 0x84
 8102f3a:	46bd      	mov	sp, r7
 8102f3c:	bd90      	pop	{r4, r7, pc}
 8102f3e:	bf00      	nop
 8102f40:	40022000 	.word	0x40022000
 8102f44:	40022100 	.word	0x40022100
 8102f48:	40022300 	.word	0x40022300
 8102f4c:	58026300 	.word	0x58026300
 8102f50:	58026000 	.word	0x58026000
 8102f54:	cb840000 	.word	0xcb840000
 8102f58:	10000000 	.word	0x10000000
 8102f5c:	053e2d63 	.word	0x053e2d63
 8102f60:	c7520000 	.word	0xc7520000
 8102f64:	cfb80000 	.word	0xcfb80000

08102f68 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8102f68:	b580      	push	{r7, lr}
 8102f6a:	b084      	sub	sp, #16
 8102f6c:	af00      	add	r7, sp, #0
 8102f6e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8102f70:	687b      	ldr	r3, [r7, #4]
 8102f72:	681b      	ldr	r3, [r3, #0]
 8102f74:	4a79      	ldr	r2, [pc, #484]	; (810315c <ADC_ConfigureBoostMode+0x1f4>)
 8102f76:	4293      	cmp	r3, r2
 8102f78:	d004      	beq.n	8102f84 <ADC_ConfigureBoostMode+0x1c>
 8102f7a:	687b      	ldr	r3, [r7, #4]
 8102f7c:	681b      	ldr	r3, [r3, #0]
 8102f7e:	4a78      	ldr	r2, [pc, #480]	; (8103160 <ADC_ConfigureBoostMode+0x1f8>)
 8102f80:	4293      	cmp	r3, r2
 8102f82:	d109      	bne.n	8102f98 <ADC_ConfigureBoostMode+0x30>
 8102f84:	4b77      	ldr	r3, [pc, #476]	; (8103164 <ADC_ConfigureBoostMode+0x1fc>)
 8102f86:	689b      	ldr	r3, [r3, #8]
 8102f88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8102f8c:	2b00      	cmp	r3, #0
 8102f8e:	bf14      	ite	ne
 8102f90:	2301      	movne	r3, #1
 8102f92:	2300      	moveq	r3, #0
 8102f94:	b2db      	uxtb	r3, r3
 8102f96:	e008      	b.n	8102faa <ADC_ConfigureBoostMode+0x42>
 8102f98:	4b73      	ldr	r3, [pc, #460]	; (8103168 <ADC_ConfigureBoostMode+0x200>)
 8102f9a:	689b      	ldr	r3, [r3, #8]
 8102f9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8102fa0:	2b00      	cmp	r3, #0
 8102fa2:	bf14      	ite	ne
 8102fa4:	2301      	movne	r3, #1
 8102fa6:	2300      	moveq	r3, #0
 8102fa8:	b2db      	uxtb	r3, r3
 8102faa:	2b00      	cmp	r3, #0
 8102fac:	d01c      	beq.n	8102fe8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8102fae:	f001 fd27 	bl	8104a00 <HAL_RCC_GetHCLKFreq>
 8102fb2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8102fb4:	687b      	ldr	r3, [r7, #4]
 8102fb6:	685b      	ldr	r3, [r3, #4]
 8102fb8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8102fbc:	d010      	beq.n	8102fe0 <ADC_ConfigureBoostMode+0x78>
 8102fbe:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8102fc2:	d871      	bhi.n	81030a8 <ADC_ConfigureBoostMode+0x140>
 8102fc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102fc8:	d002      	beq.n	8102fd0 <ADC_ConfigureBoostMode+0x68>
 8102fca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102fce:	d16b      	bne.n	81030a8 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8102fd0:	687b      	ldr	r3, [r7, #4]
 8102fd2:	685b      	ldr	r3, [r3, #4]
 8102fd4:	0c1b      	lsrs	r3, r3, #16
 8102fd6:	68fa      	ldr	r2, [r7, #12]
 8102fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8102fdc:	60fb      	str	r3, [r7, #12]
        break;
 8102fde:	e066      	b.n	81030ae <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8102fe0:	68fb      	ldr	r3, [r7, #12]
 8102fe2:	089b      	lsrs	r3, r3, #2
 8102fe4:	60fb      	str	r3, [r7, #12]
        break;
 8102fe6:	e062      	b.n	81030ae <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8102fe8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8102fec:	f002 fcac 	bl	8105948 <HAL_RCCEx_GetPeriphCLKFreq>
 8102ff0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8102ff2:	687b      	ldr	r3, [r7, #4]
 8102ff4:	685b      	ldr	r3, [r3, #4]
 8102ff6:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8102ffa:	d051      	beq.n	81030a0 <ADC_ConfigureBoostMode+0x138>
 8102ffc:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8103000:	d854      	bhi.n	81030ac <ADC_ConfigureBoostMode+0x144>
 8103002:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8103006:	d047      	beq.n	8103098 <ADC_ConfigureBoostMode+0x130>
 8103008:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 810300c:	d84e      	bhi.n	81030ac <ADC_ConfigureBoostMode+0x144>
 810300e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8103012:	d03d      	beq.n	8103090 <ADC_ConfigureBoostMode+0x128>
 8103014:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8103018:	d848      	bhi.n	81030ac <ADC_ConfigureBoostMode+0x144>
 810301a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810301e:	d033      	beq.n	8103088 <ADC_ConfigureBoostMode+0x120>
 8103020:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103024:	d842      	bhi.n	81030ac <ADC_ConfigureBoostMode+0x144>
 8103026:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 810302a:	d029      	beq.n	8103080 <ADC_ConfigureBoostMode+0x118>
 810302c:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8103030:	d83c      	bhi.n	81030ac <ADC_ConfigureBoostMode+0x144>
 8103032:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8103036:	d01a      	beq.n	810306e <ADC_ConfigureBoostMode+0x106>
 8103038:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 810303c:	d836      	bhi.n	81030ac <ADC_ConfigureBoostMode+0x144>
 810303e:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8103042:	d014      	beq.n	810306e <ADC_ConfigureBoostMode+0x106>
 8103044:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8103048:	d830      	bhi.n	81030ac <ADC_ConfigureBoostMode+0x144>
 810304a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810304e:	d00e      	beq.n	810306e <ADC_ConfigureBoostMode+0x106>
 8103050:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103054:	d82a      	bhi.n	81030ac <ADC_ConfigureBoostMode+0x144>
 8103056:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 810305a:	d008      	beq.n	810306e <ADC_ConfigureBoostMode+0x106>
 810305c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8103060:	d824      	bhi.n	81030ac <ADC_ConfigureBoostMode+0x144>
 8103062:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103066:	d002      	beq.n	810306e <ADC_ConfigureBoostMode+0x106>
 8103068:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 810306c:	d11e      	bne.n	81030ac <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 810306e:	687b      	ldr	r3, [r7, #4]
 8103070:	685b      	ldr	r3, [r3, #4]
 8103072:	0c9b      	lsrs	r3, r3, #18
 8103074:	005b      	lsls	r3, r3, #1
 8103076:	68fa      	ldr	r2, [r7, #12]
 8103078:	fbb2 f3f3 	udiv	r3, r2, r3
 810307c:	60fb      	str	r3, [r7, #12]
        break;
 810307e:	e016      	b.n	81030ae <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8103080:	68fb      	ldr	r3, [r7, #12]
 8103082:	091b      	lsrs	r3, r3, #4
 8103084:	60fb      	str	r3, [r7, #12]
        break;
 8103086:	e012      	b.n	81030ae <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8103088:	68fb      	ldr	r3, [r7, #12]
 810308a:	095b      	lsrs	r3, r3, #5
 810308c:	60fb      	str	r3, [r7, #12]
        break;
 810308e:	e00e      	b.n	81030ae <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8103090:	68fb      	ldr	r3, [r7, #12]
 8103092:	099b      	lsrs	r3, r3, #6
 8103094:	60fb      	str	r3, [r7, #12]
        break;
 8103096:	e00a      	b.n	81030ae <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8103098:	68fb      	ldr	r3, [r7, #12]
 810309a:	09db      	lsrs	r3, r3, #7
 810309c:	60fb      	str	r3, [r7, #12]
        break;
 810309e:	e006      	b.n	81030ae <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 81030a0:	68fb      	ldr	r3, [r7, #12]
 81030a2:	0a1b      	lsrs	r3, r3, #8
 81030a4:	60fb      	str	r3, [r7, #12]
        break;
 81030a6:	e002      	b.n	81030ae <ADC_ConfigureBoostMode+0x146>
        break;
 81030a8:	bf00      	nop
 81030aa:	e000      	b.n	81030ae <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 81030ac:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 81030ae:	f7ff f8d1 	bl	8102254 <HAL_GetREVID>
 81030b2:	4603      	mov	r3, r0
 81030b4:	f241 0203 	movw	r2, #4099	; 0x1003
 81030b8:	4293      	cmp	r3, r2
 81030ba:	d815      	bhi.n	81030e8 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 81030bc:	68fb      	ldr	r3, [r7, #12]
 81030be:	4a2b      	ldr	r2, [pc, #172]	; (810316c <ADC_ConfigureBoostMode+0x204>)
 81030c0:	4293      	cmp	r3, r2
 81030c2:	d908      	bls.n	81030d6 <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 81030c4:	687b      	ldr	r3, [r7, #4]
 81030c6:	681b      	ldr	r3, [r3, #0]
 81030c8:	689a      	ldr	r2, [r3, #8]
 81030ca:	687b      	ldr	r3, [r7, #4]
 81030cc:	681b      	ldr	r3, [r3, #0]
 81030ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 81030d2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 81030d4:	e03e      	b.n	8103154 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 81030d6:	687b      	ldr	r3, [r7, #4]
 81030d8:	681b      	ldr	r3, [r3, #0]
 81030da:	689a      	ldr	r2, [r3, #8]
 81030dc:	687b      	ldr	r3, [r7, #4]
 81030de:	681b      	ldr	r3, [r3, #0]
 81030e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 81030e4:	609a      	str	r2, [r3, #8]
}
 81030e6:	e035      	b.n	8103154 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 81030e8:	68fb      	ldr	r3, [r7, #12]
 81030ea:	085b      	lsrs	r3, r3, #1
 81030ec:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 81030ee:	68fb      	ldr	r3, [r7, #12]
 81030f0:	4a1f      	ldr	r2, [pc, #124]	; (8103170 <ADC_ConfigureBoostMode+0x208>)
 81030f2:	4293      	cmp	r3, r2
 81030f4:	d808      	bhi.n	8103108 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 81030f6:	687b      	ldr	r3, [r7, #4]
 81030f8:	681b      	ldr	r3, [r3, #0]
 81030fa:	689a      	ldr	r2, [r3, #8]
 81030fc:	687b      	ldr	r3, [r7, #4]
 81030fe:	681b      	ldr	r3, [r3, #0]
 8103100:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8103104:	609a      	str	r2, [r3, #8]
}
 8103106:	e025      	b.n	8103154 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8103108:	68fb      	ldr	r3, [r7, #12]
 810310a:	4a1a      	ldr	r2, [pc, #104]	; (8103174 <ADC_ConfigureBoostMode+0x20c>)
 810310c:	4293      	cmp	r3, r2
 810310e:	d80a      	bhi.n	8103126 <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8103110:	687b      	ldr	r3, [r7, #4]
 8103112:	681b      	ldr	r3, [r3, #0]
 8103114:	689b      	ldr	r3, [r3, #8]
 8103116:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810311a:	687b      	ldr	r3, [r7, #4]
 810311c:	681b      	ldr	r3, [r3, #0]
 810311e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8103122:	609a      	str	r2, [r3, #8]
}
 8103124:	e016      	b.n	8103154 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 8103126:	68fb      	ldr	r3, [r7, #12]
 8103128:	4a13      	ldr	r2, [pc, #76]	; (8103178 <ADC_ConfigureBoostMode+0x210>)
 810312a:	4293      	cmp	r3, r2
 810312c:	d80a      	bhi.n	8103144 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 810312e:	687b      	ldr	r3, [r7, #4]
 8103130:	681b      	ldr	r3, [r3, #0]
 8103132:	689b      	ldr	r3, [r3, #8]
 8103134:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103138:	687b      	ldr	r3, [r7, #4]
 810313a:	681b      	ldr	r3, [r3, #0]
 810313c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8103140:	609a      	str	r2, [r3, #8]
}
 8103142:	e007      	b.n	8103154 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8103144:	687b      	ldr	r3, [r7, #4]
 8103146:	681b      	ldr	r3, [r3, #0]
 8103148:	689a      	ldr	r2, [r3, #8]
 810314a:	687b      	ldr	r3, [r7, #4]
 810314c:	681b      	ldr	r3, [r3, #0]
 810314e:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8103152:	609a      	str	r2, [r3, #8]
}
 8103154:	bf00      	nop
 8103156:	3710      	adds	r7, #16
 8103158:	46bd      	mov	sp, r7
 810315a:	bd80      	pop	{r7, pc}
 810315c:	40022000 	.word	0x40022000
 8103160:	40022100 	.word	0x40022100
 8103164:	40022300 	.word	0x40022300
 8103168:	58026300 	.word	0x58026300
 810316c:	01312d00 	.word	0x01312d00
 8103170:	005f5e10 	.word	0x005f5e10
 8103174:	00bebc20 	.word	0x00bebc20
 8103178:	017d7840 	.word	0x017d7840

0810317c <LL_ADC_IsEnabled>:
{
 810317c:	b480      	push	{r7}
 810317e:	b083      	sub	sp, #12
 8103180:	af00      	add	r7, sp, #0
 8103182:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8103184:	687b      	ldr	r3, [r7, #4]
 8103186:	689b      	ldr	r3, [r3, #8]
 8103188:	f003 0301 	and.w	r3, r3, #1
 810318c:	2b01      	cmp	r3, #1
 810318e:	d101      	bne.n	8103194 <LL_ADC_IsEnabled+0x18>
 8103190:	2301      	movs	r3, #1
 8103192:	e000      	b.n	8103196 <LL_ADC_IsEnabled+0x1a>
 8103194:	2300      	movs	r3, #0
}
 8103196:	4618      	mov	r0, r3
 8103198:	370c      	adds	r7, #12
 810319a:	46bd      	mov	sp, r7
 810319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 81031a0:	4770      	bx	lr

081031a2 <LL_ADC_REG_IsConversionOngoing>:
{
 81031a2:	b480      	push	{r7}
 81031a4:	b083      	sub	sp, #12
 81031a6:	af00      	add	r7, sp, #0
 81031a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 81031aa:	687b      	ldr	r3, [r7, #4]
 81031ac:	689b      	ldr	r3, [r3, #8]
 81031ae:	f003 0304 	and.w	r3, r3, #4
 81031b2:	2b04      	cmp	r3, #4
 81031b4:	d101      	bne.n	81031ba <LL_ADC_REG_IsConversionOngoing+0x18>
 81031b6:	2301      	movs	r3, #1
 81031b8:	e000      	b.n	81031bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 81031ba:	2300      	movs	r3, #0
}
 81031bc:	4618      	mov	r0, r3
 81031be:	370c      	adds	r7, #12
 81031c0:	46bd      	mov	sp, r7
 81031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81031c6:	4770      	bx	lr

081031c8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 81031c8:	b590      	push	{r4, r7, lr}
 81031ca:	b09f      	sub	sp, #124	; 0x7c
 81031cc:	af00      	add	r7, sp, #0
 81031ce:	6078      	str	r0, [r7, #4]
 81031d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81031d2:	2300      	movs	r3, #0
 81031d4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 81031d8:	687b      	ldr	r3, [r7, #4]
 81031da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 81031de:	2b01      	cmp	r3, #1
 81031e0:	d101      	bne.n	81031e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 81031e2:	2302      	movs	r3, #2
 81031e4:	e0c4      	b.n	8103370 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 81031e6:	687b      	ldr	r3, [r7, #4]
 81031e8:	2201      	movs	r2, #1
 81031ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 81031ee:	2300      	movs	r3, #0
 81031f0:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 81031f2:	2300      	movs	r3, #0
 81031f4:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 81031f6:	687b      	ldr	r3, [r7, #4]
 81031f8:	681b      	ldr	r3, [r3, #0]
 81031fa:	4a5f      	ldr	r2, [pc, #380]	; (8103378 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81031fc:	4293      	cmp	r3, r2
 81031fe:	d102      	bne.n	8103206 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8103200:	4b5e      	ldr	r3, [pc, #376]	; (810337c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103202:	60bb      	str	r3, [r7, #8]
 8103204:	e001      	b.n	810320a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8103206:	2300      	movs	r3, #0
 8103208:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 810320a:	68bb      	ldr	r3, [r7, #8]
 810320c:	2b00      	cmp	r3, #0
 810320e:	d10b      	bne.n	8103228 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103210:	687b      	ldr	r3, [r7, #4]
 8103212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103214:	f043 0220 	orr.w	r2, r3, #32
 8103218:	687b      	ldr	r3, [r7, #4]
 810321a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 810321c:	687b      	ldr	r3, [r7, #4]
 810321e:	2200      	movs	r2, #0
 8103220:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8103224:	2301      	movs	r3, #1
 8103226:	e0a3      	b.n	8103370 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8103228:	68bb      	ldr	r3, [r7, #8]
 810322a:	4618      	mov	r0, r3
 810322c:	f7ff ffb9 	bl	81031a2 <LL_ADC_REG_IsConversionOngoing>
 8103230:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8103232:	687b      	ldr	r3, [r7, #4]
 8103234:	681b      	ldr	r3, [r3, #0]
 8103236:	4618      	mov	r0, r3
 8103238:	f7ff ffb3 	bl	81031a2 <LL_ADC_REG_IsConversionOngoing>
 810323c:	4603      	mov	r3, r0
 810323e:	2b00      	cmp	r3, #0
 8103240:	f040 8085 	bne.w	810334e <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8103244:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8103246:	2b00      	cmp	r3, #0
 8103248:	f040 8081 	bne.w	810334e <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 810324c:	687b      	ldr	r3, [r7, #4]
 810324e:	681b      	ldr	r3, [r3, #0]
 8103250:	4a49      	ldr	r2, [pc, #292]	; (8103378 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103252:	4293      	cmp	r3, r2
 8103254:	d004      	beq.n	8103260 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8103256:	687b      	ldr	r3, [r7, #4]
 8103258:	681b      	ldr	r3, [r3, #0]
 810325a:	4a48      	ldr	r2, [pc, #288]	; (810337c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810325c:	4293      	cmp	r3, r2
 810325e:	d101      	bne.n	8103264 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 8103260:	4b47      	ldr	r3, [pc, #284]	; (8103380 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8103262:	e000      	b.n	8103266 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8103264:	4b47      	ldr	r3, [pc, #284]	; (8103384 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8103266:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103268:	683b      	ldr	r3, [r7, #0]
 810326a:	681b      	ldr	r3, [r3, #0]
 810326c:	2b00      	cmp	r3, #0
 810326e:	d03b      	beq.n	81032e8 <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8103270:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103272:	689b      	ldr	r3, [r3, #8]
 8103274:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8103278:	683b      	ldr	r3, [r7, #0]
 810327a:	685b      	ldr	r3, [r3, #4]
 810327c:	431a      	orrs	r2, r3
 810327e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8103280:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8103282:	687b      	ldr	r3, [r7, #4]
 8103284:	681b      	ldr	r3, [r3, #0]
 8103286:	4a3c      	ldr	r2, [pc, #240]	; (8103378 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103288:	4293      	cmp	r3, r2
 810328a:	d004      	beq.n	8103296 <HAL_ADCEx_MultiModeConfigChannel+0xce>
 810328c:	687b      	ldr	r3, [r7, #4]
 810328e:	681b      	ldr	r3, [r3, #0]
 8103290:	4a3a      	ldr	r2, [pc, #232]	; (810337c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103292:	4293      	cmp	r3, r2
 8103294:	d10e      	bne.n	81032b4 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8103296:	4838      	ldr	r0, [pc, #224]	; (8103378 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103298:	f7ff ff70 	bl	810317c <LL_ADC_IsEnabled>
 810329c:	4604      	mov	r4, r0
 810329e:	4837      	ldr	r0, [pc, #220]	; (810337c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81032a0:	f7ff ff6c 	bl	810317c <LL_ADC_IsEnabled>
 81032a4:	4603      	mov	r3, r0
 81032a6:	4323      	orrs	r3, r4
 81032a8:	2b00      	cmp	r3, #0
 81032aa:	bf0c      	ite	eq
 81032ac:	2301      	moveq	r3, #1
 81032ae:	2300      	movne	r3, #0
 81032b0:	b2db      	uxtb	r3, r3
 81032b2:	e008      	b.n	81032c6 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 81032b4:	4834      	ldr	r0, [pc, #208]	; (8103388 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 81032b6:	f7ff ff61 	bl	810317c <LL_ADC_IsEnabled>
 81032ba:	4603      	mov	r3, r0
 81032bc:	2b00      	cmp	r3, #0
 81032be:	bf0c      	ite	eq
 81032c0:	2301      	moveq	r3, #1
 81032c2:	2300      	movne	r3, #0
 81032c4:	b2db      	uxtb	r3, r3
 81032c6:	2b00      	cmp	r3, #0
 81032c8:	d04b      	beq.n	8103362 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 81032ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81032cc:	689b      	ldr	r3, [r3, #8]
 81032ce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 81032d2:	f023 030f 	bic.w	r3, r3, #15
 81032d6:	683a      	ldr	r2, [r7, #0]
 81032d8:	6811      	ldr	r1, [r2, #0]
 81032da:	683a      	ldr	r2, [r7, #0]
 81032dc:	6892      	ldr	r2, [r2, #8]
 81032de:	430a      	orrs	r2, r1
 81032e0:	431a      	orrs	r2, r3
 81032e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81032e4:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81032e6:	e03c      	b.n	8103362 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 81032e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81032ea:	689b      	ldr	r3, [r3, #8]
 81032ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 81032f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81032f2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81032f4:	687b      	ldr	r3, [r7, #4]
 81032f6:	681b      	ldr	r3, [r3, #0]
 81032f8:	4a1f      	ldr	r2, [pc, #124]	; (8103378 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81032fa:	4293      	cmp	r3, r2
 81032fc:	d004      	beq.n	8103308 <HAL_ADCEx_MultiModeConfigChannel+0x140>
 81032fe:	687b      	ldr	r3, [r7, #4]
 8103300:	681b      	ldr	r3, [r3, #0]
 8103302:	4a1e      	ldr	r2, [pc, #120]	; (810337c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103304:	4293      	cmp	r3, r2
 8103306:	d10e      	bne.n	8103326 <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 8103308:	481b      	ldr	r0, [pc, #108]	; (8103378 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810330a:	f7ff ff37 	bl	810317c <LL_ADC_IsEnabled>
 810330e:	4604      	mov	r4, r0
 8103310:	481a      	ldr	r0, [pc, #104]	; (810337c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103312:	f7ff ff33 	bl	810317c <LL_ADC_IsEnabled>
 8103316:	4603      	mov	r3, r0
 8103318:	4323      	orrs	r3, r4
 810331a:	2b00      	cmp	r3, #0
 810331c:	bf0c      	ite	eq
 810331e:	2301      	moveq	r3, #1
 8103320:	2300      	movne	r3, #0
 8103322:	b2db      	uxtb	r3, r3
 8103324:	e008      	b.n	8103338 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8103326:	4818      	ldr	r0, [pc, #96]	; (8103388 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8103328:	f7ff ff28 	bl	810317c <LL_ADC_IsEnabled>
 810332c:	4603      	mov	r3, r0
 810332e:	2b00      	cmp	r3, #0
 8103330:	bf0c      	ite	eq
 8103332:	2301      	moveq	r3, #1
 8103334:	2300      	movne	r3, #0
 8103336:	b2db      	uxtb	r3, r3
 8103338:	2b00      	cmp	r3, #0
 810333a:	d012      	beq.n	8103362 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 810333c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810333e:	689b      	ldr	r3, [r3, #8]
 8103340:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8103344:	f023 030f 	bic.w	r3, r3, #15
 8103348:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 810334a:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 810334c:	e009      	b.n	8103362 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 810334e:	687b      	ldr	r3, [r7, #4]
 8103350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103352:	f043 0220 	orr.w	r2, r3, #32
 8103356:	687b      	ldr	r3, [r7, #4]
 8103358:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 810335a:	2301      	movs	r3, #1
 810335c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8103360:	e000      	b.n	8103364 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103362:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8103364:	687b      	ldr	r3, [r7, #4]
 8103366:	2200      	movs	r2, #0
 8103368:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 810336c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8103370:	4618      	mov	r0, r3
 8103372:	377c      	adds	r7, #124	; 0x7c
 8103374:	46bd      	mov	sp, r7
 8103376:	bd90      	pop	{r4, r7, pc}
 8103378:	40022000 	.word	0x40022000
 810337c:	40022100 	.word	0x40022100
 8103380:	40022300 	.word	0x40022300
 8103384:	58026300 	.word	0x58026300
 8103388:	58026000 	.word	0x58026000

0810338c <__NVIC_SetPriorityGrouping>:
{
 810338c:	b480      	push	{r7}
 810338e:	b085      	sub	sp, #20
 8103390:	af00      	add	r7, sp, #0
 8103392:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8103394:	687b      	ldr	r3, [r7, #4]
 8103396:	f003 0307 	and.w	r3, r3, #7
 810339a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 810339c:	4b0c      	ldr	r3, [pc, #48]	; (81033d0 <__NVIC_SetPriorityGrouping+0x44>)
 810339e:	68db      	ldr	r3, [r3, #12]
 81033a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81033a2:	68ba      	ldr	r2, [r7, #8]
 81033a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 81033a8:	4013      	ands	r3, r2
 81033aa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81033ac:	68fb      	ldr	r3, [r7, #12]
 81033ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81033b0:	68bb      	ldr	r3, [r7, #8]
 81033b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81033b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81033b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81033bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81033be:	4a04      	ldr	r2, [pc, #16]	; (81033d0 <__NVIC_SetPriorityGrouping+0x44>)
 81033c0:	68bb      	ldr	r3, [r7, #8]
 81033c2:	60d3      	str	r3, [r2, #12]
}
 81033c4:	bf00      	nop
 81033c6:	3714      	adds	r7, #20
 81033c8:	46bd      	mov	sp, r7
 81033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033ce:	4770      	bx	lr
 81033d0:	e000ed00 	.word	0xe000ed00

081033d4 <__NVIC_GetPriorityGrouping>:
{
 81033d4:	b480      	push	{r7}
 81033d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81033d8:	4b04      	ldr	r3, [pc, #16]	; (81033ec <__NVIC_GetPriorityGrouping+0x18>)
 81033da:	68db      	ldr	r3, [r3, #12]
 81033dc:	0a1b      	lsrs	r3, r3, #8
 81033de:	f003 0307 	and.w	r3, r3, #7
}
 81033e2:	4618      	mov	r0, r3
 81033e4:	46bd      	mov	sp, r7
 81033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81033ea:	4770      	bx	lr
 81033ec:	e000ed00 	.word	0xe000ed00

081033f0 <__NVIC_EnableIRQ>:
{
 81033f0:	b480      	push	{r7}
 81033f2:	b083      	sub	sp, #12
 81033f4:	af00      	add	r7, sp, #0
 81033f6:	4603      	mov	r3, r0
 81033f8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81033fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81033fe:	2b00      	cmp	r3, #0
 8103400:	db0b      	blt.n	810341a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8103402:	88fb      	ldrh	r3, [r7, #6]
 8103404:	f003 021f 	and.w	r2, r3, #31
 8103408:	4907      	ldr	r1, [pc, #28]	; (8103428 <__NVIC_EnableIRQ+0x38>)
 810340a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810340e:	095b      	lsrs	r3, r3, #5
 8103410:	2001      	movs	r0, #1
 8103412:	fa00 f202 	lsl.w	r2, r0, r2
 8103416:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 810341a:	bf00      	nop
 810341c:	370c      	adds	r7, #12
 810341e:	46bd      	mov	sp, r7
 8103420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103424:	4770      	bx	lr
 8103426:	bf00      	nop
 8103428:	e000e100 	.word	0xe000e100

0810342c <__NVIC_SetPriority>:
{
 810342c:	b480      	push	{r7}
 810342e:	b083      	sub	sp, #12
 8103430:	af00      	add	r7, sp, #0
 8103432:	4603      	mov	r3, r0
 8103434:	6039      	str	r1, [r7, #0]
 8103436:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103438:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810343c:	2b00      	cmp	r3, #0
 810343e:	db0a      	blt.n	8103456 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103440:	683b      	ldr	r3, [r7, #0]
 8103442:	b2da      	uxtb	r2, r3
 8103444:	490c      	ldr	r1, [pc, #48]	; (8103478 <__NVIC_SetPriority+0x4c>)
 8103446:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810344a:	0112      	lsls	r2, r2, #4
 810344c:	b2d2      	uxtb	r2, r2
 810344e:	440b      	add	r3, r1
 8103450:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8103454:	e00a      	b.n	810346c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103456:	683b      	ldr	r3, [r7, #0]
 8103458:	b2da      	uxtb	r2, r3
 810345a:	4908      	ldr	r1, [pc, #32]	; (810347c <__NVIC_SetPriority+0x50>)
 810345c:	88fb      	ldrh	r3, [r7, #6]
 810345e:	f003 030f 	and.w	r3, r3, #15
 8103462:	3b04      	subs	r3, #4
 8103464:	0112      	lsls	r2, r2, #4
 8103466:	b2d2      	uxtb	r2, r2
 8103468:	440b      	add	r3, r1
 810346a:	761a      	strb	r2, [r3, #24]
}
 810346c:	bf00      	nop
 810346e:	370c      	adds	r7, #12
 8103470:	46bd      	mov	sp, r7
 8103472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103476:	4770      	bx	lr
 8103478:	e000e100 	.word	0xe000e100
 810347c:	e000ed00 	.word	0xe000ed00

08103480 <NVIC_EncodePriority>:
{
 8103480:	b480      	push	{r7}
 8103482:	b089      	sub	sp, #36	; 0x24
 8103484:	af00      	add	r7, sp, #0
 8103486:	60f8      	str	r0, [r7, #12]
 8103488:	60b9      	str	r1, [r7, #8]
 810348a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 810348c:	68fb      	ldr	r3, [r7, #12]
 810348e:	f003 0307 	and.w	r3, r3, #7
 8103492:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8103494:	69fb      	ldr	r3, [r7, #28]
 8103496:	f1c3 0307 	rsb	r3, r3, #7
 810349a:	2b04      	cmp	r3, #4
 810349c:	bf28      	it	cs
 810349e:	2304      	movcs	r3, #4
 81034a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81034a2:	69fb      	ldr	r3, [r7, #28]
 81034a4:	3304      	adds	r3, #4
 81034a6:	2b06      	cmp	r3, #6
 81034a8:	d902      	bls.n	81034b0 <NVIC_EncodePriority+0x30>
 81034aa:	69fb      	ldr	r3, [r7, #28]
 81034ac:	3b03      	subs	r3, #3
 81034ae:	e000      	b.n	81034b2 <NVIC_EncodePriority+0x32>
 81034b0:	2300      	movs	r3, #0
 81034b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81034b4:	f04f 32ff 	mov.w	r2, #4294967295
 81034b8:	69bb      	ldr	r3, [r7, #24]
 81034ba:	fa02 f303 	lsl.w	r3, r2, r3
 81034be:	43da      	mvns	r2, r3
 81034c0:	68bb      	ldr	r3, [r7, #8]
 81034c2:	401a      	ands	r2, r3
 81034c4:	697b      	ldr	r3, [r7, #20]
 81034c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81034c8:	f04f 31ff 	mov.w	r1, #4294967295
 81034cc:	697b      	ldr	r3, [r7, #20]
 81034ce:	fa01 f303 	lsl.w	r3, r1, r3
 81034d2:	43d9      	mvns	r1, r3
 81034d4:	687b      	ldr	r3, [r7, #4]
 81034d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81034d8:	4313      	orrs	r3, r2
}
 81034da:	4618      	mov	r0, r3
 81034dc:	3724      	adds	r7, #36	; 0x24
 81034de:	46bd      	mov	sp, r7
 81034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034e4:	4770      	bx	lr
	...

081034e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81034e8:	b580      	push	{r7, lr}
 81034ea:	b082      	sub	sp, #8
 81034ec:	af00      	add	r7, sp, #0
 81034ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81034f0:	687b      	ldr	r3, [r7, #4]
 81034f2:	3b01      	subs	r3, #1
 81034f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81034f8:	d301      	bcc.n	81034fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81034fa:	2301      	movs	r3, #1
 81034fc:	e00f      	b.n	810351e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81034fe:	4a0a      	ldr	r2, [pc, #40]	; (8103528 <SysTick_Config+0x40>)
 8103500:	687b      	ldr	r3, [r7, #4]
 8103502:	3b01      	subs	r3, #1
 8103504:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8103506:	210f      	movs	r1, #15
 8103508:	f04f 30ff 	mov.w	r0, #4294967295
 810350c:	f7ff ff8e 	bl	810342c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8103510:	4b05      	ldr	r3, [pc, #20]	; (8103528 <SysTick_Config+0x40>)
 8103512:	2200      	movs	r2, #0
 8103514:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8103516:	4b04      	ldr	r3, [pc, #16]	; (8103528 <SysTick_Config+0x40>)
 8103518:	2207      	movs	r2, #7
 810351a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 810351c:	2300      	movs	r3, #0
}
 810351e:	4618      	mov	r0, r3
 8103520:	3708      	adds	r7, #8
 8103522:	46bd      	mov	sp, r7
 8103524:	bd80      	pop	{r7, pc}
 8103526:	bf00      	nop
 8103528:	e000e010 	.word	0xe000e010

0810352c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 810352c:	b580      	push	{r7, lr}
 810352e:	b082      	sub	sp, #8
 8103530:	af00      	add	r7, sp, #0
 8103532:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8103534:	6878      	ldr	r0, [r7, #4]
 8103536:	f7ff ff29 	bl	810338c <__NVIC_SetPriorityGrouping>
}
 810353a:	bf00      	nop
 810353c:	3708      	adds	r7, #8
 810353e:	46bd      	mov	sp, r7
 8103540:	bd80      	pop	{r7, pc}

08103542 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8103542:	b580      	push	{r7, lr}
 8103544:	b086      	sub	sp, #24
 8103546:	af00      	add	r7, sp, #0
 8103548:	4603      	mov	r3, r0
 810354a:	60b9      	str	r1, [r7, #8]
 810354c:	607a      	str	r2, [r7, #4]
 810354e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8103550:	f7ff ff40 	bl	81033d4 <__NVIC_GetPriorityGrouping>
 8103554:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8103556:	687a      	ldr	r2, [r7, #4]
 8103558:	68b9      	ldr	r1, [r7, #8]
 810355a:	6978      	ldr	r0, [r7, #20]
 810355c:	f7ff ff90 	bl	8103480 <NVIC_EncodePriority>
 8103560:	4602      	mov	r2, r0
 8103562:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8103566:	4611      	mov	r1, r2
 8103568:	4618      	mov	r0, r3
 810356a:	f7ff ff5f 	bl	810342c <__NVIC_SetPriority>
}
 810356e:	bf00      	nop
 8103570:	3718      	adds	r7, #24
 8103572:	46bd      	mov	sp, r7
 8103574:	bd80      	pop	{r7, pc}

08103576 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8103576:	b580      	push	{r7, lr}
 8103578:	b082      	sub	sp, #8
 810357a:	af00      	add	r7, sp, #0
 810357c:	4603      	mov	r3, r0
 810357e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8103580:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103584:	4618      	mov	r0, r3
 8103586:	f7ff ff33 	bl	81033f0 <__NVIC_EnableIRQ>
}
 810358a:	bf00      	nop
 810358c:	3708      	adds	r7, #8
 810358e:	46bd      	mov	sp, r7
 8103590:	bd80      	pop	{r7, pc}

08103592 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8103592:	b580      	push	{r7, lr}
 8103594:	b082      	sub	sp, #8
 8103596:	af00      	add	r7, sp, #0
 8103598:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 810359a:	6878      	ldr	r0, [r7, #4]
 810359c:	f7ff ffa4 	bl	81034e8 <SysTick_Config>
 81035a0:	4603      	mov	r3, r0
}
 81035a2:	4618      	mov	r0, r3
 81035a4:	3708      	adds	r7, #8
 81035a6:	46bd      	mov	sp, r7
 81035a8:	bd80      	pop	{r7, pc}
	...

081035ac <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81035ac:	b480      	push	{r7}
 81035ae:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81035b0:	4b07      	ldr	r3, [pc, #28]	; (81035d0 <HAL_GetCurrentCPUID+0x24>)
 81035b2:	681b      	ldr	r3, [r3, #0]
 81035b4:	091b      	lsrs	r3, r3, #4
 81035b6:	f003 030f 	and.w	r3, r3, #15
 81035ba:	2b07      	cmp	r3, #7
 81035bc:	d101      	bne.n	81035c2 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 81035be:	2303      	movs	r3, #3
 81035c0:	e000      	b.n	81035c4 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 81035c2:	2301      	movs	r3, #1
  }
}
 81035c4:	4618      	mov	r0, r3
 81035c6:	46bd      	mov	sp, r7
 81035c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81035cc:	4770      	bx	lr
 81035ce:	bf00      	nop
 81035d0:	e000ed00 	.word	0xe000ed00

081035d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 81035d4:	b480      	push	{r7}
 81035d6:	b089      	sub	sp, #36	; 0x24
 81035d8:	af00      	add	r7, sp, #0
 81035da:	6078      	str	r0, [r7, #4]
 81035dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 81035de:	2300      	movs	r3, #0
 81035e0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 81035e2:	4b89      	ldr	r3, [pc, #548]	; (8103808 <HAL_GPIO_Init+0x234>)
 81035e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81035e6:	e194      	b.n	8103912 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 81035e8:	683b      	ldr	r3, [r7, #0]
 81035ea:	681a      	ldr	r2, [r3, #0]
 81035ec:	2101      	movs	r1, #1
 81035ee:	69fb      	ldr	r3, [r7, #28]
 81035f0:	fa01 f303 	lsl.w	r3, r1, r3
 81035f4:	4013      	ands	r3, r2
 81035f6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 81035f8:	693b      	ldr	r3, [r7, #16]
 81035fa:	2b00      	cmp	r3, #0
 81035fc:	f000 8186 	beq.w	810390c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8103600:	683b      	ldr	r3, [r7, #0]
 8103602:	685b      	ldr	r3, [r3, #4]
 8103604:	f003 0303 	and.w	r3, r3, #3
 8103608:	2b01      	cmp	r3, #1
 810360a:	d005      	beq.n	8103618 <HAL_GPIO_Init+0x44>
 810360c:	683b      	ldr	r3, [r7, #0]
 810360e:	685b      	ldr	r3, [r3, #4]
 8103610:	f003 0303 	and.w	r3, r3, #3
 8103614:	2b02      	cmp	r3, #2
 8103616:	d130      	bne.n	810367a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8103618:	687b      	ldr	r3, [r7, #4]
 810361a:	689b      	ldr	r3, [r3, #8]
 810361c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 810361e:	69fb      	ldr	r3, [r7, #28]
 8103620:	005b      	lsls	r3, r3, #1
 8103622:	2203      	movs	r2, #3
 8103624:	fa02 f303 	lsl.w	r3, r2, r3
 8103628:	43db      	mvns	r3, r3
 810362a:	69ba      	ldr	r2, [r7, #24]
 810362c:	4013      	ands	r3, r2
 810362e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8103630:	683b      	ldr	r3, [r7, #0]
 8103632:	68da      	ldr	r2, [r3, #12]
 8103634:	69fb      	ldr	r3, [r7, #28]
 8103636:	005b      	lsls	r3, r3, #1
 8103638:	fa02 f303 	lsl.w	r3, r2, r3
 810363c:	69ba      	ldr	r2, [r7, #24]
 810363e:	4313      	orrs	r3, r2
 8103640:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8103642:	687b      	ldr	r3, [r7, #4]
 8103644:	69ba      	ldr	r2, [r7, #24]
 8103646:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8103648:	687b      	ldr	r3, [r7, #4]
 810364a:	685b      	ldr	r3, [r3, #4]
 810364c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 810364e:	2201      	movs	r2, #1
 8103650:	69fb      	ldr	r3, [r7, #28]
 8103652:	fa02 f303 	lsl.w	r3, r2, r3
 8103656:	43db      	mvns	r3, r3
 8103658:	69ba      	ldr	r2, [r7, #24]
 810365a:	4013      	ands	r3, r2
 810365c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 810365e:	683b      	ldr	r3, [r7, #0]
 8103660:	685b      	ldr	r3, [r3, #4]
 8103662:	091b      	lsrs	r3, r3, #4
 8103664:	f003 0201 	and.w	r2, r3, #1
 8103668:	69fb      	ldr	r3, [r7, #28]
 810366a:	fa02 f303 	lsl.w	r3, r2, r3
 810366e:	69ba      	ldr	r2, [r7, #24]
 8103670:	4313      	orrs	r3, r2
 8103672:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8103674:	687b      	ldr	r3, [r7, #4]
 8103676:	69ba      	ldr	r2, [r7, #24]
 8103678:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810367a:	683b      	ldr	r3, [r7, #0]
 810367c:	685b      	ldr	r3, [r3, #4]
 810367e:	f003 0303 	and.w	r3, r3, #3
 8103682:	2b03      	cmp	r3, #3
 8103684:	d017      	beq.n	81036b6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8103686:	687b      	ldr	r3, [r7, #4]
 8103688:	68db      	ldr	r3, [r3, #12]
 810368a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 810368c:	69fb      	ldr	r3, [r7, #28]
 810368e:	005b      	lsls	r3, r3, #1
 8103690:	2203      	movs	r2, #3
 8103692:	fa02 f303 	lsl.w	r3, r2, r3
 8103696:	43db      	mvns	r3, r3
 8103698:	69ba      	ldr	r2, [r7, #24]
 810369a:	4013      	ands	r3, r2
 810369c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 810369e:	683b      	ldr	r3, [r7, #0]
 81036a0:	689a      	ldr	r2, [r3, #8]
 81036a2:	69fb      	ldr	r3, [r7, #28]
 81036a4:	005b      	lsls	r3, r3, #1
 81036a6:	fa02 f303 	lsl.w	r3, r2, r3
 81036aa:	69ba      	ldr	r2, [r7, #24]
 81036ac:	4313      	orrs	r3, r2
 81036ae:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 81036b0:	687b      	ldr	r3, [r7, #4]
 81036b2:	69ba      	ldr	r2, [r7, #24]
 81036b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 81036b6:	683b      	ldr	r3, [r7, #0]
 81036b8:	685b      	ldr	r3, [r3, #4]
 81036ba:	f003 0303 	and.w	r3, r3, #3
 81036be:	2b02      	cmp	r3, #2
 81036c0:	d123      	bne.n	810370a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 81036c2:	69fb      	ldr	r3, [r7, #28]
 81036c4:	08da      	lsrs	r2, r3, #3
 81036c6:	687b      	ldr	r3, [r7, #4]
 81036c8:	3208      	adds	r2, #8
 81036ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 81036ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 81036d0:	69fb      	ldr	r3, [r7, #28]
 81036d2:	f003 0307 	and.w	r3, r3, #7
 81036d6:	009b      	lsls	r3, r3, #2
 81036d8:	220f      	movs	r2, #15
 81036da:	fa02 f303 	lsl.w	r3, r2, r3
 81036de:	43db      	mvns	r3, r3
 81036e0:	69ba      	ldr	r2, [r7, #24]
 81036e2:	4013      	ands	r3, r2
 81036e4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 81036e6:	683b      	ldr	r3, [r7, #0]
 81036e8:	691a      	ldr	r2, [r3, #16]
 81036ea:	69fb      	ldr	r3, [r7, #28]
 81036ec:	f003 0307 	and.w	r3, r3, #7
 81036f0:	009b      	lsls	r3, r3, #2
 81036f2:	fa02 f303 	lsl.w	r3, r2, r3
 81036f6:	69ba      	ldr	r2, [r7, #24]
 81036f8:	4313      	orrs	r3, r2
 81036fa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 81036fc:	69fb      	ldr	r3, [r7, #28]
 81036fe:	08da      	lsrs	r2, r3, #3
 8103700:	687b      	ldr	r3, [r7, #4]
 8103702:	3208      	adds	r2, #8
 8103704:	69b9      	ldr	r1, [r7, #24]
 8103706:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810370a:	687b      	ldr	r3, [r7, #4]
 810370c:	681b      	ldr	r3, [r3, #0]
 810370e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8103710:	69fb      	ldr	r3, [r7, #28]
 8103712:	005b      	lsls	r3, r3, #1
 8103714:	2203      	movs	r2, #3
 8103716:	fa02 f303 	lsl.w	r3, r2, r3
 810371a:	43db      	mvns	r3, r3
 810371c:	69ba      	ldr	r2, [r7, #24]
 810371e:	4013      	ands	r3, r2
 8103720:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8103722:	683b      	ldr	r3, [r7, #0]
 8103724:	685b      	ldr	r3, [r3, #4]
 8103726:	f003 0203 	and.w	r2, r3, #3
 810372a:	69fb      	ldr	r3, [r7, #28]
 810372c:	005b      	lsls	r3, r3, #1
 810372e:	fa02 f303 	lsl.w	r3, r2, r3
 8103732:	69ba      	ldr	r2, [r7, #24]
 8103734:	4313      	orrs	r3, r2
 8103736:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8103738:	687b      	ldr	r3, [r7, #4]
 810373a:	69ba      	ldr	r2, [r7, #24]
 810373c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 810373e:	683b      	ldr	r3, [r7, #0]
 8103740:	685b      	ldr	r3, [r3, #4]
 8103742:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8103746:	2b00      	cmp	r3, #0
 8103748:	f000 80e0 	beq.w	810390c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 810374c:	4b2f      	ldr	r3, [pc, #188]	; (810380c <HAL_GPIO_Init+0x238>)
 810374e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8103752:	4a2e      	ldr	r2, [pc, #184]	; (810380c <HAL_GPIO_Init+0x238>)
 8103754:	f043 0302 	orr.w	r3, r3, #2
 8103758:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810375c:	4b2b      	ldr	r3, [pc, #172]	; (810380c <HAL_GPIO_Init+0x238>)
 810375e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8103762:	f003 0302 	and.w	r3, r3, #2
 8103766:	60fb      	str	r3, [r7, #12]
 8103768:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810376a:	4a29      	ldr	r2, [pc, #164]	; (8103810 <HAL_GPIO_Init+0x23c>)
 810376c:	69fb      	ldr	r3, [r7, #28]
 810376e:	089b      	lsrs	r3, r3, #2
 8103770:	3302      	adds	r3, #2
 8103772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8103776:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8103778:	69fb      	ldr	r3, [r7, #28]
 810377a:	f003 0303 	and.w	r3, r3, #3
 810377e:	009b      	lsls	r3, r3, #2
 8103780:	220f      	movs	r2, #15
 8103782:	fa02 f303 	lsl.w	r3, r2, r3
 8103786:	43db      	mvns	r3, r3
 8103788:	69ba      	ldr	r2, [r7, #24]
 810378a:	4013      	ands	r3, r2
 810378c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810378e:	687b      	ldr	r3, [r7, #4]
 8103790:	4a20      	ldr	r2, [pc, #128]	; (8103814 <HAL_GPIO_Init+0x240>)
 8103792:	4293      	cmp	r3, r2
 8103794:	d052      	beq.n	810383c <HAL_GPIO_Init+0x268>
 8103796:	687b      	ldr	r3, [r7, #4]
 8103798:	4a1f      	ldr	r2, [pc, #124]	; (8103818 <HAL_GPIO_Init+0x244>)
 810379a:	4293      	cmp	r3, r2
 810379c:	d031      	beq.n	8103802 <HAL_GPIO_Init+0x22e>
 810379e:	687b      	ldr	r3, [r7, #4]
 81037a0:	4a1e      	ldr	r2, [pc, #120]	; (810381c <HAL_GPIO_Init+0x248>)
 81037a2:	4293      	cmp	r3, r2
 81037a4:	d02b      	beq.n	81037fe <HAL_GPIO_Init+0x22a>
 81037a6:	687b      	ldr	r3, [r7, #4]
 81037a8:	4a1d      	ldr	r2, [pc, #116]	; (8103820 <HAL_GPIO_Init+0x24c>)
 81037aa:	4293      	cmp	r3, r2
 81037ac:	d025      	beq.n	81037fa <HAL_GPIO_Init+0x226>
 81037ae:	687b      	ldr	r3, [r7, #4]
 81037b0:	4a1c      	ldr	r2, [pc, #112]	; (8103824 <HAL_GPIO_Init+0x250>)
 81037b2:	4293      	cmp	r3, r2
 81037b4:	d01f      	beq.n	81037f6 <HAL_GPIO_Init+0x222>
 81037b6:	687b      	ldr	r3, [r7, #4]
 81037b8:	4a1b      	ldr	r2, [pc, #108]	; (8103828 <HAL_GPIO_Init+0x254>)
 81037ba:	4293      	cmp	r3, r2
 81037bc:	d019      	beq.n	81037f2 <HAL_GPIO_Init+0x21e>
 81037be:	687b      	ldr	r3, [r7, #4]
 81037c0:	4a1a      	ldr	r2, [pc, #104]	; (810382c <HAL_GPIO_Init+0x258>)
 81037c2:	4293      	cmp	r3, r2
 81037c4:	d013      	beq.n	81037ee <HAL_GPIO_Init+0x21a>
 81037c6:	687b      	ldr	r3, [r7, #4]
 81037c8:	4a19      	ldr	r2, [pc, #100]	; (8103830 <HAL_GPIO_Init+0x25c>)
 81037ca:	4293      	cmp	r3, r2
 81037cc:	d00d      	beq.n	81037ea <HAL_GPIO_Init+0x216>
 81037ce:	687b      	ldr	r3, [r7, #4]
 81037d0:	4a18      	ldr	r2, [pc, #96]	; (8103834 <HAL_GPIO_Init+0x260>)
 81037d2:	4293      	cmp	r3, r2
 81037d4:	d007      	beq.n	81037e6 <HAL_GPIO_Init+0x212>
 81037d6:	687b      	ldr	r3, [r7, #4]
 81037d8:	4a17      	ldr	r2, [pc, #92]	; (8103838 <HAL_GPIO_Init+0x264>)
 81037da:	4293      	cmp	r3, r2
 81037dc:	d101      	bne.n	81037e2 <HAL_GPIO_Init+0x20e>
 81037de:	2309      	movs	r3, #9
 81037e0:	e02d      	b.n	810383e <HAL_GPIO_Init+0x26a>
 81037e2:	230a      	movs	r3, #10
 81037e4:	e02b      	b.n	810383e <HAL_GPIO_Init+0x26a>
 81037e6:	2308      	movs	r3, #8
 81037e8:	e029      	b.n	810383e <HAL_GPIO_Init+0x26a>
 81037ea:	2307      	movs	r3, #7
 81037ec:	e027      	b.n	810383e <HAL_GPIO_Init+0x26a>
 81037ee:	2306      	movs	r3, #6
 81037f0:	e025      	b.n	810383e <HAL_GPIO_Init+0x26a>
 81037f2:	2305      	movs	r3, #5
 81037f4:	e023      	b.n	810383e <HAL_GPIO_Init+0x26a>
 81037f6:	2304      	movs	r3, #4
 81037f8:	e021      	b.n	810383e <HAL_GPIO_Init+0x26a>
 81037fa:	2303      	movs	r3, #3
 81037fc:	e01f      	b.n	810383e <HAL_GPIO_Init+0x26a>
 81037fe:	2302      	movs	r3, #2
 8103800:	e01d      	b.n	810383e <HAL_GPIO_Init+0x26a>
 8103802:	2301      	movs	r3, #1
 8103804:	e01b      	b.n	810383e <HAL_GPIO_Init+0x26a>
 8103806:	bf00      	nop
 8103808:	580000c0 	.word	0x580000c0
 810380c:	58024400 	.word	0x58024400
 8103810:	58000400 	.word	0x58000400
 8103814:	58020000 	.word	0x58020000
 8103818:	58020400 	.word	0x58020400
 810381c:	58020800 	.word	0x58020800
 8103820:	58020c00 	.word	0x58020c00
 8103824:	58021000 	.word	0x58021000
 8103828:	58021400 	.word	0x58021400
 810382c:	58021800 	.word	0x58021800
 8103830:	58021c00 	.word	0x58021c00
 8103834:	58022000 	.word	0x58022000
 8103838:	58022400 	.word	0x58022400
 810383c:	2300      	movs	r3, #0
 810383e:	69fa      	ldr	r2, [r7, #28]
 8103840:	f002 0203 	and.w	r2, r2, #3
 8103844:	0092      	lsls	r2, r2, #2
 8103846:	4093      	lsls	r3, r2
 8103848:	69ba      	ldr	r2, [r7, #24]
 810384a:	4313      	orrs	r3, r2
 810384c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 810384e:	4938      	ldr	r1, [pc, #224]	; (8103930 <HAL_GPIO_Init+0x35c>)
 8103850:	69fb      	ldr	r3, [r7, #28]
 8103852:	089b      	lsrs	r3, r3, #2
 8103854:	3302      	adds	r3, #2
 8103856:	69ba      	ldr	r2, [r7, #24]
 8103858:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 810385c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103860:	681b      	ldr	r3, [r3, #0]
 8103862:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103864:	693b      	ldr	r3, [r7, #16]
 8103866:	43db      	mvns	r3, r3
 8103868:	69ba      	ldr	r2, [r7, #24]
 810386a:	4013      	ands	r3, r2
 810386c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810386e:	683b      	ldr	r3, [r7, #0]
 8103870:	685b      	ldr	r3, [r3, #4]
 8103872:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8103876:	2b00      	cmp	r3, #0
 8103878:	d003      	beq.n	8103882 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 810387a:	69ba      	ldr	r2, [r7, #24]
 810387c:	693b      	ldr	r3, [r7, #16]
 810387e:	4313      	orrs	r3, r2
 8103880:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8103882:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8103886:	69bb      	ldr	r3, [r7, #24]
 8103888:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 810388a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810388e:	685b      	ldr	r3, [r3, #4]
 8103890:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103892:	693b      	ldr	r3, [r7, #16]
 8103894:	43db      	mvns	r3, r3
 8103896:	69ba      	ldr	r2, [r7, #24]
 8103898:	4013      	ands	r3, r2
 810389a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 810389c:	683b      	ldr	r3, [r7, #0]
 810389e:	685b      	ldr	r3, [r3, #4]
 81038a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81038a4:	2b00      	cmp	r3, #0
 81038a6:	d003      	beq.n	81038b0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 81038a8:	69ba      	ldr	r2, [r7, #24]
 81038aa:	693b      	ldr	r3, [r7, #16]
 81038ac:	4313      	orrs	r3, r2
 81038ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 81038b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 81038b4:	69bb      	ldr	r3, [r7, #24]
 81038b6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 81038b8:	697b      	ldr	r3, [r7, #20]
 81038ba:	685b      	ldr	r3, [r3, #4]
 81038bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81038be:	693b      	ldr	r3, [r7, #16]
 81038c0:	43db      	mvns	r3, r3
 81038c2:	69ba      	ldr	r2, [r7, #24]
 81038c4:	4013      	ands	r3, r2
 81038c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 81038c8:	683b      	ldr	r3, [r7, #0]
 81038ca:	685b      	ldr	r3, [r3, #4]
 81038cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81038d0:	2b00      	cmp	r3, #0
 81038d2:	d003      	beq.n	81038dc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 81038d4:	69ba      	ldr	r2, [r7, #24]
 81038d6:	693b      	ldr	r3, [r7, #16]
 81038d8:	4313      	orrs	r3, r2
 81038da:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81038dc:	697b      	ldr	r3, [r7, #20]
 81038de:	69ba      	ldr	r2, [r7, #24]
 81038e0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 81038e2:	697b      	ldr	r3, [r7, #20]
 81038e4:	681b      	ldr	r3, [r3, #0]
 81038e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81038e8:	693b      	ldr	r3, [r7, #16]
 81038ea:	43db      	mvns	r3, r3
 81038ec:	69ba      	ldr	r2, [r7, #24]
 81038ee:	4013      	ands	r3, r2
 81038f0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81038f2:	683b      	ldr	r3, [r7, #0]
 81038f4:	685b      	ldr	r3, [r3, #4]
 81038f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81038fa:	2b00      	cmp	r3, #0
 81038fc:	d003      	beq.n	8103906 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 81038fe:	69ba      	ldr	r2, [r7, #24]
 8103900:	693b      	ldr	r3, [r7, #16]
 8103902:	4313      	orrs	r3, r2
 8103904:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8103906:	697b      	ldr	r3, [r7, #20]
 8103908:	69ba      	ldr	r2, [r7, #24]
 810390a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 810390c:	69fb      	ldr	r3, [r7, #28]
 810390e:	3301      	adds	r3, #1
 8103910:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8103912:	683b      	ldr	r3, [r7, #0]
 8103914:	681a      	ldr	r2, [r3, #0]
 8103916:	69fb      	ldr	r3, [r7, #28]
 8103918:	fa22 f303 	lsr.w	r3, r2, r3
 810391c:	2b00      	cmp	r3, #0
 810391e:	f47f ae63 	bne.w	81035e8 <HAL_GPIO_Init+0x14>
  }
}
 8103922:	bf00      	nop
 8103924:	bf00      	nop
 8103926:	3724      	adds	r7, #36	; 0x24
 8103928:	46bd      	mov	sp, r7
 810392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810392e:	4770      	bx	lr
 8103930:	58000400 	.word	0x58000400

08103934 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8103934:	b480      	push	{r7}
 8103936:	b085      	sub	sp, #20
 8103938:	af00      	add	r7, sp, #0
 810393a:	6078      	str	r0, [r7, #4]
 810393c:	460b      	mov	r3, r1
 810393e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8103940:	687b      	ldr	r3, [r7, #4]
 8103942:	691a      	ldr	r2, [r3, #16]
 8103944:	887b      	ldrh	r3, [r7, #2]
 8103946:	4013      	ands	r3, r2
 8103948:	2b00      	cmp	r3, #0
 810394a:	d002      	beq.n	8103952 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 810394c:	2301      	movs	r3, #1
 810394e:	73fb      	strb	r3, [r7, #15]
 8103950:	e001      	b.n	8103956 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8103952:	2300      	movs	r3, #0
 8103954:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8103956:	7bfb      	ldrb	r3, [r7, #15]
}
 8103958:	4618      	mov	r0, r3
 810395a:	3714      	adds	r7, #20
 810395c:	46bd      	mov	sp, r7
 810395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103962:	4770      	bx	lr

08103964 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8103964:	b480      	push	{r7}
 8103966:	b083      	sub	sp, #12
 8103968:	af00      	add	r7, sp, #0
 810396a:	6078      	str	r0, [r7, #4]
 810396c:	460b      	mov	r3, r1
 810396e:	807b      	strh	r3, [r7, #2]
 8103970:	4613      	mov	r3, r2
 8103972:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8103974:	787b      	ldrb	r3, [r7, #1]
 8103976:	2b00      	cmp	r3, #0
 8103978:	d003      	beq.n	8103982 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 810397a:	887a      	ldrh	r2, [r7, #2]
 810397c:	687b      	ldr	r3, [r7, #4]
 810397e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8103980:	e003      	b.n	810398a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8103982:	887b      	ldrh	r3, [r7, #2]
 8103984:	041a      	lsls	r2, r3, #16
 8103986:	687b      	ldr	r3, [r7, #4]
 8103988:	619a      	str	r2, [r3, #24]
}
 810398a:	bf00      	nop
 810398c:	370c      	adds	r7, #12
 810398e:	46bd      	mov	sp, r7
 8103990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103994:	4770      	bx	lr
	...

08103998 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8103998:	b480      	push	{r7}
 810399a:	b083      	sub	sp, #12
 810399c:	af00      	add	r7, sp, #0
 810399e:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81039a0:	4b05      	ldr	r3, [pc, #20]	; (81039b8 <HAL_HSEM_ActivateNotification+0x20>)
 81039a2:	681a      	ldr	r2, [r3, #0]
 81039a4:	4904      	ldr	r1, [pc, #16]	; (81039b8 <HAL_HSEM_ActivateNotification+0x20>)
 81039a6:	687b      	ldr	r3, [r7, #4]
 81039a8:	4313      	orrs	r3, r2
 81039aa:	600b      	str	r3, [r1, #0]
#endif
}
 81039ac:	bf00      	nop
 81039ae:	370c      	adds	r7, #12
 81039b0:	46bd      	mov	sp, r7
 81039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81039b6:	4770      	bx	lr
 81039b8:	58026510 	.word	0x58026510

081039bc <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 81039bc:	b580      	push	{r7, lr}
 81039be:	b082      	sub	sp, #8
 81039c0:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 81039c2:	4b0a      	ldr	r3, [pc, #40]	; (81039ec <HAL_HSEM_IRQHandler+0x30>)
 81039c4:	68db      	ldr	r3, [r3, #12]
 81039c6:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 81039c8:	4b08      	ldr	r3, [pc, #32]	; (81039ec <HAL_HSEM_IRQHandler+0x30>)
 81039ca:	681a      	ldr	r2, [r3, #0]
 81039cc:	687b      	ldr	r3, [r7, #4]
 81039ce:	43db      	mvns	r3, r3
 81039d0:	4906      	ldr	r1, [pc, #24]	; (81039ec <HAL_HSEM_IRQHandler+0x30>)
 81039d2:	4013      	ands	r3, r2
 81039d4:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 81039d6:	4a05      	ldr	r2, [pc, #20]	; (81039ec <HAL_HSEM_IRQHandler+0x30>)
 81039d8:	687b      	ldr	r3, [r7, #4]
 81039da:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 81039dc:	6878      	ldr	r0, [r7, #4]
 81039de:	f000 f807 	bl	81039f0 <HAL_HSEM_FreeCallback>
}
 81039e2:	bf00      	nop
 81039e4:	3708      	adds	r7, #8
 81039e6:	46bd      	mov	sp, r7
 81039e8:	bd80      	pop	{r7, pc}
 81039ea:	bf00      	nop
 81039ec:	58026510 	.word	0x58026510

081039f0 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 81039f0:	b480      	push	{r7}
 81039f2:	b083      	sub	sp, #12
 81039f4:	af00      	add	r7, sp, #0
 81039f6:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 81039f8:	bf00      	nop
 81039fa:	370c      	adds	r7, #12
 81039fc:	46bd      	mov	sp, r7
 81039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a02:	4770      	bx	lr

08103a04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8103a04:	b580      	push	{r7, lr}
 8103a06:	b082      	sub	sp, #8
 8103a08:	af00      	add	r7, sp, #0
 8103a0a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8103a0c:	687b      	ldr	r3, [r7, #4]
 8103a0e:	2b00      	cmp	r3, #0
 8103a10:	d101      	bne.n	8103a16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8103a12:	2301      	movs	r3, #1
 8103a14:	e081      	b.n	8103b1a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8103a16:	687b      	ldr	r3, [r7, #4]
 8103a18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103a1c:	b2db      	uxtb	r3, r3
 8103a1e:	2b00      	cmp	r3, #0
 8103a20:	d106      	bne.n	8103a30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8103a22:	687b      	ldr	r3, [r7, #4]
 8103a24:	2200      	movs	r2, #0
 8103a26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8103a2a:	6878      	ldr	r0, [r7, #4]
 8103a2c:	f7fd fdcc 	bl	81015c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8103a30:	687b      	ldr	r3, [r7, #4]
 8103a32:	2224      	movs	r2, #36	; 0x24
 8103a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8103a38:	687b      	ldr	r3, [r7, #4]
 8103a3a:	681b      	ldr	r3, [r3, #0]
 8103a3c:	681a      	ldr	r2, [r3, #0]
 8103a3e:	687b      	ldr	r3, [r7, #4]
 8103a40:	681b      	ldr	r3, [r3, #0]
 8103a42:	f022 0201 	bic.w	r2, r2, #1
 8103a46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8103a48:	687b      	ldr	r3, [r7, #4]
 8103a4a:	685a      	ldr	r2, [r3, #4]
 8103a4c:	687b      	ldr	r3, [r7, #4]
 8103a4e:	681b      	ldr	r3, [r3, #0]
 8103a50:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8103a54:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8103a56:	687b      	ldr	r3, [r7, #4]
 8103a58:	681b      	ldr	r3, [r3, #0]
 8103a5a:	689a      	ldr	r2, [r3, #8]
 8103a5c:	687b      	ldr	r3, [r7, #4]
 8103a5e:	681b      	ldr	r3, [r3, #0]
 8103a60:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8103a64:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8103a66:	687b      	ldr	r3, [r7, #4]
 8103a68:	68db      	ldr	r3, [r3, #12]
 8103a6a:	2b01      	cmp	r3, #1
 8103a6c:	d107      	bne.n	8103a7e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8103a6e:	687b      	ldr	r3, [r7, #4]
 8103a70:	689a      	ldr	r2, [r3, #8]
 8103a72:	687b      	ldr	r3, [r7, #4]
 8103a74:	681b      	ldr	r3, [r3, #0]
 8103a76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8103a7a:	609a      	str	r2, [r3, #8]
 8103a7c:	e006      	b.n	8103a8c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8103a7e:	687b      	ldr	r3, [r7, #4]
 8103a80:	689a      	ldr	r2, [r3, #8]
 8103a82:	687b      	ldr	r3, [r7, #4]
 8103a84:	681b      	ldr	r3, [r3, #0]
 8103a86:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8103a8a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8103a8c:	687b      	ldr	r3, [r7, #4]
 8103a8e:	68db      	ldr	r3, [r3, #12]
 8103a90:	2b02      	cmp	r3, #2
 8103a92:	d104      	bne.n	8103a9e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8103a94:	687b      	ldr	r3, [r7, #4]
 8103a96:	681b      	ldr	r3, [r3, #0]
 8103a98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8103a9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8103a9e:	687b      	ldr	r3, [r7, #4]
 8103aa0:	681b      	ldr	r3, [r3, #0]
 8103aa2:	685b      	ldr	r3, [r3, #4]
 8103aa4:	687a      	ldr	r2, [r7, #4]
 8103aa6:	6812      	ldr	r2, [r2, #0]
 8103aa8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8103aac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8103ab0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8103ab2:	687b      	ldr	r3, [r7, #4]
 8103ab4:	681b      	ldr	r3, [r3, #0]
 8103ab6:	68da      	ldr	r2, [r3, #12]
 8103ab8:	687b      	ldr	r3, [r7, #4]
 8103aba:	681b      	ldr	r3, [r3, #0]
 8103abc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8103ac0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8103ac2:	687b      	ldr	r3, [r7, #4]
 8103ac4:	691a      	ldr	r2, [r3, #16]
 8103ac6:	687b      	ldr	r3, [r7, #4]
 8103ac8:	695b      	ldr	r3, [r3, #20]
 8103aca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8103ace:	687b      	ldr	r3, [r7, #4]
 8103ad0:	699b      	ldr	r3, [r3, #24]
 8103ad2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8103ad4:	687b      	ldr	r3, [r7, #4]
 8103ad6:	681b      	ldr	r3, [r3, #0]
 8103ad8:	430a      	orrs	r2, r1
 8103ada:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8103adc:	687b      	ldr	r3, [r7, #4]
 8103ade:	69d9      	ldr	r1, [r3, #28]
 8103ae0:	687b      	ldr	r3, [r7, #4]
 8103ae2:	6a1a      	ldr	r2, [r3, #32]
 8103ae4:	687b      	ldr	r3, [r7, #4]
 8103ae6:	681b      	ldr	r3, [r3, #0]
 8103ae8:	430a      	orrs	r2, r1
 8103aea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8103aec:	687b      	ldr	r3, [r7, #4]
 8103aee:	681b      	ldr	r3, [r3, #0]
 8103af0:	681a      	ldr	r2, [r3, #0]
 8103af2:	687b      	ldr	r3, [r7, #4]
 8103af4:	681b      	ldr	r3, [r3, #0]
 8103af6:	f042 0201 	orr.w	r2, r2, #1
 8103afa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8103afc:	687b      	ldr	r3, [r7, #4]
 8103afe:	2200      	movs	r2, #0
 8103b00:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8103b02:	687b      	ldr	r3, [r7, #4]
 8103b04:	2220      	movs	r2, #32
 8103b06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8103b0a:	687b      	ldr	r3, [r7, #4]
 8103b0c:	2200      	movs	r2, #0
 8103b0e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8103b10:	687b      	ldr	r3, [r7, #4]
 8103b12:	2200      	movs	r2, #0
 8103b14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8103b18:	2300      	movs	r3, #0
}
 8103b1a:	4618      	mov	r0, r3
 8103b1c:	3708      	adds	r7, #8
 8103b1e:	46bd      	mov	sp, r7
 8103b20:	bd80      	pop	{r7, pc}
	...

08103b24 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8103b24:	b580      	push	{r7, lr}
 8103b26:	b088      	sub	sp, #32
 8103b28:	af02      	add	r7, sp, #8
 8103b2a:	60f8      	str	r0, [r7, #12]
 8103b2c:	4608      	mov	r0, r1
 8103b2e:	4611      	mov	r1, r2
 8103b30:	461a      	mov	r2, r3
 8103b32:	4603      	mov	r3, r0
 8103b34:	817b      	strh	r3, [r7, #10]
 8103b36:	460b      	mov	r3, r1
 8103b38:	813b      	strh	r3, [r7, #8]
 8103b3a:	4613      	mov	r3, r2
 8103b3c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8103b3e:	68fb      	ldr	r3, [r7, #12]
 8103b40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103b44:	b2db      	uxtb	r3, r3
 8103b46:	2b20      	cmp	r3, #32
 8103b48:	f040 80f9 	bne.w	8103d3e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8103b4c:	6a3b      	ldr	r3, [r7, #32]
 8103b4e:	2b00      	cmp	r3, #0
 8103b50:	d002      	beq.n	8103b58 <HAL_I2C_Mem_Write+0x34>
 8103b52:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8103b54:	2b00      	cmp	r3, #0
 8103b56:	d105      	bne.n	8103b64 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8103b58:	68fb      	ldr	r3, [r7, #12]
 8103b5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8103b5e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8103b60:	2301      	movs	r3, #1
 8103b62:	e0ed      	b.n	8103d40 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103b64:	68fb      	ldr	r3, [r7, #12]
 8103b66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8103b6a:	2b01      	cmp	r3, #1
 8103b6c:	d101      	bne.n	8103b72 <HAL_I2C_Mem_Write+0x4e>
 8103b6e:	2302      	movs	r3, #2
 8103b70:	e0e6      	b.n	8103d40 <HAL_I2C_Mem_Write+0x21c>
 8103b72:	68fb      	ldr	r3, [r7, #12]
 8103b74:	2201      	movs	r2, #1
 8103b76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8103b7a:	f7fe fb3b 	bl	81021f4 <HAL_GetTick>
 8103b7e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8103b80:	697b      	ldr	r3, [r7, #20]
 8103b82:	9300      	str	r3, [sp, #0]
 8103b84:	2319      	movs	r3, #25
 8103b86:	2201      	movs	r2, #1
 8103b88:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8103b8c:	68f8      	ldr	r0, [r7, #12]
 8103b8e:	f000 fac3 	bl	8104118 <I2C_WaitOnFlagUntilTimeout>
 8103b92:	4603      	mov	r3, r0
 8103b94:	2b00      	cmp	r3, #0
 8103b96:	d001      	beq.n	8103b9c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8103b98:	2301      	movs	r3, #1
 8103b9a:	e0d1      	b.n	8103d40 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8103b9c:	68fb      	ldr	r3, [r7, #12]
 8103b9e:	2221      	movs	r2, #33	; 0x21
 8103ba0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8103ba4:	68fb      	ldr	r3, [r7, #12]
 8103ba6:	2240      	movs	r2, #64	; 0x40
 8103ba8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8103bac:	68fb      	ldr	r3, [r7, #12]
 8103bae:	2200      	movs	r2, #0
 8103bb0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8103bb2:	68fb      	ldr	r3, [r7, #12]
 8103bb4:	6a3a      	ldr	r2, [r7, #32]
 8103bb6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8103bb8:	68fb      	ldr	r3, [r7, #12]
 8103bba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8103bbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8103bbe:	68fb      	ldr	r3, [r7, #12]
 8103bc0:	2200      	movs	r2, #0
 8103bc2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8103bc4:	88f8      	ldrh	r0, [r7, #6]
 8103bc6:	893a      	ldrh	r2, [r7, #8]
 8103bc8:	8979      	ldrh	r1, [r7, #10]
 8103bca:	697b      	ldr	r3, [r7, #20]
 8103bcc:	9301      	str	r3, [sp, #4]
 8103bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103bd0:	9300      	str	r3, [sp, #0]
 8103bd2:	4603      	mov	r3, r0
 8103bd4:	68f8      	ldr	r0, [r7, #12]
 8103bd6:	f000 f9d3 	bl	8103f80 <I2C_RequestMemoryWrite>
 8103bda:	4603      	mov	r3, r0
 8103bdc:	2b00      	cmp	r3, #0
 8103bde:	d005      	beq.n	8103bec <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8103be0:	68fb      	ldr	r3, [r7, #12]
 8103be2:	2200      	movs	r2, #0
 8103be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8103be8:	2301      	movs	r3, #1
 8103bea:	e0a9      	b.n	8103d40 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8103bec:	68fb      	ldr	r3, [r7, #12]
 8103bee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103bf0:	b29b      	uxth	r3, r3
 8103bf2:	2bff      	cmp	r3, #255	; 0xff
 8103bf4:	d90e      	bls.n	8103c14 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8103bf6:	68fb      	ldr	r3, [r7, #12]
 8103bf8:	22ff      	movs	r2, #255	; 0xff
 8103bfa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8103bfc:	68fb      	ldr	r3, [r7, #12]
 8103bfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103c00:	b2da      	uxtb	r2, r3
 8103c02:	8979      	ldrh	r1, [r7, #10]
 8103c04:	2300      	movs	r3, #0
 8103c06:	9300      	str	r3, [sp, #0]
 8103c08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8103c0c:	68f8      	ldr	r0, [r7, #12]
 8103c0e:	f000 fc2b 	bl	8104468 <I2C_TransferConfig>
 8103c12:	e00f      	b.n	8103c34 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8103c14:	68fb      	ldr	r3, [r7, #12]
 8103c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103c18:	b29a      	uxth	r2, r3
 8103c1a:	68fb      	ldr	r3, [r7, #12]
 8103c1c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8103c1e:	68fb      	ldr	r3, [r7, #12]
 8103c20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103c22:	b2da      	uxtb	r2, r3
 8103c24:	8979      	ldrh	r1, [r7, #10]
 8103c26:	2300      	movs	r3, #0
 8103c28:	9300      	str	r3, [sp, #0]
 8103c2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8103c2e:	68f8      	ldr	r0, [r7, #12]
 8103c30:	f000 fc1a 	bl	8104468 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8103c34:	697a      	ldr	r2, [r7, #20]
 8103c36:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8103c38:	68f8      	ldr	r0, [r7, #12]
 8103c3a:	f000 faad 	bl	8104198 <I2C_WaitOnTXISFlagUntilTimeout>
 8103c3e:	4603      	mov	r3, r0
 8103c40:	2b00      	cmp	r3, #0
 8103c42:	d001      	beq.n	8103c48 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8103c44:	2301      	movs	r3, #1
 8103c46:	e07b      	b.n	8103d40 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8103c48:	68fb      	ldr	r3, [r7, #12]
 8103c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103c4c:	781a      	ldrb	r2, [r3, #0]
 8103c4e:	68fb      	ldr	r3, [r7, #12]
 8103c50:	681b      	ldr	r3, [r3, #0]
 8103c52:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8103c54:	68fb      	ldr	r3, [r7, #12]
 8103c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103c58:	1c5a      	adds	r2, r3, #1
 8103c5a:	68fb      	ldr	r3, [r7, #12]
 8103c5c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8103c5e:	68fb      	ldr	r3, [r7, #12]
 8103c60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103c62:	b29b      	uxth	r3, r3
 8103c64:	3b01      	subs	r3, #1
 8103c66:	b29a      	uxth	r2, r3
 8103c68:	68fb      	ldr	r3, [r7, #12]
 8103c6a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8103c6c:	68fb      	ldr	r3, [r7, #12]
 8103c6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103c70:	3b01      	subs	r3, #1
 8103c72:	b29a      	uxth	r2, r3
 8103c74:	68fb      	ldr	r3, [r7, #12]
 8103c76:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8103c78:	68fb      	ldr	r3, [r7, #12]
 8103c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103c7c:	b29b      	uxth	r3, r3
 8103c7e:	2b00      	cmp	r3, #0
 8103c80:	d034      	beq.n	8103cec <HAL_I2C_Mem_Write+0x1c8>
 8103c82:	68fb      	ldr	r3, [r7, #12]
 8103c84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103c86:	2b00      	cmp	r3, #0
 8103c88:	d130      	bne.n	8103cec <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8103c8a:	697b      	ldr	r3, [r7, #20]
 8103c8c:	9300      	str	r3, [sp, #0]
 8103c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103c90:	2200      	movs	r2, #0
 8103c92:	2180      	movs	r1, #128	; 0x80
 8103c94:	68f8      	ldr	r0, [r7, #12]
 8103c96:	f000 fa3f 	bl	8104118 <I2C_WaitOnFlagUntilTimeout>
 8103c9a:	4603      	mov	r3, r0
 8103c9c:	2b00      	cmp	r3, #0
 8103c9e:	d001      	beq.n	8103ca4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8103ca0:	2301      	movs	r3, #1
 8103ca2:	e04d      	b.n	8103d40 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8103ca4:	68fb      	ldr	r3, [r7, #12]
 8103ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103ca8:	b29b      	uxth	r3, r3
 8103caa:	2bff      	cmp	r3, #255	; 0xff
 8103cac:	d90e      	bls.n	8103ccc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8103cae:	68fb      	ldr	r3, [r7, #12]
 8103cb0:	22ff      	movs	r2, #255	; 0xff
 8103cb2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8103cb4:	68fb      	ldr	r3, [r7, #12]
 8103cb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103cb8:	b2da      	uxtb	r2, r3
 8103cba:	8979      	ldrh	r1, [r7, #10]
 8103cbc:	2300      	movs	r3, #0
 8103cbe:	9300      	str	r3, [sp, #0]
 8103cc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8103cc4:	68f8      	ldr	r0, [r7, #12]
 8103cc6:	f000 fbcf 	bl	8104468 <I2C_TransferConfig>
 8103cca:	e00f      	b.n	8103cec <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8103ccc:	68fb      	ldr	r3, [r7, #12]
 8103cce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103cd0:	b29a      	uxth	r2, r3
 8103cd2:	68fb      	ldr	r3, [r7, #12]
 8103cd4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8103cd6:	68fb      	ldr	r3, [r7, #12]
 8103cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103cda:	b2da      	uxtb	r2, r3
 8103cdc:	8979      	ldrh	r1, [r7, #10]
 8103cde:	2300      	movs	r3, #0
 8103ce0:	9300      	str	r3, [sp, #0]
 8103ce2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8103ce6:	68f8      	ldr	r0, [r7, #12]
 8103ce8:	f000 fbbe 	bl	8104468 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8103cec:	68fb      	ldr	r3, [r7, #12]
 8103cee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103cf0:	b29b      	uxth	r3, r3
 8103cf2:	2b00      	cmp	r3, #0
 8103cf4:	d19e      	bne.n	8103c34 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8103cf6:	697a      	ldr	r2, [r7, #20]
 8103cf8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8103cfa:	68f8      	ldr	r0, [r7, #12]
 8103cfc:	f000 fa8c 	bl	8104218 <I2C_WaitOnSTOPFlagUntilTimeout>
 8103d00:	4603      	mov	r3, r0
 8103d02:	2b00      	cmp	r3, #0
 8103d04:	d001      	beq.n	8103d0a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8103d06:	2301      	movs	r3, #1
 8103d08:	e01a      	b.n	8103d40 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103d0a:	68fb      	ldr	r3, [r7, #12]
 8103d0c:	681b      	ldr	r3, [r3, #0]
 8103d0e:	2220      	movs	r2, #32
 8103d10:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8103d12:	68fb      	ldr	r3, [r7, #12]
 8103d14:	681b      	ldr	r3, [r3, #0]
 8103d16:	6859      	ldr	r1, [r3, #4]
 8103d18:	68fb      	ldr	r3, [r7, #12]
 8103d1a:	681a      	ldr	r2, [r3, #0]
 8103d1c:	4b0a      	ldr	r3, [pc, #40]	; (8103d48 <HAL_I2C_Mem_Write+0x224>)
 8103d1e:	400b      	ands	r3, r1
 8103d20:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8103d22:	68fb      	ldr	r3, [r7, #12]
 8103d24:	2220      	movs	r2, #32
 8103d26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8103d2a:	68fb      	ldr	r3, [r7, #12]
 8103d2c:	2200      	movs	r2, #0
 8103d2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103d32:	68fb      	ldr	r3, [r7, #12]
 8103d34:	2200      	movs	r2, #0
 8103d36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8103d3a:	2300      	movs	r3, #0
 8103d3c:	e000      	b.n	8103d40 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8103d3e:	2302      	movs	r3, #2
  }
}
 8103d40:	4618      	mov	r0, r3
 8103d42:	3718      	adds	r7, #24
 8103d44:	46bd      	mov	sp, r7
 8103d46:	bd80      	pop	{r7, pc}
 8103d48:	fe00e800 	.word	0xfe00e800

08103d4c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8103d4c:	b580      	push	{r7, lr}
 8103d4e:	b088      	sub	sp, #32
 8103d50:	af02      	add	r7, sp, #8
 8103d52:	60f8      	str	r0, [r7, #12]
 8103d54:	4608      	mov	r0, r1
 8103d56:	4611      	mov	r1, r2
 8103d58:	461a      	mov	r2, r3
 8103d5a:	4603      	mov	r3, r0
 8103d5c:	817b      	strh	r3, [r7, #10]
 8103d5e:	460b      	mov	r3, r1
 8103d60:	813b      	strh	r3, [r7, #8]
 8103d62:	4613      	mov	r3, r2
 8103d64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8103d66:	68fb      	ldr	r3, [r7, #12]
 8103d68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8103d6c:	b2db      	uxtb	r3, r3
 8103d6e:	2b20      	cmp	r3, #32
 8103d70:	f040 80fd 	bne.w	8103f6e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8103d74:	6a3b      	ldr	r3, [r7, #32]
 8103d76:	2b00      	cmp	r3, #0
 8103d78:	d002      	beq.n	8103d80 <HAL_I2C_Mem_Read+0x34>
 8103d7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8103d7c:	2b00      	cmp	r3, #0
 8103d7e:	d105      	bne.n	8103d8c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8103d80:	68fb      	ldr	r3, [r7, #12]
 8103d82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8103d86:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8103d88:	2301      	movs	r3, #1
 8103d8a:	e0f1      	b.n	8103f70 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8103d8c:	68fb      	ldr	r3, [r7, #12]
 8103d8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8103d92:	2b01      	cmp	r3, #1
 8103d94:	d101      	bne.n	8103d9a <HAL_I2C_Mem_Read+0x4e>
 8103d96:	2302      	movs	r3, #2
 8103d98:	e0ea      	b.n	8103f70 <HAL_I2C_Mem_Read+0x224>
 8103d9a:	68fb      	ldr	r3, [r7, #12]
 8103d9c:	2201      	movs	r2, #1
 8103d9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8103da2:	f7fe fa27 	bl	81021f4 <HAL_GetTick>
 8103da6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8103da8:	697b      	ldr	r3, [r7, #20]
 8103daa:	9300      	str	r3, [sp, #0]
 8103dac:	2319      	movs	r3, #25
 8103dae:	2201      	movs	r2, #1
 8103db0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8103db4:	68f8      	ldr	r0, [r7, #12]
 8103db6:	f000 f9af 	bl	8104118 <I2C_WaitOnFlagUntilTimeout>
 8103dba:	4603      	mov	r3, r0
 8103dbc:	2b00      	cmp	r3, #0
 8103dbe:	d001      	beq.n	8103dc4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8103dc0:	2301      	movs	r3, #1
 8103dc2:	e0d5      	b.n	8103f70 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8103dc4:	68fb      	ldr	r3, [r7, #12]
 8103dc6:	2222      	movs	r2, #34	; 0x22
 8103dc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8103dcc:	68fb      	ldr	r3, [r7, #12]
 8103dce:	2240      	movs	r2, #64	; 0x40
 8103dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8103dd4:	68fb      	ldr	r3, [r7, #12]
 8103dd6:	2200      	movs	r2, #0
 8103dd8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8103dda:	68fb      	ldr	r3, [r7, #12]
 8103ddc:	6a3a      	ldr	r2, [r7, #32]
 8103dde:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8103de0:	68fb      	ldr	r3, [r7, #12]
 8103de2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8103de4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8103de6:	68fb      	ldr	r3, [r7, #12]
 8103de8:	2200      	movs	r2, #0
 8103dea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8103dec:	88f8      	ldrh	r0, [r7, #6]
 8103dee:	893a      	ldrh	r2, [r7, #8]
 8103df0:	8979      	ldrh	r1, [r7, #10]
 8103df2:	697b      	ldr	r3, [r7, #20]
 8103df4:	9301      	str	r3, [sp, #4]
 8103df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103df8:	9300      	str	r3, [sp, #0]
 8103dfa:	4603      	mov	r3, r0
 8103dfc:	68f8      	ldr	r0, [r7, #12]
 8103dfe:	f000 f913 	bl	8104028 <I2C_RequestMemoryRead>
 8103e02:	4603      	mov	r3, r0
 8103e04:	2b00      	cmp	r3, #0
 8103e06:	d005      	beq.n	8103e14 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8103e08:	68fb      	ldr	r3, [r7, #12]
 8103e0a:	2200      	movs	r2, #0
 8103e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8103e10:	2301      	movs	r3, #1
 8103e12:	e0ad      	b.n	8103f70 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8103e14:	68fb      	ldr	r3, [r7, #12]
 8103e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103e18:	b29b      	uxth	r3, r3
 8103e1a:	2bff      	cmp	r3, #255	; 0xff
 8103e1c:	d90e      	bls.n	8103e3c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8103e1e:	68fb      	ldr	r3, [r7, #12]
 8103e20:	22ff      	movs	r2, #255	; 0xff
 8103e22:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8103e24:	68fb      	ldr	r3, [r7, #12]
 8103e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103e28:	b2da      	uxtb	r2, r3
 8103e2a:	8979      	ldrh	r1, [r7, #10]
 8103e2c:	4b52      	ldr	r3, [pc, #328]	; (8103f78 <HAL_I2C_Mem_Read+0x22c>)
 8103e2e:	9300      	str	r3, [sp, #0]
 8103e30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8103e34:	68f8      	ldr	r0, [r7, #12]
 8103e36:	f000 fb17 	bl	8104468 <I2C_TransferConfig>
 8103e3a:	e00f      	b.n	8103e5c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8103e3c:	68fb      	ldr	r3, [r7, #12]
 8103e3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103e40:	b29a      	uxth	r2, r3
 8103e42:	68fb      	ldr	r3, [r7, #12]
 8103e44:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8103e46:	68fb      	ldr	r3, [r7, #12]
 8103e48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103e4a:	b2da      	uxtb	r2, r3
 8103e4c:	8979      	ldrh	r1, [r7, #10]
 8103e4e:	4b4a      	ldr	r3, [pc, #296]	; (8103f78 <HAL_I2C_Mem_Read+0x22c>)
 8103e50:	9300      	str	r3, [sp, #0]
 8103e52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8103e56:	68f8      	ldr	r0, [r7, #12]
 8103e58:	f000 fb06 	bl	8104468 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8103e5c:	697b      	ldr	r3, [r7, #20]
 8103e5e:	9300      	str	r3, [sp, #0]
 8103e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103e62:	2200      	movs	r2, #0
 8103e64:	2104      	movs	r1, #4
 8103e66:	68f8      	ldr	r0, [r7, #12]
 8103e68:	f000 f956 	bl	8104118 <I2C_WaitOnFlagUntilTimeout>
 8103e6c:	4603      	mov	r3, r0
 8103e6e:	2b00      	cmp	r3, #0
 8103e70:	d001      	beq.n	8103e76 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8103e72:	2301      	movs	r3, #1
 8103e74:	e07c      	b.n	8103f70 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8103e76:	68fb      	ldr	r3, [r7, #12]
 8103e78:	681b      	ldr	r3, [r3, #0]
 8103e7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8103e7c:	68fb      	ldr	r3, [r7, #12]
 8103e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103e80:	b2d2      	uxtb	r2, r2
 8103e82:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8103e84:	68fb      	ldr	r3, [r7, #12]
 8103e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103e88:	1c5a      	adds	r2, r3, #1
 8103e8a:	68fb      	ldr	r3, [r7, #12]
 8103e8c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8103e8e:	68fb      	ldr	r3, [r7, #12]
 8103e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103e92:	3b01      	subs	r3, #1
 8103e94:	b29a      	uxth	r2, r3
 8103e96:	68fb      	ldr	r3, [r7, #12]
 8103e98:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8103e9a:	68fb      	ldr	r3, [r7, #12]
 8103e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103e9e:	b29b      	uxth	r3, r3
 8103ea0:	3b01      	subs	r3, #1
 8103ea2:	b29a      	uxth	r2, r3
 8103ea4:	68fb      	ldr	r3, [r7, #12]
 8103ea6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8103ea8:	68fb      	ldr	r3, [r7, #12]
 8103eaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103eac:	b29b      	uxth	r3, r3
 8103eae:	2b00      	cmp	r3, #0
 8103eb0:	d034      	beq.n	8103f1c <HAL_I2C_Mem_Read+0x1d0>
 8103eb2:	68fb      	ldr	r3, [r7, #12]
 8103eb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103eb6:	2b00      	cmp	r3, #0
 8103eb8:	d130      	bne.n	8103f1c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8103eba:	697b      	ldr	r3, [r7, #20]
 8103ebc:	9300      	str	r3, [sp, #0]
 8103ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8103ec0:	2200      	movs	r2, #0
 8103ec2:	2180      	movs	r1, #128	; 0x80
 8103ec4:	68f8      	ldr	r0, [r7, #12]
 8103ec6:	f000 f927 	bl	8104118 <I2C_WaitOnFlagUntilTimeout>
 8103eca:	4603      	mov	r3, r0
 8103ecc:	2b00      	cmp	r3, #0
 8103ece:	d001      	beq.n	8103ed4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8103ed0:	2301      	movs	r3, #1
 8103ed2:	e04d      	b.n	8103f70 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8103ed4:	68fb      	ldr	r3, [r7, #12]
 8103ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103ed8:	b29b      	uxth	r3, r3
 8103eda:	2bff      	cmp	r3, #255	; 0xff
 8103edc:	d90e      	bls.n	8103efc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8103ede:	68fb      	ldr	r3, [r7, #12]
 8103ee0:	22ff      	movs	r2, #255	; 0xff
 8103ee2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8103ee4:	68fb      	ldr	r3, [r7, #12]
 8103ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103ee8:	b2da      	uxtb	r2, r3
 8103eea:	8979      	ldrh	r1, [r7, #10]
 8103eec:	2300      	movs	r3, #0
 8103eee:	9300      	str	r3, [sp, #0]
 8103ef0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8103ef4:	68f8      	ldr	r0, [r7, #12]
 8103ef6:	f000 fab7 	bl	8104468 <I2C_TransferConfig>
 8103efa:	e00f      	b.n	8103f1c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8103efc:	68fb      	ldr	r3, [r7, #12]
 8103efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103f00:	b29a      	uxth	r2, r3
 8103f02:	68fb      	ldr	r3, [r7, #12]
 8103f04:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8103f06:	68fb      	ldr	r3, [r7, #12]
 8103f08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8103f0a:	b2da      	uxtb	r2, r3
 8103f0c:	8979      	ldrh	r1, [r7, #10]
 8103f0e:	2300      	movs	r3, #0
 8103f10:	9300      	str	r3, [sp, #0]
 8103f12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8103f16:	68f8      	ldr	r0, [r7, #12]
 8103f18:	f000 faa6 	bl	8104468 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8103f1c:	68fb      	ldr	r3, [r7, #12]
 8103f1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8103f20:	b29b      	uxth	r3, r3
 8103f22:	2b00      	cmp	r3, #0
 8103f24:	d19a      	bne.n	8103e5c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8103f26:	697a      	ldr	r2, [r7, #20]
 8103f28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8103f2a:	68f8      	ldr	r0, [r7, #12]
 8103f2c:	f000 f974 	bl	8104218 <I2C_WaitOnSTOPFlagUntilTimeout>
 8103f30:	4603      	mov	r3, r0
 8103f32:	2b00      	cmp	r3, #0
 8103f34:	d001      	beq.n	8103f3a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8103f36:	2301      	movs	r3, #1
 8103f38:	e01a      	b.n	8103f70 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8103f3a:	68fb      	ldr	r3, [r7, #12]
 8103f3c:	681b      	ldr	r3, [r3, #0]
 8103f3e:	2220      	movs	r2, #32
 8103f40:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8103f42:	68fb      	ldr	r3, [r7, #12]
 8103f44:	681b      	ldr	r3, [r3, #0]
 8103f46:	6859      	ldr	r1, [r3, #4]
 8103f48:	68fb      	ldr	r3, [r7, #12]
 8103f4a:	681a      	ldr	r2, [r3, #0]
 8103f4c:	4b0b      	ldr	r3, [pc, #44]	; (8103f7c <HAL_I2C_Mem_Read+0x230>)
 8103f4e:	400b      	ands	r3, r1
 8103f50:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8103f52:	68fb      	ldr	r3, [r7, #12]
 8103f54:	2220      	movs	r2, #32
 8103f56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8103f5a:	68fb      	ldr	r3, [r7, #12]
 8103f5c:	2200      	movs	r2, #0
 8103f5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8103f62:	68fb      	ldr	r3, [r7, #12]
 8103f64:	2200      	movs	r2, #0
 8103f66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8103f6a:	2300      	movs	r3, #0
 8103f6c:	e000      	b.n	8103f70 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8103f6e:	2302      	movs	r3, #2
  }
}
 8103f70:	4618      	mov	r0, r3
 8103f72:	3718      	adds	r7, #24
 8103f74:	46bd      	mov	sp, r7
 8103f76:	bd80      	pop	{r7, pc}
 8103f78:	80002400 	.word	0x80002400
 8103f7c:	fe00e800 	.word	0xfe00e800

08103f80 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8103f80:	b580      	push	{r7, lr}
 8103f82:	b086      	sub	sp, #24
 8103f84:	af02      	add	r7, sp, #8
 8103f86:	60f8      	str	r0, [r7, #12]
 8103f88:	4608      	mov	r0, r1
 8103f8a:	4611      	mov	r1, r2
 8103f8c:	461a      	mov	r2, r3
 8103f8e:	4603      	mov	r3, r0
 8103f90:	817b      	strh	r3, [r7, #10]
 8103f92:	460b      	mov	r3, r1
 8103f94:	813b      	strh	r3, [r7, #8]
 8103f96:	4613      	mov	r3, r2
 8103f98:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8103f9a:	88fb      	ldrh	r3, [r7, #6]
 8103f9c:	b2da      	uxtb	r2, r3
 8103f9e:	8979      	ldrh	r1, [r7, #10]
 8103fa0:	4b20      	ldr	r3, [pc, #128]	; (8104024 <I2C_RequestMemoryWrite+0xa4>)
 8103fa2:	9300      	str	r3, [sp, #0]
 8103fa4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8103fa8:	68f8      	ldr	r0, [r7, #12]
 8103faa:	f000 fa5d 	bl	8104468 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8103fae:	69fa      	ldr	r2, [r7, #28]
 8103fb0:	69b9      	ldr	r1, [r7, #24]
 8103fb2:	68f8      	ldr	r0, [r7, #12]
 8103fb4:	f000 f8f0 	bl	8104198 <I2C_WaitOnTXISFlagUntilTimeout>
 8103fb8:	4603      	mov	r3, r0
 8103fba:	2b00      	cmp	r3, #0
 8103fbc:	d001      	beq.n	8103fc2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8103fbe:	2301      	movs	r3, #1
 8103fc0:	e02c      	b.n	810401c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8103fc2:	88fb      	ldrh	r3, [r7, #6]
 8103fc4:	2b01      	cmp	r3, #1
 8103fc6:	d105      	bne.n	8103fd4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8103fc8:	893b      	ldrh	r3, [r7, #8]
 8103fca:	b2da      	uxtb	r2, r3
 8103fcc:	68fb      	ldr	r3, [r7, #12]
 8103fce:	681b      	ldr	r3, [r3, #0]
 8103fd0:	629a      	str	r2, [r3, #40]	; 0x28
 8103fd2:	e015      	b.n	8104000 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8103fd4:	893b      	ldrh	r3, [r7, #8]
 8103fd6:	0a1b      	lsrs	r3, r3, #8
 8103fd8:	b29b      	uxth	r3, r3
 8103fda:	b2da      	uxtb	r2, r3
 8103fdc:	68fb      	ldr	r3, [r7, #12]
 8103fde:	681b      	ldr	r3, [r3, #0]
 8103fe0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8103fe2:	69fa      	ldr	r2, [r7, #28]
 8103fe4:	69b9      	ldr	r1, [r7, #24]
 8103fe6:	68f8      	ldr	r0, [r7, #12]
 8103fe8:	f000 f8d6 	bl	8104198 <I2C_WaitOnTXISFlagUntilTimeout>
 8103fec:	4603      	mov	r3, r0
 8103fee:	2b00      	cmp	r3, #0
 8103ff0:	d001      	beq.n	8103ff6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8103ff2:	2301      	movs	r3, #1
 8103ff4:	e012      	b.n	810401c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8103ff6:	893b      	ldrh	r3, [r7, #8]
 8103ff8:	b2da      	uxtb	r2, r3
 8103ffa:	68fb      	ldr	r3, [r7, #12]
 8103ffc:	681b      	ldr	r3, [r3, #0]
 8103ffe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8104000:	69fb      	ldr	r3, [r7, #28]
 8104002:	9300      	str	r3, [sp, #0]
 8104004:	69bb      	ldr	r3, [r7, #24]
 8104006:	2200      	movs	r2, #0
 8104008:	2180      	movs	r1, #128	; 0x80
 810400a:	68f8      	ldr	r0, [r7, #12]
 810400c:	f000 f884 	bl	8104118 <I2C_WaitOnFlagUntilTimeout>
 8104010:	4603      	mov	r3, r0
 8104012:	2b00      	cmp	r3, #0
 8104014:	d001      	beq.n	810401a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8104016:	2301      	movs	r3, #1
 8104018:	e000      	b.n	810401c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 810401a:	2300      	movs	r3, #0
}
 810401c:	4618      	mov	r0, r3
 810401e:	3710      	adds	r7, #16
 8104020:	46bd      	mov	sp, r7
 8104022:	bd80      	pop	{r7, pc}
 8104024:	80002000 	.word	0x80002000

08104028 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8104028:	b580      	push	{r7, lr}
 810402a:	b086      	sub	sp, #24
 810402c:	af02      	add	r7, sp, #8
 810402e:	60f8      	str	r0, [r7, #12]
 8104030:	4608      	mov	r0, r1
 8104032:	4611      	mov	r1, r2
 8104034:	461a      	mov	r2, r3
 8104036:	4603      	mov	r3, r0
 8104038:	817b      	strh	r3, [r7, #10]
 810403a:	460b      	mov	r3, r1
 810403c:	813b      	strh	r3, [r7, #8]
 810403e:	4613      	mov	r3, r2
 8104040:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8104042:	88fb      	ldrh	r3, [r7, #6]
 8104044:	b2da      	uxtb	r2, r3
 8104046:	8979      	ldrh	r1, [r7, #10]
 8104048:	4b20      	ldr	r3, [pc, #128]	; (81040cc <I2C_RequestMemoryRead+0xa4>)
 810404a:	9300      	str	r3, [sp, #0]
 810404c:	2300      	movs	r3, #0
 810404e:	68f8      	ldr	r0, [r7, #12]
 8104050:	f000 fa0a 	bl	8104468 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8104054:	69fa      	ldr	r2, [r7, #28]
 8104056:	69b9      	ldr	r1, [r7, #24]
 8104058:	68f8      	ldr	r0, [r7, #12]
 810405a:	f000 f89d 	bl	8104198 <I2C_WaitOnTXISFlagUntilTimeout>
 810405e:	4603      	mov	r3, r0
 8104060:	2b00      	cmp	r3, #0
 8104062:	d001      	beq.n	8104068 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8104064:	2301      	movs	r3, #1
 8104066:	e02c      	b.n	81040c2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8104068:	88fb      	ldrh	r3, [r7, #6]
 810406a:	2b01      	cmp	r3, #1
 810406c:	d105      	bne.n	810407a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 810406e:	893b      	ldrh	r3, [r7, #8]
 8104070:	b2da      	uxtb	r2, r3
 8104072:	68fb      	ldr	r3, [r7, #12]
 8104074:	681b      	ldr	r3, [r3, #0]
 8104076:	629a      	str	r2, [r3, #40]	; 0x28
 8104078:	e015      	b.n	81040a6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 810407a:	893b      	ldrh	r3, [r7, #8]
 810407c:	0a1b      	lsrs	r3, r3, #8
 810407e:	b29b      	uxth	r3, r3
 8104080:	b2da      	uxtb	r2, r3
 8104082:	68fb      	ldr	r3, [r7, #12]
 8104084:	681b      	ldr	r3, [r3, #0]
 8104086:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8104088:	69fa      	ldr	r2, [r7, #28]
 810408a:	69b9      	ldr	r1, [r7, #24]
 810408c:	68f8      	ldr	r0, [r7, #12]
 810408e:	f000 f883 	bl	8104198 <I2C_WaitOnTXISFlagUntilTimeout>
 8104092:	4603      	mov	r3, r0
 8104094:	2b00      	cmp	r3, #0
 8104096:	d001      	beq.n	810409c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8104098:	2301      	movs	r3, #1
 810409a:	e012      	b.n	81040c2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 810409c:	893b      	ldrh	r3, [r7, #8]
 810409e:	b2da      	uxtb	r2, r3
 81040a0:	68fb      	ldr	r3, [r7, #12]
 81040a2:	681b      	ldr	r3, [r3, #0]
 81040a4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 81040a6:	69fb      	ldr	r3, [r7, #28]
 81040a8:	9300      	str	r3, [sp, #0]
 81040aa:	69bb      	ldr	r3, [r7, #24]
 81040ac:	2200      	movs	r2, #0
 81040ae:	2140      	movs	r1, #64	; 0x40
 81040b0:	68f8      	ldr	r0, [r7, #12]
 81040b2:	f000 f831 	bl	8104118 <I2C_WaitOnFlagUntilTimeout>
 81040b6:	4603      	mov	r3, r0
 81040b8:	2b00      	cmp	r3, #0
 81040ba:	d001      	beq.n	81040c0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 81040bc:	2301      	movs	r3, #1
 81040be:	e000      	b.n	81040c2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 81040c0:	2300      	movs	r3, #0
}
 81040c2:	4618      	mov	r0, r3
 81040c4:	3710      	adds	r7, #16
 81040c6:	46bd      	mov	sp, r7
 81040c8:	bd80      	pop	{r7, pc}
 81040ca:	bf00      	nop
 81040cc:	80002000 	.word	0x80002000

081040d0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 81040d0:	b480      	push	{r7}
 81040d2:	b083      	sub	sp, #12
 81040d4:	af00      	add	r7, sp, #0
 81040d6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 81040d8:	687b      	ldr	r3, [r7, #4]
 81040da:	681b      	ldr	r3, [r3, #0]
 81040dc:	699b      	ldr	r3, [r3, #24]
 81040de:	f003 0302 	and.w	r3, r3, #2
 81040e2:	2b02      	cmp	r3, #2
 81040e4:	d103      	bne.n	81040ee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 81040e6:	687b      	ldr	r3, [r7, #4]
 81040e8:	681b      	ldr	r3, [r3, #0]
 81040ea:	2200      	movs	r2, #0
 81040ec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 81040ee:	687b      	ldr	r3, [r7, #4]
 81040f0:	681b      	ldr	r3, [r3, #0]
 81040f2:	699b      	ldr	r3, [r3, #24]
 81040f4:	f003 0301 	and.w	r3, r3, #1
 81040f8:	2b01      	cmp	r3, #1
 81040fa:	d007      	beq.n	810410c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 81040fc:	687b      	ldr	r3, [r7, #4]
 81040fe:	681b      	ldr	r3, [r3, #0]
 8104100:	699a      	ldr	r2, [r3, #24]
 8104102:	687b      	ldr	r3, [r7, #4]
 8104104:	681b      	ldr	r3, [r3, #0]
 8104106:	f042 0201 	orr.w	r2, r2, #1
 810410a:	619a      	str	r2, [r3, #24]
  }
}
 810410c:	bf00      	nop
 810410e:	370c      	adds	r7, #12
 8104110:	46bd      	mov	sp, r7
 8104112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104116:	4770      	bx	lr

08104118 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8104118:	b580      	push	{r7, lr}
 810411a:	b084      	sub	sp, #16
 810411c:	af00      	add	r7, sp, #0
 810411e:	60f8      	str	r0, [r7, #12]
 8104120:	60b9      	str	r1, [r7, #8]
 8104122:	603b      	str	r3, [r7, #0]
 8104124:	4613      	mov	r3, r2
 8104126:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8104128:	e022      	b.n	8104170 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810412a:	683b      	ldr	r3, [r7, #0]
 810412c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104130:	d01e      	beq.n	8104170 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8104132:	f7fe f85f 	bl	81021f4 <HAL_GetTick>
 8104136:	4602      	mov	r2, r0
 8104138:	69bb      	ldr	r3, [r7, #24]
 810413a:	1ad3      	subs	r3, r2, r3
 810413c:	683a      	ldr	r2, [r7, #0]
 810413e:	429a      	cmp	r2, r3
 8104140:	d302      	bcc.n	8104148 <I2C_WaitOnFlagUntilTimeout+0x30>
 8104142:	683b      	ldr	r3, [r7, #0]
 8104144:	2b00      	cmp	r3, #0
 8104146:	d113      	bne.n	8104170 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8104148:	68fb      	ldr	r3, [r7, #12]
 810414a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810414c:	f043 0220 	orr.w	r2, r3, #32
 8104150:	68fb      	ldr	r3, [r7, #12]
 8104152:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8104154:	68fb      	ldr	r3, [r7, #12]
 8104156:	2220      	movs	r2, #32
 8104158:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 810415c:	68fb      	ldr	r3, [r7, #12]
 810415e:	2200      	movs	r2, #0
 8104160:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8104164:	68fb      	ldr	r3, [r7, #12]
 8104166:	2200      	movs	r2, #0
 8104168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 810416c:	2301      	movs	r3, #1
 810416e:	e00f      	b.n	8104190 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8104170:	68fb      	ldr	r3, [r7, #12]
 8104172:	681b      	ldr	r3, [r3, #0]
 8104174:	699a      	ldr	r2, [r3, #24]
 8104176:	68bb      	ldr	r3, [r7, #8]
 8104178:	4013      	ands	r3, r2
 810417a:	68ba      	ldr	r2, [r7, #8]
 810417c:	429a      	cmp	r2, r3
 810417e:	bf0c      	ite	eq
 8104180:	2301      	moveq	r3, #1
 8104182:	2300      	movne	r3, #0
 8104184:	b2db      	uxtb	r3, r3
 8104186:	461a      	mov	r2, r3
 8104188:	79fb      	ldrb	r3, [r7, #7]
 810418a:	429a      	cmp	r2, r3
 810418c:	d0cd      	beq.n	810412a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 810418e:	2300      	movs	r3, #0
}
 8104190:	4618      	mov	r0, r3
 8104192:	3710      	adds	r7, #16
 8104194:	46bd      	mov	sp, r7
 8104196:	bd80      	pop	{r7, pc}

08104198 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8104198:	b580      	push	{r7, lr}
 810419a:	b084      	sub	sp, #16
 810419c:	af00      	add	r7, sp, #0
 810419e:	60f8      	str	r0, [r7, #12]
 81041a0:	60b9      	str	r1, [r7, #8]
 81041a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 81041a4:	e02c      	b.n	8104200 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 81041a6:	687a      	ldr	r2, [r7, #4]
 81041a8:	68b9      	ldr	r1, [r7, #8]
 81041aa:	68f8      	ldr	r0, [r7, #12]
 81041ac:	f000 f870 	bl	8104290 <I2C_IsErrorOccurred>
 81041b0:	4603      	mov	r3, r0
 81041b2:	2b00      	cmp	r3, #0
 81041b4:	d001      	beq.n	81041ba <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 81041b6:	2301      	movs	r3, #1
 81041b8:	e02a      	b.n	8104210 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81041ba:	68bb      	ldr	r3, [r7, #8]
 81041bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 81041c0:	d01e      	beq.n	8104200 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81041c2:	f7fe f817 	bl	81021f4 <HAL_GetTick>
 81041c6:	4602      	mov	r2, r0
 81041c8:	687b      	ldr	r3, [r7, #4]
 81041ca:	1ad3      	subs	r3, r2, r3
 81041cc:	68ba      	ldr	r2, [r7, #8]
 81041ce:	429a      	cmp	r2, r3
 81041d0:	d302      	bcc.n	81041d8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 81041d2:	68bb      	ldr	r3, [r7, #8]
 81041d4:	2b00      	cmp	r3, #0
 81041d6:	d113      	bne.n	8104200 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 81041d8:	68fb      	ldr	r3, [r7, #12]
 81041da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81041dc:	f043 0220 	orr.w	r2, r3, #32
 81041e0:	68fb      	ldr	r3, [r7, #12]
 81041e2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 81041e4:	68fb      	ldr	r3, [r7, #12]
 81041e6:	2220      	movs	r2, #32
 81041e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 81041ec:	68fb      	ldr	r3, [r7, #12]
 81041ee:	2200      	movs	r2, #0
 81041f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 81041f4:	68fb      	ldr	r3, [r7, #12]
 81041f6:	2200      	movs	r2, #0
 81041f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 81041fc:	2301      	movs	r3, #1
 81041fe:	e007      	b.n	8104210 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8104200:	68fb      	ldr	r3, [r7, #12]
 8104202:	681b      	ldr	r3, [r3, #0]
 8104204:	699b      	ldr	r3, [r3, #24]
 8104206:	f003 0302 	and.w	r3, r3, #2
 810420a:	2b02      	cmp	r3, #2
 810420c:	d1cb      	bne.n	81041a6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 810420e:	2300      	movs	r3, #0
}
 8104210:	4618      	mov	r0, r3
 8104212:	3710      	adds	r7, #16
 8104214:	46bd      	mov	sp, r7
 8104216:	bd80      	pop	{r7, pc}

08104218 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8104218:	b580      	push	{r7, lr}
 810421a:	b084      	sub	sp, #16
 810421c:	af00      	add	r7, sp, #0
 810421e:	60f8      	str	r0, [r7, #12]
 8104220:	60b9      	str	r1, [r7, #8]
 8104222:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8104224:	e028      	b.n	8104278 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8104226:	687a      	ldr	r2, [r7, #4]
 8104228:	68b9      	ldr	r1, [r7, #8]
 810422a:	68f8      	ldr	r0, [r7, #12]
 810422c:	f000 f830 	bl	8104290 <I2C_IsErrorOccurred>
 8104230:	4603      	mov	r3, r0
 8104232:	2b00      	cmp	r3, #0
 8104234:	d001      	beq.n	810423a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8104236:	2301      	movs	r3, #1
 8104238:	e026      	b.n	8104288 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810423a:	f7fd ffdb 	bl	81021f4 <HAL_GetTick>
 810423e:	4602      	mov	r2, r0
 8104240:	687b      	ldr	r3, [r7, #4]
 8104242:	1ad3      	subs	r3, r2, r3
 8104244:	68ba      	ldr	r2, [r7, #8]
 8104246:	429a      	cmp	r2, r3
 8104248:	d302      	bcc.n	8104250 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 810424a:	68bb      	ldr	r3, [r7, #8]
 810424c:	2b00      	cmp	r3, #0
 810424e:	d113      	bne.n	8104278 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8104250:	68fb      	ldr	r3, [r7, #12]
 8104252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104254:	f043 0220 	orr.w	r2, r3, #32
 8104258:	68fb      	ldr	r3, [r7, #12]
 810425a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 810425c:	68fb      	ldr	r3, [r7, #12]
 810425e:	2220      	movs	r2, #32
 8104260:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8104264:	68fb      	ldr	r3, [r7, #12]
 8104266:	2200      	movs	r2, #0
 8104268:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 810426c:	68fb      	ldr	r3, [r7, #12]
 810426e:	2200      	movs	r2, #0
 8104270:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8104274:	2301      	movs	r3, #1
 8104276:	e007      	b.n	8104288 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8104278:	68fb      	ldr	r3, [r7, #12]
 810427a:	681b      	ldr	r3, [r3, #0]
 810427c:	699b      	ldr	r3, [r3, #24]
 810427e:	f003 0320 	and.w	r3, r3, #32
 8104282:	2b20      	cmp	r3, #32
 8104284:	d1cf      	bne.n	8104226 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8104286:	2300      	movs	r3, #0
}
 8104288:	4618      	mov	r0, r3
 810428a:	3710      	adds	r7, #16
 810428c:	46bd      	mov	sp, r7
 810428e:	bd80      	pop	{r7, pc}

08104290 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8104290:	b580      	push	{r7, lr}
 8104292:	b08a      	sub	sp, #40	; 0x28
 8104294:	af00      	add	r7, sp, #0
 8104296:	60f8      	str	r0, [r7, #12]
 8104298:	60b9      	str	r1, [r7, #8]
 810429a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 810429c:	2300      	movs	r3, #0
 810429e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 81042a2:	68fb      	ldr	r3, [r7, #12]
 81042a4:	681b      	ldr	r3, [r3, #0]
 81042a6:	699b      	ldr	r3, [r3, #24]
 81042a8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 81042aa:	2300      	movs	r3, #0
 81042ac:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 81042ae:	687b      	ldr	r3, [r7, #4]
 81042b0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 81042b2:	69bb      	ldr	r3, [r7, #24]
 81042b4:	f003 0310 	and.w	r3, r3, #16
 81042b8:	2b00      	cmp	r3, #0
 81042ba:	d075      	beq.n	81043a8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 81042bc:	68fb      	ldr	r3, [r7, #12]
 81042be:	681b      	ldr	r3, [r3, #0]
 81042c0:	2210      	movs	r2, #16
 81042c2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 81042c4:	e056      	b.n	8104374 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 81042c6:	68bb      	ldr	r3, [r7, #8]
 81042c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 81042cc:	d052      	beq.n	8104374 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 81042ce:	f7fd ff91 	bl	81021f4 <HAL_GetTick>
 81042d2:	4602      	mov	r2, r0
 81042d4:	69fb      	ldr	r3, [r7, #28]
 81042d6:	1ad3      	subs	r3, r2, r3
 81042d8:	68ba      	ldr	r2, [r7, #8]
 81042da:	429a      	cmp	r2, r3
 81042dc:	d302      	bcc.n	81042e4 <I2C_IsErrorOccurred+0x54>
 81042de:	68bb      	ldr	r3, [r7, #8]
 81042e0:	2b00      	cmp	r3, #0
 81042e2:	d147      	bne.n	8104374 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 81042e4:	68fb      	ldr	r3, [r7, #12]
 81042e6:	681b      	ldr	r3, [r3, #0]
 81042e8:	685b      	ldr	r3, [r3, #4]
 81042ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81042ee:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 81042f0:	68fb      	ldr	r3, [r7, #12]
 81042f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 81042f6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 81042f8:	68fb      	ldr	r3, [r7, #12]
 81042fa:	681b      	ldr	r3, [r3, #0]
 81042fc:	699b      	ldr	r3, [r3, #24]
 81042fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8104302:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8104306:	d12e      	bne.n	8104366 <I2C_IsErrorOccurred+0xd6>
 8104308:	697b      	ldr	r3, [r7, #20]
 810430a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810430e:	d02a      	beq.n	8104366 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8104310:	7cfb      	ldrb	r3, [r7, #19]
 8104312:	2b20      	cmp	r3, #32
 8104314:	d027      	beq.n	8104366 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8104316:	68fb      	ldr	r3, [r7, #12]
 8104318:	681b      	ldr	r3, [r3, #0]
 810431a:	685a      	ldr	r2, [r3, #4]
 810431c:	68fb      	ldr	r3, [r7, #12]
 810431e:	681b      	ldr	r3, [r3, #0]
 8104320:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8104324:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8104326:	f7fd ff65 	bl	81021f4 <HAL_GetTick>
 810432a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 810432c:	e01b      	b.n	8104366 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 810432e:	f7fd ff61 	bl	81021f4 <HAL_GetTick>
 8104332:	4602      	mov	r2, r0
 8104334:	69fb      	ldr	r3, [r7, #28]
 8104336:	1ad3      	subs	r3, r2, r3
 8104338:	2b19      	cmp	r3, #25
 810433a:	d914      	bls.n	8104366 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 810433c:	68fb      	ldr	r3, [r7, #12]
 810433e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104340:	f043 0220 	orr.w	r2, r3, #32
 8104344:	68fb      	ldr	r3, [r7, #12]
 8104346:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8104348:	68fb      	ldr	r3, [r7, #12]
 810434a:	2220      	movs	r2, #32
 810434c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8104350:	68fb      	ldr	r3, [r7, #12]
 8104352:	2200      	movs	r2, #0
 8104354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8104358:	68fb      	ldr	r3, [r7, #12]
 810435a:	2200      	movs	r2, #0
 810435c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8104360:	2301      	movs	r3, #1
 8104362:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8104366:	68fb      	ldr	r3, [r7, #12]
 8104368:	681b      	ldr	r3, [r3, #0]
 810436a:	699b      	ldr	r3, [r3, #24]
 810436c:	f003 0320 	and.w	r3, r3, #32
 8104370:	2b20      	cmp	r3, #32
 8104372:	d1dc      	bne.n	810432e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8104374:	68fb      	ldr	r3, [r7, #12]
 8104376:	681b      	ldr	r3, [r3, #0]
 8104378:	699b      	ldr	r3, [r3, #24]
 810437a:	f003 0320 	and.w	r3, r3, #32
 810437e:	2b20      	cmp	r3, #32
 8104380:	d003      	beq.n	810438a <I2C_IsErrorOccurred+0xfa>
 8104382:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8104386:	2b00      	cmp	r3, #0
 8104388:	d09d      	beq.n	81042c6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 810438a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810438e:	2b00      	cmp	r3, #0
 8104390:	d103      	bne.n	810439a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8104392:	68fb      	ldr	r3, [r7, #12]
 8104394:	681b      	ldr	r3, [r3, #0]
 8104396:	2220      	movs	r2, #32
 8104398:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 810439a:	6a3b      	ldr	r3, [r7, #32]
 810439c:	f043 0304 	orr.w	r3, r3, #4
 81043a0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 81043a2:	2301      	movs	r3, #1
 81043a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 81043a8:	68fb      	ldr	r3, [r7, #12]
 81043aa:	681b      	ldr	r3, [r3, #0]
 81043ac:	699b      	ldr	r3, [r3, #24]
 81043ae:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 81043b0:	69bb      	ldr	r3, [r7, #24]
 81043b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81043b6:	2b00      	cmp	r3, #0
 81043b8:	d00b      	beq.n	81043d2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 81043ba:	6a3b      	ldr	r3, [r7, #32]
 81043bc:	f043 0301 	orr.w	r3, r3, #1
 81043c0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 81043c2:	68fb      	ldr	r3, [r7, #12]
 81043c4:	681b      	ldr	r3, [r3, #0]
 81043c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 81043ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81043cc:	2301      	movs	r3, #1
 81043ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 81043d2:	69bb      	ldr	r3, [r7, #24]
 81043d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 81043d8:	2b00      	cmp	r3, #0
 81043da:	d00b      	beq.n	81043f4 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 81043dc:	6a3b      	ldr	r3, [r7, #32]
 81043de:	f043 0308 	orr.w	r3, r3, #8
 81043e2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 81043e4:	68fb      	ldr	r3, [r7, #12]
 81043e6:	681b      	ldr	r3, [r3, #0]
 81043e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 81043ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 81043ee:	2301      	movs	r3, #1
 81043f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 81043f4:	69bb      	ldr	r3, [r7, #24]
 81043f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 81043fa:	2b00      	cmp	r3, #0
 81043fc:	d00b      	beq.n	8104416 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 81043fe:	6a3b      	ldr	r3, [r7, #32]
 8104400:	f043 0302 	orr.w	r3, r3, #2
 8104404:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8104406:	68fb      	ldr	r3, [r7, #12]
 8104408:	681b      	ldr	r3, [r3, #0]
 810440a:	f44f 7200 	mov.w	r2, #512	; 0x200
 810440e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8104410:	2301      	movs	r3, #1
 8104412:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8104416:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 810441a:	2b00      	cmp	r3, #0
 810441c:	d01c      	beq.n	8104458 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 810441e:	68f8      	ldr	r0, [r7, #12]
 8104420:	f7ff fe56 	bl	81040d0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8104424:	68fb      	ldr	r3, [r7, #12]
 8104426:	681b      	ldr	r3, [r3, #0]
 8104428:	6859      	ldr	r1, [r3, #4]
 810442a:	68fb      	ldr	r3, [r7, #12]
 810442c:	681a      	ldr	r2, [r3, #0]
 810442e:	4b0d      	ldr	r3, [pc, #52]	; (8104464 <I2C_IsErrorOccurred+0x1d4>)
 8104430:	400b      	ands	r3, r1
 8104432:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8104434:	68fb      	ldr	r3, [r7, #12]
 8104436:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8104438:	6a3b      	ldr	r3, [r7, #32]
 810443a:	431a      	orrs	r2, r3
 810443c:	68fb      	ldr	r3, [r7, #12]
 810443e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8104440:	68fb      	ldr	r3, [r7, #12]
 8104442:	2220      	movs	r2, #32
 8104444:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8104448:	68fb      	ldr	r3, [r7, #12]
 810444a:	2200      	movs	r2, #0
 810444c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8104450:	68fb      	ldr	r3, [r7, #12]
 8104452:	2200      	movs	r2, #0
 8104454:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8104458:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 810445c:	4618      	mov	r0, r3
 810445e:	3728      	adds	r7, #40	; 0x28
 8104460:	46bd      	mov	sp, r7
 8104462:	bd80      	pop	{r7, pc}
 8104464:	fe00e800 	.word	0xfe00e800

08104468 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8104468:	b480      	push	{r7}
 810446a:	b087      	sub	sp, #28
 810446c:	af00      	add	r7, sp, #0
 810446e:	60f8      	str	r0, [r7, #12]
 8104470:	607b      	str	r3, [r7, #4]
 8104472:	460b      	mov	r3, r1
 8104474:	817b      	strh	r3, [r7, #10]
 8104476:	4613      	mov	r3, r2
 8104478:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810447a:	897b      	ldrh	r3, [r7, #10]
 810447c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8104480:	7a7b      	ldrb	r3, [r7, #9]
 8104482:	041b      	lsls	r3, r3, #16
 8104484:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8104488:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 810448a:	687b      	ldr	r3, [r7, #4]
 810448c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 810448e:	6a3b      	ldr	r3, [r7, #32]
 8104490:	4313      	orrs	r3, r2
 8104492:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8104496:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8104498:	68fb      	ldr	r3, [r7, #12]
 810449a:	681b      	ldr	r3, [r3, #0]
 810449c:	685a      	ldr	r2, [r3, #4]
 810449e:	6a3b      	ldr	r3, [r7, #32]
 81044a0:	0d5b      	lsrs	r3, r3, #21
 81044a2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 81044a6:	4b08      	ldr	r3, [pc, #32]	; (81044c8 <I2C_TransferConfig+0x60>)
 81044a8:	430b      	orrs	r3, r1
 81044aa:	43db      	mvns	r3, r3
 81044ac:	ea02 0103 	and.w	r1, r2, r3
 81044b0:	68fb      	ldr	r3, [r7, #12]
 81044b2:	681b      	ldr	r3, [r3, #0]
 81044b4:	697a      	ldr	r2, [r7, #20]
 81044b6:	430a      	orrs	r2, r1
 81044b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 81044ba:	bf00      	nop
 81044bc:	371c      	adds	r7, #28
 81044be:	46bd      	mov	sp, r7
 81044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81044c4:	4770      	bx	lr
 81044c6:	bf00      	nop
 81044c8:	03ff63ff 	.word	0x03ff63ff

081044cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 81044cc:	b480      	push	{r7}
 81044ce:	b083      	sub	sp, #12
 81044d0:	af00      	add	r7, sp, #0
 81044d2:	6078      	str	r0, [r7, #4]
 81044d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 81044d6:	687b      	ldr	r3, [r7, #4]
 81044d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81044dc:	b2db      	uxtb	r3, r3
 81044de:	2b20      	cmp	r3, #32
 81044e0:	d138      	bne.n	8104554 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 81044e2:	687b      	ldr	r3, [r7, #4]
 81044e4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81044e8:	2b01      	cmp	r3, #1
 81044ea:	d101      	bne.n	81044f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 81044ec:	2302      	movs	r3, #2
 81044ee:	e032      	b.n	8104556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 81044f0:	687b      	ldr	r3, [r7, #4]
 81044f2:	2201      	movs	r2, #1
 81044f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 81044f8:	687b      	ldr	r3, [r7, #4]
 81044fa:	2224      	movs	r2, #36	; 0x24
 81044fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8104500:	687b      	ldr	r3, [r7, #4]
 8104502:	681b      	ldr	r3, [r3, #0]
 8104504:	681a      	ldr	r2, [r3, #0]
 8104506:	687b      	ldr	r3, [r7, #4]
 8104508:	681b      	ldr	r3, [r3, #0]
 810450a:	f022 0201 	bic.w	r2, r2, #1
 810450e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8104510:	687b      	ldr	r3, [r7, #4]
 8104512:	681b      	ldr	r3, [r3, #0]
 8104514:	681a      	ldr	r2, [r3, #0]
 8104516:	687b      	ldr	r3, [r7, #4]
 8104518:	681b      	ldr	r3, [r3, #0]
 810451a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 810451e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8104520:	687b      	ldr	r3, [r7, #4]
 8104522:	681b      	ldr	r3, [r3, #0]
 8104524:	6819      	ldr	r1, [r3, #0]
 8104526:	687b      	ldr	r3, [r7, #4]
 8104528:	681b      	ldr	r3, [r3, #0]
 810452a:	683a      	ldr	r2, [r7, #0]
 810452c:	430a      	orrs	r2, r1
 810452e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8104530:	687b      	ldr	r3, [r7, #4]
 8104532:	681b      	ldr	r3, [r3, #0]
 8104534:	681a      	ldr	r2, [r3, #0]
 8104536:	687b      	ldr	r3, [r7, #4]
 8104538:	681b      	ldr	r3, [r3, #0]
 810453a:	f042 0201 	orr.w	r2, r2, #1
 810453e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8104540:	687b      	ldr	r3, [r7, #4]
 8104542:	2220      	movs	r2, #32
 8104544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8104548:	687b      	ldr	r3, [r7, #4]
 810454a:	2200      	movs	r2, #0
 810454c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8104550:	2300      	movs	r3, #0
 8104552:	e000      	b.n	8104556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8104554:	2302      	movs	r3, #2
  }
}
 8104556:	4618      	mov	r0, r3
 8104558:	370c      	adds	r7, #12
 810455a:	46bd      	mov	sp, r7
 810455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104560:	4770      	bx	lr

08104562 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8104562:	b480      	push	{r7}
 8104564:	b085      	sub	sp, #20
 8104566:	af00      	add	r7, sp, #0
 8104568:	6078      	str	r0, [r7, #4]
 810456a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 810456c:	687b      	ldr	r3, [r7, #4]
 810456e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8104572:	b2db      	uxtb	r3, r3
 8104574:	2b20      	cmp	r3, #32
 8104576:	d139      	bne.n	81045ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8104578:	687b      	ldr	r3, [r7, #4]
 810457a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 810457e:	2b01      	cmp	r3, #1
 8104580:	d101      	bne.n	8104586 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8104582:	2302      	movs	r3, #2
 8104584:	e033      	b.n	81045ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8104586:	687b      	ldr	r3, [r7, #4]
 8104588:	2201      	movs	r2, #1
 810458a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 810458e:	687b      	ldr	r3, [r7, #4]
 8104590:	2224      	movs	r2, #36	; 0x24
 8104592:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8104596:	687b      	ldr	r3, [r7, #4]
 8104598:	681b      	ldr	r3, [r3, #0]
 810459a:	681a      	ldr	r2, [r3, #0]
 810459c:	687b      	ldr	r3, [r7, #4]
 810459e:	681b      	ldr	r3, [r3, #0]
 81045a0:	f022 0201 	bic.w	r2, r2, #1
 81045a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 81045a6:	687b      	ldr	r3, [r7, #4]
 81045a8:	681b      	ldr	r3, [r3, #0]
 81045aa:	681b      	ldr	r3, [r3, #0]
 81045ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 81045ae:	68fb      	ldr	r3, [r7, #12]
 81045b0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81045b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 81045b6:	683b      	ldr	r3, [r7, #0]
 81045b8:	021b      	lsls	r3, r3, #8
 81045ba:	68fa      	ldr	r2, [r7, #12]
 81045bc:	4313      	orrs	r3, r2
 81045be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 81045c0:	687b      	ldr	r3, [r7, #4]
 81045c2:	681b      	ldr	r3, [r3, #0]
 81045c4:	68fa      	ldr	r2, [r7, #12]
 81045c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 81045c8:	687b      	ldr	r3, [r7, #4]
 81045ca:	681b      	ldr	r3, [r3, #0]
 81045cc:	681a      	ldr	r2, [r3, #0]
 81045ce:	687b      	ldr	r3, [r7, #4]
 81045d0:	681b      	ldr	r3, [r3, #0]
 81045d2:	f042 0201 	orr.w	r2, r2, #1
 81045d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 81045d8:	687b      	ldr	r3, [r7, #4]
 81045da:	2220      	movs	r2, #32
 81045dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 81045e0:	687b      	ldr	r3, [r7, #4]
 81045e2:	2200      	movs	r2, #0
 81045e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 81045e8:	2300      	movs	r3, #0
 81045ea:	e000      	b.n	81045ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 81045ec:	2302      	movs	r3, #2
  }
}
 81045ee:	4618      	mov	r0, r3
 81045f0:	3714      	adds	r7, #20
 81045f2:	46bd      	mov	sp, r7
 81045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81045f8:	4770      	bx	lr
	...

081045fc <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81045fc:	b580      	push	{r7, lr}
 81045fe:	b084      	sub	sp, #16
 8104600:	af00      	add	r7, sp, #0
 8104602:	60f8      	str	r0, [r7, #12]
 8104604:	460b      	mov	r3, r1
 8104606:	607a      	str	r2, [r7, #4]
 8104608:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 810460a:	4b37      	ldr	r3, [pc, #220]	; (81046e8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810460c:	681b      	ldr	r3, [r3, #0]
 810460e:	f023 0201 	bic.w	r2, r3, #1
 8104612:	4935      	ldr	r1, [pc, #212]	; (81046e8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104614:	68fb      	ldr	r3, [r7, #12]
 8104616:	4313      	orrs	r3, r2
 8104618:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 810461a:	687b      	ldr	r3, [r7, #4]
 810461c:	2b00      	cmp	r3, #0
 810461e:	d123      	bne.n	8104668 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8104620:	f7fe ffc4 	bl	81035ac <HAL_GetCurrentCPUID>
 8104624:	4603      	mov	r3, r0
 8104626:	2b03      	cmp	r3, #3
 8104628:	d158      	bne.n	81046dc <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 810462a:	4b2f      	ldr	r3, [pc, #188]	; (81046e8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810462c:	691b      	ldr	r3, [r3, #16]
 810462e:	4a2e      	ldr	r2, [pc, #184]	; (81046e8 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104630:	f023 0301 	bic.w	r3, r3, #1
 8104634:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104636:	4b2d      	ldr	r3, [pc, #180]	; (81046ec <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104638:	691b      	ldr	r3, [r3, #16]
 810463a:	4a2c      	ldr	r2, [pc, #176]	; (81046ec <HAL_PWREx_EnterSTOPMode+0xf0>)
 810463c:	f043 0304 	orr.w	r3, r3, #4
 8104640:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8104642:	f3bf 8f4f 	dsb	sy
}
 8104646:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8104648:	f3bf 8f6f 	isb	sy
}
 810464c:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810464e:	7afb      	ldrb	r3, [r7, #11]
 8104650:	2b01      	cmp	r3, #1
 8104652:	d101      	bne.n	8104658 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8104654:	bf30      	wfi
 8104656:	e000      	b.n	810465a <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8104658:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810465a:	4b24      	ldr	r3, [pc, #144]	; (81046ec <HAL_PWREx_EnterSTOPMode+0xf0>)
 810465c:	691b      	ldr	r3, [r3, #16]
 810465e:	4a23      	ldr	r2, [pc, #140]	; (81046ec <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104660:	f023 0304 	bic.w	r3, r3, #4
 8104664:	6113      	str	r3, [r2, #16]
 8104666:	e03c      	b.n	81046e2 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8104668:	687b      	ldr	r3, [r7, #4]
 810466a:	2b01      	cmp	r3, #1
 810466c:	d123      	bne.n	81046b6 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810466e:	f7fe ff9d 	bl	81035ac <HAL_GetCurrentCPUID>
 8104672:	4603      	mov	r3, r0
 8104674:	2b01      	cmp	r3, #1
 8104676:	d133      	bne.n	81046e0 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8104678:	4b1b      	ldr	r3, [pc, #108]	; (81046e8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810467a:	695b      	ldr	r3, [r3, #20]
 810467c:	4a1a      	ldr	r2, [pc, #104]	; (81046e8 <HAL_PWREx_EnterSTOPMode+0xec>)
 810467e:	f023 0302 	bic.w	r3, r3, #2
 8104682:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104684:	4b19      	ldr	r3, [pc, #100]	; (81046ec <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104686:	691b      	ldr	r3, [r3, #16]
 8104688:	4a18      	ldr	r2, [pc, #96]	; (81046ec <HAL_PWREx_EnterSTOPMode+0xf0>)
 810468a:	f043 0304 	orr.w	r3, r3, #4
 810468e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8104690:	f3bf 8f4f 	dsb	sy
}
 8104694:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8104696:	f3bf 8f6f 	isb	sy
}
 810469a:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810469c:	7afb      	ldrb	r3, [r7, #11]
 810469e:	2b01      	cmp	r3, #1
 81046a0:	d101      	bne.n	81046a6 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81046a2:	bf30      	wfi
 81046a4:	e000      	b.n	81046a8 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81046a6:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81046a8:	4b10      	ldr	r3, [pc, #64]	; (81046ec <HAL_PWREx_EnterSTOPMode+0xf0>)
 81046aa:	691b      	ldr	r3, [r3, #16]
 81046ac:	4a0f      	ldr	r2, [pc, #60]	; (81046ec <HAL_PWREx_EnterSTOPMode+0xf0>)
 81046ae:	f023 0304 	bic.w	r3, r3, #4
 81046b2:	6113      	str	r3, [r2, #16]
 81046b4:	e015      	b.n	81046e2 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81046b6:	f7fe ff79 	bl	81035ac <HAL_GetCurrentCPUID>
 81046ba:	4603      	mov	r3, r0
 81046bc:	2b03      	cmp	r3, #3
 81046be:	d106      	bne.n	81046ce <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81046c0:	4b09      	ldr	r3, [pc, #36]	; (81046e8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81046c2:	691b      	ldr	r3, [r3, #16]
 81046c4:	4a08      	ldr	r2, [pc, #32]	; (81046e8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81046c6:	f023 0304 	bic.w	r3, r3, #4
 81046ca:	6113      	str	r3, [r2, #16]
 81046cc:	e009      	b.n	81046e2 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81046ce:	4b06      	ldr	r3, [pc, #24]	; (81046e8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81046d0:	695b      	ldr	r3, [r3, #20]
 81046d2:	4a05      	ldr	r2, [pc, #20]	; (81046e8 <HAL_PWREx_EnterSTOPMode+0xec>)
 81046d4:	f023 0304 	bic.w	r3, r3, #4
 81046d8:	6153      	str	r3, [r2, #20]
 81046da:	e002      	b.n	81046e2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81046dc:	bf00      	nop
 81046de:	e000      	b.n	81046e2 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81046e0:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81046e2:	3710      	adds	r7, #16
 81046e4:	46bd      	mov	sp, r7
 81046e6:	bd80      	pop	{r7, pc}
 81046e8:	58024800 	.word	0x58024800
 81046ec:	e000ed00 	.word	0xe000ed00

081046f0 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81046f0:	b580      	push	{r7, lr}
 81046f2:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81046f4:	f7fe ff5a 	bl	81035ac <HAL_GetCurrentCPUID>
 81046f8:	4603      	mov	r3, r0
 81046fa:	2b03      	cmp	r3, #3
 81046fc:	d101      	bne.n	8104702 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81046fe:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8104700:	e001      	b.n	8104706 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8104702:	bf40      	sev
    __WFE ();
 8104704:	bf20      	wfe
}
 8104706:	bf00      	nop
 8104708:	bd80      	pop	{r7, pc}
	...

0810470c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 810470c:	b480      	push	{r7}
 810470e:	b089      	sub	sp, #36	; 0x24
 8104710:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8104712:	4bb3      	ldr	r3, [pc, #716]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104714:	691b      	ldr	r3, [r3, #16]
 8104716:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810471a:	2b18      	cmp	r3, #24
 810471c:	f200 8155 	bhi.w	81049ca <HAL_RCC_GetSysClockFreq+0x2be>
 8104720:	a201      	add	r2, pc, #4	; (adr r2, 8104728 <HAL_RCC_GetSysClockFreq+0x1c>)
 8104722:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104726:	bf00      	nop
 8104728:	0810478d 	.word	0x0810478d
 810472c:	081049cb 	.word	0x081049cb
 8104730:	081049cb 	.word	0x081049cb
 8104734:	081049cb 	.word	0x081049cb
 8104738:	081049cb 	.word	0x081049cb
 810473c:	081049cb 	.word	0x081049cb
 8104740:	081049cb 	.word	0x081049cb
 8104744:	081049cb 	.word	0x081049cb
 8104748:	081047b3 	.word	0x081047b3
 810474c:	081049cb 	.word	0x081049cb
 8104750:	081049cb 	.word	0x081049cb
 8104754:	081049cb 	.word	0x081049cb
 8104758:	081049cb 	.word	0x081049cb
 810475c:	081049cb 	.word	0x081049cb
 8104760:	081049cb 	.word	0x081049cb
 8104764:	081049cb 	.word	0x081049cb
 8104768:	081047b9 	.word	0x081047b9
 810476c:	081049cb 	.word	0x081049cb
 8104770:	081049cb 	.word	0x081049cb
 8104774:	081049cb 	.word	0x081049cb
 8104778:	081049cb 	.word	0x081049cb
 810477c:	081049cb 	.word	0x081049cb
 8104780:	081049cb 	.word	0x081049cb
 8104784:	081049cb 	.word	0x081049cb
 8104788:	081047bf 	.word	0x081047bf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810478c:	4b94      	ldr	r3, [pc, #592]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810478e:	681b      	ldr	r3, [r3, #0]
 8104790:	f003 0320 	and.w	r3, r3, #32
 8104794:	2b00      	cmp	r3, #0
 8104796:	d009      	beq.n	81047ac <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104798:	4b91      	ldr	r3, [pc, #580]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810479a:	681b      	ldr	r3, [r3, #0]
 810479c:	08db      	lsrs	r3, r3, #3
 810479e:	f003 0303 	and.w	r3, r3, #3
 81047a2:	4a90      	ldr	r2, [pc, #576]	; (81049e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81047a4:	fa22 f303 	lsr.w	r3, r2, r3
 81047a8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 81047aa:	e111      	b.n	81049d0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81047ac:	4b8d      	ldr	r3, [pc, #564]	; (81049e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81047ae:	61bb      	str	r3, [r7, #24]
    break;
 81047b0:	e10e      	b.n	81049d0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 81047b2:	4b8d      	ldr	r3, [pc, #564]	; (81049e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81047b4:	61bb      	str	r3, [r7, #24]
    break;
 81047b6:	e10b      	b.n	81049d0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 81047b8:	4b8c      	ldr	r3, [pc, #560]	; (81049ec <HAL_RCC_GetSysClockFreq+0x2e0>)
 81047ba:	61bb      	str	r3, [r7, #24]
    break;
 81047bc:	e108      	b.n	81049d0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81047be:	4b88      	ldr	r3, [pc, #544]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81047c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81047c2:	f003 0303 	and.w	r3, r3, #3
 81047c6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 81047c8:	4b85      	ldr	r3, [pc, #532]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81047ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81047cc:	091b      	lsrs	r3, r3, #4
 81047ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81047d2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 81047d4:	4b82      	ldr	r3, [pc, #520]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81047d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81047d8:	f003 0301 	and.w	r3, r3, #1
 81047dc:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 81047de:	4b80      	ldr	r3, [pc, #512]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81047e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81047e2:	08db      	lsrs	r3, r3, #3
 81047e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81047e8:	68fa      	ldr	r2, [r7, #12]
 81047ea:	fb02 f303 	mul.w	r3, r2, r3
 81047ee:	ee07 3a90 	vmov	s15, r3
 81047f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81047f6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 81047fa:	693b      	ldr	r3, [r7, #16]
 81047fc:	2b00      	cmp	r3, #0
 81047fe:	f000 80e1 	beq.w	81049c4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8104802:	697b      	ldr	r3, [r7, #20]
 8104804:	2b02      	cmp	r3, #2
 8104806:	f000 8083 	beq.w	8104910 <HAL_RCC_GetSysClockFreq+0x204>
 810480a:	697b      	ldr	r3, [r7, #20]
 810480c:	2b02      	cmp	r3, #2
 810480e:	f200 80a1 	bhi.w	8104954 <HAL_RCC_GetSysClockFreq+0x248>
 8104812:	697b      	ldr	r3, [r7, #20]
 8104814:	2b00      	cmp	r3, #0
 8104816:	d003      	beq.n	8104820 <HAL_RCC_GetSysClockFreq+0x114>
 8104818:	697b      	ldr	r3, [r7, #20]
 810481a:	2b01      	cmp	r3, #1
 810481c:	d056      	beq.n	81048cc <HAL_RCC_GetSysClockFreq+0x1c0>
 810481e:	e099      	b.n	8104954 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104820:	4b6f      	ldr	r3, [pc, #444]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104822:	681b      	ldr	r3, [r3, #0]
 8104824:	f003 0320 	and.w	r3, r3, #32
 8104828:	2b00      	cmp	r3, #0
 810482a:	d02d      	beq.n	8104888 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810482c:	4b6c      	ldr	r3, [pc, #432]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810482e:	681b      	ldr	r3, [r3, #0]
 8104830:	08db      	lsrs	r3, r3, #3
 8104832:	f003 0303 	and.w	r3, r3, #3
 8104836:	4a6b      	ldr	r2, [pc, #428]	; (81049e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104838:	fa22 f303 	lsr.w	r3, r2, r3
 810483c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810483e:	687b      	ldr	r3, [r7, #4]
 8104840:	ee07 3a90 	vmov	s15, r3
 8104844:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104848:	693b      	ldr	r3, [r7, #16]
 810484a:	ee07 3a90 	vmov	s15, r3
 810484e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104856:	4b62      	ldr	r3, [pc, #392]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810485a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810485e:	ee07 3a90 	vmov	s15, r3
 8104862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104866:	ed97 6a02 	vldr	s12, [r7, #8]
 810486a:	eddf 5a61 	vldr	s11, [pc, #388]	; 81049f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 810486e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104876:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810487a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810487e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104882:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8104886:	e087      	b.n	8104998 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104888:	693b      	ldr	r3, [r7, #16]
 810488a:	ee07 3a90 	vmov	s15, r3
 810488e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104892:	eddf 6a58 	vldr	s13, [pc, #352]	; 81049f4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8104896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810489a:	4b51      	ldr	r3, [pc, #324]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810489c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810489e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81048a2:	ee07 3a90 	vmov	s15, r3
 81048a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81048aa:	ed97 6a02 	vldr	s12, [r7, #8]
 81048ae:	eddf 5a50 	vldr	s11, [pc, #320]	; 81049f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 81048b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81048b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81048ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81048be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81048c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81048c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81048ca:	e065      	b.n	8104998 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81048cc:	693b      	ldr	r3, [r7, #16]
 81048ce:	ee07 3a90 	vmov	s15, r3
 81048d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81048d6:	eddf 6a48 	vldr	s13, [pc, #288]	; 81049f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 81048da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81048de:	4b40      	ldr	r3, [pc, #256]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81048e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81048e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81048e6:	ee07 3a90 	vmov	s15, r3
 81048ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81048ee:	ed97 6a02 	vldr	s12, [r7, #8]
 81048f2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 81049f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 81048f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81048fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81048fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104906:	ee67 7a27 	vmul.f32	s15, s14, s15
 810490a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810490e:	e043      	b.n	8104998 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104910:	693b      	ldr	r3, [r7, #16]
 8104912:	ee07 3a90 	vmov	s15, r3
 8104916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810491a:	eddf 6a38 	vldr	s13, [pc, #224]	; 81049fc <HAL_RCC_GetSysClockFreq+0x2f0>
 810491e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104922:	4b2f      	ldr	r3, [pc, #188]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810492a:	ee07 3a90 	vmov	s15, r3
 810492e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104932:	ed97 6a02 	vldr	s12, [r7, #8]
 8104936:	eddf 5a2e 	vldr	s11, [pc, #184]	; 81049f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 810493a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810493e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104942:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810494a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810494e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104952:	e021      	b.n	8104998 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8104954:	693b      	ldr	r3, [r7, #16]
 8104956:	ee07 3a90 	vmov	s15, r3
 810495a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810495e:	eddf 6a26 	vldr	s13, [pc, #152]	; 81049f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8104962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104966:	4b1e      	ldr	r3, [pc, #120]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810496a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810496e:	ee07 3a90 	vmov	s15, r3
 8104972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104976:	ed97 6a02 	vldr	s12, [r7, #8]
 810497a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 81049f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 810497e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104986:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810498a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810498e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104992:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8104996:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8104998:	4b11      	ldr	r3, [pc, #68]	; (81049e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810499a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810499c:	0a5b      	lsrs	r3, r3, #9
 810499e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81049a2:	3301      	adds	r3, #1
 81049a4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 81049a6:	683b      	ldr	r3, [r7, #0]
 81049a8:	ee07 3a90 	vmov	s15, r3
 81049ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81049b0:	edd7 6a07 	vldr	s13, [r7, #28]
 81049b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81049b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81049bc:	ee17 3a90 	vmov	r3, s15
 81049c0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 81049c2:	e005      	b.n	81049d0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 81049c4:	2300      	movs	r3, #0
 81049c6:	61bb      	str	r3, [r7, #24]
    break;
 81049c8:	e002      	b.n	81049d0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 81049ca:	4b07      	ldr	r3, [pc, #28]	; (81049e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81049cc:	61bb      	str	r3, [r7, #24]
    break;
 81049ce:	bf00      	nop
  }

  return sysclockfreq;
 81049d0:	69bb      	ldr	r3, [r7, #24]
}
 81049d2:	4618      	mov	r0, r3
 81049d4:	3724      	adds	r7, #36	; 0x24
 81049d6:	46bd      	mov	sp, r7
 81049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81049dc:	4770      	bx	lr
 81049de:	bf00      	nop
 81049e0:	58024400 	.word	0x58024400
 81049e4:	03d09000 	.word	0x03d09000
 81049e8:	003d0900 	.word	0x003d0900
 81049ec:	007a1200 	.word	0x007a1200
 81049f0:	46000000 	.word	0x46000000
 81049f4:	4c742400 	.word	0x4c742400
 81049f8:	4a742400 	.word	0x4a742400
 81049fc:	4af42400 	.word	0x4af42400

08104a00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8104a00:	b580      	push	{r7, lr}
 8104a02:	b082      	sub	sp, #8
 8104a04:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8104a06:	f7ff fe81 	bl	810470c <HAL_RCC_GetSysClockFreq>
 8104a0a:	4602      	mov	r2, r0
 8104a0c:	4b11      	ldr	r3, [pc, #68]	; (8104a54 <HAL_RCC_GetHCLKFreq+0x54>)
 8104a0e:	699b      	ldr	r3, [r3, #24]
 8104a10:	0a1b      	lsrs	r3, r3, #8
 8104a12:	f003 030f 	and.w	r3, r3, #15
 8104a16:	4910      	ldr	r1, [pc, #64]	; (8104a58 <HAL_RCC_GetHCLKFreq+0x58>)
 8104a18:	5ccb      	ldrb	r3, [r1, r3]
 8104a1a:	f003 031f 	and.w	r3, r3, #31
 8104a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8104a22:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8104a24:	4b0b      	ldr	r3, [pc, #44]	; (8104a54 <HAL_RCC_GetHCLKFreq+0x54>)
 8104a26:	699b      	ldr	r3, [r3, #24]
 8104a28:	f003 030f 	and.w	r3, r3, #15
 8104a2c:	4a0a      	ldr	r2, [pc, #40]	; (8104a58 <HAL_RCC_GetHCLKFreq+0x58>)
 8104a2e:	5cd3      	ldrb	r3, [r2, r3]
 8104a30:	f003 031f 	and.w	r3, r3, #31
 8104a34:	687a      	ldr	r2, [r7, #4]
 8104a36:	fa22 f303 	lsr.w	r3, r2, r3
 8104a3a:	4a08      	ldr	r2, [pc, #32]	; (8104a5c <HAL_RCC_GetHCLKFreq+0x5c>)
 8104a3c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8104a3e:	4b07      	ldr	r3, [pc, #28]	; (8104a5c <HAL_RCC_GetHCLKFreq+0x5c>)
 8104a40:	681b      	ldr	r3, [r3, #0]
 8104a42:	4a07      	ldr	r2, [pc, #28]	; (8104a60 <HAL_RCC_GetHCLKFreq+0x60>)
 8104a44:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8104a46:	4b05      	ldr	r3, [pc, #20]	; (8104a5c <HAL_RCC_GetHCLKFreq+0x5c>)
 8104a48:	681b      	ldr	r3, [r3, #0]
}
 8104a4a:	4618      	mov	r0, r3
 8104a4c:	3708      	adds	r7, #8
 8104a4e:	46bd      	mov	sp, r7
 8104a50:	bd80      	pop	{r7, pc}
 8104a52:	bf00      	nop
 8104a54:	58024400 	.word	0x58024400
 8104a58:	08109bb4 	.word	0x08109bb4
 8104a5c:	10000004 	.word	0x10000004
 8104a60:	10000000 	.word	0x10000000

08104a64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104a64:	b580      	push	{r7, lr}
 8104a66:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8104a68:	f7ff ffca 	bl	8104a00 <HAL_RCC_GetHCLKFreq>
 8104a6c:	4602      	mov	r2, r0
 8104a6e:	4b06      	ldr	r3, [pc, #24]	; (8104a88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8104a70:	69db      	ldr	r3, [r3, #28]
 8104a72:	091b      	lsrs	r3, r3, #4
 8104a74:	f003 0307 	and.w	r3, r3, #7
 8104a78:	4904      	ldr	r1, [pc, #16]	; (8104a8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8104a7a:	5ccb      	ldrb	r3, [r1, r3]
 8104a7c:	f003 031f 	and.w	r3, r3, #31
 8104a80:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8104a84:	4618      	mov	r0, r3
 8104a86:	bd80      	pop	{r7, pc}
 8104a88:	58024400 	.word	0x58024400
 8104a8c:	08109bb4 	.word	0x08109bb4

08104a90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8104a90:	b580      	push	{r7, lr}
 8104a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8104a94:	f7ff ffb4 	bl	8104a00 <HAL_RCC_GetHCLKFreq>
 8104a98:	4602      	mov	r2, r0
 8104a9a:	4b06      	ldr	r3, [pc, #24]	; (8104ab4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8104a9c:	69db      	ldr	r3, [r3, #28]
 8104a9e:	0a1b      	lsrs	r3, r3, #8
 8104aa0:	f003 0307 	and.w	r3, r3, #7
 8104aa4:	4904      	ldr	r1, [pc, #16]	; (8104ab8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8104aa6:	5ccb      	ldrb	r3, [r1, r3]
 8104aa8:	f003 031f 	and.w	r3, r3, #31
 8104aac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8104ab0:	4618      	mov	r0, r3
 8104ab2:	bd80      	pop	{r7, pc}
 8104ab4:	58024400 	.word	0x58024400
 8104ab8:	08109bb4 	.word	0x08109bb4

08104abc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8104abc:	b580      	push	{r7, lr}
 8104abe:	b086      	sub	sp, #24
 8104ac0:	af00      	add	r7, sp, #0
 8104ac2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8104ac4:	2300      	movs	r3, #0
 8104ac6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8104ac8:	2300      	movs	r3, #0
 8104aca:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104acc:	687b      	ldr	r3, [r7, #4]
 8104ace:	681b      	ldr	r3, [r3, #0]
 8104ad0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104ad4:	2b00      	cmp	r3, #0
 8104ad6:	d03f      	beq.n	8104b58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8104ad8:	687b      	ldr	r3, [r7, #4]
 8104ada:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104adc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104ae0:	d02a      	beq.n	8104b38 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8104ae2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104ae6:	d824      	bhi.n	8104b32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8104ae8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104aec:	d018      	beq.n	8104b20 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8104aee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104af2:	d81e      	bhi.n	8104b32 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8104af4:	2b00      	cmp	r3, #0
 8104af6:	d003      	beq.n	8104b00 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8104af8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8104afc:	d007      	beq.n	8104b0e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8104afe:	e018      	b.n	8104b32 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104b00:	4ba3      	ldr	r3, [pc, #652]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104b04:	4aa2      	ldr	r2, [pc, #648]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104b06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104b0a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104b0c:	e015      	b.n	8104b3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8104b0e:	687b      	ldr	r3, [r7, #4]
 8104b10:	3304      	adds	r3, #4
 8104b12:	2102      	movs	r1, #2
 8104b14:	4618      	mov	r0, r3
 8104b16:	f001 fff9 	bl	8106b0c <RCCEx_PLL2_Config>
 8104b1a:	4603      	mov	r3, r0
 8104b1c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104b1e:	e00c      	b.n	8104b3a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104b20:	687b      	ldr	r3, [r7, #4]
 8104b22:	3324      	adds	r3, #36	; 0x24
 8104b24:	2102      	movs	r1, #2
 8104b26:	4618      	mov	r0, r3
 8104b28:	f002 f8a2 	bl	8106c70 <RCCEx_PLL3_Config>
 8104b2c:	4603      	mov	r3, r0
 8104b2e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8104b30:	e003      	b.n	8104b3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104b32:	2301      	movs	r3, #1
 8104b34:	75fb      	strb	r3, [r7, #23]
      break;
 8104b36:	e000      	b.n	8104b3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8104b38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104b3a:	7dfb      	ldrb	r3, [r7, #23]
 8104b3c:	2b00      	cmp	r3, #0
 8104b3e:	d109      	bne.n	8104b54 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8104b40:	4b93      	ldr	r3, [pc, #588]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104b42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104b44:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8104b48:	687b      	ldr	r3, [r7, #4]
 8104b4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104b4c:	4990      	ldr	r1, [pc, #576]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104b4e:	4313      	orrs	r3, r2
 8104b50:	650b      	str	r3, [r1, #80]	; 0x50
 8104b52:	e001      	b.n	8104b58 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104b54:	7dfb      	ldrb	r3, [r7, #23]
 8104b56:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8104b58:	687b      	ldr	r3, [r7, #4]
 8104b5a:	681b      	ldr	r3, [r3, #0]
 8104b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104b60:	2b00      	cmp	r3, #0
 8104b62:	d03d      	beq.n	8104be0 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8104b64:	687b      	ldr	r3, [r7, #4]
 8104b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104b68:	2b04      	cmp	r3, #4
 8104b6a:	d826      	bhi.n	8104bba <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8104b6c:	a201      	add	r2, pc, #4	; (adr r2, 8104b74 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8104b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104b72:	bf00      	nop
 8104b74:	08104b89 	.word	0x08104b89
 8104b78:	08104b97 	.word	0x08104b97
 8104b7c:	08104ba9 	.word	0x08104ba9
 8104b80:	08104bc1 	.word	0x08104bc1
 8104b84:	08104bc1 	.word	0x08104bc1
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104b88:	4b81      	ldr	r3, [pc, #516]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104b8c:	4a80      	ldr	r2, [pc, #512]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104b8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104b92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104b94:	e015      	b.n	8104bc2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104b96:	687b      	ldr	r3, [r7, #4]
 8104b98:	3304      	adds	r3, #4
 8104b9a:	2100      	movs	r1, #0
 8104b9c:	4618      	mov	r0, r3
 8104b9e:	f001 ffb5 	bl	8106b0c <RCCEx_PLL2_Config>
 8104ba2:	4603      	mov	r3, r0
 8104ba4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104ba6:	e00c      	b.n	8104bc2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104ba8:	687b      	ldr	r3, [r7, #4]
 8104baa:	3324      	adds	r3, #36	; 0x24
 8104bac:	2100      	movs	r1, #0
 8104bae:	4618      	mov	r0, r3
 8104bb0:	f002 f85e 	bl	8106c70 <RCCEx_PLL3_Config>
 8104bb4:	4603      	mov	r3, r0
 8104bb6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104bb8:	e003      	b.n	8104bc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104bba:	2301      	movs	r3, #1
 8104bbc:	75fb      	strb	r3, [r7, #23]
      break;
 8104bbe:	e000      	b.n	8104bc2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8104bc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104bc2:	7dfb      	ldrb	r3, [r7, #23]
 8104bc4:	2b00      	cmp	r3, #0
 8104bc6:	d109      	bne.n	8104bdc <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8104bc8:	4b71      	ldr	r3, [pc, #452]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104bca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104bcc:	f023 0207 	bic.w	r2, r3, #7
 8104bd0:	687b      	ldr	r3, [r7, #4]
 8104bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104bd4:	496e      	ldr	r1, [pc, #440]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104bd6:	4313      	orrs	r3, r2
 8104bd8:	650b      	str	r3, [r1, #80]	; 0x50
 8104bda:	e001      	b.n	8104be0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104bdc:	7dfb      	ldrb	r3, [r7, #23]
 8104bde:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8104be0:	687b      	ldr	r3, [r7, #4]
 8104be2:	681b      	ldr	r3, [r3, #0]
 8104be4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104be8:	2b00      	cmp	r3, #0
 8104bea:	d042      	beq.n	8104c72 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8104bec:	687b      	ldr	r3, [r7, #4]
 8104bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104bf0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104bf4:	d02b      	beq.n	8104c4e <HAL_RCCEx_PeriphCLKConfig+0x192>
 8104bf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104bfa:	d825      	bhi.n	8104c48 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104bfc:	2bc0      	cmp	r3, #192	; 0xc0
 8104bfe:	d028      	beq.n	8104c52 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8104c00:	2bc0      	cmp	r3, #192	; 0xc0
 8104c02:	d821      	bhi.n	8104c48 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104c04:	2b80      	cmp	r3, #128	; 0x80
 8104c06:	d016      	beq.n	8104c36 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8104c08:	2b80      	cmp	r3, #128	; 0x80
 8104c0a:	d81d      	bhi.n	8104c48 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104c0c:	2b00      	cmp	r3, #0
 8104c0e:	d002      	beq.n	8104c16 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8104c10:	2b40      	cmp	r3, #64	; 0x40
 8104c12:	d007      	beq.n	8104c24 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8104c14:	e018      	b.n	8104c48 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104c16:	4b5e      	ldr	r3, [pc, #376]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104c1a:	4a5d      	ldr	r2, [pc, #372]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104c1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104c20:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104c22:	e017      	b.n	8104c54 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104c24:	687b      	ldr	r3, [r7, #4]
 8104c26:	3304      	adds	r3, #4
 8104c28:	2100      	movs	r1, #0
 8104c2a:	4618      	mov	r0, r3
 8104c2c:	f001 ff6e 	bl	8106b0c <RCCEx_PLL2_Config>
 8104c30:	4603      	mov	r3, r0
 8104c32:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104c34:	e00e      	b.n	8104c54 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104c36:	687b      	ldr	r3, [r7, #4]
 8104c38:	3324      	adds	r3, #36	; 0x24
 8104c3a:	2100      	movs	r1, #0
 8104c3c:	4618      	mov	r0, r3
 8104c3e:	f002 f817 	bl	8106c70 <RCCEx_PLL3_Config>
 8104c42:	4603      	mov	r3, r0
 8104c44:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104c46:	e005      	b.n	8104c54 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104c48:	2301      	movs	r3, #1
 8104c4a:	75fb      	strb	r3, [r7, #23]
      break;
 8104c4c:	e002      	b.n	8104c54 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104c4e:	bf00      	nop
 8104c50:	e000      	b.n	8104c54 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104c52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104c54:	7dfb      	ldrb	r3, [r7, #23]
 8104c56:	2b00      	cmp	r3, #0
 8104c58:	d109      	bne.n	8104c6e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8104c5a:	4b4d      	ldr	r3, [pc, #308]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104c5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104c5e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8104c62:	687b      	ldr	r3, [r7, #4]
 8104c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104c66:	494a      	ldr	r1, [pc, #296]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104c68:	4313      	orrs	r3, r2
 8104c6a:	650b      	str	r3, [r1, #80]	; 0x50
 8104c6c:	e001      	b.n	8104c72 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104c6e:	7dfb      	ldrb	r3, [r7, #23]
 8104c70:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104c72:	687b      	ldr	r3, [r7, #4]
 8104c74:	681b      	ldr	r3, [r3, #0]
 8104c76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8104c7a:	2b00      	cmp	r3, #0
 8104c7c:	d049      	beq.n	8104d12 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8104c7e:	687b      	ldr	r3, [r7, #4]
 8104c80:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104c84:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8104c88:	d030      	beq.n	8104cec <HAL_RCCEx_PeriphCLKConfig+0x230>
 8104c8a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8104c8e:	d82a      	bhi.n	8104ce6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104c90:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8104c94:	d02c      	beq.n	8104cf0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8104c96:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8104c9a:	d824      	bhi.n	8104ce6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104c9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104ca0:	d018      	beq.n	8104cd4 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8104ca2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104ca6:	d81e      	bhi.n	8104ce6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8104ca8:	2b00      	cmp	r3, #0
 8104caa:	d003      	beq.n	8104cb4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8104cac:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104cb0:	d007      	beq.n	8104cc2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8104cb2:	e018      	b.n	8104ce6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104cb4:	4b36      	ldr	r3, [pc, #216]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104cb8:	4a35      	ldr	r2, [pc, #212]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104cba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104cbe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104cc0:	e017      	b.n	8104cf2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104cc2:	687b      	ldr	r3, [r7, #4]
 8104cc4:	3304      	adds	r3, #4
 8104cc6:	2100      	movs	r1, #0
 8104cc8:	4618      	mov	r0, r3
 8104cca:	f001 ff1f 	bl	8106b0c <RCCEx_PLL2_Config>
 8104cce:	4603      	mov	r3, r0
 8104cd0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8104cd2:	e00e      	b.n	8104cf2 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104cd4:	687b      	ldr	r3, [r7, #4]
 8104cd6:	3324      	adds	r3, #36	; 0x24
 8104cd8:	2100      	movs	r1, #0
 8104cda:	4618      	mov	r0, r3
 8104cdc:	f001 ffc8 	bl	8106c70 <RCCEx_PLL3_Config>
 8104ce0:	4603      	mov	r3, r0
 8104ce2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104ce4:	e005      	b.n	8104cf2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8104ce6:	2301      	movs	r3, #1
 8104ce8:	75fb      	strb	r3, [r7, #23]
      break;
 8104cea:	e002      	b.n	8104cf2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8104cec:	bf00      	nop
 8104cee:	e000      	b.n	8104cf2 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8104cf0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104cf2:	7dfb      	ldrb	r3, [r7, #23]
 8104cf4:	2b00      	cmp	r3, #0
 8104cf6:	d10a      	bne.n	8104d0e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8104cf8:	4b25      	ldr	r3, [pc, #148]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104cfc:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8104d00:	687b      	ldr	r3, [r7, #4]
 8104d02:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8104d06:	4922      	ldr	r1, [pc, #136]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104d08:	4313      	orrs	r3, r2
 8104d0a:	658b      	str	r3, [r1, #88]	; 0x58
 8104d0c:	e001      	b.n	8104d12 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104d0e:	7dfb      	ldrb	r3, [r7, #23]
 8104d10:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8104d12:	687b      	ldr	r3, [r7, #4]
 8104d14:	681b      	ldr	r3, [r3, #0]
 8104d16:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8104d1a:	2b00      	cmp	r3, #0
 8104d1c:	d04b      	beq.n	8104db6 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8104d1e:	687b      	ldr	r3, [r7, #4]
 8104d20:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8104d24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104d28:	d030      	beq.n	8104d8c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8104d2a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104d2e:	d82a      	bhi.n	8104d86 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104d30:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8104d34:	d02e      	beq.n	8104d94 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8104d36:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8104d3a:	d824      	bhi.n	8104d86 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104d3c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104d40:	d018      	beq.n	8104d74 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8104d42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104d46:	d81e      	bhi.n	8104d86 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104d48:	2b00      	cmp	r3, #0
 8104d4a:	d003      	beq.n	8104d54 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8104d4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8104d50:	d007      	beq.n	8104d62 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8104d52:	e018      	b.n	8104d86 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d54:	4b0e      	ldr	r3, [pc, #56]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104d58:	4a0d      	ldr	r2, [pc, #52]	; (8104d90 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104d5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104d5e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104d60:	e019      	b.n	8104d96 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104d62:	687b      	ldr	r3, [r7, #4]
 8104d64:	3304      	adds	r3, #4
 8104d66:	2100      	movs	r1, #0
 8104d68:	4618      	mov	r0, r3
 8104d6a:	f001 fecf 	bl	8106b0c <RCCEx_PLL2_Config>
 8104d6e:	4603      	mov	r3, r0
 8104d70:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8104d72:	e010      	b.n	8104d96 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104d74:	687b      	ldr	r3, [r7, #4]
 8104d76:	3324      	adds	r3, #36	; 0x24
 8104d78:	2100      	movs	r1, #0
 8104d7a:	4618      	mov	r0, r3
 8104d7c:	f001 ff78 	bl	8106c70 <RCCEx_PLL3_Config>
 8104d80:	4603      	mov	r3, r0
 8104d82:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104d84:	e007      	b.n	8104d96 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8104d86:	2301      	movs	r3, #1
 8104d88:	75fb      	strb	r3, [r7, #23]
      break;
 8104d8a:	e004      	b.n	8104d96 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8104d8c:	bf00      	nop
 8104d8e:	e002      	b.n	8104d96 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8104d90:	58024400 	.word	0x58024400
      break;
 8104d94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104d96:	7dfb      	ldrb	r3, [r7, #23]
 8104d98:	2b00      	cmp	r3, #0
 8104d9a:	d10a      	bne.n	8104db2 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8104d9c:	4b99      	ldr	r3, [pc, #612]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104da0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8104da4:	687b      	ldr	r3, [r7, #4]
 8104da6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8104daa:	4996      	ldr	r1, [pc, #600]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104dac:	4313      	orrs	r3, r2
 8104dae:	658b      	str	r3, [r1, #88]	; 0x58
 8104db0:	e001      	b.n	8104db6 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104db2:	7dfb      	ldrb	r3, [r7, #23]
 8104db4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8104db6:	687b      	ldr	r3, [r7, #4]
 8104db8:	681b      	ldr	r3, [r3, #0]
 8104dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8104dbe:	2b00      	cmp	r3, #0
 8104dc0:	d032      	beq.n	8104e28 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8104dc2:	687b      	ldr	r3, [r7, #4]
 8104dc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104dc6:	2b30      	cmp	r3, #48	; 0x30
 8104dc8:	d01c      	beq.n	8104e04 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8104dca:	2b30      	cmp	r3, #48	; 0x30
 8104dcc:	d817      	bhi.n	8104dfe <HAL_RCCEx_PeriphCLKConfig+0x342>
 8104dce:	2b20      	cmp	r3, #32
 8104dd0:	d00c      	beq.n	8104dec <HAL_RCCEx_PeriphCLKConfig+0x330>
 8104dd2:	2b20      	cmp	r3, #32
 8104dd4:	d813      	bhi.n	8104dfe <HAL_RCCEx_PeriphCLKConfig+0x342>
 8104dd6:	2b00      	cmp	r3, #0
 8104dd8:	d016      	beq.n	8104e08 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8104dda:	2b10      	cmp	r3, #16
 8104ddc:	d10f      	bne.n	8104dfe <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104dde:	4b89      	ldr	r3, [pc, #548]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104de2:	4a88      	ldr	r2, [pc, #544]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104de4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104de8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8104dea:	e00e      	b.n	8104e0a <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8104dec:	687b      	ldr	r3, [r7, #4]
 8104dee:	3304      	adds	r3, #4
 8104df0:	2102      	movs	r1, #2
 8104df2:	4618      	mov	r0, r3
 8104df4:	f001 fe8a 	bl	8106b0c <RCCEx_PLL2_Config>
 8104df8:	4603      	mov	r3, r0
 8104dfa:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8104dfc:	e005      	b.n	8104e0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8104dfe:	2301      	movs	r3, #1
 8104e00:	75fb      	strb	r3, [r7, #23]
      break;
 8104e02:	e002      	b.n	8104e0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8104e04:	bf00      	nop
 8104e06:	e000      	b.n	8104e0a <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8104e08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104e0a:	7dfb      	ldrb	r3, [r7, #23]
 8104e0c:	2b00      	cmp	r3, #0
 8104e0e:	d109      	bne.n	8104e24 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8104e10:	4b7c      	ldr	r3, [pc, #496]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104e14:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8104e18:	687b      	ldr	r3, [r7, #4]
 8104e1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104e1c:	4979      	ldr	r1, [pc, #484]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104e1e:	4313      	orrs	r3, r2
 8104e20:	64cb      	str	r3, [r1, #76]	; 0x4c
 8104e22:	e001      	b.n	8104e28 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104e24:	7dfb      	ldrb	r3, [r7, #23]
 8104e26:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8104e28:	687b      	ldr	r3, [r7, #4]
 8104e2a:	681b      	ldr	r3, [r3, #0]
 8104e2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8104e30:	2b00      	cmp	r3, #0
 8104e32:	d047      	beq.n	8104ec4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8104e34:	687b      	ldr	r3, [r7, #4]
 8104e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104e38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104e3c:	d030      	beq.n	8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8104e3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104e42:	d82a      	bhi.n	8104e9a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104e44:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8104e48:	d02c      	beq.n	8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8104e4a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8104e4e:	d824      	bhi.n	8104e9a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104e50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104e54:	d018      	beq.n	8104e88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8104e56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104e5a:	d81e      	bhi.n	8104e9a <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104e5c:	2b00      	cmp	r3, #0
 8104e5e:	d003      	beq.n	8104e68 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8104e60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104e64:	d007      	beq.n	8104e76 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8104e66:	e018      	b.n	8104e9a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104e68:	4b66      	ldr	r3, [pc, #408]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104e6c:	4a65      	ldr	r2, [pc, #404]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104e6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104e72:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8104e74:	e017      	b.n	8104ea6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104e76:	687b      	ldr	r3, [r7, #4]
 8104e78:	3304      	adds	r3, #4
 8104e7a:	2100      	movs	r1, #0
 8104e7c:	4618      	mov	r0, r3
 8104e7e:	f001 fe45 	bl	8106b0c <RCCEx_PLL2_Config>
 8104e82:	4603      	mov	r3, r0
 8104e84:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8104e86:	e00e      	b.n	8104ea6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8104e88:	687b      	ldr	r3, [r7, #4]
 8104e8a:	3324      	adds	r3, #36	; 0x24
 8104e8c:	2100      	movs	r1, #0
 8104e8e:	4618      	mov	r0, r3
 8104e90:	f001 feee 	bl	8106c70 <RCCEx_PLL3_Config>
 8104e94:	4603      	mov	r3, r0
 8104e96:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8104e98:	e005      	b.n	8104ea6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104e9a:	2301      	movs	r3, #1
 8104e9c:	75fb      	strb	r3, [r7, #23]
      break;
 8104e9e:	e002      	b.n	8104ea6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8104ea0:	bf00      	nop
 8104ea2:	e000      	b.n	8104ea6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8104ea4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104ea6:	7dfb      	ldrb	r3, [r7, #23]
 8104ea8:	2b00      	cmp	r3, #0
 8104eaa:	d109      	bne.n	8104ec0 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8104eac:	4b55      	ldr	r3, [pc, #340]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104eae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104eb0:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8104eb4:	687b      	ldr	r3, [r7, #4]
 8104eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104eb8:	4952      	ldr	r1, [pc, #328]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104eba:	4313      	orrs	r3, r2
 8104ebc:	650b      	str	r3, [r1, #80]	; 0x50
 8104ebe:	e001      	b.n	8104ec4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104ec0:	7dfb      	ldrb	r3, [r7, #23]
 8104ec2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8104ec4:	687b      	ldr	r3, [r7, #4]
 8104ec6:	681b      	ldr	r3, [r3, #0]
 8104ec8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8104ecc:	2b00      	cmp	r3, #0
 8104ece:	d049      	beq.n	8104f64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8104ed0:	687b      	ldr	r3, [r7, #4]
 8104ed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104ed4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8104ed8:	d02e      	beq.n	8104f38 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8104eda:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8104ede:	d828      	bhi.n	8104f32 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104ee0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8104ee4:	d02a      	beq.n	8104f3c <HAL_RCCEx_PeriphCLKConfig+0x480>
 8104ee6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8104eea:	d822      	bhi.n	8104f32 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104eec:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8104ef0:	d026      	beq.n	8104f40 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8104ef2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8104ef6:	d81c      	bhi.n	8104f32 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104ef8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104efc:	d010      	beq.n	8104f20 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8104efe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104f02:	d816      	bhi.n	8104f32 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104f04:	2b00      	cmp	r3, #0
 8104f06:	d01d      	beq.n	8104f44 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8104f08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104f0c:	d111      	bne.n	8104f32 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104f0e:	687b      	ldr	r3, [r7, #4]
 8104f10:	3304      	adds	r3, #4
 8104f12:	2101      	movs	r1, #1
 8104f14:	4618      	mov	r0, r3
 8104f16:	f001 fdf9 	bl	8106b0c <RCCEx_PLL2_Config>
 8104f1a:	4603      	mov	r3, r0
 8104f1c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8104f1e:	e012      	b.n	8104f46 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104f20:	687b      	ldr	r3, [r7, #4]
 8104f22:	3324      	adds	r3, #36	; 0x24
 8104f24:	2101      	movs	r1, #1
 8104f26:	4618      	mov	r0, r3
 8104f28:	f001 fea2 	bl	8106c70 <RCCEx_PLL3_Config>
 8104f2c:	4603      	mov	r3, r0
 8104f2e:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8104f30:	e009      	b.n	8104f46 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104f32:	2301      	movs	r3, #1
 8104f34:	75fb      	strb	r3, [r7, #23]
      break;
 8104f36:	e006      	b.n	8104f46 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104f38:	bf00      	nop
 8104f3a:	e004      	b.n	8104f46 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104f3c:	bf00      	nop
 8104f3e:	e002      	b.n	8104f46 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104f40:	bf00      	nop
 8104f42:	e000      	b.n	8104f46 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104f44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104f46:	7dfb      	ldrb	r3, [r7, #23]
 8104f48:	2b00      	cmp	r3, #0
 8104f4a:	d109      	bne.n	8104f60 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8104f4c:	4b2d      	ldr	r3, [pc, #180]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104f4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104f50:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8104f54:	687b      	ldr	r3, [r7, #4]
 8104f56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104f58:	492a      	ldr	r1, [pc, #168]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104f5a:	4313      	orrs	r3, r2
 8104f5c:	650b      	str	r3, [r1, #80]	; 0x50
 8104f5e:	e001      	b.n	8104f64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104f60:	7dfb      	ldrb	r3, [r7, #23]
 8104f62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8104f64:	687b      	ldr	r3, [r7, #4]
 8104f66:	681b      	ldr	r3, [r3, #0]
 8104f68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8104f6c:	2b00      	cmp	r3, #0
 8104f6e:	d04d      	beq.n	810500c <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8104f70:	687b      	ldr	r3, [r7, #4]
 8104f72:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8104f76:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104f7a:	d02e      	beq.n	8104fda <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8104f7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104f80:	d828      	bhi.n	8104fd4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8104f82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104f86:	d02a      	beq.n	8104fde <HAL_RCCEx_PeriphCLKConfig+0x522>
 8104f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104f8c:	d822      	bhi.n	8104fd4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8104f8e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104f92:	d026      	beq.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8104f94:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104f98:	d81c      	bhi.n	8104fd4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8104f9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104f9e:	d010      	beq.n	8104fc2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8104fa0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104fa4:	d816      	bhi.n	8104fd4 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8104fa6:	2b00      	cmp	r3, #0
 8104fa8:	d01d      	beq.n	8104fe6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8104faa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104fae:	d111      	bne.n	8104fd4 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104fb0:	687b      	ldr	r3, [r7, #4]
 8104fb2:	3304      	adds	r3, #4
 8104fb4:	2101      	movs	r1, #1
 8104fb6:	4618      	mov	r0, r3
 8104fb8:	f001 fda8 	bl	8106b0c <RCCEx_PLL2_Config>
 8104fbc:	4603      	mov	r3, r0
 8104fbe:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8104fc0:	e012      	b.n	8104fe8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104fc2:	687b      	ldr	r3, [r7, #4]
 8104fc4:	3324      	adds	r3, #36	; 0x24
 8104fc6:	2101      	movs	r1, #1
 8104fc8:	4618      	mov	r0, r3
 8104fca:	f001 fe51 	bl	8106c70 <RCCEx_PLL3_Config>
 8104fce:	4603      	mov	r3, r0
 8104fd0:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8104fd2:	e009      	b.n	8104fe8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8104fd4:	2301      	movs	r3, #1
 8104fd6:	75fb      	strb	r3, [r7, #23]
      break;
 8104fd8:	e006      	b.n	8104fe8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104fda:	bf00      	nop
 8104fdc:	e004      	b.n	8104fe8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104fde:	bf00      	nop
 8104fe0:	e002      	b.n	8104fe8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104fe2:	bf00      	nop
 8104fe4:	e000      	b.n	8104fe8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104fe6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104fe8:	7dfb      	ldrb	r3, [r7, #23]
 8104fea:	2b00      	cmp	r3, #0
 8104fec:	d10c      	bne.n	8105008 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8104fee:	4b05      	ldr	r3, [pc, #20]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104ff2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8104ff6:	687b      	ldr	r3, [r7, #4]
 8104ff8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8104ffc:	4901      	ldr	r1, [pc, #4]	; (8105004 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104ffe:	4313      	orrs	r3, r2
 8105000:	658b      	str	r3, [r1, #88]	; 0x58
 8105002:	e003      	b.n	810500c <HAL_RCCEx_PeriphCLKConfig+0x550>
 8105004:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105008:	7dfb      	ldrb	r3, [r7, #23]
 810500a:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 810500c:	687b      	ldr	r3, [r7, #4]
 810500e:	681b      	ldr	r3, [r3, #0]
 8105010:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8105014:	2b00      	cmp	r3, #0
 8105016:	d02f      	beq.n	8105078 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8105018:	687b      	ldr	r3, [r7, #4]
 810501a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810501c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105020:	d00e      	beq.n	8105040 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8105022:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105026:	d814      	bhi.n	8105052 <HAL_RCCEx_PeriphCLKConfig+0x596>
 8105028:	2b00      	cmp	r3, #0
 810502a:	d015      	beq.n	8105058 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 810502c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105030:	d10f      	bne.n	8105052 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105032:	4bb0      	ldr	r3, [pc, #704]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105036:	4aaf      	ldr	r2, [pc, #700]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105038:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810503c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 810503e:	e00c      	b.n	810505a <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105040:	687b      	ldr	r3, [r7, #4]
 8105042:	3304      	adds	r3, #4
 8105044:	2101      	movs	r1, #1
 8105046:	4618      	mov	r0, r3
 8105048:	f001 fd60 	bl	8106b0c <RCCEx_PLL2_Config>
 810504c:	4603      	mov	r3, r0
 810504e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8105050:	e003      	b.n	810505a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105052:	2301      	movs	r3, #1
 8105054:	75fb      	strb	r3, [r7, #23]
      break;
 8105056:	e000      	b.n	810505a <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8105058:	bf00      	nop
    }

    if(ret == HAL_OK)
 810505a:	7dfb      	ldrb	r3, [r7, #23]
 810505c:	2b00      	cmp	r3, #0
 810505e:	d109      	bne.n	8105074 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8105060:	4ba4      	ldr	r3, [pc, #656]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105062:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105064:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8105068:	687b      	ldr	r3, [r7, #4]
 810506a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810506c:	49a1      	ldr	r1, [pc, #644]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810506e:	4313      	orrs	r3, r2
 8105070:	650b      	str	r3, [r1, #80]	; 0x50
 8105072:	e001      	b.n	8105078 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105074:	7dfb      	ldrb	r3, [r7, #23]
 8105076:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8105078:	687b      	ldr	r3, [r7, #4]
 810507a:	681b      	ldr	r3, [r3, #0]
 810507c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8105080:	2b00      	cmp	r3, #0
 8105082:	d032      	beq.n	81050ea <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8105084:	687b      	ldr	r3, [r7, #4]
 8105086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105088:	2b03      	cmp	r3, #3
 810508a:	d81b      	bhi.n	81050c4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 810508c:	a201      	add	r2, pc, #4	; (adr r2, 8105094 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 810508e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105092:	bf00      	nop
 8105094:	081050cb 	.word	0x081050cb
 8105098:	081050a5 	.word	0x081050a5
 810509c:	081050b3 	.word	0x081050b3
 81050a0:	081050cb 	.word	0x081050cb
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81050a4:	4b93      	ldr	r3, [pc, #588]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81050a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81050a8:	4a92      	ldr	r2, [pc, #584]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81050aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81050ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 81050b0:	e00c      	b.n	81050cc <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81050b2:	687b      	ldr	r3, [r7, #4]
 81050b4:	3304      	adds	r3, #4
 81050b6:	2102      	movs	r1, #2
 81050b8:	4618      	mov	r0, r3
 81050ba:	f001 fd27 	bl	8106b0c <RCCEx_PLL2_Config>
 81050be:	4603      	mov	r3, r0
 81050c0:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 81050c2:	e003      	b.n	81050cc <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 81050c4:	2301      	movs	r3, #1
 81050c6:	75fb      	strb	r3, [r7, #23]
      break;
 81050c8:	e000      	b.n	81050cc <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 81050ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 81050cc:	7dfb      	ldrb	r3, [r7, #23]
 81050ce:	2b00      	cmp	r3, #0
 81050d0:	d109      	bne.n	81050e6 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 81050d2:	4b88      	ldr	r3, [pc, #544]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81050d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81050d6:	f023 0203 	bic.w	r2, r3, #3
 81050da:	687b      	ldr	r3, [r7, #4]
 81050dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81050de:	4985      	ldr	r1, [pc, #532]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81050e0:	4313      	orrs	r3, r2
 81050e2:	64cb      	str	r3, [r1, #76]	; 0x4c
 81050e4:	e001      	b.n	81050ea <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81050e6:	7dfb      	ldrb	r3, [r7, #23]
 81050e8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 81050ea:	687b      	ldr	r3, [r7, #4]
 81050ec:	681b      	ldr	r3, [r3, #0]
 81050ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81050f2:	2b00      	cmp	r3, #0
 81050f4:	f000 8088 	beq.w	8105208 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 81050f8:	4b7f      	ldr	r3, [pc, #508]	; (81052f8 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 81050fa:	681b      	ldr	r3, [r3, #0]
 81050fc:	4a7e      	ldr	r2, [pc, #504]	; (81052f8 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 81050fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8105102:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8105104:	f7fd f876 	bl	81021f4 <HAL_GetTick>
 8105108:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810510a:	e009      	b.n	8105120 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 810510c:	f7fd f872 	bl	81021f4 <HAL_GetTick>
 8105110:	4602      	mov	r2, r0
 8105112:	693b      	ldr	r3, [r7, #16]
 8105114:	1ad3      	subs	r3, r2, r3
 8105116:	2b64      	cmp	r3, #100	; 0x64
 8105118:	d902      	bls.n	8105120 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 810511a:	2303      	movs	r3, #3
 810511c:	75fb      	strb	r3, [r7, #23]
        break;
 810511e:	e005      	b.n	810512c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8105120:	4b75      	ldr	r3, [pc, #468]	; (81052f8 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8105122:	681b      	ldr	r3, [r3, #0]
 8105124:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105128:	2b00      	cmp	r3, #0
 810512a:	d0ef      	beq.n	810510c <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 810512c:	7dfb      	ldrb	r3, [r7, #23]
 810512e:	2b00      	cmp	r3, #0
 8105130:	d168      	bne.n	8105204 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8105132:	4b70      	ldr	r3, [pc, #448]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105134:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8105136:	687b      	ldr	r3, [r7, #4]
 8105138:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 810513c:	4053      	eors	r3, r2
 810513e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8105142:	2b00      	cmp	r3, #0
 8105144:	d013      	beq.n	810516e <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8105146:	4b6b      	ldr	r3, [pc, #428]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810514a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810514e:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8105150:	4b68      	ldr	r3, [pc, #416]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105154:	4a67      	ldr	r2, [pc, #412]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105156:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810515a:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 810515c:	4b65      	ldr	r3, [pc, #404]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810515e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105160:	4a64      	ldr	r2, [pc, #400]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8105162:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8105166:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8105168:	4a62      	ldr	r2, [pc, #392]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810516a:	68fb      	ldr	r3, [r7, #12]
 810516c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 810516e:	687b      	ldr	r3, [r7, #4]
 8105170:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8105174:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105178:	d115      	bne.n	81051a6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810517a:	f7fd f83b 	bl	81021f4 <HAL_GetTick>
 810517e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8105180:	e00b      	b.n	810519a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8105182:	f7fd f837 	bl	81021f4 <HAL_GetTick>
 8105186:	4602      	mov	r2, r0
 8105188:	693b      	ldr	r3, [r7, #16]
 810518a:	1ad3      	subs	r3, r2, r3
 810518c:	f241 3288 	movw	r2, #5000	; 0x1388
 8105190:	4293      	cmp	r3, r2
 8105192:	d902      	bls.n	810519a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8105194:	2303      	movs	r3, #3
 8105196:	75fb      	strb	r3, [r7, #23]
            break;
 8105198:	e005      	b.n	81051a6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 810519a:	4b56      	ldr	r3, [pc, #344]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810519c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810519e:	f003 0302 	and.w	r3, r3, #2
 81051a2:	2b00      	cmp	r3, #0
 81051a4:	d0ed      	beq.n	8105182 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 81051a6:	7dfb      	ldrb	r3, [r7, #23]
 81051a8:	2b00      	cmp	r3, #0
 81051aa:	d128      	bne.n	81051fe <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81051ac:	687b      	ldr	r3, [r7, #4]
 81051ae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81051b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81051b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81051ba:	d10f      	bne.n	81051dc <HAL_RCCEx_PeriphCLKConfig+0x720>
 81051bc:	4b4d      	ldr	r3, [pc, #308]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81051be:	691b      	ldr	r3, [r3, #16]
 81051c0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 81051c4:	687b      	ldr	r3, [r7, #4]
 81051c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81051ca:	091b      	lsrs	r3, r3, #4
 81051cc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81051d0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 81051d4:	4947      	ldr	r1, [pc, #284]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81051d6:	4313      	orrs	r3, r2
 81051d8:	610b      	str	r3, [r1, #16]
 81051da:	e005      	b.n	81051e8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 81051dc:	4b45      	ldr	r3, [pc, #276]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81051de:	691b      	ldr	r3, [r3, #16]
 81051e0:	4a44      	ldr	r2, [pc, #272]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81051e2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 81051e6:	6113      	str	r3, [r2, #16]
 81051e8:	4b42      	ldr	r3, [pc, #264]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81051ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 81051ec:	687b      	ldr	r3, [r7, #4]
 81051ee:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81051f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81051f6:	493f      	ldr	r1, [pc, #252]	; (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81051f8:	4313      	orrs	r3, r2
 81051fa:	670b      	str	r3, [r1, #112]	; 0x70
 81051fc:	e004      	b.n	8105208 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81051fe:	7dfb      	ldrb	r3, [r7, #23]
 8105200:	75bb      	strb	r3, [r7, #22]
 8105202:	e001      	b.n	8105208 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105204:	7dfb      	ldrb	r3, [r7, #23]
 8105206:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8105208:	687b      	ldr	r3, [r7, #4]
 810520a:	681b      	ldr	r3, [r3, #0]
 810520c:	f003 0301 	and.w	r3, r3, #1
 8105210:	2b00      	cmp	r3, #0
 8105212:	f000 8083 	beq.w	810531c <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8105216:	687b      	ldr	r3, [r7, #4]
 8105218:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810521a:	2b28      	cmp	r3, #40	; 0x28
 810521c:	d866      	bhi.n	81052ec <HAL_RCCEx_PeriphCLKConfig+0x830>
 810521e:	a201      	add	r2, pc, #4	; (adr r2, 8105224 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8105220:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105224:	081052fd 	.word	0x081052fd
 8105228:	081052ed 	.word	0x081052ed
 810522c:	081052ed 	.word	0x081052ed
 8105230:	081052ed 	.word	0x081052ed
 8105234:	081052ed 	.word	0x081052ed
 8105238:	081052ed 	.word	0x081052ed
 810523c:	081052ed 	.word	0x081052ed
 8105240:	081052ed 	.word	0x081052ed
 8105244:	081052c9 	.word	0x081052c9
 8105248:	081052ed 	.word	0x081052ed
 810524c:	081052ed 	.word	0x081052ed
 8105250:	081052ed 	.word	0x081052ed
 8105254:	081052ed 	.word	0x081052ed
 8105258:	081052ed 	.word	0x081052ed
 810525c:	081052ed 	.word	0x081052ed
 8105260:	081052ed 	.word	0x081052ed
 8105264:	081052db 	.word	0x081052db
 8105268:	081052ed 	.word	0x081052ed
 810526c:	081052ed 	.word	0x081052ed
 8105270:	081052ed 	.word	0x081052ed
 8105274:	081052ed 	.word	0x081052ed
 8105278:	081052ed 	.word	0x081052ed
 810527c:	081052ed 	.word	0x081052ed
 8105280:	081052ed 	.word	0x081052ed
 8105284:	081052fd 	.word	0x081052fd
 8105288:	081052ed 	.word	0x081052ed
 810528c:	081052ed 	.word	0x081052ed
 8105290:	081052ed 	.word	0x081052ed
 8105294:	081052ed 	.word	0x081052ed
 8105298:	081052ed 	.word	0x081052ed
 810529c:	081052ed 	.word	0x081052ed
 81052a0:	081052ed 	.word	0x081052ed
 81052a4:	081052fd 	.word	0x081052fd
 81052a8:	081052ed 	.word	0x081052ed
 81052ac:	081052ed 	.word	0x081052ed
 81052b0:	081052ed 	.word	0x081052ed
 81052b4:	081052ed 	.word	0x081052ed
 81052b8:	081052ed 	.word	0x081052ed
 81052bc:	081052ed 	.word	0x081052ed
 81052c0:	081052ed 	.word	0x081052ed
 81052c4:	081052fd 	.word	0x081052fd
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81052c8:	687b      	ldr	r3, [r7, #4]
 81052ca:	3304      	adds	r3, #4
 81052cc:	2101      	movs	r1, #1
 81052ce:	4618      	mov	r0, r3
 81052d0:	f001 fc1c 	bl	8106b0c <RCCEx_PLL2_Config>
 81052d4:	4603      	mov	r3, r0
 81052d6:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 81052d8:	e011      	b.n	81052fe <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81052da:	687b      	ldr	r3, [r7, #4]
 81052dc:	3324      	adds	r3, #36	; 0x24
 81052de:	2101      	movs	r1, #1
 81052e0:	4618      	mov	r0, r3
 81052e2:	f001 fcc5 	bl	8106c70 <RCCEx_PLL3_Config>
 81052e6:	4603      	mov	r3, r0
 81052e8:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 81052ea:	e008      	b.n	81052fe <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81052ec:	2301      	movs	r3, #1
 81052ee:	75fb      	strb	r3, [r7, #23]
      break;
 81052f0:	e005      	b.n	81052fe <HAL_RCCEx_PeriphCLKConfig+0x842>
 81052f2:	bf00      	nop
 81052f4:	58024400 	.word	0x58024400
 81052f8:	58024800 	.word	0x58024800
      break;
 81052fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 81052fe:	7dfb      	ldrb	r3, [r7, #23]
 8105300:	2b00      	cmp	r3, #0
 8105302:	d109      	bne.n	8105318 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8105304:	4b96      	ldr	r3, [pc, #600]	; (8105560 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105308:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 810530c:	687b      	ldr	r3, [r7, #4]
 810530e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8105310:	4993      	ldr	r1, [pc, #588]	; (8105560 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105312:	4313      	orrs	r3, r2
 8105314:	654b      	str	r3, [r1, #84]	; 0x54
 8105316:	e001      	b.n	810531c <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105318:	7dfb      	ldrb	r3, [r7, #23]
 810531a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 810531c:	687b      	ldr	r3, [r7, #4]
 810531e:	681b      	ldr	r3, [r3, #0]
 8105320:	f003 0302 	and.w	r3, r3, #2
 8105324:	2b00      	cmp	r3, #0
 8105326:	d038      	beq.n	810539a <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8105328:	687b      	ldr	r3, [r7, #4]
 810532a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810532c:	2b05      	cmp	r3, #5
 810532e:	d821      	bhi.n	8105374 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8105330:	a201      	add	r2, pc, #4	; (adr r2, 8105338 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8105332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105336:	bf00      	nop
 8105338:	0810537b 	.word	0x0810537b
 810533c:	08105351 	.word	0x08105351
 8105340:	08105363 	.word	0x08105363
 8105344:	0810537b 	.word	0x0810537b
 8105348:	0810537b 	.word	0x0810537b
 810534c:	0810537b 	.word	0x0810537b
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8105350:	687b      	ldr	r3, [r7, #4]
 8105352:	3304      	adds	r3, #4
 8105354:	2101      	movs	r1, #1
 8105356:	4618      	mov	r0, r3
 8105358:	f001 fbd8 	bl	8106b0c <RCCEx_PLL2_Config>
 810535c:	4603      	mov	r3, r0
 810535e:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8105360:	e00c      	b.n	810537c <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105362:	687b      	ldr	r3, [r7, #4]
 8105364:	3324      	adds	r3, #36	; 0x24
 8105366:	2101      	movs	r1, #1
 8105368:	4618      	mov	r0, r3
 810536a:	f001 fc81 	bl	8106c70 <RCCEx_PLL3_Config>
 810536e:	4603      	mov	r3, r0
 8105370:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8105372:	e003      	b.n	810537c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105374:	2301      	movs	r3, #1
 8105376:	75fb      	strb	r3, [r7, #23]
      break;
 8105378:	e000      	b.n	810537c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 810537a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810537c:	7dfb      	ldrb	r3, [r7, #23]
 810537e:	2b00      	cmp	r3, #0
 8105380:	d109      	bne.n	8105396 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8105382:	4b77      	ldr	r3, [pc, #476]	; (8105560 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105386:	f023 0207 	bic.w	r2, r3, #7
 810538a:	687b      	ldr	r3, [r7, #4]
 810538c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810538e:	4974      	ldr	r1, [pc, #464]	; (8105560 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105390:	4313      	orrs	r3, r2
 8105392:	654b      	str	r3, [r1, #84]	; 0x54
 8105394:	e001      	b.n	810539a <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105396:	7dfb      	ldrb	r3, [r7, #23]
 8105398:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 810539a:	687b      	ldr	r3, [r7, #4]
 810539c:	681b      	ldr	r3, [r3, #0]
 810539e:	f003 0304 	and.w	r3, r3, #4
 81053a2:	2b00      	cmp	r3, #0
 81053a4:	d03a      	beq.n	810541c <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 81053a6:	687b      	ldr	r3, [r7, #4]
 81053a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81053ac:	2b05      	cmp	r3, #5
 81053ae:	d821      	bhi.n	81053f4 <HAL_RCCEx_PeriphCLKConfig+0x938>
 81053b0:	a201      	add	r2, pc, #4	; (adr r2, 81053b8 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 81053b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81053b6:	bf00      	nop
 81053b8:	081053fb 	.word	0x081053fb
 81053bc:	081053d1 	.word	0x081053d1
 81053c0:	081053e3 	.word	0x081053e3
 81053c4:	081053fb 	.word	0x081053fb
 81053c8:	081053fb 	.word	0x081053fb
 81053cc:	081053fb 	.word	0x081053fb
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81053d0:	687b      	ldr	r3, [r7, #4]
 81053d2:	3304      	adds	r3, #4
 81053d4:	2101      	movs	r1, #1
 81053d6:	4618      	mov	r0, r3
 81053d8:	f001 fb98 	bl	8106b0c <RCCEx_PLL2_Config>
 81053dc:	4603      	mov	r3, r0
 81053de:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 81053e0:	e00c      	b.n	81053fc <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81053e2:	687b      	ldr	r3, [r7, #4]
 81053e4:	3324      	adds	r3, #36	; 0x24
 81053e6:	2101      	movs	r1, #1
 81053e8:	4618      	mov	r0, r3
 81053ea:	f001 fc41 	bl	8106c70 <RCCEx_PLL3_Config>
 81053ee:	4603      	mov	r3, r0
 81053f0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 81053f2:	e003      	b.n	81053fc <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81053f4:	2301      	movs	r3, #1
 81053f6:	75fb      	strb	r3, [r7, #23]
      break;
 81053f8:	e000      	b.n	81053fc <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 81053fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 81053fc:	7dfb      	ldrb	r3, [r7, #23]
 81053fe:	2b00      	cmp	r3, #0
 8105400:	d10a      	bne.n	8105418 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8105402:	4b57      	ldr	r3, [pc, #348]	; (8105560 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105406:	f023 0207 	bic.w	r2, r3, #7
 810540a:	687b      	ldr	r3, [r7, #4]
 810540c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8105410:	4953      	ldr	r1, [pc, #332]	; (8105560 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8105412:	4313      	orrs	r3, r2
 8105414:	658b      	str	r3, [r1, #88]	; 0x58
 8105416:	e001      	b.n	810541c <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105418:	7dfb      	ldrb	r3, [r7, #23]
 810541a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 810541c:	687b      	ldr	r3, [r7, #4]
 810541e:	681b      	ldr	r3, [r3, #0]
 8105420:	f003 0320 	and.w	r3, r3, #32
 8105424:	2b00      	cmp	r3, #0
 8105426:	d04b      	beq.n	81054c0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8105428:	687b      	ldr	r3, [r7, #4]
 810542a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 810542e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8105432:	d02e      	beq.n	8105492 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8105434:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8105438:	d828      	bhi.n	810548c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 810543a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810543e:	d02a      	beq.n	8105496 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8105440:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8105444:	d822      	bhi.n	810548c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8105446:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810544a:	d026      	beq.n	810549a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 810544c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8105450:	d81c      	bhi.n	810548c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8105452:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105456:	d010      	beq.n	810547a <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8105458:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810545c:	d816      	bhi.n	810548c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 810545e:	2b00      	cmp	r3, #0
 8105460:	d01d      	beq.n	810549e <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8105462:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105466:	d111      	bne.n	810548c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8105468:	687b      	ldr	r3, [r7, #4]
 810546a:	3304      	adds	r3, #4
 810546c:	2100      	movs	r1, #0
 810546e:	4618      	mov	r0, r3
 8105470:	f001 fb4c 	bl	8106b0c <RCCEx_PLL2_Config>
 8105474:	4603      	mov	r3, r0
 8105476:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8105478:	e012      	b.n	81054a0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810547a:	687b      	ldr	r3, [r7, #4]
 810547c:	3324      	adds	r3, #36	; 0x24
 810547e:	2102      	movs	r1, #2
 8105480:	4618      	mov	r0, r3
 8105482:	f001 fbf5 	bl	8106c70 <RCCEx_PLL3_Config>
 8105486:	4603      	mov	r3, r0
 8105488:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 810548a:	e009      	b.n	81054a0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810548c:	2301      	movs	r3, #1
 810548e:	75fb      	strb	r3, [r7, #23]
      break;
 8105490:	e006      	b.n	81054a0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8105492:	bf00      	nop
 8105494:	e004      	b.n	81054a0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8105496:	bf00      	nop
 8105498:	e002      	b.n	81054a0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 810549a:	bf00      	nop
 810549c:	e000      	b.n	81054a0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 810549e:	bf00      	nop
    }

    if(ret == HAL_OK)
 81054a0:	7dfb      	ldrb	r3, [r7, #23]
 81054a2:	2b00      	cmp	r3, #0
 81054a4:	d10a      	bne.n	81054bc <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81054a6:	4b2e      	ldr	r3, [pc, #184]	; (8105560 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81054a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81054aa:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81054ae:	687b      	ldr	r3, [r7, #4]
 81054b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81054b4:	492a      	ldr	r1, [pc, #168]	; (8105560 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81054b6:	4313      	orrs	r3, r2
 81054b8:	654b      	str	r3, [r1, #84]	; 0x54
 81054ba:	e001      	b.n	81054c0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81054bc:	7dfb      	ldrb	r3, [r7, #23]
 81054be:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81054c0:	687b      	ldr	r3, [r7, #4]
 81054c2:	681b      	ldr	r3, [r3, #0]
 81054c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81054c8:	2b00      	cmp	r3, #0
 81054ca:	d04d      	beq.n	8105568 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 81054cc:	687b      	ldr	r3, [r7, #4]
 81054ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81054d2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81054d6:	d02e      	beq.n	8105536 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 81054d8:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81054dc:	d828      	bhi.n	8105530 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 81054de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81054e2:	d02a      	beq.n	810553a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 81054e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81054e8:	d822      	bhi.n	8105530 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 81054ea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81054ee:	d026      	beq.n	810553e <HAL_RCCEx_PeriphCLKConfig+0xa82>
 81054f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 81054f4:	d81c      	bhi.n	8105530 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 81054f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81054fa:	d010      	beq.n	810551e <HAL_RCCEx_PeriphCLKConfig+0xa62>
 81054fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8105500:	d816      	bhi.n	8105530 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8105502:	2b00      	cmp	r3, #0
 8105504:	d01d      	beq.n	8105542 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8105506:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810550a:	d111      	bne.n	8105530 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810550c:	687b      	ldr	r3, [r7, #4]
 810550e:	3304      	adds	r3, #4
 8105510:	2100      	movs	r1, #0
 8105512:	4618      	mov	r0, r3
 8105514:	f001 fafa 	bl	8106b0c <RCCEx_PLL2_Config>
 8105518:	4603      	mov	r3, r0
 810551a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 810551c:	e012      	b.n	8105544 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810551e:	687b      	ldr	r3, [r7, #4]
 8105520:	3324      	adds	r3, #36	; 0x24
 8105522:	2102      	movs	r1, #2
 8105524:	4618      	mov	r0, r3
 8105526:	f001 fba3 	bl	8106c70 <RCCEx_PLL3_Config>
 810552a:	4603      	mov	r3, r0
 810552c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 810552e:	e009      	b.n	8105544 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105530:	2301      	movs	r3, #1
 8105532:	75fb      	strb	r3, [r7, #23]
      break;
 8105534:	e006      	b.n	8105544 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8105536:	bf00      	nop
 8105538:	e004      	b.n	8105544 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 810553a:	bf00      	nop
 810553c:	e002      	b.n	8105544 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 810553e:	bf00      	nop
 8105540:	e000      	b.n	8105544 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8105542:	bf00      	nop
    }

    if(ret == HAL_OK)
 8105544:	7dfb      	ldrb	r3, [r7, #23]
 8105546:	2b00      	cmp	r3, #0
 8105548:	d10c      	bne.n	8105564 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 810554a:	4b05      	ldr	r3, [pc, #20]	; (8105560 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810554c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810554e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8105552:	687b      	ldr	r3, [r7, #4]
 8105554:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8105558:	4901      	ldr	r1, [pc, #4]	; (8105560 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810555a:	4313      	orrs	r3, r2
 810555c:	658b      	str	r3, [r1, #88]	; 0x58
 810555e:	e003      	b.n	8105568 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8105560:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105564:	7dfb      	ldrb	r3, [r7, #23]
 8105566:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8105568:	687b      	ldr	r3, [r7, #4]
 810556a:	681b      	ldr	r3, [r3, #0]
 810556c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8105570:	2b00      	cmp	r3, #0
 8105572:	d04b      	beq.n	810560c <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8105574:	687b      	ldr	r3, [r7, #4]
 8105576:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 810557a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810557e:	d02e      	beq.n	81055de <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8105580:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8105584:	d828      	bhi.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8105586:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810558a:	d02a      	beq.n	81055e2 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 810558c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8105590:	d822      	bhi.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8105592:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8105596:	d026      	beq.n	81055e6 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8105598:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 810559c:	d81c      	bhi.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 810559e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81055a2:	d010      	beq.n	81055c6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 81055a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81055a8:	d816      	bhi.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81055aa:	2b00      	cmp	r3, #0
 81055ac:	d01d      	beq.n	81055ea <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 81055ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81055b2:	d111      	bne.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81055b4:	687b      	ldr	r3, [r7, #4]
 81055b6:	3304      	adds	r3, #4
 81055b8:	2100      	movs	r1, #0
 81055ba:	4618      	mov	r0, r3
 81055bc:	f001 faa6 	bl	8106b0c <RCCEx_PLL2_Config>
 81055c0:	4603      	mov	r3, r0
 81055c2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81055c4:	e012      	b.n	81055ec <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81055c6:	687b      	ldr	r3, [r7, #4]
 81055c8:	3324      	adds	r3, #36	; 0x24
 81055ca:	2102      	movs	r1, #2
 81055cc:	4618      	mov	r0, r3
 81055ce:	f001 fb4f 	bl	8106c70 <RCCEx_PLL3_Config>
 81055d2:	4603      	mov	r3, r0
 81055d4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81055d6:	e009      	b.n	81055ec <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81055d8:	2301      	movs	r3, #1
 81055da:	75fb      	strb	r3, [r7, #23]
      break;
 81055dc:	e006      	b.n	81055ec <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 81055de:	bf00      	nop
 81055e0:	e004      	b.n	81055ec <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 81055e2:	bf00      	nop
 81055e4:	e002      	b.n	81055ec <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 81055e6:	bf00      	nop
 81055e8:	e000      	b.n	81055ec <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 81055ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 81055ec:	7dfb      	ldrb	r3, [r7, #23]
 81055ee:	2b00      	cmp	r3, #0
 81055f0:	d10a      	bne.n	8105608 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81055f2:	4b9d      	ldr	r3, [pc, #628]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81055f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81055f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 81055fa:	687b      	ldr	r3, [r7, #4]
 81055fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8105600:	4999      	ldr	r1, [pc, #612]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105602:	4313      	orrs	r3, r2
 8105604:	658b      	str	r3, [r1, #88]	; 0x58
 8105606:	e001      	b.n	810560c <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105608:	7dfb      	ldrb	r3, [r7, #23]
 810560a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 810560c:	687b      	ldr	r3, [r7, #4]
 810560e:	681b      	ldr	r3, [r3, #0]
 8105610:	f003 0308 	and.w	r3, r3, #8
 8105614:	2b00      	cmp	r3, #0
 8105616:	d01a      	beq.n	810564e <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8105618:	687b      	ldr	r3, [r7, #4]
 810561a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 810561e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105622:	d10a      	bne.n	810563a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8105624:	687b      	ldr	r3, [r7, #4]
 8105626:	3324      	adds	r3, #36	; 0x24
 8105628:	2102      	movs	r1, #2
 810562a:	4618      	mov	r0, r3
 810562c:	f001 fb20 	bl	8106c70 <RCCEx_PLL3_Config>
 8105630:	4603      	mov	r3, r0
 8105632:	2b00      	cmp	r3, #0
 8105634:	d001      	beq.n	810563a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8105636:	2301      	movs	r3, #1
 8105638:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 810563a:	4b8b      	ldr	r3, [pc, #556]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810563c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810563e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8105642:	687b      	ldr	r3, [r7, #4]
 8105644:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8105648:	4987      	ldr	r1, [pc, #540]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810564a:	4313      	orrs	r3, r2
 810564c:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 810564e:	687b      	ldr	r3, [r7, #4]
 8105650:	681b      	ldr	r3, [r3, #0]
 8105652:	f003 0310 	and.w	r3, r3, #16
 8105656:	2b00      	cmp	r3, #0
 8105658:	d01a      	beq.n	8105690 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 810565a:	687b      	ldr	r3, [r7, #4]
 810565c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8105660:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105664:	d10a      	bne.n	810567c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8105666:	687b      	ldr	r3, [r7, #4]
 8105668:	3324      	adds	r3, #36	; 0x24
 810566a:	2102      	movs	r1, #2
 810566c:	4618      	mov	r0, r3
 810566e:	f001 faff 	bl	8106c70 <RCCEx_PLL3_Config>
 8105672:	4603      	mov	r3, r0
 8105674:	2b00      	cmp	r3, #0
 8105676:	d001      	beq.n	810567c <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8105678:	2301      	movs	r3, #1
 810567a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 810567c:	4b7a      	ldr	r3, [pc, #488]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810567e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105680:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8105684:	687b      	ldr	r3, [r7, #4]
 8105686:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 810568a:	4977      	ldr	r1, [pc, #476]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810568c:	4313      	orrs	r3, r2
 810568e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8105690:	687b      	ldr	r3, [r7, #4]
 8105692:	681b      	ldr	r3, [r3, #0]
 8105694:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8105698:	2b00      	cmp	r3, #0
 810569a:	d034      	beq.n	8105706 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 810569c:	687b      	ldr	r3, [r7, #4]
 810569e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81056a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81056a6:	d01d      	beq.n	81056e4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 81056a8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81056ac:	d817      	bhi.n	81056de <HAL_RCCEx_PeriphCLKConfig+0xc22>
 81056ae:	2b00      	cmp	r3, #0
 81056b0:	d003      	beq.n	81056ba <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 81056b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81056b6:	d009      	beq.n	81056cc <HAL_RCCEx_PeriphCLKConfig+0xc10>
 81056b8:	e011      	b.n	81056de <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81056ba:	687b      	ldr	r3, [r7, #4]
 81056bc:	3304      	adds	r3, #4
 81056be:	2100      	movs	r1, #0
 81056c0:	4618      	mov	r0, r3
 81056c2:	f001 fa23 	bl	8106b0c <RCCEx_PLL2_Config>
 81056c6:	4603      	mov	r3, r0
 81056c8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 81056ca:	e00c      	b.n	81056e6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81056cc:	687b      	ldr	r3, [r7, #4]
 81056ce:	3324      	adds	r3, #36	; 0x24
 81056d0:	2102      	movs	r1, #2
 81056d2:	4618      	mov	r0, r3
 81056d4:	f001 facc 	bl	8106c70 <RCCEx_PLL3_Config>
 81056d8:	4603      	mov	r3, r0
 81056da:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 81056dc:	e003      	b.n	81056e6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81056de:	2301      	movs	r3, #1
 81056e0:	75fb      	strb	r3, [r7, #23]
      break;
 81056e2:	e000      	b.n	81056e6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 81056e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81056e6:	7dfb      	ldrb	r3, [r7, #23]
 81056e8:	2b00      	cmp	r3, #0
 81056ea:	d10a      	bne.n	8105702 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 81056ec:	4b5e      	ldr	r3, [pc, #376]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81056ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81056f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 81056f4:	687b      	ldr	r3, [r7, #4]
 81056f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81056fa:	495b      	ldr	r1, [pc, #364]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81056fc:	4313      	orrs	r3, r2
 81056fe:	658b      	str	r3, [r1, #88]	; 0x58
 8105700:	e001      	b.n	8105706 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105702:	7dfb      	ldrb	r3, [r7, #23]
 8105704:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8105706:	687b      	ldr	r3, [r7, #4]
 8105708:	681b      	ldr	r3, [r3, #0]
 810570a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 810570e:	2b00      	cmp	r3, #0
 8105710:	d033      	beq.n	810577a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8105712:	687b      	ldr	r3, [r7, #4]
 8105714:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105718:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810571c:	d01c      	beq.n	8105758 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 810571e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8105722:	d816      	bhi.n	8105752 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8105724:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105728:	d003      	beq.n	8105732 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 810572a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810572e:	d007      	beq.n	8105740 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8105730:	e00f      	b.n	8105752 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105732:	4b4d      	ldr	r3, [pc, #308]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105736:	4a4c      	ldr	r2, [pc, #304]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105738:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810573c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 810573e:	e00c      	b.n	810575a <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8105740:	687b      	ldr	r3, [r7, #4]
 8105742:	3324      	adds	r3, #36	; 0x24
 8105744:	2101      	movs	r1, #1
 8105746:	4618      	mov	r0, r3
 8105748:	f001 fa92 	bl	8106c70 <RCCEx_PLL3_Config>
 810574c:	4603      	mov	r3, r0
 810574e:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8105750:	e003      	b.n	810575a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8105752:	2301      	movs	r3, #1
 8105754:	75fb      	strb	r3, [r7, #23]
      break;
 8105756:	e000      	b.n	810575a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8105758:	bf00      	nop
    }

    if(ret == HAL_OK)
 810575a:	7dfb      	ldrb	r3, [r7, #23]
 810575c:	2b00      	cmp	r3, #0
 810575e:	d10a      	bne.n	8105776 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8105760:	4b41      	ldr	r3, [pc, #260]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105764:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8105768:	687b      	ldr	r3, [r7, #4]
 810576a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810576e:	493e      	ldr	r1, [pc, #248]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105770:	4313      	orrs	r3, r2
 8105772:	654b      	str	r3, [r1, #84]	; 0x54
 8105774:	e001      	b.n	810577a <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105776:	7dfb      	ldrb	r3, [r7, #23]
 8105778:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 810577a:	687b      	ldr	r3, [r7, #4]
 810577c:	681b      	ldr	r3, [r3, #0]
 810577e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8105782:	2b00      	cmp	r3, #0
 8105784:	d029      	beq.n	81057da <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8105786:	687b      	ldr	r3, [r7, #4]
 8105788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810578a:	2b00      	cmp	r3, #0
 810578c:	d003      	beq.n	8105796 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 810578e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105792:	d007      	beq.n	81057a4 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8105794:	e00f      	b.n	81057b6 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105796:	4b34      	ldr	r3, [pc, #208]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810579a:	4a33      	ldr	r2, [pc, #204]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810579c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81057a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 81057a2:	e00b      	b.n	81057bc <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81057a4:	687b      	ldr	r3, [r7, #4]
 81057a6:	3304      	adds	r3, #4
 81057a8:	2102      	movs	r1, #2
 81057aa:	4618      	mov	r0, r3
 81057ac:	f001 f9ae 	bl	8106b0c <RCCEx_PLL2_Config>
 81057b0:	4603      	mov	r3, r0
 81057b2:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 81057b4:	e002      	b.n	81057bc <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 81057b6:	2301      	movs	r3, #1
 81057b8:	75fb      	strb	r3, [r7, #23]
      break;
 81057ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 81057bc:	7dfb      	ldrb	r3, [r7, #23]
 81057be:	2b00      	cmp	r3, #0
 81057c0:	d109      	bne.n	81057d6 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 81057c2:	4b29      	ldr	r3, [pc, #164]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81057c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81057c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 81057ca:	687b      	ldr	r3, [r7, #4]
 81057cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81057ce:	4926      	ldr	r1, [pc, #152]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81057d0:	4313      	orrs	r3, r2
 81057d2:	64cb      	str	r3, [r1, #76]	; 0x4c
 81057d4:	e001      	b.n	81057da <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81057d6:	7dfb      	ldrb	r3, [r7, #23]
 81057d8:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 81057da:	687b      	ldr	r3, [r7, #4]
 81057dc:	681b      	ldr	r3, [r3, #0]
 81057de:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81057e2:	2b00      	cmp	r3, #0
 81057e4:	d00a      	beq.n	81057fc <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 81057e6:	687b      	ldr	r3, [r7, #4]
 81057e8:	3324      	adds	r3, #36	; 0x24
 81057ea:	2102      	movs	r1, #2
 81057ec:	4618      	mov	r0, r3
 81057ee:	f001 fa3f 	bl	8106c70 <RCCEx_PLL3_Config>
 81057f2:	4603      	mov	r3, r0
 81057f4:	2b00      	cmp	r3, #0
 81057f6:	d001      	beq.n	81057fc <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 81057f8:	2301      	movs	r3, #1
 81057fa:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 81057fc:	687b      	ldr	r3, [r7, #4]
 81057fe:	681b      	ldr	r3, [r3, #0]
 8105800:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105804:	2b00      	cmp	r3, #0
 8105806:	d033      	beq.n	8105870 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8105808:	687b      	ldr	r3, [r7, #4]
 810580a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 810580c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105810:	d017      	beq.n	8105842 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8105812:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8105816:	d811      	bhi.n	810583c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8105818:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810581c:	d013      	beq.n	8105846 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 810581e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8105822:	d80b      	bhi.n	810583c <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8105824:	2b00      	cmp	r3, #0
 8105826:	d010      	beq.n	810584a <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8105828:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810582c:	d106      	bne.n	810583c <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810582e:	4b0e      	ldr	r3, [pc, #56]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105832:	4a0d      	ldr	r2, [pc, #52]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105834:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105838:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 810583a:	e007      	b.n	810584c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810583c:	2301      	movs	r3, #1
 810583e:	75fb      	strb	r3, [r7, #23]
      break;
 8105840:	e004      	b.n	810584c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8105842:	bf00      	nop
 8105844:	e002      	b.n	810584c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8105846:	bf00      	nop
 8105848:	e000      	b.n	810584c <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 810584a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810584c:	7dfb      	ldrb	r3, [r7, #23]
 810584e:	2b00      	cmp	r3, #0
 8105850:	d10c      	bne.n	810586c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8105852:	4b05      	ldr	r3, [pc, #20]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105856:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 810585a:	687b      	ldr	r3, [r7, #4]
 810585c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 810585e:	4902      	ldr	r1, [pc, #8]	; (8105868 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8105860:	4313      	orrs	r3, r2
 8105862:	654b      	str	r3, [r1, #84]	; 0x54
 8105864:	e004      	b.n	8105870 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8105866:	bf00      	nop
 8105868:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810586c:	7dfb      	ldrb	r3, [r7, #23]
 810586e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8105870:	687b      	ldr	r3, [r7, #4]
 8105872:	681b      	ldr	r3, [r3, #0]
 8105874:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8105878:	2b00      	cmp	r3, #0
 810587a:	d008      	beq.n	810588e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 810587c:	4b31      	ldr	r3, [pc, #196]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810587e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105880:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8105884:	687b      	ldr	r3, [r7, #4]
 8105886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105888:	492e      	ldr	r1, [pc, #184]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810588a:	4313      	orrs	r3, r2
 810588c:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 810588e:	687b      	ldr	r3, [r7, #4]
 8105890:	681b      	ldr	r3, [r3, #0]
 8105892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8105896:	2b00      	cmp	r3, #0
 8105898:	d009      	beq.n	81058ae <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 810589a:	4b2a      	ldr	r3, [pc, #168]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810589c:	691b      	ldr	r3, [r3, #16]
 810589e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 81058a2:	687b      	ldr	r3, [r7, #4]
 81058a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81058a8:	4926      	ldr	r1, [pc, #152]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058aa:	4313      	orrs	r3, r2
 81058ac:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 81058ae:	687b      	ldr	r3, [r7, #4]
 81058b0:	681b      	ldr	r3, [r3, #0]
 81058b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81058b6:	2b00      	cmp	r3, #0
 81058b8:	d008      	beq.n	81058cc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 81058ba:	4b22      	ldr	r3, [pc, #136]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81058be:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 81058c2:	687b      	ldr	r3, [r7, #4]
 81058c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81058c6:	491f      	ldr	r1, [pc, #124]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058c8:	4313      	orrs	r3, r2
 81058ca:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 81058cc:	687b      	ldr	r3, [r7, #4]
 81058ce:	681b      	ldr	r3, [r3, #0]
 81058d0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 81058d4:	2b00      	cmp	r3, #0
 81058d6:	d00d      	beq.n	81058f4 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 81058d8:	4b1a      	ldr	r3, [pc, #104]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058da:	691b      	ldr	r3, [r3, #16]
 81058dc:	4a19      	ldr	r2, [pc, #100]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 81058e2:	6113      	str	r3, [r2, #16]
 81058e4:	4b17      	ldr	r3, [pc, #92]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058e6:	691a      	ldr	r2, [r3, #16]
 81058e8:	687b      	ldr	r3, [r7, #4]
 81058ea:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 81058ee:	4915      	ldr	r1, [pc, #84]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058f0:	4313      	orrs	r3, r2
 81058f2:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 81058f4:	687b      	ldr	r3, [r7, #4]
 81058f6:	681b      	ldr	r3, [r3, #0]
 81058f8:	2b00      	cmp	r3, #0
 81058fa:	da08      	bge.n	810590e <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 81058fc:	4b11      	ldr	r3, [pc, #68]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81058fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105900:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8105904:	687b      	ldr	r3, [r7, #4]
 8105906:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105908:	490e      	ldr	r1, [pc, #56]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810590a:	4313      	orrs	r3, r2
 810590c:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 810590e:	687b      	ldr	r3, [r7, #4]
 8105910:	681b      	ldr	r3, [r3, #0]
 8105912:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8105916:	2b00      	cmp	r3, #0
 8105918:	d009      	beq.n	810592e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 810591a:	4b0a      	ldr	r3, [pc, #40]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810591c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810591e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8105922:	687b      	ldr	r3, [r7, #4]
 8105924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8105928:	4906      	ldr	r1, [pc, #24]	; (8105944 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810592a:	4313      	orrs	r3, r2
 810592c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 810592e:	7dbb      	ldrb	r3, [r7, #22]
 8105930:	2b00      	cmp	r3, #0
 8105932:	d101      	bne.n	8105938 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8105934:	2300      	movs	r3, #0
 8105936:	e000      	b.n	810593a <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8105938:	2301      	movs	r3, #1
}
 810593a:	4618      	mov	r0, r3
 810593c:	3718      	adds	r7, #24
 810593e:	46bd      	mov	sp, r7
 8105940:	bd80      	pop	{r7, pc}
 8105942:	bf00      	nop
 8105944:	58024400 	.word	0x58024400

08105948 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8105948:	b580      	push	{r7, lr}
 810594a:	b090      	sub	sp, #64	; 0x40
 810594c:	af00      	add	r7, sp, #0
 810594e:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8105950:	687b      	ldr	r3, [r7, #4]
 8105952:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105956:	f040 8095 	bne.w	8105a84 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 810595a:	4b97      	ldr	r3, [pc, #604]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 810595c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810595e:	f003 0307 	and.w	r3, r3, #7
 8105962:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105966:	2b04      	cmp	r3, #4
 8105968:	f200 8088 	bhi.w	8105a7c <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 810596c:	a201      	add	r2, pc, #4	; (adr r2, 8105974 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 810596e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105972:	bf00      	nop
 8105974:	08105989 	.word	0x08105989
 8105978:	081059b1 	.word	0x081059b1
 810597c:	081059d9 	.word	0x081059d9
 8105980:	08105a75 	.word	0x08105a75
 8105984:	08105a01 	.word	0x08105a01
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105988:	4b8b      	ldr	r3, [pc, #556]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 810598a:	681b      	ldr	r3, [r3, #0]
 810598c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105990:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105994:	d108      	bne.n	81059a8 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105996:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810599a:	4618      	mov	r0, r3
 810599c:	f000 ff64 	bl	8106868 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 81059a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81059a2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81059a4:	f000 bc94 	b.w	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81059a8:	2300      	movs	r3, #0
 81059aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81059ac:	f000 bc90 	b.w	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81059b0:	4b81      	ldr	r3, [pc, #516]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 81059b2:	681b      	ldr	r3, [r3, #0]
 81059b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81059b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81059bc:	d108      	bne.n	81059d0 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81059be:	f107 0318 	add.w	r3, r7, #24
 81059c2:	4618      	mov	r0, r3
 81059c4:	f000 fca8 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81059c8:	69bb      	ldr	r3, [r7, #24]
 81059ca:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81059cc:	f000 bc80 	b.w	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81059d0:	2300      	movs	r3, #0
 81059d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81059d4:	f000 bc7c 	b.w	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81059d8:	4b77      	ldr	r3, [pc, #476]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 81059da:	681b      	ldr	r3, [r3, #0]
 81059dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81059e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81059e4:	d108      	bne.n	81059f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81059e6:	f107 030c 	add.w	r3, r7, #12
 81059ea:	4618      	mov	r0, r3
 81059ec:	f000 fde8 	bl	81065c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81059f0:	68fb      	ldr	r3, [r7, #12]
 81059f2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81059f4:	f000 bc6c 	b.w	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81059f8:	2300      	movs	r3, #0
 81059fa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81059fc:	f000 bc68 	b.w	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105a00:	4b6d      	ldr	r3, [pc, #436]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105a02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105a04:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105a08:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105a0a:	4b6b      	ldr	r3, [pc, #428]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105a0c:	681b      	ldr	r3, [r3, #0]
 8105a0e:	f003 0304 	and.w	r3, r3, #4
 8105a12:	2b04      	cmp	r3, #4
 8105a14:	d10c      	bne.n	8105a30 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8105a16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105a18:	2b00      	cmp	r3, #0
 8105a1a:	d109      	bne.n	8105a30 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105a1c:	4b66      	ldr	r3, [pc, #408]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105a1e:	681b      	ldr	r3, [r3, #0]
 8105a20:	08db      	lsrs	r3, r3, #3
 8105a22:	f003 0303 	and.w	r3, r3, #3
 8105a26:	4a65      	ldr	r2, [pc, #404]	; (8105bbc <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8105a28:	fa22 f303 	lsr.w	r3, r2, r3
 8105a2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105a2e:	e01f      	b.n	8105a70 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105a30:	4b61      	ldr	r3, [pc, #388]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105a32:	681b      	ldr	r3, [r3, #0]
 8105a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105a38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105a3c:	d106      	bne.n	8105a4c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8105a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105a40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105a44:	d102      	bne.n	8105a4c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105a46:	4b5e      	ldr	r3, [pc, #376]	; (8105bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8105a48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105a4a:	e011      	b.n	8105a70 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105a4c:	4b5a      	ldr	r3, [pc, #360]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105a4e:	681b      	ldr	r3, [r3, #0]
 8105a50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105a54:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105a58:	d106      	bne.n	8105a68 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8105a5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105a5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105a60:	d102      	bne.n	8105a68 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105a62:	4b58      	ldr	r3, [pc, #352]	; (8105bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8105a64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105a66:	e003      	b.n	8105a70 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105a68:	2300      	movs	r3, #0
 8105a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105a6c:	f000 bc30 	b.w	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105a70:	f000 bc2e 	b.w	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105a74:	4b54      	ldr	r3, [pc, #336]	; (8105bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8105a76:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105a78:	f000 bc2a 	b.w	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105a7c:	2300      	movs	r3, #0
 8105a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105a80:	f000 bc26 	b.w	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8105a84:	687b      	ldr	r3, [r7, #4]
 8105a86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8105a8a:	f040 809f 	bne.w	8105bcc <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8105a8e:	4b4a      	ldr	r3, [pc, #296]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105a90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105a92:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8105a96:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105a9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105a9e:	d04d      	beq.n	8105b3c <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8105aa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105aa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105aa6:	f200 8084 	bhi.w	8105bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105aaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105aac:	2bc0      	cmp	r3, #192	; 0xc0
 8105aae:	d07d      	beq.n	8105bac <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8105ab0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105ab2:	2bc0      	cmp	r3, #192	; 0xc0
 8105ab4:	d87d      	bhi.n	8105bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105ab8:	2b80      	cmp	r3, #128	; 0x80
 8105aba:	d02d      	beq.n	8105b18 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8105abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105abe:	2b80      	cmp	r3, #128	; 0x80
 8105ac0:	d877      	bhi.n	8105bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8105ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105ac4:	2b00      	cmp	r3, #0
 8105ac6:	d003      	beq.n	8105ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8105ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105aca:	2b40      	cmp	r3, #64	; 0x40
 8105acc:	d012      	beq.n	8105af4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8105ace:	e070      	b.n	8105bb2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105ad0:	4b39      	ldr	r3, [pc, #228]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105ad2:	681b      	ldr	r3, [r3, #0]
 8105ad4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105ad8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105adc:	d107      	bne.n	8105aee <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105ade:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105ae2:	4618      	mov	r0, r3
 8105ae4:	f000 fec0 	bl	8106868 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105aea:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105aec:	e3f0      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105aee:	2300      	movs	r3, #0
 8105af0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105af2:	e3ed      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105af4:	4b30      	ldr	r3, [pc, #192]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105af6:	681b      	ldr	r3, [r3, #0]
 8105af8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105afc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105b00:	d107      	bne.n	8105b12 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105b02:	f107 0318 	add.w	r3, r7, #24
 8105b06:	4618      	mov	r0, r3
 8105b08:	f000 fc06 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105b0c:	69bb      	ldr	r3, [r7, #24]
 8105b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105b10:	e3de      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105b12:	2300      	movs	r3, #0
 8105b14:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105b16:	e3db      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105b18:	4b27      	ldr	r3, [pc, #156]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105b1a:	681b      	ldr	r3, [r3, #0]
 8105b1c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105b20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105b24:	d107      	bne.n	8105b36 <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105b26:	f107 030c 	add.w	r3, r7, #12
 8105b2a:	4618      	mov	r0, r3
 8105b2c:	f000 fd48 	bl	81065c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105b30:	68fb      	ldr	r3, [r7, #12]
 8105b32:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105b34:	e3cc      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105b36:	2300      	movs	r3, #0
 8105b38:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105b3a:	e3c9      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105b3c:	4b1e      	ldr	r3, [pc, #120]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105b3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105b40:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105b44:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105b46:	4b1c      	ldr	r3, [pc, #112]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105b48:	681b      	ldr	r3, [r3, #0]
 8105b4a:	f003 0304 	and.w	r3, r3, #4
 8105b4e:	2b04      	cmp	r3, #4
 8105b50:	d10c      	bne.n	8105b6c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8105b52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105b54:	2b00      	cmp	r3, #0
 8105b56:	d109      	bne.n	8105b6c <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105b58:	4b17      	ldr	r3, [pc, #92]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105b5a:	681b      	ldr	r3, [r3, #0]
 8105b5c:	08db      	lsrs	r3, r3, #3
 8105b5e:	f003 0303 	and.w	r3, r3, #3
 8105b62:	4a16      	ldr	r2, [pc, #88]	; (8105bbc <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8105b64:	fa22 f303 	lsr.w	r3, r2, r3
 8105b68:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105b6a:	e01e      	b.n	8105baa <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105b6c:	4b12      	ldr	r3, [pc, #72]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105b6e:	681b      	ldr	r3, [r3, #0]
 8105b70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105b74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105b78:	d106      	bne.n	8105b88 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8105b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105b7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105b80:	d102      	bne.n	8105b88 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105b82:	4b0f      	ldr	r3, [pc, #60]	; (8105bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8105b84:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105b86:	e010      	b.n	8105baa <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105b88:	4b0b      	ldr	r3, [pc, #44]	; (8105bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8105b8a:	681b      	ldr	r3, [r3, #0]
 8105b8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105b90:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105b94:	d106      	bne.n	8105ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8105b96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105b98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105b9c:	d102      	bne.n	8105ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105b9e:	4b09      	ldr	r3, [pc, #36]	; (8105bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8105ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105ba2:	e002      	b.n	8105baa <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105ba4:	2300      	movs	r3, #0
 8105ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105ba8:	e392      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105baa:	e391      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105bac:	4b06      	ldr	r3, [pc, #24]	; (8105bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8105bae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105bb0:	e38e      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105bb2:	2300      	movs	r3, #0
 8105bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105bb6:	e38b      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105bb8:	58024400 	.word	0x58024400
 8105bbc:	03d09000 	.word	0x03d09000
 8105bc0:	003d0900 	.word	0x003d0900
 8105bc4:	007a1200 	.word	0x007a1200
 8105bc8:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8105bcc:	687b      	ldr	r3, [r7, #4]
 8105bce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8105bd2:	f040 809c 	bne.w	8105d0e <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8105bd6:	4b9d      	ldr	r3, [pc, #628]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105bda:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8105bde:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105be2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8105be6:	d054      	beq.n	8105c92 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 8105be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105bea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8105bee:	f200 808b 	bhi.w	8105d08 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105bf4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105bf8:	f000 8083 	beq.w	8105d02 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8105bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105bfe:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105c02:	f200 8081 	bhi.w	8105d08 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105c06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105c08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105c0c:	d02f      	beq.n	8105c6e <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 8105c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105c10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105c14:	d878      	bhi.n	8105d08 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105c18:	2b00      	cmp	r3, #0
 8105c1a:	d004      	beq.n	8105c26 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8105c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105c1e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8105c22:	d012      	beq.n	8105c4a <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8105c24:	e070      	b.n	8105d08 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105c26:	4b89      	ldr	r3, [pc, #548]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105c28:	681b      	ldr	r3, [r3, #0]
 8105c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105c2e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105c32:	d107      	bne.n	8105c44 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105c34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105c38:	4618      	mov	r0, r3
 8105c3a:	f000 fe15 	bl	8106868 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105c40:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105c42:	e345      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105c44:	2300      	movs	r3, #0
 8105c46:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105c48:	e342      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105c4a:	4b80      	ldr	r3, [pc, #512]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105c4c:	681b      	ldr	r3, [r3, #0]
 8105c4e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105c52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105c56:	d107      	bne.n	8105c68 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105c58:	f107 0318 	add.w	r3, r7, #24
 8105c5c:	4618      	mov	r0, r3
 8105c5e:	f000 fb5b 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105c62:	69bb      	ldr	r3, [r7, #24]
 8105c64:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105c66:	e333      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105c68:	2300      	movs	r3, #0
 8105c6a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105c6c:	e330      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105c6e:	4b77      	ldr	r3, [pc, #476]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105c70:	681b      	ldr	r3, [r3, #0]
 8105c72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105c76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105c7a:	d107      	bne.n	8105c8c <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105c7c:	f107 030c 	add.w	r3, r7, #12
 8105c80:	4618      	mov	r0, r3
 8105c82:	f000 fc9d 	bl	81065c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105c86:	68fb      	ldr	r3, [r7, #12]
 8105c88:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105c8a:	e321      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105c8c:	2300      	movs	r3, #0
 8105c8e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105c90:	e31e      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105c92:	4b6e      	ldr	r3, [pc, #440]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105c96:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105c9a:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105c9c:	4b6b      	ldr	r3, [pc, #428]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105c9e:	681b      	ldr	r3, [r3, #0]
 8105ca0:	f003 0304 	and.w	r3, r3, #4
 8105ca4:	2b04      	cmp	r3, #4
 8105ca6:	d10c      	bne.n	8105cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8105ca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105caa:	2b00      	cmp	r3, #0
 8105cac:	d109      	bne.n	8105cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105cae:	4b67      	ldr	r3, [pc, #412]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105cb0:	681b      	ldr	r3, [r3, #0]
 8105cb2:	08db      	lsrs	r3, r3, #3
 8105cb4:	f003 0303 	and.w	r3, r3, #3
 8105cb8:	4a65      	ldr	r2, [pc, #404]	; (8105e50 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8105cba:	fa22 f303 	lsr.w	r3, r2, r3
 8105cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105cc0:	e01e      	b.n	8105d00 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105cc2:	4b62      	ldr	r3, [pc, #392]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105cc4:	681b      	ldr	r3, [r3, #0]
 8105cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105cca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105cce:	d106      	bne.n	8105cde <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8105cd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105cd2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105cd6:	d102      	bne.n	8105cde <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105cd8:	4b5e      	ldr	r3, [pc, #376]	; (8105e54 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8105cda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105cdc:	e010      	b.n	8105d00 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105cde:	4b5b      	ldr	r3, [pc, #364]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105ce0:	681b      	ldr	r3, [r3, #0]
 8105ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105ce6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105cea:	d106      	bne.n	8105cfa <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8105cec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105cee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105cf2:	d102      	bne.n	8105cfa <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105cf4:	4b58      	ldr	r3, [pc, #352]	; (8105e58 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8105cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105cf8:	e002      	b.n	8105d00 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105cfa:	2300      	movs	r3, #0
 8105cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105cfe:	e2e7      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105d00:	e2e6      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105d02:	4b56      	ldr	r3, [pc, #344]	; (8105e5c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8105d04:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105d06:	e2e3      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8105d08:	2300      	movs	r3, #0
 8105d0a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105d0c:	e2e0      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8105d0e:	687b      	ldr	r3, [r7, #4]
 8105d10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8105d14:	f040 80a7 	bne.w	8105e66 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8105d18:	4b4c      	ldr	r3, [pc, #304]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105d1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105d1c:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8105d20:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8105d28:	d055      	beq.n	8105dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 8105d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d2c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8105d30:	f200 8096 	bhi.w	8105e60 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8105d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d36:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8105d3a:	f000 8084 	beq.w	8105e46 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8105d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d40:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8105d44:	f200 808c 	bhi.w	8105e60 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8105d48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d4a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105d4e:	d030      	beq.n	8105db2 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8105d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d52:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105d56:	f200 8083 	bhi.w	8105e60 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8105d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d5c:	2b00      	cmp	r3, #0
 8105d5e:	d004      	beq.n	8105d6a <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8105d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d62:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8105d66:	d012      	beq.n	8105d8e <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 8105d68:	e07a      	b.n	8105e60 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105d6a:	4b38      	ldr	r3, [pc, #224]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105d6c:	681b      	ldr	r3, [r3, #0]
 8105d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105d72:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105d76:	d107      	bne.n	8105d88 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105d78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105d7c:	4618      	mov	r0, r3
 8105d7e:	f000 fd73 	bl	8106868 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105d82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105d84:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105d86:	e2a3      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105d88:	2300      	movs	r3, #0
 8105d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105d8c:	e2a0      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105d8e:	4b2f      	ldr	r3, [pc, #188]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105d90:	681b      	ldr	r3, [r3, #0]
 8105d92:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105d96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105d9a:	d107      	bne.n	8105dac <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105d9c:	f107 0318 	add.w	r3, r7, #24
 8105da0:	4618      	mov	r0, r3
 8105da2:	f000 fab9 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105da6:	69bb      	ldr	r3, [r7, #24]
 8105da8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8105daa:	e291      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105dac:	2300      	movs	r3, #0
 8105dae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105db0:	e28e      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105db2:	4b26      	ldr	r3, [pc, #152]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105db4:	681b      	ldr	r3, [r3, #0]
 8105db6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105dba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105dbe:	d107      	bne.n	8105dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105dc0:	f107 030c 	add.w	r3, r7, #12
 8105dc4:	4618      	mov	r0, r3
 8105dc6:	f000 fbfb 	bl	81065c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105dca:	68fb      	ldr	r3, [r7, #12]
 8105dcc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105dce:	e27f      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105dd0:	2300      	movs	r3, #0
 8105dd2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105dd4:	e27c      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105dd6:	4b1d      	ldr	r3, [pc, #116]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105dda:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105dde:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105de0:	4b1a      	ldr	r3, [pc, #104]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105de2:	681b      	ldr	r3, [r3, #0]
 8105de4:	f003 0304 	and.w	r3, r3, #4
 8105de8:	2b04      	cmp	r3, #4
 8105dea:	d10c      	bne.n	8105e06 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8105dec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105dee:	2b00      	cmp	r3, #0
 8105df0:	d109      	bne.n	8105e06 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105df2:	4b16      	ldr	r3, [pc, #88]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105df4:	681b      	ldr	r3, [r3, #0]
 8105df6:	08db      	lsrs	r3, r3, #3
 8105df8:	f003 0303 	and.w	r3, r3, #3
 8105dfc:	4a14      	ldr	r2, [pc, #80]	; (8105e50 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8105dfe:	fa22 f303 	lsr.w	r3, r2, r3
 8105e02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105e04:	e01e      	b.n	8105e44 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105e06:	4b11      	ldr	r3, [pc, #68]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105e08:	681b      	ldr	r3, [r3, #0]
 8105e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105e0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105e12:	d106      	bne.n	8105e22 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8105e14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105e16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105e1a:	d102      	bne.n	8105e22 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105e1c:	4b0d      	ldr	r3, [pc, #52]	; (8105e54 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8105e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105e20:	e010      	b.n	8105e44 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105e22:	4b0a      	ldr	r3, [pc, #40]	; (8105e4c <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105e24:	681b      	ldr	r3, [r3, #0]
 8105e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105e2a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105e2e:	d106      	bne.n	8105e3e <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8105e30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105e32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105e36:	d102      	bne.n	8105e3e <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105e38:	4b07      	ldr	r3, [pc, #28]	; (8105e58 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8105e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105e3c:	e002      	b.n	8105e44 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105e3e:	2300      	movs	r3, #0
 8105e40:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105e42:	e245      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105e44:	e244      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105e46:	4b05      	ldr	r3, [pc, #20]	; (8105e5c <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8105e48:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105e4a:	e241      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105e4c:	58024400 	.word	0x58024400
 8105e50:	03d09000 	.word	0x03d09000
 8105e54:	003d0900 	.word	0x003d0900
 8105e58:	007a1200 	.word	0x007a1200
 8105e5c:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 8105e60:	2300      	movs	r3, #0
 8105e62:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105e64:	e234      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8105e66:	687b      	ldr	r3, [r7, #4]
 8105e68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105e6c:	f040 809c 	bne.w	8105fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8105e70:	4b9b      	ldr	r3, [pc, #620]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105e72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105e74:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8105e78:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8105e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105e7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105e80:	d054      	beq.n	8105f2c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8105e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105e84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105e88:	f200 808b 	bhi.w	8105fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8105e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105e8e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8105e92:	f000 8083 	beq.w	8105f9c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8105e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105e98:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8105e9c:	f200 8081 	bhi.w	8105fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8105ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105ea2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8105ea6:	d02f      	beq.n	8105f08 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 8105ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105eaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8105eae:	d878      	bhi.n	8105fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 8105eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105eb2:	2b00      	cmp	r3, #0
 8105eb4:	d004      	beq.n	8105ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8105eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105eb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105ebc:	d012      	beq.n	8105ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8105ebe:	e070      	b.n	8105fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105ec0:	4b87      	ldr	r3, [pc, #540]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105ec2:	681b      	ldr	r3, [r3, #0]
 8105ec4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105ec8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105ecc:	d107      	bne.n	8105ede <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105ece:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105ed2:	4618      	mov	r0, r3
 8105ed4:	f000 fcc8 	bl	8106868 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105eda:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105edc:	e1f8      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105ede:	2300      	movs	r3, #0
 8105ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105ee2:	e1f5      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105ee4:	4b7e      	ldr	r3, [pc, #504]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105ee6:	681b      	ldr	r3, [r3, #0]
 8105ee8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105eec:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105ef0:	d107      	bne.n	8105f02 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105ef2:	f107 0318 	add.w	r3, r7, #24
 8105ef6:	4618      	mov	r0, r3
 8105ef8:	f000 fa0e 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105efc:	69bb      	ldr	r3, [r7, #24]
 8105efe:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105f00:	e1e6      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105f02:	2300      	movs	r3, #0
 8105f04:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105f06:	e1e3      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105f08:	4b75      	ldr	r3, [pc, #468]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105f0a:	681b      	ldr	r3, [r3, #0]
 8105f0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105f10:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105f14:	d107      	bne.n	8105f26 <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105f16:	f107 030c 	add.w	r3, r7, #12
 8105f1a:	4618      	mov	r0, r3
 8105f1c:	f000 fb50 	bl	81065c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105f20:	68fb      	ldr	r3, [r7, #12]
 8105f22:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105f24:	e1d4      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105f26:	2300      	movs	r3, #0
 8105f28:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105f2a:	e1d1      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105f2c:	4b6c      	ldr	r3, [pc, #432]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105f2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105f30:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105f34:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105f36:	4b6a      	ldr	r3, [pc, #424]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105f38:	681b      	ldr	r3, [r3, #0]
 8105f3a:	f003 0304 	and.w	r3, r3, #4
 8105f3e:	2b04      	cmp	r3, #4
 8105f40:	d10c      	bne.n	8105f5c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8105f42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105f44:	2b00      	cmp	r3, #0
 8105f46:	d109      	bne.n	8105f5c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105f48:	4b65      	ldr	r3, [pc, #404]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105f4a:	681b      	ldr	r3, [r3, #0]
 8105f4c:	08db      	lsrs	r3, r3, #3
 8105f4e:	f003 0303 	and.w	r3, r3, #3
 8105f52:	4a64      	ldr	r2, [pc, #400]	; (81060e4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8105f54:	fa22 f303 	lsr.w	r3, r2, r3
 8105f58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105f5a:	e01e      	b.n	8105f9a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105f5c:	4b60      	ldr	r3, [pc, #384]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105f5e:	681b      	ldr	r3, [r3, #0]
 8105f60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105f64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105f68:	d106      	bne.n	8105f78 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8105f6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105f6c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105f70:	d102      	bne.n	8105f78 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105f72:	4b5d      	ldr	r3, [pc, #372]	; (81060e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8105f74:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105f76:	e010      	b.n	8105f9a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105f78:	4b59      	ldr	r3, [pc, #356]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105f7a:	681b      	ldr	r3, [r3, #0]
 8105f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105f80:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105f84:	d106      	bne.n	8105f94 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8105f86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105f88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105f8c:	d102      	bne.n	8105f94 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105f8e:	4b57      	ldr	r3, [pc, #348]	; (81060ec <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8105f90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105f92:	e002      	b.n	8105f9a <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105f94:	2300      	movs	r3, #0
 8105f96:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105f98:	e19a      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105f9a:	e199      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105f9c:	4b54      	ldr	r3, [pc, #336]	; (81060f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8105f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105fa0:	e196      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8105fa2:	2300      	movs	r3, #0
 8105fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105fa6:	e193      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8105fa8:	687b      	ldr	r3, [r7, #4]
 8105faa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8105fae:	d173      	bne.n	8106098 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8105fb0:	4b4b      	ldr	r3, [pc, #300]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105fb4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8105fb8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8105fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105fbc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105fc0:	d02f      	beq.n	8106022 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8105fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105fc4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105fc8:	d863      	bhi.n	8106092 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 8105fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105fcc:	2b00      	cmp	r3, #0
 8105fce:	d004      	beq.n	8105fda <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 8105fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105fd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105fd6:	d012      	beq.n	8105ffe <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 8105fd8:	e05b      	b.n	8106092 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105fda:	4b41      	ldr	r3, [pc, #260]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105fdc:	681b      	ldr	r3, [r3, #0]
 8105fde:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105fe2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105fe6:	d107      	bne.n	8105ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105fe8:	f107 0318 	add.w	r3, r7, #24
 8105fec:	4618      	mov	r0, r3
 8105fee:	f000 f993 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105ff2:	69bb      	ldr	r3, [r7, #24]
 8105ff4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105ff6:	e16b      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105ff8:	2300      	movs	r3, #0
 8105ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105ffc:	e168      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105ffe:	4b38      	ldr	r3, [pc, #224]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106000:	681b      	ldr	r3, [r3, #0]
 8106002:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106006:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810600a:	d107      	bne.n	810601c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810600c:	f107 030c 	add.w	r3, r7, #12
 8106010:	4618      	mov	r0, r3
 8106012:	f000 fad5 	bl	81065c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8106016:	697b      	ldr	r3, [r7, #20]
 8106018:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810601a:	e159      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810601c:	2300      	movs	r3, #0
 810601e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106020:	e156      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8106022:	4b2f      	ldr	r3, [pc, #188]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106026:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810602a:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810602c:	4b2c      	ldr	r3, [pc, #176]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810602e:	681b      	ldr	r3, [r3, #0]
 8106030:	f003 0304 	and.w	r3, r3, #4
 8106034:	2b04      	cmp	r3, #4
 8106036:	d10c      	bne.n	8106052 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 8106038:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810603a:	2b00      	cmp	r3, #0
 810603c:	d109      	bne.n	8106052 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810603e:	4b28      	ldr	r3, [pc, #160]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106040:	681b      	ldr	r3, [r3, #0]
 8106042:	08db      	lsrs	r3, r3, #3
 8106044:	f003 0303 	and.w	r3, r3, #3
 8106048:	4a26      	ldr	r2, [pc, #152]	; (81060e4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 810604a:	fa22 f303 	lsr.w	r3, r2, r3
 810604e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106050:	e01e      	b.n	8106090 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106052:	4b23      	ldr	r3, [pc, #140]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106054:	681b      	ldr	r3, [r3, #0]
 8106056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810605a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810605e:	d106      	bne.n	810606e <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 8106060:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106062:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106066:	d102      	bne.n	810606e <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8106068:	4b1f      	ldr	r3, [pc, #124]	; (81060e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 810606a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810606c:	e010      	b.n	8106090 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810606e:	4b1c      	ldr	r3, [pc, #112]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8106070:	681b      	ldr	r3, [r3, #0]
 8106072:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106076:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810607a:	d106      	bne.n	810608a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 810607c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810607e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106082:	d102      	bne.n	810608a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8106084:	4b19      	ldr	r3, [pc, #100]	; (81060ec <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8106086:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106088:	e002      	b.n	8106090 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 810608a:	2300      	movs	r3, #0
 810608c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 810608e:	e11f      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8106090:	e11e      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8106092:	2300      	movs	r3, #0
 8106094:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106096:	e11b      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8106098:	687b      	ldr	r3, [r7, #4]
 810609a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810609e:	d13e      	bne.n	810611e <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 81060a0:	4b0f      	ldr	r3, [pc, #60]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81060a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81060a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81060a8:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 81060aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81060ac:	2b00      	cmp	r3, #0
 81060ae:	d004      	beq.n	81060ba <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 81060b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81060b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81060b6:	d01d      	beq.n	81060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 81060b8:	e02e      	b.n	8106118 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81060ba:	4b09      	ldr	r3, [pc, #36]	; (81060e0 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81060bc:	681b      	ldr	r3, [r3, #0]
 81060be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81060c2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81060c6:	d107      	bne.n	81060d8 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81060c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81060cc:	4618      	mov	r0, r3
 81060ce:	f000 fbcb 	bl	8106868 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81060d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81060d4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81060d6:	e0fb      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81060d8:	2300      	movs	r3, #0
 81060da:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81060dc:	e0f8      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81060de:	bf00      	nop
 81060e0:	58024400 	.word	0x58024400
 81060e4:	03d09000 	.word	0x03d09000
 81060e8:	003d0900 	.word	0x003d0900
 81060ec:	007a1200 	.word	0x007a1200
 81060f0:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81060f4:	4b79      	ldr	r3, [pc, #484]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81060f6:	681b      	ldr	r3, [r3, #0]
 81060f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81060fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106100:	d107      	bne.n	8106112 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106102:	f107 0318 	add.w	r3, r7, #24
 8106106:	4618      	mov	r0, r3
 8106108:	f000 f906 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 810610c:	6a3b      	ldr	r3, [r7, #32]
 810610e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106110:	e0de      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106112:	2300      	movs	r3, #0
 8106114:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106116:	e0db      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 8106118:	2300      	movs	r3, #0
 810611a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810611c:	e0d8      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 810611e:	687b      	ldr	r3, [r7, #4]
 8106120:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8106124:	f040 8085 	bne.w	8106232 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 8106128:	4b6c      	ldr	r3, [pc, #432]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810612a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810612c:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8106130:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8106132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106134:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106138:	d06b      	beq.n	8106212 <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 810613a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810613c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106140:	d874      	bhi.n	810622c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8106142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106148:	d056      	beq.n	81061f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 810614a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810614c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106150:	d86c      	bhi.n	810622c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8106152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106154:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8106158:	d03b      	beq.n	81061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 810615a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810615c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8106160:	d864      	bhi.n	810622c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8106162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106164:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106168:	d021      	beq.n	81061ae <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 810616a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810616c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106170:	d85c      	bhi.n	810622c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8106172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106174:	2b00      	cmp	r3, #0
 8106176:	d004      	beq.n	8106182 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8106178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810617a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810617e:	d004      	beq.n	810618a <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 8106180:	e054      	b.n	810622c <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8106182:	f000 f8b3 	bl	81062ec <HAL_RCCEx_GetD3PCLK1Freq>
 8106186:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8106188:	e0a2      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810618a:	4b54      	ldr	r3, [pc, #336]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810618c:	681b      	ldr	r3, [r3, #0]
 810618e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106192:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106196:	d107      	bne.n	81061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106198:	f107 0318 	add.w	r3, r7, #24
 810619c:	4618      	mov	r0, r3
 810619e:	f000 f8bb 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81061a2:	69fb      	ldr	r3, [r7, #28]
 81061a4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81061a6:	e093      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81061a8:	2300      	movs	r3, #0
 81061aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81061ac:	e090      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81061ae:	4b4b      	ldr	r3, [pc, #300]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81061b0:	681b      	ldr	r3, [r3, #0]
 81061b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81061b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81061ba:	d107      	bne.n	81061cc <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81061bc:	f107 030c 	add.w	r3, r7, #12
 81061c0:	4618      	mov	r0, r3
 81061c2:	f000 f9fd 	bl	81065c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 81061c6:	693b      	ldr	r3, [r7, #16]
 81061c8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81061ca:	e081      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81061cc:	2300      	movs	r3, #0
 81061ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81061d0:	e07e      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 81061d2:	4b42      	ldr	r3, [pc, #264]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81061d4:	681b      	ldr	r3, [r3, #0]
 81061d6:	f003 0304 	and.w	r3, r3, #4
 81061da:	2b04      	cmp	r3, #4
 81061dc:	d109      	bne.n	81061f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81061de:	4b3f      	ldr	r3, [pc, #252]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81061e0:	681b      	ldr	r3, [r3, #0]
 81061e2:	08db      	lsrs	r3, r3, #3
 81061e4:	f003 0303 	and.w	r3, r3, #3
 81061e8:	4a3d      	ldr	r2, [pc, #244]	; (81062e0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 81061ea:	fa22 f303 	lsr.w	r3, r2, r3
 81061ee:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81061f0:	e06e      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81061f2:	2300      	movs	r3, #0
 81061f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81061f6:	e06b      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 81061f8:	4b38      	ldr	r3, [pc, #224]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81061fa:	681b      	ldr	r3, [r3, #0]
 81061fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106200:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106204:	d102      	bne.n	810620c <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 8106206:	4b37      	ldr	r3, [pc, #220]	; (81062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8106208:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810620a:	e061      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810620c:	2300      	movs	r3, #0
 810620e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106210:	e05e      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8106212:	4b32      	ldr	r3, [pc, #200]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106214:	681b      	ldr	r3, [r3, #0]
 8106216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810621a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810621e:	d102      	bne.n	8106226 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 8106220:	4b31      	ldr	r3, [pc, #196]	; (81062e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8106222:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106224:	e054      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106226:	2300      	movs	r3, #0
 8106228:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810622a:	e051      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 810622c:	2300      	movs	r3, #0
 810622e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8106230:	e04e      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8106232:	687b      	ldr	r3, [r7, #4]
 8106234:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8106238:	d148      	bne.n	81062cc <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 810623a:	4b28      	ldr	r3, [pc, #160]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810623c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810623e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106242:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8106244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106246:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810624a:	d02a      	beq.n	81062a2 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 810624c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810624e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106252:	d838      	bhi.n	81062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 8106254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106256:	2b00      	cmp	r3, #0
 8106258:	d004      	beq.n	8106264 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 810625a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810625c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106260:	d00d      	beq.n	810627e <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 8106262:	e030      	b.n	81062c6 <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8106264:	4b1d      	ldr	r3, [pc, #116]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106266:	681b      	ldr	r3, [r3, #0]
 8106268:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810626c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106270:	d102      	bne.n	8106278 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 8106272:	4b1d      	ldr	r3, [pc, #116]	; (81062e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8106274:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8106276:	e02b      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8106278:	2300      	movs	r3, #0
 810627a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810627c:	e028      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810627e:	4b17      	ldr	r3, [pc, #92]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8106280:	681b      	ldr	r3, [r3, #0]
 8106282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106286:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810628a:	d107      	bne.n	810629c <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810628c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8106290:	4618      	mov	r0, r3
 8106292:	f000 fae9 	bl	8106868 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106298:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810629a:	e019      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 810629c:	2300      	movs	r3, #0
 810629e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81062a0:	e016      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81062a2:	4b0e      	ldr	r3, [pc, #56]	; (81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81062a4:	681b      	ldr	r3, [r3, #0]
 81062a6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81062aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81062ae:	d107      	bne.n	81062c0 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81062b0:	f107 0318 	add.w	r3, r7, #24
 81062b4:	4618      	mov	r0, r3
 81062b6:	f000 f82f 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81062ba:	69fb      	ldr	r3, [r7, #28]
 81062bc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81062be:	e007      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81062c0:	2300      	movs	r3, #0
 81062c2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81062c4:	e004      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 81062c6:	2300      	movs	r3, #0
 81062c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81062ca:	e001      	b.n	81062d0 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 81062cc:	2300      	movs	r3, #0
 81062ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 81062d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 81062d2:	4618      	mov	r0, r3
 81062d4:	3740      	adds	r7, #64	; 0x40
 81062d6:	46bd      	mov	sp, r7
 81062d8:	bd80      	pop	{r7, pc}
 81062da:	bf00      	nop
 81062dc:	58024400 	.word	0x58024400
 81062e0:	03d09000 	.word	0x03d09000
 81062e4:	003d0900 	.word	0x003d0900
 81062e8:	007a1200 	.word	0x007a1200

081062ec <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 81062ec:	b580      	push	{r7, lr}
 81062ee:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 81062f0:	f7fe fb86 	bl	8104a00 <HAL_RCC_GetHCLKFreq>
 81062f4:	4602      	mov	r2, r0
 81062f6:	4b06      	ldr	r3, [pc, #24]	; (8106310 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 81062f8:	6a1b      	ldr	r3, [r3, #32]
 81062fa:	091b      	lsrs	r3, r3, #4
 81062fc:	f003 0307 	and.w	r3, r3, #7
 8106300:	4904      	ldr	r1, [pc, #16]	; (8106314 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8106302:	5ccb      	ldrb	r3, [r1, r3]
 8106304:	f003 031f 	and.w	r3, r3, #31
 8106308:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 810630c:	4618      	mov	r0, r3
 810630e:	bd80      	pop	{r7, pc}
 8106310:	58024400 	.word	0x58024400
 8106314:	08109bb4 	.word	0x08109bb4

08106318 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8106318:	b480      	push	{r7}
 810631a:	b089      	sub	sp, #36	; 0x24
 810631c:	af00      	add	r7, sp, #0
 810631e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106320:	4ba1      	ldr	r3, [pc, #644]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106324:	f003 0303 	and.w	r3, r3, #3
 8106328:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 810632a:	4b9f      	ldr	r3, [pc, #636]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810632c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810632e:	0b1b      	lsrs	r3, r3, #12
 8106330:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106334:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8106336:	4b9c      	ldr	r3, [pc, #624]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810633a:	091b      	lsrs	r3, r3, #4
 810633c:	f003 0301 	and.w	r3, r3, #1
 8106340:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8106342:	4b99      	ldr	r3, [pc, #612]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8106346:	08db      	lsrs	r3, r3, #3
 8106348:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810634c:	693a      	ldr	r2, [r7, #16]
 810634e:	fb02 f303 	mul.w	r3, r2, r3
 8106352:	ee07 3a90 	vmov	s15, r3
 8106356:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810635a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 810635e:	697b      	ldr	r3, [r7, #20]
 8106360:	2b00      	cmp	r3, #0
 8106362:	f000 8111 	beq.w	8106588 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8106366:	69bb      	ldr	r3, [r7, #24]
 8106368:	2b02      	cmp	r3, #2
 810636a:	f000 8083 	beq.w	8106474 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 810636e:	69bb      	ldr	r3, [r7, #24]
 8106370:	2b02      	cmp	r3, #2
 8106372:	f200 80a1 	bhi.w	81064b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8106376:	69bb      	ldr	r3, [r7, #24]
 8106378:	2b00      	cmp	r3, #0
 810637a:	d003      	beq.n	8106384 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 810637c:	69bb      	ldr	r3, [r7, #24]
 810637e:	2b01      	cmp	r3, #1
 8106380:	d056      	beq.n	8106430 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8106382:	e099      	b.n	81064b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106384:	4b88      	ldr	r3, [pc, #544]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106386:	681b      	ldr	r3, [r3, #0]
 8106388:	f003 0320 	and.w	r3, r3, #32
 810638c:	2b00      	cmp	r3, #0
 810638e:	d02d      	beq.n	81063ec <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106390:	4b85      	ldr	r3, [pc, #532]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106392:	681b      	ldr	r3, [r3, #0]
 8106394:	08db      	lsrs	r3, r3, #3
 8106396:	f003 0303 	and.w	r3, r3, #3
 810639a:	4a84      	ldr	r2, [pc, #528]	; (81065ac <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 810639c:	fa22 f303 	lsr.w	r3, r2, r3
 81063a0:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81063a2:	68bb      	ldr	r3, [r7, #8]
 81063a4:	ee07 3a90 	vmov	s15, r3
 81063a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81063ac:	697b      	ldr	r3, [r7, #20]
 81063ae:	ee07 3a90 	vmov	s15, r3
 81063b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81063b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81063ba:	4b7b      	ldr	r3, [pc, #492]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81063bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81063be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81063c2:	ee07 3a90 	vmov	s15, r3
 81063c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81063ca:	ed97 6a03 	vldr	s12, [r7, #12]
 81063ce:	eddf 5a78 	vldr	s11, [pc, #480]	; 81065b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81063d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81063d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81063da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81063de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81063e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81063e6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 81063ea:	e087      	b.n	81064fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81063ec:	697b      	ldr	r3, [r7, #20]
 81063ee:	ee07 3a90 	vmov	s15, r3
 81063f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81063f6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 81065b4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 81063fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81063fe:	4b6a      	ldr	r3, [pc, #424]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106402:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106406:	ee07 3a90 	vmov	s15, r3
 810640a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810640e:	ed97 6a03 	vldr	s12, [r7, #12]
 8106412:	eddf 5a67 	vldr	s11, [pc, #412]	; 81065b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106416:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810641a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810641e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106422:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106426:	ee67 7a27 	vmul.f32	s15, s14, s15
 810642a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810642e:	e065      	b.n	81064fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106430:	697b      	ldr	r3, [r7, #20]
 8106432:	ee07 3a90 	vmov	s15, r3
 8106436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810643a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 81065b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810643e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106442:	4b59      	ldr	r3, [pc, #356]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106446:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810644a:	ee07 3a90 	vmov	s15, r3
 810644e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106452:	ed97 6a03 	vldr	s12, [r7, #12]
 8106456:	eddf 5a56 	vldr	s11, [pc, #344]	; 81065b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810645a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810645e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106462:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106466:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810646a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810646e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106472:	e043      	b.n	81064fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8106474:	697b      	ldr	r3, [r7, #20]
 8106476:	ee07 3a90 	vmov	s15, r3
 810647a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810647e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 81065bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8106482:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106486:	4b48      	ldr	r3, [pc, #288]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810648a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810648e:	ee07 3a90 	vmov	s15, r3
 8106492:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106496:	ed97 6a03 	vldr	s12, [r7, #12]
 810649a:	eddf 5a45 	vldr	s11, [pc, #276]	; 81065b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810649e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81064a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81064a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81064aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81064ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 81064b2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81064b6:	e021      	b.n	81064fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81064b8:	697b      	ldr	r3, [r7, #20]
 81064ba:	ee07 3a90 	vmov	s15, r3
 81064be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81064c2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 81065b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81064c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81064ca:	4b37      	ldr	r3, [pc, #220]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81064cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81064ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81064d2:	ee07 3a90 	vmov	s15, r3
 81064d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81064da:	ed97 6a03 	vldr	s12, [r7, #12]
 81064de:	eddf 5a34 	vldr	s11, [pc, #208]	; 81065b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81064e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81064e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81064ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81064ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81064f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81064f6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81064fa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 81064fc:	4b2a      	ldr	r3, [pc, #168]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81064fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106500:	0a5b      	lsrs	r3, r3, #9
 8106502:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106506:	ee07 3a90 	vmov	s15, r3
 810650a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810650e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106512:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106516:	edd7 6a07 	vldr	s13, [r7, #28]
 810651a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810651e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106522:	ee17 2a90 	vmov	r2, s15
 8106526:	687b      	ldr	r3, [r7, #4]
 8106528:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 810652a:	4b1f      	ldr	r3, [pc, #124]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810652c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810652e:	0c1b      	lsrs	r3, r3, #16
 8106530:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106534:	ee07 3a90 	vmov	s15, r3
 8106538:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810653c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106540:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106544:	edd7 6a07 	vldr	s13, [r7, #28]
 8106548:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810654c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106550:	ee17 2a90 	vmov	r2, s15
 8106554:	687b      	ldr	r3, [r7, #4]
 8106556:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8106558:	4b13      	ldr	r3, [pc, #76]	; (81065a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810655a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810655c:	0e1b      	lsrs	r3, r3, #24
 810655e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106562:	ee07 3a90 	vmov	s15, r3
 8106566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810656a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 810656e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106572:	edd7 6a07 	vldr	s13, [r7, #28]
 8106576:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810657a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810657e:	ee17 2a90 	vmov	r2, s15
 8106582:	687b      	ldr	r3, [r7, #4]
 8106584:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8106586:	e008      	b.n	810659a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8106588:	687b      	ldr	r3, [r7, #4]
 810658a:	2200      	movs	r2, #0
 810658c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 810658e:	687b      	ldr	r3, [r7, #4]
 8106590:	2200      	movs	r2, #0
 8106592:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8106594:	687b      	ldr	r3, [r7, #4]
 8106596:	2200      	movs	r2, #0
 8106598:	609a      	str	r2, [r3, #8]
}
 810659a:	bf00      	nop
 810659c:	3724      	adds	r7, #36	; 0x24
 810659e:	46bd      	mov	sp, r7
 81065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81065a4:	4770      	bx	lr
 81065a6:	bf00      	nop
 81065a8:	58024400 	.word	0x58024400
 81065ac:	03d09000 	.word	0x03d09000
 81065b0:	46000000 	.word	0x46000000
 81065b4:	4c742400 	.word	0x4c742400
 81065b8:	4a742400 	.word	0x4a742400
 81065bc:	4af42400 	.word	0x4af42400

081065c0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 81065c0:	b480      	push	{r7}
 81065c2:	b089      	sub	sp, #36	; 0x24
 81065c4:	af00      	add	r7, sp, #0
 81065c6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81065c8:	4ba1      	ldr	r3, [pc, #644]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81065ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81065cc:	f003 0303 	and.w	r3, r3, #3
 81065d0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 81065d2:	4b9f      	ldr	r3, [pc, #636]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81065d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81065d6:	0d1b      	lsrs	r3, r3, #20
 81065d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81065dc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 81065de:	4b9c      	ldr	r3, [pc, #624]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81065e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81065e2:	0a1b      	lsrs	r3, r3, #8
 81065e4:	f003 0301 	and.w	r3, r3, #1
 81065e8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 81065ea:	4b99      	ldr	r3, [pc, #612]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81065ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81065ee:	08db      	lsrs	r3, r3, #3
 81065f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81065f4:	693a      	ldr	r2, [r7, #16]
 81065f6:	fb02 f303 	mul.w	r3, r2, r3
 81065fa:	ee07 3a90 	vmov	s15, r3
 81065fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106602:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8106606:	697b      	ldr	r3, [r7, #20]
 8106608:	2b00      	cmp	r3, #0
 810660a:	f000 8111 	beq.w	8106830 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 810660e:	69bb      	ldr	r3, [r7, #24]
 8106610:	2b02      	cmp	r3, #2
 8106612:	f000 8083 	beq.w	810671c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8106616:	69bb      	ldr	r3, [r7, #24]
 8106618:	2b02      	cmp	r3, #2
 810661a:	f200 80a1 	bhi.w	8106760 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 810661e:	69bb      	ldr	r3, [r7, #24]
 8106620:	2b00      	cmp	r3, #0
 8106622:	d003      	beq.n	810662c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8106624:	69bb      	ldr	r3, [r7, #24]
 8106626:	2b01      	cmp	r3, #1
 8106628:	d056      	beq.n	81066d8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 810662a:	e099      	b.n	8106760 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810662c:	4b88      	ldr	r3, [pc, #544]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810662e:	681b      	ldr	r3, [r3, #0]
 8106630:	f003 0320 	and.w	r3, r3, #32
 8106634:	2b00      	cmp	r3, #0
 8106636:	d02d      	beq.n	8106694 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8106638:	4b85      	ldr	r3, [pc, #532]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810663a:	681b      	ldr	r3, [r3, #0]
 810663c:	08db      	lsrs	r3, r3, #3
 810663e:	f003 0303 	and.w	r3, r3, #3
 8106642:	4a84      	ldr	r2, [pc, #528]	; (8106854 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8106644:	fa22 f303 	lsr.w	r3, r2, r3
 8106648:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 810664a:	68bb      	ldr	r3, [r7, #8]
 810664c:	ee07 3a90 	vmov	s15, r3
 8106650:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106654:	697b      	ldr	r3, [r7, #20]
 8106656:	ee07 3a90 	vmov	s15, r3
 810665a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810665e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106662:	4b7b      	ldr	r3, [pc, #492]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810666a:	ee07 3a90 	vmov	s15, r3
 810666e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106672:	ed97 6a03 	vldr	s12, [r7, #12]
 8106676:	eddf 5a78 	vldr	s11, [pc, #480]	; 8106858 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810667a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810667e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106682:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106686:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810668a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810668e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106692:	e087      	b.n	81067a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106694:	697b      	ldr	r3, [r7, #20]
 8106696:	ee07 3a90 	vmov	s15, r3
 810669a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810669e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 810685c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 81066a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81066a6:	4b6a      	ldr	r3, [pc, #424]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81066a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81066aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81066ae:	ee07 3a90 	vmov	s15, r3
 81066b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81066b6:	ed97 6a03 	vldr	s12, [r7, #12]
 81066ba:	eddf 5a67 	vldr	s11, [pc, #412]	; 8106858 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81066be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81066c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81066c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81066ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81066ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 81066d2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81066d6:	e065      	b.n	81067a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81066d8:	697b      	ldr	r3, [r7, #20]
 81066da:	ee07 3a90 	vmov	s15, r3
 81066de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81066e2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8106860 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81066e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81066ea:	4b59      	ldr	r3, [pc, #356]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81066ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81066ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81066f2:	ee07 3a90 	vmov	s15, r3
 81066f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81066fa:	ed97 6a03 	vldr	s12, [r7, #12]
 81066fe:	eddf 5a56 	vldr	s11, [pc, #344]	; 8106858 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106702:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106706:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810670a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810670e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106712:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106716:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810671a:	e043      	b.n	81067a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 810671c:	697b      	ldr	r3, [r7, #20]
 810671e:	ee07 3a90 	vmov	s15, r3
 8106722:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106726:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8106864 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 810672a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810672e:	4b48      	ldr	r3, [pc, #288]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106732:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106736:	ee07 3a90 	vmov	s15, r3
 810673a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810673e:	ed97 6a03 	vldr	s12, [r7, #12]
 8106742:	eddf 5a45 	vldr	s11, [pc, #276]	; 8106858 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106746:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810674a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810674e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106752:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106756:	ee67 7a27 	vmul.f32	s15, s14, s15
 810675a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810675e:	e021      	b.n	81067a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8106760:	697b      	ldr	r3, [r7, #20]
 8106762:	ee07 3a90 	vmov	s15, r3
 8106766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810676a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8106860 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810676e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106772:	4b37      	ldr	r3, [pc, #220]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106776:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810677a:	ee07 3a90 	vmov	s15, r3
 810677e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106782:	ed97 6a03 	vldr	s12, [r7, #12]
 8106786:	eddf 5a34 	vldr	s11, [pc, #208]	; 8106858 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810678a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810678e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106792:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106796:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810679a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810679e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81067a2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 81067a4:	4b2a      	ldr	r3, [pc, #168]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81067a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81067a8:	0a5b      	lsrs	r3, r3, #9
 81067aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81067ae:	ee07 3a90 	vmov	s15, r3
 81067b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81067b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81067ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 81067be:	edd7 6a07 	vldr	s13, [r7, #28]
 81067c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81067c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81067ca:	ee17 2a90 	vmov	r2, s15
 81067ce:	687b      	ldr	r3, [r7, #4]
 81067d0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 81067d2:	4b1f      	ldr	r3, [pc, #124]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81067d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81067d6:	0c1b      	lsrs	r3, r3, #16
 81067d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81067dc:	ee07 3a90 	vmov	s15, r3
 81067e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81067e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81067e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 81067ec:	edd7 6a07 	vldr	s13, [r7, #28]
 81067f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81067f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81067f8:	ee17 2a90 	vmov	r2, s15
 81067fc:	687b      	ldr	r3, [r7, #4]
 81067fe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8106800:	4b13      	ldr	r3, [pc, #76]	; (8106850 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106804:	0e1b      	lsrs	r3, r3, #24
 8106806:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810680a:	ee07 3a90 	vmov	s15, r3
 810680e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106812:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106816:	ee37 7a87 	vadd.f32	s14, s15, s14
 810681a:	edd7 6a07 	vldr	s13, [r7, #28]
 810681e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106822:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106826:	ee17 2a90 	vmov	r2, s15
 810682a:	687b      	ldr	r3, [r7, #4]
 810682c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 810682e:	e008      	b.n	8106842 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8106830:	687b      	ldr	r3, [r7, #4]
 8106832:	2200      	movs	r2, #0
 8106834:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8106836:	687b      	ldr	r3, [r7, #4]
 8106838:	2200      	movs	r2, #0
 810683a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 810683c:	687b      	ldr	r3, [r7, #4]
 810683e:	2200      	movs	r2, #0
 8106840:	609a      	str	r2, [r3, #8]
}
 8106842:	bf00      	nop
 8106844:	3724      	adds	r7, #36	; 0x24
 8106846:	46bd      	mov	sp, r7
 8106848:	f85d 7b04 	ldr.w	r7, [sp], #4
 810684c:	4770      	bx	lr
 810684e:	bf00      	nop
 8106850:	58024400 	.word	0x58024400
 8106854:	03d09000 	.word	0x03d09000
 8106858:	46000000 	.word	0x46000000
 810685c:	4c742400 	.word	0x4c742400
 8106860:	4a742400 	.word	0x4a742400
 8106864:	4af42400 	.word	0x4af42400

08106868 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8106868:	b480      	push	{r7}
 810686a:	b089      	sub	sp, #36	; 0x24
 810686c:	af00      	add	r7, sp, #0
 810686e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106870:	4ba0      	ldr	r3, [pc, #640]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106874:	f003 0303 	and.w	r3, r3, #3
 8106878:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 810687a:	4b9e      	ldr	r3, [pc, #632]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810687c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810687e:	091b      	lsrs	r3, r3, #4
 8106880:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106884:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8106886:	4b9b      	ldr	r3, [pc, #620]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810688a:	f003 0301 	and.w	r3, r3, #1
 810688e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8106890:	4b98      	ldr	r3, [pc, #608]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8106894:	08db      	lsrs	r3, r3, #3
 8106896:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810689a:	693a      	ldr	r2, [r7, #16]
 810689c:	fb02 f303 	mul.w	r3, r2, r3
 81068a0:	ee07 3a90 	vmov	s15, r3
 81068a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81068a8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 81068ac:	697b      	ldr	r3, [r7, #20]
 81068ae:	2b00      	cmp	r3, #0
 81068b0:	f000 8111 	beq.w	8106ad6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 81068b4:	69bb      	ldr	r3, [r7, #24]
 81068b6:	2b02      	cmp	r3, #2
 81068b8:	f000 8083 	beq.w	81069c2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 81068bc:	69bb      	ldr	r3, [r7, #24]
 81068be:	2b02      	cmp	r3, #2
 81068c0:	f200 80a1 	bhi.w	8106a06 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 81068c4:	69bb      	ldr	r3, [r7, #24]
 81068c6:	2b00      	cmp	r3, #0
 81068c8:	d003      	beq.n	81068d2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 81068ca:	69bb      	ldr	r3, [r7, #24]
 81068cc:	2b01      	cmp	r3, #1
 81068ce:	d056      	beq.n	810697e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 81068d0:	e099      	b.n	8106a06 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81068d2:	4b88      	ldr	r3, [pc, #544]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81068d4:	681b      	ldr	r3, [r3, #0]
 81068d6:	f003 0320 	and.w	r3, r3, #32
 81068da:	2b00      	cmp	r3, #0
 81068dc:	d02d      	beq.n	810693a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81068de:	4b85      	ldr	r3, [pc, #532]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81068e0:	681b      	ldr	r3, [r3, #0]
 81068e2:	08db      	lsrs	r3, r3, #3
 81068e4:	f003 0303 	and.w	r3, r3, #3
 81068e8:	4a83      	ldr	r2, [pc, #524]	; (8106af8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 81068ea:	fa22 f303 	lsr.w	r3, r2, r3
 81068ee:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81068f0:	68bb      	ldr	r3, [r7, #8]
 81068f2:	ee07 3a90 	vmov	s15, r3
 81068f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81068fa:	697b      	ldr	r3, [r7, #20]
 81068fc:	ee07 3a90 	vmov	s15, r3
 8106900:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106904:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106908:	4b7a      	ldr	r3, [pc, #488]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810690a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810690c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106910:	ee07 3a90 	vmov	s15, r3
 8106914:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106918:	ed97 6a03 	vldr	s12, [r7, #12]
 810691c:	eddf 5a77 	vldr	s11, [pc, #476]	; 8106afc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106920:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106924:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106928:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810692c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106930:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106934:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8106938:	e087      	b.n	8106a4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810693a:	697b      	ldr	r3, [r7, #20]
 810693c:	ee07 3a90 	vmov	s15, r3
 8106940:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106944:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8106b00 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8106948:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810694c:	4b69      	ldr	r3, [pc, #420]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810694e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106950:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106954:	ee07 3a90 	vmov	s15, r3
 8106958:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810695c:	ed97 6a03 	vldr	s12, [r7, #12]
 8106960:	eddf 5a66 	vldr	s11, [pc, #408]	; 8106afc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106964:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106968:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810696c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106970:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106974:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106978:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810697c:	e065      	b.n	8106a4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810697e:	697b      	ldr	r3, [r7, #20]
 8106980:	ee07 3a90 	vmov	s15, r3
 8106984:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106988:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8106b04 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 810698c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106990:	4b58      	ldr	r3, [pc, #352]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106994:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106998:	ee07 3a90 	vmov	s15, r3
 810699c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81069a0:	ed97 6a03 	vldr	s12, [r7, #12]
 81069a4:	eddf 5a55 	vldr	s11, [pc, #340]	; 8106afc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81069a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81069ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81069b0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81069b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81069b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 81069bc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81069c0:	e043      	b.n	8106a4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81069c2:	697b      	ldr	r3, [r7, #20]
 81069c4:	ee07 3a90 	vmov	s15, r3
 81069c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81069cc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8106b08 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 81069d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81069d4:	4b47      	ldr	r3, [pc, #284]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81069d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81069d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81069dc:	ee07 3a90 	vmov	s15, r3
 81069e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81069e4:	ed97 6a03 	vldr	s12, [r7, #12]
 81069e8:	eddf 5a44 	vldr	s11, [pc, #272]	; 8106afc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81069ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81069f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81069f4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81069f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81069fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106a00:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106a04:	e021      	b.n	8106a4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8106a06:	697b      	ldr	r3, [r7, #20]
 8106a08:	ee07 3a90 	vmov	s15, r3
 8106a0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a10:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8106b00 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8106a14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106a18:	4b36      	ldr	r3, [pc, #216]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106a1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106a20:	ee07 3a90 	vmov	s15, r3
 8106a24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106a28:	ed97 6a03 	vldr	s12, [r7, #12]
 8106a2c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8106afc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106a30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106a34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106a38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106a3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106a40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106a44:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8106a48:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8106a4a:	4b2a      	ldr	r3, [pc, #168]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106a4e:	0a5b      	lsrs	r3, r3, #9
 8106a50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106a54:	ee07 3a90 	vmov	s15, r3
 8106a58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106a60:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106a64:	edd7 6a07 	vldr	s13, [r7, #28]
 8106a68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106a6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106a70:	ee17 2a90 	vmov	r2, s15
 8106a74:	687b      	ldr	r3, [r7, #4]
 8106a76:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8106a78:	4b1e      	ldr	r3, [pc, #120]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106a7c:	0c1b      	lsrs	r3, r3, #16
 8106a7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106a82:	ee07 3a90 	vmov	s15, r3
 8106a86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a8a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106a8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106a92:	edd7 6a07 	vldr	s13, [r7, #28]
 8106a96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106a9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106a9e:	ee17 2a90 	vmov	r2, s15
 8106aa2:	687b      	ldr	r3, [r7, #4]
 8106aa4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8106aa6:	4b13      	ldr	r3, [pc, #76]	; (8106af4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106aaa:	0e1b      	lsrs	r3, r3, #24
 8106aac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106ab0:	ee07 3a90 	vmov	s15, r3
 8106ab4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106ab8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106abc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106ac0:	edd7 6a07 	vldr	s13, [r7, #28]
 8106ac4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106ac8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106acc:	ee17 2a90 	vmov	r2, s15
 8106ad0:	687b      	ldr	r3, [r7, #4]
 8106ad2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8106ad4:	e008      	b.n	8106ae8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8106ad6:	687b      	ldr	r3, [r7, #4]
 8106ad8:	2200      	movs	r2, #0
 8106ada:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8106adc:	687b      	ldr	r3, [r7, #4]
 8106ade:	2200      	movs	r2, #0
 8106ae0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8106ae2:	687b      	ldr	r3, [r7, #4]
 8106ae4:	2200      	movs	r2, #0
 8106ae6:	609a      	str	r2, [r3, #8]
}
 8106ae8:	bf00      	nop
 8106aea:	3724      	adds	r7, #36	; 0x24
 8106aec:	46bd      	mov	sp, r7
 8106aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106af2:	4770      	bx	lr
 8106af4:	58024400 	.word	0x58024400
 8106af8:	03d09000 	.word	0x03d09000
 8106afc:	46000000 	.word	0x46000000
 8106b00:	4c742400 	.word	0x4c742400
 8106b04:	4a742400 	.word	0x4a742400
 8106b08:	4af42400 	.word	0x4af42400

08106b0c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8106b0c:	b580      	push	{r7, lr}
 8106b0e:	b084      	sub	sp, #16
 8106b10:	af00      	add	r7, sp, #0
 8106b12:	6078      	str	r0, [r7, #4]
 8106b14:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8106b16:	2300      	movs	r3, #0
 8106b18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8106b1a:	4b54      	ldr	r3, [pc, #336]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106b1e:	f003 0303 	and.w	r3, r3, #3
 8106b22:	2b03      	cmp	r3, #3
 8106b24:	d101      	bne.n	8106b2a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8106b26:	2301      	movs	r3, #1
 8106b28:	e09b      	b.n	8106c62 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8106b2a:	4b50      	ldr	r3, [pc, #320]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106b2c:	681b      	ldr	r3, [r3, #0]
 8106b2e:	4a4f      	ldr	r2, [pc, #316]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106b30:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8106b34:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106b36:	f7fb fb5d 	bl	81021f4 <HAL_GetTick>
 8106b3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8106b3c:	e008      	b.n	8106b50 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8106b3e:	f7fb fb59 	bl	81021f4 <HAL_GetTick>
 8106b42:	4602      	mov	r2, r0
 8106b44:	68bb      	ldr	r3, [r7, #8]
 8106b46:	1ad3      	subs	r3, r2, r3
 8106b48:	2b02      	cmp	r3, #2
 8106b4a:	d901      	bls.n	8106b50 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8106b4c:	2303      	movs	r3, #3
 8106b4e:	e088      	b.n	8106c62 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8106b50:	4b46      	ldr	r3, [pc, #280]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106b52:	681b      	ldr	r3, [r3, #0]
 8106b54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106b58:	2b00      	cmp	r3, #0
 8106b5a:	d1f0      	bne.n	8106b3e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8106b5c:	4b43      	ldr	r3, [pc, #268]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106b60:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8106b64:	687b      	ldr	r3, [r7, #4]
 8106b66:	681b      	ldr	r3, [r3, #0]
 8106b68:	031b      	lsls	r3, r3, #12
 8106b6a:	4940      	ldr	r1, [pc, #256]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106b6c:	4313      	orrs	r3, r2
 8106b6e:	628b      	str	r3, [r1, #40]	; 0x28
 8106b70:	687b      	ldr	r3, [r7, #4]
 8106b72:	685b      	ldr	r3, [r3, #4]
 8106b74:	3b01      	subs	r3, #1
 8106b76:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8106b7a:	687b      	ldr	r3, [r7, #4]
 8106b7c:	689b      	ldr	r3, [r3, #8]
 8106b7e:	3b01      	subs	r3, #1
 8106b80:	025b      	lsls	r3, r3, #9
 8106b82:	b29b      	uxth	r3, r3
 8106b84:	431a      	orrs	r2, r3
 8106b86:	687b      	ldr	r3, [r7, #4]
 8106b88:	68db      	ldr	r3, [r3, #12]
 8106b8a:	3b01      	subs	r3, #1
 8106b8c:	041b      	lsls	r3, r3, #16
 8106b8e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8106b92:	431a      	orrs	r2, r3
 8106b94:	687b      	ldr	r3, [r7, #4]
 8106b96:	691b      	ldr	r3, [r3, #16]
 8106b98:	3b01      	subs	r3, #1
 8106b9a:	061b      	lsls	r3, r3, #24
 8106b9c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8106ba0:	4932      	ldr	r1, [pc, #200]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106ba2:	4313      	orrs	r3, r2
 8106ba4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8106ba6:	4b31      	ldr	r3, [pc, #196]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106baa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8106bae:	687b      	ldr	r3, [r7, #4]
 8106bb0:	695b      	ldr	r3, [r3, #20]
 8106bb2:	492e      	ldr	r1, [pc, #184]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106bb4:	4313      	orrs	r3, r2
 8106bb6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8106bb8:	4b2c      	ldr	r3, [pc, #176]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106bbc:	f023 0220 	bic.w	r2, r3, #32
 8106bc0:	687b      	ldr	r3, [r7, #4]
 8106bc2:	699b      	ldr	r3, [r3, #24]
 8106bc4:	4929      	ldr	r1, [pc, #164]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106bc6:	4313      	orrs	r3, r2
 8106bc8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8106bca:	4b28      	ldr	r3, [pc, #160]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106bce:	4a27      	ldr	r2, [pc, #156]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106bd0:	f023 0310 	bic.w	r3, r3, #16
 8106bd4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8106bd6:	4b25      	ldr	r3, [pc, #148]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106bd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8106bda:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8106bde:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8106be2:	687a      	ldr	r2, [r7, #4]
 8106be4:	69d2      	ldr	r2, [r2, #28]
 8106be6:	00d2      	lsls	r2, r2, #3
 8106be8:	4920      	ldr	r1, [pc, #128]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106bea:	4313      	orrs	r3, r2
 8106bec:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8106bee:	4b1f      	ldr	r3, [pc, #124]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106bf2:	4a1e      	ldr	r2, [pc, #120]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106bf4:	f043 0310 	orr.w	r3, r3, #16
 8106bf8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8106bfa:	683b      	ldr	r3, [r7, #0]
 8106bfc:	2b00      	cmp	r3, #0
 8106bfe:	d106      	bne.n	8106c0e <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8106c00:	4b1a      	ldr	r3, [pc, #104]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106c04:	4a19      	ldr	r2, [pc, #100]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106c06:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8106c0a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106c0c:	e00f      	b.n	8106c2e <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8106c0e:	683b      	ldr	r3, [r7, #0]
 8106c10:	2b01      	cmp	r3, #1
 8106c12:	d106      	bne.n	8106c22 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8106c14:	4b15      	ldr	r3, [pc, #84]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106c18:	4a14      	ldr	r2, [pc, #80]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106c1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8106c1e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106c20:	e005      	b.n	8106c2e <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8106c22:	4b12      	ldr	r3, [pc, #72]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106c24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106c26:	4a11      	ldr	r2, [pc, #68]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106c28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8106c2c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8106c2e:	4b0f      	ldr	r3, [pc, #60]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106c30:	681b      	ldr	r3, [r3, #0]
 8106c32:	4a0e      	ldr	r2, [pc, #56]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106c34:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8106c38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106c3a:	f7fb fadb 	bl	81021f4 <HAL_GetTick>
 8106c3e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8106c40:	e008      	b.n	8106c54 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8106c42:	f7fb fad7 	bl	81021f4 <HAL_GetTick>
 8106c46:	4602      	mov	r2, r0
 8106c48:	68bb      	ldr	r3, [r7, #8]
 8106c4a:	1ad3      	subs	r3, r2, r3
 8106c4c:	2b02      	cmp	r3, #2
 8106c4e:	d901      	bls.n	8106c54 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8106c50:	2303      	movs	r3, #3
 8106c52:	e006      	b.n	8106c62 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8106c54:	4b05      	ldr	r3, [pc, #20]	; (8106c6c <RCCEx_PLL2_Config+0x160>)
 8106c56:	681b      	ldr	r3, [r3, #0]
 8106c58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106c5c:	2b00      	cmp	r3, #0
 8106c5e:	d0f0      	beq.n	8106c42 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8106c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8106c62:	4618      	mov	r0, r3
 8106c64:	3710      	adds	r7, #16
 8106c66:	46bd      	mov	sp, r7
 8106c68:	bd80      	pop	{r7, pc}
 8106c6a:	bf00      	nop
 8106c6c:	58024400 	.word	0x58024400

08106c70 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8106c70:	b580      	push	{r7, lr}
 8106c72:	b084      	sub	sp, #16
 8106c74:	af00      	add	r7, sp, #0
 8106c76:	6078      	str	r0, [r7, #4]
 8106c78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8106c7a:	2300      	movs	r3, #0
 8106c7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8106c7e:	4b54      	ldr	r3, [pc, #336]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106c82:	f003 0303 	and.w	r3, r3, #3
 8106c86:	2b03      	cmp	r3, #3
 8106c88:	d101      	bne.n	8106c8e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8106c8a:	2301      	movs	r3, #1
 8106c8c:	e09b      	b.n	8106dc6 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8106c8e:	4b50      	ldr	r3, [pc, #320]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106c90:	681b      	ldr	r3, [r3, #0]
 8106c92:	4a4f      	ldr	r2, [pc, #316]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106c94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8106c98:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106c9a:	f7fb faab 	bl	81021f4 <HAL_GetTick>
 8106c9e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8106ca0:	e008      	b.n	8106cb4 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8106ca2:	f7fb faa7 	bl	81021f4 <HAL_GetTick>
 8106ca6:	4602      	mov	r2, r0
 8106ca8:	68bb      	ldr	r3, [r7, #8]
 8106caa:	1ad3      	subs	r3, r2, r3
 8106cac:	2b02      	cmp	r3, #2
 8106cae:	d901      	bls.n	8106cb4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8106cb0:	2303      	movs	r3, #3
 8106cb2:	e088      	b.n	8106dc6 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8106cb4:	4b46      	ldr	r3, [pc, #280]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106cb6:	681b      	ldr	r3, [r3, #0]
 8106cb8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106cbc:	2b00      	cmp	r3, #0
 8106cbe:	d1f0      	bne.n	8106ca2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8106cc0:	4b43      	ldr	r3, [pc, #268]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106cc4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8106cc8:	687b      	ldr	r3, [r7, #4]
 8106cca:	681b      	ldr	r3, [r3, #0]
 8106ccc:	051b      	lsls	r3, r3, #20
 8106cce:	4940      	ldr	r1, [pc, #256]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106cd0:	4313      	orrs	r3, r2
 8106cd2:	628b      	str	r3, [r1, #40]	; 0x28
 8106cd4:	687b      	ldr	r3, [r7, #4]
 8106cd6:	685b      	ldr	r3, [r3, #4]
 8106cd8:	3b01      	subs	r3, #1
 8106cda:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8106cde:	687b      	ldr	r3, [r7, #4]
 8106ce0:	689b      	ldr	r3, [r3, #8]
 8106ce2:	3b01      	subs	r3, #1
 8106ce4:	025b      	lsls	r3, r3, #9
 8106ce6:	b29b      	uxth	r3, r3
 8106ce8:	431a      	orrs	r2, r3
 8106cea:	687b      	ldr	r3, [r7, #4]
 8106cec:	68db      	ldr	r3, [r3, #12]
 8106cee:	3b01      	subs	r3, #1
 8106cf0:	041b      	lsls	r3, r3, #16
 8106cf2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8106cf6:	431a      	orrs	r2, r3
 8106cf8:	687b      	ldr	r3, [r7, #4]
 8106cfa:	691b      	ldr	r3, [r3, #16]
 8106cfc:	3b01      	subs	r3, #1
 8106cfe:	061b      	lsls	r3, r3, #24
 8106d00:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8106d04:	4932      	ldr	r1, [pc, #200]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d06:	4313      	orrs	r3, r2
 8106d08:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8106d0a:	4b31      	ldr	r3, [pc, #196]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106d0e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8106d12:	687b      	ldr	r3, [r7, #4]
 8106d14:	695b      	ldr	r3, [r3, #20]
 8106d16:	492e      	ldr	r1, [pc, #184]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d18:	4313      	orrs	r3, r2
 8106d1a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8106d1c:	4b2c      	ldr	r3, [pc, #176]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106d20:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8106d24:	687b      	ldr	r3, [r7, #4]
 8106d26:	699b      	ldr	r3, [r3, #24]
 8106d28:	4929      	ldr	r1, [pc, #164]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d2a:	4313      	orrs	r3, r2
 8106d2c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8106d2e:	4b28      	ldr	r3, [pc, #160]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106d32:	4a27      	ldr	r2, [pc, #156]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8106d38:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8106d3a:	4b25      	ldr	r3, [pc, #148]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106d3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8106d42:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8106d46:	687a      	ldr	r2, [r7, #4]
 8106d48:	69d2      	ldr	r2, [r2, #28]
 8106d4a:	00d2      	lsls	r2, r2, #3
 8106d4c:	4920      	ldr	r1, [pc, #128]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d4e:	4313      	orrs	r3, r2
 8106d50:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8106d52:	4b1f      	ldr	r3, [pc, #124]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106d56:	4a1e      	ldr	r2, [pc, #120]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8106d5c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8106d5e:	683b      	ldr	r3, [r7, #0]
 8106d60:	2b00      	cmp	r3, #0
 8106d62:	d106      	bne.n	8106d72 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8106d64:	4b1a      	ldr	r3, [pc, #104]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106d68:	4a19      	ldr	r2, [pc, #100]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d6a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8106d6e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106d70:	e00f      	b.n	8106d92 <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8106d72:	683b      	ldr	r3, [r7, #0]
 8106d74:	2b01      	cmp	r3, #1
 8106d76:	d106      	bne.n	8106d86 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8106d78:	4b15      	ldr	r3, [pc, #84]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106d7c:	4a14      	ldr	r2, [pc, #80]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d7e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8106d82:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106d84:	e005      	b.n	8106d92 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8106d86:	4b12      	ldr	r3, [pc, #72]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106d8a:	4a11      	ldr	r2, [pc, #68]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d8c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8106d90:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8106d92:	4b0f      	ldr	r3, [pc, #60]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d94:	681b      	ldr	r3, [r3, #0]
 8106d96:	4a0e      	ldr	r2, [pc, #56]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8106d9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8106d9e:	f7fb fa29 	bl	81021f4 <HAL_GetTick>
 8106da2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8106da4:	e008      	b.n	8106db8 <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8106da6:	f7fb fa25 	bl	81021f4 <HAL_GetTick>
 8106daa:	4602      	mov	r2, r0
 8106dac:	68bb      	ldr	r3, [r7, #8]
 8106dae:	1ad3      	subs	r3, r2, r3
 8106db0:	2b02      	cmp	r3, #2
 8106db2:	d901      	bls.n	8106db8 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8106db4:	2303      	movs	r3, #3
 8106db6:	e006      	b.n	8106dc6 <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8106db8:	4b05      	ldr	r3, [pc, #20]	; (8106dd0 <RCCEx_PLL3_Config+0x160>)
 8106dba:	681b      	ldr	r3, [r3, #0]
 8106dbc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106dc0:	2b00      	cmp	r3, #0
 8106dc2:	d0f0      	beq.n	8106da6 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8106dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8106dc6:	4618      	mov	r0, r3
 8106dc8:	3710      	adds	r7, #16
 8106dca:	46bd      	mov	sp, r7
 8106dcc:	bd80      	pop	{r7, pc}
 8106dce:	bf00      	nop
 8106dd0:	58024400 	.word	0x58024400

08106dd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8106dd4:	b580      	push	{r7, lr}
 8106dd6:	b082      	sub	sp, #8
 8106dd8:	af00      	add	r7, sp, #0
 8106dda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8106ddc:	687b      	ldr	r3, [r7, #4]
 8106dde:	2b00      	cmp	r3, #0
 8106de0:	d101      	bne.n	8106de6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8106de2:	2301      	movs	r3, #1
 8106de4:	e049      	b.n	8106e7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8106de6:	687b      	ldr	r3, [r7, #4]
 8106de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8106dec:	b2db      	uxtb	r3, r3
 8106dee:	2b00      	cmp	r3, #0
 8106df0:	d106      	bne.n	8106e00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8106df2:	687b      	ldr	r3, [r7, #4]
 8106df4:	2200      	movs	r2, #0
 8106df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8106dfa:	6878      	ldr	r0, [r7, #4]
 8106dfc:	f7fa ff10 	bl	8101c20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8106e00:	687b      	ldr	r3, [r7, #4]
 8106e02:	2202      	movs	r2, #2
 8106e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8106e08:	687b      	ldr	r3, [r7, #4]
 8106e0a:	681a      	ldr	r2, [r3, #0]
 8106e0c:	687b      	ldr	r3, [r7, #4]
 8106e0e:	3304      	adds	r3, #4
 8106e10:	4619      	mov	r1, r3
 8106e12:	4610      	mov	r0, r2
 8106e14:	f000 fc02 	bl	810761c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8106e18:	687b      	ldr	r3, [r7, #4]
 8106e1a:	2201      	movs	r2, #1
 8106e1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106e20:	687b      	ldr	r3, [r7, #4]
 8106e22:	2201      	movs	r2, #1
 8106e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8106e28:	687b      	ldr	r3, [r7, #4]
 8106e2a:	2201      	movs	r2, #1
 8106e2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8106e30:	687b      	ldr	r3, [r7, #4]
 8106e32:	2201      	movs	r2, #1
 8106e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8106e38:	687b      	ldr	r3, [r7, #4]
 8106e3a:	2201      	movs	r2, #1
 8106e3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8106e40:	687b      	ldr	r3, [r7, #4]
 8106e42:	2201      	movs	r2, #1
 8106e44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8106e48:	687b      	ldr	r3, [r7, #4]
 8106e4a:	2201      	movs	r2, #1
 8106e4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106e50:	687b      	ldr	r3, [r7, #4]
 8106e52:	2201      	movs	r2, #1
 8106e54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8106e58:	687b      	ldr	r3, [r7, #4]
 8106e5a:	2201      	movs	r2, #1
 8106e5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8106e60:	687b      	ldr	r3, [r7, #4]
 8106e62:	2201      	movs	r2, #1
 8106e64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8106e68:	687b      	ldr	r3, [r7, #4]
 8106e6a:	2201      	movs	r2, #1
 8106e6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8106e70:	687b      	ldr	r3, [r7, #4]
 8106e72:	2201      	movs	r2, #1
 8106e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8106e78:	2300      	movs	r3, #0
}
 8106e7a:	4618      	mov	r0, r3
 8106e7c:	3708      	adds	r7, #8
 8106e7e:	46bd      	mov	sp, r7
 8106e80:	bd80      	pop	{r7, pc}

08106e82 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8106e82:	b580      	push	{r7, lr}
 8106e84:	b082      	sub	sp, #8
 8106e86:	af00      	add	r7, sp, #0
 8106e88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8106e8a:	687b      	ldr	r3, [r7, #4]
 8106e8c:	2b00      	cmp	r3, #0
 8106e8e:	d101      	bne.n	8106e94 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8106e90:	2301      	movs	r3, #1
 8106e92:	e049      	b.n	8106f28 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8106e94:	687b      	ldr	r3, [r7, #4]
 8106e96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8106e9a:	b2db      	uxtb	r3, r3
 8106e9c:	2b00      	cmp	r3, #0
 8106e9e:	d106      	bne.n	8106eae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8106ea0:	687b      	ldr	r3, [r7, #4]
 8106ea2:	2200      	movs	r2, #0
 8106ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8106ea8:	6878      	ldr	r0, [r7, #4]
 8106eaa:	f7fa fdf5 	bl	8101a98 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8106eae:	687b      	ldr	r3, [r7, #4]
 8106eb0:	2202      	movs	r2, #2
 8106eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8106eb6:	687b      	ldr	r3, [r7, #4]
 8106eb8:	681a      	ldr	r2, [r3, #0]
 8106eba:	687b      	ldr	r3, [r7, #4]
 8106ebc:	3304      	adds	r3, #4
 8106ebe:	4619      	mov	r1, r3
 8106ec0:	4610      	mov	r0, r2
 8106ec2:	f000 fbab 	bl	810761c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8106ec6:	687b      	ldr	r3, [r7, #4]
 8106ec8:	2201      	movs	r2, #1
 8106eca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106ece:	687b      	ldr	r3, [r7, #4]
 8106ed0:	2201      	movs	r2, #1
 8106ed2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8106ed6:	687b      	ldr	r3, [r7, #4]
 8106ed8:	2201      	movs	r2, #1
 8106eda:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8106ede:	687b      	ldr	r3, [r7, #4]
 8106ee0:	2201      	movs	r2, #1
 8106ee2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8106ee6:	687b      	ldr	r3, [r7, #4]
 8106ee8:	2201      	movs	r2, #1
 8106eea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8106eee:	687b      	ldr	r3, [r7, #4]
 8106ef0:	2201      	movs	r2, #1
 8106ef2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8106ef6:	687b      	ldr	r3, [r7, #4]
 8106ef8:	2201      	movs	r2, #1
 8106efa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106efe:	687b      	ldr	r3, [r7, #4]
 8106f00:	2201      	movs	r2, #1
 8106f02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8106f06:	687b      	ldr	r3, [r7, #4]
 8106f08:	2201      	movs	r2, #1
 8106f0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8106f0e:	687b      	ldr	r3, [r7, #4]
 8106f10:	2201      	movs	r2, #1
 8106f12:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8106f16:	687b      	ldr	r3, [r7, #4]
 8106f18:	2201      	movs	r2, #1
 8106f1a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8106f1e:	687b      	ldr	r3, [r7, #4]
 8106f20:	2201      	movs	r2, #1
 8106f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8106f26:	2300      	movs	r3, #0
}
 8106f28:	4618      	mov	r0, r3
 8106f2a:	3708      	adds	r7, #8
 8106f2c:	46bd      	mov	sp, r7
 8106f2e:	bd80      	pop	{r7, pc}

08106f30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8106f30:	b580      	push	{r7, lr}
 8106f32:	b084      	sub	sp, #16
 8106f34:	af00      	add	r7, sp, #0
 8106f36:	6078      	str	r0, [r7, #4]
 8106f38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8106f3a:	683b      	ldr	r3, [r7, #0]
 8106f3c:	2b00      	cmp	r3, #0
 8106f3e:	d109      	bne.n	8106f54 <HAL_TIM_PWM_Start+0x24>
 8106f40:	687b      	ldr	r3, [r7, #4]
 8106f42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8106f46:	b2db      	uxtb	r3, r3
 8106f48:	2b01      	cmp	r3, #1
 8106f4a:	bf14      	ite	ne
 8106f4c:	2301      	movne	r3, #1
 8106f4e:	2300      	moveq	r3, #0
 8106f50:	b2db      	uxtb	r3, r3
 8106f52:	e03c      	b.n	8106fce <HAL_TIM_PWM_Start+0x9e>
 8106f54:	683b      	ldr	r3, [r7, #0]
 8106f56:	2b04      	cmp	r3, #4
 8106f58:	d109      	bne.n	8106f6e <HAL_TIM_PWM_Start+0x3e>
 8106f5a:	687b      	ldr	r3, [r7, #4]
 8106f5c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8106f60:	b2db      	uxtb	r3, r3
 8106f62:	2b01      	cmp	r3, #1
 8106f64:	bf14      	ite	ne
 8106f66:	2301      	movne	r3, #1
 8106f68:	2300      	moveq	r3, #0
 8106f6a:	b2db      	uxtb	r3, r3
 8106f6c:	e02f      	b.n	8106fce <HAL_TIM_PWM_Start+0x9e>
 8106f6e:	683b      	ldr	r3, [r7, #0]
 8106f70:	2b08      	cmp	r3, #8
 8106f72:	d109      	bne.n	8106f88 <HAL_TIM_PWM_Start+0x58>
 8106f74:	687b      	ldr	r3, [r7, #4]
 8106f76:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8106f7a:	b2db      	uxtb	r3, r3
 8106f7c:	2b01      	cmp	r3, #1
 8106f7e:	bf14      	ite	ne
 8106f80:	2301      	movne	r3, #1
 8106f82:	2300      	moveq	r3, #0
 8106f84:	b2db      	uxtb	r3, r3
 8106f86:	e022      	b.n	8106fce <HAL_TIM_PWM_Start+0x9e>
 8106f88:	683b      	ldr	r3, [r7, #0]
 8106f8a:	2b0c      	cmp	r3, #12
 8106f8c:	d109      	bne.n	8106fa2 <HAL_TIM_PWM_Start+0x72>
 8106f8e:	687b      	ldr	r3, [r7, #4]
 8106f90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8106f94:	b2db      	uxtb	r3, r3
 8106f96:	2b01      	cmp	r3, #1
 8106f98:	bf14      	ite	ne
 8106f9a:	2301      	movne	r3, #1
 8106f9c:	2300      	moveq	r3, #0
 8106f9e:	b2db      	uxtb	r3, r3
 8106fa0:	e015      	b.n	8106fce <HAL_TIM_PWM_Start+0x9e>
 8106fa2:	683b      	ldr	r3, [r7, #0]
 8106fa4:	2b10      	cmp	r3, #16
 8106fa6:	d109      	bne.n	8106fbc <HAL_TIM_PWM_Start+0x8c>
 8106fa8:	687b      	ldr	r3, [r7, #4]
 8106faa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8106fae:	b2db      	uxtb	r3, r3
 8106fb0:	2b01      	cmp	r3, #1
 8106fb2:	bf14      	ite	ne
 8106fb4:	2301      	movne	r3, #1
 8106fb6:	2300      	moveq	r3, #0
 8106fb8:	b2db      	uxtb	r3, r3
 8106fba:	e008      	b.n	8106fce <HAL_TIM_PWM_Start+0x9e>
 8106fbc:	687b      	ldr	r3, [r7, #4]
 8106fbe:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8106fc2:	b2db      	uxtb	r3, r3
 8106fc4:	2b01      	cmp	r3, #1
 8106fc6:	bf14      	ite	ne
 8106fc8:	2301      	movne	r3, #1
 8106fca:	2300      	moveq	r3, #0
 8106fcc:	b2db      	uxtb	r3, r3
 8106fce:	2b00      	cmp	r3, #0
 8106fd0:	d001      	beq.n	8106fd6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8106fd2:	2301      	movs	r3, #1
 8106fd4:	e0a1      	b.n	810711a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8106fd6:	683b      	ldr	r3, [r7, #0]
 8106fd8:	2b00      	cmp	r3, #0
 8106fda:	d104      	bne.n	8106fe6 <HAL_TIM_PWM_Start+0xb6>
 8106fdc:	687b      	ldr	r3, [r7, #4]
 8106fde:	2202      	movs	r2, #2
 8106fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8106fe4:	e023      	b.n	810702e <HAL_TIM_PWM_Start+0xfe>
 8106fe6:	683b      	ldr	r3, [r7, #0]
 8106fe8:	2b04      	cmp	r3, #4
 8106fea:	d104      	bne.n	8106ff6 <HAL_TIM_PWM_Start+0xc6>
 8106fec:	687b      	ldr	r3, [r7, #4]
 8106fee:	2202      	movs	r2, #2
 8106ff0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8106ff4:	e01b      	b.n	810702e <HAL_TIM_PWM_Start+0xfe>
 8106ff6:	683b      	ldr	r3, [r7, #0]
 8106ff8:	2b08      	cmp	r3, #8
 8106ffa:	d104      	bne.n	8107006 <HAL_TIM_PWM_Start+0xd6>
 8106ffc:	687b      	ldr	r3, [r7, #4]
 8106ffe:	2202      	movs	r2, #2
 8107000:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8107004:	e013      	b.n	810702e <HAL_TIM_PWM_Start+0xfe>
 8107006:	683b      	ldr	r3, [r7, #0]
 8107008:	2b0c      	cmp	r3, #12
 810700a:	d104      	bne.n	8107016 <HAL_TIM_PWM_Start+0xe6>
 810700c:	687b      	ldr	r3, [r7, #4]
 810700e:	2202      	movs	r2, #2
 8107010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8107014:	e00b      	b.n	810702e <HAL_TIM_PWM_Start+0xfe>
 8107016:	683b      	ldr	r3, [r7, #0]
 8107018:	2b10      	cmp	r3, #16
 810701a:	d104      	bne.n	8107026 <HAL_TIM_PWM_Start+0xf6>
 810701c:	687b      	ldr	r3, [r7, #4]
 810701e:	2202      	movs	r2, #2
 8107020:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8107024:	e003      	b.n	810702e <HAL_TIM_PWM_Start+0xfe>
 8107026:	687b      	ldr	r3, [r7, #4]
 8107028:	2202      	movs	r2, #2
 810702a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 810702e:	687b      	ldr	r3, [r7, #4]
 8107030:	681b      	ldr	r3, [r3, #0]
 8107032:	2201      	movs	r2, #1
 8107034:	6839      	ldr	r1, [r7, #0]
 8107036:	4618      	mov	r0, r3
 8107038:	f000 fe60 	bl	8107cfc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 810703c:	687b      	ldr	r3, [r7, #4]
 810703e:	681b      	ldr	r3, [r3, #0]
 8107040:	4a38      	ldr	r2, [pc, #224]	; (8107124 <HAL_TIM_PWM_Start+0x1f4>)
 8107042:	4293      	cmp	r3, r2
 8107044:	d013      	beq.n	810706e <HAL_TIM_PWM_Start+0x13e>
 8107046:	687b      	ldr	r3, [r7, #4]
 8107048:	681b      	ldr	r3, [r3, #0]
 810704a:	4a37      	ldr	r2, [pc, #220]	; (8107128 <HAL_TIM_PWM_Start+0x1f8>)
 810704c:	4293      	cmp	r3, r2
 810704e:	d00e      	beq.n	810706e <HAL_TIM_PWM_Start+0x13e>
 8107050:	687b      	ldr	r3, [r7, #4]
 8107052:	681b      	ldr	r3, [r3, #0]
 8107054:	4a35      	ldr	r2, [pc, #212]	; (810712c <HAL_TIM_PWM_Start+0x1fc>)
 8107056:	4293      	cmp	r3, r2
 8107058:	d009      	beq.n	810706e <HAL_TIM_PWM_Start+0x13e>
 810705a:	687b      	ldr	r3, [r7, #4]
 810705c:	681b      	ldr	r3, [r3, #0]
 810705e:	4a34      	ldr	r2, [pc, #208]	; (8107130 <HAL_TIM_PWM_Start+0x200>)
 8107060:	4293      	cmp	r3, r2
 8107062:	d004      	beq.n	810706e <HAL_TIM_PWM_Start+0x13e>
 8107064:	687b      	ldr	r3, [r7, #4]
 8107066:	681b      	ldr	r3, [r3, #0]
 8107068:	4a32      	ldr	r2, [pc, #200]	; (8107134 <HAL_TIM_PWM_Start+0x204>)
 810706a:	4293      	cmp	r3, r2
 810706c:	d101      	bne.n	8107072 <HAL_TIM_PWM_Start+0x142>
 810706e:	2301      	movs	r3, #1
 8107070:	e000      	b.n	8107074 <HAL_TIM_PWM_Start+0x144>
 8107072:	2300      	movs	r3, #0
 8107074:	2b00      	cmp	r3, #0
 8107076:	d007      	beq.n	8107088 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8107078:	687b      	ldr	r3, [r7, #4]
 810707a:	681b      	ldr	r3, [r3, #0]
 810707c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 810707e:	687b      	ldr	r3, [r7, #4]
 8107080:	681b      	ldr	r3, [r3, #0]
 8107082:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8107086:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8107088:	687b      	ldr	r3, [r7, #4]
 810708a:	681b      	ldr	r3, [r3, #0]
 810708c:	4a25      	ldr	r2, [pc, #148]	; (8107124 <HAL_TIM_PWM_Start+0x1f4>)
 810708e:	4293      	cmp	r3, r2
 8107090:	d022      	beq.n	81070d8 <HAL_TIM_PWM_Start+0x1a8>
 8107092:	687b      	ldr	r3, [r7, #4]
 8107094:	681b      	ldr	r3, [r3, #0]
 8107096:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810709a:	d01d      	beq.n	81070d8 <HAL_TIM_PWM_Start+0x1a8>
 810709c:	687b      	ldr	r3, [r7, #4]
 810709e:	681b      	ldr	r3, [r3, #0]
 81070a0:	4a25      	ldr	r2, [pc, #148]	; (8107138 <HAL_TIM_PWM_Start+0x208>)
 81070a2:	4293      	cmp	r3, r2
 81070a4:	d018      	beq.n	81070d8 <HAL_TIM_PWM_Start+0x1a8>
 81070a6:	687b      	ldr	r3, [r7, #4]
 81070a8:	681b      	ldr	r3, [r3, #0]
 81070aa:	4a24      	ldr	r2, [pc, #144]	; (810713c <HAL_TIM_PWM_Start+0x20c>)
 81070ac:	4293      	cmp	r3, r2
 81070ae:	d013      	beq.n	81070d8 <HAL_TIM_PWM_Start+0x1a8>
 81070b0:	687b      	ldr	r3, [r7, #4]
 81070b2:	681b      	ldr	r3, [r3, #0]
 81070b4:	4a22      	ldr	r2, [pc, #136]	; (8107140 <HAL_TIM_PWM_Start+0x210>)
 81070b6:	4293      	cmp	r3, r2
 81070b8:	d00e      	beq.n	81070d8 <HAL_TIM_PWM_Start+0x1a8>
 81070ba:	687b      	ldr	r3, [r7, #4]
 81070bc:	681b      	ldr	r3, [r3, #0]
 81070be:	4a1a      	ldr	r2, [pc, #104]	; (8107128 <HAL_TIM_PWM_Start+0x1f8>)
 81070c0:	4293      	cmp	r3, r2
 81070c2:	d009      	beq.n	81070d8 <HAL_TIM_PWM_Start+0x1a8>
 81070c4:	687b      	ldr	r3, [r7, #4]
 81070c6:	681b      	ldr	r3, [r3, #0]
 81070c8:	4a1e      	ldr	r2, [pc, #120]	; (8107144 <HAL_TIM_PWM_Start+0x214>)
 81070ca:	4293      	cmp	r3, r2
 81070cc:	d004      	beq.n	81070d8 <HAL_TIM_PWM_Start+0x1a8>
 81070ce:	687b      	ldr	r3, [r7, #4]
 81070d0:	681b      	ldr	r3, [r3, #0]
 81070d2:	4a16      	ldr	r2, [pc, #88]	; (810712c <HAL_TIM_PWM_Start+0x1fc>)
 81070d4:	4293      	cmp	r3, r2
 81070d6:	d115      	bne.n	8107104 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 81070d8:	687b      	ldr	r3, [r7, #4]
 81070da:	681b      	ldr	r3, [r3, #0]
 81070dc:	689a      	ldr	r2, [r3, #8]
 81070de:	4b1a      	ldr	r3, [pc, #104]	; (8107148 <HAL_TIM_PWM_Start+0x218>)
 81070e0:	4013      	ands	r3, r2
 81070e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81070e4:	68fb      	ldr	r3, [r7, #12]
 81070e6:	2b06      	cmp	r3, #6
 81070e8:	d015      	beq.n	8107116 <HAL_TIM_PWM_Start+0x1e6>
 81070ea:	68fb      	ldr	r3, [r7, #12]
 81070ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81070f0:	d011      	beq.n	8107116 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 81070f2:	687b      	ldr	r3, [r7, #4]
 81070f4:	681b      	ldr	r3, [r3, #0]
 81070f6:	681a      	ldr	r2, [r3, #0]
 81070f8:	687b      	ldr	r3, [r7, #4]
 81070fa:	681b      	ldr	r3, [r3, #0]
 81070fc:	f042 0201 	orr.w	r2, r2, #1
 8107100:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8107102:	e008      	b.n	8107116 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8107104:	687b      	ldr	r3, [r7, #4]
 8107106:	681b      	ldr	r3, [r3, #0]
 8107108:	681a      	ldr	r2, [r3, #0]
 810710a:	687b      	ldr	r3, [r7, #4]
 810710c:	681b      	ldr	r3, [r3, #0]
 810710e:	f042 0201 	orr.w	r2, r2, #1
 8107112:	601a      	str	r2, [r3, #0]
 8107114:	e000      	b.n	8107118 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8107116:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8107118:	2300      	movs	r3, #0
}
 810711a:	4618      	mov	r0, r3
 810711c:	3710      	adds	r7, #16
 810711e:	46bd      	mov	sp, r7
 8107120:	bd80      	pop	{r7, pc}
 8107122:	bf00      	nop
 8107124:	40010000 	.word	0x40010000
 8107128:	40010400 	.word	0x40010400
 810712c:	40014000 	.word	0x40014000
 8107130:	40014400 	.word	0x40014400
 8107134:	40014800 	.word	0x40014800
 8107138:	40000400 	.word	0x40000400
 810713c:	40000800 	.word	0x40000800
 8107140:	40000c00 	.word	0x40000c00
 8107144:	40001800 	.word	0x40001800
 8107148:	00010007 	.word	0x00010007

0810714c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 810714c:	b580      	push	{r7, lr}
 810714e:	b086      	sub	sp, #24
 8107150:	af00      	add	r7, sp, #0
 8107152:	6078      	str	r0, [r7, #4]
 8107154:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8107156:	687b      	ldr	r3, [r7, #4]
 8107158:	2b00      	cmp	r3, #0
 810715a:	d101      	bne.n	8107160 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 810715c:	2301      	movs	r3, #1
 810715e:	e097      	b.n	8107290 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8107160:	687b      	ldr	r3, [r7, #4]
 8107162:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8107166:	b2db      	uxtb	r3, r3
 8107168:	2b00      	cmp	r3, #0
 810716a:	d106      	bne.n	810717a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810716c:	687b      	ldr	r3, [r7, #4]
 810716e:	2200      	movs	r2, #0
 8107170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8107174:	6878      	ldr	r0, [r7, #4]
 8107176:	f7fa fcaf 	bl	8101ad8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810717a:	687b      	ldr	r3, [r7, #4]
 810717c:	2202      	movs	r2, #2
 810717e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8107182:	687b      	ldr	r3, [r7, #4]
 8107184:	681b      	ldr	r3, [r3, #0]
 8107186:	689b      	ldr	r3, [r3, #8]
 8107188:	687a      	ldr	r2, [r7, #4]
 810718a:	6812      	ldr	r2, [r2, #0]
 810718c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8107190:	f023 0307 	bic.w	r3, r3, #7
 8107194:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8107196:	687b      	ldr	r3, [r7, #4]
 8107198:	681a      	ldr	r2, [r3, #0]
 810719a:	687b      	ldr	r3, [r7, #4]
 810719c:	3304      	adds	r3, #4
 810719e:	4619      	mov	r1, r3
 81071a0:	4610      	mov	r0, r2
 81071a2:	f000 fa3b 	bl	810761c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 81071a6:	687b      	ldr	r3, [r7, #4]
 81071a8:	681b      	ldr	r3, [r3, #0]
 81071aa:	689b      	ldr	r3, [r3, #8]
 81071ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 81071ae:	687b      	ldr	r3, [r7, #4]
 81071b0:	681b      	ldr	r3, [r3, #0]
 81071b2:	699b      	ldr	r3, [r3, #24]
 81071b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 81071b6:	687b      	ldr	r3, [r7, #4]
 81071b8:	681b      	ldr	r3, [r3, #0]
 81071ba:	6a1b      	ldr	r3, [r3, #32]
 81071bc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 81071be:	683b      	ldr	r3, [r7, #0]
 81071c0:	681b      	ldr	r3, [r3, #0]
 81071c2:	697a      	ldr	r2, [r7, #20]
 81071c4:	4313      	orrs	r3, r2
 81071c6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 81071c8:	693b      	ldr	r3, [r7, #16]
 81071ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81071ce:	f023 0303 	bic.w	r3, r3, #3
 81071d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 81071d4:	683b      	ldr	r3, [r7, #0]
 81071d6:	689a      	ldr	r2, [r3, #8]
 81071d8:	683b      	ldr	r3, [r7, #0]
 81071da:	699b      	ldr	r3, [r3, #24]
 81071dc:	021b      	lsls	r3, r3, #8
 81071de:	4313      	orrs	r3, r2
 81071e0:	693a      	ldr	r2, [r7, #16]
 81071e2:	4313      	orrs	r3, r2
 81071e4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 81071e6:	693b      	ldr	r3, [r7, #16]
 81071e8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 81071ec:	f023 030c 	bic.w	r3, r3, #12
 81071f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 81071f2:	693b      	ldr	r3, [r7, #16]
 81071f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 81071f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 81071fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 81071fe:	683b      	ldr	r3, [r7, #0]
 8107200:	68da      	ldr	r2, [r3, #12]
 8107202:	683b      	ldr	r3, [r7, #0]
 8107204:	69db      	ldr	r3, [r3, #28]
 8107206:	021b      	lsls	r3, r3, #8
 8107208:	4313      	orrs	r3, r2
 810720a:	693a      	ldr	r2, [r7, #16]
 810720c:	4313      	orrs	r3, r2
 810720e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8107210:	683b      	ldr	r3, [r7, #0]
 8107212:	691b      	ldr	r3, [r3, #16]
 8107214:	011a      	lsls	r2, r3, #4
 8107216:	683b      	ldr	r3, [r7, #0]
 8107218:	6a1b      	ldr	r3, [r3, #32]
 810721a:	031b      	lsls	r3, r3, #12
 810721c:	4313      	orrs	r3, r2
 810721e:	693a      	ldr	r2, [r7, #16]
 8107220:	4313      	orrs	r3, r2
 8107222:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8107224:	68fb      	ldr	r3, [r7, #12]
 8107226:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 810722a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 810722c:	68fb      	ldr	r3, [r7, #12]
 810722e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8107232:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8107234:	683b      	ldr	r3, [r7, #0]
 8107236:	685a      	ldr	r2, [r3, #4]
 8107238:	683b      	ldr	r3, [r7, #0]
 810723a:	695b      	ldr	r3, [r3, #20]
 810723c:	011b      	lsls	r3, r3, #4
 810723e:	4313      	orrs	r3, r2
 8107240:	68fa      	ldr	r2, [r7, #12]
 8107242:	4313      	orrs	r3, r2
 8107244:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8107246:	687b      	ldr	r3, [r7, #4]
 8107248:	681b      	ldr	r3, [r3, #0]
 810724a:	697a      	ldr	r2, [r7, #20]
 810724c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 810724e:	687b      	ldr	r3, [r7, #4]
 8107250:	681b      	ldr	r3, [r3, #0]
 8107252:	693a      	ldr	r2, [r7, #16]
 8107254:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8107256:	687b      	ldr	r3, [r7, #4]
 8107258:	681b      	ldr	r3, [r3, #0]
 810725a:	68fa      	ldr	r2, [r7, #12]
 810725c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 810725e:	687b      	ldr	r3, [r7, #4]
 8107260:	2201      	movs	r2, #1
 8107262:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8107266:	687b      	ldr	r3, [r7, #4]
 8107268:	2201      	movs	r2, #1
 810726a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 810726e:	687b      	ldr	r3, [r7, #4]
 8107270:	2201      	movs	r2, #1
 8107272:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8107276:	687b      	ldr	r3, [r7, #4]
 8107278:	2201      	movs	r2, #1
 810727a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 810727e:	687b      	ldr	r3, [r7, #4]
 8107280:	2201      	movs	r2, #1
 8107282:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8107286:	687b      	ldr	r3, [r7, #4]
 8107288:	2201      	movs	r2, #1
 810728a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 810728e:	2300      	movs	r3, #0
}
 8107290:	4618      	mov	r0, r3
 8107292:	3718      	adds	r7, #24
 8107294:	46bd      	mov	sp, r7
 8107296:	bd80      	pop	{r7, pc}

08107298 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8107298:	b580      	push	{r7, lr}
 810729a:	b084      	sub	sp, #16
 810729c:	af00      	add	r7, sp, #0
 810729e:	6078      	str	r0, [r7, #4]
 81072a0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 81072a2:	687b      	ldr	r3, [r7, #4]
 81072a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 81072a8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 81072aa:	687b      	ldr	r3, [r7, #4]
 81072ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 81072b0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 81072b2:	687b      	ldr	r3, [r7, #4]
 81072b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 81072b8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 81072ba:	687b      	ldr	r3, [r7, #4]
 81072bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 81072c0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 81072c2:	683b      	ldr	r3, [r7, #0]
 81072c4:	2b00      	cmp	r3, #0
 81072c6:	d110      	bne.n	81072ea <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 81072c8:	7bfb      	ldrb	r3, [r7, #15]
 81072ca:	2b01      	cmp	r3, #1
 81072cc:	d102      	bne.n	81072d4 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 81072ce:	7b7b      	ldrb	r3, [r7, #13]
 81072d0:	2b01      	cmp	r3, #1
 81072d2:	d001      	beq.n	81072d8 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 81072d4:	2301      	movs	r3, #1
 81072d6:	e089      	b.n	81073ec <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 81072d8:	687b      	ldr	r3, [r7, #4]
 81072da:	2202      	movs	r2, #2
 81072dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 81072e0:	687b      	ldr	r3, [r7, #4]
 81072e2:	2202      	movs	r2, #2
 81072e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 81072e8:	e031      	b.n	810734e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 81072ea:	683b      	ldr	r3, [r7, #0]
 81072ec:	2b04      	cmp	r3, #4
 81072ee:	d110      	bne.n	8107312 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 81072f0:	7bbb      	ldrb	r3, [r7, #14]
 81072f2:	2b01      	cmp	r3, #1
 81072f4:	d102      	bne.n	81072fc <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 81072f6:	7b3b      	ldrb	r3, [r7, #12]
 81072f8:	2b01      	cmp	r3, #1
 81072fa:	d001      	beq.n	8107300 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 81072fc:	2301      	movs	r3, #1
 81072fe:	e075      	b.n	81073ec <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8107300:	687b      	ldr	r3, [r7, #4]
 8107302:	2202      	movs	r2, #2
 8107304:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8107308:	687b      	ldr	r3, [r7, #4]
 810730a:	2202      	movs	r2, #2
 810730c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8107310:	e01d      	b.n	810734e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8107312:	7bfb      	ldrb	r3, [r7, #15]
 8107314:	2b01      	cmp	r3, #1
 8107316:	d108      	bne.n	810732a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8107318:	7bbb      	ldrb	r3, [r7, #14]
 810731a:	2b01      	cmp	r3, #1
 810731c:	d105      	bne.n	810732a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 810731e:	7b7b      	ldrb	r3, [r7, #13]
 8107320:	2b01      	cmp	r3, #1
 8107322:	d102      	bne.n	810732a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8107324:	7b3b      	ldrb	r3, [r7, #12]
 8107326:	2b01      	cmp	r3, #1
 8107328:	d001      	beq.n	810732e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 810732a:	2301      	movs	r3, #1
 810732c:	e05e      	b.n	81073ec <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 810732e:	687b      	ldr	r3, [r7, #4]
 8107330:	2202      	movs	r2, #2
 8107332:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8107336:	687b      	ldr	r3, [r7, #4]
 8107338:	2202      	movs	r2, #2
 810733a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 810733e:	687b      	ldr	r3, [r7, #4]
 8107340:	2202      	movs	r2, #2
 8107342:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8107346:	687b      	ldr	r3, [r7, #4]
 8107348:	2202      	movs	r2, #2
 810734a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 810734e:	683b      	ldr	r3, [r7, #0]
 8107350:	2b00      	cmp	r3, #0
 8107352:	d003      	beq.n	810735c <HAL_TIM_Encoder_Start_IT+0xc4>
 8107354:	683b      	ldr	r3, [r7, #0]
 8107356:	2b04      	cmp	r3, #4
 8107358:	d010      	beq.n	810737c <HAL_TIM_Encoder_Start_IT+0xe4>
 810735a:	e01f      	b.n	810739c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 810735c:	687b      	ldr	r3, [r7, #4]
 810735e:	681b      	ldr	r3, [r3, #0]
 8107360:	2201      	movs	r2, #1
 8107362:	2100      	movs	r1, #0
 8107364:	4618      	mov	r0, r3
 8107366:	f000 fcc9 	bl	8107cfc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 810736a:	687b      	ldr	r3, [r7, #4]
 810736c:	681b      	ldr	r3, [r3, #0]
 810736e:	68da      	ldr	r2, [r3, #12]
 8107370:	687b      	ldr	r3, [r7, #4]
 8107372:	681b      	ldr	r3, [r3, #0]
 8107374:	f042 0202 	orr.w	r2, r2, #2
 8107378:	60da      	str	r2, [r3, #12]
      break;
 810737a:	e02e      	b.n	81073da <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 810737c:	687b      	ldr	r3, [r7, #4]
 810737e:	681b      	ldr	r3, [r3, #0]
 8107380:	2201      	movs	r2, #1
 8107382:	2104      	movs	r1, #4
 8107384:	4618      	mov	r0, r3
 8107386:	f000 fcb9 	bl	8107cfc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 810738a:	687b      	ldr	r3, [r7, #4]
 810738c:	681b      	ldr	r3, [r3, #0]
 810738e:	68da      	ldr	r2, [r3, #12]
 8107390:	687b      	ldr	r3, [r7, #4]
 8107392:	681b      	ldr	r3, [r3, #0]
 8107394:	f042 0204 	orr.w	r2, r2, #4
 8107398:	60da      	str	r2, [r3, #12]
      break;
 810739a:	e01e      	b.n	81073da <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 810739c:	687b      	ldr	r3, [r7, #4]
 810739e:	681b      	ldr	r3, [r3, #0]
 81073a0:	2201      	movs	r2, #1
 81073a2:	2100      	movs	r1, #0
 81073a4:	4618      	mov	r0, r3
 81073a6:	f000 fca9 	bl	8107cfc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 81073aa:	687b      	ldr	r3, [r7, #4]
 81073ac:	681b      	ldr	r3, [r3, #0]
 81073ae:	2201      	movs	r2, #1
 81073b0:	2104      	movs	r1, #4
 81073b2:	4618      	mov	r0, r3
 81073b4:	f000 fca2 	bl	8107cfc <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 81073b8:	687b      	ldr	r3, [r7, #4]
 81073ba:	681b      	ldr	r3, [r3, #0]
 81073bc:	68da      	ldr	r2, [r3, #12]
 81073be:	687b      	ldr	r3, [r7, #4]
 81073c0:	681b      	ldr	r3, [r3, #0]
 81073c2:	f042 0202 	orr.w	r2, r2, #2
 81073c6:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 81073c8:	687b      	ldr	r3, [r7, #4]
 81073ca:	681b      	ldr	r3, [r3, #0]
 81073cc:	68da      	ldr	r2, [r3, #12]
 81073ce:	687b      	ldr	r3, [r7, #4]
 81073d0:	681b      	ldr	r3, [r3, #0]
 81073d2:	f042 0204 	orr.w	r2, r2, #4
 81073d6:	60da      	str	r2, [r3, #12]
      break;
 81073d8:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 81073da:	687b      	ldr	r3, [r7, #4]
 81073dc:	681b      	ldr	r3, [r3, #0]
 81073de:	681a      	ldr	r2, [r3, #0]
 81073e0:	687b      	ldr	r3, [r7, #4]
 81073e2:	681b      	ldr	r3, [r3, #0]
 81073e4:	f042 0201 	orr.w	r2, r2, #1
 81073e8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 81073ea:	2300      	movs	r3, #0
}
 81073ec:	4618      	mov	r0, r3
 81073ee:	3710      	adds	r7, #16
 81073f0:	46bd      	mov	sp, r7
 81073f2:	bd80      	pop	{r7, pc}

081073f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 81073f4:	b580      	push	{r7, lr}
 81073f6:	b086      	sub	sp, #24
 81073f8:	af00      	add	r7, sp, #0
 81073fa:	60f8      	str	r0, [r7, #12]
 81073fc:	60b9      	str	r1, [r7, #8]
 81073fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8107400:	2300      	movs	r3, #0
 8107402:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8107404:	68fb      	ldr	r3, [r7, #12]
 8107406:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810740a:	2b01      	cmp	r3, #1
 810740c:	d101      	bne.n	8107412 <HAL_TIM_PWM_ConfigChannel+0x1e>
 810740e:	2302      	movs	r3, #2
 8107410:	e0ff      	b.n	8107612 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8107412:	68fb      	ldr	r3, [r7, #12]
 8107414:	2201      	movs	r2, #1
 8107416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 810741a:	687b      	ldr	r3, [r7, #4]
 810741c:	2b14      	cmp	r3, #20
 810741e:	f200 80f0 	bhi.w	8107602 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8107422:	a201      	add	r2, pc, #4	; (adr r2, 8107428 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8107424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107428:	0810747d 	.word	0x0810747d
 810742c:	08107603 	.word	0x08107603
 8107430:	08107603 	.word	0x08107603
 8107434:	08107603 	.word	0x08107603
 8107438:	081074bd 	.word	0x081074bd
 810743c:	08107603 	.word	0x08107603
 8107440:	08107603 	.word	0x08107603
 8107444:	08107603 	.word	0x08107603
 8107448:	081074ff 	.word	0x081074ff
 810744c:	08107603 	.word	0x08107603
 8107450:	08107603 	.word	0x08107603
 8107454:	08107603 	.word	0x08107603
 8107458:	0810753f 	.word	0x0810753f
 810745c:	08107603 	.word	0x08107603
 8107460:	08107603 	.word	0x08107603
 8107464:	08107603 	.word	0x08107603
 8107468:	08107581 	.word	0x08107581
 810746c:	08107603 	.word	0x08107603
 8107470:	08107603 	.word	0x08107603
 8107474:	08107603 	.word	0x08107603
 8107478:	081075c1 	.word	0x081075c1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 810747c:	68fb      	ldr	r3, [r7, #12]
 810747e:	681b      	ldr	r3, [r3, #0]
 8107480:	68b9      	ldr	r1, [r7, #8]
 8107482:	4618      	mov	r0, r3
 8107484:	f000 f964 	bl	8107750 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8107488:	68fb      	ldr	r3, [r7, #12]
 810748a:	681b      	ldr	r3, [r3, #0]
 810748c:	699a      	ldr	r2, [r3, #24]
 810748e:	68fb      	ldr	r3, [r7, #12]
 8107490:	681b      	ldr	r3, [r3, #0]
 8107492:	f042 0208 	orr.w	r2, r2, #8
 8107496:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8107498:	68fb      	ldr	r3, [r7, #12]
 810749a:	681b      	ldr	r3, [r3, #0]
 810749c:	699a      	ldr	r2, [r3, #24]
 810749e:	68fb      	ldr	r3, [r7, #12]
 81074a0:	681b      	ldr	r3, [r3, #0]
 81074a2:	f022 0204 	bic.w	r2, r2, #4
 81074a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 81074a8:	68fb      	ldr	r3, [r7, #12]
 81074aa:	681b      	ldr	r3, [r3, #0]
 81074ac:	6999      	ldr	r1, [r3, #24]
 81074ae:	68bb      	ldr	r3, [r7, #8]
 81074b0:	691a      	ldr	r2, [r3, #16]
 81074b2:	68fb      	ldr	r3, [r7, #12]
 81074b4:	681b      	ldr	r3, [r3, #0]
 81074b6:	430a      	orrs	r2, r1
 81074b8:	619a      	str	r2, [r3, #24]
      break;
 81074ba:	e0a5      	b.n	8107608 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 81074bc:	68fb      	ldr	r3, [r7, #12]
 81074be:	681b      	ldr	r3, [r3, #0]
 81074c0:	68b9      	ldr	r1, [r7, #8]
 81074c2:	4618      	mov	r0, r3
 81074c4:	f000 f9d4 	bl	8107870 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 81074c8:	68fb      	ldr	r3, [r7, #12]
 81074ca:	681b      	ldr	r3, [r3, #0]
 81074cc:	699a      	ldr	r2, [r3, #24]
 81074ce:	68fb      	ldr	r3, [r7, #12]
 81074d0:	681b      	ldr	r3, [r3, #0]
 81074d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81074d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 81074d8:	68fb      	ldr	r3, [r7, #12]
 81074da:	681b      	ldr	r3, [r3, #0]
 81074dc:	699a      	ldr	r2, [r3, #24]
 81074de:	68fb      	ldr	r3, [r7, #12]
 81074e0:	681b      	ldr	r3, [r3, #0]
 81074e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 81074e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 81074e8:	68fb      	ldr	r3, [r7, #12]
 81074ea:	681b      	ldr	r3, [r3, #0]
 81074ec:	6999      	ldr	r1, [r3, #24]
 81074ee:	68bb      	ldr	r3, [r7, #8]
 81074f0:	691b      	ldr	r3, [r3, #16]
 81074f2:	021a      	lsls	r2, r3, #8
 81074f4:	68fb      	ldr	r3, [r7, #12]
 81074f6:	681b      	ldr	r3, [r3, #0]
 81074f8:	430a      	orrs	r2, r1
 81074fa:	619a      	str	r2, [r3, #24]
      break;
 81074fc:	e084      	b.n	8107608 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 81074fe:	68fb      	ldr	r3, [r7, #12]
 8107500:	681b      	ldr	r3, [r3, #0]
 8107502:	68b9      	ldr	r1, [r7, #8]
 8107504:	4618      	mov	r0, r3
 8107506:	f000 fa3d 	bl	8107984 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 810750a:	68fb      	ldr	r3, [r7, #12]
 810750c:	681b      	ldr	r3, [r3, #0]
 810750e:	69da      	ldr	r2, [r3, #28]
 8107510:	68fb      	ldr	r3, [r7, #12]
 8107512:	681b      	ldr	r3, [r3, #0]
 8107514:	f042 0208 	orr.w	r2, r2, #8
 8107518:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 810751a:	68fb      	ldr	r3, [r7, #12]
 810751c:	681b      	ldr	r3, [r3, #0]
 810751e:	69da      	ldr	r2, [r3, #28]
 8107520:	68fb      	ldr	r3, [r7, #12]
 8107522:	681b      	ldr	r3, [r3, #0]
 8107524:	f022 0204 	bic.w	r2, r2, #4
 8107528:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 810752a:	68fb      	ldr	r3, [r7, #12]
 810752c:	681b      	ldr	r3, [r3, #0]
 810752e:	69d9      	ldr	r1, [r3, #28]
 8107530:	68bb      	ldr	r3, [r7, #8]
 8107532:	691a      	ldr	r2, [r3, #16]
 8107534:	68fb      	ldr	r3, [r7, #12]
 8107536:	681b      	ldr	r3, [r3, #0]
 8107538:	430a      	orrs	r2, r1
 810753a:	61da      	str	r2, [r3, #28]
      break;
 810753c:	e064      	b.n	8107608 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 810753e:	68fb      	ldr	r3, [r7, #12]
 8107540:	681b      	ldr	r3, [r3, #0]
 8107542:	68b9      	ldr	r1, [r7, #8]
 8107544:	4618      	mov	r0, r3
 8107546:	f000 faa5 	bl	8107a94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 810754a:	68fb      	ldr	r3, [r7, #12]
 810754c:	681b      	ldr	r3, [r3, #0]
 810754e:	69da      	ldr	r2, [r3, #28]
 8107550:	68fb      	ldr	r3, [r7, #12]
 8107552:	681b      	ldr	r3, [r3, #0]
 8107554:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8107558:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 810755a:	68fb      	ldr	r3, [r7, #12]
 810755c:	681b      	ldr	r3, [r3, #0]
 810755e:	69da      	ldr	r2, [r3, #28]
 8107560:	68fb      	ldr	r3, [r7, #12]
 8107562:	681b      	ldr	r3, [r3, #0]
 8107564:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8107568:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 810756a:	68fb      	ldr	r3, [r7, #12]
 810756c:	681b      	ldr	r3, [r3, #0]
 810756e:	69d9      	ldr	r1, [r3, #28]
 8107570:	68bb      	ldr	r3, [r7, #8]
 8107572:	691b      	ldr	r3, [r3, #16]
 8107574:	021a      	lsls	r2, r3, #8
 8107576:	68fb      	ldr	r3, [r7, #12]
 8107578:	681b      	ldr	r3, [r3, #0]
 810757a:	430a      	orrs	r2, r1
 810757c:	61da      	str	r2, [r3, #28]
      break;
 810757e:	e043      	b.n	8107608 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8107580:	68fb      	ldr	r3, [r7, #12]
 8107582:	681b      	ldr	r3, [r3, #0]
 8107584:	68b9      	ldr	r1, [r7, #8]
 8107586:	4618      	mov	r0, r3
 8107588:	f000 faee 	bl	8107b68 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 810758c:	68fb      	ldr	r3, [r7, #12]
 810758e:	681b      	ldr	r3, [r3, #0]
 8107590:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8107592:	68fb      	ldr	r3, [r7, #12]
 8107594:	681b      	ldr	r3, [r3, #0]
 8107596:	f042 0208 	orr.w	r2, r2, #8
 810759a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 810759c:	68fb      	ldr	r3, [r7, #12]
 810759e:	681b      	ldr	r3, [r3, #0]
 81075a0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81075a2:	68fb      	ldr	r3, [r7, #12]
 81075a4:	681b      	ldr	r3, [r3, #0]
 81075a6:	f022 0204 	bic.w	r2, r2, #4
 81075aa:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 81075ac:	68fb      	ldr	r3, [r7, #12]
 81075ae:	681b      	ldr	r3, [r3, #0]
 81075b0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 81075b2:	68bb      	ldr	r3, [r7, #8]
 81075b4:	691a      	ldr	r2, [r3, #16]
 81075b6:	68fb      	ldr	r3, [r7, #12]
 81075b8:	681b      	ldr	r3, [r3, #0]
 81075ba:	430a      	orrs	r2, r1
 81075bc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 81075be:	e023      	b.n	8107608 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 81075c0:	68fb      	ldr	r3, [r7, #12]
 81075c2:	681b      	ldr	r3, [r3, #0]
 81075c4:	68b9      	ldr	r1, [r7, #8]
 81075c6:	4618      	mov	r0, r3
 81075c8:	f000 fb32 	bl	8107c30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 81075cc:	68fb      	ldr	r3, [r7, #12]
 81075ce:	681b      	ldr	r3, [r3, #0]
 81075d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81075d2:	68fb      	ldr	r3, [r7, #12]
 81075d4:	681b      	ldr	r3, [r3, #0]
 81075d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81075da:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 81075dc:	68fb      	ldr	r3, [r7, #12]
 81075de:	681b      	ldr	r3, [r3, #0]
 81075e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 81075e2:	68fb      	ldr	r3, [r7, #12]
 81075e4:	681b      	ldr	r3, [r3, #0]
 81075e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 81075ea:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 81075ec:	68fb      	ldr	r3, [r7, #12]
 81075ee:	681b      	ldr	r3, [r3, #0]
 81075f0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 81075f2:	68bb      	ldr	r3, [r7, #8]
 81075f4:	691b      	ldr	r3, [r3, #16]
 81075f6:	021a      	lsls	r2, r3, #8
 81075f8:	68fb      	ldr	r3, [r7, #12]
 81075fa:	681b      	ldr	r3, [r3, #0]
 81075fc:	430a      	orrs	r2, r1
 81075fe:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8107600:	e002      	b.n	8107608 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8107602:	2301      	movs	r3, #1
 8107604:	75fb      	strb	r3, [r7, #23]
      break;
 8107606:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8107608:	68fb      	ldr	r3, [r7, #12]
 810760a:	2200      	movs	r2, #0
 810760c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8107610:	7dfb      	ldrb	r3, [r7, #23]
}
 8107612:	4618      	mov	r0, r3
 8107614:	3718      	adds	r7, #24
 8107616:	46bd      	mov	sp, r7
 8107618:	bd80      	pop	{r7, pc}
 810761a:	bf00      	nop

0810761c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 810761c:	b480      	push	{r7}
 810761e:	b085      	sub	sp, #20
 8107620:	af00      	add	r7, sp, #0
 8107622:	6078      	str	r0, [r7, #4]
 8107624:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8107626:	687b      	ldr	r3, [r7, #4]
 8107628:	681b      	ldr	r3, [r3, #0]
 810762a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 810762c:	687b      	ldr	r3, [r7, #4]
 810762e:	4a40      	ldr	r2, [pc, #256]	; (8107730 <TIM_Base_SetConfig+0x114>)
 8107630:	4293      	cmp	r3, r2
 8107632:	d013      	beq.n	810765c <TIM_Base_SetConfig+0x40>
 8107634:	687b      	ldr	r3, [r7, #4]
 8107636:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810763a:	d00f      	beq.n	810765c <TIM_Base_SetConfig+0x40>
 810763c:	687b      	ldr	r3, [r7, #4]
 810763e:	4a3d      	ldr	r2, [pc, #244]	; (8107734 <TIM_Base_SetConfig+0x118>)
 8107640:	4293      	cmp	r3, r2
 8107642:	d00b      	beq.n	810765c <TIM_Base_SetConfig+0x40>
 8107644:	687b      	ldr	r3, [r7, #4]
 8107646:	4a3c      	ldr	r2, [pc, #240]	; (8107738 <TIM_Base_SetConfig+0x11c>)
 8107648:	4293      	cmp	r3, r2
 810764a:	d007      	beq.n	810765c <TIM_Base_SetConfig+0x40>
 810764c:	687b      	ldr	r3, [r7, #4]
 810764e:	4a3b      	ldr	r2, [pc, #236]	; (810773c <TIM_Base_SetConfig+0x120>)
 8107650:	4293      	cmp	r3, r2
 8107652:	d003      	beq.n	810765c <TIM_Base_SetConfig+0x40>
 8107654:	687b      	ldr	r3, [r7, #4]
 8107656:	4a3a      	ldr	r2, [pc, #232]	; (8107740 <TIM_Base_SetConfig+0x124>)
 8107658:	4293      	cmp	r3, r2
 810765a:	d108      	bne.n	810766e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 810765c:	68fb      	ldr	r3, [r7, #12]
 810765e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107662:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8107664:	683b      	ldr	r3, [r7, #0]
 8107666:	685b      	ldr	r3, [r3, #4]
 8107668:	68fa      	ldr	r2, [r7, #12]
 810766a:	4313      	orrs	r3, r2
 810766c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 810766e:	687b      	ldr	r3, [r7, #4]
 8107670:	4a2f      	ldr	r2, [pc, #188]	; (8107730 <TIM_Base_SetConfig+0x114>)
 8107672:	4293      	cmp	r3, r2
 8107674:	d01f      	beq.n	81076b6 <TIM_Base_SetConfig+0x9a>
 8107676:	687b      	ldr	r3, [r7, #4]
 8107678:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810767c:	d01b      	beq.n	81076b6 <TIM_Base_SetConfig+0x9a>
 810767e:	687b      	ldr	r3, [r7, #4]
 8107680:	4a2c      	ldr	r2, [pc, #176]	; (8107734 <TIM_Base_SetConfig+0x118>)
 8107682:	4293      	cmp	r3, r2
 8107684:	d017      	beq.n	81076b6 <TIM_Base_SetConfig+0x9a>
 8107686:	687b      	ldr	r3, [r7, #4]
 8107688:	4a2b      	ldr	r2, [pc, #172]	; (8107738 <TIM_Base_SetConfig+0x11c>)
 810768a:	4293      	cmp	r3, r2
 810768c:	d013      	beq.n	81076b6 <TIM_Base_SetConfig+0x9a>
 810768e:	687b      	ldr	r3, [r7, #4]
 8107690:	4a2a      	ldr	r2, [pc, #168]	; (810773c <TIM_Base_SetConfig+0x120>)
 8107692:	4293      	cmp	r3, r2
 8107694:	d00f      	beq.n	81076b6 <TIM_Base_SetConfig+0x9a>
 8107696:	687b      	ldr	r3, [r7, #4]
 8107698:	4a29      	ldr	r2, [pc, #164]	; (8107740 <TIM_Base_SetConfig+0x124>)
 810769a:	4293      	cmp	r3, r2
 810769c:	d00b      	beq.n	81076b6 <TIM_Base_SetConfig+0x9a>
 810769e:	687b      	ldr	r3, [r7, #4]
 81076a0:	4a28      	ldr	r2, [pc, #160]	; (8107744 <TIM_Base_SetConfig+0x128>)
 81076a2:	4293      	cmp	r3, r2
 81076a4:	d007      	beq.n	81076b6 <TIM_Base_SetConfig+0x9a>
 81076a6:	687b      	ldr	r3, [r7, #4]
 81076a8:	4a27      	ldr	r2, [pc, #156]	; (8107748 <TIM_Base_SetConfig+0x12c>)
 81076aa:	4293      	cmp	r3, r2
 81076ac:	d003      	beq.n	81076b6 <TIM_Base_SetConfig+0x9a>
 81076ae:	687b      	ldr	r3, [r7, #4]
 81076b0:	4a26      	ldr	r2, [pc, #152]	; (810774c <TIM_Base_SetConfig+0x130>)
 81076b2:	4293      	cmp	r3, r2
 81076b4:	d108      	bne.n	81076c8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 81076b6:	68fb      	ldr	r3, [r7, #12]
 81076b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81076bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 81076be:	683b      	ldr	r3, [r7, #0]
 81076c0:	68db      	ldr	r3, [r3, #12]
 81076c2:	68fa      	ldr	r2, [r7, #12]
 81076c4:	4313      	orrs	r3, r2
 81076c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 81076c8:	68fb      	ldr	r3, [r7, #12]
 81076ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 81076ce:	683b      	ldr	r3, [r7, #0]
 81076d0:	695b      	ldr	r3, [r3, #20]
 81076d2:	4313      	orrs	r3, r2
 81076d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 81076d6:	687b      	ldr	r3, [r7, #4]
 81076d8:	68fa      	ldr	r2, [r7, #12]
 81076da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 81076dc:	683b      	ldr	r3, [r7, #0]
 81076de:	689a      	ldr	r2, [r3, #8]
 81076e0:	687b      	ldr	r3, [r7, #4]
 81076e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 81076e4:	683b      	ldr	r3, [r7, #0]
 81076e6:	681a      	ldr	r2, [r3, #0]
 81076e8:	687b      	ldr	r3, [r7, #4]
 81076ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 81076ec:	687b      	ldr	r3, [r7, #4]
 81076ee:	4a10      	ldr	r2, [pc, #64]	; (8107730 <TIM_Base_SetConfig+0x114>)
 81076f0:	4293      	cmp	r3, r2
 81076f2:	d00f      	beq.n	8107714 <TIM_Base_SetConfig+0xf8>
 81076f4:	687b      	ldr	r3, [r7, #4]
 81076f6:	4a12      	ldr	r2, [pc, #72]	; (8107740 <TIM_Base_SetConfig+0x124>)
 81076f8:	4293      	cmp	r3, r2
 81076fa:	d00b      	beq.n	8107714 <TIM_Base_SetConfig+0xf8>
 81076fc:	687b      	ldr	r3, [r7, #4]
 81076fe:	4a11      	ldr	r2, [pc, #68]	; (8107744 <TIM_Base_SetConfig+0x128>)
 8107700:	4293      	cmp	r3, r2
 8107702:	d007      	beq.n	8107714 <TIM_Base_SetConfig+0xf8>
 8107704:	687b      	ldr	r3, [r7, #4]
 8107706:	4a10      	ldr	r2, [pc, #64]	; (8107748 <TIM_Base_SetConfig+0x12c>)
 8107708:	4293      	cmp	r3, r2
 810770a:	d003      	beq.n	8107714 <TIM_Base_SetConfig+0xf8>
 810770c:	687b      	ldr	r3, [r7, #4]
 810770e:	4a0f      	ldr	r2, [pc, #60]	; (810774c <TIM_Base_SetConfig+0x130>)
 8107710:	4293      	cmp	r3, r2
 8107712:	d103      	bne.n	810771c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8107714:	683b      	ldr	r3, [r7, #0]
 8107716:	691a      	ldr	r2, [r3, #16]
 8107718:	687b      	ldr	r3, [r7, #4]
 810771a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 810771c:	687b      	ldr	r3, [r7, #4]
 810771e:	2201      	movs	r2, #1
 8107720:	615a      	str	r2, [r3, #20]
}
 8107722:	bf00      	nop
 8107724:	3714      	adds	r7, #20
 8107726:	46bd      	mov	sp, r7
 8107728:	f85d 7b04 	ldr.w	r7, [sp], #4
 810772c:	4770      	bx	lr
 810772e:	bf00      	nop
 8107730:	40010000 	.word	0x40010000
 8107734:	40000400 	.word	0x40000400
 8107738:	40000800 	.word	0x40000800
 810773c:	40000c00 	.word	0x40000c00
 8107740:	40010400 	.word	0x40010400
 8107744:	40014000 	.word	0x40014000
 8107748:	40014400 	.word	0x40014400
 810774c:	40014800 	.word	0x40014800

08107750 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107750:	b480      	push	{r7}
 8107752:	b087      	sub	sp, #28
 8107754:	af00      	add	r7, sp, #0
 8107756:	6078      	str	r0, [r7, #4]
 8107758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810775a:	687b      	ldr	r3, [r7, #4]
 810775c:	6a1b      	ldr	r3, [r3, #32]
 810775e:	f023 0201 	bic.w	r2, r3, #1
 8107762:	687b      	ldr	r3, [r7, #4]
 8107764:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107766:	687b      	ldr	r3, [r7, #4]
 8107768:	6a1b      	ldr	r3, [r3, #32]
 810776a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810776c:	687b      	ldr	r3, [r7, #4]
 810776e:	685b      	ldr	r3, [r3, #4]
 8107770:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8107772:	687b      	ldr	r3, [r7, #4]
 8107774:	699b      	ldr	r3, [r3, #24]
 8107776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8107778:	68fb      	ldr	r3, [r7, #12]
 810777a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810777e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8107784:	68fb      	ldr	r3, [r7, #12]
 8107786:	f023 0303 	bic.w	r3, r3, #3
 810778a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 810778c:	683b      	ldr	r3, [r7, #0]
 810778e:	681b      	ldr	r3, [r3, #0]
 8107790:	68fa      	ldr	r2, [r7, #12]
 8107792:	4313      	orrs	r3, r2
 8107794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8107796:	697b      	ldr	r3, [r7, #20]
 8107798:	f023 0302 	bic.w	r3, r3, #2
 810779c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 810779e:	683b      	ldr	r3, [r7, #0]
 81077a0:	689b      	ldr	r3, [r3, #8]
 81077a2:	697a      	ldr	r2, [r7, #20]
 81077a4:	4313      	orrs	r3, r2
 81077a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 81077a8:	687b      	ldr	r3, [r7, #4]
 81077aa:	4a2c      	ldr	r2, [pc, #176]	; (810785c <TIM_OC1_SetConfig+0x10c>)
 81077ac:	4293      	cmp	r3, r2
 81077ae:	d00f      	beq.n	81077d0 <TIM_OC1_SetConfig+0x80>
 81077b0:	687b      	ldr	r3, [r7, #4]
 81077b2:	4a2b      	ldr	r2, [pc, #172]	; (8107860 <TIM_OC1_SetConfig+0x110>)
 81077b4:	4293      	cmp	r3, r2
 81077b6:	d00b      	beq.n	81077d0 <TIM_OC1_SetConfig+0x80>
 81077b8:	687b      	ldr	r3, [r7, #4]
 81077ba:	4a2a      	ldr	r2, [pc, #168]	; (8107864 <TIM_OC1_SetConfig+0x114>)
 81077bc:	4293      	cmp	r3, r2
 81077be:	d007      	beq.n	81077d0 <TIM_OC1_SetConfig+0x80>
 81077c0:	687b      	ldr	r3, [r7, #4]
 81077c2:	4a29      	ldr	r2, [pc, #164]	; (8107868 <TIM_OC1_SetConfig+0x118>)
 81077c4:	4293      	cmp	r3, r2
 81077c6:	d003      	beq.n	81077d0 <TIM_OC1_SetConfig+0x80>
 81077c8:	687b      	ldr	r3, [r7, #4]
 81077ca:	4a28      	ldr	r2, [pc, #160]	; (810786c <TIM_OC1_SetConfig+0x11c>)
 81077cc:	4293      	cmp	r3, r2
 81077ce:	d10c      	bne.n	81077ea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 81077d0:	697b      	ldr	r3, [r7, #20]
 81077d2:	f023 0308 	bic.w	r3, r3, #8
 81077d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 81077d8:	683b      	ldr	r3, [r7, #0]
 81077da:	68db      	ldr	r3, [r3, #12]
 81077dc:	697a      	ldr	r2, [r7, #20]
 81077de:	4313      	orrs	r3, r2
 81077e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 81077e2:	697b      	ldr	r3, [r7, #20]
 81077e4:	f023 0304 	bic.w	r3, r3, #4
 81077e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81077ea:	687b      	ldr	r3, [r7, #4]
 81077ec:	4a1b      	ldr	r2, [pc, #108]	; (810785c <TIM_OC1_SetConfig+0x10c>)
 81077ee:	4293      	cmp	r3, r2
 81077f0:	d00f      	beq.n	8107812 <TIM_OC1_SetConfig+0xc2>
 81077f2:	687b      	ldr	r3, [r7, #4]
 81077f4:	4a1a      	ldr	r2, [pc, #104]	; (8107860 <TIM_OC1_SetConfig+0x110>)
 81077f6:	4293      	cmp	r3, r2
 81077f8:	d00b      	beq.n	8107812 <TIM_OC1_SetConfig+0xc2>
 81077fa:	687b      	ldr	r3, [r7, #4]
 81077fc:	4a19      	ldr	r2, [pc, #100]	; (8107864 <TIM_OC1_SetConfig+0x114>)
 81077fe:	4293      	cmp	r3, r2
 8107800:	d007      	beq.n	8107812 <TIM_OC1_SetConfig+0xc2>
 8107802:	687b      	ldr	r3, [r7, #4]
 8107804:	4a18      	ldr	r2, [pc, #96]	; (8107868 <TIM_OC1_SetConfig+0x118>)
 8107806:	4293      	cmp	r3, r2
 8107808:	d003      	beq.n	8107812 <TIM_OC1_SetConfig+0xc2>
 810780a:	687b      	ldr	r3, [r7, #4]
 810780c:	4a17      	ldr	r2, [pc, #92]	; (810786c <TIM_OC1_SetConfig+0x11c>)
 810780e:	4293      	cmp	r3, r2
 8107810:	d111      	bne.n	8107836 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8107812:	693b      	ldr	r3, [r7, #16]
 8107814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8107818:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 810781a:	693b      	ldr	r3, [r7, #16]
 810781c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8107820:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8107822:	683b      	ldr	r3, [r7, #0]
 8107824:	695b      	ldr	r3, [r3, #20]
 8107826:	693a      	ldr	r2, [r7, #16]
 8107828:	4313      	orrs	r3, r2
 810782a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 810782c:	683b      	ldr	r3, [r7, #0]
 810782e:	699b      	ldr	r3, [r3, #24]
 8107830:	693a      	ldr	r2, [r7, #16]
 8107832:	4313      	orrs	r3, r2
 8107834:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107836:	687b      	ldr	r3, [r7, #4]
 8107838:	693a      	ldr	r2, [r7, #16]
 810783a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 810783c:	687b      	ldr	r3, [r7, #4]
 810783e:	68fa      	ldr	r2, [r7, #12]
 8107840:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8107842:	683b      	ldr	r3, [r7, #0]
 8107844:	685a      	ldr	r2, [r3, #4]
 8107846:	687b      	ldr	r3, [r7, #4]
 8107848:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810784a:	687b      	ldr	r3, [r7, #4]
 810784c:	697a      	ldr	r2, [r7, #20]
 810784e:	621a      	str	r2, [r3, #32]
}
 8107850:	bf00      	nop
 8107852:	371c      	adds	r7, #28
 8107854:	46bd      	mov	sp, r7
 8107856:	f85d 7b04 	ldr.w	r7, [sp], #4
 810785a:	4770      	bx	lr
 810785c:	40010000 	.word	0x40010000
 8107860:	40010400 	.word	0x40010400
 8107864:	40014000 	.word	0x40014000
 8107868:	40014400 	.word	0x40014400
 810786c:	40014800 	.word	0x40014800

08107870 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107870:	b480      	push	{r7}
 8107872:	b087      	sub	sp, #28
 8107874:	af00      	add	r7, sp, #0
 8107876:	6078      	str	r0, [r7, #4]
 8107878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810787a:	687b      	ldr	r3, [r7, #4]
 810787c:	6a1b      	ldr	r3, [r3, #32]
 810787e:	f023 0210 	bic.w	r2, r3, #16
 8107882:	687b      	ldr	r3, [r7, #4]
 8107884:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107886:	687b      	ldr	r3, [r7, #4]
 8107888:	6a1b      	ldr	r3, [r3, #32]
 810788a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810788c:	687b      	ldr	r3, [r7, #4]
 810788e:	685b      	ldr	r3, [r3, #4]
 8107890:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8107892:	687b      	ldr	r3, [r7, #4]
 8107894:	699b      	ldr	r3, [r3, #24]
 8107896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8107898:	68fb      	ldr	r3, [r7, #12]
 810789a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 810789e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 81078a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 81078a4:	68fb      	ldr	r3, [r7, #12]
 81078a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81078aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 81078ac:	683b      	ldr	r3, [r7, #0]
 81078ae:	681b      	ldr	r3, [r3, #0]
 81078b0:	021b      	lsls	r3, r3, #8
 81078b2:	68fa      	ldr	r2, [r7, #12]
 81078b4:	4313      	orrs	r3, r2
 81078b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 81078b8:	697b      	ldr	r3, [r7, #20]
 81078ba:	f023 0320 	bic.w	r3, r3, #32
 81078be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 81078c0:	683b      	ldr	r3, [r7, #0]
 81078c2:	689b      	ldr	r3, [r3, #8]
 81078c4:	011b      	lsls	r3, r3, #4
 81078c6:	697a      	ldr	r2, [r7, #20]
 81078c8:	4313      	orrs	r3, r2
 81078ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 81078cc:	687b      	ldr	r3, [r7, #4]
 81078ce:	4a28      	ldr	r2, [pc, #160]	; (8107970 <TIM_OC2_SetConfig+0x100>)
 81078d0:	4293      	cmp	r3, r2
 81078d2:	d003      	beq.n	81078dc <TIM_OC2_SetConfig+0x6c>
 81078d4:	687b      	ldr	r3, [r7, #4]
 81078d6:	4a27      	ldr	r2, [pc, #156]	; (8107974 <TIM_OC2_SetConfig+0x104>)
 81078d8:	4293      	cmp	r3, r2
 81078da:	d10d      	bne.n	81078f8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 81078dc:	697b      	ldr	r3, [r7, #20]
 81078de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 81078e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 81078e4:	683b      	ldr	r3, [r7, #0]
 81078e6:	68db      	ldr	r3, [r3, #12]
 81078e8:	011b      	lsls	r3, r3, #4
 81078ea:	697a      	ldr	r2, [r7, #20]
 81078ec:	4313      	orrs	r3, r2
 81078ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 81078f0:	697b      	ldr	r3, [r7, #20]
 81078f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 81078f6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 81078f8:	687b      	ldr	r3, [r7, #4]
 81078fa:	4a1d      	ldr	r2, [pc, #116]	; (8107970 <TIM_OC2_SetConfig+0x100>)
 81078fc:	4293      	cmp	r3, r2
 81078fe:	d00f      	beq.n	8107920 <TIM_OC2_SetConfig+0xb0>
 8107900:	687b      	ldr	r3, [r7, #4]
 8107902:	4a1c      	ldr	r2, [pc, #112]	; (8107974 <TIM_OC2_SetConfig+0x104>)
 8107904:	4293      	cmp	r3, r2
 8107906:	d00b      	beq.n	8107920 <TIM_OC2_SetConfig+0xb0>
 8107908:	687b      	ldr	r3, [r7, #4]
 810790a:	4a1b      	ldr	r2, [pc, #108]	; (8107978 <TIM_OC2_SetConfig+0x108>)
 810790c:	4293      	cmp	r3, r2
 810790e:	d007      	beq.n	8107920 <TIM_OC2_SetConfig+0xb0>
 8107910:	687b      	ldr	r3, [r7, #4]
 8107912:	4a1a      	ldr	r2, [pc, #104]	; (810797c <TIM_OC2_SetConfig+0x10c>)
 8107914:	4293      	cmp	r3, r2
 8107916:	d003      	beq.n	8107920 <TIM_OC2_SetConfig+0xb0>
 8107918:	687b      	ldr	r3, [r7, #4]
 810791a:	4a19      	ldr	r2, [pc, #100]	; (8107980 <TIM_OC2_SetConfig+0x110>)
 810791c:	4293      	cmp	r3, r2
 810791e:	d113      	bne.n	8107948 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8107920:	693b      	ldr	r3, [r7, #16]
 8107922:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8107926:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8107928:	693b      	ldr	r3, [r7, #16]
 810792a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 810792e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8107930:	683b      	ldr	r3, [r7, #0]
 8107932:	695b      	ldr	r3, [r3, #20]
 8107934:	009b      	lsls	r3, r3, #2
 8107936:	693a      	ldr	r2, [r7, #16]
 8107938:	4313      	orrs	r3, r2
 810793a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 810793c:	683b      	ldr	r3, [r7, #0]
 810793e:	699b      	ldr	r3, [r3, #24]
 8107940:	009b      	lsls	r3, r3, #2
 8107942:	693a      	ldr	r2, [r7, #16]
 8107944:	4313      	orrs	r3, r2
 8107946:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107948:	687b      	ldr	r3, [r7, #4]
 810794a:	693a      	ldr	r2, [r7, #16]
 810794c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 810794e:	687b      	ldr	r3, [r7, #4]
 8107950:	68fa      	ldr	r2, [r7, #12]
 8107952:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8107954:	683b      	ldr	r3, [r7, #0]
 8107956:	685a      	ldr	r2, [r3, #4]
 8107958:	687b      	ldr	r3, [r7, #4]
 810795a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810795c:	687b      	ldr	r3, [r7, #4]
 810795e:	697a      	ldr	r2, [r7, #20]
 8107960:	621a      	str	r2, [r3, #32]
}
 8107962:	bf00      	nop
 8107964:	371c      	adds	r7, #28
 8107966:	46bd      	mov	sp, r7
 8107968:	f85d 7b04 	ldr.w	r7, [sp], #4
 810796c:	4770      	bx	lr
 810796e:	bf00      	nop
 8107970:	40010000 	.word	0x40010000
 8107974:	40010400 	.word	0x40010400
 8107978:	40014000 	.word	0x40014000
 810797c:	40014400 	.word	0x40014400
 8107980:	40014800 	.word	0x40014800

08107984 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107984:	b480      	push	{r7}
 8107986:	b087      	sub	sp, #28
 8107988:	af00      	add	r7, sp, #0
 810798a:	6078      	str	r0, [r7, #4]
 810798c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 810798e:	687b      	ldr	r3, [r7, #4]
 8107990:	6a1b      	ldr	r3, [r3, #32]
 8107992:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8107996:	687b      	ldr	r3, [r7, #4]
 8107998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810799a:	687b      	ldr	r3, [r7, #4]
 810799c:	6a1b      	ldr	r3, [r3, #32]
 810799e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 81079a0:	687b      	ldr	r3, [r7, #4]
 81079a2:	685b      	ldr	r3, [r3, #4]
 81079a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 81079a6:	687b      	ldr	r3, [r7, #4]
 81079a8:	69db      	ldr	r3, [r3, #28]
 81079aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 81079ac:	68fb      	ldr	r3, [r7, #12]
 81079ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81079b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81079b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 81079b8:	68fb      	ldr	r3, [r7, #12]
 81079ba:	f023 0303 	bic.w	r3, r3, #3
 81079be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 81079c0:	683b      	ldr	r3, [r7, #0]
 81079c2:	681b      	ldr	r3, [r3, #0]
 81079c4:	68fa      	ldr	r2, [r7, #12]
 81079c6:	4313      	orrs	r3, r2
 81079c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 81079ca:	697b      	ldr	r3, [r7, #20]
 81079cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 81079d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 81079d2:	683b      	ldr	r3, [r7, #0]
 81079d4:	689b      	ldr	r3, [r3, #8]
 81079d6:	021b      	lsls	r3, r3, #8
 81079d8:	697a      	ldr	r2, [r7, #20]
 81079da:	4313      	orrs	r3, r2
 81079dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 81079de:	687b      	ldr	r3, [r7, #4]
 81079e0:	4a27      	ldr	r2, [pc, #156]	; (8107a80 <TIM_OC3_SetConfig+0xfc>)
 81079e2:	4293      	cmp	r3, r2
 81079e4:	d003      	beq.n	81079ee <TIM_OC3_SetConfig+0x6a>
 81079e6:	687b      	ldr	r3, [r7, #4]
 81079e8:	4a26      	ldr	r2, [pc, #152]	; (8107a84 <TIM_OC3_SetConfig+0x100>)
 81079ea:	4293      	cmp	r3, r2
 81079ec:	d10d      	bne.n	8107a0a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 81079ee:	697b      	ldr	r3, [r7, #20]
 81079f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 81079f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 81079f6:	683b      	ldr	r3, [r7, #0]
 81079f8:	68db      	ldr	r3, [r3, #12]
 81079fa:	021b      	lsls	r3, r3, #8
 81079fc:	697a      	ldr	r2, [r7, #20]
 81079fe:	4313      	orrs	r3, r2
 8107a00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8107a02:	697b      	ldr	r3, [r7, #20]
 8107a04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8107a08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107a0a:	687b      	ldr	r3, [r7, #4]
 8107a0c:	4a1c      	ldr	r2, [pc, #112]	; (8107a80 <TIM_OC3_SetConfig+0xfc>)
 8107a0e:	4293      	cmp	r3, r2
 8107a10:	d00f      	beq.n	8107a32 <TIM_OC3_SetConfig+0xae>
 8107a12:	687b      	ldr	r3, [r7, #4]
 8107a14:	4a1b      	ldr	r2, [pc, #108]	; (8107a84 <TIM_OC3_SetConfig+0x100>)
 8107a16:	4293      	cmp	r3, r2
 8107a18:	d00b      	beq.n	8107a32 <TIM_OC3_SetConfig+0xae>
 8107a1a:	687b      	ldr	r3, [r7, #4]
 8107a1c:	4a1a      	ldr	r2, [pc, #104]	; (8107a88 <TIM_OC3_SetConfig+0x104>)
 8107a1e:	4293      	cmp	r3, r2
 8107a20:	d007      	beq.n	8107a32 <TIM_OC3_SetConfig+0xae>
 8107a22:	687b      	ldr	r3, [r7, #4]
 8107a24:	4a19      	ldr	r2, [pc, #100]	; (8107a8c <TIM_OC3_SetConfig+0x108>)
 8107a26:	4293      	cmp	r3, r2
 8107a28:	d003      	beq.n	8107a32 <TIM_OC3_SetConfig+0xae>
 8107a2a:	687b      	ldr	r3, [r7, #4]
 8107a2c:	4a18      	ldr	r2, [pc, #96]	; (8107a90 <TIM_OC3_SetConfig+0x10c>)
 8107a2e:	4293      	cmp	r3, r2
 8107a30:	d113      	bne.n	8107a5a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8107a32:	693b      	ldr	r3, [r7, #16]
 8107a34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8107a38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8107a3a:	693b      	ldr	r3, [r7, #16]
 8107a3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8107a40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8107a42:	683b      	ldr	r3, [r7, #0]
 8107a44:	695b      	ldr	r3, [r3, #20]
 8107a46:	011b      	lsls	r3, r3, #4
 8107a48:	693a      	ldr	r2, [r7, #16]
 8107a4a:	4313      	orrs	r3, r2
 8107a4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8107a4e:	683b      	ldr	r3, [r7, #0]
 8107a50:	699b      	ldr	r3, [r3, #24]
 8107a52:	011b      	lsls	r3, r3, #4
 8107a54:	693a      	ldr	r2, [r7, #16]
 8107a56:	4313      	orrs	r3, r2
 8107a58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107a5a:	687b      	ldr	r3, [r7, #4]
 8107a5c:	693a      	ldr	r2, [r7, #16]
 8107a5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8107a60:	687b      	ldr	r3, [r7, #4]
 8107a62:	68fa      	ldr	r2, [r7, #12]
 8107a64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8107a66:	683b      	ldr	r3, [r7, #0]
 8107a68:	685a      	ldr	r2, [r3, #4]
 8107a6a:	687b      	ldr	r3, [r7, #4]
 8107a6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107a6e:	687b      	ldr	r3, [r7, #4]
 8107a70:	697a      	ldr	r2, [r7, #20]
 8107a72:	621a      	str	r2, [r3, #32]
}
 8107a74:	bf00      	nop
 8107a76:	371c      	adds	r7, #28
 8107a78:	46bd      	mov	sp, r7
 8107a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107a7e:	4770      	bx	lr
 8107a80:	40010000 	.word	0x40010000
 8107a84:	40010400 	.word	0x40010400
 8107a88:	40014000 	.word	0x40014000
 8107a8c:	40014400 	.word	0x40014400
 8107a90:	40014800 	.word	0x40014800

08107a94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8107a94:	b480      	push	{r7}
 8107a96:	b087      	sub	sp, #28
 8107a98:	af00      	add	r7, sp, #0
 8107a9a:	6078      	str	r0, [r7, #4]
 8107a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8107a9e:	687b      	ldr	r3, [r7, #4]
 8107aa0:	6a1b      	ldr	r3, [r3, #32]
 8107aa2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8107aa6:	687b      	ldr	r3, [r7, #4]
 8107aa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107aaa:	687b      	ldr	r3, [r7, #4]
 8107aac:	6a1b      	ldr	r3, [r3, #32]
 8107aae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107ab0:	687b      	ldr	r3, [r7, #4]
 8107ab2:	685b      	ldr	r3, [r3, #4]
 8107ab4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8107ab6:	687b      	ldr	r3, [r7, #4]
 8107ab8:	69db      	ldr	r3, [r3, #28]
 8107aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8107abc:	68fb      	ldr	r3, [r7, #12]
 8107abe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107ac2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8107ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8107ac8:	68fb      	ldr	r3, [r7, #12]
 8107aca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8107ace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107ad0:	683b      	ldr	r3, [r7, #0]
 8107ad2:	681b      	ldr	r3, [r3, #0]
 8107ad4:	021b      	lsls	r3, r3, #8
 8107ad6:	68fa      	ldr	r2, [r7, #12]
 8107ad8:	4313      	orrs	r3, r2
 8107ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8107adc:	693b      	ldr	r3, [r7, #16]
 8107ade:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8107ae2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8107ae4:	683b      	ldr	r3, [r7, #0]
 8107ae6:	689b      	ldr	r3, [r3, #8]
 8107ae8:	031b      	lsls	r3, r3, #12
 8107aea:	693a      	ldr	r2, [r7, #16]
 8107aec:	4313      	orrs	r3, r2
 8107aee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107af0:	687b      	ldr	r3, [r7, #4]
 8107af2:	4a18      	ldr	r2, [pc, #96]	; (8107b54 <TIM_OC4_SetConfig+0xc0>)
 8107af4:	4293      	cmp	r3, r2
 8107af6:	d00f      	beq.n	8107b18 <TIM_OC4_SetConfig+0x84>
 8107af8:	687b      	ldr	r3, [r7, #4]
 8107afa:	4a17      	ldr	r2, [pc, #92]	; (8107b58 <TIM_OC4_SetConfig+0xc4>)
 8107afc:	4293      	cmp	r3, r2
 8107afe:	d00b      	beq.n	8107b18 <TIM_OC4_SetConfig+0x84>
 8107b00:	687b      	ldr	r3, [r7, #4]
 8107b02:	4a16      	ldr	r2, [pc, #88]	; (8107b5c <TIM_OC4_SetConfig+0xc8>)
 8107b04:	4293      	cmp	r3, r2
 8107b06:	d007      	beq.n	8107b18 <TIM_OC4_SetConfig+0x84>
 8107b08:	687b      	ldr	r3, [r7, #4]
 8107b0a:	4a15      	ldr	r2, [pc, #84]	; (8107b60 <TIM_OC4_SetConfig+0xcc>)
 8107b0c:	4293      	cmp	r3, r2
 8107b0e:	d003      	beq.n	8107b18 <TIM_OC4_SetConfig+0x84>
 8107b10:	687b      	ldr	r3, [r7, #4]
 8107b12:	4a14      	ldr	r2, [pc, #80]	; (8107b64 <TIM_OC4_SetConfig+0xd0>)
 8107b14:	4293      	cmp	r3, r2
 8107b16:	d109      	bne.n	8107b2c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8107b18:	697b      	ldr	r3, [r7, #20]
 8107b1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8107b1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8107b20:	683b      	ldr	r3, [r7, #0]
 8107b22:	695b      	ldr	r3, [r3, #20]
 8107b24:	019b      	lsls	r3, r3, #6
 8107b26:	697a      	ldr	r2, [r7, #20]
 8107b28:	4313      	orrs	r3, r2
 8107b2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107b2c:	687b      	ldr	r3, [r7, #4]
 8107b2e:	697a      	ldr	r2, [r7, #20]
 8107b30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8107b32:	687b      	ldr	r3, [r7, #4]
 8107b34:	68fa      	ldr	r2, [r7, #12]
 8107b36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8107b38:	683b      	ldr	r3, [r7, #0]
 8107b3a:	685a      	ldr	r2, [r3, #4]
 8107b3c:	687b      	ldr	r3, [r7, #4]
 8107b3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107b40:	687b      	ldr	r3, [r7, #4]
 8107b42:	693a      	ldr	r2, [r7, #16]
 8107b44:	621a      	str	r2, [r3, #32]
}
 8107b46:	bf00      	nop
 8107b48:	371c      	adds	r7, #28
 8107b4a:	46bd      	mov	sp, r7
 8107b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107b50:	4770      	bx	lr
 8107b52:	bf00      	nop
 8107b54:	40010000 	.word	0x40010000
 8107b58:	40010400 	.word	0x40010400
 8107b5c:	40014000 	.word	0x40014000
 8107b60:	40014400 	.word	0x40014400
 8107b64:	40014800 	.word	0x40014800

08107b68 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8107b68:	b480      	push	{r7}
 8107b6a:	b087      	sub	sp, #28
 8107b6c:	af00      	add	r7, sp, #0
 8107b6e:	6078      	str	r0, [r7, #4]
 8107b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8107b72:	687b      	ldr	r3, [r7, #4]
 8107b74:	6a1b      	ldr	r3, [r3, #32]
 8107b76:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8107b7a:	687b      	ldr	r3, [r7, #4]
 8107b7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107b7e:	687b      	ldr	r3, [r7, #4]
 8107b80:	6a1b      	ldr	r3, [r3, #32]
 8107b82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107b84:	687b      	ldr	r3, [r7, #4]
 8107b86:	685b      	ldr	r3, [r3, #4]
 8107b88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8107b8a:	687b      	ldr	r3, [r7, #4]
 8107b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107b8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8107b90:	68fb      	ldr	r3, [r7, #12]
 8107b92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8107b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107b9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8107b9c:	683b      	ldr	r3, [r7, #0]
 8107b9e:	681b      	ldr	r3, [r3, #0]
 8107ba0:	68fa      	ldr	r2, [r7, #12]
 8107ba2:	4313      	orrs	r3, r2
 8107ba4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8107ba6:	693b      	ldr	r3, [r7, #16]
 8107ba8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8107bac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8107bae:	683b      	ldr	r3, [r7, #0]
 8107bb0:	689b      	ldr	r3, [r3, #8]
 8107bb2:	041b      	lsls	r3, r3, #16
 8107bb4:	693a      	ldr	r2, [r7, #16]
 8107bb6:	4313      	orrs	r3, r2
 8107bb8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107bba:	687b      	ldr	r3, [r7, #4]
 8107bbc:	4a17      	ldr	r2, [pc, #92]	; (8107c1c <TIM_OC5_SetConfig+0xb4>)
 8107bbe:	4293      	cmp	r3, r2
 8107bc0:	d00f      	beq.n	8107be2 <TIM_OC5_SetConfig+0x7a>
 8107bc2:	687b      	ldr	r3, [r7, #4]
 8107bc4:	4a16      	ldr	r2, [pc, #88]	; (8107c20 <TIM_OC5_SetConfig+0xb8>)
 8107bc6:	4293      	cmp	r3, r2
 8107bc8:	d00b      	beq.n	8107be2 <TIM_OC5_SetConfig+0x7a>
 8107bca:	687b      	ldr	r3, [r7, #4]
 8107bcc:	4a15      	ldr	r2, [pc, #84]	; (8107c24 <TIM_OC5_SetConfig+0xbc>)
 8107bce:	4293      	cmp	r3, r2
 8107bd0:	d007      	beq.n	8107be2 <TIM_OC5_SetConfig+0x7a>
 8107bd2:	687b      	ldr	r3, [r7, #4]
 8107bd4:	4a14      	ldr	r2, [pc, #80]	; (8107c28 <TIM_OC5_SetConfig+0xc0>)
 8107bd6:	4293      	cmp	r3, r2
 8107bd8:	d003      	beq.n	8107be2 <TIM_OC5_SetConfig+0x7a>
 8107bda:	687b      	ldr	r3, [r7, #4]
 8107bdc:	4a13      	ldr	r2, [pc, #76]	; (8107c2c <TIM_OC5_SetConfig+0xc4>)
 8107bde:	4293      	cmp	r3, r2
 8107be0:	d109      	bne.n	8107bf6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8107be2:	697b      	ldr	r3, [r7, #20]
 8107be4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8107be8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8107bea:	683b      	ldr	r3, [r7, #0]
 8107bec:	695b      	ldr	r3, [r3, #20]
 8107bee:	021b      	lsls	r3, r3, #8
 8107bf0:	697a      	ldr	r2, [r7, #20]
 8107bf2:	4313      	orrs	r3, r2
 8107bf4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107bf6:	687b      	ldr	r3, [r7, #4]
 8107bf8:	697a      	ldr	r2, [r7, #20]
 8107bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8107bfc:	687b      	ldr	r3, [r7, #4]
 8107bfe:	68fa      	ldr	r2, [r7, #12]
 8107c00:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8107c02:	683b      	ldr	r3, [r7, #0]
 8107c04:	685a      	ldr	r2, [r3, #4]
 8107c06:	687b      	ldr	r3, [r7, #4]
 8107c08:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107c0a:	687b      	ldr	r3, [r7, #4]
 8107c0c:	693a      	ldr	r2, [r7, #16]
 8107c0e:	621a      	str	r2, [r3, #32]
}
 8107c10:	bf00      	nop
 8107c12:	371c      	adds	r7, #28
 8107c14:	46bd      	mov	sp, r7
 8107c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107c1a:	4770      	bx	lr
 8107c1c:	40010000 	.word	0x40010000
 8107c20:	40010400 	.word	0x40010400
 8107c24:	40014000 	.word	0x40014000
 8107c28:	40014400 	.word	0x40014400
 8107c2c:	40014800 	.word	0x40014800

08107c30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8107c30:	b480      	push	{r7}
 8107c32:	b087      	sub	sp, #28
 8107c34:	af00      	add	r7, sp, #0
 8107c36:	6078      	str	r0, [r7, #4]
 8107c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8107c3a:	687b      	ldr	r3, [r7, #4]
 8107c3c:	6a1b      	ldr	r3, [r3, #32]
 8107c3e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8107c42:	687b      	ldr	r3, [r7, #4]
 8107c44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8107c46:	687b      	ldr	r3, [r7, #4]
 8107c48:	6a1b      	ldr	r3, [r3, #32]
 8107c4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8107c4c:	687b      	ldr	r3, [r7, #4]
 8107c4e:	685b      	ldr	r3, [r3, #4]
 8107c50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8107c52:	687b      	ldr	r3, [r7, #4]
 8107c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8107c58:	68fb      	ldr	r3, [r7, #12]
 8107c5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8107c5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8107c62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8107c64:	683b      	ldr	r3, [r7, #0]
 8107c66:	681b      	ldr	r3, [r3, #0]
 8107c68:	021b      	lsls	r3, r3, #8
 8107c6a:	68fa      	ldr	r2, [r7, #12]
 8107c6c:	4313      	orrs	r3, r2
 8107c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8107c70:	693b      	ldr	r3, [r7, #16]
 8107c72:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8107c76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8107c78:	683b      	ldr	r3, [r7, #0]
 8107c7a:	689b      	ldr	r3, [r3, #8]
 8107c7c:	051b      	lsls	r3, r3, #20
 8107c7e:	693a      	ldr	r2, [r7, #16]
 8107c80:	4313      	orrs	r3, r2
 8107c82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107c84:	687b      	ldr	r3, [r7, #4]
 8107c86:	4a18      	ldr	r2, [pc, #96]	; (8107ce8 <TIM_OC6_SetConfig+0xb8>)
 8107c88:	4293      	cmp	r3, r2
 8107c8a:	d00f      	beq.n	8107cac <TIM_OC6_SetConfig+0x7c>
 8107c8c:	687b      	ldr	r3, [r7, #4]
 8107c8e:	4a17      	ldr	r2, [pc, #92]	; (8107cec <TIM_OC6_SetConfig+0xbc>)
 8107c90:	4293      	cmp	r3, r2
 8107c92:	d00b      	beq.n	8107cac <TIM_OC6_SetConfig+0x7c>
 8107c94:	687b      	ldr	r3, [r7, #4]
 8107c96:	4a16      	ldr	r2, [pc, #88]	; (8107cf0 <TIM_OC6_SetConfig+0xc0>)
 8107c98:	4293      	cmp	r3, r2
 8107c9a:	d007      	beq.n	8107cac <TIM_OC6_SetConfig+0x7c>
 8107c9c:	687b      	ldr	r3, [r7, #4]
 8107c9e:	4a15      	ldr	r2, [pc, #84]	; (8107cf4 <TIM_OC6_SetConfig+0xc4>)
 8107ca0:	4293      	cmp	r3, r2
 8107ca2:	d003      	beq.n	8107cac <TIM_OC6_SetConfig+0x7c>
 8107ca4:	687b      	ldr	r3, [r7, #4]
 8107ca6:	4a14      	ldr	r2, [pc, #80]	; (8107cf8 <TIM_OC6_SetConfig+0xc8>)
 8107ca8:	4293      	cmp	r3, r2
 8107caa:	d109      	bne.n	8107cc0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8107cac:	697b      	ldr	r3, [r7, #20]
 8107cae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8107cb2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8107cb4:	683b      	ldr	r3, [r7, #0]
 8107cb6:	695b      	ldr	r3, [r3, #20]
 8107cb8:	029b      	lsls	r3, r3, #10
 8107cba:	697a      	ldr	r2, [r7, #20]
 8107cbc:	4313      	orrs	r3, r2
 8107cbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107cc0:	687b      	ldr	r3, [r7, #4]
 8107cc2:	697a      	ldr	r2, [r7, #20]
 8107cc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8107cc6:	687b      	ldr	r3, [r7, #4]
 8107cc8:	68fa      	ldr	r2, [r7, #12]
 8107cca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8107ccc:	683b      	ldr	r3, [r7, #0]
 8107cce:	685a      	ldr	r2, [r3, #4]
 8107cd0:	687b      	ldr	r3, [r7, #4]
 8107cd2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107cd4:	687b      	ldr	r3, [r7, #4]
 8107cd6:	693a      	ldr	r2, [r7, #16]
 8107cd8:	621a      	str	r2, [r3, #32]
}
 8107cda:	bf00      	nop
 8107cdc:	371c      	adds	r7, #28
 8107cde:	46bd      	mov	sp, r7
 8107ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107ce4:	4770      	bx	lr
 8107ce6:	bf00      	nop
 8107ce8:	40010000 	.word	0x40010000
 8107cec:	40010400 	.word	0x40010400
 8107cf0:	40014000 	.word	0x40014000
 8107cf4:	40014400 	.word	0x40014400
 8107cf8:	40014800 	.word	0x40014800

08107cfc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8107cfc:	b480      	push	{r7}
 8107cfe:	b087      	sub	sp, #28
 8107d00:	af00      	add	r7, sp, #0
 8107d02:	60f8      	str	r0, [r7, #12]
 8107d04:	60b9      	str	r1, [r7, #8]
 8107d06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8107d08:	68bb      	ldr	r3, [r7, #8]
 8107d0a:	f003 031f 	and.w	r3, r3, #31
 8107d0e:	2201      	movs	r2, #1
 8107d10:	fa02 f303 	lsl.w	r3, r2, r3
 8107d14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8107d16:	68fb      	ldr	r3, [r7, #12]
 8107d18:	6a1a      	ldr	r2, [r3, #32]
 8107d1a:	697b      	ldr	r3, [r7, #20]
 8107d1c:	43db      	mvns	r3, r3
 8107d1e:	401a      	ands	r2, r3
 8107d20:	68fb      	ldr	r3, [r7, #12]
 8107d22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8107d24:	68fb      	ldr	r3, [r7, #12]
 8107d26:	6a1a      	ldr	r2, [r3, #32]
 8107d28:	68bb      	ldr	r3, [r7, #8]
 8107d2a:	f003 031f 	and.w	r3, r3, #31
 8107d2e:	6879      	ldr	r1, [r7, #4]
 8107d30:	fa01 f303 	lsl.w	r3, r1, r3
 8107d34:	431a      	orrs	r2, r3
 8107d36:	68fb      	ldr	r3, [r7, #12]
 8107d38:	621a      	str	r2, [r3, #32]
}
 8107d3a:	bf00      	nop
 8107d3c:	371c      	adds	r7, #28
 8107d3e:	46bd      	mov	sp, r7
 8107d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107d44:	4770      	bx	lr
	...

08107d48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8107d48:	b480      	push	{r7}
 8107d4a:	b085      	sub	sp, #20
 8107d4c:	af00      	add	r7, sp, #0
 8107d4e:	6078      	str	r0, [r7, #4]
 8107d50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8107d52:	687b      	ldr	r3, [r7, #4]
 8107d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8107d58:	2b01      	cmp	r3, #1
 8107d5a:	d101      	bne.n	8107d60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8107d5c:	2302      	movs	r3, #2
 8107d5e:	e06d      	b.n	8107e3c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8107d60:	687b      	ldr	r3, [r7, #4]
 8107d62:	2201      	movs	r2, #1
 8107d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8107d68:	687b      	ldr	r3, [r7, #4]
 8107d6a:	2202      	movs	r2, #2
 8107d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8107d70:	687b      	ldr	r3, [r7, #4]
 8107d72:	681b      	ldr	r3, [r3, #0]
 8107d74:	685b      	ldr	r3, [r3, #4]
 8107d76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8107d78:	687b      	ldr	r3, [r7, #4]
 8107d7a:	681b      	ldr	r3, [r3, #0]
 8107d7c:	689b      	ldr	r3, [r3, #8]
 8107d7e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8107d80:	687b      	ldr	r3, [r7, #4]
 8107d82:	681b      	ldr	r3, [r3, #0]
 8107d84:	4a30      	ldr	r2, [pc, #192]	; (8107e48 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8107d86:	4293      	cmp	r3, r2
 8107d88:	d004      	beq.n	8107d94 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8107d8a:	687b      	ldr	r3, [r7, #4]
 8107d8c:	681b      	ldr	r3, [r3, #0]
 8107d8e:	4a2f      	ldr	r2, [pc, #188]	; (8107e4c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8107d90:	4293      	cmp	r3, r2
 8107d92:	d108      	bne.n	8107da6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8107d94:	68fb      	ldr	r3, [r7, #12]
 8107d96:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8107d9a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8107d9c:	683b      	ldr	r3, [r7, #0]
 8107d9e:	685b      	ldr	r3, [r3, #4]
 8107da0:	68fa      	ldr	r2, [r7, #12]
 8107da2:	4313      	orrs	r3, r2
 8107da4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8107da6:	68fb      	ldr	r3, [r7, #12]
 8107da8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107dac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8107dae:	683b      	ldr	r3, [r7, #0]
 8107db0:	681b      	ldr	r3, [r3, #0]
 8107db2:	68fa      	ldr	r2, [r7, #12]
 8107db4:	4313      	orrs	r3, r2
 8107db6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8107db8:	687b      	ldr	r3, [r7, #4]
 8107dba:	681b      	ldr	r3, [r3, #0]
 8107dbc:	68fa      	ldr	r2, [r7, #12]
 8107dbe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8107dc0:	687b      	ldr	r3, [r7, #4]
 8107dc2:	681b      	ldr	r3, [r3, #0]
 8107dc4:	4a20      	ldr	r2, [pc, #128]	; (8107e48 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8107dc6:	4293      	cmp	r3, r2
 8107dc8:	d022      	beq.n	8107e10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107dca:	687b      	ldr	r3, [r7, #4]
 8107dcc:	681b      	ldr	r3, [r3, #0]
 8107dce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8107dd2:	d01d      	beq.n	8107e10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107dd4:	687b      	ldr	r3, [r7, #4]
 8107dd6:	681b      	ldr	r3, [r3, #0]
 8107dd8:	4a1d      	ldr	r2, [pc, #116]	; (8107e50 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8107dda:	4293      	cmp	r3, r2
 8107ddc:	d018      	beq.n	8107e10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107dde:	687b      	ldr	r3, [r7, #4]
 8107de0:	681b      	ldr	r3, [r3, #0]
 8107de2:	4a1c      	ldr	r2, [pc, #112]	; (8107e54 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8107de4:	4293      	cmp	r3, r2
 8107de6:	d013      	beq.n	8107e10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107de8:	687b      	ldr	r3, [r7, #4]
 8107dea:	681b      	ldr	r3, [r3, #0]
 8107dec:	4a1a      	ldr	r2, [pc, #104]	; (8107e58 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8107dee:	4293      	cmp	r3, r2
 8107df0:	d00e      	beq.n	8107e10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107df2:	687b      	ldr	r3, [r7, #4]
 8107df4:	681b      	ldr	r3, [r3, #0]
 8107df6:	4a15      	ldr	r2, [pc, #84]	; (8107e4c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8107df8:	4293      	cmp	r3, r2
 8107dfa:	d009      	beq.n	8107e10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107dfc:	687b      	ldr	r3, [r7, #4]
 8107dfe:	681b      	ldr	r3, [r3, #0]
 8107e00:	4a16      	ldr	r2, [pc, #88]	; (8107e5c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8107e02:	4293      	cmp	r3, r2
 8107e04:	d004      	beq.n	8107e10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107e06:	687b      	ldr	r3, [r7, #4]
 8107e08:	681b      	ldr	r3, [r3, #0]
 8107e0a:	4a15      	ldr	r2, [pc, #84]	; (8107e60 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8107e0c:	4293      	cmp	r3, r2
 8107e0e:	d10c      	bne.n	8107e2a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8107e10:	68bb      	ldr	r3, [r7, #8]
 8107e12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8107e16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8107e18:	683b      	ldr	r3, [r7, #0]
 8107e1a:	689b      	ldr	r3, [r3, #8]
 8107e1c:	68ba      	ldr	r2, [r7, #8]
 8107e1e:	4313      	orrs	r3, r2
 8107e20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8107e22:	687b      	ldr	r3, [r7, #4]
 8107e24:	681b      	ldr	r3, [r3, #0]
 8107e26:	68ba      	ldr	r2, [r7, #8]
 8107e28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8107e2a:	687b      	ldr	r3, [r7, #4]
 8107e2c:	2201      	movs	r2, #1
 8107e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8107e32:	687b      	ldr	r3, [r7, #4]
 8107e34:	2200      	movs	r2, #0
 8107e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8107e3a:	2300      	movs	r3, #0
}
 8107e3c:	4618      	mov	r0, r3
 8107e3e:	3714      	adds	r7, #20
 8107e40:	46bd      	mov	sp, r7
 8107e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107e46:	4770      	bx	lr
 8107e48:	40010000 	.word	0x40010000
 8107e4c:	40010400 	.word	0x40010400
 8107e50:	40000400 	.word	0x40000400
 8107e54:	40000800 	.word	0x40000800
 8107e58:	40000c00 	.word	0x40000c00
 8107e5c:	40001800 	.word	0x40001800
 8107e60:	40014000 	.word	0x40014000

08107e64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8107e64:	b580      	push	{r7, lr}
 8107e66:	b082      	sub	sp, #8
 8107e68:	af00      	add	r7, sp, #0
 8107e6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8107e6c:	687b      	ldr	r3, [r7, #4]
 8107e6e:	2b00      	cmp	r3, #0
 8107e70:	d101      	bne.n	8107e76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8107e72:	2301      	movs	r3, #1
 8107e74:	e042      	b.n	8107efc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8107e76:	687b      	ldr	r3, [r7, #4]
 8107e78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107e7c:	2b00      	cmp	r3, #0
 8107e7e:	d106      	bne.n	8107e8e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8107e80:	687b      	ldr	r3, [r7, #4]
 8107e82:	2200      	movs	r2, #0
 8107e84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8107e88:	6878      	ldr	r0, [r7, #4]
 8107e8a:	f7f9 ffdb 	bl	8101e44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8107e8e:	687b      	ldr	r3, [r7, #4]
 8107e90:	2224      	movs	r2, #36	; 0x24
 8107e92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8107e96:	687b      	ldr	r3, [r7, #4]
 8107e98:	681b      	ldr	r3, [r3, #0]
 8107e9a:	681a      	ldr	r2, [r3, #0]
 8107e9c:	687b      	ldr	r3, [r7, #4]
 8107e9e:	681b      	ldr	r3, [r3, #0]
 8107ea0:	f022 0201 	bic.w	r2, r2, #1
 8107ea4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8107ea6:	6878      	ldr	r0, [r7, #4]
 8107ea8:	f000 f8c2 	bl	8108030 <UART_SetConfig>
 8107eac:	4603      	mov	r3, r0
 8107eae:	2b01      	cmp	r3, #1
 8107eb0:	d101      	bne.n	8107eb6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8107eb2:	2301      	movs	r3, #1
 8107eb4:	e022      	b.n	8107efc <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8107eb6:	687b      	ldr	r3, [r7, #4]
 8107eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107eba:	2b00      	cmp	r3, #0
 8107ebc:	d002      	beq.n	8107ec4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8107ebe:	6878      	ldr	r0, [r7, #4]
 8107ec0:	f000 fe1e 	bl	8108b00 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8107ec4:	687b      	ldr	r3, [r7, #4]
 8107ec6:	681b      	ldr	r3, [r3, #0]
 8107ec8:	685a      	ldr	r2, [r3, #4]
 8107eca:	687b      	ldr	r3, [r7, #4]
 8107ecc:	681b      	ldr	r3, [r3, #0]
 8107ece:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8107ed2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8107ed4:	687b      	ldr	r3, [r7, #4]
 8107ed6:	681b      	ldr	r3, [r3, #0]
 8107ed8:	689a      	ldr	r2, [r3, #8]
 8107eda:	687b      	ldr	r3, [r7, #4]
 8107edc:	681b      	ldr	r3, [r3, #0]
 8107ede:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8107ee2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8107ee4:	687b      	ldr	r3, [r7, #4]
 8107ee6:	681b      	ldr	r3, [r3, #0]
 8107ee8:	681a      	ldr	r2, [r3, #0]
 8107eea:	687b      	ldr	r3, [r7, #4]
 8107eec:	681b      	ldr	r3, [r3, #0]
 8107eee:	f042 0201 	orr.w	r2, r2, #1
 8107ef2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8107ef4:	6878      	ldr	r0, [r7, #4]
 8107ef6:	f000 fea5 	bl	8108c44 <UART_CheckIdleState>
 8107efa:	4603      	mov	r3, r0
}
 8107efc:	4618      	mov	r0, r3
 8107efe:	3708      	adds	r7, #8
 8107f00:	46bd      	mov	sp, r7
 8107f02:	bd80      	pop	{r7, pc}

08107f04 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8107f04:	b580      	push	{r7, lr}
 8107f06:	b08a      	sub	sp, #40	; 0x28
 8107f08:	af02      	add	r7, sp, #8
 8107f0a:	60f8      	str	r0, [r7, #12]
 8107f0c:	60b9      	str	r1, [r7, #8]
 8107f0e:	603b      	str	r3, [r7, #0]
 8107f10:	4613      	mov	r3, r2
 8107f12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8107f14:	68fb      	ldr	r3, [r7, #12]
 8107f16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107f1a:	2b20      	cmp	r3, #32
 8107f1c:	f040 8083 	bne.w	8108026 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8107f20:	68bb      	ldr	r3, [r7, #8]
 8107f22:	2b00      	cmp	r3, #0
 8107f24:	d002      	beq.n	8107f2c <HAL_UART_Transmit+0x28>
 8107f26:	88fb      	ldrh	r3, [r7, #6]
 8107f28:	2b00      	cmp	r3, #0
 8107f2a:	d101      	bne.n	8107f30 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8107f2c:	2301      	movs	r3, #1
 8107f2e:	e07b      	b.n	8108028 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8107f30:	68fb      	ldr	r3, [r7, #12]
 8107f32:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8107f36:	2b01      	cmp	r3, #1
 8107f38:	d101      	bne.n	8107f3e <HAL_UART_Transmit+0x3a>
 8107f3a:	2302      	movs	r3, #2
 8107f3c:	e074      	b.n	8108028 <HAL_UART_Transmit+0x124>
 8107f3e:	68fb      	ldr	r3, [r7, #12]
 8107f40:	2201      	movs	r2, #1
 8107f42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8107f46:	68fb      	ldr	r3, [r7, #12]
 8107f48:	2200      	movs	r2, #0
 8107f4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8107f4e:	68fb      	ldr	r3, [r7, #12]
 8107f50:	2221      	movs	r2, #33	; 0x21
 8107f52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8107f56:	f7fa f94d 	bl	81021f4 <HAL_GetTick>
 8107f5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8107f5c:	68fb      	ldr	r3, [r7, #12]
 8107f5e:	88fa      	ldrh	r2, [r7, #6]
 8107f60:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8107f64:	68fb      	ldr	r3, [r7, #12]
 8107f66:	88fa      	ldrh	r2, [r7, #6]
 8107f68:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8107f6c:	68fb      	ldr	r3, [r7, #12]
 8107f6e:	689b      	ldr	r3, [r3, #8]
 8107f70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107f74:	d108      	bne.n	8107f88 <HAL_UART_Transmit+0x84>
 8107f76:	68fb      	ldr	r3, [r7, #12]
 8107f78:	691b      	ldr	r3, [r3, #16]
 8107f7a:	2b00      	cmp	r3, #0
 8107f7c:	d104      	bne.n	8107f88 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8107f7e:	2300      	movs	r3, #0
 8107f80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8107f82:	68bb      	ldr	r3, [r7, #8]
 8107f84:	61bb      	str	r3, [r7, #24]
 8107f86:	e003      	b.n	8107f90 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8107f88:	68bb      	ldr	r3, [r7, #8]
 8107f8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8107f8c:	2300      	movs	r3, #0
 8107f8e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8107f90:	68fb      	ldr	r3, [r7, #12]
 8107f92:	2200      	movs	r2, #0
 8107f94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8107f98:	e02c      	b.n	8107ff4 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8107f9a:	683b      	ldr	r3, [r7, #0]
 8107f9c:	9300      	str	r3, [sp, #0]
 8107f9e:	697b      	ldr	r3, [r7, #20]
 8107fa0:	2200      	movs	r2, #0
 8107fa2:	2180      	movs	r1, #128	; 0x80
 8107fa4:	68f8      	ldr	r0, [r7, #12]
 8107fa6:	f000 fe98 	bl	8108cda <UART_WaitOnFlagUntilTimeout>
 8107faa:	4603      	mov	r3, r0
 8107fac:	2b00      	cmp	r3, #0
 8107fae:	d001      	beq.n	8107fb4 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8107fb0:	2303      	movs	r3, #3
 8107fb2:	e039      	b.n	8108028 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8107fb4:	69fb      	ldr	r3, [r7, #28]
 8107fb6:	2b00      	cmp	r3, #0
 8107fb8:	d10b      	bne.n	8107fd2 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8107fba:	69bb      	ldr	r3, [r7, #24]
 8107fbc:	881b      	ldrh	r3, [r3, #0]
 8107fbe:	461a      	mov	r2, r3
 8107fc0:	68fb      	ldr	r3, [r7, #12]
 8107fc2:	681b      	ldr	r3, [r3, #0]
 8107fc4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8107fc8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8107fca:	69bb      	ldr	r3, [r7, #24]
 8107fcc:	3302      	adds	r3, #2
 8107fce:	61bb      	str	r3, [r7, #24]
 8107fd0:	e007      	b.n	8107fe2 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8107fd2:	69fb      	ldr	r3, [r7, #28]
 8107fd4:	781a      	ldrb	r2, [r3, #0]
 8107fd6:	68fb      	ldr	r3, [r7, #12]
 8107fd8:	681b      	ldr	r3, [r3, #0]
 8107fda:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8107fdc:	69fb      	ldr	r3, [r7, #28]
 8107fde:	3301      	adds	r3, #1
 8107fe0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8107fe2:	68fb      	ldr	r3, [r7, #12]
 8107fe4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8107fe8:	b29b      	uxth	r3, r3
 8107fea:	3b01      	subs	r3, #1
 8107fec:	b29a      	uxth	r2, r3
 8107fee:	68fb      	ldr	r3, [r7, #12]
 8107ff0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8107ff4:	68fb      	ldr	r3, [r7, #12]
 8107ff6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8107ffa:	b29b      	uxth	r3, r3
 8107ffc:	2b00      	cmp	r3, #0
 8107ffe:	d1cc      	bne.n	8107f9a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8108000:	683b      	ldr	r3, [r7, #0]
 8108002:	9300      	str	r3, [sp, #0]
 8108004:	697b      	ldr	r3, [r7, #20]
 8108006:	2200      	movs	r2, #0
 8108008:	2140      	movs	r1, #64	; 0x40
 810800a:	68f8      	ldr	r0, [r7, #12]
 810800c:	f000 fe65 	bl	8108cda <UART_WaitOnFlagUntilTimeout>
 8108010:	4603      	mov	r3, r0
 8108012:	2b00      	cmp	r3, #0
 8108014:	d001      	beq.n	810801a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8108016:	2303      	movs	r3, #3
 8108018:	e006      	b.n	8108028 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 810801a:	68fb      	ldr	r3, [r7, #12]
 810801c:	2220      	movs	r2, #32
 810801e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8108022:	2300      	movs	r3, #0
 8108024:	e000      	b.n	8108028 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8108026:	2302      	movs	r3, #2
  }
}
 8108028:	4618      	mov	r0, r3
 810802a:	3720      	adds	r7, #32
 810802c:	46bd      	mov	sp, r7
 810802e:	bd80      	pop	{r7, pc}

08108030 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8108030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8108034:	b092      	sub	sp, #72	; 0x48
 8108036:	af00      	add	r7, sp, #0
 8108038:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 810803a:	2300      	movs	r3, #0
 810803c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8108040:	697b      	ldr	r3, [r7, #20]
 8108042:	689a      	ldr	r2, [r3, #8]
 8108044:	697b      	ldr	r3, [r7, #20]
 8108046:	691b      	ldr	r3, [r3, #16]
 8108048:	431a      	orrs	r2, r3
 810804a:	697b      	ldr	r3, [r7, #20]
 810804c:	695b      	ldr	r3, [r3, #20]
 810804e:	431a      	orrs	r2, r3
 8108050:	697b      	ldr	r3, [r7, #20]
 8108052:	69db      	ldr	r3, [r3, #28]
 8108054:	4313      	orrs	r3, r2
 8108056:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8108058:	697b      	ldr	r3, [r7, #20]
 810805a:	681b      	ldr	r3, [r3, #0]
 810805c:	681a      	ldr	r2, [r3, #0]
 810805e:	4bbd      	ldr	r3, [pc, #756]	; (8108354 <UART_SetConfig+0x324>)
 8108060:	4013      	ands	r3, r2
 8108062:	697a      	ldr	r2, [r7, #20]
 8108064:	6812      	ldr	r2, [r2, #0]
 8108066:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8108068:	430b      	orrs	r3, r1
 810806a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 810806c:	697b      	ldr	r3, [r7, #20]
 810806e:	681b      	ldr	r3, [r3, #0]
 8108070:	685b      	ldr	r3, [r3, #4]
 8108072:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8108076:	697b      	ldr	r3, [r7, #20]
 8108078:	68da      	ldr	r2, [r3, #12]
 810807a:	697b      	ldr	r3, [r7, #20]
 810807c:	681b      	ldr	r3, [r3, #0]
 810807e:	430a      	orrs	r2, r1
 8108080:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8108082:	697b      	ldr	r3, [r7, #20]
 8108084:	699b      	ldr	r3, [r3, #24]
 8108086:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8108088:	697b      	ldr	r3, [r7, #20]
 810808a:	681b      	ldr	r3, [r3, #0]
 810808c:	4ab2      	ldr	r2, [pc, #712]	; (8108358 <UART_SetConfig+0x328>)
 810808e:	4293      	cmp	r3, r2
 8108090:	d004      	beq.n	810809c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8108092:	697b      	ldr	r3, [r7, #20]
 8108094:	6a1b      	ldr	r3, [r3, #32]
 8108096:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8108098:	4313      	orrs	r3, r2
 810809a:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 810809c:	697b      	ldr	r3, [r7, #20]
 810809e:	681b      	ldr	r3, [r3, #0]
 81080a0:	689b      	ldr	r3, [r3, #8]
 81080a2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 81080a6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 81080aa:	697a      	ldr	r2, [r7, #20]
 81080ac:	6812      	ldr	r2, [r2, #0]
 81080ae:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81080b0:	430b      	orrs	r3, r1
 81080b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 81080b4:	697b      	ldr	r3, [r7, #20]
 81080b6:	681b      	ldr	r3, [r3, #0]
 81080b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81080ba:	f023 010f 	bic.w	r1, r3, #15
 81080be:	697b      	ldr	r3, [r7, #20]
 81080c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 81080c2:	697b      	ldr	r3, [r7, #20]
 81080c4:	681b      	ldr	r3, [r3, #0]
 81080c6:	430a      	orrs	r2, r1
 81080c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 81080ca:	697b      	ldr	r3, [r7, #20]
 81080cc:	681b      	ldr	r3, [r3, #0]
 81080ce:	4aa3      	ldr	r2, [pc, #652]	; (810835c <UART_SetConfig+0x32c>)
 81080d0:	4293      	cmp	r3, r2
 81080d2:	d177      	bne.n	81081c4 <UART_SetConfig+0x194>
 81080d4:	4ba2      	ldr	r3, [pc, #648]	; (8108360 <UART_SetConfig+0x330>)
 81080d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81080d8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81080dc:	2b28      	cmp	r3, #40	; 0x28
 81080de:	d86d      	bhi.n	81081bc <UART_SetConfig+0x18c>
 81080e0:	a201      	add	r2, pc, #4	; (adr r2, 81080e8 <UART_SetConfig+0xb8>)
 81080e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81080e6:	bf00      	nop
 81080e8:	0810818d 	.word	0x0810818d
 81080ec:	081081bd 	.word	0x081081bd
 81080f0:	081081bd 	.word	0x081081bd
 81080f4:	081081bd 	.word	0x081081bd
 81080f8:	081081bd 	.word	0x081081bd
 81080fc:	081081bd 	.word	0x081081bd
 8108100:	081081bd 	.word	0x081081bd
 8108104:	081081bd 	.word	0x081081bd
 8108108:	08108195 	.word	0x08108195
 810810c:	081081bd 	.word	0x081081bd
 8108110:	081081bd 	.word	0x081081bd
 8108114:	081081bd 	.word	0x081081bd
 8108118:	081081bd 	.word	0x081081bd
 810811c:	081081bd 	.word	0x081081bd
 8108120:	081081bd 	.word	0x081081bd
 8108124:	081081bd 	.word	0x081081bd
 8108128:	0810819d 	.word	0x0810819d
 810812c:	081081bd 	.word	0x081081bd
 8108130:	081081bd 	.word	0x081081bd
 8108134:	081081bd 	.word	0x081081bd
 8108138:	081081bd 	.word	0x081081bd
 810813c:	081081bd 	.word	0x081081bd
 8108140:	081081bd 	.word	0x081081bd
 8108144:	081081bd 	.word	0x081081bd
 8108148:	081081a5 	.word	0x081081a5
 810814c:	081081bd 	.word	0x081081bd
 8108150:	081081bd 	.word	0x081081bd
 8108154:	081081bd 	.word	0x081081bd
 8108158:	081081bd 	.word	0x081081bd
 810815c:	081081bd 	.word	0x081081bd
 8108160:	081081bd 	.word	0x081081bd
 8108164:	081081bd 	.word	0x081081bd
 8108168:	081081ad 	.word	0x081081ad
 810816c:	081081bd 	.word	0x081081bd
 8108170:	081081bd 	.word	0x081081bd
 8108174:	081081bd 	.word	0x081081bd
 8108178:	081081bd 	.word	0x081081bd
 810817c:	081081bd 	.word	0x081081bd
 8108180:	081081bd 	.word	0x081081bd
 8108184:	081081bd 	.word	0x081081bd
 8108188:	081081b5 	.word	0x081081b5
 810818c:	2301      	movs	r3, #1
 810818e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108192:	e220      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108194:	2304      	movs	r3, #4
 8108196:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810819a:	e21c      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810819c:	2308      	movs	r3, #8
 810819e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81081a2:	e218      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81081a4:	2310      	movs	r3, #16
 81081a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81081aa:	e214      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81081ac:	2320      	movs	r3, #32
 81081ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81081b2:	e210      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81081b4:	2340      	movs	r3, #64	; 0x40
 81081b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81081ba:	e20c      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81081bc:	2380      	movs	r3, #128	; 0x80
 81081be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81081c2:	e208      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81081c4:	697b      	ldr	r3, [r7, #20]
 81081c6:	681b      	ldr	r3, [r3, #0]
 81081c8:	4a66      	ldr	r2, [pc, #408]	; (8108364 <UART_SetConfig+0x334>)
 81081ca:	4293      	cmp	r3, r2
 81081cc:	d130      	bne.n	8108230 <UART_SetConfig+0x200>
 81081ce:	4b64      	ldr	r3, [pc, #400]	; (8108360 <UART_SetConfig+0x330>)
 81081d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81081d2:	f003 0307 	and.w	r3, r3, #7
 81081d6:	2b05      	cmp	r3, #5
 81081d8:	d826      	bhi.n	8108228 <UART_SetConfig+0x1f8>
 81081da:	a201      	add	r2, pc, #4	; (adr r2, 81081e0 <UART_SetConfig+0x1b0>)
 81081dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81081e0:	081081f9 	.word	0x081081f9
 81081e4:	08108201 	.word	0x08108201
 81081e8:	08108209 	.word	0x08108209
 81081ec:	08108211 	.word	0x08108211
 81081f0:	08108219 	.word	0x08108219
 81081f4:	08108221 	.word	0x08108221
 81081f8:	2300      	movs	r3, #0
 81081fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81081fe:	e1ea      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108200:	2304      	movs	r3, #4
 8108202:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108206:	e1e6      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108208:	2308      	movs	r3, #8
 810820a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810820e:	e1e2      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108210:	2310      	movs	r3, #16
 8108212:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108216:	e1de      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108218:	2320      	movs	r3, #32
 810821a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810821e:	e1da      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108220:	2340      	movs	r3, #64	; 0x40
 8108222:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108226:	e1d6      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108228:	2380      	movs	r3, #128	; 0x80
 810822a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810822e:	e1d2      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108230:	697b      	ldr	r3, [r7, #20]
 8108232:	681b      	ldr	r3, [r3, #0]
 8108234:	4a4c      	ldr	r2, [pc, #304]	; (8108368 <UART_SetConfig+0x338>)
 8108236:	4293      	cmp	r3, r2
 8108238:	d130      	bne.n	810829c <UART_SetConfig+0x26c>
 810823a:	4b49      	ldr	r3, [pc, #292]	; (8108360 <UART_SetConfig+0x330>)
 810823c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810823e:	f003 0307 	and.w	r3, r3, #7
 8108242:	2b05      	cmp	r3, #5
 8108244:	d826      	bhi.n	8108294 <UART_SetConfig+0x264>
 8108246:	a201      	add	r2, pc, #4	; (adr r2, 810824c <UART_SetConfig+0x21c>)
 8108248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810824c:	08108265 	.word	0x08108265
 8108250:	0810826d 	.word	0x0810826d
 8108254:	08108275 	.word	0x08108275
 8108258:	0810827d 	.word	0x0810827d
 810825c:	08108285 	.word	0x08108285
 8108260:	0810828d 	.word	0x0810828d
 8108264:	2300      	movs	r3, #0
 8108266:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810826a:	e1b4      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810826c:	2304      	movs	r3, #4
 810826e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108272:	e1b0      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108274:	2308      	movs	r3, #8
 8108276:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810827a:	e1ac      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810827c:	2310      	movs	r3, #16
 810827e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108282:	e1a8      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108284:	2320      	movs	r3, #32
 8108286:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810828a:	e1a4      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810828c:	2340      	movs	r3, #64	; 0x40
 810828e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108292:	e1a0      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108294:	2380      	movs	r3, #128	; 0x80
 8108296:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810829a:	e19c      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810829c:	697b      	ldr	r3, [r7, #20]
 810829e:	681b      	ldr	r3, [r3, #0]
 81082a0:	4a32      	ldr	r2, [pc, #200]	; (810836c <UART_SetConfig+0x33c>)
 81082a2:	4293      	cmp	r3, r2
 81082a4:	d130      	bne.n	8108308 <UART_SetConfig+0x2d8>
 81082a6:	4b2e      	ldr	r3, [pc, #184]	; (8108360 <UART_SetConfig+0x330>)
 81082a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81082aa:	f003 0307 	and.w	r3, r3, #7
 81082ae:	2b05      	cmp	r3, #5
 81082b0:	d826      	bhi.n	8108300 <UART_SetConfig+0x2d0>
 81082b2:	a201      	add	r2, pc, #4	; (adr r2, 81082b8 <UART_SetConfig+0x288>)
 81082b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81082b8:	081082d1 	.word	0x081082d1
 81082bc:	081082d9 	.word	0x081082d9
 81082c0:	081082e1 	.word	0x081082e1
 81082c4:	081082e9 	.word	0x081082e9
 81082c8:	081082f1 	.word	0x081082f1
 81082cc:	081082f9 	.word	0x081082f9
 81082d0:	2300      	movs	r3, #0
 81082d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81082d6:	e17e      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81082d8:	2304      	movs	r3, #4
 81082da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81082de:	e17a      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81082e0:	2308      	movs	r3, #8
 81082e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81082e6:	e176      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81082e8:	2310      	movs	r3, #16
 81082ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81082ee:	e172      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81082f0:	2320      	movs	r3, #32
 81082f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81082f6:	e16e      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81082f8:	2340      	movs	r3, #64	; 0x40
 81082fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81082fe:	e16a      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108300:	2380      	movs	r3, #128	; 0x80
 8108302:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108306:	e166      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108308:	697b      	ldr	r3, [r7, #20]
 810830a:	681b      	ldr	r3, [r3, #0]
 810830c:	4a18      	ldr	r2, [pc, #96]	; (8108370 <UART_SetConfig+0x340>)
 810830e:	4293      	cmp	r3, r2
 8108310:	d140      	bne.n	8108394 <UART_SetConfig+0x364>
 8108312:	4b13      	ldr	r3, [pc, #76]	; (8108360 <UART_SetConfig+0x330>)
 8108314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108316:	f003 0307 	and.w	r3, r3, #7
 810831a:	2b05      	cmp	r3, #5
 810831c:	d836      	bhi.n	810838c <UART_SetConfig+0x35c>
 810831e:	a201      	add	r2, pc, #4	; (adr r2, 8108324 <UART_SetConfig+0x2f4>)
 8108320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108324:	0810833d 	.word	0x0810833d
 8108328:	08108345 	.word	0x08108345
 810832c:	0810834d 	.word	0x0810834d
 8108330:	08108375 	.word	0x08108375
 8108334:	0810837d 	.word	0x0810837d
 8108338:	08108385 	.word	0x08108385
 810833c:	2300      	movs	r3, #0
 810833e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108342:	e148      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108344:	2304      	movs	r3, #4
 8108346:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810834a:	e144      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810834c:	2308      	movs	r3, #8
 810834e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108352:	e140      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108354:	cfff69f3 	.word	0xcfff69f3
 8108358:	58000c00 	.word	0x58000c00
 810835c:	40011000 	.word	0x40011000
 8108360:	58024400 	.word	0x58024400
 8108364:	40004400 	.word	0x40004400
 8108368:	40004800 	.word	0x40004800
 810836c:	40004c00 	.word	0x40004c00
 8108370:	40005000 	.word	0x40005000
 8108374:	2310      	movs	r3, #16
 8108376:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810837a:	e12c      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810837c:	2320      	movs	r3, #32
 810837e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108382:	e128      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108384:	2340      	movs	r3, #64	; 0x40
 8108386:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810838a:	e124      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810838c:	2380      	movs	r3, #128	; 0x80
 810838e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108392:	e120      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108394:	697b      	ldr	r3, [r7, #20]
 8108396:	681b      	ldr	r3, [r3, #0]
 8108398:	4acb      	ldr	r2, [pc, #812]	; (81086c8 <UART_SetConfig+0x698>)
 810839a:	4293      	cmp	r3, r2
 810839c:	d176      	bne.n	810848c <UART_SetConfig+0x45c>
 810839e:	4bcb      	ldr	r3, [pc, #812]	; (81086cc <UART_SetConfig+0x69c>)
 81083a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81083a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 81083a6:	2b28      	cmp	r3, #40	; 0x28
 81083a8:	d86c      	bhi.n	8108484 <UART_SetConfig+0x454>
 81083aa:	a201      	add	r2, pc, #4	; (adr r2, 81083b0 <UART_SetConfig+0x380>)
 81083ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81083b0:	08108455 	.word	0x08108455
 81083b4:	08108485 	.word	0x08108485
 81083b8:	08108485 	.word	0x08108485
 81083bc:	08108485 	.word	0x08108485
 81083c0:	08108485 	.word	0x08108485
 81083c4:	08108485 	.word	0x08108485
 81083c8:	08108485 	.word	0x08108485
 81083cc:	08108485 	.word	0x08108485
 81083d0:	0810845d 	.word	0x0810845d
 81083d4:	08108485 	.word	0x08108485
 81083d8:	08108485 	.word	0x08108485
 81083dc:	08108485 	.word	0x08108485
 81083e0:	08108485 	.word	0x08108485
 81083e4:	08108485 	.word	0x08108485
 81083e8:	08108485 	.word	0x08108485
 81083ec:	08108485 	.word	0x08108485
 81083f0:	08108465 	.word	0x08108465
 81083f4:	08108485 	.word	0x08108485
 81083f8:	08108485 	.word	0x08108485
 81083fc:	08108485 	.word	0x08108485
 8108400:	08108485 	.word	0x08108485
 8108404:	08108485 	.word	0x08108485
 8108408:	08108485 	.word	0x08108485
 810840c:	08108485 	.word	0x08108485
 8108410:	0810846d 	.word	0x0810846d
 8108414:	08108485 	.word	0x08108485
 8108418:	08108485 	.word	0x08108485
 810841c:	08108485 	.word	0x08108485
 8108420:	08108485 	.word	0x08108485
 8108424:	08108485 	.word	0x08108485
 8108428:	08108485 	.word	0x08108485
 810842c:	08108485 	.word	0x08108485
 8108430:	08108475 	.word	0x08108475
 8108434:	08108485 	.word	0x08108485
 8108438:	08108485 	.word	0x08108485
 810843c:	08108485 	.word	0x08108485
 8108440:	08108485 	.word	0x08108485
 8108444:	08108485 	.word	0x08108485
 8108448:	08108485 	.word	0x08108485
 810844c:	08108485 	.word	0x08108485
 8108450:	0810847d 	.word	0x0810847d
 8108454:	2301      	movs	r3, #1
 8108456:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810845a:	e0bc      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810845c:	2304      	movs	r3, #4
 810845e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108462:	e0b8      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108464:	2308      	movs	r3, #8
 8108466:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810846a:	e0b4      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810846c:	2310      	movs	r3, #16
 810846e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108472:	e0b0      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108474:	2320      	movs	r3, #32
 8108476:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810847a:	e0ac      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810847c:	2340      	movs	r3, #64	; 0x40
 810847e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108482:	e0a8      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108484:	2380      	movs	r3, #128	; 0x80
 8108486:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810848a:	e0a4      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810848c:	697b      	ldr	r3, [r7, #20]
 810848e:	681b      	ldr	r3, [r3, #0]
 8108490:	4a8f      	ldr	r2, [pc, #572]	; (81086d0 <UART_SetConfig+0x6a0>)
 8108492:	4293      	cmp	r3, r2
 8108494:	d130      	bne.n	81084f8 <UART_SetConfig+0x4c8>
 8108496:	4b8d      	ldr	r3, [pc, #564]	; (81086cc <UART_SetConfig+0x69c>)
 8108498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810849a:	f003 0307 	and.w	r3, r3, #7
 810849e:	2b05      	cmp	r3, #5
 81084a0:	d826      	bhi.n	81084f0 <UART_SetConfig+0x4c0>
 81084a2:	a201      	add	r2, pc, #4	; (adr r2, 81084a8 <UART_SetConfig+0x478>)
 81084a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81084a8:	081084c1 	.word	0x081084c1
 81084ac:	081084c9 	.word	0x081084c9
 81084b0:	081084d1 	.word	0x081084d1
 81084b4:	081084d9 	.word	0x081084d9
 81084b8:	081084e1 	.word	0x081084e1
 81084bc:	081084e9 	.word	0x081084e9
 81084c0:	2300      	movs	r3, #0
 81084c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084c6:	e086      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81084c8:	2304      	movs	r3, #4
 81084ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084ce:	e082      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81084d0:	2308      	movs	r3, #8
 81084d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084d6:	e07e      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81084d8:	2310      	movs	r3, #16
 81084da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084de:	e07a      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81084e0:	2320      	movs	r3, #32
 81084e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084e6:	e076      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81084e8:	2340      	movs	r3, #64	; 0x40
 81084ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084ee:	e072      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81084f0:	2380      	movs	r3, #128	; 0x80
 81084f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81084f6:	e06e      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81084f8:	697b      	ldr	r3, [r7, #20]
 81084fa:	681b      	ldr	r3, [r3, #0]
 81084fc:	4a75      	ldr	r2, [pc, #468]	; (81086d4 <UART_SetConfig+0x6a4>)
 81084fe:	4293      	cmp	r3, r2
 8108500:	d130      	bne.n	8108564 <UART_SetConfig+0x534>
 8108502:	4b72      	ldr	r3, [pc, #456]	; (81086cc <UART_SetConfig+0x69c>)
 8108504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8108506:	f003 0307 	and.w	r3, r3, #7
 810850a:	2b05      	cmp	r3, #5
 810850c:	d826      	bhi.n	810855c <UART_SetConfig+0x52c>
 810850e:	a201      	add	r2, pc, #4	; (adr r2, 8108514 <UART_SetConfig+0x4e4>)
 8108510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108514:	0810852d 	.word	0x0810852d
 8108518:	08108535 	.word	0x08108535
 810851c:	0810853d 	.word	0x0810853d
 8108520:	08108545 	.word	0x08108545
 8108524:	0810854d 	.word	0x0810854d
 8108528:	08108555 	.word	0x08108555
 810852c:	2300      	movs	r3, #0
 810852e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108532:	e050      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108534:	2304      	movs	r3, #4
 8108536:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810853a:	e04c      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810853c:	2308      	movs	r3, #8
 810853e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108542:	e048      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108544:	2310      	movs	r3, #16
 8108546:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810854a:	e044      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810854c:	2320      	movs	r3, #32
 810854e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108552:	e040      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108554:	2340      	movs	r3, #64	; 0x40
 8108556:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810855a:	e03c      	b.n	81085d6 <UART_SetConfig+0x5a6>
 810855c:	2380      	movs	r3, #128	; 0x80
 810855e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8108562:	e038      	b.n	81085d6 <UART_SetConfig+0x5a6>
 8108564:	697b      	ldr	r3, [r7, #20]
 8108566:	681b      	ldr	r3, [r3, #0]
 8108568:	4a5b      	ldr	r2, [pc, #364]	; (81086d8 <UART_SetConfig+0x6a8>)
 810856a:	4293      	cmp	r3, r2
 810856c:	d130      	bne.n	81085d0 <UART_SetConfig+0x5a0>
 810856e:	4b57      	ldr	r3, [pc, #348]	; (81086cc <UART_SetConfig+0x69c>)
 8108570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8108572:	f003 0307 	and.w	r3, r3, #7
 8108576:	2b05      	cmp	r3, #5
 8108578:	d826      	bhi.n	81085c8 <UART_SetConfig+0x598>
 810857a:	a201      	add	r2, pc, #4	; (adr r2, 8108580 <UART_SetConfig+0x550>)
 810857c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108580:	08108599 	.word	0x08108599
 8108584:	081085a1 	.word	0x081085a1
 8108588:	081085a9 	.word	0x081085a9
 810858c:	081085b1 	.word	0x081085b1
 8108590:	081085b9 	.word	0x081085b9
 8108594:	081085c1 	.word	0x081085c1
 8108598:	2302      	movs	r3, #2
 810859a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810859e:	e01a      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81085a0:	2304      	movs	r3, #4
 81085a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085a6:	e016      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81085a8:	2308      	movs	r3, #8
 81085aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085ae:	e012      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81085b0:	2310      	movs	r3, #16
 81085b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085b6:	e00e      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81085b8:	2320      	movs	r3, #32
 81085ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085be:	e00a      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81085c0:	2340      	movs	r3, #64	; 0x40
 81085c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085c6:	e006      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81085c8:	2380      	movs	r3, #128	; 0x80
 81085ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81085ce:	e002      	b.n	81085d6 <UART_SetConfig+0x5a6>
 81085d0:	2380      	movs	r3, #128	; 0x80
 81085d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 81085d6:	697b      	ldr	r3, [r7, #20]
 81085d8:	681b      	ldr	r3, [r3, #0]
 81085da:	4a3f      	ldr	r2, [pc, #252]	; (81086d8 <UART_SetConfig+0x6a8>)
 81085dc:	4293      	cmp	r3, r2
 81085de:	f040 80f8 	bne.w	81087d2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 81085e2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 81085e6:	2b20      	cmp	r3, #32
 81085e8:	dc46      	bgt.n	8108678 <UART_SetConfig+0x648>
 81085ea:	2b02      	cmp	r3, #2
 81085ec:	f2c0 8082 	blt.w	81086f4 <UART_SetConfig+0x6c4>
 81085f0:	3b02      	subs	r3, #2
 81085f2:	2b1e      	cmp	r3, #30
 81085f4:	d87e      	bhi.n	81086f4 <UART_SetConfig+0x6c4>
 81085f6:	a201      	add	r2, pc, #4	; (adr r2, 81085fc <UART_SetConfig+0x5cc>)
 81085f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81085fc:	0810867f 	.word	0x0810867f
 8108600:	081086f5 	.word	0x081086f5
 8108604:	08108687 	.word	0x08108687
 8108608:	081086f5 	.word	0x081086f5
 810860c:	081086f5 	.word	0x081086f5
 8108610:	081086f5 	.word	0x081086f5
 8108614:	08108697 	.word	0x08108697
 8108618:	081086f5 	.word	0x081086f5
 810861c:	081086f5 	.word	0x081086f5
 8108620:	081086f5 	.word	0x081086f5
 8108624:	081086f5 	.word	0x081086f5
 8108628:	081086f5 	.word	0x081086f5
 810862c:	081086f5 	.word	0x081086f5
 8108630:	081086f5 	.word	0x081086f5
 8108634:	081086a7 	.word	0x081086a7
 8108638:	081086f5 	.word	0x081086f5
 810863c:	081086f5 	.word	0x081086f5
 8108640:	081086f5 	.word	0x081086f5
 8108644:	081086f5 	.word	0x081086f5
 8108648:	081086f5 	.word	0x081086f5
 810864c:	081086f5 	.word	0x081086f5
 8108650:	081086f5 	.word	0x081086f5
 8108654:	081086f5 	.word	0x081086f5
 8108658:	081086f5 	.word	0x081086f5
 810865c:	081086f5 	.word	0x081086f5
 8108660:	081086f5 	.word	0x081086f5
 8108664:	081086f5 	.word	0x081086f5
 8108668:	081086f5 	.word	0x081086f5
 810866c:	081086f5 	.word	0x081086f5
 8108670:	081086f5 	.word	0x081086f5
 8108674:	081086e7 	.word	0x081086e7
 8108678:	2b40      	cmp	r3, #64	; 0x40
 810867a:	d037      	beq.n	81086ec <UART_SetConfig+0x6bc>
 810867c:	e03a      	b.n	81086f4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 810867e:	f7fd fe35 	bl	81062ec <HAL_RCCEx_GetD3PCLK1Freq>
 8108682:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108684:	e03c      	b.n	8108700 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108686:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810868a:	4618      	mov	r0, r3
 810868c:	f7fd fe44 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108692:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108694:	e034      	b.n	8108700 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108696:	f107 0318 	add.w	r3, r7, #24
 810869a:	4618      	mov	r0, r3
 810869c:	f7fd ff90 	bl	81065c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81086a0:	69fb      	ldr	r3, [r7, #28]
 81086a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81086a4:	e02c      	b.n	8108700 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81086a6:	4b09      	ldr	r3, [pc, #36]	; (81086cc <UART_SetConfig+0x69c>)
 81086a8:	681b      	ldr	r3, [r3, #0]
 81086aa:	f003 0320 	and.w	r3, r3, #32
 81086ae:	2b00      	cmp	r3, #0
 81086b0:	d016      	beq.n	81086e0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81086b2:	4b06      	ldr	r3, [pc, #24]	; (81086cc <UART_SetConfig+0x69c>)
 81086b4:	681b      	ldr	r3, [r3, #0]
 81086b6:	08db      	lsrs	r3, r3, #3
 81086b8:	f003 0303 	and.w	r3, r3, #3
 81086bc:	4a07      	ldr	r2, [pc, #28]	; (81086dc <UART_SetConfig+0x6ac>)
 81086be:	fa22 f303 	lsr.w	r3, r2, r3
 81086c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81086c4:	e01c      	b.n	8108700 <UART_SetConfig+0x6d0>
 81086c6:	bf00      	nop
 81086c8:	40011400 	.word	0x40011400
 81086cc:	58024400 	.word	0x58024400
 81086d0:	40007800 	.word	0x40007800
 81086d4:	40007c00 	.word	0x40007c00
 81086d8:	58000c00 	.word	0x58000c00
 81086dc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 81086e0:	4b9d      	ldr	r3, [pc, #628]	; (8108958 <UART_SetConfig+0x928>)
 81086e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81086e4:	e00c      	b.n	8108700 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81086e6:	4b9d      	ldr	r3, [pc, #628]	; (810895c <UART_SetConfig+0x92c>)
 81086e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81086ea:	e009      	b.n	8108700 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81086ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81086f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81086f2:	e005      	b.n	8108700 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 81086f4:	2300      	movs	r3, #0
 81086f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 81086f8:	2301      	movs	r3, #1
 81086fa:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 81086fe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8108700:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108702:	2b00      	cmp	r3, #0
 8108704:	f000 81de 	beq.w	8108ac4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8108708:	697b      	ldr	r3, [r7, #20]
 810870a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810870c:	4a94      	ldr	r2, [pc, #592]	; (8108960 <UART_SetConfig+0x930>)
 810870e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108712:	461a      	mov	r2, r3
 8108714:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108716:	fbb3 f3f2 	udiv	r3, r3, r2
 810871a:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810871c:	697b      	ldr	r3, [r7, #20]
 810871e:	685a      	ldr	r2, [r3, #4]
 8108720:	4613      	mov	r3, r2
 8108722:	005b      	lsls	r3, r3, #1
 8108724:	4413      	add	r3, r2
 8108726:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108728:	429a      	cmp	r2, r3
 810872a:	d305      	bcc.n	8108738 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 810872c:	697b      	ldr	r3, [r7, #20]
 810872e:	685b      	ldr	r3, [r3, #4]
 8108730:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8108732:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8108734:	429a      	cmp	r2, r3
 8108736:	d903      	bls.n	8108740 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8108738:	2301      	movs	r3, #1
 810873a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 810873e:	e1c1      	b.n	8108ac4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108740:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108742:	2200      	movs	r2, #0
 8108744:	60bb      	str	r3, [r7, #8]
 8108746:	60fa      	str	r2, [r7, #12]
 8108748:	697b      	ldr	r3, [r7, #20]
 810874a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810874c:	4a84      	ldr	r2, [pc, #528]	; (8108960 <UART_SetConfig+0x930>)
 810874e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108752:	b29b      	uxth	r3, r3
 8108754:	2200      	movs	r2, #0
 8108756:	603b      	str	r3, [r7, #0]
 8108758:	607a      	str	r2, [r7, #4]
 810875a:	e9d7 2300 	ldrd	r2, r3, [r7]
 810875e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8108762:	f7f7 fe0d 	bl	8100380 <__aeabi_uldivmod>
 8108766:	4602      	mov	r2, r0
 8108768:	460b      	mov	r3, r1
 810876a:	4610      	mov	r0, r2
 810876c:	4619      	mov	r1, r3
 810876e:	f04f 0200 	mov.w	r2, #0
 8108772:	f04f 0300 	mov.w	r3, #0
 8108776:	020b      	lsls	r3, r1, #8
 8108778:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 810877c:	0202      	lsls	r2, r0, #8
 810877e:	6979      	ldr	r1, [r7, #20]
 8108780:	6849      	ldr	r1, [r1, #4]
 8108782:	0849      	lsrs	r1, r1, #1
 8108784:	2000      	movs	r0, #0
 8108786:	460c      	mov	r4, r1
 8108788:	4605      	mov	r5, r0
 810878a:	eb12 0804 	adds.w	r8, r2, r4
 810878e:	eb43 0905 	adc.w	r9, r3, r5
 8108792:	697b      	ldr	r3, [r7, #20]
 8108794:	685b      	ldr	r3, [r3, #4]
 8108796:	2200      	movs	r2, #0
 8108798:	469a      	mov	sl, r3
 810879a:	4693      	mov	fp, r2
 810879c:	4652      	mov	r2, sl
 810879e:	465b      	mov	r3, fp
 81087a0:	4640      	mov	r0, r8
 81087a2:	4649      	mov	r1, r9
 81087a4:	f7f7 fdec 	bl	8100380 <__aeabi_uldivmod>
 81087a8:	4602      	mov	r2, r0
 81087aa:	460b      	mov	r3, r1
 81087ac:	4613      	mov	r3, r2
 81087ae:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 81087b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81087b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81087b6:	d308      	bcc.n	81087ca <UART_SetConfig+0x79a>
 81087b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81087ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81087be:	d204      	bcs.n	81087ca <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 81087c0:	697b      	ldr	r3, [r7, #20]
 81087c2:	681b      	ldr	r3, [r3, #0]
 81087c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81087c6:	60da      	str	r2, [r3, #12]
 81087c8:	e17c      	b.n	8108ac4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 81087ca:	2301      	movs	r3, #1
 81087cc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 81087d0:	e178      	b.n	8108ac4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81087d2:	697b      	ldr	r3, [r7, #20]
 81087d4:	69db      	ldr	r3, [r3, #28]
 81087d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81087da:	f040 80c5 	bne.w	8108968 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 81087de:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 81087e2:	2b20      	cmp	r3, #32
 81087e4:	dc48      	bgt.n	8108878 <UART_SetConfig+0x848>
 81087e6:	2b00      	cmp	r3, #0
 81087e8:	db7b      	blt.n	81088e2 <UART_SetConfig+0x8b2>
 81087ea:	2b20      	cmp	r3, #32
 81087ec:	d879      	bhi.n	81088e2 <UART_SetConfig+0x8b2>
 81087ee:	a201      	add	r2, pc, #4	; (adr r2, 81087f4 <UART_SetConfig+0x7c4>)
 81087f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81087f4:	0810887f 	.word	0x0810887f
 81087f8:	08108887 	.word	0x08108887
 81087fc:	081088e3 	.word	0x081088e3
 8108800:	081088e3 	.word	0x081088e3
 8108804:	0810888f 	.word	0x0810888f
 8108808:	081088e3 	.word	0x081088e3
 810880c:	081088e3 	.word	0x081088e3
 8108810:	081088e3 	.word	0x081088e3
 8108814:	0810889f 	.word	0x0810889f
 8108818:	081088e3 	.word	0x081088e3
 810881c:	081088e3 	.word	0x081088e3
 8108820:	081088e3 	.word	0x081088e3
 8108824:	081088e3 	.word	0x081088e3
 8108828:	081088e3 	.word	0x081088e3
 810882c:	081088e3 	.word	0x081088e3
 8108830:	081088e3 	.word	0x081088e3
 8108834:	081088af 	.word	0x081088af
 8108838:	081088e3 	.word	0x081088e3
 810883c:	081088e3 	.word	0x081088e3
 8108840:	081088e3 	.word	0x081088e3
 8108844:	081088e3 	.word	0x081088e3
 8108848:	081088e3 	.word	0x081088e3
 810884c:	081088e3 	.word	0x081088e3
 8108850:	081088e3 	.word	0x081088e3
 8108854:	081088e3 	.word	0x081088e3
 8108858:	081088e3 	.word	0x081088e3
 810885c:	081088e3 	.word	0x081088e3
 8108860:	081088e3 	.word	0x081088e3
 8108864:	081088e3 	.word	0x081088e3
 8108868:	081088e3 	.word	0x081088e3
 810886c:	081088e3 	.word	0x081088e3
 8108870:	081088e3 	.word	0x081088e3
 8108874:	081088d5 	.word	0x081088d5
 8108878:	2b40      	cmp	r3, #64	; 0x40
 810887a:	d02e      	beq.n	81088da <UART_SetConfig+0x8aa>
 810887c:	e031      	b.n	81088e2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810887e:	f7fc f8f1 	bl	8104a64 <HAL_RCC_GetPCLK1Freq>
 8108882:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108884:	e033      	b.n	81088ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8108886:	f7fc f903 	bl	8104a90 <HAL_RCC_GetPCLK2Freq>
 810888a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810888c:	e02f      	b.n	81088ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810888e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108892:	4618      	mov	r0, r3
 8108894:	f7fd fd40 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810889a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810889c:	e027      	b.n	81088ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810889e:	f107 0318 	add.w	r3, r7, #24
 81088a2:	4618      	mov	r0, r3
 81088a4:	f7fd fe8c 	bl	81065c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81088a8:	69fb      	ldr	r3, [r7, #28]
 81088aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81088ac:	e01f      	b.n	81088ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81088ae:	4b2d      	ldr	r3, [pc, #180]	; (8108964 <UART_SetConfig+0x934>)
 81088b0:	681b      	ldr	r3, [r3, #0]
 81088b2:	f003 0320 	and.w	r3, r3, #32
 81088b6:	2b00      	cmp	r3, #0
 81088b8:	d009      	beq.n	81088ce <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81088ba:	4b2a      	ldr	r3, [pc, #168]	; (8108964 <UART_SetConfig+0x934>)
 81088bc:	681b      	ldr	r3, [r3, #0]
 81088be:	08db      	lsrs	r3, r3, #3
 81088c0:	f003 0303 	and.w	r3, r3, #3
 81088c4:	4a24      	ldr	r2, [pc, #144]	; (8108958 <UART_SetConfig+0x928>)
 81088c6:	fa22 f303 	lsr.w	r3, r2, r3
 81088ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81088cc:	e00f      	b.n	81088ee <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 81088ce:	4b22      	ldr	r3, [pc, #136]	; (8108958 <UART_SetConfig+0x928>)
 81088d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81088d2:	e00c      	b.n	81088ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81088d4:	4b21      	ldr	r3, [pc, #132]	; (810895c <UART_SetConfig+0x92c>)
 81088d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81088d8:	e009      	b.n	81088ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81088da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81088de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81088e0:	e005      	b.n	81088ee <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 81088e2:	2300      	movs	r3, #0
 81088e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 81088e6:	2301      	movs	r3, #1
 81088e8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 81088ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 81088ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81088f0:	2b00      	cmp	r3, #0
 81088f2:	f000 80e7 	beq.w	8108ac4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81088f6:	697b      	ldr	r3, [r7, #20]
 81088f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81088fa:	4a19      	ldr	r2, [pc, #100]	; (8108960 <UART_SetConfig+0x930>)
 81088fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108900:	461a      	mov	r2, r3
 8108902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108904:	fbb3 f3f2 	udiv	r3, r3, r2
 8108908:	005a      	lsls	r2, r3, #1
 810890a:	697b      	ldr	r3, [r7, #20]
 810890c:	685b      	ldr	r3, [r3, #4]
 810890e:	085b      	lsrs	r3, r3, #1
 8108910:	441a      	add	r2, r3
 8108912:	697b      	ldr	r3, [r7, #20]
 8108914:	685b      	ldr	r3, [r3, #4]
 8108916:	fbb2 f3f3 	udiv	r3, r2, r3
 810891a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810891c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810891e:	2b0f      	cmp	r3, #15
 8108920:	d916      	bls.n	8108950 <UART_SetConfig+0x920>
 8108922:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108928:	d212      	bcs.n	8108950 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810892a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810892c:	b29b      	uxth	r3, r3
 810892e:	f023 030f 	bic.w	r3, r3, #15
 8108932:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8108934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108936:	085b      	lsrs	r3, r3, #1
 8108938:	b29b      	uxth	r3, r3
 810893a:	f003 0307 	and.w	r3, r3, #7
 810893e:	b29a      	uxth	r2, r3
 8108940:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8108942:	4313      	orrs	r3, r2
 8108944:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8108946:	697b      	ldr	r3, [r7, #20]
 8108948:	681b      	ldr	r3, [r3, #0]
 810894a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 810894c:	60da      	str	r2, [r3, #12]
 810894e:	e0b9      	b.n	8108ac4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108950:	2301      	movs	r3, #1
 8108952:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8108956:	e0b5      	b.n	8108ac4 <UART_SetConfig+0xa94>
 8108958:	03d09000 	.word	0x03d09000
 810895c:	003d0900 	.word	0x003d0900
 8108960:	08109bc4 	.word	0x08109bc4
 8108964:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8108968:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 810896c:	2b20      	cmp	r3, #32
 810896e:	dc49      	bgt.n	8108a04 <UART_SetConfig+0x9d4>
 8108970:	2b00      	cmp	r3, #0
 8108972:	db7c      	blt.n	8108a6e <UART_SetConfig+0xa3e>
 8108974:	2b20      	cmp	r3, #32
 8108976:	d87a      	bhi.n	8108a6e <UART_SetConfig+0xa3e>
 8108978:	a201      	add	r2, pc, #4	; (adr r2, 8108980 <UART_SetConfig+0x950>)
 810897a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810897e:	bf00      	nop
 8108980:	08108a0b 	.word	0x08108a0b
 8108984:	08108a13 	.word	0x08108a13
 8108988:	08108a6f 	.word	0x08108a6f
 810898c:	08108a6f 	.word	0x08108a6f
 8108990:	08108a1b 	.word	0x08108a1b
 8108994:	08108a6f 	.word	0x08108a6f
 8108998:	08108a6f 	.word	0x08108a6f
 810899c:	08108a6f 	.word	0x08108a6f
 81089a0:	08108a2b 	.word	0x08108a2b
 81089a4:	08108a6f 	.word	0x08108a6f
 81089a8:	08108a6f 	.word	0x08108a6f
 81089ac:	08108a6f 	.word	0x08108a6f
 81089b0:	08108a6f 	.word	0x08108a6f
 81089b4:	08108a6f 	.word	0x08108a6f
 81089b8:	08108a6f 	.word	0x08108a6f
 81089bc:	08108a6f 	.word	0x08108a6f
 81089c0:	08108a3b 	.word	0x08108a3b
 81089c4:	08108a6f 	.word	0x08108a6f
 81089c8:	08108a6f 	.word	0x08108a6f
 81089cc:	08108a6f 	.word	0x08108a6f
 81089d0:	08108a6f 	.word	0x08108a6f
 81089d4:	08108a6f 	.word	0x08108a6f
 81089d8:	08108a6f 	.word	0x08108a6f
 81089dc:	08108a6f 	.word	0x08108a6f
 81089e0:	08108a6f 	.word	0x08108a6f
 81089e4:	08108a6f 	.word	0x08108a6f
 81089e8:	08108a6f 	.word	0x08108a6f
 81089ec:	08108a6f 	.word	0x08108a6f
 81089f0:	08108a6f 	.word	0x08108a6f
 81089f4:	08108a6f 	.word	0x08108a6f
 81089f8:	08108a6f 	.word	0x08108a6f
 81089fc:	08108a6f 	.word	0x08108a6f
 8108a00:	08108a61 	.word	0x08108a61
 8108a04:	2b40      	cmp	r3, #64	; 0x40
 8108a06:	d02e      	beq.n	8108a66 <UART_SetConfig+0xa36>
 8108a08:	e031      	b.n	8108a6e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108a0a:	f7fc f82b 	bl	8104a64 <HAL_RCC_GetPCLK1Freq>
 8108a0e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108a10:	e033      	b.n	8108a7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8108a12:	f7fc f83d 	bl	8104a90 <HAL_RCC_GetPCLK2Freq>
 8108a16:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108a18:	e02f      	b.n	8108a7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108a1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108a1e:	4618      	mov	r0, r3
 8108a20:	f7fd fc7a 	bl	8106318 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108a26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108a28:	e027      	b.n	8108a7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108a2a:	f107 0318 	add.w	r3, r7, #24
 8108a2e:	4618      	mov	r0, r3
 8108a30:	f7fd fdc6 	bl	81065c0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108a34:	69fb      	ldr	r3, [r7, #28]
 8108a36:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108a38:	e01f      	b.n	8108a7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108a3a:	4b2d      	ldr	r3, [pc, #180]	; (8108af0 <UART_SetConfig+0xac0>)
 8108a3c:	681b      	ldr	r3, [r3, #0]
 8108a3e:	f003 0320 	and.w	r3, r3, #32
 8108a42:	2b00      	cmp	r3, #0
 8108a44:	d009      	beq.n	8108a5a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108a46:	4b2a      	ldr	r3, [pc, #168]	; (8108af0 <UART_SetConfig+0xac0>)
 8108a48:	681b      	ldr	r3, [r3, #0]
 8108a4a:	08db      	lsrs	r3, r3, #3
 8108a4c:	f003 0303 	and.w	r3, r3, #3
 8108a50:	4a28      	ldr	r2, [pc, #160]	; (8108af4 <UART_SetConfig+0xac4>)
 8108a52:	fa22 f303 	lsr.w	r3, r2, r3
 8108a56:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108a58:	e00f      	b.n	8108a7a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8108a5a:	4b26      	ldr	r3, [pc, #152]	; (8108af4 <UART_SetConfig+0xac4>)
 8108a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108a5e:	e00c      	b.n	8108a7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108a60:	4b25      	ldr	r3, [pc, #148]	; (8108af8 <UART_SetConfig+0xac8>)
 8108a62:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108a64:	e009      	b.n	8108a7a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108a66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108a6c:	e005      	b.n	8108a7a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8108a6e:	2300      	movs	r3, #0
 8108a70:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8108a72:	2301      	movs	r3, #1
 8108a74:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8108a78:	bf00      	nop
    }

    if (pclk != 0U)
 8108a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108a7c:	2b00      	cmp	r3, #0
 8108a7e:	d021      	beq.n	8108ac4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108a80:	697b      	ldr	r3, [r7, #20]
 8108a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108a84:	4a1d      	ldr	r2, [pc, #116]	; (8108afc <UART_SetConfig+0xacc>)
 8108a86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108a8a:	461a      	mov	r2, r3
 8108a8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108a8e:	fbb3 f2f2 	udiv	r2, r3, r2
 8108a92:	697b      	ldr	r3, [r7, #20]
 8108a94:	685b      	ldr	r3, [r3, #4]
 8108a96:	085b      	lsrs	r3, r3, #1
 8108a98:	441a      	add	r2, r3
 8108a9a:	697b      	ldr	r3, [r7, #20]
 8108a9c:	685b      	ldr	r3, [r3, #4]
 8108a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8108aa2:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8108aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108aa6:	2b0f      	cmp	r3, #15
 8108aa8:	d909      	bls.n	8108abe <UART_SetConfig+0xa8e>
 8108aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108aac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108ab0:	d205      	bcs.n	8108abe <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8108ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108ab4:	b29a      	uxth	r2, r3
 8108ab6:	697b      	ldr	r3, [r7, #20]
 8108ab8:	681b      	ldr	r3, [r3, #0]
 8108aba:	60da      	str	r2, [r3, #12]
 8108abc:	e002      	b.n	8108ac4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108abe:	2301      	movs	r3, #1
 8108ac0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8108ac4:	697b      	ldr	r3, [r7, #20]
 8108ac6:	2201      	movs	r2, #1
 8108ac8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8108acc:	697b      	ldr	r3, [r7, #20]
 8108ace:	2201      	movs	r2, #1
 8108ad0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8108ad4:	697b      	ldr	r3, [r7, #20]
 8108ad6:	2200      	movs	r2, #0
 8108ad8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8108ada:	697b      	ldr	r3, [r7, #20]
 8108adc:	2200      	movs	r2, #0
 8108ade:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8108ae0:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8108ae4:	4618      	mov	r0, r3
 8108ae6:	3748      	adds	r7, #72	; 0x48
 8108ae8:	46bd      	mov	sp, r7
 8108aea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8108aee:	bf00      	nop
 8108af0:	58024400 	.word	0x58024400
 8108af4:	03d09000 	.word	0x03d09000
 8108af8:	003d0900 	.word	0x003d0900
 8108afc:	08109bc4 	.word	0x08109bc4

08108b00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8108b00:	b480      	push	{r7}
 8108b02:	b083      	sub	sp, #12
 8108b04:	af00      	add	r7, sp, #0
 8108b06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8108b08:	687b      	ldr	r3, [r7, #4]
 8108b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108b0c:	f003 0301 	and.w	r3, r3, #1
 8108b10:	2b00      	cmp	r3, #0
 8108b12:	d00a      	beq.n	8108b2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8108b14:	687b      	ldr	r3, [r7, #4]
 8108b16:	681b      	ldr	r3, [r3, #0]
 8108b18:	685b      	ldr	r3, [r3, #4]
 8108b1a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8108b1e:	687b      	ldr	r3, [r7, #4]
 8108b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8108b22:	687b      	ldr	r3, [r7, #4]
 8108b24:	681b      	ldr	r3, [r3, #0]
 8108b26:	430a      	orrs	r2, r1
 8108b28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8108b2a:	687b      	ldr	r3, [r7, #4]
 8108b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108b2e:	f003 0302 	and.w	r3, r3, #2
 8108b32:	2b00      	cmp	r3, #0
 8108b34:	d00a      	beq.n	8108b4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8108b36:	687b      	ldr	r3, [r7, #4]
 8108b38:	681b      	ldr	r3, [r3, #0]
 8108b3a:	685b      	ldr	r3, [r3, #4]
 8108b3c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8108b40:	687b      	ldr	r3, [r7, #4]
 8108b42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8108b44:	687b      	ldr	r3, [r7, #4]
 8108b46:	681b      	ldr	r3, [r3, #0]
 8108b48:	430a      	orrs	r2, r1
 8108b4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8108b4c:	687b      	ldr	r3, [r7, #4]
 8108b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108b50:	f003 0304 	and.w	r3, r3, #4
 8108b54:	2b00      	cmp	r3, #0
 8108b56:	d00a      	beq.n	8108b6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8108b58:	687b      	ldr	r3, [r7, #4]
 8108b5a:	681b      	ldr	r3, [r3, #0]
 8108b5c:	685b      	ldr	r3, [r3, #4]
 8108b5e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8108b62:	687b      	ldr	r3, [r7, #4]
 8108b64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8108b66:	687b      	ldr	r3, [r7, #4]
 8108b68:	681b      	ldr	r3, [r3, #0]
 8108b6a:	430a      	orrs	r2, r1
 8108b6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8108b6e:	687b      	ldr	r3, [r7, #4]
 8108b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108b72:	f003 0308 	and.w	r3, r3, #8
 8108b76:	2b00      	cmp	r3, #0
 8108b78:	d00a      	beq.n	8108b90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8108b7a:	687b      	ldr	r3, [r7, #4]
 8108b7c:	681b      	ldr	r3, [r3, #0]
 8108b7e:	685b      	ldr	r3, [r3, #4]
 8108b80:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8108b84:	687b      	ldr	r3, [r7, #4]
 8108b86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8108b88:	687b      	ldr	r3, [r7, #4]
 8108b8a:	681b      	ldr	r3, [r3, #0]
 8108b8c:	430a      	orrs	r2, r1
 8108b8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8108b90:	687b      	ldr	r3, [r7, #4]
 8108b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108b94:	f003 0310 	and.w	r3, r3, #16
 8108b98:	2b00      	cmp	r3, #0
 8108b9a:	d00a      	beq.n	8108bb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8108b9c:	687b      	ldr	r3, [r7, #4]
 8108b9e:	681b      	ldr	r3, [r3, #0]
 8108ba0:	689b      	ldr	r3, [r3, #8]
 8108ba2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8108ba6:	687b      	ldr	r3, [r7, #4]
 8108ba8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8108baa:	687b      	ldr	r3, [r7, #4]
 8108bac:	681b      	ldr	r3, [r3, #0]
 8108bae:	430a      	orrs	r2, r1
 8108bb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8108bb2:	687b      	ldr	r3, [r7, #4]
 8108bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108bb6:	f003 0320 	and.w	r3, r3, #32
 8108bba:	2b00      	cmp	r3, #0
 8108bbc:	d00a      	beq.n	8108bd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8108bbe:	687b      	ldr	r3, [r7, #4]
 8108bc0:	681b      	ldr	r3, [r3, #0]
 8108bc2:	689b      	ldr	r3, [r3, #8]
 8108bc4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8108bc8:	687b      	ldr	r3, [r7, #4]
 8108bca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8108bcc:	687b      	ldr	r3, [r7, #4]
 8108bce:	681b      	ldr	r3, [r3, #0]
 8108bd0:	430a      	orrs	r2, r1
 8108bd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8108bd4:	687b      	ldr	r3, [r7, #4]
 8108bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108bdc:	2b00      	cmp	r3, #0
 8108bde:	d01a      	beq.n	8108c16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8108be0:	687b      	ldr	r3, [r7, #4]
 8108be2:	681b      	ldr	r3, [r3, #0]
 8108be4:	685b      	ldr	r3, [r3, #4]
 8108be6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8108bea:	687b      	ldr	r3, [r7, #4]
 8108bec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8108bee:	687b      	ldr	r3, [r7, #4]
 8108bf0:	681b      	ldr	r3, [r3, #0]
 8108bf2:	430a      	orrs	r2, r1
 8108bf4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8108bf6:	687b      	ldr	r3, [r7, #4]
 8108bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8108bfa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108bfe:	d10a      	bne.n	8108c16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8108c00:	687b      	ldr	r3, [r7, #4]
 8108c02:	681b      	ldr	r3, [r3, #0]
 8108c04:	685b      	ldr	r3, [r3, #4]
 8108c06:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8108c0a:	687b      	ldr	r3, [r7, #4]
 8108c0c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8108c0e:	687b      	ldr	r3, [r7, #4]
 8108c10:	681b      	ldr	r3, [r3, #0]
 8108c12:	430a      	orrs	r2, r1
 8108c14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8108c16:	687b      	ldr	r3, [r7, #4]
 8108c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8108c1e:	2b00      	cmp	r3, #0
 8108c20:	d00a      	beq.n	8108c38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8108c22:	687b      	ldr	r3, [r7, #4]
 8108c24:	681b      	ldr	r3, [r3, #0]
 8108c26:	685b      	ldr	r3, [r3, #4]
 8108c28:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8108c2c:	687b      	ldr	r3, [r7, #4]
 8108c2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8108c30:	687b      	ldr	r3, [r7, #4]
 8108c32:	681b      	ldr	r3, [r3, #0]
 8108c34:	430a      	orrs	r2, r1
 8108c36:	605a      	str	r2, [r3, #4]
  }
}
 8108c38:	bf00      	nop
 8108c3a:	370c      	adds	r7, #12
 8108c3c:	46bd      	mov	sp, r7
 8108c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108c42:	4770      	bx	lr

08108c44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8108c44:	b580      	push	{r7, lr}
 8108c46:	b086      	sub	sp, #24
 8108c48:	af02      	add	r7, sp, #8
 8108c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8108c4c:	687b      	ldr	r3, [r7, #4]
 8108c4e:	2200      	movs	r2, #0
 8108c50:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8108c54:	f7f9 face 	bl	81021f4 <HAL_GetTick>
 8108c58:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8108c5a:	687b      	ldr	r3, [r7, #4]
 8108c5c:	681b      	ldr	r3, [r3, #0]
 8108c5e:	681b      	ldr	r3, [r3, #0]
 8108c60:	f003 0308 	and.w	r3, r3, #8
 8108c64:	2b08      	cmp	r3, #8
 8108c66:	d10e      	bne.n	8108c86 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8108c68:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8108c6c:	9300      	str	r3, [sp, #0]
 8108c6e:	68fb      	ldr	r3, [r7, #12]
 8108c70:	2200      	movs	r2, #0
 8108c72:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8108c76:	6878      	ldr	r0, [r7, #4]
 8108c78:	f000 f82f 	bl	8108cda <UART_WaitOnFlagUntilTimeout>
 8108c7c:	4603      	mov	r3, r0
 8108c7e:	2b00      	cmp	r3, #0
 8108c80:	d001      	beq.n	8108c86 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108c82:	2303      	movs	r3, #3
 8108c84:	e025      	b.n	8108cd2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8108c86:	687b      	ldr	r3, [r7, #4]
 8108c88:	681b      	ldr	r3, [r3, #0]
 8108c8a:	681b      	ldr	r3, [r3, #0]
 8108c8c:	f003 0304 	and.w	r3, r3, #4
 8108c90:	2b04      	cmp	r3, #4
 8108c92:	d10e      	bne.n	8108cb2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8108c94:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8108c98:	9300      	str	r3, [sp, #0]
 8108c9a:	68fb      	ldr	r3, [r7, #12]
 8108c9c:	2200      	movs	r2, #0
 8108c9e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8108ca2:	6878      	ldr	r0, [r7, #4]
 8108ca4:	f000 f819 	bl	8108cda <UART_WaitOnFlagUntilTimeout>
 8108ca8:	4603      	mov	r3, r0
 8108caa:	2b00      	cmp	r3, #0
 8108cac:	d001      	beq.n	8108cb2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108cae:	2303      	movs	r3, #3
 8108cb0:	e00f      	b.n	8108cd2 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8108cb2:	687b      	ldr	r3, [r7, #4]
 8108cb4:	2220      	movs	r2, #32
 8108cb6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8108cba:	687b      	ldr	r3, [r7, #4]
 8108cbc:	2220      	movs	r2, #32
 8108cbe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8108cc2:	687b      	ldr	r3, [r7, #4]
 8108cc4:	2200      	movs	r2, #0
 8108cc6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8108cc8:	687b      	ldr	r3, [r7, #4]
 8108cca:	2200      	movs	r2, #0
 8108ccc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108cd0:	2300      	movs	r3, #0
}
 8108cd2:	4618      	mov	r0, r3
 8108cd4:	3710      	adds	r7, #16
 8108cd6:	46bd      	mov	sp, r7
 8108cd8:	bd80      	pop	{r7, pc}

08108cda <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8108cda:	b580      	push	{r7, lr}
 8108cdc:	b09c      	sub	sp, #112	; 0x70
 8108cde:	af00      	add	r7, sp, #0
 8108ce0:	60f8      	str	r0, [r7, #12]
 8108ce2:	60b9      	str	r1, [r7, #8]
 8108ce4:	603b      	str	r3, [r7, #0]
 8108ce6:	4613      	mov	r3, r2
 8108ce8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8108cea:	e0a9      	b.n	8108e40 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8108cec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8108cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108cf2:	f000 80a5 	beq.w	8108e40 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8108cf6:	f7f9 fa7d 	bl	81021f4 <HAL_GetTick>
 8108cfa:	4602      	mov	r2, r0
 8108cfc:	683b      	ldr	r3, [r7, #0]
 8108cfe:	1ad3      	subs	r3, r2, r3
 8108d00:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8108d02:	429a      	cmp	r2, r3
 8108d04:	d302      	bcc.n	8108d0c <UART_WaitOnFlagUntilTimeout+0x32>
 8108d06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8108d08:	2b00      	cmp	r3, #0
 8108d0a:	d140      	bne.n	8108d8e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8108d0c:	68fb      	ldr	r3, [r7, #12]
 8108d0e:	681b      	ldr	r3, [r3, #0]
 8108d10:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108d12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8108d14:	e853 3f00 	ldrex	r3, [r3]
 8108d18:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8108d1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8108d1c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8108d20:	667b      	str	r3, [r7, #100]	; 0x64
 8108d22:	68fb      	ldr	r3, [r7, #12]
 8108d24:	681b      	ldr	r3, [r3, #0]
 8108d26:	461a      	mov	r2, r3
 8108d28:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8108d2a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8108d2c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108d2e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8108d30:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8108d32:	e841 2300 	strex	r3, r2, [r1]
 8108d36:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8108d38:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8108d3a:	2b00      	cmp	r3, #0
 8108d3c:	d1e6      	bne.n	8108d0c <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108d3e:	68fb      	ldr	r3, [r7, #12]
 8108d40:	681b      	ldr	r3, [r3, #0]
 8108d42:	3308      	adds	r3, #8
 8108d44:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108d46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108d48:	e853 3f00 	ldrex	r3, [r3]
 8108d4c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8108d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108d50:	f023 0301 	bic.w	r3, r3, #1
 8108d54:	663b      	str	r3, [r7, #96]	; 0x60
 8108d56:	68fb      	ldr	r3, [r7, #12]
 8108d58:	681b      	ldr	r3, [r3, #0]
 8108d5a:	3308      	adds	r3, #8
 8108d5c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8108d5e:	64ba      	str	r2, [r7, #72]	; 0x48
 8108d60:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108d62:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8108d64:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8108d66:	e841 2300 	strex	r3, r2, [r1]
 8108d6a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8108d6c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8108d6e:	2b00      	cmp	r3, #0
 8108d70:	d1e5      	bne.n	8108d3e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8108d72:	68fb      	ldr	r3, [r7, #12]
 8108d74:	2220      	movs	r2, #32
 8108d76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8108d7a:	68fb      	ldr	r3, [r7, #12]
 8108d7c:	2220      	movs	r2, #32
 8108d7e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8108d82:	68fb      	ldr	r3, [r7, #12]
 8108d84:	2200      	movs	r2, #0
 8108d86:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8108d8a:	2303      	movs	r3, #3
 8108d8c:	e069      	b.n	8108e62 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8108d8e:	68fb      	ldr	r3, [r7, #12]
 8108d90:	681b      	ldr	r3, [r3, #0]
 8108d92:	681b      	ldr	r3, [r3, #0]
 8108d94:	f003 0304 	and.w	r3, r3, #4
 8108d98:	2b00      	cmp	r3, #0
 8108d9a:	d051      	beq.n	8108e40 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8108d9c:	68fb      	ldr	r3, [r7, #12]
 8108d9e:	681b      	ldr	r3, [r3, #0]
 8108da0:	69db      	ldr	r3, [r3, #28]
 8108da2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8108da6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8108daa:	d149      	bne.n	8108e40 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8108dac:	68fb      	ldr	r3, [r7, #12]
 8108dae:	681b      	ldr	r3, [r3, #0]
 8108db0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8108db4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8108db6:	68fb      	ldr	r3, [r7, #12]
 8108db8:	681b      	ldr	r3, [r3, #0]
 8108dba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108dbe:	e853 3f00 	ldrex	r3, [r3]
 8108dc2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8108dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108dc6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8108dca:	66fb      	str	r3, [r7, #108]	; 0x6c
 8108dcc:	68fb      	ldr	r3, [r7, #12]
 8108dce:	681b      	ldr	r3, [r3, #0]
 8108dd0:	461a      	mov	r2, r3
 8108dd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8108dd4:	637b      	str	r3, [r7, #52]	; 0x34
 8108dd6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108dd8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8108dda:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8108ddc:	e841 2300 	strex	r3, r2, [r1]
 8108de0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8108de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108de4:	2b00      	cmp	r3, #0
 8108de6:	d1e6      	bne.n	8108db6 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8108de8:	68fb      	ldr	r3, [r7, #12]
 8108dea:	681b      	ldr	r3, [r3, #0]
 8108dec:	3308      	adds	r3, #8
 8108dee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108df0:	697b      	ldr	r3, [r7, #20]
 8108df2:	e853 3f00 	ldrex	r3, [r3]
 8108df6:	613b      	str	r3, [r7, #16]
   return(result);
 8108df8:	693b      	ldr	r3, [r7, #16]
 8108dfa:	f023 0301 	bic.w	r3, r3, #1
 8108dfe:	66bb      	str	r3, [r7, #104]	; 0x68
 8108e00:	68fb      	ldr	r3, [r7, #12]
 8108e02:	681b      	ldr	r3, [r3, #0]
 8108e04:	3308      	adds	r3, #8
 8108e06:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8108e08:	623a      	str	r2, [r7, #32]
 8108e0a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108e0c:	69f9      	ldr	r1, [r7, #28]
 8108e0e:	6a3a      	ldr	r2, [r7, #32]
 8108e10:	e841 2300 	strex	r3, r2, [r1]
 8108e14:	61bb      	str	r3, [r7, #24]
   return(result);
 8108e16:	69bb      	ldr	r3, [r7, #24]
 8108e18:	2b00      	cmp	r3, #0
 8108e1a:	d1e5      	bne.n	8108de8 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8108e1c:	68fb      	ldr	r3, [r7, #12]
 8108e1e:	2220      	movs	r2, #32
 8108e20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8108e24:	68fb      	ldr	r3, [r7, #12]
 8108e26:	2220      	movs	r2, #32
 8108e28:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8108e2c:	68fb      	ldr	r3, [r7, #12]
 8108e2e:	2220      	movs	r2, #32
 8108e30:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8108e34:	68fb      	ldr	r3, [r7, #12]
 8108e36:	2200      	movs	r2, #0
 8108e38:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8108e3c:	2303      	movs	r3, #3
 8108e3e:	e010      	b.n	8108e62 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8108e40:	68fb      	ldr	r3, [r7, #12]
 8108e42:	681b      	ldr	r3, [r3, #0]
 8108e44:	69da      	ldr	r2, [r3, #28]
 8108e46:	68bb      	ldr	r3, [r7, #8]
 8108e48:	4013      	ands	r3, r2
 8108e4a:	68ba      	ldr	r2, [r7, #8]
 8108e4c:	429a      	cmp	r2, r3
 8108e4e:	bf0c      	ite	eq
 8108e50:	2301      	moveq	r3, #1
 8108e52:	2300      	movne	r3, #0
 8108e54:	b2db      	uxtb	r3, r3
 8108e56:	461a      	mov	r2, r3
 8108e58:	79fb      	ldrb	r3, [r7, #7]
 8108e5a:	429a      	cmp	r2, r3
 8108e5c:	f43f af46 	beq.w	8108cec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8108e60:	2300      	movs	r3, #0
}
 8108e62:	4618      	mov	r0, r3
 8108e64:	3770      	adds	r7, #112	; 0x70
 8108e66:	46bd      	mov	sp, r7
 8108e68:	bd80      	pop	{r7, pc}

08108e6a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8108e6a:	b480      	push	{r7}
 8108e6c:	b085      	sub	sp, #20
 8108e6e:	af00      	add	r7, sp, #0
 8108e70:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108e72:	687b      	ldr	r3, [r7, #4]
 8108e74:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8108e78:	2b01      	cmp	r3, #1
 8108e7a:	d101      	bne.n	8108e80 <HAL_UARTEx_DisableFifoMode+0x16>
 8108e7c:	2302      	movs	r3, #2
 8108e7e:	e027      	b.n	8108ed0 <HAL_UARTEx_DisableFifoMode+0x66>
 8108e80:	687b      	ldr	r3, [r7, #4]
 8108e82:	2201      	movs	r2, #1
 8108e84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8108e88:	687b      	ldr	r3, [r7, #4]
 8108e8a:	2224      	movs	r2, #36	; 0x24
 8108e8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108e90:	687b      	ldr	r3, [r7, #4]
 8108e92:	681b      	ldr	r3, [r3, #0]
 8108e94:	681b      	ldr	r3, [r3, #0]
 8108e96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108e98:	687b      	ldr	r3, [r7, #4]
 8108e9a:	681b      	ldr	r3, [r3, #0]
 8108e9c:	681a      	ldr	r2, [r3, #0]
 8108e9e:	687b      	ldr	r3, [r7, #4]
 8108ea0:	681b      	ldr	r3, [r3, #0]
 8108ea2:	f022 0201 	bic.w	r2, r2, #1
 8108ea6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8108ea8:	68fb      	ldr	r3, [r7, #12]
 8108eaa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8108eae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8108eb0:	687b      	ldr	r3, [r7, #4]
 8108eb2:	2200      	movs	r2, #0
 8108eb4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108eb6:	687b      	ldr	r3, [r7, #4]
 8108eb8:	681b      	ldr	r3, [r3, #0]
 8108eba:	68fa      	ldr	r2, [r7, #12]
 8108ebc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108ebe:	687b      	ldr	r3, [r7, #4]
 8108ec0:	2220      	movs	r2, #32
 8108ec2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108ec6:	687b      	ldr	r3, [r7, #4]
 8108ec8:	2200      	movs	r2, #0
 8108eca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108ece:	2300      	movs	r3, #0
}
 8108ed0:	4618      	mov	r0, r3
 8108ed2:	3714      	adds	r7, #20
 8108ed4:	46bd      	mov	sp, r7
 8108ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108eda:	4770      	bx	lr

08108edc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8108edc:	b580      	push	{r7, lr}
 8108ede:	b084      	sub	sp, #16
 8108ee0:	af00      	add	r7, sp, #0
 8108ee2:	6078      	str	r0, [r7, #4]
 8108ee4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108ee6:	687b      	ldr	r3, [r7, #4]
 8108ee8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8108eec:	2b01      	cmp	r3, #1
 8108eee:	d101      	bne.n	8108ef4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8108ef0:	2302      	movs	r3, #2
 8108ef2:	e02d      	b.n	8108f50 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8108ef4:	687b      	ldr	r3, [r7, #4]
 8108ef6:	2201      	movs	r2, #1
 8108ef8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8108efc:	687b      	ldr	r3, [r7, #4]
 8108efe:	2224      	movs	r2, #36	; 0x24
 8108f00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108f04:	687b      	ldr	r3, [r7, #4]
 8108f06:	681b      	ldr	r3, [r3, #0]
 8108f08:	681b      	ldr	r3, [r3, #0]
 8108f0a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108f0c:	687b      	ldr	r3, [r7, #4]
 8108f0e:	681b      	ldr	r3, [r3, #0]
 8108f10:	681a      	ldr	r2, [r3, #0]
 8108f12:	687b      	ldr	r3, [r7, #4]
 8108f14:	681b      	ldr	r3, [r3, #0]
 8108f16:	f022 0201 	bic.w	r2, r2, #1
 8108f1a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8108f1c:	687b      	ldr	r3, [r7, #4]
 8108f1e:	681b      	ldr	r3, [r3, #0]
 8108f20:	689b      	ldr	r3, [r3, #8]
 8108f22:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8108f26:	687b      	ldr	r3, [r7, #4]
 8108f28:	681b      	ldr	r3, [r3, #0]
 8108f2a:	683a      	ldr	r2, [r7, #0]
 8108f2c:	430a      	orrs	r2, r1
 8108f2e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8108f30:	6878      	ldr	r0, [r7, #4]
 8108f32:	f000 f84f 	bl	8108fd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108f36:	687b      	ldr	r3, [r7, #4]
 8108f38:	681b      	ldr	r3, [r3, #0]
 8108f3a:	68fa      	ldr	r2, [r7, #12]
 8108f3c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108f3e:	687b      	ldr	r3, [r7, #4]
 8108f40:	2220      	movs	r2, #32
 8108f42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108f46:	687b      	ldr	r3, [r7, #4]
 8108f48:	2200      	movs	r2, #0
 8108f4a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108f4e:	2300      	movs	r3, #0
}
 8108f50:	4618      	mov	r0, r3
 8108f52:	3710      	adds	r7, #16
 8108f54:	46bd      	mov	sp, r7
 8108f56:	bd80      	pop	{r7, pc}

08108f58 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8108f58:	b580      	push	{r7, lr}
 8108f5a:	b084      	sub	sp, #16
 8108f5c:	af00      	add	r7, sp, #0
 8108f5e:	6078      	str	r0, [r7, #4]
 8108f60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108f62:	687b      	ldr	r3, [r7, #4]
 8108f64:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8108f68:	2b01      	cmp	r3, #1
 8108f6a:	d101      	bne.n	8108f70 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8108f6c:	2302      	movs	r3, #2
 8108f6e:	e02d      	b.n	8108fcc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8108f70:	687b      	ldr	r3, [r7, #4]
 8108f72:	2201      	movs	r2, #1
 8108f74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8108f78:	687b      	ldr	r3, [r7, #4]
 8108f7a:	2224      	movs	r2, #36	; 0x24
 8108f7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108f80:	687b      	ldr	r3, [r7, #4]
 8108f82:	681b      	ldr	r3, [r3, #0]
 8108f84:	681b      	ldr	r3, [r3, #0]
 8108f86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108f88:	687b      	ldr	r3, [r7, #4]
 8108f8a:	681b      	ldr	r3, [r3, #0]
 8108f8c:	681a      	ldr	r2, [r3, #0]
 8108f8e:	687b      	ldr	r3, [r7, #4]
 8108f90:	681b      	ldr	r3, [r3, #0]
 8108f92:	f022 0201 	bic.w	r2, r2, #1
 8108f96:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8108f98:	687b      	ldr	r3, [r7, #4]
 8108f9a:	681b      	ldr	r3, [r3, #0]
 8108f9c:	689b      	ldr	r3, [r3, #8]
 8108f9e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8108fa2:	687b      	ldr	r3, [r7, #4]
 8108fa4:	681b      	ldr	r3, [r3, #0]
 8108fa6:	683a      	ldr	r2, [r7, #0]
 8108fa8:	430a      	orrs	r2, r1
 8108faa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8108fac:	6878      	ldr	r0, [r7, #4]
 8108fae:	f000 f811 	bl	8108fd4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108fb2:	687b      	ldr	r3, [r7, #4]
 8108fb4:	681b      	ldr	r3, [r3, #0]
 8108fb6:	68fa      	ldr	r2, [r7, #12]
 8108fb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108fba:	687b      	ldr	r3, [r7, #4]
 8108fbc:	2220      	movs	r2, #32
 8108fbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108fc2:	687b      	ldr	r3, [r7, #4]
 8108fc4:	2200      	movs	r2, #0
 8108fc6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108fca:	2300      	movs	r3, #0
}
 8108fcc:	4618      	mov	r0, r3
 8108fce:	3710      	adds	r7, #16
 8108fd0:	46bd      	mov	sp, r7
 8108fd2:	bd80      	pop	{r7, pc}

08108fd4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8108fd4:	b480      	push	{r7}
 8108fd6:	b085      	sub	sp, #20
 8108fd8:	af00      	add	r7, sp, #0
 8108fda:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8108fdc:	687b      	ldr	r3, [r7, #4]
 8108fde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108fe0:	2b00      	cmp	r3, #0
 8108fe2:	d108      	bne.n	8108ff6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8108fe4:	687b      	ldr	r3, [r7, #4]
 8108fe6:	2201      	movs	r2, #1
 8108fe8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8108fec:	687b      	ldr	r3, [r7, #4]
 8108fee:	2201      	movs	r2, #1
 8108ff0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8108ff4:	e031      	b.n	810905a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8108ff6:	2310      	movs	r3, #16
 8108ff8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8108ffa:	2310      	movs	r3, #16
 8108ffc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8108ffe:	687b      	ldr	r3, [r7, #4]
 8109000:	681b      	ldr	r3, [r3, #0]
 8109002:	689b      	ldr	r3, [r3, #8]
 8109004:	0e5b      	lsrs	r3, r3, #25
 8109006:	b2db      	uxtb	r3, r3
 8109008:	f003 0307 	and.w	r3, r3, #7
 810900c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810900e:	687b      	ldr	r3, [r7, #4]
 8109010:	681b      	ldr	r3, [r3, #0]
 8109012:	689b      	ldr	r3, [r3, #8]
 8109014:	0f5b      	lsrs	r3, r3, #29
 8109016:	b2db      	uxtb	r3, r3
 8109018:	f003 0307 	and.w	r3, r3, #7
 810901c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810901e:	7bbb      	ldrb	r3, [r7, #14]
 8109020:	7b3a      	ldrb	r2, [r7, #12]
 8109022:	4911      	ldr	r1, [pc, #68]	; (8109068 <UARTEx_SetNbDataToProcess+0x94>)
 8109024:	5c8a      	ldrb	r2, [r1, r2]
 8109026:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 810902a:	7b3a      	ldrb	r2, [r7, #12]
 810902c:	490f      	ldr	r1, [pc, #60]	; (810906c <UARTEx_SetNbDataToProcess+0x98>)
 810902e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8109030:	fb93 f3f2 	sdiv	r3, r3, r2
 8109034:	b29a      	uxth	r2, r3
 8109036:	687b      	ldr	r3, [r7, #4]
 8109038:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810903c:	7bfb      	ldrb	r3, [r7, #15]
 810903e:	7b7a      	ldrb	r2, [r7, #13]
 8109040:	4909      	ldr	r1, [pc, #36]	; (8109068 <UARTEx_SetNbDataToProcess+0x94>)
 8109042:	5c8a      	ldrb	r2, [r1, r2]
 8109044:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8109048:	7b7a      	ldrb	r2, [r7, #13]
 810904a:	4908      	ldr	r1, [pc, #32]	; (810906c <UARTEx_SetNbDataToProcess+0x98>)
 810904c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810904e:	fb93 f3f2 	sdiv	r3, r3, r2
 8109052:	b29a      	uxth	r2, r3
 8109054:	687b      	ldr	r3, [r7, #4]
 8109056:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 810905a:	bf00      	nop
 810905c:	3714      	adds	r7, #20
 810905e:	46bd      	mov	sp, r7
 8109060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109064:	4770      	bx	lr
 8109066:	bf00      	nop
 8109068:	08109bdc 	.word	0x08109bdc
 810906c:	08109be4 	.word	0x08109be4

08109070 <__libc_init_array>:
 8109070:	b570      	push	{r4, r5, r6, lr}
 8109072:	4d0d      	ldr	r5, [pc, #52]	; (81090a8 <__libc_init_array+0x38>)
 8109074:	4c0d      	ldr	r4, [pc, #52]	; (81090ac <__libc_init_array+0x3c>)
 8109076:	1b64      	subs	r4, r4, r5
 8109078:	10a4      	asrs	r4, r4, #2
 810907a:	2600      	movs	r6, #0
 810907c:	42a6      	cmp	r6, r4
 810907e:	d109      	bne.n	8109094 <__libc_init_array+0x24>
 8109080:	4d0b      	ldr	r5, [pc, #44]	; (81090b0 <__libc_init_array+0x40>)
 8109082:	4c0c      	ldr	r4, [pc, #48]	; (81090b4 <__libc_init_array+0x44>)
 8109084:	f000 fcc0 	bl	8109a08 <_init>
 8109088:	1b64      	subs	r4, r4, r5
 810908a:	10a4      	asrs	r4, r4, #2
 810908c:	2600      	movs	r6, #0
 810908e:	42a6      	cmp	r6, r4
 8109090:	d105      	bne.n	810909e <__libc_init_array+0x2e>
 8109092:	bd70      	pop	{r4, r5, r6, pc}
 8109094:	f855 3b04 	ldr.w	r3, [r5], #4
 8109098:	4798      	blx	r3
 810909a:	3601      	adds	r6, #1
 810909c:	e7ee      	b.n	810907c <__libc_init_array+0xc>
 810909e:	f855 3b04 	ldr.w	r3, [r5], #4
 81090a2:	4798      	blx	r3
 81090a4:	3601      	adds	r6, #1
 81090a6:	e7f2      	b.n	810908e <__libc_init_array+0x1e>
 81090a8:	08109c28 	.word	0x08109c28
 81090ac:	08109c28 	.word	0x08109c28
 81090b0:	08109c28 	.word	0x08109c28
 81090b4:	08109c2c 	.word	0x08109c2c

081090b8 <memset>:
 81090b8:	4402      	add	r2, r0
 81090ba:	4603      	mov	r3, r0
 81090bc:	4293      	cmp	r3, r2
 81090be:	d100      	bne.n	81090c2 <memset+0xa>
 81090c0:	4770      	bx	lr
 81090c2:	f803 1b01 	strb.w	r1, [r3], #1
 81090c6:	e7f9      	b.n	81090bc <memset+0x4>

081090c8 <siprintf>:
 81090c8:	b40e      	push	{r1, r2, r3}
 81090ca:	b500      	push	{lr}
 81090cc:	b09c      	sub	sp, #112	; 0x70
 81090ce:	ab1d      	add	r3, sp, #116	; 0x74
 81090d0:	9002      	str	r0, [sp, #8]
 81090d2:	9006      	str	r0, [sp, #24]
 81090d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 81090d8:	4809      	ldr	r0, [pc, #36]	; (8109100 <siprintf+0x38>)
 81090da:	9107      	str	r1, [sp, #28]
 81090dc:	9104      	str	r1, [sp, #16]
 81090de:	4909      	ldr	r1, [pc, #36]	; (8109104 <siprintf+0x3c>)
 81090e0:	f853 2b04 	ldr.w	r2, [r3], #4
 81090e4:	9105      	str	r1, [sp, #20]
 81090e6:	6800      	ldr	r0, [r0, #0]
 81090e8:	9301      	str	r3, [sp, #4]
 81090ea:	a902      	add	r1, sp, #8
 81090ec:	f000 f868 	bl	81091c0 <_svfiprintf_r>
 81090f0:	9b02      	ldr	r3, [sp, #8]
 81090f2:	2200      	movs	r2, #0
 81090f4:	701a      	strb	r2, [r3, #0]
 81090f6:	b01c      	add	sp, #112	; 0x70
 81090f8:	f85d eb04 	ldr.w	lr, [sp], #4
 81090fc:	b003      	add	sp, #12
 81090fe:	4770      	bx	lr
 8109100:	10000010 	.word	0x10000010
 8109104:	ffff0208 	.word	0xffff0208

08109108 <__ssputs_r>:
 8109108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810910c:	688e      	ldr	r6, [r1, #8]
 810910e:	429e      	cmp	r6, r3
 8109110:	4682      	mov	sl, r0
 8109112:	460c      	mov	r4, r1
 8109114:	4690      	mov	r8, r2
 8109116:	461f      	mov	r7, r3
 8109118:	d838      	bhi.n	810918c <__ssputs_r+0x84>
 810911a:	898a      	ldrh	r2, [r1, #12]
 810911c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8109120:	d032      	beq.n	8109188 <__ssputs_r+0x80>
 8109122:	6825      	ldr	r5, [r4, #0]
 8109124:	6909      	ldr	r1, [r1, #16]
 8109126:	eba5 0901 	sub.w	r9, r5, r1
 810912a:	6965      	ldr	r5, [r4, #20]
 810912c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8109130:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8109134:	3301      	adds	r3, #1
 8109136:	444b      	add	r3, r9
 8109138:	106d      	asrs	r5, r5, #1
 810913a:	429d      	cmp	r5, r3
 810913c:	bf38      	it	cc
 810913e:	461d      	movcc	r5, r3
 8109140:	0553      	lsls	r3, r2, #21
 8109142:	d531      	bpl.n	81091a8 <__ssputs_r+0xa0>
 8109144:	4629      	mov	r1, r5
 8109146:	f000 fb63 	bl	8109810 <_malloc_r>
 810914a:	4606      	mov	r6, r0
 810914c:	b950      	cbnz	r0, 8109164 <__ssputs_r+0x5c>
 810914e:	230c      	movs	r3, #12
 8109150:	f8ca 3000 	str.w	r3, [sl]
 8109154:	89a3      	ldrh	r3, [r4, #12]
 8109156:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810915a:	81a3      	strh	r3, [r4, #12]
 810915c:	f04f 30ff 	mov.w	r0, #4294967295
 8109160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8109164:	6921      	ldr	r1, [r4, #16]
 8109166:	464a      	mov	r2, r9
 8109168:	f000 fabe 	bl	81096e8 <memcpy>
 810916c:	89a3      	ldrh	r3, [r4, #12]
 810916e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8109172:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8109176:	81a3      	strh	r3, [r4, #12]
 8109178:	6126      	str	r6, [r4, #16]
 810917a:	6165      	str	r5, [r4, #20]
 810917c:	444e      	add	r6, r9
 810917e:	eba5 0509 	sub.w	r5, r5, r9
 8109182:	6026      	str	r6, [r4, #0]
 8109184:	60a5      	str	r5, [r4, #8]
 8109186:	463e      	mov	r6, r7
 8109188:	42be      	cmp	r6, r7
 810918a:	d900      	bls.n	810918e <__ssputs_r+0x86>
 810918c:	463e      	mov	r6, r7
 810918e:	6820      	ldr	r0, [r4, #0]
 8109190:	4632      	mov	r2, r6
 8109192:	4641      	mov	r1, r8
 8109194:	f000 fab6 	bl	8109704 <memmove>
 8109198:	68a3      	ldr	r3, [r4, #8]
 810919a:	1b9b      	subs	r3, r3, r6
 810919c:	60a3      	str	r3, [r4, #8]
 810919e:	6823      	ldr	r3, [r4, #0]
 81091a0:	4433      	add	r3, r6
 81091a2:	6023      	str	r3, [r4, #0]
 81091a4:	2000      	movs	r0, #0
 81091a6:	e7db      	b.n	8109160 <__ssputs_r+0x58>
 81091a8:	462a      	mov	r2, r5
 81091aa:	f000 fba5 	bl	81098f8 <_realloc_r>
 81091ae:	4606      	mov	r6, r0
 81091b0:	2800      	cmp	r0, #0
 81091b2:	d1e1      	bne.n	8109178 <__ssputs_r+0x70>
 81091b4:	6921      	ldr	r1, [r4, #16]
 81091b6:	4650      	mov	r0, sl
 81091b8:	f000 fabe 	bl	8109738 <_free_r>
 81091bc:	e7c7      	b.n	810914e <__ssputs_r+0x46>
	...

081091c0 <_svfiprintf_r>:
 81091c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81091c4:	4698      	mov	r8, r3
 81091c6:	898b      	ldrh	r3, [r1, #12]
 81091c8:	061b      	lsls	r3, r3, #24
 81091ca:	b09d      	sub	sp, #116	; 0x74
 81091cc:	4607      	mov	r7, r0
 81091ce:	460d      	mov	r5, r1
 81091d0:	4614      	mov	r4, r2
 81091d2:	d50e      	bpl.n	81091f2 <_svfiprintf_r+0x32>
 81091d4:	690b      	ldr	r3, [r1, #16]
 81091d6:	b963      	cbnz	r3, 81091f2 <_svfiprintf_r+0x32>
 81091d8:	2140      	movs	r1, #64	; 0x40
 81091da:	f000 fb19 	bl	8109810 <_malloc_r>
 81091de:	6028      	str	r0, [r5, #0]
 81091e0:	6128      	str	r0, [r5, #16]
 81091e2:	b920      	cbnz	r0, 81091ee <_svfiprintf_r+0x2e>
 81091e4:	230c      	movs	r3, #12
 81091e6:	603b      	str	r3, [r7, #0]
 81091e8:	f04f 30ff 	mov.w	r0, #4294967295
 81091ec:	e0d1      	b.n	8109392 <_svfiprintf_r+0x1d2>
 81091ee:	2340      	movs	r3, #64	; 0x40
 81091f0:	616b      	str	r3, [r5, #20]
 81091f2:	2300      	movs	r3, #0
 81091f4:	9309      	str	r3, [sp, #36]	; 0x24
 81091f6:	2320      	movs	r3, #32
 81091f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 81091fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8109200:	2330      	movs	r3, #48	; 0x30
 8109202:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 81093ac <_svfiprintf_r+0x1ec>
 8109206:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810920a:	f04f 0901 	mov.w	r9, #1
 810920e:	4623      	mov	r3, r4
 8109210:	469a      	mov	sl, r3
 8109212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8109216:	b10a      	cbz	r2, 810921c <_svfiprintf_r+0x5c>
 8109218:	2a25      	cmp	r2, #37	; 0x25
 810921a:	d1f9      	bne.n	8109210 <_svfiprintf_r+0x50>
 810921c:	ebba 0b04 	subs.w	fp, sl, r4
 8109220:	d00b      	beq.n	810923a <_svfiprintf_r+0x7a>
 8109222:	465b      	mov	r3, fp
 8109224:	4622      	mov	r2, r4
 8109226:	4629      	mov	r1, r5
 8109228:	4638      	mov	r0, r7
 810922a:	f7ff ff6d 	bl	8109108 <__ssputs_r>
 810922e:	3001      	adds	r0, #1
 8109230:	f000 80aa 	beq.w	8109388 <_svfiprintf_r+0x1c8>
 8109234:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8109236:	445a      	add	r2, fp
 8109238:	9209      	str	r2, [sp, #36]	; 0x24
 810923a:	f89a 3000 	ldrb.w	r3, [sl]
 810923e:	2b00      	cmp	r3, #0
 8109240:	f000 80a2 	beq.w	8109388 <_svfiprintf_r+0x1c8>
 8109244:	2300      	movs	r3, #0
 8109246:	f04f 32ff 	mov.w	r2, #4294967295
 810924a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810924e:	f10a 0a01 	add.w	sl, sl, #1
 8109252:	9304      	str	r3, [sp, #16]
 8109254:	9307      	str	r3, [sp, #28]
 8109256:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810925a:	931a      	str	r3, [sp, #104]	; 0x68
 810925c:	4654      	mov	r4, sl
 810925e:	2205      	movs	r2, #5
 8109260:	f814 1b01 	ldrb.w	r1, [r4], #1
 8109264:	4851      	ldr	r0, [pc, #324]	; (81093ac <_svfiprintf_r+0x1ec>)
 8109266:	f7f7 f83b 	bl	81002e0 <memchr>
 810926a:	9a04      	ldr	r2, [sp, #16]
 810926c:	b9d8      	cbnz	r0, 81092a6 <_svfiprintf_r+0xe6>
 810926e:	06d0      	lsls	r0, r2, #27
 8109270:	bf44      	itt	mi
 8109272:	2320      	movmi	r3, #32
 8109274:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8109278:	0711      	lsls	r1, r2, #28
 810927a:	bf44      	itt	mi
 810927c:	232b      	movmi	r3, #43	; 0x2b
 810927e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8109282:	f89a 3000 	ldrb.w	r3, [sl]
 8109286:	2b2a      	cmp	r3, #42	; 0x2a
 8109288:	d015      	beq.n	81092b6 <_svfiprintf_r+0xf6>
 810928a:	9a07      	ldr	r2, [sp, #28]
 810928c:	4654      	mov	r4, sl
 810928e:	2000      	movs	r0, #0
 8109290:	f04f 0c0a 	mov.w	ip, #10
 8109294:	4621      	mov	r1, r4
 8109296:	f811 3b01 	ldrb.w	r3, [r1], #1
 810929a:	3b30      	subs	r3, #48	; 0x30
 810929c:	2b09      	cmp	r3, #9
 810929e:	d94e      	bls.n	810933e <_svfiprintf_r+0x17e>
 81092a0:	b1b0      	cbz	r0, 81092d0 <_svfiprintf_r+0x110>
 81092a2:	9207      	str	r2, [sp, #28]
 81092a4:	e014      	b.n	81092d0 <_svfiprintf_r+0x110>
 81092a6:	eba0 0308 	sub.w	r3, r0, r8
 81092aa:	fa09 f303 	lsl.w	r3, r9, r3
 81092ae:	4313      	orrs	r3, r2
 81092b0:	9304      	str	r3, [sp, #16]
 81092b2:	46a2      	mov	sl, r4
 81092b4:	e7d2      	b.n	810925c <_svfiprintf_r+0x9c>
 81092b6:	9b03      	ldr	r3, [sp, #12]
 81092b8:	1d19      	adds	r1, r3, #4
 81092ba:	681b      	ldr	r3, [r3, #0]
 81092bc:	9103      	str	r1, [sp, #12]
 81092be:	2b00      	cmp	r3, #0
 81092c0:	bfbb      	ittet	lt
 81092c2:	425b      	neglt	r3, r3
 81092c4:	f042 0202 	orrlt.w	r2, r2, #2
 81092c8:	9307      	strge	r3, [sp, #28]
 81092ca:	9307      	strlt	r3, [sp, #28]
 81092cc:	bfb8      	it	lt
 81092ce:	9204      	strlt	r2, [sp, #16]
 81092d0:	7823      	ldrb	r3, [r4, #0]
 81092d2:	2b2e      	cmp	r3, #46	; 0x2e
 81092d4:	d10c      	bne.n	81092f0 <_svfiprintf_r+0x130>
 81092d6:	7863      	ldrb	r3, [r4, #1]
 81092d8:	2b2a      	cmp	r3, #42	; 0x2a
 81092da:	d135      	bne.n	8109348 <_svfiprintf_r+0x188>
 81092dc:	9b03      	ldr	r3, [sp, #12]
 81092de:	1d1a      	adds	r2, r3, #4
 81092e0:	681b      	ldr	r3, [r3, #0]
 81092e2:	9203      	str	r2, [sp, #12]
 81092e4:	2b00      	cmp	r3, #0
 81092e6:	bfb8      	it	lt
 81092e8:	f04f 33ff 	movlt.w	r3, #4294967295
 81092ec:	3402      	adds	r4, #2
 81092ee:	9305      	str	r3, [sp, #20]
 81092f0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 81093bc <_svfiprintf_r+0x1fc>
 81092f4:	7821      	ldrb	r1, [r4, #0]
 81092f6:	2203      	movs	r2, #3
 81092f8:	4650      	mov	r0, sl
 81092fa:	f7f6 fff1 	bl	81002e0 <memchr>
 81092fe:	b140      	cbz	r0, 8109312 <_svfiprintf_r+0x152>
 8109300:	2340      	movs	r3, #64	; 0x40
 8109302:	eba0 000a 	sub.w	r0, r0, sl
 8109306:	fa03 f000 	lsl.w	r0, r3, r0
 810930a:	9b04      	ldr	r3, [sp, #16]
 810930c:	4303      	orrs	r3, r0
 810930e:	3401      	adds	r4, #1
 8109310:	9304      	str	r3, [sp, #16]
 8109312:	f814 1b01 	ldrb.w	r1, [r4], #1
 8109316:	4826      	ldr	r0, [pc, #152]	; (81093b0 <_svfiprintf_r+0x1f0>)
 8109318:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810931c:	2206      	movs	r2, #6
 810931e:	f7f6 ffdf 	bl	81002e0 <memchr>
 8109322:	2800      	cmp	r0, #0
 8109324:	d038      	beq.n	8109398 <_svfiprintf_r+0x1d8>
 8109326:	4b23      	ldr	r3, [pc, #140]	; (81093b4 <_svfiprintf_r+0x1f4>)
 8109328:	bb1b      	cbnz	r3, 8109372 <_svfiprintf_r+0x1b2>
 810932a:	9b03      	ldr	r3, [sp, #12]
 810932c:	3307      	adds	r3, #7
 810932e:	f023 0307 	bic.w	r3, r3, #7
 8109332:	3308      	adds	r3, #8
 8109334:	9303      	str	r3, [sp, #12]
 8109336:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109338:	4433      	add	r3, r6
 810933a:	9309      	str	r3, [sp, #36]	; 0x24
 810933c:	e767      	b.n	810920e <_svfiprintf_r+0x4e>
 810933e:	fb0c 3202 	mla	r2, ip, r2, r3
 8109342:	460c      	mov	r4, r1
 8109344:	2001      	movs	r0, #1
 8109346:	e7a5      	b.n	8109294 <_svfiprintf_r+0xd4>
 8109348:	2300      	movs	r3, #0
 810934a:	3401      	adds	r4, #1
 810934c:	9305      	str	r3, [sp, #20]
 810934e:	4619      	mov	r1, r3
 8109350:	f04f 0c0a 	mov.w	ip, #10
 8109354:	4620      	mov	r0, r4
 8109356:	f810 2b01 	ldrb.w	r2, [r0], #1
 810935a:	3a30      	subs	r2, #48	; 0x30
 810935c:	2a09      	cmp	r2, #9
 810935e:	d903      	bls.n	8109368 <_svfiprintf_r+0x1a8>
 8109360:	2b00      	cmp	r3, #0
 8109362:	d0c5      	beq.n	81092f0 <_svfiprintf_r+0x130>
 8109364:	9105      	str	r1, [sp, #20]
 8109366:	e7c3      	b.n	81092f0 <_svfiprintf_r+0x130>
 8109368:	fb0c 2101 	mla	r1, ip, r1, r2
 810936c:	4604      	mov	r4, r0
 810936e:	2301      	movs	r3, #1
 8109370:	e7f0      	b.n	8109354 <_svfiprintf_r+0x194>
 8109372:	ab03      	add	r3, sp, #12
 8109374:	9300      	str	r3, [sp, #0]
 8109376:	462a      	mov	r2, r5
 8109378:	4b0f      	ldr	r3, [pc, #60]	; (81093b8 <_svfiprintf_r+0x1f8>)
 810937a:	a904      	add	r1, sp, #16
 810937c:	4638      	mov	r0, r7
 810937e:	f3af 8000 	nop.w
 8109382:	1c42      	adds	r2, r0, #1
 8109384:	4606      	mov	r6, r0
 8109386:	d1d6      	bne.n	8109336 <_svfiprintf_r+0x176>
 8109388:	89ab      	ldrh	r3, [r5, #12]
 810938a:	065b      	lsls	r3, r3, #25
 810938c:	f53f af2c 	bmi.w	81091e8 <_svfiprintf_r+0x28>
 8109390:	9809      	ldr	r0, [sp, #36]	; 0x24
 8109392:	b01d      	add	sp, #116	; 0x74
 8109394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8109398:	ab03      	add	r3, sp, #12
 810939a:	9300      	str	r3, [sp, #0]
 810939c:	462a      	mov	r2, r5
 810939e:	4b06      	ldr	r3, [pc, #24]	; (81093b8 <_svfiprintf_r+0x1f8>)
 81093a0:	a904      	add	r1, sp, #16
 81093a2:	4638      	mov	r0, r7
 81093a4:	f000 f87a 	bl	810949c <_printf_i>
 81093a8:	e7eb      	b.n	8109382 <_svfiprintf_r+0x1c2>
 81093aa:	bf00      	nop
 81093ac:	08109bec 	.word	0x08109bec
 81093b0:	08109bf6 	.word	0x08109bf6
 81093b4:	00000000 	.word	0x00000000
 81093b8:	08109109 	.word	0x08109109
 81093bc:	08109bf2 	.word	0x08109bf2

081093c0 <_printf_common>:
 81093c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81093c4:	4616      	mov	r6, r2
 81093c6:	4699      	mov	r9, r3
 81093c8:	688a      	ldr	r2, [r1, #8]
 81093ca:	690b      	ldr	r3, [r1, #16]
 81093cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 81093d0:	4293      	cmp	r3, r2
 81093d2:	bfb8      	it	lt
 81093d4:	4613      	movlt	r3, r2
 81093d6:	6033      	str	r3, [r6, #0]
 81093d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 81093dc:	4607      	mov	r7, r0
 81093de:	460c      	mov	r4, r1
 81093e0:	b10a      	cbz	r2, 81093e6 <_printf_common+0x26>
 81093e2:	3301      	adds	r3, #1
 81093e4:	6033      	str	r3, [r6, #0]
 81093e6:	6823      	ldr	r3, [r4, #0]
 81093e8:	0699      	lsls	r1, r3, #26
 81093ea:	bf42      	ittt	mi
 81093ec:	6833      	ldrmi	r3, [r6, #0]
 81093ee:	3302      	addmi	r3, #2
 81093f0:	6033      	strmi	r3, [r6, #0]
 81093f2:	6825      	ldr	r5, [r4, #0]
 81093f4:	f015 0506 	ands.w	r5, r5, #6
 81093f8:	d106      	bne.n	8109408 <_printf_common+0x48>
 81093fa:	f104 0a19 	add.w	sl, r4, #25
 81093fe:	68e3      	ldr	r3, [r4, #12]
 8109400:	6832      	ldr	r2, [r6, #0]
 8109402:	1a9b      	subs	r3, r3, r2
 8109404:	42ab      	cmp	r3, r5
 8109406:	dc26      	bgt.n	8109456 <_printf_common+0x96>
 8109408:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 810940c:	1e13      	subs	r3, r2, #0
 810940e:	6822      	ldr	r2, [r4, #0]
 8109410:	bf18      	it	ne
 8109412:	2301      	movne	r3, #1
 8109414:	0692      	lsls	r2, r2, #26
 8109416:	d42b      	bmi.n	8109470 <_printf_common+0xb0>
 8109418:	f104 0243 	add.w	r2, r4, #67	; 0x43
 810941c:	4649      	mov	r1, r9
 810941e:	4638      	mov	r0, r7
 8109420:	47c0      	blx	r8
 8109422:	3001      	adds	r0, #1
 8109424:	d01e      	beq.n	8109464 <_printf_common+0xa4>
 8109426:	6823      	ldr	r3, [r4, #0]
 8109428:	68e5      	ldr	r5, [r4, #12]
 810942a:	6832      	ldr	r2, [r6, #0]
 810942c:	f003 0306 	and.w	r3, r3, #6
 8109430:	2b04      	cmp	r3, #4
 8109432:	bf08      	it	eq
 8109434:	1aad      	subeq	r5, r5, r2
 8109436:	68a3      	ldr	r3, [r4, #8]
 8109438:	6922      	ldr	r2, [r4, #16]
 810943a:	bf0c      	ite	eq
 810943c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8109440:	2500      	movne	r5, #0
 8109442:	4293      	cmp	r3, r2
 8109444:	bfc4      	itt	gt
 8109446:	1a9b      	subgt	r3, r3, r2
 8109448:	18ed      	addgt	r5, r5, r3
 810944a:	2600      	movs	r6, #0
 810944c:	341a      	adds	r4, #26
 810944e:	42b5      	cmp	r5, r6
 8109450:	d11a      	bne.n	8109488 <_printf_common+0xc8>
 8109452:	2000      	movs	r0, #0
 8109454:	e008      	b.n	8109468 <_printf_common+0xa8>
 8109456:	2301      	movs	r3, #1
 8109458:	4652      	mov	r2, sl
 810945a:	4649      	mov	r1, r9
 810945c:	4638      	mov	r0, r7
 810945e:	47c0      	blx	r8
 8109460:	3001      	adds	r0, #1
 8109462:	d103      	bne.n	810946c <_printf_common+0xac>
 8109464:	f04f 30ff 	mov.w	r0, #4294967295
 8109468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810946c:	3501      	adds	r5, #1
 810946e:	e7c6      	b.n	81093fe <_printf_common+0x3e>
 8109470:	18e1      	adds	r1, r4, r3
 8109472:	1c5a      	adds	r2, r3, #1
 8109474:	2030      	movs	r0, #48	; 0x30
 8109476:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 810947a:	4422      	add	r2, r4
 810947c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8109480:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8109484:	3302      	adds	r3, #2
 8109486:	e7c7      	b.n	8109418 <_printf_common+0x58>
 8109488:	2301      	movs	r3, #1
 810948a:	4622      	mov	r2, r4
 810948c:	4649      	mov	r1, r9
 810948e:	4638      	mov	r0, r7
 8109490:	47c0      	blx	r8
 8109492:	3001      	adds	r0, #1
 8109494:	d0e6      	beq.n	8109464 <_printf_common+0xa4>
 8109496:	3601      	adds	r6, #1
 8109498:	e7d9      	b.n	810944e <_printf_common+0x8e>
	...

0810949c <_printf_i>:
 810949c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 81094a0:	7e0f      	ldrb	r7, [r1, #24]
 81094a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 81094a4:	2f78      	cmp	r7, #120	; 0x78
 81094a6:	4691      	mov	r9, r2
 81094a8:	4680      	mov	r8, r0
 81094aa:	460c      	mov	r4, r1
 81094ac:	469a      	mov	sl, r3
 81094ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 81094b2:	d807      	bhi.n	81094c4 <_printf_i+0x28>
 81094b4:	2f62      	cmp	r7, #98	; 0x62
 81094b6:	d80a      	bhi.n	81094ce <_printf_i+0x32>
 81094b8:	2f00      	cmp	r7, #0
 81094ba:	f000 80d8 	beq.w	810966e <_printf_i+0x1d2>
 81094be:	2f58      	cmp	r7, #88	; 0x58
 81094c0:	f000 80a3 	beq.w	810960a <_printf_i+0x16e>
 81094c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 81094c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 81094cc:	e03a      	b.n	8109544 <_printf_i+0xa8>
 81094ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 81094d2:	2b15      	cmp	r3, #21
 81094d4:	d8f6      	bhi.n	81094c4 <_printf_i+0x28>
 81094d6:	a101      	add	r1, pc, #4	; (adr r1, 81094dc <_printf_i+0x40>)
 81094d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 81094dc:	08109535 	.word	0x08109535
 81094e0:	08109549 	.word	0x08109549
 81094e4:	081094c5 	.word	0x081094c5
 81094e8:	081094c5 	.word	0x081094c5
 81094ec:	081094c5 	.word	0x081094c5
 81094f0:	081094c5 	.word	0x081094c5
 81094f4:	08109549 	.word	0x08109549
 81094f8:	081094c5 	.word	0x081094c5
 81094fc:	081094c5 	.word	0x081094c5
 8109500:	081094c5 	.word	0x081094c5
 8109504:	081094c5 	.word	0x081094c5
 8109508:	08109655 	.word	0x08109655
 810950c:	08109579 	.word	0x08109579
 8109510:	08109637 	.word	0x08109637
 8109514:	081094c5 	.word	0x081094c5
 8109518:	081094c5 	.word	0x081094c5
 810951c:	08109677 	.word	0x08109677
 8109520:	081094c5 	.word	0x081094c5
 8109524:	08109579 	.word	0x08109579
 8109528:	081094c5 	.word	0x081094c5
 810952c:	081094c5 	.word	0x081094c5
 8109530:	0810963f 	.word	0x0810963f
 8109534:	682b      	ldr	r3, [r5, #0]
 8109536:	1d1a      	adds	r2, r3, #4
 8109538:	681b      	ldr	r3, [r3, #0]
 810953a:	602a      	str	r2, [r5, #0]
 810953c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8109540:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8109544:	2301      	movs	r3, #1
 8109546:	e0a3      	b.n	8109690 <_printf_i+0x1f4>
 8109548:	6820      	ldr	r0, [r4, #0]
 810954a:	6829      	ldr	r1, [r5, #0]
 810954c:	0606      	lsls	r6, r0, #24
 810954e:	f101 0304 	add.w	r3, r1, #4
 8109552:	d50a      	bpl.n	810956a <_printf_i+0xce>
 8109554:	680e      	ldr	r6, [r1, #0]
 8109556:	602b      	str	r3, [r5, #0]
 8109558:	2e00      	cmp	r6, #0
 810955a:	da03      	bge.n	8109564 <_printf_i+0xc8>
 810955c:	232d      	movs	r3, #45	; 0x2d
 810955e:	4276      	negs	r6, r6
 8109560:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8109564:	485e      	ldr	r0, [pc, #376]	; (81096e0 <_printf_i+0x244>)
 8109566:	230a      	movs	r3, #10
 8109568:	e019      	b.n	810959e <_printf_i+0x102>
 810956a:	680e      	ldr	r6, [r1, #0]
 810956c:	602b      	str	r3, [r5, #0]
 810956e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8109572:	bf18      	it	ne
 8109574:	b236      	sxthne	r6, r6
 8109576:	e7ef      	b.n	8109558 <_printf_i+0xbc>
 8109578:	682b      	ldr	r3, [r5, #0]
 810957a:	6820      	ldr	r0, [r4, #0]
 810957c:	1d19      	adds	r1, r3, #4
 810957e:	6029      	str	r1, [r5, #0]
 8109580:	0601      	lsls	r1, r0, #24
 8109582:	d501      	bpl.n	8109588 <_printf_i+0xec>
 8109584:	681e      	ldr	r6, [r3, #0]
 8109586:	e002      	b.n	810958e <_printf_i+0xf2>
 8109588:	0646      	lsls	r6, r0, #25
 810958a:	d5fb      	bpl.n	8109584 <_printf_i+0xe8>
 810958c:	881e      	ldrh	r6, [r3, #0]
 810958e:	4854      	ldr	r0, [pc, #336]	; (81096e0 <_printf_i+0x244>)
 8109590:	2f6f      	cmp	r7, #111	; 0x6f
 8109592:	bf0c      	ite	eq
 8109594:	2308      	moveq	r3, #8
 8109596:	230a      	movne	r3, #10
 8109598:	2100      	movs	r1, #0
 810959a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 810959e:	6865      	ldr	r5, [r4, #4]
 81095a0:	60a5      	str	r5, [r4, #8]
 81095a2:	2d00      	cmp	r5, #0
 81095a4:	bfa2      	ittt	ge
 81095a6:	6821      	ldrge	r1, [r4, #0]
 81095a8:	f021 0104 	bicge.w	r1, r1, #4
 81095ac:	6021      	strge	r1, [r4, #0]
 81095ae:	b90e      	cbnz	r6, 81095b4 <_printf_i+0x118>
 81095b0:	2d00      	cmp	r5, #0
 81095b2:	d04d      	beq.n	8109650 <_printf_i+0x1b4>
 81095b4:	4615      	mov	r5, r2
 81095b6:	fbb6 f1f3 	udiv	r1, r6, r3
 81095ba:	fb03 6711 	mls	r7, r3, r1, r6
 81095be:	5dc7      	ldrb	r7, [r0, r7]
 81095c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 81095c4:	4637      	mov	r7, r6
 81095c6:	42bb      	cmp	r3, r7
 81095c8:	460e      	mov	r6, r1
 81095ca:	d9f4      	bls.n	81095b6 <_printf_i+0x11a>
 81095cc:	2b08      	cmp	r3, #8
 81095ce:	d10b      	bne.n	81095e8 <_printf_i+0x14c>
 81095d0:	6823      	ldr	r3, [r4, #0]
 81095d2:	07de      	lsls	r6, r3, #31
 81095d4:	d508      	bpl.n	81095e8 <_printf_i+0x14c>
 81095d6:	6923      	ldr	r3, [r4, #16]
 81095d8:	6861      	ldr	r1, [r4, #4]
 81095da:	4299      	cmp	r1, r3
 81095dc:	bfde      	ittt	le
 81095de:	2330      	movle	r3, #48	; 0x30
 81095e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 81095e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 81095e8:	1b52      	subs	r2, r2, r5
 81095ea:	6122      	str	r2, [r4, #16]
 81095ec:	f8cd a000 	str.w	sl, [sp]
 81095f0:	464b      	mov	r3, r9
 81095f2:	aa03      	add	r2, sp, #12
 81095f4:	4621      	mov	r1, r4
 81095f6:	4640      	mov	r0, r8
 81095f8:	f7ff fee2 	bl	81093c0 <_printf_common>
 81095fc:	3001      	adds	r0, #1
 81095fe:	d14c      	bne.n	810969a <_printf_i+0x1fe>
 8109600:	f04f 30ff 	mov.w	r0, #4294967295
 8109604:	b004      	add	sp, #16
 8109606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810960a:	4835      	ldr	r0, [pc, #212]	; (81096e0 <_printf_i+0x244>)
 810960c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8109610:	6829      	ldr	r1, [r5, #0]
 8109612:	6823      	ldr	r3, [r4, #0]
 8109614:	f851 6b04 	ldr.w	r6, [r1], #4
 8109618:	6029      	str	r1, [r5, #0]
 810961a:	061d      	lsls	r5, r3, #24
 810961c:	d514      	bpl.n	8109648 <_printf_i+0x1ac>
 810961e:	07df      	lsls	r7, r3, #31
 8109620:	bf44      	itt	mi
 8109622:	f043 0320 	orrmi.w	r3, r3, #32
 8109626:	6023      	strmi	r3, [r4, #0]
 8109628:	b91e      	cbnz	r6, 8109632 <_printf_i+0x196>
 810962a:	6823      	ldr	r3, [r4, #0]
 810962c:	f023 0320 	bic.w	r3, r3, #32
 8109630:	6023      	str	r3, [r4, #0]
 8109632:	2310      	movs	r3, #16
 8109634:	e7b0      	b.n	8109598 <_printf_i+0xfc>
 8109636:	6823      	ldr	r3, [r4, #0]
 8109638:	f043 0320 	orr.w	r3, r3, #32
 810963c:	6023      	str	r3, [r4, #0]
 810963e:	2378      	movs	r3, #120	; 0x78
 8109640:	4828      	ldr	r0, [pc, #160]	; (81096e4 <_printf_i+0x248>)
 8109642:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8109646:	e7e3      	b.n	8109610 <_printf_i+0x174>
 8109648:	0659      	lsls	r1, r3, #25
 810964a:	bf48      	it	mi
 810964c:	b2b6      	uxthmi	r6, r6
 810964e:	e7e6      	b.n	810961e <_printf_i+0x182>
 8109650:	4615      	mov	r5, r2
 8109652:	e7bb      	b.n	81095cc <_printf_i+0x130>
 8109654:	682b      	ldr	r3, [r5, #0]
 8109656:	6826      	ldr	r6, [r4, #0]
 8109658:	6961      	ldr	r1, [r4, #20]
 810965a:	1d18      	adds	r0, r3, #4
 810965c:	6028      	str	r0, [r5, #0]
 810965e:	0635      	lsls	r5, r6, #24
 8109660:	681b      	ldr	r3, [r3, #0]
 8109662:	d501      	bpl.n	8109668 <_printf_i+0x1cc>
 8109664:	6019      	str	r1, [r3, #0]
 8109666:	e002      	b.n	810966e <_printf_i+0x1d2>
 8109668:	0670      	lsls	r0, r6, #25
 810966a:	d5fb      	bpl.n	8109664 <_printf_i+0x1c8>
 810966c:	8019      	strh	r1, [r3, #0]
 810966e:	2300      	movs	r3, #0
 8109670:	6123      	str	r3, [r4, #16]
 8109672:	4615      	mov	r5, r2
 8109674:	e7ba      	b.n	81095ec <_printf_i+0x150>
 8109676:	682b      	ldr	r3, [r5, #0]
 8109678:	1d1a      	adds	r2, r3, #4
 810967a:	602a      	str	r2, [r5, #0]
 810967c:	681d      	ldr	r5, [r3, #0]
 810967e:	6862      	ldr	r2, [r4, #4]
 8109680:	2100      	movs	r1, #0
 8109682:	4628      	mov	r0, r5
 8109684:	f7f6 fe2c 	bl	81002e0 <memchr>
 8109688:	b108      	cbz	r0, 810968e <_printf_i+0x1f2>
 810968a:	1b40      	subs	r0, r0, r5
 810968c:	6060      	str	r0, [r4, #4]
 810968e:	6863      	ldr	r3, [r4, #4]
 8109690:	6123      	str	r3, [r4, #16]
 8109692:	2300      	movs	r3, #0
 8109694:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8109698:	e7a8      	b.n	81095ec <_printf_i+0x150>
 810969a:	6923      	ldr	r3, [r4, #16]
 810969c:	462a      	mov	r2, r5
 810969e:	4649      	mov	r1, r9
 81096a0:	4640      	mov	r0, r8
 81096a2:	47d0      	blx	sl
 81096a4:	3001      	adds	r0, #1
 81096a6:	d0ab      	beq.n	8109600 <_printf_i+0x164>
 81096a8:	6823      	ldr	r3, [r4, #0]
 81096aa:	079b      	lsls	r3, r3, #30
 81096ac:	d413      	bmi.n	81096d6 <_printf_i+0x23a>
 81096ae:	68e0      	ldr	r0, [r4, #12]
 81096b0:	9b03      	ldr	r3, [sp, #12]
 81096b2:	4298      	cmp	r0, r3
 81096b4:	bfb8      	it	lt
 81096b6:	4618      	movlt	r0, r3
 81096b8:	e7a4      	b.n	8109604 <_printf_i+0x168>
 81096ba:	2301      	movs	r3, #1
 81096bc:	4632      	mov	r2, r6
 81096be:	4649      	mov	r1, r9
 81096c0:	4640      	mov	r0, r8
 81096c2:	47d0      	blx	sl
 81096c4:	3001      	adds	r0, #1
 81096c6:	d09b      	beq.n	8109600 <_printf_i+0x164>
 81096c8:	3501      	adds	r5, #1
 81096ca:	68e3      	ldr	r3, [r4, #12]
 81096cc:	9903      	ldr	r1, [sp, #12]
 81096ce:	1a5b      	subs	r3, r3, r1
 81096d0:	42ab      	cmp	r3, r5
 81096d2:	dcf2      	bgt.n	81096ba <_printf_i+0x21e>
 81096d4:	e7eb      	b.n	81096ae <_printf_i+0x212>
 81096d6:	2500      	movs	r5, #0
 81096d8:	f104 0619 	add.w	r6, r4, #25
 81096dc:	e7f5      	b.n	81096ca <_printf_i+0x22e>
 81096de:	bf00      	nop
 81096e0:	08109bfd 	.word	0x08109bfd
 81096e4:	08109c0e 	.word	0x08109c0e

081096e8 <memcpy>:
 81096e8:	440a      	add	r2, r1
 81096ea:	4291      	cmp	r1, r2
 81096ec:	f100 33ff 	add.w	r3, r0, #4294967295
 81096f0:	d100      	bne.n	81096f4 <memcpy+0xc>
 81096f2:	4770      	bx	lr
 81096f4:	b510      	push	{r4, lr}
 81096f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 81096fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 81096fe:	4291      	cmp	r1, r2
 8109700:	d1f9      	bne.n	81096f6 <memcpy+0xe>
 8109702:	bd10      	pop	{r4, pc}

08109704 <memmove>:
 8109704:	4288      	cmp	r0, r1
 8109706:	b510      	push	{r4, lr}
 8109708:	eb01 0402 	add.w	r4, r1, r2
 810970c:	d902      	bls.n	8109714 <memmove+0x10>
 810970e:	4284      	cmp	r4, r0
 8109710:	4623      	mov	r3, r4
 8109712:	d807      	bhi.n	8109724 <memmove+0x20>
 8109714:	1e43      	subs	r3, r0, #1
 8109716:	42a1      	cmp	r1, r4
 8109718:	d008      	beq.n	810972c <memmove+0x28>
 810971a:	f811 2b01 	ldrb.w	r2, [r1], #1
 810971e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8109722:	e7f8      	b.n	8109716 <memmove+0x12>
 8109724:	4402      	add	r2, r0
 8109726:	4601      	mov	r1, r0
 8109728:	428a      	cmp	r2, r1
 810972a:	d100      	bne.n	810972e <memmove+0x2a>
 810972c:	bd10      	pop	{r4, pc}
 810972e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8109732:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8109736:	e7f7      	b.n	8109728 <memmove+0x24>

08109738 <_free_r>:
 8109738:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810973a:	2900      	cmp	r1, #0
 810973c:	d044      	beq.n	81097c8 <_free_r+0x90>
 810973e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8109742:	9001      	str	r0, [sp, #4]
 8109744:	2b00      	cmp	r3, #0
 8109746:	f1a1 0404 	sub.w	r4, r1, #4
 810974a:	bfb8      	it	lt
 810974c:	18e4      	addlt	r4, r4, r3
 810974e:	f000 f913 	bl	8109978 <__malloc_lock>
 8109752:	4a1e      	ldr	r2, [pc, #120]	; (81097cc <_free_r+0x94>)
 8109754:	9801      	ldr	r0, [sp, #4]
 8109756:	6813      	ldr	r3, [r2, #0]
 8109758:	b933      	cbnz	r3, 8109768 <_free_r+0x30>
 810975a:	6063      	str	r3, [r4, #4]
 810975c:	6014      	str	r4, [r2, #0]
 810975e:	b003      	add	sp, #12
 8109760:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8109764:	f000 b90e 	b.w	8109984 <__malloc_unlock>
 8109768:	42a3      	cmp	r3, r4
 810976a:	d908      	bls.n	810977e <_free_r+0x46>
 810976c:	6825      	ldr	r5, [r4, #0]
 810976e:	1961      	adds	r1, r4, r5
 8109770:	428b      	cmp	r3, r1
 8109772:	bf01      	itttt	eq
 8109774:	6819      	ldreq	r1, [r3, #0]
 8109776:	685b      	ldreq	r3, [r3, #4]
 8109778:	1949      	addeq	r1, r1, r5
 810977a:	6021      	streq	r1, [r4, #0]
 810977c:	e7ed      	b.n	810975a <_free_r+0x22>
 810977e:	461a      	mov	r2, r3
 8109780:	685b      	ldr	r3, [r3, #4]
 8109782:	b10b      	cbz	r3, 8109788 <_free_r+0x50>
 8109784:	42a3      	cmp	r3, r4
 8109786:	d9fa      	bls.n	810977e <_free_r+0x46>
 8109788:	6811      	ldr	r1, [r2, #0]
 810978a:	1855      	adds	r5, r2, r1
 810978c:	42a5      	cmp	r5, r4
 810978e:	d10b      	bne.n	81097a8 <_free_r+0x70>
 8109790:	6824      	ldr	r4, [r4, #0]
 8109792:	4421      	add	r1, r4
 8109794:	1854      	adds	r4, r2, r1
 8109796:	42a3      	cmp	r3, r4
 8109798:	6011      	str	r1, [r2, #0]
 810979a:	d1e0      	bne.n	810975e <_free_r+0x26>
 810979c:	681c      	ldr	r4, [r3, #0]
 810979e:	685b      	ldr	r3, [r3, #4]
 81097a0:	6053      	str	r3, [r2, #4]
 81097a2:	4421      	add	r1, r4
 81097a4:	6011      	str	r1, [r2, #0]
 81097a6:	e7da      	b.n	810975e <_free_r+0x26>
 81097a8:	d902      	bls.n	81097b0 <_free_r+0x78>
 81097aa:	230c      	movs	r3, #12
 81097ac:	6003      	str	r3, [r0, #0]
 81097ae:	e7d6      	b.n	810975e <_free_r+0x26>
 81097b0:	6825      	ldr	r5, [r4, #0]
 81097b2:	1961      	adds	r1, r4, r5
 81097b4:	428b      	cmp	r3, r1
 81097b6:	bf04      	itt	eq
 81097b8:	6819      	ldreq	r1, [r3, #0]
 81097ba:	685b      	ldreq	r3, [r3, #4]
 81097bc:	6063      	str	r3, [r4, #4]
 81097be:	bf04      	itt	eq
 81097c0:	1949      	addeq	r1, r1, r5
 81097c2:	6021      	streq	r1, [r4, #0]
 81097c4:	6054      	str	r4, [r2, #4]
 81097c6:	e7ca      	b.n	810975e <_free_r+0x26>
 81097c8:	b003      	add	sp, #12
 81097ca:	bd30      	pop	{r4, r5, pc}
 81097cc:	10000394 	.word	0x10000394

081097d0 <sbrk_aligned>:
 81097d0:	b570      	push	{r4, r5, r6, lr}
 81097d2:	4e0e      	ldr	r6, [pc, #56]	; (810980c <sbrk_aligned+0x3c>)
 81097d4:	460c      	mov	r4, r1
 81097d6:	6831      	ldr	r1, [r6, #0]
 81097d8:	4605      	mov	r5, r0
 81097da:	b911      	cbnz	r1, 81097e2 <sbrk_aligned+0x12>
 81097dc:	f000 f8bc 	bl	8109958 <_sbrk_r>
 81097e0:	6030      	str	r0, [r6, #0]
 81097e2:	4621      	mov	r1, r4
 81097e4:	4628      	mov	r0, r5
 81097e6:	f000 f8b7 	bl	8109958 <_sbrk_r>
 81097ea:	1c43      	adds	r3, r0, #1
 81097ec:	d00a      	beq.n	8109804 <sbrk_aligned+0x34>
 81097ee:	1cc4      	adds	r4, r0, #3
 81097f0:	f024 0403 	bic.w	r4, r4, #3
 81097f4:	42a0      	cmp	r0, r4
 81097f6:	d007      	beq.n	8109808 <sbrk_aligned+0x38>
 81097f8:	1a21      	subs	r1, r4, r0
 81097fa:	4628      	mov	r0, r5
 81097fc:	f000 f8ac 	bl	8109958 <_sbrk_r>
 8109800:	3001      	adds	r0, #1
 8109802:	d101      	bne.n	8109808 <sbrk_aligned+0x38>
 8109804:	f04f 34ff 	mov.w	r4, #4294967295
 8109808:	4620      	mov	r0, r4
 810980a:	bd70      	pop	{r4, r5, r6, pc}
 810980c:	10000398 	.word	0x10000398

08109810 <_malloc_r>:
 8109810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8109814:	1ccd      	adds	r5, r1, #3
 8109816:	f025 0503 	bic.w	r5, r5, #3
 810981a:	3508      	adds	r5, #8
 810981c:	2d0c      	cmp	r5, #12
 810981e:	bf38      	it	cc
 8109820:	250c      	movcc	r5, #12
 8109822:	2d00      	cmp	r5, #0
 8109824:	4607      	mov	r7, r0
 8109826:	db01      	blt.n	810982c <_malloc_r+0x1c>
 8109828:	42a9      	cmp	r1, r5
 810982a:	d905      	bls.n	8109838 <_malloc_r+0x28>
 810982c:	230c      	movs	r3, #12
 810982e:	603b      	str	r3, [r7, #0]
 8109830:	2600      	movs	r6, #0
 8109832:	4630      	mov	r0, r6
 8109834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8109838:	4e2e      	ldr	r6, [pc, #184]	; (81098f4 <_malloc_r+0xe4>)
 810983a:	f000 f89d 	bl	8109978 <__malloc_lock>
 810983e:	6833      	ldr	r3, [r6, #0]
 8109840:	461c      	mov	r4, r3
 8109842:	bb34      	cbnz	r4, 8109892 <_malloc_r+0x82>
 8109844:	4629      	mov	r1, r5
 8109846:	4638      	mov	r0, r7
 8109848:	f7ff ffc2 	bl	81097d0 <sbrk_aligned>
 810984c:	1c43      	adds	r3, r0, #1
 810984e:	4604      	mov	r4, r0
 8109850:	d14d      	bne.n	81098ee <_malloc_r+0xde>
 8109852:	6834      	ldr	r4, [r6, #0]
 8109854:	4626      	mov	r6, r4
 8109856:	2e00      	cmp	r6, #0
 8109858:	d140      	bne.n	81098dc <_malloc_r+0xcc>
 810985a:	6823      	ldr	r3, [r4, #0]
 810985c:	4631      	mov	r1, r6
 810985e:	4638      	mov	r0, r7
 8109860:	eb04 0803 	add.w	r8, r4, r3
 8109864:	f000 f878 	bl	8109958 <_sbrk_r>
 8109868:	4580      	cmp	r8, r0
 810986a:	d13a      	bne.n	81098e2 <_malloc_r+0xd2>
 810986c:	6821      	ldr	r1, [r4, #0]
 810986e:	3503      	adds	r5, #3
 8109870:	1a6d      	subs	r5, r5, r1
 8109872:	f025 0503 	bic.w	r5, r5, #3
 8109876:	3508      	adds	r5, #8
 8109878:	2d0c      	cmp	r5, #12
 810987a:	bf38      	it	cc
 810987c:	250c      	movcc	r5, #12
 810987e:	4629      	mov	r1, r5
 8109880:	4638      	mov	r0, r7
 8109882:	f7ff ffa5 	bl	81097d0 <sbrk_aligned>
 8109886:	3001      	adds	r0, #1
 8109888:	d02b      	beq.n	81098e2 <_malloc_r+0xd2>
 810988a:	6823      	ldr	r3, [r4, #0]
 810988c:	442b      	add	r3, r5
 810988e:	6023      	str	r3, [r4, #0]
 8109890:	e00e      	b.n	81098b0 <_malloc_r+0xa0>
 8109892:	6822      	ldr	r2, [r4, #0]
 8109894:	1b52      	subs	r2, r2, r5
 8109896:	d41e      	bmi.n	81098d6 <_malloc_r+0xc6>
 8109898:	2a0b      	cmp	r2, #11
 810989a:	d916      	bls.n	81098ca <_malloc_r+0xba>
 810989c:	1961      	adds	r1, r4, r5
 810989e:	42a3      	cmp	r3, r4
 81098a0:	6025      	str	r5, [r4, #0]
 81098a2:	bf18      	it	ne
 81098a4:	6059      	strne	r1, [r3, #4]
 81098a6:	6863      	ldr	r3, [r4, #4]
 81098a8:	bf08      	it	eq
 81098aa:	6031      	streq	r1, [r6, #0]
 81098ac:	5162      	str	r2, [r4, r5]
 81098ae:	604b      	str	r3, [r1, #4]
 81098b0:	4638      	mov	r0, r7
 81098b2:	f104 060b 	add.w	r6, r4, #11
 81098b6:	f000 f865 	bl	8109984 <__malloc_unlock>
 81098ba:	f026 0607 	bic.w	r6, r6, #7
 81098be:	1d23      	adds	r3, r4, #4
 81098c0:	1af2      	subs	r2, r6, r3
 81098c2:	d0b6      	beq.n	8109832 <_malloc_r+0x22>
 81098c4:	1b9b      	subs	r3, r3, r6
 81098c6:	50a3      	str	r3, [r4, r2]
 81098c8:	e7b3      	b.n	8109832 <_malloc_r+0x22>
 81098ca:	6862      	ldr	r2, [r4, #4]
 81098cc:	42a3      	cmp	r3, r4
 81098ce:	bf0c      	ite	eq
 81098d0:	6032      	streq	r2, [r6, #0]
 81098d2:	605a      	strne	r2, [r3, #4]
 81098d4:	e7ec      	b.n	81098b0 <_malloc_r+0xa0>
 81098d6:	4623      	mov	r3, r4
 81098d8:	6864      	ldr	r4, [r4, #4]
 81098da:	e7b2      	b.n	8109842 <_malloc_r+0x32>
 81098dc:	4634      	mov	r4, r6
 81098de:	6876      	ldr	r6, [r6, #4]
 81098e0:	e7b9      	b.n	8109856 <_malloc_r+0x46>
 81098e2:	230c      	movs	r3, #12
 81098e4:	603b      	str	r3, [r7, #0]
 81098e6:	4638      	mov	r0, r7
 81098e8:	f000 f84c 	bl	8109984 <__malloc_unlock>
 81098ec:	e7a1      	b.n	8109832 <_malloc_r+0x22>
 81098ee:	6025      	str	r5, [r4, #0]
 81098f0:	e7de      	b.n	81098b0 <_malloc_r+0xa0>
 81098f2:	bf00      	nop
 81098f4:	10000394 	.word	0x10000394

081098f8 <_realloc_r>:
 81098f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 81098fc:	4680      	mov	r8, r0
 81098fe:	4614      	mov	r4, r2
 8109900:	460e      	mov	r6, r1
 8109902:	b921      	cbnz	r1, 810990e <_realloc_r+0x16>
 8109904:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8109908:	4611      	mov	r1, r2
 810990a:	f7ff bf81 	b.w	8109810 <_malloc_r>
 810990e:	b92a      	cbnz	r2, 810991c <_realloc_r+0x24>
 8109910:	f7ff ff12 	bl	8109738 <_free_r>
 8109914:	4625      	mov	r5, r4
 8109916:	4628      	mov	r0, r5
 8109918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810991c:	f000 f838 	bl	8109990 <_malloc_usable_size_r>
 8109920:	4284      	cmp	r4, r0
 8109922:	4607      	mov	r7, r0
 8109924:	d802      	bhi.n	810992c <_realloc_r+0x34>
 8109926:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 810992a:	d812      	bhi.n	8109952 <_realloc_r+0x5a>
 810992c:	4621      	mov	r1, r4
 810992e:	4640      	mov	r0, r8
 8109930:	f7ff ff6e 	bl	8109810 <_malloc_r>
 8109934:	4605      	mov	r5, r0
 8109936:	2800      	cmp	r0, #0
 8109938:	d0ed      	beq.n	8109916 <_realloc_r+0x1e>
 810993a:	42bc      	cmp	r4, r7
 810993c:	4622      	mov	r2, r4
 810993e:	4631      	mov	r1, r6
 8109940:	bf28      	it	cs
 8109942:	463a      	movcs	r2, r7
 8109944:	f7ff fed0 	bl	81096e8 <memcpy>
 8109948:	4631      	mov	r1, r6
 810994a:	4640      	mov	r0, r8
 810994c:	f7ff fef4 	bl	8109738 <_free_r>
 8109950:	e7e1      	b.n	8109916 <_realloc_r+0x1e>
 8109952:	4635      	mov	r5, r6
 8109954:	e7df      	b.n	8109916 <_realloc_r+0x1e>
	...

08109958 <_sbrk_r>:
 8109958:	b538      	push	{r3, r4, r5, lr}
 810995a:	4d06      	ldr	r5, [pc, #24]	; (8109974 <_sbrk_r+0x1c>)
 810995c:	2300      	movs	r3, #0
 810995e:	4604      	mov	r4, r0
 8109960:	4608      	mov	r0, r1
 8109962:	602b      	str	r3, [r5, #0]
 8109964:	f000 f842 	bl	81099ec <_sbrk>
 8109968:	1c43      	adds	r3, r0, #1
 810996a:	d102      	bne.n	8109972 <_sbrk_r+0x1a>
 810996c:	682b      	ldr	r3, [r5, #0]
 810996e:	b103      	cbz	r3, 8109972 <_sbrk_r+0x1a>
 8109970:	6023      	str	r3, [r4, #0]
 8109972:	bd38      	pop	{r3, r4, r5, pc}
 8109974:	1000039c 	.word	0x1000039c

08109978 <__malloc_lock>:
 8109978:	4801      	ldr	r0, [pc, #4]	; (8109980 <__malloc_lock+0x8>)
 810997a:	f000 b811 	b.w	81099a0 <__retarget_lock_acquire_recursive>
 810997e:	bf00      	nop
 8109980:	100003a0 	.word	0x100003a0

08109984 <__malloc_unlock>:
 8109984:	4801      	ldr	r0, [pc, #4]	; (810998c <__malloc_unlock+0x8>)
 8109986:	f000 b80c 	b.w	81099a2 <__retarget_lock_release_recursive>
 810998a:	bf00      	nop
 810998c:	100003a0 	.word	0x100003a0

08109990 <_malloc_usable_size_r>:
 8109990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8109994:	1f18      	subs	r0, r3, #4
 8109996:	2b00      	cmp	r3, #0
 8109998:	bfbc      	itt	lt
 810999a:	580b      	ldrlt	r3, [r1, r0]
 810999c:	18c0      	addlt	r0, r0, r3
 810999e:	4770      	bx	lr

081099a0 <__retarget_lock_acquire_recursive>:
 81099a0:	4770      	bx	lr

081099a2 <__retarget_lock_release_recursive>:
 81099a2:	4770      	bx	lr

081099a4 <roundf>:
 81099a4:	ee10 0a10 	vmov	r0, s0
 81099a8:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 81099ac:	3a7f      	subs	r2, #127	; 0x7f
 81099ae:	2a16      	cmp	r2, #22
 81099b0:	dc15      	bgt.n	81099de <roundf+0x3a>
 81099b2:	2a00      	cmp	r2, #0
 81099b4:	da08      	bge.n	81099c8 <roundf+0x24>
 81099b6:	3201      	adds	r2, #1
 81099b8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 81099bc:	d101      	bne.n	81099c2 <roundf+0x1e>
 81099be:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 81099c2:	ee00 3a10 	vmov	s0, r3
 81099c6:	4770      	bx	lr
 81099c8:	4907      	ldr	r1, [pc, #28]	; (81099e8 <roundf+0x44>)
 81099ca:	4111      	asrs	r1, r2
 81099cc:	4208      	tst	r0, r1
 81099ce:	d0fa      	beq.n	81099c6 <roundf+0x22>
 81099d0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 81099d4:	4113      	asrs	r3, r2
 81099d6:	4403      	add	r3, r0
 81099d8:	ea23 0301 	bic.w	r3, r3, r1
 81099dc:	e7f1      	b.n	81099c2 <roundf+0x1e>
 81099de:	2a80      	cmp	r2, #128	; 0x80
 81099e0:	d1f1      	bne.n	81099c6 <roundf+0x22>
 81099e2:	ee30 0a00 	vadd.f32	s0, s0, s0
 81099e6:	4770      	bx	lr
 81099e8:	007fffff 	.word	0x007fffff

081099ec <_sbrk>:
 81099ec:	4a04      	ldr	r2, [pc, #16]	; (8109a00 <_sbrk+0x14>)
 81099ee:	6811      	ldr	r1, [r2, #0]
 81099f0:	4603      	mov	r3, r0
 81099f2:	b909      	cbnz	r1, 81099f8 <_sbrk+0xc>
 81099f4:	4903      	ldr	r1, [pc, #12]	; (8109a04 <_sbrk+0x18>)
 81099f6:	6011      	str	r1, [r2, #0]
 81099f8:	6810      	ldr	r0, [r2, #0]
 81099fa:	4403      	add	r3, r0
 81099fc:	6013      	str	r3, [r2, #0]
 81099fe:	4770      	bx	lr
 8109a00:	100003a4 	.word	0x100003a4
 8109a04:	100003a8 	.word	0x100003a8

08109a08 <_init>:
 8109a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109a0a:	bf00      	nop
 8109a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8109a0e:	bc08      	pop	{r3}
 8109a10:	469e      	mov	lr, r3
 8109a12:	4770      	bx	lr

08109a14 <_fini>:
 8109a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109a16:	bf00      	nop
 8109a18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8109a1a:	bc08      	pop	{r3}
 8109a1c:	469e      	mov	lr, r3
 8109a1e:	4770      	bx	lr
