Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Fri Feb 28 19:30:58 2020
| Host         : caplab10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nexys4fpga_timing_summary_routed.rpt -pb Nexys4fpga_timing_summary_routed.pb -rpx Nexys4fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1246 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.270       -9.370                     99                 2465        0.067        0.000                      0                 2465        1.773        0.000                       0                  1252  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0     {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0_1   {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_220_clk_wiz_0          -0.270       -9.370                     99                 2465        0.131        0.000                      0                 2465        1.773        0.000                       0                  1248  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_220_clk_wiz_0_1        -0.270       -9.296                     99                 2465        0.131        0.000                      0                 2465        1.773        0.000                       0                  1248  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_220_clk_wiz_0_1  clk_220_clk_wiz_0         -0.270       -9.370                     99                 2465        0.067        0.000                      0                 2465  
clk_220_clk_wiz_0    clk_220_clk_wiz_0_1       -0.270       -9.370                     99                 2465        0.067        0.000                      0                 2465  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0

Setup :           99  Failing Endpoints,  Worst Slack       -0.270ns,  Total Violation       -9.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.828ns (18.068%)  route 3.755ns (81.932%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 3.117 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.662     3.678    inputs_reg[4]__0
    SLICE_X7Y70          FDRE                                         r  inputs_reg[4][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.592     3.117    JA_OBUF[4]
    SLICE_X7Y70          FDRE                                         r  inputs_reg[4][9]/C
                         clock pessimism              0.559     3.677    
                         clock uncertainty           -0.064     3.613    
    SLICE_X7Y70          FDRE (Setup_fdre_C_CE)      -0.205     3.408    inputs_reg[4][9]
  -------------------------------------------------------------------
                         required time                          3.408    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 inputs_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.988ns (41.299%)  route 2.826ns (58.701%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 3.120 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.642    -0.898    JA_OBUF[4]
    SLICE_X11Y64         FDRE                                         r  inputs_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  inputs_reg[0][5]/Q
                         net (fo=5, routed)           0.841     0.362    OUTMUX/inputs_reg[0][15][5]
    SLICE_X8Y64          LUT6 (Prop_lut6_I3_O)        0.299     0.661 r  OUTMUX/cnvt_ff16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.661    OUTMUX/cnvt_ff16_carry_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.194 r  OUTMUX/cnvt_ff16_carry/CO[3]
                         net (fo=1, routed)           0.000     1.194    OUTMUX/cnvt_ff16_carry_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.351 r  OUTMUX/cnvt_ff16_carry__0/CO[1]
                         net (fo=1, routed)           1.035     2.386    OUTMUX/cnvt_ff16
    SLICE_X1Y67          LUT3 (Prop_lut3_I1_O)        0.332     2.718 r  OUTMUX/cnvt_ff_i_4_rewire/O
                         net (fo=1, routed)           0.796     3.514    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I3_O)        0.124     3.638 r  OUTMUX/cnvt_ff_i_2_rewire/O
                         net (fo=1, routed)           0.154     3.792    OUTMUX/cnvt
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.124     3.916 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.916    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.595     3.120    OUTMUX/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     3.680    
                         clock uncertainty           -0.064     3.616    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.032     3.648    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.648    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.455ns (30.691%)  route 3.286ns (69.309%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.042 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.989     2.628    CTL/leds[4]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.752 r  CTL/bin_reg[5]_i_8/O
                         net (fo=1, routed)           0.000     2.752    CTL/bin_reg[5]_i_8_n_0
    SLICE_X11Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     2.969 r  CTL/bin_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     2.969    CTL/bin_reg_reg[5]_i_4_n_0
    SLICE_X11Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     3.063 r  CTL/bin_reg_reg[5]_i_2/O
                         net (fo=1, routed)           0.459     3.522    CTL/OUTMUX/operands__239[5]
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.316     3.838 r  CTL/bin_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.838    OUTMUX/BINBCD/result_reg[15][5]
    SLICE_X9Y83          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.517     3.042    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y83          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/C
                         clock pessimism              0.577     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)        0.031     3.587    OUTMUX/BINBCD/bin_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.587    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.371ns (28.694%)  route 3.407ns (71.306%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 3.115 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          1.003     2.642    CTL/leds[4]_i_4_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124     2.766 r  CTL/bin_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     2.766    CTL/bin_reg[0]_i_6_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     3.011 r  CTL/bin_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.566     3.577    CTL/bin_reg_reg[0]_i_2_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I3_O)        0.298     3.875 r  CTL/bin_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.875    OUTMUX/BINBCD/result_reg[15][0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.590     3.115    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/C
                         clock pessimism              0.559     3.675    
                         clock uncertainty           -0.064     3.611    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.031     3.642    OUTMUX/BINBCD/bin_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.450ns (30.668%)  route 3.278ns (69.332%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.940     2.579    CTL/leds[4]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124     2.703 r  CTL/bin_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     2.703    CTL/bin_reg[4]_i_7_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212     2.915 r  CTL/bin_reg_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     2.915    CTL/bin_reg_reg[4]_i_4_n_0
    SLICE_X9Y74          MUXF8 (Prop_muxf8_I1_O)      0.094     3.009 r  CTL/bin_reg_reg[4]_i_2/O
                         net (fo=1, routed)           0.500     3.509    CTL/OUTMUX/operands__239[4]
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.316     3.825 r  CTL/bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.825    OUTMUX/BINBCD/result_reg[15][4]
    SLICE_X8Y74          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.507     3.032    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y74          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/C
                         clock pessimism              0.559     3.592    
                         clock uncertainty           -0.064     3.528    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077     3.605    OUTMUX/BINBCD/bin_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.605    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.828ns (18.445%)  route 3.661ns (81.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.568     3.584    inputs_reg[4]__0
    SLICE_X8Y71          FDRE                                         r  inputs_reg[4][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y71          FDRE                                         r  inputs_reg[4][14]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y71          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[4][14]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.492ns (31.373%)  route 3.264ns (68.627%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 3.115 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.989     2.629    CTL/leds[4]_i_4_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I2_O)        0.124     2.753 r  CTL/bin_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     2.753    CTL/bin_reg[7]_i_6_n_0
    SLICE_X6Y75          MUXF7 (Prop_muxf7_I1_O)      0.247     3.000 r  CTL/bin_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     3.000    CTL/bin_reg_reg[7]_i_3_n_0
    SLICE_X6Y75          MUXF8 (Prop_muxf8_I0_O)      0.098     3.098 r  CTL/bin_reg_reg[7]_i_2/O
                         net (fo=1, routed)           0.436     3.534    CTL/OUTMUX/operands__239[7]
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.319     3.853 r  CTL/bin_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.853    OUTMUX/BINBCD/result_reg[15][7]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.590     3.115    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]/C
                         clock pessimism              0.559     3.675    
                         clock uncertainty           -0.064     3.611    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.031     3.642    OUTMUX/BINBCD/bin_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.853    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][0]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][0]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][3]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][3]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][4]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][4]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.598    -0.566    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y106         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.360    SSB/Digit0_n_0
    SLICE_X0Y106         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.871    -0.802    SSB/JA_OBUF[1]
    SLICE_X0Y106         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.075    -0.491    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.601    -0.563    DB/clk_220
    SLICE_X1Y62          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.320    DB/shift_pb1[3]
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.045    -0.275 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y62          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    DB/clk_220
    SLICE_X2Y62          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120    -0.428    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[12]/Q
                         net (fo=1, routed)           0.101    -0.323    OUTMUX/dat_bcd_o[12]
    SLICE_X6Y83          FDSE                                         r  OUTMUX/dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.867    -0.806    OUTMUX/JA_OBUF[0]
    SLICE_X6Y83          FDSE                                         r  OUTMUX/dig3_reg[0]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X6Y83          FDSE (Hold_fdse_C_D)         0.064    -0.488    OUTMUX/dig3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig4_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y85          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/Q
                         net (fo=1, routed)           0.105    -0.320    OUTMUX/bcd_converter_out[17]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig4_reg[1]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.063    -0.488    OUTMUX/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y81          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/bin_reg_reg[31]/Q
                         net (fo=2, routed)           0.132    -0.294    OUTMUX/BINBCD/newbit
    SLICE_X4Y81          FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.865    -0.808    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y81          FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[0]/C
                         clock pessimism              0.275    -0.533    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.070    -0.463    OUTMUX/BINBCD/bcd_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 result_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/result_dly_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.596%)  route 0.122ns (46.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.569    -0.595    JA_OBUF[4]
    SLICE_X15Y82         FDRE                                         r  result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  result_reg[12]/Q
                         net (fo=3, routed)           0.122    -0.332    OUTMUX/result_reg[15][12]
    SLICE_X13Y81         FDRE                                         r  OUTMUX/result_dly_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.837    -0.836    OUTMUX/JA_OBUF[0]
    SLICE_X13Y81         FDRE                                         r  OUTMUX/result_dly_reg[12]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.078    -0.504    OUTMUX/result_dly_reg[12]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inputs_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.336%)  route 0.123ns (46.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.596    -0.568    JA_OBUF[4]
    SLICE_X7Y68          FDRE                                         r  inputs_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  inputs_reg[6][6]/Q
                         net (fo=5, routed)           0.123    -0.304    OUTMUX/inputs_reg[6][15][6]
    SLICE_X5Y67          FDRE                                         r  OUTMUX/operands_dly_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    OUTMUX/JA_OBUF[0]
    SLICE_X5Y67          FDRE                                         r  OUTMUX/operands_dly_reg[6][6]/C
                         clock pessimism              0.254    -0.553    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.075    -0.478    OUTMUX/operands_dly_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 inputs_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.047%)  route 0.141ns (49.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.572    -0.592    JA_OBUF[4]
    SLICE_X11Y62         FDRE                                         r  inputs_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inputs_reg[1][2]/Q
                         net (fo=4, routed)           0.141    -0.311    OUTMUX/inputs_reg[1][15][2]
    SLICE_X9Y62          FDRE                                         r  OUTMUX/operands_dly_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.842    -0.831    OUTMUX/JA_OBUF[0]
    SLICE_X9Y62          FDRE                                         r  OUTMUX/operands_dly_reg[1][2]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.071    -0.485    OUTMUX/operands_dly_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/Q
                         net (fo=1, routed)           0.101    -0.323    OUTMUX/dat_bcd_o[14]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig3_reg[2]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.052    -0.499    OUTMUX/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inputs_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.039%)  route 0.141ns (49.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.562    -0.602    JA_OBUF[4]
    SLICE_X11Y75         FDRE                                         r  inputs_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inputs_reg[13][3]/Q
                         net (fo=4, routed)           0.141    -0.320    OUTMUX/inputs_reg[13][15][3]
    SLICE_X9Y76          FDRE                                         r  OUTMUX/operands_dly_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.831    -0.842    OUTMUX/JA_OBUF[0]
    SLICE_X9Y76          FDRE                                         r  OUTMUX/operands_dly_reg[13][3]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X9Y76          FDRE (Hold_fdre_C_D)         0.070    -0.497    OUTMUX/operands_dly_reg[13][3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y59      DB/db_count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y59      DB/db_count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y59      DB/db_count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y64      DB/db_count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y59      DB/db_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X2Y65      DB/db_count_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y66      DB/db_count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y65      DB/db_count_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y61      DB/shift_swtch7_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y61      DB/shift_swtch7_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y61      DB/shift_swtch7_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X6Y88      OUTMUX/BINBCD/dat_bcd_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X5Y88      OUTMUX/dig0_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.273       1.773      SLICE_X6Y89      OUTMUX/dig0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X5Y89      OUTMUX/dig0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X9Y62      OUTMUX/operands_dly_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X9Y62      OUTMUX/operands_dly_reg[1][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X11Y63     OUTMUX/operands_dly_reg[1][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y59      DB/db_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y59      DB/db_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y59      DB/db_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y64      DB/db_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y59      DB/db_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y65      DB/db_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y66      DB/db_count_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y66      DB/db_count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y65      DB/db_count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y65      DB/db_count_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0_1

Setup :           99  Failing Endpoints,  Worst Slack       -0.270ns,  Total Violation       -9.296ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.828ns (18.068%)  route 3.755ns (81.932%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 3.117 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.662     3.678    inputs_reg[4]__0
    SLICE_X7Y70          FDRE                                         r  inputs_reg[4][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.592     3.117    JA_OBUF[4]
    SLICE_X7Y70          FDRE                                         r  inputs_reg[4][9]/C
                         clock pessimism              0.559     3.677    
                         clock uncertainty           -0.063     3.613    
    SLICE_X7Y70          FDRE (Setup_fdre_C_CE)      -0.205     3.408    inputs_reg[4][9]
  -------------------------------------------------------------------
                         required time                          3.408    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 inputs_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.988ns (41.299%)  route 2.826ns (58.701%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 3.120 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.642    -0.898    JA_OBUF[4]
    SLICE_X11Y64         FDRE                                         r  inputs_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  inputs_reg[0][5]/Q
                         net (fo=5, routed)           0.841     0.362    OUTMUX/inputs_reg[0][15][5]
    SLICE_X8Y64          LUT6 (Prop_lut6_I3_O)        0.299     0.661 r  OUTMUX/cnvt_ff16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.661    OUTMUX/cnvt_ff16_carry_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.194 r  OUTMUX/cnvt_ff16_carry/CO[3]
                         net (fo=1, routed)           0.000     1.194    OUTMUX/cnvt_ff16_carry_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.351 r  OUTMUX/cnvt_ff16_carry__0/CO[1]
                         net (fo=1, routed)           1.035     2.386    OUTMUX/cnvt_ff16
    SLICE_X1Y67          LUT3 (Prop_lut3_I1_O)        0.332     2.718 r  OUTMUX/cnvt_ff_i_4_rewire/O
                         net (fo=1, routed)           0.796     3.514    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I3_O)        0.124     3.638 r  OUTMUX/cnvt_ff_i_2_rewire/O
                         net (fo=1, routed)           0.154     3.792    OUTMUX/cnvt
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.124     3.916 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.916    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.595     3.120    OUTMUX/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     3.680    
                         clock uncertainty           -0.063     3.616    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.032     3.648    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.648    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.455ns (30.691%)  route 3.286ns (69.309%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.042 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.989     2.628    CTL/leds[4]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.752 r  CTL/bin_reg[5]_i_8/O
                         net (fo=1, routed)           0.000     2.752    CTL/bin_reg[5]_i_8_n_0
    SLICE_X11Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     2.969 r  CTL/bin_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     2.969    CTL/bin_reg_reg[5]_i_4_n_0
    SLICE_X11Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     3.063 r  CTL/bin_reg_reg[5]_i_2/O
                         net (fo=1, routed)           0.459     3.522    CTL/OUTMUX/operands__239[5]
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.316     3.838 r  CTL/bin_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.838    OUTMUX/BINBCD/result_reg[15][5]
    SLICE_X9Y83          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.517     3.042    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y83          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/C
                         clock pessimism              0.577     3.620    
                         clock uncertainty           -0.063     3.556    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)        0.031     3.587    OUTMUX/BINBCD/bin_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.587    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.371ns (28.694%)  route 3.407ns (71.306%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 3.115 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          1.003     2.642    CTL/leds[4]_i_4_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124     2.766 r  CTL/bin_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     2.766    CTL/bin_reg[0]_i_6_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     3.011 r  CTL/bin_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.566     3.577    CTL/bin_reg_reg[0]_i_2_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I3_O)        0.298     3.875 r  CTL/bin_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.875    OUTMUX/BINBCD/result_reg[15][0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.590     3.115    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/C
                         clock pessimism              0.559     3.675    
                         clock uncertainty           -0.063     3.611    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.031     3.642    OUTMUX/BINBCD/bin_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.450ns (30.668%)  route 3.278ns (69.332%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.940     2.579    CTL/leds[4]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124     2.703 r  CTL/bin_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     2.703    CTL/bin_reg[4]_i_7_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212     2.915 r  CTL/bin_reg_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     2.915    CTL/bin_reg_reg[4]_i_4_n_0
    SLICE_X9Y74          MUXF8 (Prop_muxf8_I1_O)      0.094     3.009 r  CTL/bin_reg_reg[4]_i_2/O
                         net (fo=1, routed)           0.500     3.509    CTL/OUTMUX/operands__239[4]
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.316     3.825 r  CTL/bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.825    OUTMUX/BINBCD/result_reg[15][4]
    SLICE_X8Y74          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.507     3.032    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y74          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/C
                         clock pessimism              0.559     3.592    
                         clock uncertainty           -0.063     3.528    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077     3.605    OUTMUX/BINBCD/bin_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.605    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.828ns (18.445%)  route 3.661ns (81.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.568     3.584    inputs_reg[4]__0
    SLICE_X8Y71          FDRE                                         r  inputs_reg[4][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y71          FDRE                                         r  inputs_reg[4][14]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.063     3.533    
    SLICE_X8Y71          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[4][14]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.492ns (31.373%)  route 3.264ns (68.627%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 3.115 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.989     2.629    CTL/leds[4]_i_4_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I2_O)        0.124     2.753 r  CTL/bin_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     2.753    CTL/bin_reg[7]_i_6_n_0
    SLICE_X6Y75          MUXF7 (Prop_muxf7_I1_O)      0.247     3.000 r  CTL/bin_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     3.000    CTL/bin_reg_reg[7]_i_3_n_0
    SLICE_X6Y75          MUXF8 (Prop_muxf8_I0_O)      0.098     3.098 r  CTL/bin_reg_reg[7]_i_2/O
                         net (fo=1, routed)           0.436     3.534    CTL/OUTMUX/operands__239[7]
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.319     3.853 r  CTL/bin_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.853    OUTMUX/BINBCD/result_reg[15][7]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.590     3.115    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]/C
                         clock pessimism              0.559     3.675    
                         clock uncertainty           -0.063     3.611    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.031     3.642    OUTMUX/BINBCD/bin_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.853    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][0]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.063     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][0]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][3]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.063     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][3]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][4]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.063     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][4]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.598    -0.566    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y106         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.360    SSB/Digit0_n_0
    SLICE_X0Y106         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.871    -0.802    SSB/JA_OBUF[1]
    SLICE_X0Y106         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.075    -0.491    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.601    -0.563    DB/clk_220
    SLICE_X1Y62          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.320    DB/shift_pb1[3]
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.045    -0.275 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y62          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    DB/clk_220
    SLICE_X2Y62          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.548    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120    -0.428    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[12]/Q
                         net (fo=1, routed)           0.101    -0.323    OUTMUX/dat_bcd_o[12]
    SLICE_X6Y83          FDSE                                         r  OUTMUX/dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.867    -0.806    OUTMUX/JA_OBUF[0]
    SLICE_X6Y83          FDSE                                         r  OUTMUX/dig3_reg[0]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X6Y83          FDSE (Hold_fdse_C_D)         0.064    -0.488    OUTMUX/dig3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig4_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y85          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/Q
                         net (fo=1, routed)           0.105    -0.320    OUTMUX/bcd_converter_out[17]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig4_reg[1]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.063    -0.488    OUTMUX/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y81          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/bin_reg_reg[31]/Q
                         net (fo=2, routed)           0.132    -0.294    OUTMUX/BINBCD/newbit
    SLICE_X4Y81          FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.865    -0.808    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y81          FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[0]/C
                         clock pessimism              0.275    -0.533    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.070    -0.463    OUTMUX/BINBCD/bcd_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 result_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/result_dly_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.596%)  route 0.122ns (46.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.569    -0.595    JA_OBUF[4]
    SLICE_X15Y82         FDRE                                         r  result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  result_reg[12]/Q
                         net (fo=3, routed)           0.122    -0.332    OUTMUX/result_reg[15][12]
    SLICE_X13Y81         FDRE                                         r  OUTMUX/result_dly_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.837    -0.836    OUTMUX/JA_OBUF[0]
    SLICE_X13Y81         FDRE                                         r  OUTMUX/result_dly_reg[12]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.078    -0.504    OUTMUX/result_dly_reg[12]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 inputs_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.336%)  route 0.123ns (46.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.596    -0.568    JA_OBUF[4]
    SLICE_X7Y68          FDRE                                         r  inputs_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  inputs_reg[6][6]/Q
                         net (fo=5, routed)           0.123    -0.304    OUTMUX/inputs_reg[6][15][6]
    SLICE_X5Y67          FDRE                                         r  OUTMUX/operands_dly_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    OUTMUX/JA_OBUF[0]
    SLICE_X5Y67          FDRE                                         r  OUTMUX/operands_dly_reg[6][6]/C
                         clock pessimism              0.254    -0.553    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.075    -0.478    OUTMUX/operands_dly_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 inputs_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.047%)  route 0.141ns (49.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.572    -0.592    JA_OBUF[4]
    SLICE_X11Y62         FDRE                                         r  inputs_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inputs_reg[1][2]/Q
                         net (fo=4, routed)           0.141    -0.311    OUTMUX/inputs_reg[1][15][2]
    SLICE_X9Y62          FDRE                                         r  OUTMUX/operands_dly_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.842    -0.831    OUTMUX/JA_OBUF[0]
    SLICE_X9Y62          FDRE                                         r  OUTMUX/operands_dly_reg[1][2]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.071    -0.485    OUTMUX/operands_dly_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/Q
                         net (fo=1, routed)           0.101    -0.323    OUTMUX/dat_bcd_o[14]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig3_reg[2]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.052    -0.499    OUTMUX/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inputs_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.039%)  route 0.141ns (49.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.562    -0.602    JA_OBUF[4]
    SLICE_X11Y75         FDRE                                         r  inputs_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inputs_reg[13][3]/Q
                         net (fo=4, routed)           0.141    -0.320    OUTMUX/inputs_reg[13][15][3]
    SLICE_X9Y76          FDRE                                         r  OUTMUX/operands_dly_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.831    -0.842    OUTMUX/JA_OBUF[0]
    SLICE_X9Y76          FDRE                                         r  OUTMUX/operands_dly_reg[13][3]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X9Y76          FDRE (Hold_fdre_C_D)         0.070    -0.497    OUTMUX/operands_dly_reg[13][3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0_1
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y59      DB/db_count_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y59      DB/db_count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y59      DB/db_count_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y64      DB/db_count_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y59      DB/db_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X2Y65      DB/db_count_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y66      DB/db_count_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y65      DB/db_count_reg[22]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y61      DB/shift_swtch7_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y61      DB/shift_swtch7_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X4Y61      DB/shift_swtch7_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X6Y88      OUTMUX/BINBCD/dat_bcd_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X5Y88      OUTMUX/dig0_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.273       1.773      SLICE_X6Y89      OUTMUX/dig0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X5Y89      OUTMUX/dig0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X9Y62      OUTMUX/operands_dly_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X9Y62      OUTMUX/operands_dly_reg[1][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X11Y63     OUTMUX/operands_dly_reg[1][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y59      DB/db_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y59      DB/db_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y59      DB/db_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y64      DB/db_count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y59      DB/db_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X2Y65      DB/db_count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y66      DB/db_count_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y66      DB/db_count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y65      DB/db_count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y65      DB/db_count_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0

Setup :           99  Failing Endpoints,  Worst Slack       -0.270ns,  Total Violation       -9.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.828ns (18.068%)  route 3.755ns (81.932%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 3.117 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.662     3.678    inputs_reg[4]__0
    SLICE_X7Y70          FDRE                                         r  inputs_reg[4][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.592     3.117    JA_OBUF[4]
    SLICE_X7Y70          FDRE                                         r  inputs_reg[4][9]/C
                         clock pessimism              0.559     3.677    
                         clock uncertainty           -0.064     3.613    
    SLICE_X7Y70          FDRE (Setup_fdre_C_CE)      -0.205     3.408    inputs_reg[4][9]
  -------------------------------------------------------------------
                         required time                          3.408    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 inputs_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.988ns (41.299%)  route 2.826ns (58.701%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 3.120 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.642    -0.898    JA_OBUF[4]
    SLICE_X11Y64         FDRE                                         r  inputs_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  inputs_reg[0][5]/Q
                         net (fo=5, routed)           0.841     0.362    OUTMUX/inputs_reg[0][15][5]
    SLICE_X8Y64          LUT6 (Prop_lut6_I3_O)        0.299     0.661 r  OUTMUX/cnvt_ff16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.661    OUTMUX/cnvt_ff16_carry_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.194 r  OUTMUX/cnvt_ff16_carry/CO[3]
                         net (fo=1, routed)           0.000     1.194    OUTMUX/cnvt_ff16_carry_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.351 r  OUTMUX/cnvt_ff16_carry__0/CO[1]
                         net (fo=1, routed)           1.035     2.386    OUTMUX/cnvt_ff16
    SLICE_X1Y67          LUT3 (Prop_lut3_I1_O)        0.332     2.718 r  OUTMUX/cnvt_ff_i_4_rewire/O
                         net (fo=1, routed)           0.796     3.514    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I3_O)        0.124     3.638 r  OUTMUX/cnvt_ff_i_2_rewire/O
                         net (fo=1, routed)           0.154     3.792    OUTMUX/cnvt
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.124     3.916 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.916    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.595     3.120    OUTMUX/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     3.680    
                         clock uncertainty           -0.064     3.616    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.032     3.648    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.648    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.455ns (30.691%)  route 3.286ns (69.309%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.042 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.989     2.628    CTL/leds[4]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.752 r  CTL/bin_reg[5]_i_8/O
                         net (fo=1, routed)           0.000     2.752    CTL/bin_reg[5]_i_8_n_0
    SLICE_X11Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     2.969 r  CTL/bin_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     2.969    CTL/bin_reg_reg[5]_i_4_n_0
    SLICE_X11Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     3.063 r  CTL/bin_reg_reg[5]_i_2/O
                         net (fo=1, routed)           0.459     3.522    CTL/OUTMUX/operands__239[5]
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.316     3.838 r  CTL/bin_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.838    OUTMUX/BINBCD/result_reg[15][5]
    SLICE_X9Y83          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.517     3.042    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y83          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/C
                         clock pessimism              0.577     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)        0.031     3.587    OUTMUX/BINBCD/bin_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.587    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.371ns (28.694%)  route 3.407ns (71.306%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 3.115 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          1.003     2.642    CTL/leds[4]_i_4_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124     2.766 r  CTL/bin_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     2.766    CTL/bin_reg[0]_i_6_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     3.011 r  CTL/bin_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.566     3.577    CTL/bin_reg_reg[0]_i_2_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I3_O)        0.298     3.875 r  CTL/bin_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.875    OUTMUX/BINBCD/result_reg[15][0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.590     3.115    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/C
                         clock pessimism              0.559     3.675    
                         clock uncertainty           -0.064     3.611    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.031     3.642    OUTMUX/BINBCD/bin_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.450ns (30.668%)  route 3.278ns (69.332%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.940     2.579    CTL/leds[4]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124     2.703 r  CTL/bin_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     2.703    CTL/bin_reg[4]_i_7_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212     2.915 r  CTL/bin_reg_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     2.915    CTL/bin_reg_reg[4]_i_4_n_0
    SLICE_X9Y74          MUXF8 (Prop_muxf8_I1_O)      0.094     3.009 r  CTL/bin_reg_reg[4]_i_2/O
                         net (fo=1, routed)           0.500     3.509    CTL/OUTMUX/operands__239[4]
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.316     3.825 r  CTL/bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.825    OUTMUX/BINBCD/result_reg[15][4]
    SLICE_X8Y74          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.507     3.032    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y74          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/C
                         clock pessimism              0.559     3.592    
                         clock uncertainty           -0.064     3.528    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077     3.605    OUTMUX/BINBCD/bin_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.605    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.828ns (18.445%)  route 3.661ns (81.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.568     3.584    inputs_reg[4]__0
    SLICE_X8Y71          FDRE                                         r  inputs_reg[4][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y71          FDRE                                         r  inputs_reg[4][14]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y71          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[4][14]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.492ns (31.373%)  route 3.264ns (68.627%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 3.115 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.989     2.629    CTL/leds[4]_i_4_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I2_O)        0.124     2.753 r  CTL/bin_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     2.753    CTL/bin_reg[7]_i_6_n_0
    SLICE_X6Y75          MUXF7 (Prop_muxf7_I1_O)      0.247     3.000 r  CTL/bin_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     3.000    CTL/bin_reg_reg[7]_i_3_n_0
    SLICE_X6Y75          MUXF8 (Prop_muxf8_I0_O)      0.098     3.098 r  CTL/bin_reg_reg[7]_i_2/O
                         net (fo=1, routed)           0.436     3.534    CTL/OUTMUX/operands__239[7]
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.319     3.853 r  CTL/bin_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.853    OUTMUX/BINBCD/result_reg[15][7]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.590     3.115    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]/C
                         clock pessimism              0.559     3.675    
                         clock uncertainty           -0.064     3.611    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.031     3.642    OUTMUX/BINBCD/bin_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.853    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][0]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][0]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][3]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][3]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][4]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][4]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.598    -0.566    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y106         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.360    SSB/Digit0_n_0
    SLICE_X0Y106         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.871    -0.802    SSB/JA_OBUF[1]
    SLICE_X0Y106         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.064    -0.502    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.075    -0.427    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.601    -0.563    DB/clk_220
    SLICE_X1Y62          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.320    DB/shift_pb1[3]
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.045    -0.275 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y62          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    DB/clk_220
    SLICE_X2Y62          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.064    -0.484    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120    -0.364    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[12]/Q
                         net (fo=1, routed)           0.101    -0.323    OUTMUX/dat_bcd_o[12]
    SLICE_X6Y83          FDSE                                         r  OUTMUX/dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.867    -0.806    OUTMUX/JA_OBUF[0]
    SLICE_X6Y83          FDSE                                         r  OUTMUX/dig3_reg[0]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.064    -0.488    
    SLICE_X6Y83          FDSE (Hold_fdse_C_D)         0.064    -0.424    OUTMUX/dig3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig4_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y85          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/Q
                         net (fo=1, routed)           0.105    -0.320    OUTMUX/bcd_converter_out[17]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig4_reg[1]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.064    -0.487    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.063    -0.424    OUTMUX/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y81          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/bin_reg_reg[31]/Q
                         net (fo=2, routed)           0.132    -0.294    OUTMUX/BINBCD/newbit
    SLICE_X4Y81          FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.865    -0.808    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y81          FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[0]/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.064    -0.469    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.070    -0.399    OUTMUX/BINBCD/bcd_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 result_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/result_dly_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.596%)  route 0.122ns (46.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.569    -0.595    JA_OBUF[4]
    SLICE_X15Y82         FDRE                                         r  result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  result_reg[12]/Q
                         net (fo=3, routed)           0.122    -0.332    OUTMUX/result_reg[15][12]
    SLICE_X13Y81         FDRE                                         r  OUTMUX/result_dly_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.837    -0.836    OUTMUX/JA_OBUF[0]
    SLICE_X13Y81         FDRE                                         r  OUTMUX/result_dly_reg[12]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.064    -0.518    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.078    -0.440    OUTMUX/result_dly_reg[12]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inputs_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.336%)  route 0.123ns (46.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.596    -0.568    JA_OBUF[4]
    SLICE_X7Y68          FDRE                                         r  inputs_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  inputs_reg[6][6]/Q
                         net (fo=5, routed)           0.123    -0.304    OUTMUX/inputs_reg[6][15][6]
    SLICE_X5Y67          FDRE                                         r  OUTMUX/operands_dly_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    OUTMUX/JA_OBUF[0]
    SLICE_X5Y67          FDRE                                         r  OUTMUX/operands_dly_reg[6][6]/C
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.064    -0.489    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.075    -0.414    OUTMUX/operands_dly_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 inputs_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.047%)  route 0.141ns (49.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.572    -0.592    JA_OBUF[4]
    SLICE_X11Y62         FDRE                                         r  inputs_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inputs_reg[1][2]/Q
                         net (fo=4, routed)           0.141    -0.311    OUTMUX/inputs_reg[1][15][2]
    SLICE_X9Y62          FDRE                                         r  OUTMUX/operands_dly_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.842    -0.831    OUTMUX/JA_OBUF[0]
    SLICE_X9Y62          FDRE                                         r  OUTMUX/operands_dly_reg[1][2]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.064    -0.492    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.071    -0.421    OUTMUX/operands_dly_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/Q
                         net (fo=1, routed)           0.101    -0.323    OUTMUX/dat_bcd_o[14]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig3_reg[2]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.064    -0.487    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.052    -0.435    OUTMUX/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 inputs_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.039%)  route 0.141ns (49.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.562    -0.602    JA_OBUF[4]
    SLICE_X11Y75         FDRE                                         r  inputs_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inputs_reg[13][3]/Q
                         net (fo=4, routed)           0.141    -0.320    OUTMUX/inputs_reg[13][15][3]
    SLICE_X9Y76          FDRE                                         r  OUTMUX/operands_dly_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.831    -0.842    OUTMUX/JA_OBUF[0]
    SLICE_X9Y76          FDRE                                         r  OUTMUX/operands_dly_reg[13][3]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.064    -0.503    
    SLICE_X9Y76          FDRE (Hold_fdre_C_D)         0.070    -0.433    OUTMUX/operands_dly_reg[13][3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.113    





---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0_1

Setup :           99  Failing Endpoints,  Worst Slack       -0.270ns,  Total Violation       -9.370ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.270ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 0.828ns (18.068%)  route 3.755ns (81.932%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 3.117 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.662     3.678    inputs_reg[4]__0
    SLICE_X7Y70          FDRE                                         r  inputs_reg[4][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.592     3.117    JA_OBUF[4]
    SLICE_X7Y70          FDRE                                         r  inputs_reg[4][9]/C
                         clock pessimism              0.559     3.677    
                         clock uncertainty           -0.064     3.613    
    SLICE_X7Y70          FDRE (Setup_fdre_C_CE)      -0.205     3.408    inputs_reg[4][9]
  -------------------------------------------------------------------
                         required time                          3.408    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                 -0.270    

Slack (VIOLATED) :        -0.268ns  (required time - arrival time)
  Source:                 inputs_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/cnvt_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.988ns (41.299%)  route 2.826ns (58.701%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 3.120 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.642    -0.898    JA_OBUF[4]
    SLICE_X11Y64         FDRE                                         r  inputs_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.419    -0.479 r  inputs_reg[0][5]/Q
                         net (fo=5, routed)           0.841     0.362    OUTMUX/inputs_reg[0][15][5]
    SLICE_X8Y64          LUT6 (Prop_lut6_I3_O)        0.299     0.661 r  OUTMUX/cnvt_ff16_carry_i_3/O
                         net (fo=1, routed)           0.000     0.661    OUTMUX/cnvt_ff16_carry_i_3_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.194 r  OUTMUX/cnvt_ff16_carry/CO[3]
                         net (fo=1, routed)           0.000     1.194    OUTMUX/cnvt_ff16_carry_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.351 r  OUTMUX/cnvt_ff16_carry__0/CO[1]
                         net (fo=1, routed)           1.035     2.386    OUTMUX/cnvt_ff16
    SLICE_X1Y67          LUT3 (Prop_lut3_I1_O)        0.332     2.718 r  OUTMUX/cnvt_ff_i_4_rewire/O
                         net (fo=1, routed)           0.796     3.514    OUTMUX/cnvt_ff_i_4_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I3_O)        0.124     3.638 r  OUTMUX/cnvt_ff_i_2_rewire/O
                         net (fo=1, routed)           0.154     3.792    OUTMUX/cnvt
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.124     3.916 r  OUTMUX/cnvt_ff_i_1/O
                         net (fo=1, routed)           0.000     3.916    OUTMUX/cnvt_ff_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  OUTMUX/cnvt_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.595     3.120    OUTMUX/JA_OBUF[0]
    SLICE_X1Y68          FDRE                                         r  OUTMUX/cnvt_ff_reg/C
                         clock pessimism              0.559     3.680    
                         clock uncertainty           -0.064     3.616    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)        0.032     3.648    OUTMUX/cnvt_ff_reg
  -------------------------------------------------------------------
                         required time                          3.648    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                 -0.268    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 1.455ns (30.691%)  route 3.286ns (69.309%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 3.042 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.989     2.628    CTL/leds[4]_i_4_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124     2.752 r  CTL/bin_reg[5]_i_8/O
                         net (fo=1, routed)           0.000     2.752    CTL/bin_reg[5]_i_8_n_0
    SLICE_X11Y83         MUXF7 (Prop_muxf7_I1_O)      0.217     2.969 r  CTL/bin_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.000     2.969    CTL/bin_reg_reg[5]_i_4_n_0
    SLICE_X11Y83         MUXF8 (Prop_muxf8_I1_O)      0.094     3.063 r  CTL/bin_reg_reg[5]_i_2/O
                         net (fo=1, routed)           0.459     3.522    CTL/OUTMUX/operands__239[5]
    SLICE_X9Y83          LUT5 (Prop_lut5_I0_O)        0.316     3.838 r  CTL/bin_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.838    OUTMUX/BINBCD/result_reg[15][5]
    SLICE_X9Y83          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.517     3.042    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X9Y83          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[5]/C
                         clock pessimism              0.577     3.620    
                         clock uncertainty           -0.064     3.556    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)        0.031     3.587    OUTMUX/BINBCD/bin_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.587    
                         arrival time                          -3.838    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.371ns (28.694%)  route 3.407ns (71.306%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 3.115 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          1.003     2.642    CTL/leds[4]_i_4_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I2_O)        0.124     2.766 r  CTL/bin_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     2.766    CTL/bin_reg[0]_i_6_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     3.011 r  CTL/bin_reg_reg[0]_i_2/O
                         net (fo=1, routed)           0.566     3.577    CTL/bin_reg_reg[0]_i_2_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I3_O)        0.298     3.875 r  CTL/bin_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.875    OUTMUX/BINBCD/result_reg[15][0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.590     3.115    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[0]/C
                         clock pessimism              0.559     3.675    
                         clock uncertainty           -0.064     3.611    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.031     3.642    OUTMUX/BINBCD/bin_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.450ns (30.668%)  route 3.278ns (69.332%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 3.032 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.940     2.579    CTL/leds[4]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.124     2.703 r  CTL/bin_reg[4]_i_7/O
                         net (fo=1, routed)           0.000     2.703    CTL/bin_reg[4]_i_7_n_0
    SLICE_X9Y74          MUXF7 (Prop_muxf7_I0_O)      0.212     2.915 r  CTL/bin_reg_reg[4]_i_4/O
                         net (fo=1, routed)           0.000     2.915    CTL/bin_reg_reg[4]_i_4_n_0
    SLICE_X9Y74          MUXF8 (Prop_muxf8_I1_O)      0.094     3.009 r  CTL/bin_reg_reg[4]_i_2/O
                         net (fo=1, routed)           0.500     3.509    CTL/OUTMUX/operands__239[4]
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.316     3.825 r  CTL/bin_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.825    OUTMUX/BINBCD/result_reg[15][4]
    SLICE_X8Y74          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.507     3.032    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X8Y74          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[4]/C
                         clock pessimism              0.559     3.592    
                         clock uncertainty           -0.064     3.528    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077     3.605    OUTMUX/BINBCD/bin_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.605    
                         arrival time                          -3.825    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.221ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.828ns (18.445%)  route 3.661ns (81.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.037 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.568     3.584    inputs_reg[4]__0
    SLICE_X8Y71          FDRE                                         r  inputs_reg[4][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.512     3.037    JA_OBUF[4]
    SLICE_X8Y71          FDRE                                         r  inputs_reg[4][14]/C
                         clock pessimism              0.559     3.597    
                         clock uncertainty           -0.064     3.533    
    SLICE_X8Y71          FDRE (Setup_fdre_C_CE)      -0.169     3.364    inputs_reg[4][14]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -3.584    
  -------------------------------------------------------------------
                         slack                                 -0.221    

Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 CTL/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.492ns (31.373%)  route 3.264ns (68.627%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 3.115 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.637    -0.903    CTL/JA_OBUF[0]
    SLICE_X9Y82          FDRE                                         r  CTL/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  CTL/state_reg[11]/Q
                         net (fo=10, routed)          1.021     0.574    CTL/sel[11]
    SLICE_X8Y80          LUT5 (Prop_lut5_I2_O)        0.124     0.698 f  CTL/leds[4]_i_8/O
                         net (fo=1, routed)           0.817     1.515    CTL/leds[4]_i_8_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     1.639 r  CTL/leds[4]_i_4/O
                         net (fo=84, routed)          0.989     2.629    CTL/leds[4]_i_4_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I2_O)        0.124     2.753 r  CTL/bin_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     2.753    CTL/bin_reg[7]_i_6_n_0
    SLICE_X6Y75          MUXF7 (Prop_muxf7_I1_O)      0.247     3.000 r  CTL/bin_reg_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     3.000    CTL/bin_reg_reg[7]_i_3_n_0
    SLICE_X6Y75          MUXF8 (Prop_muxf8_I0_O)      0.098     3.098 r  CTL/bin_reg_reg[7]_i_2/O
                         net (fo=1, routed)           0.436     3.534    CTL/OUTMUX/operands__239[7]
    SLICE_X3Y76          LUT5 (Prop_lut5_I0_O)        0.319     3.853 r  CTL/bin_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.853    OUTMUX/BINBCD/result_reg[15][7]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.590     3.115    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y76          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[7]/C
                         clock pessimism              0.559     3.675    
                         clock uncertainty           -0.064     3.611    
    SLICE_X3Y76          FDRE (Setup_fdre_C_D)        0.031     3.642    OUTMUX/BINBCD/bin_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.642    
                         arrival time                          -3.853    
  -------------------------------------------------------------------
                         slack                                 -0.211    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][0]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][0]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][3]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][3]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 CTL/state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            inputs_reg[4][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.828ns (18.359%)  route 3.682ns (81.641%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 3.113 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.635    -0.905    CTL/JA_OBUF[0]
    SLICE_X9Y81          FDRE                                         r  CTL/state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  CTL/state_reg[14]/Q
                         net (fo=6, routed)           0.691     0.243    CTL/sel[14]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.124     0.367 f  CTL/leds[0]_i_2/O
                         net (fo=1, routed)           0.967     1.334    CTL/leds[0]_i_2_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I1_O)        0.124     1.458 f  CTL/leds[0]_i_1/O
                         net (fo=85, routed)          1.434     2.892    CTL/leds_reg[0]
    SLICE_X8Y73          LUT4 (Prop_lut4_I1_O)        0.124     3.016 r  CTL/inputs[4][15]_i_1/O
                         net (fo=16, routed)          0.589     3.605    inputs_reg[4]__0
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        1.588     3.113    JA_OBUF[4]
    SLICE_X7Y73          FDRE                                         r  inputs_reg[4][4]/C
                         clock pessimism              0.559     3.673    
                         clock uncertainty           -0.064     3.609    
    SLICE_X7Y73          FDRE (Setup_fdre_C_CE)      -0.205     3.404    inputs_reg[4][4]
  -------------------------------------------------------------------
                         required time                          3.404    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.598    -0.566    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y106         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.360    SSB/Digit0_n_0
    SLICE_X0Y106         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.871    -0.802    SSB/JA_OBUF[1]
    SLICE_X0Y106         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.064    -0.502    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.075    -0.427    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.601    -0.563    DB/clk_220
    SLICE_X1Y62          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.102    -0.320    DB/shift_pb1[3]
    SLICE_X2Y62          LUT5 (Prop_lut5_I0_O)        0.045    -0.275 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    DB/pbtn_db[1]_i_1_n_0
    SLICE_X2Y62          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.873    -0.800    DB/clk_220
    SLICE_X2Y62          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.252    -0.548    
                         clock uncertainty            0.064    -0.484    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.120    -0.364    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[12]/Q
                         net (fo=1, routed)           0.101    -0.323    OUTMUX/dat_bcd_o[12]
    SLICE_X6Y83          FDSE                                         r  OUTMUX/dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.867    -0.806    OUTMUX/JA_OBUF[0]
    SLICE_X6Y83          FDSE                                         r  OUTMUX/dig3_reg[0]/C
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.064    -0.488    
    SLICE_X6Y83          FDSE (Hold_fdse_C_D)         0.064    -0.424    OUTMUX/dig3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig4_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y85          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[17]/Q
                         net (fo=1, routed)           0.105    -0.320    OUTMUX/bcd_converter_out[17]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig4_reg[1]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.064    -0.487    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.063    -0.424    OUTMUX/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.616%)  route 0.132ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X1Y81          FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/bin_reg_reg[31]/Q
                         net (fo=2, routed)           0.132    -0.294    OUTMUX/BINBCD/newbit
    SLICE_X4Y81          FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.865    -0.808    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X4Y81          FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[0]/C
                         clock pessimism              0.275    -0.533    
                         clock uncertainty            0.064    -0.469    
    SLICE_X4Y81          FDRE (Hold_fdre_C_D)         0.070    -0.399    OUTMUX/BINBCD/bcd_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 result_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/result_dly_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.596%)  route 0.122ns (46.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.569    -0.595    JA_OBUF[4]
    SLICE_X15Y82         FDRE                                         r  result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  result_reg[12]/Q
                         net (fo=3, routed)           0.122    -0.332    OUTMUX/result_reg[15][12]
    SLICE_X13Y81         FDRE                                         r  OUTMUX/result_dly_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.837    -0.836    OUTMUX/JA_OBUF[0]
    SLICE_X13Y81         FDRE                                         r  OUTMUX/result_dly_reg[12]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.064    -0.518    
    SLICE_X13Y81         FDRE (Hold_fdre_C_D)         0.078    -0.440    OUTMUX/result_dly_reg[12]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 inputs_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.336%)  route 0.123ns (46.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.596    -0.568    JA_OBUF[4]
    SLICE_X7Y68          FDRE                                         r  inputs_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  inputs_reg[6][6]/Q
                         net (fo=5, routed)           0.123    -0.304    OUTMUX/inputs_reg[6][15][6]
    SLICE_X5Y67          FDRE                                         r  OUTMUX/operands_dly_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.866    -0.807    OUTMUX/JA_OBUF[0]
    SLICE_X5Y67          FDRE                                         r  OUTMUX/operands_dly_reg[6][6]/C
                         clock pessimism              0.254    -0.553    
                         clock uncertainty            0.064    -0.489    
    SLICE_X5Y67          FDRE (Hold_fdre_C_D)         0.075    -0.414    OUTMUX/operands_dly_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 inputs_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.047%)  route 0.141ns (49.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.572    -0.592    JA_OBUF[4]
    SLICE_X11Y62         FDRE                                         r  inputs_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  inputs_reg[1][2]/Q
                         net (fo=4, routed)           0.141    -0.311    OUTMUX/inputs_reg[1][15][2]
    SLICE_X9Y62          FDRE                                         r  OUTMUX/operands_dly_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.842    -0.831    OUTMUX/JA_OBUF[0]
    SLICE_X9Y62          FDRE                                         r  OUTMUX/operands_dly_reg[1][2]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.064    -0.492    
    SLICE_X9Y62          FDRE (Hold_fdre_C_D)         0.071    -0.421    OUTMUX/operands_dly_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/dig3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.599    -0.565    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y84          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  OUTMUX/BINBCD/dat_bcd_o_reg[14]/Q
                         net (fo=1, routed)           0.101    -0.323    OUTMUX/dat_bcd_o[14]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.868    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y84          FDSE                                         r  OUTMUX/dig3_reg[2]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.064    -0.487    
    SLICE_X6Y84          FDSE (Hold_fdse_C_D)         0.052    -0.435    OUTMUX/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 inputs_reg[13][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.039%)  route 0.141ns (49.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.562    -0.602    JA_OBUF[4]
    SLICE_X11Y75         FDRE                                         r  inputs_reg[13][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  inputs_reg[13][3]/Q
                         net (fo=4, routed)           0.141    -0.320    OUTMUX/inputs_reg[13][15][3]
    SLICE_X9Y76          FDRE                                         r  OUTMUX/operands_dly_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1247, routed)        0.831    -0.842    OUTMUX/JA_OBUF[0]
    SLICE_X9Y76          FDRE                                         r  OUTMUX/operands_dly_reg[13][3]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.064    -0.503    
    SLICE_X9Y76          FDRE (Hold_fdre_C_D)         0.070    -0.433    OUTMUX/operands_dly_reg[13][3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.113    





