
balancingRobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb70  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  0800cc80  0800cc80  0001cc80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d094  0800d094  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800d094  0800d094  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d094  0800d094  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d094  0800d094  0001d094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d098  0800d098  0001d098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800d09c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000390  200001e4  0800d280  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000574  0800d280  00020574  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011ee5  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002995  00000000  00000000  000320f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001240  00000000  00000000  00034a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001130  00000000  00000000  00035cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ef5  00000000  00000000  00036df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015054  00000000  00000000  00050ced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094019  00000000  00000000  00065d41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f9d5a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ea0  00000000  00000000  000f9dac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800cc68 	.word	0x0800cc68

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	0800cc68 	.word	0x0800cc68

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpun>:
 8001030:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001034:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001038:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800103c:	d102      	bne.n	8001044 <__aeabi_fcmpun+0x14>
 800103e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001042:	d108      	bne.n	8001056 <__aeabi_fcmpun+0x26>
 8001044:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001048:	d102      	bne.n	8001050 <__aeabi_fcmpun+0x20>
 800104a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104e:	d102      	bne.n	8001056 <__aeabi_fcmpun+0x26>
 8001050:	f04f 0000 	mov.w	r0, #0
 8001054:	4770      	bx	lr
 8001056:	f04f 0001 	mov.w	r0, #1
 800105a:	4770      	bx	lr

0800105c <__aeabi_f2iz>:
 800105c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001060:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001064:	d30f      	bcc.n	8001086 <__aeabi_f2iz+0x2a>
 8001066:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800106a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800106e:	d90d      	bls.n	800108c <__aeabi_f2iz+0x30>
 8001070:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001074:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001078:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800107c:	fa23 f002 	lsr.w	r0, r3, r2
 8001080:	bf18      	it	ne
 8001082:	4240      	negne	r0, r0
 8001084:	4770      	bx	lr
 8001086:	f04f 0000 	mov.w	r0, #0
 800108a:	4770      	bx	lr
 800108c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001090:	d101      	bne.n	8001096 <__aeabi_f2iz+0x3a>
 8001092:	0242      	lsls	r2, r0, #9
 8001094:	d105      	bne.n	80010a2 <__aeabi_f2iz+0x46>
 8001096:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800109a:	bf08      	it	eq
 800109c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010a0:	4770      	bx	lr
 80010a2:	f04f 0000 	mov.w	r0, #0
 80010a6:	4770      	bx	lr

080010a8 <MadgwickAHRSupdateIMU>:
}

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 80010a8:	b590      	push	{r4, r7, lr}
 80010aa:	b09b      	sub	sp, #108	; 0x6c
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	60b9      	str	r1, [r7, #8]
 80010b2:	607a      	str	r2, [r7, #4]
 80010b4:	603b      	str	r3, [r7, #0]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80010b6:	4b9d      	ldr	r3, [pc, #628]	; (800132c <MadgwickAHRSupdateIMU+0x284>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80010be:	68f9      	ldr	r1, [r7, #12]
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fdef 	bl	8000ca4 <__aeabi_fmul>
 80010c6:	4603      	mov	r3, r0
 80010c8:	461c      	mov	r4, r3
 80010ca:	4b99      	ldr	r3, [pc, #612]	; (8001330 <MadgwickAHRSupdateIMU+0x288>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	68b9      	ldr	r1, [r7, #8]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fde7 	bl	8000ca4 <__aeabi_fmul>
 80010d6:	4603      	mov	r3, r0
 80010d8:	4619      	mov	r1, r3
 80010da:	4620      	mov	r0, r4
 80010dc:	f7ff fcd8 	bl	8000a90 <__aeabi_fsub>
 80010e0:	4603      	mov	r3, r0
 80010e2:	461c      	mov	r4, r3
 80010e4:	4b93      	ldr	r3, [pc, #588]	; (8001334 <MadgwickAHRSupdateIMU+0x28c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	6879      	ldr	r1, [r7, #4]
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fdda 	bl	8000ca4 <__aeabi_fmul>
 80010f0:	4603      	mov	r3, r0
 80010f2:	4619      	mov	r1, r3
 80010f4:	4620      	mov	r0, r4
 80010f6:	f7ff fccb 	bl	8000a90 <__aeabi_fsub>
 80010fa:	4603      	mov	r3, r0
 80010fc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff fdcf 	bl	8000ca4 <__aeabi_fmul>
 8001106:	4603      	mov	r3, r0
 8001108:	667b      	str	r3, [r7, #100]	; 0x64
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800110a:	4b8b      	ldr	r3, [pc, #556]	; (8001338 <MadgwickAHRSupdateIMU+0x290>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	68f9      	ldr	r1, [r7, #12]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff fdc7 	bl	8000ca4 <__aeabi_fmul>
 8001116:	4603      	mov	r3, r0
 8001118:	461c      	mov	r4, r3
 800111a:	4b85      	ldr	r3, [pc, #532]	; (8001330 <MadgwickAHRSupdateIMU+0x288>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	6879      	ldr	r1, [r7, #4]
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff fdbf 	bl	8000ca4 <__aeabi_fmul>
 8001126:	4603      	mov	r3, r0
 8001128:	4619      	mov	r1, r3
 800112a:	4620      	mov	r0, r4
 800112c:	f7ff fcb2 	bl	8000a94 <__addsf3>
 8001130:	4603      	mov	r3, r0
 8001132:	461c      	mov	r4, r3
 8001134:	4b7f      	ldr	r3, [pc, #508]	; (8001334 <MadgwickAHRSupdateIMU+0x28c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	68b9      	ldr	r1, [r7, #8]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff fdb2 	bl	8000ca4 <__aeabi_fmul>
 8001140:	4603      	mov	r3, r0
 8001142:	4619      	mov	r1, r3
 8001144:	4620      	mov	r0, r4
 8001146:	f7ff fca3 	bl	8000a90 <__aeabi_fsub>
 800114a:	4603      	mov	r3, r0
 800114c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fda7 	bl	8000ca4 <__aeabi_fmul>
 8001156:	4603      	mov	r3, r0
 8001158:	663b      	str	r3, [r7, #96]	; 0x60
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800115a:	4b77      	ldr	r3, [pc, #476]	; (8001338 <MadgwickAHRSupdateIMU+0x290>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	68b9      	ldr	r1, [r7, #8]
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fd9f 	bl	8000ca4 <__aeabi_fmul>
 8001166:	4603      	mov	r3, r0
 8001168:	461c      	mov	r4, r3
 800116a:	4b70      	ldr	r3, [pc, #448]	; (800132c <MadgwickAHRSupdateIMU+0x284>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	6879      	ldr	r1, [r7, #4]
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff fd97 	bl	8000ca4 <__aeabi_fmul>
 8001176:	4603      	mov	r3, r0
 8001178:	4619      	mov	r1, r3
 800117a:	4620      	mov	r0, r4
 800117c:	f7ff fc88 	bl	8000a90 <__aeabi_fsub>
 8001180:	4603      	mov	r3, r0
 8001182:	461c      	mov	r4, r3
 8001184:	4b6b      	ldr	r3, [pc, #428]	; (8001334 <MadgwickAHRSupdateIMU+0x28c>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	68f9      	ldr	r1, [r7, #12]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fd8a 	bl	8000ca4 <__aeabi_fmul>
 8001190:	4603      	mov	r3, r0
 8001192:	4619      	mov	r1, r3
 8001194:	4620      	mov	r0, r4
 8001196:	f7ff fc7d 	bl	8000a94 <__addsf3>
 800119a:	4603      	mov	r3, r0
 800119c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fd7f 	bl	8000ca4 <__aeabi_fmul>
 80011a6:	4603      	mov	r3, r0
 80011a8:	65fb      	str	r3, [r7, #92]	; 0x5c
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80011aa:	4b63      	ldr	r3, [pc, #396]	; (8001338 <MadgwickAHRSupdateIMU+0x290>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff fd77 	bl	8000ca4 <__aeabi_fmul>
 80011b6:	4603      	mov	r3, r0
 80011b8:	461c      	mov	r4, r3
 80011ba:	4b5c      	ldr	r3, [pc, #368]	; (800132c <MadgwickAHRSupdateIMU+0x284>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	68b9      	ldr	r1, [r7, #8]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff fd6f 	bl	8000ca4 <__aeabi_fmul>
 80011c6:	4603      	mov	r3, r0
 80011c8:	4619      	mov	r1, r3
 80011ca:	4620      	mov	r0, r4
 80011cc:	f7ff fc62 	bl	8000a94 <__addsf3>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461c      	mov	r4, r3
 80011d4:	4b56      	ldr	r3, [pc, #344]	; (8001330 <MadgwickAHRSupdateIMU+0x288>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	68f9      	ldr	r1, [r7, #12]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff fd62 	bl	8000ca4 <__aeabi_fmul>
 80011e0:	4603      	mov	r3, r0
 80011e2:	4619      	mov	r1, r3
 80011e4:	4620      	mov	r0, r4
 80011e6:	f7ff fc53 	bl	8000a90 <__aeabi_fsub>
 80011ea:	4603      	mov	r3, r0
 80011ec:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff fd57 	bl	8000ca4 <__aeabi_fmul>
 80011f6:	4603      	mov	r3, r0
 80011f8:	65bb      	str	r3, [r7, #88]	; 0x58

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 80011fa:	f04f 0100 	mov.w	r1, #0
 80011fe:	6838      	ldr	r0, [r7, #0]
 8001200:	f7ff fee4 	bl	8000fcc <__aeabi_fcmpeq>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d010      	beq.n	800122c <MadgwickAHRSupdateIMU+0x184>
 800120a:	f04f 0100 	mov.w	r1, #0
 800120e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001210:	f7ff fedc 	bl	8000fcc <__aeabi_fcmpeq>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d008      	beq.n	800122c <MadgwickAHRSupdateIMU+0x184>
 800121a:	f04f 0100 	mov.w	r1, #0
 800121e:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001220:	f7ff fed4 	bl	8000fcc <__aeabi_fcmpeq>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	f040 823c 	bne.w	80016a4 <MadgwickAHRSupdateIMU+0x5fc>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800122c:	6839      	ldr	r1, [r7, #0]
 800122e:	6838      	ldr	r0, [r7, #0]
 8001230:	f7ff fd38 	bl	8000ca4 <__aeabi_fmul>
 8001234:	4603      	mov	r3, r0
 8001236:	461c      	mov	r4, r3
 8001238:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800123a:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800123c:	f7ff fd32 	bl	8000ca4 <__aeabi_fmul>
 8001240:	4603      	mov	r3, r0
 8001242:	4619      	mov	r1, r3
 8001244:	4620      	mov	r0, r4
 8001246:	f7ff fc25 	bl	8000a94 <__addsf3>
 800124a:	4603      	mov	r3, r0
 800124c:	461c      	mov	r4, r3
 800124e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001250:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001252:	f7ff fd27 	bl	8000ca4 <__aeabi_fmul>
 8001256:	4603      	mov	r3, r0
 8001258:	4619      	mov	r1, r3
 800125a:	4620      	mov	r0, r4
 800125c:	f7ff fc1a 	bl	8000a94 <__addsf3>
 8001260:	4603      	mov	r3, r0
 8001262:	4618      	mov	r0, r3
 8001264:	f000 fad0 	bl	8001808 <invSqrt>
 8001268:	6578      	str	r0, [r7, #84]	; 0x54
		ax *= recipNorm;
 800126a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800126c:	6838      	ldr	r0, [r7, #0]
 800126e:	f7ff fd19 	bl	8000ca4 <__aeabi_fmul>
 8001272:	4603      	mov	r3, r0
 8001274:	603b      	str	r3, [r7, #0]
		ay *= recipNorm;
 8001276:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001278:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 800127a:	f7ff fd13 	bl	8000ca4 <__aeabi_fmul>
 800127e:	4603      	mov	r3, r0
 8001280:	67bb      	str	r3, [r7, #120]	; 0x78
		az *= recipNorm;
 8001282:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001284:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001286:	f7ff fd0d 	bl	8000ca4 <__aeabi_fmul>
 800128a:	4603      	mov	r3, r0
 800128c:	67fb      	str	r3, [r7, #124]	; 0x7c

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 800128e:	4b2a      	ldr	r3, [pc, #168]	; (8001338 <MadgwickAHRSupdateIMU+0x290>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4619      	mov	r1, r3
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff fbfd 	bl	8000a94 <__addsf3>
 800129a:	4603      	mov	r3, r0
 800129c:	653b      	str	r3, [r7, #80]	; 0x50
		_2q1 = 2.0f * q1;
 800129e:	4b23      	ldr	r3, [pc, #140]	; (800132c <MadgwickAHRSupdateIMU+0x284>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4619      	mov	r1, r3
 80012a4:	4618      	mov	r0, r3
 80012a6:	f7ff fbf5 	bl	8000a94 <__addsf3>
 80012aa:	4603      	mov	r3, r0
 80012ac:	64fb      	str	r3, [r7, #76]	; 0x4c
		_2q2 = 2.0f * q2;
 80012ae:	4b20      	ldr	r3, [pc, #128]	; (8001330 <MadgwickAHRSupdateIMU+0x288>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4619      	mov	r1, r3
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fbed 	bl	8000a94 <__addsf3>
 80012ba:	4603      	mov	r3, r0
 80012bc:	64bb      	str	r3, [r7, #72]	; 0x48
		_2q3 = 2.0f * q3;
 80012be:	4b1d      	ldr	r3, [pc, #116]	; (8001334 <MadgwickAHRSupdateIMU+0x28c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4619      	mov	r1, r3
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fbe5 	bl	8000a94 <__addsf3>
 80012ca:	4603      	mov	r3, r0
 80012cc:	647b      	str	r3, [r7, #68]	; 0x44
		_4q0 = 4.0f * q0;
 80012ce:	4b1a      	ldr	r3, [pc, #104]	; (8001338 <MadgwickAHRSupdateIMU+0x290>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fce4 	bl	8000ca4 <__aeabi_fmul>
 80012dc:	4603      	mov	r3, r0
 80012de:	643b      	str	r3, [r7, #64]	; 0x40
		_4q1 = 4.0f * q1;
 80012e0:	4b12      	ldr	r3, [pc, #72]	; (800132c <MadgwickAHRSupdateIMU+0x284>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fcdb 	bl	8000ca4 <__aeabi_fmul>
 80012ee:	4603      	mov	r3, r0
 80012f0:	63fb      	str	r3, [r7, #60]	; 0x3c
		_4q2 = 4.0f * q2;
 80012f2:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <MadgwickAHRSupdateIMU+0x288>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff fcd2 	bl	8000ca4 <__aeabi_fmul>
 8001300:	4603      	mov	r3, r0
 8001302:	63bb      	str	r3, [r7, #56]	; 0x38
		_8q1 = 8.0f * q1;
 8001304:	4b09      	ldr	r3, [pc, #36]	; (800132c <MadgwickAHRSupdateIMU+0x284>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fcc9 	bl	8000ca4 <__aeabi_fmul>
 8001312:	4603      	mov	r3, r0
 8001314:	637b      	str	r3, [r7, #52]	; 0x34
		_8q2 = 8.0f * q2;
 8001316:	4b06      	ldr	r3, [pc, #24]	; (8001330 <MadgwickAHRSupdateIMU+0x288>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff fcc0 	bl	8000ca4 <__aeabi_fmul>
 8001324:	4603      	mov	r3, r0
 8001326:	633b      	str	r3, [r7, #48]	; 0x30
 8001328:	e008      	b.n	800133c <MadgwickAHRSupdateIMU+0x294>
 800132a:	bf00      	nop
 800132c:	20000200 	.word	0x20000200
 8001330:	20000204 	.word	0x20000204
 8001334:	20000208 	.word	0x20000208
 8001338:	20000004 	.word	0x20000004
		q0q0 = q0 * q0;
 800133c:	4b9a      	ldr	r3, [pc, #616]	; (80015a8 <MadgwickAHRSupdateIMU+0x500>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a99      	ldr	r2, [pc, #612]	; (80015a8 <MadgwickAHRSupdateIMU+0x500>)
 8001342:	6812      	ldr	r2, [r2, #0]
 8001344:	4611      	mov	r1, r2
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff fcac 	bl	8000ca4 <__aeabi_fmul>
 800134c:	4603      	mov	r3, r0
 800134e:	62fb      	str	r3, [r7, #44]	; 0x2c
		q1q1 = q1 * q1;
 8001350:	4b96      	ldr	r3, [pc, #600]	; (80015ac <MadgwickAHRSupdateIMU+0x504>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a95      	ldr	r2, [pc, #596]	; (80015ac <MadgwickAHRSupdateIMU+0x504>)
 8001356:	6812      	ldr	r2, [r2, #0]
 8001358:	4611      	mov	r1, r2
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff fca2 	bl	8000ca4 <__aeabi_fmul>
 8001360:	4603      	mov	r3, r0
 8001362:	62bb      	str	r3, [r7, #40]	; 0x28
		q2q2 = q2 * q2;
 8001364:	4b92      	ldr	r3, [pc, #584]	; (80015b0 <MadgwickAHRSupdateIMU+0x508>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a91      	ldr	r2, [pc, #580]	; (80015b0 <MadgwickAHRSupdateIMU+0x508>)
 800136a:	6812      	ldr	r2, [r2, #0]
 800136c:	4611      	mov	r1, r2
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fc98 	bl	8000ca4 <__aeabi_fmul>
 8001374:	4603      	mov	r3, r0
 8001376:	627b      	str	r3, [r7, #36]	; 0x24
		q3q3 = q3 * q3;
 8001378:	4b8e      	ldr	r3, [pc, #568]	; (80015b4 <MadgwickAHRSupdateIMU+0x50c>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a8d      	ldr	r2, [pc, #564]	; (80015b4 <MadgwickAHRSupdateIMU+0x50c>)
 800137e:	6812      	ldr	r2, [r2, #0]
 8001380:	4611      	mov	r1, r2
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff fc8e 	bl	8000ca4 <__aeabi_fmul>
 8001388:	4603      	mov	r3, r0
 800138a:	623b      	str	r3, [r7, #32]

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 800138c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800138e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001390:	f7ff fc88 	bl	8000ca4 <__aeabi_fmul>
 8001394:	4603      	mov	r3, r0
 8001396:	461c      	mov	r4, r3
 8001398:	6839      	ldr	r1, [r7, #0]
 800139a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800139c:	f7ff fc82 	bl	8000ca4 <__aeabi_fmul>
 80013a0:	4603      	mov	r3, r0
 80013a2:	4619      	mov	r1, r3
 80013a4:	4620      	mov	r0, r4
 80013a6:	f7ff fb75 	bl	8000a94 <__addsf3>
 80013aa:	4603      	mov	r3, r0
 80013ac:	461c      	mov	r4, r3
 80013ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80013b0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80013b2:	f7ff fc77 	bl	8000ca4 <__aeabi_fmul>
 80013b6:	4603      	mov	r3, r0
 80013b8:	4619      	mov	r1, r3
 80013ba:	4620      	mov	r0, r4
 80013bc:	f7ff fb6a 	bl	8000a94 <__addsf3>
 80013c0:	4603      	mov	r3, r0
 80013c2:	461c      	mov	r4, r3
 80013c4:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80013c6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80013c8:	f7ff fc6c 	bl	8000ca4 <__aeabi_fmul>
 80013cc:	4603      	mov	r3, r0
 80013ce:	4619      	mov	r1, r3
 80013d0:	4620      	mov	r0, r4
 80013d2:	f7ff fb5d 	bl	8000a90 <__aeabi_fsub>
 80013d6:	4603      	mov	r3, r0
 80013d8:	61fb      	str	r3, [r7, #28]
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80013da:	6a39      	ldr	r1, [r7, #32]
 80013dc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80013de:	f7ff fc61 	bl	8000ca4 <__aeabi_fmul>
 80013e2:	4603      	mov	r3, r0
 80013e4:	461c      	mov	r4, r3
 80013e6:	6839      	ldr	r1, [r7, #0]
 80013e8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80013ea:	f7ff fc5b 	bl	8000ca4 <__aeabi_fmul>
 80013ee:	4603      	mov	r3, r0
 80013f0:	4619      	mov	r1, r3
 80013f2:	4620      	mov	r0, r4
 80013f4:	f7ff fb4c 	bl	8000a90 <__aeabi_fsub>
 80013f8:	4603      	mov	r3, r0
 80013fa:	461c      	mov	r4, r3
 80013fc:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001400:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001402:	f7ff fc4f 	bl	8000ca4 <__aeabi_fmul>
 8001406:	4603      	mov	r3, r0
 8001408:	461a      	mov	r2, r3
 800140a:	4b68      	ldr	r3, [pc, #416]	; (80015ac <MadgwickAHRSupdateIMU+0x504>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4619      	mov	r1, r3
 8001410:	4610      	mov	r0, r2
 8001412:	f7ff fc47 	bl	8000ca4 <__aeabi_fmul>
 8001416:	4603      	mov	r3, r0
 8001418:	4619      	mov	r1, r3
 800141a:	4620      	mov	r0, r4
 800141c:	f7ff fb3a 	bl	8000a94 <__addsf3>
 8001420:	4603      	mov	r3, r0
 8001422:	461c      	mov	r4, r3
 8001424:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001426:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001428:	f7ff fc3c 	bl	8000ca4 <__aeabi_fmul>
 800142c:	4603      	mov	r3, r0
 800142e:	4619      	mov	r1, r3
 8001430:	4620      	mov	r0, r4
 8001432:	f7ff fb2d 	bl	8000a90 <__aeabi_fsub>
 8001436:	4603      	mov	r3, r0
 8001438:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff fb28 	bl	8000a90 <__aeabi_fsub>
 8001440:	4603      	mov	r3, r0
 8001442:	461c      	mov	r4, r3
 8001444:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001446:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001448:	f7ff fc2c 	bl	8000ca4 <__aeabi_fmul>
 800144c:	4603      	mov	r3, r0
 800144e:	4619      	mov	r1, r3
 8001450:	4620      	mov	r0, r4
 8001452:	f7ff fb1f 	bl	8000a94 <__addsf3>
 8001456:	4603      	mov	r3, r0
 8001458:	461c      	mov	r4, r3
 800145a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800145c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800145e:	f7ff fc21 	bl	8000ca4 <__aeabi_fmul>
 8001462:	4603      	mov	r3, r0
 8001464:	4619      	mov	r1, r3
 8001466:	4620      	mov	r0, r4
 8001468:	f7ff fb14 	bl	8000a94 <__addsf3>
 800146c:	4603      	mov	r3, r0
 800146e:	461c      	mov	r4, r3
 8001470:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001472:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001474:	f7ff fc16 	bl	8000ca4 <__aeabi_fmul>
 8001478:	4603      	mov	r3, r0
 800147a:	4619      	mov	r1, r3
 800147c:	4620      	mov	r0, r4
 800147e:	f7ff fb09 	bl	8000a94 <__addsf3>
 8001482:	4603      	mov	r3, r0
 8001484:	61bb      	str	r3, [r7, #24]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8001486:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800148a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800148c:	f7ff fc0a 	bl	8000ca4 <__aeabi_fmul>
 8001490:	4603      	mov	r3, r0
 8001492:	461a      	mov	r2, r3
 8001494:	4b46      	ldr	r3, [pc, #280]	; (80015b0 <MadgwickAHRSupdateIMU+0x508>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4619      	mov	r1, r3
 800149a:	4610      	mov	r0, r2
 800149c:	f7ff fc02 	bl	8000ca4 <__aeabi_fmul>
 80014a0:	4603      	mov	r3, r0
 80014a2:	461c      	mov	r4, r3
 80014a4:	6839      	ldr	r1, [r7, #0]
 80014a6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80014a8:	f7ff fbfc 	bl	8000ca4 <__aeabi_fmul>
 80014ac:	4603      	mov	r3, r0
 80014ae:	4619      	mov	r1, r3
 80014b0:	4620      	mov	r0, r4
 80014b2:	f7ff faef 	bl	8000a94 <__addsf3>
 80014b6:	4603      	mov	r3, r0
 80014b8:	461c      	mov	r4, r3
 80014ba:	6a39      	ldr	r1, [r7, #32]
 80014bc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80014be:	f7ff fbf1 	bl	8000ca4 <__aeabi_fmul>
 80014c2:	4603      	mov	r3, r0
 80014c4:	4619      	mov	r1, r3
 80014c6:	4620      	mov	r0, r4
 80014c8:	f7ff fae4 	bl	8000a94 <__addsf3>
 80014cc:	4603      	mov	r3, r0
 80014ce:	461c      	mov	r4, r3
 80014d0:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80014d2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80014d4:	f7ff fbe6 	bl	8000ca4 <__aeabi_fmul>
 80014d8:	4603      	mov	r3, r0
 80014da:	4619      	mov	r1, r3
 80014dc:	4620      	mov	r0, r4
 80014de:	f7ff fad7 	bl	8000a90 <__aeabi_fsub>
 80014e2:	4603      	mov	r3, r0
 80014e4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff fad2 	bl	8000a90 <__aeabi_fsub>
 80014ec:	4603      	mov	r3, r0
 80014ee:	461c      	mov	r4, r3
 80014f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80014f4:	f7ff fbd6 	bl	8000ca4 <__aeabi_fmul>
 80014f8:	4603      	mov	r3, r0
 80014fa:	4619      	mov	r1, r3
 80014fc:	4620      	mov	r0, r4
 80014fe:	f7ff fac9 	bl	8000a94 <__addsf3>
 8001502:	4603      	mov	r3, r0
 8001504:	461c      	mov	r4, r3
 8001506:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001508:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800150a:	f7ff fbcb 	bl	8000ca4 <__aeabi_fmul>
 800150e:	4603      	mov	r3, r0
 8001510:	4619      	mov	r1, r3
 8001512:	4620      	mov	r0, r4
 8001514:	f7ff fabe 	bl	8000a94 <__addsf3>
 8001518:	4603      	mov	r3, r0
 800151a:	461c      	mov	r4, r3
 800151c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800151e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001520:	f7ff fbc0 	bl	8000ca4 <__aeabi_fmul>
 8001524:	4603      	mov	r3, r0
 8001526:	4619      	mov	r1, r3
 8001528:	4620      	mov	r0, r4
 800152a:	f7ff fab3 	bl	8000a94 <__addsf3>
 800152e:	4603      	mov	r3, r0
 8001530:	617b      	str	r3, [r7, #20]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8001532:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001536:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001538:	f7ff fbb4 	bl	8000ca4 <__aeabi_fmul>
 800153c:	4603      	mov	r3, r0
 800153e:	461a      	mov	r2, r3
 8001540:	4b1c      	ldr	r3, [pc, #112]	; (80015b4 <MadgwickAHRSupdateIMU+0x50c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4619      	mov	r1, r3
 8001546:	4610      	mov	r0, r2
 8001548:	f7ff fbac 	bl	8000ca4 <__aeabi_fmul>
 800154c:	4603      	mov	r3, r0
 800154e:	461c      	mov	r4, r3
 8001550:	6839      	ldr	r1, [r7, #0]
 8001552:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001554:	f7ff fba6 	bl	8000ca4 <__aeabi_fmul>
 8001558:	4603      	mov	r3, r0
 800155a:	4619      	mov	r1, r3
 800155c:	4620      	mov	r0, r4
 800155e:	f7ff fa97 	bl	8000a90 <__aeabi_fsub>
 8001562:	4603      	mov	r3, r0
 8001564:	461c      	mov	r4, r3
 8001566:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800156a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800156c:	f7ff fb9a 	bl	8000ca4 <__aeabi_fmul>
 8001570:	4603      	mov	r3, r0
 8001572:	461a      	mov	r2, r3
 8001574:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <MadgwickAHRSupdateIMU+0x50c>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4619      	mov	r1, r3
 800157a:	4610      	mov	r0, r2
 800157c:	f7ff fb92 	bl	8000ca4 <__aeabi_fmul>
 8001580:	4603      	mov	r3, r0
 8001582:	4619      	mov	r1, r3
 8001584:	4620      	mov	r0, r4
 8001586:	f7ff fa85 	bl	8000a94 <__addsf3>
 800158a:	4603      	mov	r3, r0
 800158c:	461c      	mov	r4, r3
 800158e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001590:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8001592:	f7ff fb87 	bl	8000ca4 <__aeabi_fmul>
 8001596:	4603      	mov	r3, r0
 8001598:	4619      	mov	r1, r3
 800159a:	4620      	mov	r0, r4
 800159c:	f7ff fa78 	bl	8000a90 <__aeabi_fsub>
 80015a0:	4603      	mov	r3, r0
 80015a2:	613b      	str	r3, [r7, #16]
 80015a4:	e008      	b.n	80015b8 <MadgwickAHRSupdateIMU+0x510>
 80015a6:	bf00      	nop
 80015a8:	20000004 	.word	0x20000004
 80015ac:	20000200 	.word	0x20000200
 80015b0:	20000204 	.word	0x20000204
 80015b4:	20000208 	.word	0x20000208
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80015b8:	69f9      	ldr	r1, [r7, #28]
 80015ba:	69f8      	ldr	r0, [r7, #28]
 80015bc:	f7ff fb72 	bl	8000ca4 <__aeabi_fmul>
 80015c0:	4603      	mov	r3, r0
 80015c2:	461c      	mov	r4, r3
 80015c4:	69b9      	ldr	r1, [r7, #24]
 80015c6:	69b8      	ldr	r0, [r7, #24]
 80015c8:	f7ff fb6c 	bl	8000ca4 <__aeabi_fmul>
 80015cc:	4603      	mov	r3, r0
 80015ce:	4619      	mov	r1, r3
 80015d0:	4620      	mov	r0, r4
 80015d2:	f7ff fa5f 	bl	8000a94 <__addsf3>
 80015d6:	4603      	mov	r3, r0
 80015d8:	461c      	mov	r4, r3
 80015da:	6979      	ldr	r1, [r7, #20]
 80015dc:	6978      	ldr	r0, [r7, #20]
 80015de:	f7ff fb61 	bl	8000ca4 <__aeabi_fmul>
 80015e2:	4603      	mov	r3, r0
 80015e4:	4619      	mov	r1, r3
 80015e6:	4620      	mov	r0, r4
 80015e8:	f7ff fa54 	bl	8000a94 <__addsf3>
 80015ec:	4603      	mov	r3, r0
 80015ee:	461c      	mov	r4, r3
 80015f0:	6939      	ldr	r1, [r7, #16]
 80015f2:	6938      	ldr	r0, [r7, #16]
 80015f4:	f7ff fb56 	bl	8000ca4 <__aeabi_fmul>
 80015f8:	4603      	mov	r3, r0
 80015fa:	4619      	mov	r1, r3
 80015fc:	4620      	mov	r0, r4
 80015fe:	f7ff fa49 	bl	8000a94 <__addsf3>
 8001602:	4603      	mov	r3, r0
 8001604:	4618      	mov	r0, r3
 8001606:	f000 f8ff 	bl	8001808 <invSqrt>
 800160a:	6578      	str	r0, [r7, #84]	; 0x54
		s0 *= recipNorm;
 800160c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800160e:	69f8      	ldr	r0, [r7, #28]
 8001610:	f7ff fb48 	bl	8000ca4 <__aeabi_fmul>
 8001614:	4603      	mov	r3, r0
 8001616:	61fb      	str	r3, [r7, #28]
		s1 *= recipNorm;
 8001618:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800161a:	69b8      	ldr	r0, [r7, #24]
 800161c:	f7ff fb42 	bl	8000ca4 <__aeabi_fmul>
 8001620:	4603      	mov	r3, r0
 8001622:	61bb      	str	r3, [r7, #24]
		s2 *= recipNorm;
 8001624:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001626:	6978      	ldr	r0, [r7, #20]
 8001628:	f7ff fb3c 	bl	8000ca4 <__aeabi_fmul>
 800162c:	4603      	mov	r3, r0
 800162e:	617b      	str	r3, [r7, #20]
		s3 *= recipNorm;
 8001630:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001632:	6938      	ldr	r0, [r7, #16]
 8001634:	f7ff fb36 	bl	8000ca4 <__aeabi_fmul>
 8001638:	4603      	mov	r3, r0
 800163a:	613b      	str	r3, [r7, #16]

		// Apply feedback step
		qDot1 -= beta * s0;
 800163c:	4b6c      	ldr	r3, [pc, #432]	; (80017f0 <MadgwickAHRSupdateIMU+0x748>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	69f9      	ldr	r1, [r7, #28]
 8001642:	4618      	mov	r0, r3
 8001644:	f7ff fb2e 	bl	8000ca4 <__aeabi_fmul>
 8001648:	4603      	mov	r3, r0
 800164a:	4619      	mov	r1, r3
 800164c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800164e:	f7ff fa1f 	bl	8000a90 <__aeabi_fsub>
 8001652:	4603      	mov	r3, r0
 8001654:	667b      	str	r3, [r7, #100]	; 0x64
		qDot2 -= beta * s1;
 8001656:	4b66      	ldr	r3, [pc, #408]	; (80017f0 <MadgwickAHRSupdateIMU+0x748>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	69b9      	ldr	r1, [r7, #24]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff fb21 	bl	8000ca4 <__aeabi_fmul>
 8001662:	4603      	mov	r3, r0
 8001664:	4619      	mov	r1, r3
 8001666:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8001668:	f7ff fa12 	bl	8000a90 <__aeabi_fsub>
 800166c:	4603      	mov	r3, r0
 800166e:	663b      	str	r3, [r7, #96]	; 0x60
		qDot3 -= beta * s2;
 8001670:	4b5f      	ldr	r3, [pc, #380]	; (80017f0 <MadgwickAHRSupdateIMU+0x748>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	6979      	ldr	r1, [r7, #20]
 8001676:	4618      	mov	r0, r3
 8001678:	f7ff fb14 	bl	8000ca4 <__aeabi_fmul>
 800167c:	4603      	mov	r3, r0
 800167e:	4619      	mov	r1, r3
 8001680:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8001682:	f7ff fa05 	bl	8000a90 <__aeabi_fsub>
 8001686:	4603      	mov	r3, r0
 8001688:	65fb      	str	r3, [r7, #92]	; 0x5c
		qDot4 -= beta * s3;
 800168a:	4b59      	ldr	r3, [pc, #356]	; (80017f0 <MadgwickAHRSupdateIMU+0x748>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	6939      	ldr	r1, [r7, #16]
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff fb07 	bl	8000ca4 <__aeabi_fmul>
 8001696:	4603      	mov	r3, r0
 8001698:	4619      	mov	r1, r3
 800169a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800169c:	f7ff f9f8 	bl	8000a90 <__aeabi_fsub>
 80016a0:	4603      	mov	r3, r0
 80016a2:	65bb      	str	r3, [r7, #88]	; 0x58
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 80016a4:	4953      	ldr	r1, [pc, #332]	; (80017f4 <MadgwickAHRSupdateIMU+0x74c>)
 80016a6:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80016a8:	f7ff fafc 	bl	8000ca4 <__aeabi_fmul>
 80016ac:	4603      	mov	r3, r0
 80016ae:	461a      	mov	r2, r3
 80016b0:	4b51      	ldr	r3, [pc, #324]	; (80017f8 <MadgwickAHRSupdateIMU+0x750>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4619      	mov	r1, r3
 80016b6:	4610      	mov	r0, r2
 80016b8:	f7ff f9ec 	bl	8000a94 <__addsf3>
 80016bc:	4603      	mov	r3, r0
 80016be:	461a      	mov	r2, r3
 80016c0:	4b4d      	ldr	r3, [pc, #308]	; (80017f8 <MadgwickAHRSupdateIMU+0x750>)
 80016c2:	601a      	str	r2, [r3, #0]
	q1 += qDot2 * (1.0f / sampleFreq);
 80016c4:	494b      	ldr	r1, [pc, #300]	; (80017f4 <MadgwickAHRSupdateIMU+0x74c>)
 80016c6:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80016c8:	f7ff faec 	bl	8000ca4 <__aeabi_fmul>
 80016cc:	4603      	mov	r3, r0
 80016ce:	461a      	mov	r2, r3
 80016d0:	4b4a      	ldr	r3, [pc, #296]	; (80017fc <MadgwickAHRSupdateIMU+0x754>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4619      	mov	r1, r3
 80016d6:	4610      	mov	r0, r2
 80016d8:	f7ff f9dc 	bl	8000a94 <__addsf3>
 80016dc:	4603      	mov	r3, r0
 80016de:	461a      	mov	r2, r3
 80016e0:	4b46      	ldr	r3, [pc, #280]	; (80017fc <MadgwickAHRSupdateIMU+0x754>)
 80016e2:	601a      	str	r2, [r3, #0]
	q2 += qDot3 * (1.0f / sampleFreq);
 80016e4:	4943      	ldr	r1, [pc, #268]	; (80017f4 <MadgwickAHRSupdateIMU+0x74c>)
 80016e6:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80016e8:	f7ff fadc 	bl	8000ca4 <__aeabi_fmul>
 80016ec:	4603      	mov	r3, r0
 80016ee:	461a      	mov	r2, r3
 80016f0:	4b43      	ldr	r3, [pc, #268]	; (8001800 <MadgwickAHRSupdateIMU+0x758>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4619      	mov	r1, r3
 80016f6:	4610      	mov	r0, r2
 80016f8:	f7ff f9cc 	bl	8000a94 <__addsf3>
 80016fc:	4603      	mov	r3, r0
 80016fe:	461a      	mov	r2, r3
 8001700:	4b3f      	ldr	r3, [pc, #252]	; (8001800 <MadgwickAHRSupdateIMU+0x758>)
 8001702:	601a      	str	r2, [r3, #0]
	q3 += qDot4 * (1.0f / sampleFreq);
 8001704:	493b      	ldr	r1, [pc, #236]	; (80017f4 <MadgwickAHRSupdateIMU+0x74c>)
 8001706:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001708:	f7ff facc 	bl	8000ca4 <__aeabi_fmul>
 800170c:	4603      	mov	r3, r0
 800170e:	461a      	mov	r2, r3
 8001710:	4b3c      	ldr	r3, [pc, #240]	; (8001804 <MadgwickAHRSupdateIMU+0x75c>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4619      	mov	r1, r3
 8001716:	4610      	mov	r0, r2
 8001718:	f7ff f9bc 	bl	8000a94 <__addsf3>
 800171c:	4603      	mov	r3, r0
 800171e:	461a      	mov	r2, r3
 8001720:	4b38      	ldr	r3, [pc, #224]	; (8001804 <MadgwickAHRSupdateIMU+0x75c>)
 8001722:	601a      	str	r2, [r3, #0]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001724:	4b34      	ldr	r3, [pc, #208]	; (80017f8 <MadgwickAHRSupdateIMU+0x750>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a33      	ldr	r2, [pc, #204]	; (80017f8 <MadgwickAHRSupdateIMU+0x750>)
 800172a:	6812      	ldr	r2, [r2, #0]
 800172c:	4611      	mov	r1, r2
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff fab8 	bl	8000ca4 <__aeabi_fmul>
 8001734:	4603      	mov	r3, r0
 8001736:	461c      	mov	r4, r3
 8001738:	4b30      	ldr	r3, [pc, #192]	; (80017fc <MadgwickAHRSupdateIMU+0x754>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a2f      	ldr	r2, [pc, #188]	; (80017fc <MadgwickAHRSupdateIMU+0x754>)
 800173e:	6812      	ldr	r2, [r2, #0]
 8001740:	4611      	mov	r1, r2
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff faae 	bl	8000ca4 <__aeabi_fmul>
 8001748:	4603      	mov	r3, r0
 800174a:	4619      	mov	r1, r3
 800174c:	4620      	mov	r0, r4
 800174e:	f7ff f9a1 	bl	8000a94 <__addsf3>
 8001752:	4603      	mov	r3, r0
 8001754:	461c      	mov	r4, r3
 8001756:	4b2a      	ldr	r3, [pc, #168]	; (8001800 <MadgwickAHRSupdateIMU+0x758>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a29      	ldr	r2, [pc, #164]	; (8001800 <MadgwickAHRSupdateIMU+0x758>)
 800175c:	6812      	ldr	r2, [r2, #0]
 800175e:	4611      	mov	r1, r2
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff fa9f 	bl	8000ca4 <__aeabi_fmul>
 8001766:	4603      	mov	r3, r0
 8001768:	4619      	mov	r1, r3
 800176a:	4620      	mov	r0, r4
 800176c:	f7ff f992 	bl	8000a94 <__addsf3>
 8001770:	4603      	mov	r3, r0
 8001772:	461c      	mov	r4, r3
 8001774:	4b23      	ldr	r3, [pc, #140]	; (8001804 <MadgwickAHRSupdateIMU+0x75c>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a22      	ldr	r2, [pc, #136]	; (8001804 <MadgwickAHRSupdateIMU+0x75c>)
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	4611      	mov	r1, r2
 800177e:	4618      	mov	r0, r3
 8001780:	f7ff fa90 	bl	8000ca4 <__aeabi_fmul>
 8001784:	4603      	mov	r3, r0
 8001786:	4619      	mov	r1, r3
 8001788:	4620      	mov	r0, r4
 800178a:	f7ff f983 	bl	8000a94 <__addsf3>
 800178e:	4603      	mov	r3, r0
 8001790:	4618      	mov	r0, r3
 8001792:	f000 f839 	bl	8001808 <invSqrt>
 8001796:	6578      	str	r0, [r7, #84]	; 0x54
	q0 *= recipNorm;
 8001798:	4b17      	ldr	r3, [pc, #92]	; (80017f8 <MadgwickAHRSupdateIMU+0x750>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fa80 	bl	8000ca4 <__aeabi_fmul>
 80017a4:	4603      	mov	r3, r0
 80017a6:	461a      	mov	r2, r3
 80017a8:	4b13      	ldr	r3, [pc, #76]	; (80017f8 <MadgwickAHRSupdateIMU+0x750>)
 80017aa:	601a      	str	r2, [r3, #0]
	q1 *= recipNorm;
 80017ac:	4b13      	ldr	r3, [pc, #76]	; (80017fc <MadgwickAHRSupdateIMU+0x754>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fa76 	bl	8000ca4 <__aeabi_fmul>
 80017b8:	4603      	mov	r3, r0
 80017ba:	461a      	mov	r2, r3
 80017bc:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <MadgwickAHRSupdateIMU+0x754>)
 80017be:	601a      	str	r2, [r3, #0]
	q2 *= recipNorm;
 80017c0:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <MadgwickAHRSupdateIMU+0x758>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7ff fa6c 	bl	8000ca4 <__aeabi_fmul>
 80017cc:	4603      	mov	r3, r0
 80017ce:	461a      	mov	r2, r3
 80017d0:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <MadgwickAHRSupdateIMU+0x758>)
 80017d2:	601a      	str	r2, [r3, #0]
	q3 *= recipNorm;
 80017d4:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <MadgwickAHRSupdateIMU+0x75c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff fa62 	bl	8000ca4 <__aeabi_fmul>
 80017e0:	4603      	mov	r3, r0
 80017e2:	461a      	mov	r2, r3
 80017e4:	4b07      	ldr	r3, [pc, #28]	; (8001804 <MadgwickAHRSupdateIMU+0x75c>)
 80017e6:	601a      	str	r2, [r3, #0]
}
 80017e8:	bf00      	nop
 80017ea:	376c      	adds	r7, #108	; 0x6c
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd90      	pop	{r4, r7, pc}
 80017f0:	20000000 	.word	0x20000000
 80017f4:	3b03126f 	.word	0x3b03126f
 80017f8:	20000004 	.word	0x20000004
 80017fc:	20000200 	.word	0x20000200
 8001800:	20000204 	.word	0x20000204
 8001804:	20000208 	.word	0x20000208

08001808 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	float halfx = 0.5f * x;
 8001810:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff fa45 	bl	8000ca4 <__aeabi_fmul>
 800181a:	4603      	mov	r3, r0
 800181c:	617b      	str	r3, [r7, #20]
	float y = x;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8001822:	f107 0310 	add.w	r3, r7, #16
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	105a      	asrs	r2, r3, #1
 800182e:	4b13      	ldr	r3, [pc, #76]	; (800187c <invSqrt+0x74>)
 8001830:	1a9b      	subs	r3, r3, r2
 8001832:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	6979      	ldr	r1, [r7, #20]
 8001840:	4618      	mov	r0, r3
 8001842:	f7ff fa2f 	bl	8000ca4 <__aeabi_fmul>
 8001846:	4603      	mov	r3, r0
 8001848:	461a      	mov	r2, r3
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	4619      	mov	r1, r3
 800184e:	4610      	mov	r0, r2
 8001850:	f7ff fa28 	bl	8000ca4 <__aeabi_fmul>
 8001854:	4603      	mov	r3, r0
 8001856:	4619      	mov	r1, r3
 8001858:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 800185c:	f7ff f918 	bl	8000a90 <__aeabi_fsub>
 8001860:	4603      	mov	r3, r0
 8001862:	461a      	mov	r2, r3
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	4619      	mov	r1, r3
 8001868:	4610      	mov	r0, r2
 800186a:	f7ff fa1b 	bl	8000ca4 <__aeabi_fmul>
 800186e:	4603      	mov	r3, r0
 8001870:	613b      	str	r3, [r7, #16]
	return y;
 8001872:	693b      	ldr	r3, [r7, #16]
}
 8001874:	4618      	mov	r0, r3
 8001876:	3718      	adds	r7, #24
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	5f3759df 	.word	0x5f3759df

08001880 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001884:	f001 fc94 	bl	80031b0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001888:	f000 f844 	bl	8001914 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800188c:	f000 fb2e 	bl	8001eec <MX_GPIO_Init>
  MX_DMA_Init();
 8001890:	f000 faf6 	bl	8001e80 <MX_DMA_Init>
  MX_I2C1_Init();
 8001894:	f000 f904 	bl	8001aa0 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001898:	f000 f9c0 	bl	8001c1c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800189c:	f000 fa9c 	bl	8001dd8 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80018a0:	f000 f92c 	bl	8001afc <MX_TIM1_Init>
  MX_ADC1_Init();
 80018a4:	f000 f892 	bl	80019cc <MX_ADC1_Init>
  MX_USART3_UART_Init();
 80018a8:	f000 fac0 	bl	8001e2c <MX_USART3_UART_Init>
  MX_TIM3_Init();
 80018ac:	f000 fa3a 	bl	8001d24 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  InitMPU6050(&hi2c1);
 80018b0:	4810      	ldr	r0, [pc, #64]	; (80018f4 <main+0x74>)
 80018b2:	f001 fa69 	bl	8002d88 <InitMPU6050>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t*)&zntime, 1);
 80018b6:	2301      	movs	r3, #1
 80018b8:	4a0f      	ldr	r2, [pc, #60]	; (80018f8 <main+0x78>)
 80018ba:	2100      	movs	r1, #0
 80018bc:	480f      	ldr	r0, [pc, #60]	; (80018fc <main+0x7c>)
 80018be:	f006 fb5f 	bl	8007f80 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80018c2:	2108      	movs	r1, #8
 80018c4:	480e      	ldr	r0, [pc, #56]	; (8001900 <main+0x80>)
 80018c6:	f006 fa61 	bl	8007d8c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80018ca:	2104      	movs	r1, #4
 80018cc:	480c      	ldr	r0, [pc, #48]	; (8001900 <main+0x80>)
 80018ce:	f006 fa5d 	bl	8007d8c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80018d2:	2100      	movs	r1, #0
 80018d4:	480b      	ldr	r0, [pc, #44]	; (8001904 <main+0x84>)
 80018d6:	f006 fa59 	bl	8007d8c <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 80018da:	4809      	ldr	r0, [pc, #36]	; (8001900 <main+0x80>)
 80018dc:	f006 f9b4 	bl	8007c48 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_Calibration_Start(&hadc1);
 80018e0:	4809      	ldr	r0, [pc, #36]	; (8001908 <main+0x88>)
 80018e2:	f001 ff11 	bl	8003708 <HAL_ADCEx_Calibration_Start>
  HAL_UART_Receive_DMA(&huart3, &rxData, 1);
 80018e6:	2201      	movs	r2, #1
 80018e8:	4908      	ldr	r1, [pc, #32]	; (800190c <main+0x8c>)
 80018ea:	4809      	ldr	r0, [pc, #36]	; (8001910 <main+0x90>)
 80018ec:	f007 fdba 	bl	8009464 <HAL_UART_Receive_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80018f0:	e7fe      	b.n	80018f0 <main+0x70>
 80018f2:	bf00      	nop
 80018f4:	20000280 	.word	0x20000280
 80018f8:	20000510 	.word	0x20000510
 80018fc:	20000360 	.word	0x20000360
 8001900:	20000318 	.word	0x20000318
 8001904:	200003a8 	.word	0x200003a8
 8001908:	2000020c 	.word	0x2000020c
 800190c:	20000538 	.word	0x20000538
 8001910:	20000478 	.word	0x20000478

08001914 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b094      	sub	sp, #80	; 0x50
 8001918:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800191a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800191e:	2228      	movs	r2, #40	; 0x28
 8001920:	2100      	movs	r1, #0
 8001922:	4618      	mov	r0, r3
 8001924:	f008 fad0 	bl	8009ec8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001938:	1d3b      	adds	r3, r7, #4
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001944:	2301      	movs	r3, #1
 8001946:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001948:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800194c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800194e:	2300      	movs	r3, #0
 8001950:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001952:	2301      	movs	r3, #1
 8001954:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001956:	2302      	movs	r3, #2
 8001958:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800195a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800195e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001960:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001964:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001966:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800196a:	4618      	mov	r0, r3
 800196c:	f005 fb8c 	bl	8007088 <HAL_RCC_OscConfig>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001976:	f000 fc49 	bl	800220c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800197a:	230f      	movs	r3, #15
 800197c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800197e:	2302      	movs	r3, #2
 8001980:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001982:	2300      	movs	r3, #0
 8001984:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001986:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800198a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800198c:	2300      	movs	r3, #0
 800198e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	2102      	movs	r1, #2
 8001996:	4618      	mov	r0, r3
 8001998:	f005 fdf8 	bl	800758c <HAL_RCC_ClockConfig>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80019a2:	f000 fc33 	bl	800220c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80019a6:	2302      	movs	r3, #2
 80019a8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 80019aa:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80019ae:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019b0:	1d3b      	adds	r3, r7, #4
 80019b2:	4618      	mov	r0, r3
 80019b4:	f005 ff82 	bl	80078bc <HAL_RCCEx_PeriphCLKConfig>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80019be:	f000 fc25 	bl	800220c <Error_Handler>
  }
}
 80019c2:	bf00      	nop
 80019c4:	3750      	adds	r7, #80	; 0x50
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
	...

080019cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b088      	sub	sp, #32
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80019d2:	1d3b      	adds	r3, r7, #4
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
 80019e0:	615a      	str	r2, [r3, #20]
 80019e2:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80019e4:	4b2c      	ldr	r3, [pc, #176]	; (8001a98 <MX_ADC1_Init+0xcc>)
 80019e6:	4a2d      	ldr	r2, [pc, #180]	; (8001a9c <MX_ADC1_Init+0xd0>)
 80019e8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80019ea:	4b2b      	ldr	r3, [pc, #172]	; (8001a98 <MX_ADC1_Init+0xcc>)
 80019ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019f0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019f2:	4b29      	ldr	r3, [pc, #164]	; (8001a98 <MX_ADC1_Init+0xcc>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019f8:	4b27      	ldr	r3, [pc, #156]	; (8001a98 <MX_ADC1_Init+0xcc>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019fe:	4b26      	ldr	r3, [pc, #152]	; (8001a98 <MX_ADC1_Init+0xcc>)
 8001a00:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001a04:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a06:	4b24      	ldr	r3, [pc, #144]	; (8001a98 <MX_ADC1_Init+0xcc>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001a0c:	4b22      	ldr	r3, [pc, #136]	; (8001a98 <MX_ADC1_Init+0xcc>)
 8001a0e:	2201      	movs	r2, #1
 8001a10:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a12:	4821      	ldr	r0, [pc, #132]	; (8001a98 <MX_ADC1_Init+0xcc>)
 8001a14:	f001 fc2e 	bl	8003274 <HAL_ADC_Init>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_ADC1_Init+0x56>
  {
    Error_Handler();
 8001a1e:	f000 fbf5 	bl	800220c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8001a22:	2304      	movs	r3, #4
 8001a24:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001a26:	2301      	movs	r3, #1
 8001a28:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8001a32:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001a36:	61fb      	str	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	767b      	strb	r3, [r7, #25]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	763b      	strb	r3, [r7, #24]
  sConfigInjected.InjectedOffset = 0;
 8001a40:	2300      	movs	r3, #0
 8001a42:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001a44:	1d3b      	adds	r3, r7, #4
 8001a46:	4619      	mov	r1, r3
 8001a48:	4813      	ldr	r0, [pc, #76]	; (8001a98 <MX_ADC1_Init+0xcc>)
 8001a4a:	f001 ff97 	bl	800397c <HAL_ADCEx_InjectedConfigChannel>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001a54:	f000 fbda 	bl	800220c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8001a58:	2305      	movs	r3, #5
 8001a5a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001a60:	1d3b      	adds	r3, r7, #4
 8001a62:	4619      	mov	r1, r3
 8001a64:	480c      	ldr	r0, [pc, #48]	; (8001a98 <MX_ADC1_Init+0xcc>)
 8001a66:	f001 ff89 	bl	800397c <HAL_ADCEx_InjectedConfigChannel>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8001a70:	f000 fbcc 	bl	800220c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8001a74:	2306      	movs	r3, #6
 8001a76:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001a7c:	1d3b      	adds	r3, r7, #4
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4805      	ldr	r0, [pc, #20]	; (8001a98 <MX_ADC1_Init+0xcc>)
 8001a82:	f001 ff7b 	bl	800397c <HAL_ADCEx_InjectedConfigChannel>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8001a8c:	f000 fbbe 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a90:	bf00      	nop
 8001a92:	3720      	adds	r7, #32
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	2000020c 	.word	0x2000020c
 8001a9c:	40012400 	.word	0x40012400

08001aa0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001aa4:	4b12      	ldr	r3, [pc, #72]	; (8001af0 <MX_I2C1_Init+0x50>)
 8001aa6:	4a13      	ldr	r2, [pc, #76]	; (8001af4 <MX_I2C1_Init+0x54>)
 8001aa8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001aaa:	4b11      	ldr	r3, [pc, #68]	; (8001af0 <MX_I2C1_Init+0x50>)
 8001aac:	4a12      	ldr	r2, [pc, #72]	; (8001af8 <MX_I2C1_Init+0x58>)
 8001aae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	; (8001af0 <MX_I2C1_Init+0x50>)
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001ab6:	4b0e      	ldr	r3, [pc, #56]	; (8001af0 <MX_I2C1_Init+0x50>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001abc:	4b0c      	ldr	r3, [pc, #48]	; (8001af0 <MX_I2C1_Init+0x50>)
 8001abe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ac2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ac4:	4b0a      	ldr	r3, [pc, #40]	; (8001af0 <MX_I2C1_Init+0x50>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001aca:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <MX_I2C1_Init+0x50>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ad0:	4b07      	ldr	r3, [pc, #28]	; (8001af0 <MX_I2C1_Init+0x50>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ad6:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <MX_I2C1_Init+0x50>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001adc:	4804      	ldr	r0, [pc, #16]	; (8001af0 <MX_I2C1_Init+0x50>)
 8001ade:	f002 fe3b 	bl	8004758 <HAL_I2C_Init>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d001      	beq.n	8001aec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ae8:	f000 fb90 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001aec:	bf00      	nop
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20000280 	.word	0x20000280
 8001af4:	40005400 	.word	0x40005400
 8001af8:	00061a80 	.word	0x00061a80

08001afc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b092      	sub	sp, #72	; 0x48
 8001b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b02:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	60da      	str	r2, [r3, #12]
 8001b1a:	611a      	str	r2, [r3, #16]
 8001b1c:	615a      	str	r2, [r3, #20]
 8001b1e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b20:	1d3b      	adds	r3, r7, #4
 8001b22:	2220      	movs	r2, #32
 8001b24:	2100      	movs	r1, #0
 8001b26:	4618      	mov	r0, r3
 8001b28:	f008 f9ce 	bl	8009ec8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b2c:	4b39      	ldr	r3, [pc, #228]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001b2e:	4a3a      	ldr	r2, [pc, #232]	; (8001c18 <MX_TIM1_Init+0x11c>)
 8001b30:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001b32:	4b38      	ldr	r3, [pc, #224]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001b34:	2247      	movs	r2, #71	; 0x47
 8001b36:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b38:	4b36      	ldr	r3, [pc, #216]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500;
 8001b3e:	4b35      	ldr	r3, [pc, #212]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001b40:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001b44:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b46:	4b33      	ldr	r3, [pc, #204]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b4c:	4b31      	ldr	r3, [pc, #196]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b52:	4b30      	ldr	r3, [pc, #192]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001b54:	2280      	movs	r2, #128	; 0x80
 8001b56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b58:	482e      	ldr	r0, [pc, #184]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001b5a:	f006 f8c7 	bl	8007cec <HAL_TIM_PWM_Init>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001b64:	f000 fb52 	bl	800220c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b70:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b74:	4619      	mov	r1, r3
 8001b76:	4827      	ldr	r0, [pc, #156]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001b78:	f007 fb66 	bl	8009248 <HAL_TIMEx_MasterConfigSynchronization>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001b82:	f000 fb43 	bl	800220c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b86:	2360      	movs	r3, #96	; 0x60
 8001b88:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b92:	2300      	movs	r3, #0
 8001b94:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b96:	2300      	movs	r3, #0
 8001b98:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ba2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ba6:	2204      	movs	r2, #4
 8001ba8:	4619      	mov	r1, r3
 8001baa:	481a      	ldr	r0, [pc, #104]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001bac:	f006 fd0e 	bl	80085cc <HAL_TIM_PWM_ConfigChannel>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001bb6:	f000 fb29 	bl	800220c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bbe:	2208      	movs	r2, #8
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4814      	ldr	r0, [pc, #80]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001bc4:	f006 fd02 	bl	80085cc <HAL_TIM_PWM_ConfigChannel>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8001bce:	f000 fb1d 	bl	800220c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001be2:	2300      	movs	r3, #0
 8001be4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001be6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001bec:	2300      	movs	r3, #0
 8001bee:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001bf0:	1d3b      	adds	r3, r7, #4
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	4807      	ldr	r0, [pc, #28]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001bf6:	f007 fb85 	bl	8009304 <HAL_TIMEx_ConfigBreakDeadTime>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001c00:	f000 fb04 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c04:	4803      	ldr	r0, [pc, #12]	; (8001c14 <MX_TIM1_Init+0x118>)
 8001c06:	f000 fce9 	bl	80025dc <HAL_TIM_MspPostInit>

}
 8001c0a:	bf00      	nop
 8001c0c:	3748      	adds	r7, #72	; 0x48
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20000318 	.word	0x20000318
 8001c18:	40012c00 	.word	0x40012c00

08001c1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08c      	sub	sp, #48	; 0x30
 8001c20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001c22:	f107 031c 	add.w	r3, r7, #28
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]
 8001c2c:	609a      	str	r2, [r3, #8]
 8001c2e:	60da      	str	r2, [r3, #12]
 8001c30:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c32:	f107 0314 	add.w	r3, r7, #20
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c3c:	1d3b      	adds	r3, r7, #4
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]
 8001c44:	609a      	str	r2, [r3, #8]
 8001c46:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c48:	4b35      	ldr	r3, [pc, #212]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001c4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001c50:	4b33      	ldr	r3, [pc, #204]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001c52:	2247      	movs	r2, #71	; 0x47
 8001c54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c56:	4b32      	ldr	r3, [pc, #200]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65000;
 8001c5c:	4b30      	ldr	r3, [pc, #192]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001c5e:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001c62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c64:	4b2e      	ldr	r3, [pc, #184]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c6a:	4b2d      	ldr	r3, [pc, #180]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c70:	482b      	ldr	r0, [pc, #172]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001c72:	f005 ff99 	bl	8007ba8 <HAL_TIM_Base_Init>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 8001c7c:	f000 fac6 	bl	800220c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001c80:	4827      	ldr	r0, [pc, #156]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001c82:	f006 f925 	bl	8007ed0 <HAL_TIM_IC_Init>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001c8c:	f000 fabe 	bl	800220c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001c90:	2304      	movs	r3, #4
 8001c92:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001c94:	2350      	movs	r3, #80	; 0x50
 8001c96:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001ca0:	f107 031c 	add.w	r3, r7, #28
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	481e      	ldr	r0, [pc, #120]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001ca8:	f006 fd4e 	bl	8008748 <HAL_TIM_SlaveConfigSynchro>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001cb2:	f000 faab 	bl	800220c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cbe:	f107 0314 	add.w	r3, r7, #20
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4816      	ldr	r0, [pc, #88]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001cc6:	f007 fabf 	bl	8009248 <HAL_TIMEx_MasterConfigSynchronization>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8001cd0:	f000 fa9c 	bl	800220c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	4619      	mov	r1, r3
 8001cea:	480d      	ldr	r0, [pc, #52]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001cec:	f006 fbda 	bl	80084a4 <HAL_TIM_IC_ConfigChannel>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 8001cf6:	f000 fa89 	bl	800220c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001d02:	1d3b      	adds	r3, r7, #4
 8001d04:	2204      	movs	r2, #4
 8001d06:	4619      	mov	r1, r3
 8001d08:	4805      	ldr	r0, [pc, #20]	; (8001d20 <MX_TIM2_Init+0x104>)
 8001d0a:	f006 fbcb 	bl	80084a4 <HAL_TIM_IC_ConfigChannel>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_TIM2_Init+0xfc>
  {
    Error_Handler();
 8001d14:	f000 fa7a 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d18:	bf00      	nop
 8001d1a:	3730      	adds	r7, #48	; 0x30
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	20000360 	.word	0x20000360

08001d24 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08a      	sub	sp, #40	; 0x28
 8001d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d2a:	f107 0320 	add.w	r3, r7, #32
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d34:	1d3b      	adds	r3, r7, #4
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	609a      	str	r2, [r3, #8]
 8001d3e:	60da      	str	r2, [r3, #12]
 8001d40:	611a      	str	r2, [r3, #16]
 8001d42:	615a      	str	r2, [r3, #20]
 8001d44:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d46:	4b22      	ldr	r3, [pc, #136]	; (8001dd0 <MX_TIM3_Init+0xac>)
 8001d48:	4a22      	ldr	r2, [pc, #136]	; (8001dd4 <MX_TIM3_Init+0xb0>)
 8001d4a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001d4c:	4b20      	ldr	r3, [pc, #128]	; (8001dd0 <MX_TIM3_Init+0xac>)
 8001d4e:	2247      	movs	r2, #71	; 0x47
 8001d50:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d52:	4b1f      	ldr	r3, [pc, #124]	; (8001dd0 <MX_TIM3_Init+0xac>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500;
 8001d58:	4b1d      	ldr	r3, [pc, #116]	; (8001dd0 <MX_TIM3_Init+0xac>)
 8001d5a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001d5e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d60:	4b1b      	ldr	r3, [pc, #108]	; (8001dd0 <MX_TIM3_Init+0xac>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d66:	4b1a      	ldr	r3, [pc, #104]	; (8001dd0 <MX_TIM3_Init+0xac>)
 8001d68:	2280      	movs	r2, #128	; 0x80
 8001d6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d6c:	4818      	ldr	r0, [pc, #96]	; (8001dd0 <MX_TIM3_Init+0xac>)
 8001d6e:	f005 ffbd 	bl	8007cec <HAL_TIM_PWM_Init>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001d78:	f000 fa48 	bl	800220c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d80:	2300      	movs	r3, #0
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d84:	f107 0320 	add.w	r3, r7, #32
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4811      	ldr	r0, [pc, #68]	; (8001dd0 <MX_TIM3_Init+0xac>)
 8001d8c:	f007 fa5c 	bl	8009248 <HAL_TIMEx_MasterConfigSynchronization>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001d96:	f000 fa39 	bl	800220c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d9a:	2360      	movs	r3, #96	; 0x60
 8001d9c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001da2:	2300      	movs	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001da6:	2300      	movs	r3, #0
 8001da8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001daa:	1d3b      	adds	r3, r7, #4
 8001dac:	2200      	movs	r2, #0
 8001dae:	4619      	mov	r1, r3
 8001db0:	4807      	ldr	r0, [pc, #28]	; (8001dd0 <MX_TIM3_Init+0xac>)
 8001db2:	f006 fc0b 	bl	80085cc <HAL_TIM_PWM_ConfigChannel>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001dbc:	f000 fa26 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001dc0:	4803      	ldr	r0, [pc, #12]	; (8001dd0 <MX_TIM3_Init+0xac>)
 8001dc2:	f000 fc0b 	bl	80025dc <HAL_TIM_MspPostInit>

}
 8001dc6:	bf00      	nop
 8001dc8:	3728      	adds	r7, #40	; 0x28
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200003a8 	.word	0x200003a8
 8001dd4:	40000400 	.word	0x40000400

08001dd8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ddc:	4b11      	ldr	r3, [pc, #68]	; (8001e24 <MX_USART2_UART_Init+0x4c>)
 8001dde:	4a12      	ldr	r2, [pc, #72]	; (8001e28 <MX_USART2_UART_Init+0x50>)
 8001de0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001de2:	4b10      	ldr	r3, [pc, #64]	; (8001e24 <MX_USART2_UART_Init+0x4c>)
 8001de4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001de8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dea:	4b0e      	ldr	r3, [pc, #56]	; (8001e24 <MX_USART2_UART_Init+0x4c>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001df0:	4b0c      	ldr	r3, [pc, #48]	; (8001e24 <MX_USART2_UART_Init+0x4c>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001df6:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <MX_USART2_UART_Init+0x4c>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dfc:	4b09      	ldr	r3, [pc, #36]	; (8001e24 <MX_USART2_UART_Init+0x4c>)
 8001dfe:	220c      	movs	r2, #12
 8001e00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e02:	4b08      	ldr	r3, [pc, #32]	; (8001e24 <MX_USART2_UART_Init+0x4c>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e08:	4b06      	ldr	r3, [pc, #24]	; (8001e24 <MX_USART2_UART_Init+0x4c>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e0e:	4805      	ldr	r0, [pc, #20]	; (8001e24 <MX_USART2_UART_Init+0x4c>)
 8001e10:	f007 fadb 	bl	80093ca <HAL_UART_Init>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e1a:	f000 f9f7 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000434 	.word	0x20000434
 8001e28:	40004400 	.word	0x40004400

08001e2c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e30:	4b11      	ldr	r3, [pc, #68]	; (8001e78 <MX_USART3_UART_Init+0x4c>)
 8001e32:	4a12      	ldr	r2, [pc, #72]	; (8001e7c <MX_USART3_UART_Init+0x50>)
 8001e34:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001e36:	4b10      	ldr	r3, [pc, #64]	; (8001e78 <MX_USART3_UART_Init+0x4c>)
 8001e38:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001e3c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e3e:	4b0e      	ldr	r3, [pc, #56]	; (8001e78 <MX_USART3_UART_Init+0x4c>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e44:	4b0c      	ldr	r3, [pc, #48]	; (8001e78 <MX_USART3_UART_Init+0x4c>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e4a:	4b0b      	ldr	r3, [pc, #44]	; (8001e78 <MX_USART3_UART_Init+0x4c>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e50:	4b09      	ldr	r3, [pc, #36]	; (8001e78 <MX_USART3_UART_Init+0x4c>)
 8001e52:	220c      	movs	r2, #12
 8001e54:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e56:	4b08      	ldr	r3, [pc, #32]	; (8001e78 <MX_USART3_UART_Init+0x4c>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e5c:	4b06      	ldr	r3, [pc, #24]	; (8001e78 <MX_USART3_UART_Init+0x4c>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e62:	4805      	ldr	r0, [pc, #20]	; (8001e78 <MX_USART3_UART_Init+0x4c>)
 8001e64:	f007 fab1 	bl	80093ca <HAL_UART_Init>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001e6e:	f000 f9cd 	bl	800220c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000478 	.word	0x20000478
 8001e7c:	40004800 	.word	0x40004800

08001e80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e86:	4b18      	ldr	r3, [pc, #96]	; (8001ee8 <MX_DMA_Init+0x68>)
 8001e88:	695b      	ldr	r3, [r3, #20]
 8001e8a:	4a17      	ldr	r2, [pc, #92]	; (8001ee8 <MX_DMA_Init+0x68>)
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	6153      	str	r3, [r2, #20]
 8001e92:	4b15      	ldr	r3, [pc, #84]	; (8001ee8 <MX_DMA_Init+0x68>)
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	607b      	str	r3, [r7, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	200b      	movs	r0, #11
 8001ea4:	f001 ffdb 	bl	8003e5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001ea8:	200b      	movs	r0, #11
 8001eaa:	f001 fff4 	bl	8003e96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	200d      	movs	r0, #13
 8001eb4:	f001 ffd3 	bl	8003e5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001eb8:	200d      	movs	r0, #13
 8001eba:	f001 ffec 	bl	8003e96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	200f      	movs	r0, #15
 8001ec4:	f001 ffcb 	bl	8003e5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001ec8:	200f      	movs	r0, #15
 8001eca:	f001 ffe4 	bl	8003e96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001ece:	2200      	movs	r2, #0
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	2011      	movs	r0, #17
 8001ed4:	f001 ffc3 	bl	8003e5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001ed8:	2011      	movs	r0, #17
 8001eda:	f001 ffdc 	bl	8003e96 <HAL_NVIC_EnableIRQ>

}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40021000 	.word	0x40021000

08001eec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b088      	sub	sp, #32
 8001ef0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef2:	f107 0310 	add.w	r3, r7, #16
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
 8001efa:	605a      	str	r2, [r3, #4]
 8001efc:	609a      	str	r2, [r3, #8]
 8001efe:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f00:	4b28      	ldr	r3, [pc, #160]	; (8001fa4 <MX_GPIO_Init+0xb8>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	4a27      	ldr	r2, [pc, #156]	; (8001fa4 <MX_GPIO_Init+0xb8>)
 8001f06:	f043 0320 	orr.w	r3, r3, #32
 8001f0a:	6193      	str	r3, [r2, #24]
 8001f0c:	4b25      	ldr	r3, [pc, #148]	; (8001fa4 <MX_GPIO_Init+0xb8>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	f003 0320 	and.w	r3, r3, #32
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f18:	4b22      	ldr	r3, [pc, #136]	; (8001fa4 <MX_GPIO_Init+0xb8>)
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	4a21      	ldr	r2, [pc, #132]	; (8001fa4 <MX_GPIO_Init+0xb8>)
 8001f1e:	f043 0304 	orr.w	r3, r3, #4
 8001f22:	6193      	str	r3, [r2, #24]
 8001f24:	4b1f      	ldr	r3, [pc, #124]	; (8001fa4 <MX_GPIO_Init+0xb8>)
 8001f26:	699b      	ldr	r3, [r3, #24]
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	60bb      	str	r3, [r7, #8]
 8001f2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f30:	4b1c      	ldr	r3, [pc, #112]	; (8001fa4 <MX_GPIO_Init+0xb8>)
 8001f32:	699b      	ldr	r3, [r3, #24]
 8001f34:	4a1b      	ldr	r2, [pc, #108]	; (8001fa4 <MX_GPIO_Init+0xb8>)
 8001f36:	f043 0308 	orr.w	r3, r3, #8
 8001f3a:	6193      	str	r3, [r2, #24]
 8001f3c:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <MX_GPIO_Init+0xb8>)
 8001f3e:	699b      	ldr	r3, [r3, #24]
 8001f40:	f003 0308 	and.w	r3, r3, #8
 8001f44:	607b      	str	r3, [r7, #4]
 8001f46:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f4e:	4816      	ldr	r0, [pc, #88]	; (8001fa8 <MX_GPIO_Init+0xbc>)
 8001f50:	f002 fbea 	bl	8004728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR2_Pin|DIR1_Pin|EN1_Pin, GPIO_PIN_RESET);
 8001f54:	2200      	movs	r2, #0
 8001f56:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 8001f5a:	4814      	ldr	r0, [pc, #80]	; (8001fac <MX_GPIO_Init+0xc0>)
 8001f5c:	f002 fbe4 	bl	8004728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : EN2_Pin */
  GPIO_InitStruct.Pin = EN2_Pin;
 8001f60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f64:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f66:	2301      	movs	r3, #1
 8001f68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6e:	2302      	movs	r3, #2
 8001f70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EN2_GPIO_Port, &GPIO_InitStruct);
 8001f72:	f107 0310 	add.w	r3, r7, #16
 8001f76:	4619      	mov	r1, r3
 8001f78:	480b      	ldr	r0, [pc, #44]	; (8001fa8 <MX_GPIO_Init+0xbc>)
 8001f7a:	f002 fa51 	bl	8004420 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR2_Pin DIR1_Pin EN1_Pin */
  GPIO_InitStruct.Pin = DIR2_Pin|DIR1_Pin|EN1_Pin;
 8001f7e:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001f82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f84:	2301      	movs	r3, #1
 8001f86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f90:	f107 0310 	add.w	r3, r7, #16
 8001f94:	4619      	mov	r1, r3
 8001f96:	4805      	ldr	r0, [pc, #20]	; (8001fac <MX_GPIO_Init+0xc0>)
 8001f98:	f002 fa42 	bl	8004420 <HAL_GPIO_Init>

}
 8001f9c:	bf00      	nop
 8001f9e:	3720      	adds	r7, #32
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	40010c00 	.word	0x40010c00
 8001fac:	40010800 	.word	0x40010800

08001fb0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af02      	add	r7, sp, #8
 8001fb6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2) {
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fc0:	d136      	bne.n	8002030 <HAL_TIM_IC_CaptureCallback+0x80>
		HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_Address, ACCEL_XOUT_H_REG, 1, mpuData, 14);
 8001fc2:	230e      	movs	r3, #14
 8001fc4:	9301      	str	r3, [sp, #4]
 8001fc6:	4b1c      	ldr	r3, [pc, #112]	; (8002038 <HAL_TIM_IC_CaptureCallback+0x88>)
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	2301      	movs	r3, #1
 8001fcc:	223b      	movs	r2, #59	; 0x3b
 8001fce:	21d0      	movs	r1, #208	; 0xd0
 8001fd0:	481a      	ldr	r0, [pc, #104]	; (800203c <HAL_TIM_IC_CaptureCallback+0x8c>)
 8001fd2:	f002 fdff 	bl	8004bd4 <HAL_I2C_Mem_Read_DMA>
        speedCounter++;
 8001fd6:	4b1a      	ldr	r3, [pc, #104]	; (8002040 <HAL_TIM_IC_CaptureCallback+0x90>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	4a18      	ldr	r2, [pc, #96]	; (8002040 <HAL_TIM_IC_CaptureCallback+0x90>)
 8001fde:	6013      	str	r3, [r2, #0]
        turnCounter++;
 8001fe0:	4b18      	ldr	r3, [pc, #96]	; (8002044 <HAL_TIM_IC_CaptureCallback+0x94>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	4a17      	ldr	r2, [pc, #92]	; (8002044 <HAL_TIM_IC_CaptureCallback+0x94>)
 8001fe8:	6013      	str	r3, [r2, #0]
        adcCounter++;
 8001fea:	4b17      	ldr	r3, [pc, #92]	; (8002048 <HAL_TIM_IC_CaptureCallback+0x98>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	4a15      	ldr	r2, [pc, #84]	; (8002048 <HAL_TIM_IC_CaptureCallback+0x98>)
 8001ff2:	6013      	str	r3, [r2, #0]
        if (speedCounter > 50){
 8001ff4:	4b12      	ldr	r3, [pc, #72]	; (8002040 <HAL_TIM_IC_CaptureCallback+0x90>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2b32      	cmp	r3, #50	; 0x32
 8001ffa:	d905      	bls.n	8002008 <HAL_TIM_IC_CaptureCallback+0x58>
        	setSpeed = 0;
 8001ffc:	4b13      	ldr	r3, [pc, #76]	; (800204c <HAL_TIM_IC_CaptureCallback+0x9c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	601a      	str	r2, [r3, #0]
            speedCounter = 0;
 8002002:	4b0f      	ldr	r3, [pc, #60]	; (8002040 <HAL_TIM_IC_CaptureCallback+0x90>)
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
        }
        if (turnCounter > 50){
 8002008:	4b0e      	ldr	r3, [pc, #56]	; (8002044 <HAL_TIM_IC_CaptureCallback+0x94>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2b32      	cmp	r3, #50	; 0x32
 800200e:	d905      	bls.n	800201c <HAL_TIM_IC_CaptureCallback+0x6c>
        	turn = 0;
 8002010:	4b0f      	ldr	r3, [pc, #60]	; (8002050 <HAL_TIM_IC_CaptureCallback+0xa0>)
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
        	turnCounter = 0;
 8002016:	4b0b      	ldr	r3, [pc, #44]	; (8002044 <HAL_TIM_IC_CaptureCallback+0x94>)
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
        }
        if (adcCounter > 150) {
 800201c:	4b0a      	ldr	r3, [pc, #40]	; (8002048 <HAL_TIM_IC_CaptureCallback+0x98>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2b96      	cmp	r3, #150	; 0x96
 8002022:	d905      	bls.n	8002030 <HAL_TIM_IC_CaptureCallback+0x80>
        HAL_ADCEx_InjectedStart_IT(&hadc1);
 8002024:	480b      	ldr	r0, [pc, #44]	; (8002054 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8002026:	f001 fc1b 	bl	8003860 <HAL_ADCEx_InjectedStart_IT>
        adcCounter = 0;
 800202a:	4b07      	ldr	r3, [pc, #28]	; (8002048 <HAL_TIM_IC_CaptureCallback+0x98>)
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
        }
	}
}
 8002030:	bf00      	nop
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20000500 	.word	0x20000500
 800203c:	20000280 	.word	0x20000280
 8002040:	2000051c 	.word	0x2000051c
 8002044:	20000528 	.word	0x20000528
 8002048:	20000520 	.word	0x20000520
 800204c:	20000530 	.word	0x20000530
 8002050:	20000514 	.word	0x20000514
 8002054:	2000020c 	.word	0x2000020c

08002058 <HAL_ADCEx_InjectedConvCpltCallback>:

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc1)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  //ki = HAL_ADCEx_InjectedGetValue(hadc1, ADC_INJECTED_RANK_2) / 50;
  //kd = (float)HAL_ADCEx_InjectedGetValue(hadc1, ADC_INJECTED_RANK_3) / 2000;
  //kpv = (float)HAL_ADCEx_InjectedGetValue(hadc1, ADC_INJECTED_RANK_1) / 200;
  //kiv = (float)HAL_ADCEx_InjectedGetValue(hadc1, ADC_INJECTED_RANK_2) / 25000;
  //kdv = (float)HAL_ADCEx_InjectedGetValue(hadc1, ADC_INJECTED_RANK_3) / 10;
}
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	bc80      	pop	{r7}
 8002068:	4770      	bx	lr
	...

0800206c <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800206c:	b590      	push	{r4, r7, lr}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
	  pitch = MPU6050Read(mpuData);
 8002074:	4832      	ldr	r0, [pc, #200]	; (8002140 <HAL_I2C_MemRxCpltCallback+0xd4>)
 8002076:	f000 fedf 	bl	8002e38 <MPU6050Read>
 800207a:	4603      	mov	r3, r0
 800207c:	4a31      	ldr	r2, [pc, #196]	; (8002144 <HAL_I2C_MemRxCpltCallback+0xd8>)
 800207e:	6013      	str	r3, [r2, #0]
	  if (startCounter < 2100) {
 8002080:	4b31      	ldr	r3, [pc, #196]	; (8002148 <HAL_I2C_MemRxCpltCallback+0xdc>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f640 0233 	movw	r2, #2099	; 0x833
 8002088:	4293      	cmp	r3, r2
 800208a:	d804      	bhi.n	8002096 <HAL_I2C_MemRxCpltCallback+0x2a>
		  startCounter++;
 800208c:	4b2e      	ldr	r3, [pc, #184]	; (8002148 <HAL_I2C_MemRxCpltCallback+0xdc>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	3301      	adds	r3, #1
 8002092:	4a2d      	ldr	r2, [pc, #180]	; (8002148 <HAL_I2C_MemRxCpltCallback+0xdc>)
 8002094:	6013      	str	r3, [r2, #0]
	  }
	  if (startCounter > 500 && pitch > -1000) {
 8002096:	4b2c      	ldr	r3, [pc, #176]	; (8002148 <HAL_I2C_MemRxCpltCallback+0xdc>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800209e:	d907      	bls.n	80020b0 <HAL_I2C_MemRxCpltCallback+0x44>
 80020a0:	4b28      	ldr	r3, [pc, #160]	; (8002144 <HAL_I2C_MemRxCpltCallback+0xd8>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f513 7f7a 	cmn.w	r3, #1000	; 0x3e8
 80020a8:	dd02      	ble.n	80020b0 <HAL_I2C_MemRxCpltCallback+0x44>
		  isOn = 1;
 80020aa:	4b28      	ldr	r3, [pc, #160]	; (800214c <HAL_I2C_MemRxCpltCallback+0xe0>)
 80020ac:	2201      	movs	r2, #1
 80020ae:	601a      	str	r2, [r3, #0]
	  }
	  if (isOn) {
 80020b0:	4b26      	ldr	r3, [pc, #152]	; (800214c <HAL_I2C_MemRxCpltCallback+0xe0>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d03f      	beq.n	8002138 <HAL_I2C_MemRxCpltCallback+0xcc>
		  speed = angleRegulation(pitch, setAng);
 80020b8:	4b22      	ldr	r3, [pc, #136]	; (8002144 <HAL_I2C_MemRxCpltCallback+0xd8>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a24      	ldr	r2, [pc, #144]	; (8002150 <HAL_I2C_MemRxCpltCallback+0xe4>)
 80020be:	6812      	ldr	r2, [r2, #0]
 80020c0:	4611      	mov	r1, r2
 80020c2:	4618      	mov	r0, r3
 80020c4:	f000 fd08 	bl	8002ad8 <angleRegulation>
 80020c8:	4603      	mov	r3, r0
 80020ca:	4a22      	ldr	r2, [pc, #136]	; (8002154 <HAL_I2C_MemRxCpltCallback+0xe8>)
 80020cc:	6013      	str	r3, [r2, #0]
		  stepperMotor(speed, turn);
 80020ce:	4b21      	ldr	r3, [pc, #132]	; (8002154 <HAL_I2C_MemRxCpltCallback+0xe8>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a21      	ldr	r2, [pc, #132]	; (8002158 <HAL_I2C_MemRxCpltCallback+0xec>)
 80020d4:	6812      	ldr	r2, [r2, #0]
 80020d6:	4611      	mov	r1, r2
 80020d8:	4618      	mov	r0, r3
 80020da:	f000 ff8d 	bl	8002ff8 <stepperMotor>
		  int filtSetSpeed = (1-SET_SPEED_FILT)*prevSetSpeed + SET_SPEED_FILT*setSpeed;
 80020de:	4b1f      	ldr	r3, [pc, #124]	; (800215c <HAL_I2C_MemRxCpltCallback+0xf0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7fe fd8a 	bl	8000bfc <__aeabi_i2f>
 80020e8:	4603      	mov	r3, r0
 80020ea:	491d      	ldr	r1, [pc, #116]	; (8002160 <HAL_I2C_MemRxCpltCallback+0xf4>)
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe fdd9 	bl	8000ca4 <__aeabi_fmul>
 80020f2:	4603      	mov	r3, r0
 80020f4:	461c      	mov	r4, r3
 80020f6:	4b1b      	ldr	r3, [pc, #108]	; (8002164 <HAL_I2C_MemRxCpltCallback+0xf8>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe fd7e 	bl	8000bfc <__aeabi_i2f>
 8002100:	4603      	mov	r3, r0
 8002102:	4919      	ldr	r1, [pc, #100]	; (8002168 <HAL_I2C_MemRxCpltCallback+0xfc>)
 8002104:	4618      	mov	r0, r3
 8002106:	f7fe fdcd 	bl	8000ca4 <__aeabi_fmul>
 800210a:	4603      	mov	r3, r0
 800210c:	4619      	mov	r1, r3
 800210e:	4620      	mov	r0, r4
 8002110:	f7fe fcc0 	bl	8000a94 <__addsf3>
 8002114:	4603      	mov	r3, r0
 8002116:	4618      	mov	r0, r3
 8002118:	f7fe ffa0 	bl	800105c <__aeabi_f2iz>
 800211c:	4603      	mov	r3, r0
 800211e:	60fb      	str	r3, [r7, #12]
		  prevSetSpeed = filtSetSpeed;
 8002120:	4a0e      	ldr	r2, [pc, #56]	; (800215c <HAL_I2C_MemRxCpltCallback+0xf0>)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	6013      	str	r3, [r2, #0]
	 	  setAng = speedRegulation(speed, filtSetSpeed);
 8002126:	4b0b      	ldr	r3, [pc, #44]	; (8002154 <HAL_I2C_MemRxCpltCallback+0xe8>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68f9      	ldr	r1, [r7, #12]
 800212c:	4618      	mov	r0, r3
 800212e:	f000 fd99 	bl	8002c64 <speedRegulation>
 8002132:	4603      	mov	r3, r0
 8002134:	4a06      	ldr	r2, [pc, #24]	; (8002150 <HAL_I2C_MemRxCpltCallback+0xe4>)
 8002136:	6013      	str	r3, [r2, #0]
	  //sprintf(uartMsg, "$%.3f %d %.3f;", (float)(kp), (int)(ki), (float)(kd));
	  //sprintf(uartMsg, "$%.3f %.3f %.3f;", (float)(kpv), (float)(kiv), (float)(kdv));
	  //HAL_UART_Transmit(&huart2, (uint8_t*)uartMsg, sizeof(uartMsg), HAL_MAX_DELAY);
	  //HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), HAL_MAX_DELAY);

}
 8002138:	bf00      	nop
 800213a:	3714      	adds	r7, #20
 800213c:	46bd      	mov	sp, r7
 800213e:	bd90      	pop	{r4, r7, pc}
 8002140:	20000500 	.word	0x20000500
 8002144:	2000053c 	.word	0x2000053c
 8002148:	20000524 	.word	0x20000524
 800214c:	20000534 	.word	0x20000534
 8002150:	2000052c 	.word	0x2000052c
 8002154:	20000518 	.word	0x20000518
 8002158:	20000514 	.word	0x20000514
 800215c:	20000540 	.word	0x20000540
 8002160:	3f7ae148 	.word	0x3f7ae148
 8002164:	20000530 	.word	0x20000530
 8002168:	3ca3d70a 	.word	0x3ca3d70a

0800216c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART3)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a1c      	ldr	r2, [pc, #112]	; (80021ec <HAL_UART_RxCpltCallback+0x80>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d131      	bne.n	80021e2 <HAL_UART_RxCpltCallback+0x76>
	//int str = atoi(rxData);
	//sprintf(uartMsg, "%d", str);
	//HAL_UART_Transmit(&huart2, rxData, 1, HAL_MAX_DELAY);
	//HAL_UART_Transmit(&huart3, rxData, 1, HAL_MAX_DELAY);
	//HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), HAL_MAX_DELAY);
    if(rxData==70) // Ascii value of 'N' is 78 (N for NO)
 800217e:	4b1c      	ldr	r3, [pc, #112]	; (80021f0 <HAL_UART_RxCpltCallback+0x84>)
 8002180:	781b      	ldrb	r3, [r3, #0]
 8002182:	2b46      	cmp	r3, #70	; 0x46
 8002184:	d107      	bne.n	8002196 <HAL_UART_RxCpltCallback+0x2a>
    {
    	setSpeed = 1000;
 8002186:	4b1b      	ldr	r3, [pc, #108]	; (80021f4 <HAL_UART_RxCpltCallback+0x88>)
 8002188:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800218c:	601a      	str	r2, [r3, #0]
    	//HAL_UART_Transmit(&huart2, (uint8_t*)"F\n", sizeof("F\n"), HAL_MAX_DELAY);
    	speedCounter = 0;
 800218e:	4b1a      	ldr	r3, [pc, #104]	; (80021f8 <HAL_UART_RxCpltCallback+0x8c>)
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	e020      	b.n	80021d8 <HAL_UART_RxCpltCallback+0x6c>
    }
    else if (rxData==66) // Ascii value of 'Y' is 89 (Y for YES)
 8002196:	4b16      	ldr	r3, [pc, #88]	; (80021f0 <HAL_UART_RxCpltCallback+0x84>)
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2b42      	cmp	r3, #66	; 0x42
 800219c:	d106      	bne.n	80021ac <HAL_UART_RxCpltCallback+0x40>
    {
    	setSpeed = -1000;
 800219e:	4b15      	ldr	r3, [pc, #84]	; (80021f4 <HAL_UART_RxCpltCallback+0x88>)
 80021a0:	4a16      	ldr	r2, [pc, #88]	; (80021fc <HAL_UART_RxCpltCallback+0x90>)
 80021a2:	601a      	str	r2, [r3, #0]
    	//HAL_UART_Transmit(&huart2, (uint8_t*)"B\n", sizeof("B\n"), HAL_MAX_DELAY);
    	speedCounter = 0;
 80021a4:	4b14      	ldr	r3, [pc, #80]	; (80021f8 <HAL_UART_RxCpltCallback+0x8c>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	e015      	b.n	80021d8 <HAL_UART_RxCpltCallback+0x6c>
    }
    else if (rxData==50) // Ascii value of 'Y' is 89 (Y for YES)
 80021ac:	4b10      	ldr	r3, [pc, #64]	; (80021f0 <HAL_UART_RxCpltCallback+0x84>)
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	2b32      	cmp	r3, #50	; 0x32
 80021b2:	d107      	bne.n	80021c4 <HAL_UART_RxCpltCallback+0x58>
    	{
           	turn = -200;
 80021b4:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_UART_RxCpltCallback+0x94>)
 80021b6:	f06f 02c7 	mvn.w	r2, #199	; 0xc7
 80021ba:	601a      	str	r2, [r3, #0]
           	//HAL_UART_Transmit(&huart2, (uint8_t*)"L\n", sizeof("L\n"), HAL_MAX_DELAY);
           	turnCounter = 0;
 80021bc:	4b11      	ldr	r3, [pc, #68]	; (8002204 <HAL_UART_RxCpltCallback+0x98>)
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	e009      	b.n	80021d8 <HAL_UART_RxCpltCallback+0x6c>
        }
    else if (rxData==49) // Ascii value of 'Y' is 89 (Y for YES)
 80021c4:	4b0a      	ldr	r3, [pc, #40]	; (80021f0 <HAL_UART_RxCpltCallback+0x84>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	2b31      	cmp	r3, #49	; 0x31
 80021ca:	d105      	bne.n	80021d8 <HAL_UART_RxCpltCallback+0x6c>
    	{
           	turn = 200;
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <HAL_UART_RxCpltCallback+0x94>)
 80021ce:	22c8      	movs	r2, #200	; 0xc8
 80021d0:	601a      	str	r2, [r3, #0]
           	//HAL_UART_Transmit(&huart2, (uint8_t*)"R\n", sizeof("R\n"), HAL_MAX_DELAY);
           	turnCounter = 0;
 80021d2:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <HAL_UART_RxCpltCallback+0x98>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]
    	}
     HAL_UART_Receive_DMA(&huart3, &rxData, 1);// Enabling interrupt receive again
 80021d8:	2201      	movs	r2, #1
 80021da:	4905      	ldr	r1, [pc, #20]	; (80021f0 <HAL_UART_RxCpltCallback+0x84>)
 80021dc:	480a      	ldr	r0, [pc, #40]	; (8002208 <HAL_UART_RxCpltCallback+0x9c>)
 80021de:	f007 f941 	bl	8009464 <HAL_UART_Receive_DMA>
  }
}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40004800 	.word	0x40004800
 80021f0:	20000538 	.word	0x20000538
 80021f4:	20000530 	.word	0x20000530
 80021f8:	2000051c 	.word	0x2000051c
 80021fc:	fffffc18 	.word	0xfffffc18
 8002200:	20000514 	.word	0x20000514
 8002204:	20000528 	.word	0x20000528
 8002208:	20000478 	.word	0x20000478

0800220c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002210:	b672      	cpsid	i
}
 8002212:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002214:	e7fe      	b.n	8002214 <Error_Handler+0x8>
	...

08002218 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800221e:	4b15      	ldr	r3, [pc, #84]	; (8002274 <HAL_MspInit+0x5c>)
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	4a14      	ldr	r2, [pc, #80]	; (8002274 <HAL_MspInit+0x5c>)
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	6193      	str	r3, [r2, #24]
 800222a:	4b12      	ldr	r3, [pc, #72]	; (8002274 <HAL_MspInit+0x5c>)
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002236:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <HAL_MspInit+0x5c>)
 8002238:	69db      	ldr	r3, [r3, #28]
 800223a:	4a0e      	ldr	r2, [pc, #56]	; (8002274 <HAL_MspInit+0x5c>)
 800223c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002240:	61d3      	str	r3, [r2, #28]
 8002242:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <HAL_MspInit+0x5c>)
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224a:	607b      	str	r3, [r7, #4]
 800224c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800224e:	4b0a      	ldr	r3, [pc, #40]	; (8002278 <HAL_MspInit+0x60>)
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	4a04      	ldr	r2, [pc, #16]	; (8002278 <HAL_MspInit+0x60>)
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800226a:	bf00      	nop
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	bc80      	pop	{r7}
 8002272:	4770      	bx	lr
 8002274:	40021000 	.word	0x40021000
 8002278:	40010000 	.word	0x40010000

0800227c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b088      	sub	sp, #32
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002284:	f107 0310 	add.w	r3, r7, #16
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	609a      	str	r2, [r3, #8]
 8002290:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a2c      	ldr	r2, [pc, #176]	; (8002348 <HAL_ADC_MspInit+0xcc>)
 8002298:	4293      	cmp	r3, r2
 800229a:	d151      	bne.n	8002340 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800229c:	4b2b      	ldr	r3, [pc, #172]	; (800234c <HAL_ADC_MspInit+0xd0>)
 800229e:	699b      	ldr	r3, [r3, #24]
 80022a0:	4a2a      	ldr	r2, [pc, #168]	; (800234c <HAL_ADC_MspInit+0xd0>)
 80022a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022a6:	6193      	str	r3, [r2, #24]
 80022a8:	4b28      	ldr	r3, [pc, #160]	; (800234c <HAL_ADC_MspInit+0xd0>)
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b4:	4b25      	ldr	r3, [pc, #148]	; (800234c <HAL_ADC_MspInit+0xd0>)
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	4a24      	ldr	r2, [pc, #144]	; (800234c <HAL_ADC_MspInit+0xd0>)
 80022ba:	f043 0304 	orr.w	r3, r3, #4
 80022be:	6193      	str	r3, [r2, #24]
 80022c0:	4b22      	ldr	r3, [pc, #136]	; (800234c <HAL_ADC_MspInit+0xd0>)
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	f003 0304 	and.w	r3, r3, #4
 80022c8:	60bb      	str	r3, [r7, #8]
 80022ca:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = KP_Pin|KI_Pin|KD_Pin;
 80022cc:	2370      	movs	r3, #112	; 0x70
 80022ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022d0:	2303      	movs	r3, #3
 80022d2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d4:	f107 0310 	add.w	r3, r7, #16
 80022d8:	4619      	mov	r1, r3
 80022da:	481d      	ldr	r0, [pc, #116]	; (8002350 <HAL_ADC_MspInit+0xd4>)
 80022dc:	f002 f8a0 	bl	8004420 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80022e0:	4b1c      	ldr	r3, [pc, #112]	; (8002354 <HAL_ADC_MspInit+0xd8>)
 80022e2:	4a1d      	ldr	r2, [pc, #116]	; (8002358 <HAL_ADC_MspInit+0xdc>)
 80022e4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022e6:	4b1b      	ldr	r3, [pc, #108]	; (8002354 <HAL_ADC_MspInit+0xd8>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80022ec:	4b19      	ldr	r3, [pc, #100]	; (8002354 <HAL_ADC_MspInit+0xd8>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80022f2:	4b18      	ldr	r3, [pc, #96]	; (8002354 <HAL_ADC_MspInit+0xd8>)
 80022f4:	2280      	movs	r2, #128	; 0x80
 80022f6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80022f8:	4b16      	ldr	r3, [pc, #88]	; (8002354 <HAL_ADC_MspInit+0xd8>)
 80022fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022fe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002300:	4b14      	ldr	r3, [pc, #80]	; (8002354 <HAL_ADC_MspInit+0xd8>)
 8002302:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002306:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002308:	4b12      	ldr	r3, [pc, #72]	; (8002354 <HAL_ADC_MspInit+0xd8>)
 800230a:	2200      	movs	r2, #0
 800230c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800230e:	4b11      	ldr	r3, [pc, #68]	; (8002354 <HAL_ADC_MspInit+0xd8>)
 8002310:	2200      	movs	r2, #0
 8002312:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002314:	480f      	ldr	r0, [pc, #60]	; (8002354 <HAL_ADC_MspInit+0xd8>)
 8002316:	f001 fdd9 	bl	8003ecc <HAL_DMA_Init>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8002320:	f7ff ff74 	bl	800220c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4a0b      	ldr	r2, [pc, #44]	; (8002354 <HAL_ADC_MspInit+0xd8>)
 8002328:	621a      	str	r2, [r3, #32]
 800232a:	4a0a      	ldr	r2, [pc, #40]	; (8002354 <HAL_ADC_MspInit+0xd8>)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002330:	2200      	movs	r2, #0
 8002332:	2100      	movs	r1, #0
 8002334:	2012      	movs	r0, #18
 8002336:	f001 fd92 	bl	8003e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800233a:	2012      	movs	r0, #18
 800233c:	f001 fdab 	bl	8003e96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002340:	bf00      	nop
 8002342:	3720      	adds	r7, #32
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40012400 	.word	0x40012400
 800234c:	40021000 	.word	0x40021000
 8002350:	40010800 	.word	0x40010800
 8002354:	2000023c 	.word	0x2000023c
 8002358:	40020008 	.word	0x40020008

0800235c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b088      	sub	sp, #32
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002364:	f107 0310 	add.w	r3, r7, #16
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a30      	ldr	r2, [pc, #192]	; (8002438 <HAL_I2C_MspInit+0xdc>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d159      	bne.n	8002430 <HAL_I2C_MspInit+0xd4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800237c:	4b2f      	ldr	r3, [pc, #188]	; (800243c <HAL_I2C_MspInit+0xe0>)
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	4a2e      	ldr	r2, [pc, #184]	; (800243c <HAL_I2C_MspInit+0xe0>)
 8002382:	f043 0308 	orr.w	r3, r3, #8
 8002386:	6193      	str	r3, [r2, #24]
 8002388:	4b2c      	ldr	r3, [pc, #176]	; (800243c <HAL_I2C_MspInit+0xe0>)
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	f003 0308 	and.w	r3, r3, #8
 8002390:	60fb      	str	r3, [r7, #12]
 8002392:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002394:	23c0      	movs	r3, #192	; 0xc0
 8002396:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002398:	2312      	movs	r3, #18
 800239a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800239c:	2303      	movs	r3, #3
 800239e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a0:	f107 0310 	add.w	r3, r7, #16
 80023a4:	4619      	mov	r1, r3
 80023a6:	4826      	ldr	r0, [pc, #152]	; (8002440 <HAL_I2C_MspInit+0xe4>)
 80023a8:	f002 f83a 	bl	8004420 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023ac:	4b23      	ldr	r3, [pc, #140]	; (800243c <HAL_I2C_MspInit+0xe0>)
 80023ae:	69db      	ldr	r3, [r3, #28]
 80023b0:	4a22      	ldr	r2, [pc, #136]	; (800243c <HAL_I2C_MspInit+0xe0>)
 80023b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023b6:	61d3      	str	r3, [r2, #28]
 80023b8:	4b20      	ldr	r3, [pc, #128]	; (800243c <HAL_I2C_MspInit+0xe0>)
 80023ba:	69db      	ldr	r3, [r3, #28]
 80023bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023c0:	60bb      	str	r3, [r7, #8]
 80023c2:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80023c4:	4b1f      	ldr	r3, [pc, #124]	; (8002444 <HAL_I2C_MspInit+0xe8>)
 80023c6:	4a20      	ldr	r2, [pc, #128]	; (8002448 <HAL_I2C_MspInit+0xec>)
 80023c8:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023ca:	4b1e      	ldr	r3, [pc, #120]	; (8002444 <HAL_I2C_MspInit+0xe8>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023d0:	4b1c      	ldr	r3, [pc, #112]	; (8002444 <HAL_I2C_MspInit+0xe8>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023d6:	4b1b      	ldr	r3, [pc, #108]	; (8002444 <HAL_I2C_MspInit+0xe8>)
 80023d8:	2280      	movs	r2, #128	; 0x80
 80023da:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023dc:	4b19      	ldr	r3, [pc, #100]	; (8002444 <HAL_I2C_MspInit+0xe8>)
 80023de:	2200      	movs	r2, #0
 80023e0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023e2:	4b18      	ldr	r3, [pc, #96]	; (8002444 <HAL_I2C_MspInit+0xe8>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80023e8:	4b16      	ldr	r3, [pc, #88]	; (8002444 <HAL_I2C_MspInit+0xe8>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80023ee:	4b15      	ldr	r3, [pc, #84]	; (8002444 <HAL_I2C_MspInit+0xe8>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80023f4:	4813      	ldr	r0, [pc, #76]	; (8002444 <HAL_I2C_MspInit+0xe8>)
 80023f6:	f001 fd69 	bl	8003ecc <HAL_DMA_Init>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8002400:	f7ff ff04 	bl	800220c <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a0f      	ldr	r2, [pc, #60]	; (8002444 <HAL_I2C_MspInit+0xe8>)
 8002408:	639a      	str	r2, [r3, #56]	; 0x38
 800240a:	4a0e      	ldr	r2, [pc, #56]	; (8002444 <HAL_I2C_MspInit+0xe8>)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002410:	2200      	movs	r2, #0
 8002412:	2100      	movs	r1, #0
 8002414:	201f      	movs	r0, #31
 8002416:	f001 fd22 	bl	8003e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800241a:	201f      	movs	r0, #31
 800241c:	f001 fd3b 	bl	8003e96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002420:	2200      	movs	r2, #0
 8002422:	2100      	movs	r1, #0
 8002424:	2020      	movs	r0, #32
 8002426:	f001 fd1a 	bl	8003e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800242a:	2020      	movs	r0, #32
 800242c:	f001 fd33 	bl	8003e96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002430:	bf00      	nop
 8002432:	3720      	adds	r7, #32
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	40005400 	.word	0x40005400
 800243c:	40021000 	.word	0x40021000
 8002440:	40010c00 	.word	0x40010c00
 8002444:	200002d4 	.word	0x200002d4
 8002448:	40020080 	.word	0x40020080

0800244c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a1e      	ldr	r2, [pc, #120]	; (80024d4 <HAL_TIM_PWM_MspInit+0x88>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d124      	bne.n	80024a8 <HAL_TIM_PWM_MspInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800245e:	4b1e      	ldr	r3, [pc, #120]	; (80024d8 <HAL_TIM_PWM_MspInit+0x8c>)
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	4a1d      	ldr	r2, [pc, #116]	; (80024d8 <HAL_TIM_PWM_MspInit+0x8c>)
 8002464:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002468:	6193      	str	r3, [r2, #24]
 800246a:	4b1b      	ldr	r3, [pc, #108]	; (80024d8 <HAL_TIM_PWM_MspInit+0x8c>)
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002472:	60fb      	str	r3, [r7, #12]
 8002474:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002476:	2200      	movs	r2, #0
 8002478:	2100      	movs	r1, #0
 800247a:	2018      	movs	r0, #24
 800247c:	f001 fcef 	bl	8003e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8002480:	2018      	movs	r0, #24
 8002482:	f001 fd08 	bl	8003e96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002486:	2200      	movs	r2, #0
 8002488:	2100      	movs	r1, #0
 800248a:	2019      	movs	r0, #25
 800248c:	f001 fce7 	bl	8003e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002490:	2019      	movs	r0, #25
 8002492:	f001 fd00 	bl	8003e96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 8002496:	2200      	movs	r2, #0
 8002498:	2100      	movs	r1, #0
 800249a:	201a      	movs	r0, #26
 800249c:	f001 fcdf 	bl	8003e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 80024a0:	201a      	movs	r0, #26
 80024a2:	f001 fcf8 	bl	8003e96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80024a6:	e010      	b.n	80024ca <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a0b      	ldr	r2, [pc, #44]	; (80024dc <HAL_TIM_PWM_MspInit+0x90>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d10b      	bne.n	80024ca <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024b2:	4b09      	ldr	r3, [pc, #36]	; (80024d8 <HAL_TIM_PWM_MspInit+0x8c>)
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	4a08      	ldr	r2, [pc, #32]	; (80024d8 <HAL_TIM_PWM_MspInit+0x8c>)
 80024b8:	f043 0302 	orr.w	r3, r3, #2
 80024bc:	61d3      	str	r3, [r2, #28]
 80024be:	4b06      	ldr	r3, [pc, #24]	; (80024d8 <HAL_TIM_PWM_MspInit+0x8c>)
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	60bb      	str	r3, [r7, #8]
 80024c8:	68bb      	ldr	r3, [r7, #8]
}
 80024ca:	bf00      	nop
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40012c00 	.word	0x40012c00
 80024d8:	40021000 	.word	0x40021000
 80024dc:	40000400 	.word	0x40000400

080024e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b08a      	sub	sp, #40	; 0x28
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e8:	f107 0314 	add.w	r3, r7, #20
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	605a      	str	r2, [r3, #4]
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024fe:	d15e      	bne.n	80025be <HAL_TIM_Base_MspInit+0xde>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002500:	4b31      	ldr	r3, [pc, #196]	; (80025c8 <HAL_TIM_Base_MspInit+0xe8>)
 8002502:	69db      	ldr	r3, [r3, #28]
 8002504:	4a30      	ldr	r2, [pc, #192]	; (80025c8 <HAL_TIM_Base_MspInit+0xe8>)
 8002506:	f043 0301 	orr.w	r3, r3, #1
 800250a:	61d3      	str	r3, [r2, #28]
 800250c:	4b2e      	ldr	r3, [pc, #184]	; (80025c8 <HAL_TIM_Base_MspInit+0xe8>)
 800250e:	69db      	ldr	r3, [r3, #28]
 8002510:	f003 0301 	and.w	r3, r3, #1
 8002514:	613b      	str	r3, [r7, #16]
 8002516:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002518:	4b2b      	ldr	r3, [pc, #172]	; (80025c8 <HAL_TIM_Base_MspInit+0xe8>)
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	4a2a      	ldr	r2, [pc, #168]	; (80025c8 <HAL_TIM_Base_MspInit+0xe8>)
 800251e:	f043 0304 	orr.w	r3, r3, #4
 8002522:	6193      	str	r3, [r2, #24]
 8002524:	4b28      	ldr	r3, [pc, #160]	; (80025c8 <HAL_TIM_Base_MspInit+0xe8>)
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	f003 0304 	and.w	r3, r3, #4
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002530:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002534:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002536:	2300      	movs	r3, #0
 8002538:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800253e:	f107 0314 	add.w	r3, r7, #20
 8002542:	4619      	mov	r1, r3
 8002544:	4821      	ldr	r0, [pc, #132]	; (80025cc <HAL_TIM_Base_MspInit+0xec>)
 8002546:	f001 ff6b 	bl	8004420 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800254a:	4b21      	ldr	r3, [pc, #132]	; (80025d0 <HAL_TIM_Base_MspInit+0xf0>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	627b      	str	r3, [r7, #36]	; 0x24
 8002550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002552:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002556:	627b      	str	r3, [r7, #36]	; 0x24
 8002558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800255e:	627b      	str	r3, [r7, #36]	; 0x24
 8002560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002562:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002566:	627b      	str	r3, [r7, #36]	; 0x24
 8002568:	4a19      	ldr	r2, [pc, #100]	; (80025d0 <HAL_TIM_Base_MspInit+0xf0>)
 800256a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256c:	6053      	str	r3, [r2, #4]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 800256e:	4b19      	ldr	r3, [pc, #100]	; (80025d4 <HAL_TIM_Base_MspInit+0xf4>)
 8002570:	4a19      	ldr	r2, [pc, #100]	; (80025d8 <HAL_TIM_Base_MspInit+0xf8>)
 8002572:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002574:	4b17      	ldr	r3, [pc, #92]	; (80025d4 <HAL_TIM_Base_MspInit+0xf4>)
 8002576:	2200      	movs	r2, #0
 8002578:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800257a:	4b16      	ldr	r3, [pc, #88]	; (80025d4 <HAL_TIM_Base_MspInit+0xf4>)
 800257c:	2200      	movs	r2, #0
 800257e:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 8002580:	4b14      	ldr	r3, [pc, #80]	; (80025d4 <HAL_TIM_Base_MspInit+0xf4>)
 8002582:	2200      	movs	r2, #0
 8002584:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002586:	4b13      	ldr	r3, [pc, #76]	; (80025d4 <HAL_TIM_Base_MspInit+0xf4>)
 8002588:	f44f 7200 	mov.w	r2, #512	; 0x200
 800258c:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800258e:	4b11      	ldr	r3, [pc, #68]	; (80025d4 <HAL_TIM_Base_MspInit+0xf4>)
 8002590:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002594:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002596:	4b0f      	ldr	r3, [pc, #60]	; (80025d4 <HAL_TIM_Base_MspInit+0xf4>)
 8002598:	2220      	movs	r2, #32
 800259a:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800259c:	4b0d      	ldr	r3, [pc, #52]	; (80025d4 <HAL_TIM_Base_MspInit+0xf4>)
 800259e:	2200      	movs	r2, #0
 80025a0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80025a2:	480c      	ldr	r0, [pc, #48]	; (80025d4 <HAL_TIM_Base_MspInit+0xf4>)
 80025a4:	f001 fc92 	bl	8003ecc <HAL_DMA_Init>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <HAL_TIM_Base_MspInit+0xd2>
    {
      Error_Handler();
 80025ae:	f7ff fe2d 	bl	800220c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a07      	ldr	r2, [pc, #28]	; (80025d4 <HAL_TIM_Base_MspInit+0xf4>)
 80025b6:	625a      	str	r2, [r3, #36]	; 0x24
 80025b8:	4a06      	ldr	r2, [pc, #24]	; (80025d4 <HAL_TIM_Base_MspInit+0xf4>)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80025be:	bf00      	nop
 80025c0:	3728      	adds	r7, #40	; 0x28
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40021000 	.word	0x40021000
 80025cc:	40010800 	.word	0x40010800
 80025d0:	40010000 	.word	0x40010000
 80025d4:	200003f0 	.word	0x200003f0
 80025d8:	40020058 	.word	0x40020058

080025dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b08a      	sub	sp, #40	; 0x28
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e4:	f107 0314 	add.w	r3, r7, #20
 80025e8:	2200      	movs	r2, #0
 80025ea:	601a      	str	r2, [r3, #0]
 80025ec:	605a      	str	r2, [r3, #4]
 80025ee:	609a      	str	r2, [r3, #8]
 80025f0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a28      	ldr	r2, [pc, #160]	; (8002698 <HAL_TIM_MspPostInit+0xbc>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d119      	bne.n	8002630 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025fc:	4b27      	ldr	r3, [pc, #156]	; (800269c <HAL_TIM_MspPostInit+0xc0>)
 80025fe:	699b      	ldr	r3, [r3, #24]
 8002600:	4a26      	ldr	r2, [pc, #152]	; (800269c <HAL_TIM_MspPostInit+0xc0>)
 8002602:	f043 0304 	orr.w	r3, r3, #4
 8002606:	6193      	str	r3, [r2, #24]
 8002608:	4b24      	ldr	r3, [pc, #144]	; (800269c <HAL_TIM_MspPostInit+0xc0>)
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	613b      	str	r3, [r7, #16]
 8002612:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002614:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002618:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261a:	2302      	movs	r3, #2
 800261c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800261e:	2302      	movs	r3, #2
 8002620:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002622:	f107 0314 	add.w	r3, r7, #20
 8002626:	4619      	mov	r1, r3
 8002628:	481d      	ldr	r0, [pc, #116]	; (80026a0 <HAL_TIM_MspPostInit+0xc4>)
 800262a:	f001 fef9 	bl	8004420 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800262e:	e02e      	b.n	800268e <HAL_TIM_MspPostInit+0xb2>
  else if(htim->Instance==TIM3)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a1b      	ldr	r2, [pc, #108]	; (80026a4 <HAL_TIM_MspPostInit+0xc8>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d129      	bne.n	800268e <HAL_TIM_MspPostInit+0xb2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800263a:	4b18      	ldr	r3, [pc, #96]	; (800269c <HAL_TIM_MspPostInit+0xc0>)
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	4a17      	ldr	r2, [pc, #92]	; (800269c <HAL_TIM_MspPostInit+0xc0>)
 8002640:	f043 0308 	orr.w	r3, r3, #8
 8002644:	6193      	str	r3, [r2, #24]
 8002646:	4b15      	ldr	r3, [pc, #84]	; (800269c <HAL_TIM_MspPostInit+0xc0>)
 8002648:	699b      	ldr	r3, [r3, #24]
 800264a:	f003 0308 	and.w	r3, r3, #8
 800264e:	60fb      	str	r3, [r7, #12]
 8002650:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002652:	2310      	movs	r3, #16
 8002654:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002656:	2302      	movs	r3, #2
 8002658:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800265a:	2302      	movs	r3, #2
 800265c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800265e:	f107 0314 	add.w	r3, r7, #20
 8002662:	4619      	mov	r1, r3
 8002664:	4810      	ldr	r0, [pc, #64]	; (80026a8 <HAL_TIM_MspPostInit+0xcc>)
 8002666:	f001 fedb 	bl	8004420 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 800266a:	4b10      	ldr	r3, [pc, #64]	; (80026ac <HAL_TIM_MspPostInit+0xd0>)
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	627b      	str	r3, [r7, #36]	; 0x24
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002676:	627b      	str	r3, [r7, #36]	; 0x24
 8002678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800267e:	627b      	str	r3, [r7, #36]	; 0x24
 8002680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002682:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002686:	627b      	str	r3, [r7, #36]	; 0x24
 8002688:	4a08      	ldr	r2, [pc, #32]	; (80026ac <HAL_TIM_MspPostInit+0xd0>)
 800268a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268c:	6053      	str	r3, [r2, #4]
}
 800268e:	bf00      	nop
 8002690:	3728      	adds	r7, #40	; 0x28
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	40012c00 	.word	0x40012c00
 800269c:	40021000 	.word	0x40021000
 80026a0:	40010800 	.word	0x40010800
 80026a4:	40000400 	.word	0x40000400
 80026a8:	40010c00 	.word	0x40010c00
 80026ac:	40010000 	.word	0x40010000

080026b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b08a      	sub	sp, #40	; 0x28
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b8:	f107 0318 	add.w	r3, r7, #24
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	605a      	str	r2, [r3, #4]
 80026c2:	609a      	str	r2, [r3, #8]
 80026c4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a4e      	ldr	r2, [pc, #312]	; (8002804 <HAL_UART_MspInit+0x154>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d130      	bne.n	8002732 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80026d0:	4b4d      	ldr	r3, [pc, #308]	; (8002808 <HAL_UART_MspInit+0x158>)
 80026d2:	69db      	ldr	r3, [r3, #28]
 80026d4:	4a4c      	ldr	r2, [pc, #304]	; (8002808 <HAL_UART_MspInit+0x158>)
 80026d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026da:	61d3      	str	r3, [r2, #28]
 80026dc:	4b4a      	ldr	r3, [pc, #296]	; (8002808 <HAL_UART_MspInit+0x158>)
 80026de:	69db      	ldr	r3, [r3, #28]
 80026e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e4:	617b      	str	r3, [r7, #20]
 80026e6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e8:	4b47      	ldr	r3, [pc, #284]	; (8002808 <HAL_UART_MspInit+0x158>)
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	4a46      	ldr	r2, [pc, #280]	; (8002808 <HAL_UART_MspInit+0x158>)
 80026ee:	f043 0304 	orr.w	r3, r3, #4
 80026f2:	6193      	str	r3, [r2, #24]
 80026f4:	4b44      	ldr	r3, [pc, #272]	; (8002808 <HAL_UART_MspInit+0x158>)
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	f003 0304 	and.w	r3, r3, #4
 80026fc:	613b      	str	r3, [r7, #16]
 80026fe:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002700:	2304      	movs	r3, #4
 8002702:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002704:	2302      	movs	r3, #2
 8002706:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002708:	2303      	movs	r3, #3
 800270a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800270c:	f107 0318 	add.w	r3, r7, #24
 8002710:	4619      	mov	r1, r3
 8002712:	483e      	ldr	r0, [pc, #248]	; (800280c <HAL_UART_MspInit+0x15c>)
 8002714:	f001 fe84 	bl	8004420 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002718:	2308      	movs	r3, #8
 800271a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800271c:	2300      	movs	r3, #0
 800271e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002720:	2300      	movs	r3, #0
 8002722:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002724:	f107 0318 	add.w	r3, r7, #24
 8002728:	4619      	mov	r1, r3
 800272a:	4838      	ldr	r0, [pc, #224]	; (800280c <HAL_UART_MspInit+0x15c>)
 800272c:	f001 fe78 	bl	8004420 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002730:	e064      	b.n	80027fc <HAL_UART_MspInit+0x14c>
  else if(huart->Instance==USART3)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a36      	ldr	r2, [pc, #216]	; (8002810 <HAL_UART_MspInit+0x160>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d15f      	bne.n	80027fc <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART3_CLK_ENABLE();
 800273c:	4b32      	ldr	r3, [pc, #200]	; (8002808 <HAL_UART_MspInit+0x158>)
 800273e:	69db      	ldr	r3, [r3, #28]
 8002740:	4a31      	ldr	r2, [pc, #196]	; (8002808 <HAL_UART_MspInit+0x158>)
 8002742:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002746:	61d3      	str	r3, [r2, #28]
 8002748:	4b2f      	ldr	r3, [pc, #188]	; (8002808 <HAL_UART_MspInit+0x158>)
 800274a:	69db      	ldr	r3, [r3, #28]
 800274c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002754:	4b2c      	ldr	r3, [pc, #176]	; (8002808 <HAL_UART_MspInit+0x158>)
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	4a2b      	ldr	r2, [pc, #172]	; (8002808 <HAL_UART_MspInit+0x158>)
 800275a:	f043 0308 	orr.w	r3, r3, #8
 800275e:	6193      	str	r3, [r2, #24]
 8002760:	4b29      	ldr	r3, [pc, #164]	; (8002808 <HAL_UART_MspInit+0x158>)
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	f003 0308 	and.w	r3, r3, #8
 8002768:	60bb      	str	r3, [r7, #8]
 800276a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800276c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002770:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002772:	2302      	movs	r3, #2
 8002774:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002776:	2303      	movs	r3, #3
 8002778:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800277a:	f107 0318 	add.w	r3, r7, #24
 800277e:	4619      	mov	r1, r3
 8002780:	4824      	ldr	r0, [pc, #144]	; (8002814 <HAL_UART_MspInit+0x164>)
 8002782:	f001 fe4d 	bl	8004420 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002786:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800278a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800278c:	2300      	movs	r3, #0
 800278e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002790:	2300      	movs	r3, #0
 8002792:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002794:	f107 0318 	add.w	r3, r7, #24
 8002798:	4619      	mov	r1, r3
 800279a:	481e      	ldr	r0, [pc, #120]	; (8002814 <HAL_UART_MspInit+0x164>)
 800279c:	f001 fe40 	bl	8004420 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80027a0:	4b1d      	ldr	r3, [pc, #116]	; (8002818 <HAL_UART_MspInit+0x168>)
 80027a2:	4a1e      	ldr	r2, [pc, #120]	; (800281c <HAL_UART_MspInit+0x16c>)
 80027a4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027a6:	4b1c      	ldr	r3, [pc, #112]	; (8002818 <HAL_UART_MspInit+0x168>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027ac:	4b1a      	ldr	r3, [pc, #104]	; (8002818 <HAL_UART_MspInit+0x168>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80027b2:	4b19      	ldr	r3, [pc, #100]	; (8002818 <HAL_UART_MspInit+0x168>)
 80027b4:	2280      	movs	r2, #128	; 0x80
 80027b6:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027b8:	4b17      	ldr	r3, [pc, #92]	; (8002818 <HAL_UART_MspInit+0x168>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027be:	4b16      	ldr	r3, [pc, #88]	; (8002818 <HAL_UART_MspInit+0x168>)
 80027c0:	2200      	movs	r2, #0
 80027c2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80027c4:	4b14      	ldr	r3, [pc, #80]	; (8002818 <HAL_UART_MspInit+0x168>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027ca:	4b13      	ldr	r3, [pc, #76]	; (8002818 <HAL_UART_MspInit+0x168>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80027d0:	4811      	ldr	r0, [pc, #68]	; (8002818 <HAL_UART_MspInit+0x168>)
 80027d2:	f001 fb7b 	bl	8003ecc <HAL_DMA_Init>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <HAL_UART_MspInit+0x130>
      Error_Handler();
 80027dc:	f7ff fd16 	bl	800220c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	4a0d      	ldr	r2, [pc, #52]	; (8002818 <HAL_UART_MspInit+0x168>)
 80027e4:	639a      	str	r2, [r3, #56]	; 0x38
 80027e6:	4a0c      	ldr	r2, [pc, #48]	; (8002818 <HAL_UART_MspInit+0x168>)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80027ec:	2200      	movs	r2, #0
 80027ee:	2100      	movs	r1, #0
 80027f0:	2027      	movs	r0, #39	; 0x27
 80027f2:	f001 fb34 	bl	8003e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80027f6:	2027      	movs	r0, #39	; 0x27
 80027f8:	f001 fb4d 	bl	8003e96 <HAL_NVIC_EnableIRQ>
}
 80027fc:	bf00      	nop
 80027fe:	3728      	adds	r7, #40	; 0x28
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	40004400 	.word	0x40004400
 8002808:	40021000 	.word	0x40021000
 800280c:	40010800 	.word	0x40010800
 8002810:	40004800 	.word	0x40004800
 8002814:	40010c00 	.word	0x40010c00
 8002818:	200004bc 	.word	0x200004bc
 800281c:	40020030 	.word	0x40020030

08002820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002824:	e7fe      	b.n	8002824 <NMI_Handler+0x4>

08002826 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002826:	b480      	push	{r7}
 8002828:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800282a:	e7fe      	b.n	800282a <HardFault_Handler+0x4>

0800282c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002830:	e7fe      	b.n	8002830 <MemManage_Handler+0x4>

08002832 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002832:	b480      	push	{r7}
 8002834:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002836:	e7fe      	b.n	8002836 <BusFault_Handler+0x4>

08002838 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800283c:	e7fe      	b.n	800283c <UsageFault_Handler+0x4>

0800283e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800283e:	b480      	push	{r7}
 8002840:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002842:	bf00      	nop
 8002844:	46bd      	mov	sp, r7
 8002846:	bc80      	pop	{r7}
 8002848:	4770      	bx	lr

0800284a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800284a:	b480      	push	{r7}
 800284c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800284e:	bf00      	nop
 8002850:	46bd      	mov	sp, r7
 8002852:	bc80      	pop	{r7}
 8002854:	4770      	bx	lr

08002856 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002856:	b480      	push	{r7}
 8002858:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800285a:	bf00      	nop
 800285c:	46bd      	mov	sp, r7
 800285e:	bc80      	pop	{r7}
 8002860:	4770      	bx	lr

08002862 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002866:	f000 fce9 	bl	800323c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
	...

08002870 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002874:	4802      	ldr	r0, [pc, #8]	; (8002880 <DMA1_Channel1_IRQHandler+0x10>)
 8002876:	f001 fc93 	bl	80041a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	2000023c 	.word	0x2000023c

08002884 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002888:	4802      	ldr	r0, [pc, #8]	; (8002894 <DMA1_Channel3_IRQHandler+0x10>)
 800288a:	f001 fc89 	bl	80041a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800288e:	bf00      	nop
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	200004bc 	.word	0x200004bc

08002898 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800289c:	4802      	ldr	r0, [pc, #8]	; (80028a8 <DMA1_Channel5_IRQHandler+0x10>)
 800289e:	f001 fc7f 	bl	80041a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80028a2:	bf00      	nop
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	200003f0 	.word	0x200003f0

080028ac <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80028b0:	4802      	ldr	r0, [pc, #8]	; (80028bc <DMA1_Channel7_IRQHandler+0x10>)
 80028b2:	f001 fc75 	bl	80041a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80028b6:	bf00      	nop
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	200002d4 	.word	0x200002d4

080028c0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80028c4:	4802      	ldr	r0, [pc, #8]	; (80028d0 <ADC1_2_IRQHandler+0x10>)
 80028c6:	f000 fdad 	bl	8003424 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80028ca:	bf00      	nop
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	2000020c 	.word	0x2000020c

080028d4 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80028d8:	4802      	ldr	r0, [pc, #8]	; (80028e4 <TIM1_BRK_IRQHandler+0x10>)
 80028da:	f005 fcdb 	bl	8008294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80028de:	bf00      	nop
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	20000318 	.word	0x20000318

080028e8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80028ec:	4802      	ldr	r0, [pc, #8]	; (80028f8 <TIM1_UP_IRQHandler+0x10>)
 80028ee:	f005 fcd1 	bl	8008294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80028f2:	bf00      	nop
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	20000318 	.word	0x20000318

080028fc <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002900:	4802      	ldr	r0, [pc, #8]	; (800290c <TIM1_TRG_COM_IRQHandler+0x10>)
 8002902:	f005 fcc7 	bl	8008294 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002906:	bf00      	nop
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20000318 	.word	0x20000318

08002910 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002914:	4802      	ldr	r0, [pc, #8]	; (8002920 <I2C1_EV_IRQHandler+0x10>)
 8002916:	f002 fadb 	bl	8004ed0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800291a:	bf00      	nop
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	20000280 	.word	0x20000280

08002924 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002928:	4802      	ldr	r0, [pc, #8]	; (8002934 <I2C1_ER_IRQHandler+0x10>)
 800292a:	f002 fc42 	bl	80051b2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	20000280 	.word	0x20000280

08002938 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800293c:	4802      	ldr	r0, [pc, #8]	; (8002948 <USART3_IRQHandler+0x10>)
 800293e:	f006 fdc1 	bl	80094c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002942:	bf00      	nop
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	20000478 	.word	0x20000478

0800294c <_getpid>:
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
 8002950:	2301      	movs	r3, #1
 8002952:	4618      	mov	r0, r3
 8002954:	46bd      	mov	sp, r7
 8002956:	bc80      	pop	{r7}
 8002958:	4770      	bx	lr

0800295a <_kill>:
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
 8002962:	6039      	str	r1, [r7, #0]
 8002964:	f007 fa86 	bl	8009e74 <__errno>
 8002968:	4603      	mov	r3, r0
 800296a:	2216      	movs	r2, #22
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	f04f 33ff 	mov.w	r3, #4294967295
 8002972:	4618      	mov	r0, r3
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <_exit>:
 800297a:	b580      	push	{r7, lr}
 800297c:	b082      	sub	sp, #8
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
 8002982:	f04f 31ff 	mov.w	r1, #4294967295
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7ff ffe7 	bl	800295a <_kill>
 800298c:	e7fe      	b.n	800298c <_exit+0x12>

0800298e <_read>:
 800298e:	b580      	push	{r7, lr}
 8002990:	b086      	sub	sp, #24
 8002992:	af00      	add	r7, sp, #0
 8002994:	60f8      	str	r0, [r7, #12]
 8002996:	60b9      	str	r1, [r7, #8]
 8002998:	607a      	str	r2, [r7, #4]
 800299a:	2300      	movs	r3, #0
 800299c:	617b      	str	r3, [r7, #20]
 800299e:	e00a      	b.n	80029b6 <_read+0x28>
 80029a0:	f3af 8000 	nop.w
 80029a4:	4601      	mov	r1, r0
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	1c5a      	adds	r2, r3, #1
 80029aa:	60ba      	str	r2, [r7, #8]
 80029ac:	b2ca      	uxtb	r2, r1
 80029ae:	701a      	strb	r2, [r3, #0]
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	3301      	adds	r3, #1
 80029b4:	617b      	str	r3, [r7, #20]
 80029b6:	697a      	ldr	r2, [r7, #20]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	dbf0      	blt.n	80029a0 <_read+0x12>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4618      	mov	r0, r3
 80029c2:	3718      	adds	r7, #24
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <_write>:
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
 80029d4:	2300      	movs	r3, #0
 80029d6:	617b      	str	r3, [r7, #20]
 80029d8:	e009      	b.n	80029ee <_write+0x26>
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	1c5a      	adds	r2, r3, #1
 80029de:	60ba      	str	r2, [r7, #8]
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f3af 8000 	nop.w
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	3301      	adds	r3, #1
 80029ec:	617b      	str	r3, [r7, #20]
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	429a      	cmp	r2, r3
 80029f4:	dbf1      	blt.n	80029da <_write+0x12>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4618      	mov	r0, r3
 80029fa:	3718      	adds	r7, #24
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}

08002a00 <_close>:
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
 8002a08:	f04f 33ff 	mov.w	r3, #4294967295
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bc80      	pop	{r7}
 8002a14:	4770      	bx	lr

08002a16 <_fstat>:
 8002a16:	b480      	push	{r7}
 8002a18:	b083      	sub	sp, #12
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
 8002a1e:	6039      	str	r1, [r7, #0]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a26:	605a      	str	r2, [r3, #4]
 8002a28:	2300      	movs	r3, #0
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr

08002a34 <_isatty>:
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	4618      	mov	r0, r3
 8002a40:	370c      	adds	r7, #12
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr

08002a48 <_lseek>:
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
 8002a54:	2300      	movs	r3, #0
 8002a56:	4618      	mov	r0, r3
 8002a58:	3714      	adds	r7, #20
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr

08002a60 <_sbrk>:
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	4a14      	ldr	r2, [pc, #80]	; (8002abc <_sbrk+0x5c>)
 8002a6a:	4b15      	ldr	r3, [pc, #84]	; (8002ac0 <_sbrk+0x60>)
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	617b      	str	r3, [r7, #20]
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	4b13      	ldr	r3, [pc, #76]	; (8002ac4 <_sbrk+0x64>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d102      	bne.n	8002a82 <_sbrk+0x22>
 8002a7c:	4b11      	ldr	r3, [pc, #68]	; (8002ac4 <_sbrk+0x64>)
 8002a7e:	4a12      	ldr	r2, [pc, #72]	; (8002ac8 <_sbrk+0x68>)
 8002a80:	601a      	str	r2, [r3, #0]
 8002a82:	4b10      	ldr	r3, [pc, #64]	; (8002ac4 <_sbrk+0x64>)
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4413      	add	r3, r2
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d207      	bcs.n	8002aa0 <_sbrk+0x40>
 8002a90:	f007 f9f0 	bl	8009e74 <__errno>
 8002a94:	4603      	mov	r3, r0
 8002a96:	220c      	movs	r2, #12
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9e:	e009      	b.n	8002ab4 <_sbrk+0x54>
 8002aa0:	4b08      	ldr	r3, [pc, #32]	; (8002ac4 <_sbrk+0x64>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	60fb      	str	r3, [r7, #12]
 8002aa6:	4b07      	ldr	r3, [pc, #28]	; (8002ac4 <_sbrk+0x64>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4413      	add	r3, r2
 8002aae:	4a05      	ldr	r2, [pc, #20]	; (8002ac4 <_sbrk+0x64>)
 8002ab0:	6013      	str	r3, [r2, #0]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3718      	adds	r7, #24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	20005000 	.word	0x20005000
 8002ac0:	00000400 	.word	0x00000400
 8002ac4:	20000544 	.word	0x20000544
 8002ac8:	20000578 	.word	0x20000578

08002acc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ad0:	bf00      	nop
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr

08002ad8 <angleRegulation>:

static int prevSpeed = 0;
static int prevSpeedErr = 0;
static int integSpeed = 0;

int angleRegulation(int pitch, int setAng) {
 8002ad8:	b590      	push	{r4, r7, lr}
 8002ada:	b087      	sub	sp, #28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
    int angErr = pitch + setAng;
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	617b      	str	r3, [r7, #20]
    int filtAngErr = (1 - ANG_DIFF_FILT)*prevAngErr + ANG_DIFF_FILT*angErr;
 8002aea:	4b52      	ldr	r3, [pc, #328]	; (8002c34 <angleRegulation+0x15c>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f7fe f884 	bl	8000bfc <__aeabi_i2f>
 8002af4:	4603      	mov	r3, r0
 8002af6:	4950      	ldr	r1, [pc, #320]	; (8002c38 <angleRegulation+0x160>)
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7fe f8d3 	bl	8000ca4 <__aeabi_fmul>
 8002afe:	4603      	mov	r3, r0
 8002b00:	461c      	mov	r4, r3
 8002b02:	6978      	ldr	r0, [r7, #20]
 8002b04:	f7fe f87a 	bl	8000bfc <__aeabi_i2f>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	494c      	ldr	r1, [pc, #304]	; (8002c3c <angleRegulation+0x164>)
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fe f8c9 	bl	8000ca4 <__aeabi_fmul>
 8002b12:	4603      	mov	r3, r0
 8002b14:	4619      	mov	r1, r3
 8002b16:	4620      	mov	r0, r4
 8002b18:	f7fd ffbc 	bl	8000a94 <__addsf3>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fe fa9c 	bl	800105c <__aeabi_f2iz>
 8002b24:	4603      	mov	r3, r0
 8002b26:	613b      	str	r3, [r7, #16]
    prevAngErr = filtAngErr;
 8002b28:	4a42      	ldr	r2, [pc, #264]	; (8002c34 <angleRegulation+0x15c>)
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	6013      	str	r3, [r2, #0]

    int prop = angErr;
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	60fb      	str	r3, [r7, #12]
    integAng += (angErr * DELTA_TIME);
 8002b32:	4b43      	ldr	r3, [pc, #268]	; (8002c40 <angleRegulation+0x168>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7fe f860 	bl	8000bfc <__aeabi_i2f>
 8002b3c:	4604      	mov	r4, r0
 8002b3e:	6978      	ldr	r0, [r7, #20]
 8002b40:	f7fe f85c 	bl	8000bfc <__aeabi_i2f>
 8002b44:	4603      	mov	r3, r0
 8002b46:	493f      	ldr	r1, [pc, #252]	; (8002c44 <angleRegulation+0x16c>)
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7fe f8ab 	bl	8000ca4 <__aeabi_fmul>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	4619      	mov	r1, r3
 8002b52:	4620      	mov	r0, r4
 8002b54:	f7fd ff9e 	bl	8000a94 <__addsf3>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fe fa7e 	bl	800105c <__aeabi_f2iz>
 8002b60:	4603      	mov	r3, r0
 8002b62:	4a37      	ldr	r2, [pc, #220]	; (8002c40 <angleRegulation+0x168>)
 8002b64:	6013      	str	r3, [r2, #0]
    if (integAng > 700) {
 8002b66:	4b36      	ldr	r3, [pc, #216]	; (8002c40 <angleRegulation+0x168>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002b6e:	dd03      	ble.n	8002b78 <angleRegulation+0xa0>
    	integAng = 700;
 8002b70:	4b33      	ldr	r3, [pc, #204]	; (8002c40 <angleRegulation+0x168>)
 8002b72:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 8002b76:	601a      	str	r2, [r3, #0]
    }
    if (integAng < -700) {
 8002b78:	4b31      	ldr	r3, [pc, #196]	; (8002c40 <angleRegulation+0x168>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 8002b80:	da02      	bge.n	8002b88 <angleRegulation+0xb0>
    	integAng = -700;
 8002b82:	4b2f      	ldr	r3, [pc, #188]	; (8002c40 <angleRegulation+0x168>)
 8002b84:	4a30      	ldr	r2, [pc, #192]	; (8002c48 <angleRegulation+0x170>)
 8002b86:	601a      	str	r2, [r3, #0]
    }
    int diff = (filtAngErr - prevFiltAngErr) / DELTA_TIME;
 8002b88:	4b30      	ldr	r3, [pc, #192]	; (8002c4c <angleRegulation+0x174>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	693a      	ldr	r2, [r7, #16]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7fe f833 	bl	8000bfc <__aeabi_i2f>
 8002b96:	4603      	mov	r3, r0
 8002b98:	492a      	ldr	r1, [pc, #168]	; (8002c44 <angleRegulation+0x16c>)
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7fe f936 	bl	8000e0c <__aeabi_fdiv>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7fe fa5a 	bl	800105c <__aeabi_f2iz>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	60bb      	str	r3, [r7, #8]
    prevFiltAngErr = filtAngErr;
 8002bac:	4a27      	ldr	r2, [pc, #156]	; (8002c4c <angleRegulation+0x174>)
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	6013      	str	r3, [r2, #0]
    if (angErr > MAX_ANGLE || angErr < -MAX_ANGLE) {
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	f242 7210 	movw	r2, #10000	; 0x2710
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	dc03      	bgt.n	8002bc4 <angleRegulation+0xec>
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	4a24      	ldr	r2, [pc, #144]	; (8002c50 <angleRegulation+0x178>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	da01      	bge.n	8002bc8 <angleRegulation+0xf0>
    	return 0;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	e030      	b.n	8002c2a <angleRegulation+0x152>
    }

    return ((int)(prop*K_ANG_PROP) + (int)(integAng*K_ANG_INTEG) + (int)(diff*K_ANG_DIFF)) / 10;
 8002bc8:	68f8      	ldr	r0, [r7, #12]
 8002bca:	f7fe f817 	bl	8000bfc <__aeabi_i2f>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	4920      	ldr	r1, [pc, #128]	; (8002c54 <angleRegulation+0x17c>)
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7fe f866 	bl	8000ca4 <__aeabi_fmul>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7fe fa3e 	bl	800105c <__aeabi_f2iz>
 8002be0:	4604      	mov	r4, r0
 8002be2:	4b17      	ldr	r3, [pc, #92]	; (8002c40 <angleRegulation+0x168>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7fe f808 	bl	8000bfc <__aeabi_i2f>
 8002bec:	4603      	mov	r3, r0
 8002bee:	491a      	ldr	r1, [pc, #104]	; (8002c58 <angleRegulation+0x180>)
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7fe f857 	bl	8000ca4 <__aeabi_fmul>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7fe fa2f 	bl	800105c <__aeabi_f2iz>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	441c      	add	r4, r3
 8002c02:	68b8      	ldr	r0, [r7, #8]
 8002c04:	f7fd fffa 	bl	8000bfc <__aeabi_i2f>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	4914      	ldr	r1, [pc, #80]	; (8002c5c <angleRegulation+0x184>)
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7fe f849 	bl	8000ca4 <__aeabi_fmul>
 8002c12:	4603      	mov	r3, r0
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7fe fa21 	bl	800105c <__aeabi_f2iz>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	4423      	add	r3, r4
 8002c1e:	4a10      	ldr	r2, [pc, #64]	; (8002c60 <angleRegulation+0x188>)
 8002c20:	fb82 1203 	smull	r1, r2, r2, r3
 8002c24:	1092      	asrs	r2, r2, #2
 8002c26:	17db      	asrs	r3, r3, #31
 8002c28:	1ad3      	subs	r3, r2, r3

}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	371c      	adds	r7, #28
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd90      	pop	{r4, r7, pc}
 8002c32:	bf00      	nop
 8002c34:	20000548 	.word	0x20000548
 8002c38:	3f7d70a4 	.word	0x3f7d70a4
 8002c3c:	3c23d70a 	.word	0x3c23d70a
 8002c40:	20000550 	.word	0x20000550
 8002c44:	3b03126f 	.word	0x3b03126f
 8002c48:	fffffd44 	.word	0xfffffd44
 8002c4c:	2000054c 	.word	0x2000054c
 8002c50:	ffffd8f0 	.word	0xffffd8f0
 8002c54:	3fcccccd 	.word	0x3fcccccd
 8002c58:	41c80000 	.word	0x41c80000
 8002c5c:	3d1fbe77 	.word	0x3d1fbe77
 8002c60:	66666667 	.word	0x66666667

08002c64 <speedRegulation>:

int speedRegulation(int speed, int setSpeed) {
 8002c64:	b590      	push	{r4, r7, lr}
 8002c66:	b087      	sub	sp, #28
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
	//filtSpeed = (1-SPEED_FILT)*prevSpeed + SPEED_FILT*speed;
	//prevSpeed = filtSpeed;
	int speedErr = speed - setSpeed;
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	617b      	str	r3, [r7, #20]
	int filtSpeedErr = (1-SPEED_FILT)*prevSpeed + SPEED_FILT*speedErr;
 8002c76:	4b3a      	ldr	r3, [pc, #232]	; (8002d60 <speedRegulation+0xfc>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7fd ffbe 	bl	8000bfc <__aeabi_i2f>
 8002c80:	4603      	mov	r3, r0
 8002c82:	4938      	ldr	r1, [pc, #224]	; (8002d64 <speedRegulation+0x100>)
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7fe f80d 	bl	8000ca4 <__aeabi_fmul>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	461c      	mov	r4, r3
 8002c8e:	6978      	ldr	r0, [r7, #20]
 8002c90:	f7fd ffb4 	bl	8000bfc <__aeabi_i2f>
 8002c94:	4603      	mov	r3, r0
 8002c96:	4934      	ldr	r1, [pc, #208]	; (8002d68 <speedRegulation+0x104>)
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7fe f803 	bl	8000ca4 <__aeabi_fmul>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	4620      	mov	r0, r4
 8002ca4:	f7fd fef6 	bl	8000a94 <__addsf3>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7fe f9d6 	bl	800105c <__aeabi_f2iz>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	613b      	str	r3, [r7, #16]
	prevSpeed = filtSpeedErr;
 8002cb4:	4a2a      	ldr	r2, [pc, #168]	; (8002d60 <speedRegulation+0xfc>)
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	6013      	str	r3, [r2, #0]
	int prop = filtSpeedErr;
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	60fb      	str	r3, [r7, #12]
	int diff = filtSpeedErr - prevSpeedErr;
 8002cbe:	4b2b      	ldr	r3, [pc, #172]	; (8002d6c <speedRegulation+0x108>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	60bb      	str	r3, [r7, #8]
	prevSpeedErr = filtSpeedErr;
 8002cc8:	4a28      	ldr	r2, [pc, #160]	; (8002d6c <speedRegulation+0x108>)
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	6013      	str	r3, [r2, #0]
	integSpeed += speed - setSpeed;
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	1ad2      	subs	r2, r2, r3
 8002cd4:	4b26      	ldr	r3, [pc, #152]	; (8002d70 <speedRegulation+0x10c>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4413      	add	r3, r2
 8002cda:	4a25      	ldr	r2, [pc, #148]	; (8002d70 <speedRegulation+0x10c>)
 8002cdc:	6013      	str	r3, [r2, #0]
	if (integSpeed > 400000) {
 8002cde:	4b24      	ldr	r3, [pc, #144]	; (8002d70 <speedRegulation+0x10c>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a24      	ldr	r2, [pc, #144]	; (8002d74 <speedRegulation+0x110>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	dd02      	ble.n	8002cee <speedRegulation+0x8a>
		integSpeed = 400000;
 8002ce8:	4b21      	ldr	r3, [pc, #132]	; (8002d70 <speedRegulation+0x10c>)
 8002cea:	4a22      	ldr	r2, [pc, #136]	; (8002d74 <speedRegulation+0x110>)
 8002cec:	601a      	str	r2, [r3, #0]
	}
	if (integSpeed < -400000) {
 8002cee:	4b20      	ldr	r3, [pc, #128]	; (8002d70 <speedRegulation+0x10c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a21      	ldr	r2, [pc, #132]	; (8002d78 <speedRegulation+0x114>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	da02      	bge.n	8002cfe <speedRegulation+0x9a>
		integSpeed = -400000;
 8002cf8:	4b1d      	ldr	r3, [pc, #116]	; (8002d70 <speedRegulation+0x10c>)
 8002cfa:	4a1f      	ldr	r2, [pc, #124]	; (8002d78 <speedRegulation+0x114>)
 8002cfc:	601a      	str	r2, [r3, #0]
	}

	return prop*K_SPEED_PROP + integSpeed*K_SPEED_INTEG + diff*K_SPEED_DIFF;
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f7fd ff7c 	bl	8000bfc <__aeabi_i2f>
 8002d04:	4603      	mov	r3, r0
 8002d06:	491d      	ldr	r1, [pc, #116]	; (8002d7c <speedRegulation+0x118>)
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7fd ffcb 	bl	8000ca4 <__aeabi_fmul>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	461c      	mov	r4, r3
 8002d12:	4b17      	ldr	r3, [pc, #92]	; (8002d70 <speedRegulation+0x10c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fd ff70 	bl	8000bfc <__aeabi_i2f>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	4918      	ldr	r1, [pc, #96]	; (8002d80 <speedRegulation+0x11c>)
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7fd ffbf 	bl	8000ca4 <__aeabi_fmul>
 8002d26:	4603      	mov	r3, r0
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4620      	mov	r0, r4
 8002d2c:	f7fd feb2 	bl	8000a94 <__addsf3>
 8002d30:	4603      	mov	r3, r0
 8002d32:	461c      	mov	r4, r3
 8002d34:	68b8      	ldr	r0, [r7, #8]
 8002d36:	f7fd ff61 	bl	8000bfc <__aeabi_i2f>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	4911      	ldr	r1, [pc, #68]	; (8002d84 <speedRegulation+0x120>)
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7fd ffb0 	bl	8000ca4 <__aeabi_fmul>
 8002d44:	4603      	mov	r3, r0
 8002d46:	4619      	mov	r1, r3
 8002d48:	4620      	mov	r0, r4
 8002d4a:	f7fd fea3 	bl	8000a94 <__addsf3>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7fe f983 	bl	800105c <__aeabi_f2iz>
 8002d56:	4603      	mov	r3, r0
	//return prop*kpv + integSpeed*kiv + diff*kdv;
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	371c      	adds	r7, #28
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd90      	pop	{r4, r7, pc}
 8002d60:	20000554 	.word	0x20000554
 8002d64:	3f7851ec 	.word	0x3f7851ec
 8002d68:	3cf5c28f 	.word	0x3cf5c28f
 8002d6c:	20000558 	.word	0x20000558
 8002d70:	2000055c 	.word	0x2000055c
 8002d74:	00061a80 	.word	0x00061a80
 8002d78:	fff9e580 	.word	0xfff9e580
 8002d7c:	40e00000 	.word	0x40e00000
 8002d80:	3d343958 	.word	0x3d343958
 8002d84:	3ca3d70a 	.word	0x3ca3d70a

08002d88 <InitMPU6050>:
#include "../constants.h"
#include <stm32f1xx_hal.h>
#include "../MadgwickAHRS.h"
#include <math.h>

 void InitMPU6050(I2C_HandleTypeDef *i2c) {
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b088      	sub	sp, #32
 8002d8c:	af04      	add	r7, sp, #16
 8002d8e:	6078      	str	r0, [r7, #4]
        uint8_t mpuData;
        mpuData = 0;
 8002d90:	2300      	movs	r3, #0
 8002d92:	73fb      	strb	r3, [r7, #15]
        HAL_I2C_Mem_Write(i2c, MPU6050_Address, 0x6B, 1, &mpuData, 1, 500); //dont sleep
 8002d94:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002d98:	9302      	str	r3, [sp, #8]
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	9301      	str	r3, [sp, #4]
 8002d9e:	f107 030f 	add.w	r3, r7, #15
 8002da2:	9300      	str	r3, [sp, #0]
 8002da4:	2301      	movs	r3, #1
 8002da6:	226b      	movs	r2, #107	; 0x6b
 8002da8:	21d0      	movs	r1, #208	; 0xd0
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f001 fe18 	bl	80049e0 <HAL_I2C_Mem_Write>

        mpuData = 0x15;
 8002db0:	2315      	movs	r3, #21
 8002db2:	73fb      	strb	r3, [r7, #15]
        HAL_I2C_Mem_Write(i2c, MPU6050_Address, 0x19, 1, &mpuData, 1, 500); //  sample rate = 8kHz / 16 = 500Hz
 8002db4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002db8:	9302      	str	r3, [sp, #8]
 8002dba:	2301      	movs	r3, #1
 8002dbc:	9301      	str	r3, [sp, #4]
 8002dbe:	f107 030f 	add.w	r3, r7, #15
 8002dc2:	9300      	str	r3, [sp, #0]
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	2219      	movs	r2, #25
 8002dc8:	21d0      	movs	r1, #208	; 0xd0
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f001 fe08 	bl	80049e0 <HAL_I2C_Mem_Write>

        mpuData = 0x18;
 8002dd0:	2318      	movs	r3, #24
 8002dd2:	73fb      	strb	r3, [r7, #15]
        HAL_I2C_Mem_Write(i2c, MPU6050_Address, 0x1B, 1, &mpuData, 1, 500); //  gyro full scale = +/- 2000dps
 8002dd4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002dd8:	9302      	str	r3, [sp, #8]
 8002dda:	2301      	movs	r3, #1
 8002ddc:	9301      	str	r3, [sp, #4]
 8002dde:	f107 030f 	add.w	r3, r7, #15
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	2301      	movs	r3, #1
 8002de6:	221b      	movs	r2, #27
 8002de8:	21d0      	movs	r1, #208	; 0xd0
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f001 fdf8 	bl	80049e0 <HAL_I2C_Mem_Write>

        mpuData = 0x08;
 8002df0:	2308      	movs	r3, #8
 8002df2:	73fb      	strb	r3, [r7, #15]
        HAL_I2C_Mem_Write(i2c, MPU6050_Address, 0x1C, 1, &mpuData, 1, 500); //  accelerometer full scale = +/- 4g
 8002df4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002df8:	9302      	str	r3, [sp, #8]
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	9301      	str	r3, [sp, #4]
 8002dfe:	f107 030f 	add.w	r3, r7, #15
 8002e02:	9300      	str	r3, [sp, #0]
 8002e04:	2301      	movs	r3, #1
 8002e06:	221c      	movs	r2, #28
 8002e08:	21d0      	movs	r1, #208	; 0xd0
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f001 fde8 	bl	80049e0 <HAL_I2C_Mem_Write>

        mpuData = 0x01;
 8002e10:	2301      	movs	r3, #1
 8002e12:	73fb      	strb	r3, [r7, #15]
        HAL_I2C_Mem_Write(i2c, MPU6050_Address, 0x38, 1, &mpuData, 1, 500); //  enable INTA interrupt*/
 8002e14:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002e18:	9302      	str	r3, [sp, #8]
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	9301      	str	r3, [sp, #4]
 8002e1e:	f107 030f 	add.w	r3, r7, #15
 8002e22:	9300      	str	r3, [sp, #0]
 8002e24:	2301      	movs	r3, #1
 8002e26:	2238      	movs	r2, #56	; 0x38
 8002e28:	21d0      	movs	r1, #208	; 0xd0
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f001 fdd8 	bl	80049e0 <HAL_I2C_Mem_Write>
}
 8002e30:	bf00      	nop
 8002e32:	3710      	adds	r7, #16
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <MPU6050Read>:

 int MPU6050Read(uint8_t *mpuData) {
 8002e38:	b590      	push	{r4, r7, lr}
 8002e3a:	b08f      	sub	sp, #60	; 0x3c
 8002e3c:	af02      	add	r7, sp, #8
 8002e3e:	6078      	str	r0, [r7, #4]
   ////////////////////////////////////////////
 	int16_t AccelX = (int16_t)(mpuData[0] << 8 | mpuData[1]);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	021b      	lsls	r3, r3, #8
 8002e46:	b21a      	sxth	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	b21b      	sxth	r3, r3
 8002e50:	4313      	orrs	r3, r2
 8002e52:	85fb      	strh	r3, [r7, #46]	; 0x2e
 	int16_t AccelY = (int16_t)(mpuData[2] << 8 | mpuData[3]);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	3302      	adds	r3, #2
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	021b      	lsls	r3, r3, #8
 8002e5c:	b21a      	sxth	r2, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	3303      	adds	r3, #3
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	b21b      	sxth	r3, r3
 8002e66:	4313      	orrs	r3, r2
 8002e68:	85bb      	strh	r3, [r7, #44]	; 0x2c
 	int16_t AccelZ = (int16_t)(mpuData[4] << 8 | mpuData[5]);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	3304      	adds	r3, #4
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	021b      	lsls	r3, r3, #8
 8002e72:	b21a      	sxth	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	3305      	adds	r3, #5
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	b21b      	sxth	r3, r3
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	857b      	strh	r3, [r7, #42]	; 0x2a
 	int16_t GyroX = (int16_t)(mpuData[8] << 8 | mpuData[9]);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	3308      	adds	r3, #8
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	021b      	lsls	r3, r3, #8
 8002e88:	b21a      	sxth	r2, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	3309      	adds	r3, #9
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	b21b      	sxth	r3, r3
 8002e92:	4313      	orrs	r3, r2
 8002e94:	853b      	strh	r3, [r7, #40]	; 0x28
 	int16_t GyroY = (int16_t)(mpuData[10] << 8 | mpuData[11]);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	330a      	adds	r3, #10
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	021b      	lsls	r3, r3, #8
 8002e9e:	b21a      	sxth	r2, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	330b      	adds	r3, #11
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	b21b      	sxth	r3, r3
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	84fb      	strh	r3, [r7, #38]	; 0x26
 	int16_t GyroZ = (int16_t)(mpuData[12] << 8 | mpuData[13]);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	330c      	adds	r3, #12
 8002eb0:	781b      	ldrb	r3, [r3, #0]
 8002eb2:	021b      	lsls	r3, r3, #8
 8002eb4:	b21a      	sxth	r2, r3
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	330d      	adds	r3, #13
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	b21b      	sxth	r3, r3
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	84bb      	strh	r3, [r7, #36]	; 0x24
 /////////////////////////////////////////////////
     float accel_x = AccelX / 8192.0f;
 8002ec2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fd fe98 	bl	8000bfc <__aeabi_i2f>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7fd ff9a 	bl	8000e0c <__aeabi_fdiv>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	623b      	str	r3, [r7, #32]
     float accel_y = AccelY / 8192.0f;
 8002edc:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7fd fe8b 	bl	8000bfc <__aeabi_i2f>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7fd ff8d 	bl	8000e0c <__aeabi_fdiv>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	61fb      	str	r3, [r7, #28]
     float accel_z = AccelZ / 8192.0f;
 8002ef6:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fd fe7e 	bl	8000bfc <__aeabi_i2f>
 8002f00:	4603      	mov	r3, r0
 8002f02:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fd ff80 	bl	8000e0c <__aeabi_fdiv>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	61bb      	str	r3, [r7, #24]
     float gyro_x = GyroX / 939.650784f;
 8002f10:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7fd fe71 	bl	8000bfc <__aeabi_i2f>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	492f      	ldr	r1, [pc, #188]	; (8002fdc <MPU6050Read+0x1a4>)
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7fd ff74 	bl	8000e0c <__aeabi_fdiv>
 8002f24:	4603      	mov	r3, r0
 8002f26:	617b      	str	r3, [r7, #20]
     float gyro_y = GyroY / 939.650784f;
 8002f28:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fd fe65 	bl	8000bfc <__aeabi_i2f>
 8002f32:	4603      	mov	r3, r0
 8002f34:	4929      	ldr	r1, [pc, #164]	; (8002fdc <MPU6050Read+0x1a4>)
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fd ff68 	bl	8000e0c <__aeabi_fdiv>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	613b      	str	r3, [r7, #16]
     float gyro_z = GyroZ / 939.650784f;
 8002f40:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7fd fe59 	bl	8000bfc <__aeabi_i2f>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	4923      	ldr	r1, [pc, #140]	; (8002fdc <MPU6050Read+0x1a4>)
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fd ff5c 	bl	8000e0c <__aeabi_fdiv>
 8002f54:	4603      	mov	r3, r0
 8002f56:	60fb      	str	r3, [r7, #12]
  /////////////////////////////////////////////
     MadgwickAHRSupdateIMU(gyro_z, gyro_y, -gyro_x, accel_z, accel_y, -accel_x);
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8002f5e:	6a3b      	ldr	r3, [r7, #32]
 8002f60:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002f64:	9301      	str	r3, [sp, #4]
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	9300      	str	r3, [sp, #0]
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	6939      	ldr	r1, [r7, #16]
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f7fe f89a 	bl	80010a8 <MadgwickAHRSupdateIMU>

     return (asinf(-2.f * (q1*q3 - q2*q0))) * 100000 + 5500;
 8002f74:	4b1a      	ldr	r3, [pc, #104]	; (8002fe0 <MPU6050Read+0x1a8>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a1a      	ldr	r2, [pc, #104]	; (8002fe4 <MPU6050Read+0x1ac>)
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	4611      	mov	r1, r2
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fd fe90 	bl	8000ca4 <__aeabi_fmul>
 8002f84:	4603      	mov	r3, r0
 8002f86:	461c      	mov	r4, r3
 8002f88:	4b17      	ldr	r3, [pc, #92]	; (8002fe8 <MPU6050Read+0x1b0>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a17      	ldr	r2, [pc, #92]	; (8002fec <MPU6050Read+0x1b4>)
 8002f8e:	6812      	ldr	r2, [r2, #0]
 8002f90:	4611      	mov	r1, r2
 8002f92:	4618      	mov	r0, r3
 8002f94:	f7fd fe86 	bl	8000ca4 <__aeabi_fmul>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	4620      	mov	r0, r4
 8002f9e:	f7fd fd77 	bl	8000a90 <__aeabi_fsub>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7fd fe7b 	bl	8000ca4 <__aeabi_fmul>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f009 fc9d 	bl	800c8f0 <asinf>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	490d      	ldr	r1, [pc, #52]	; (8002ff0 <MPU6050Read+0x1b8>)
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7fd fe72 	bl	8000ca4 <__aeabi_fmul>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	490c      	ldr	r1, [pc, #48]	; (8002ff4 <MPU6050Read+0x1bc>)
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7fd fd65 	bl	8000a94 <__addsf3>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7fe f845 	bl	800105c <__aeabi_f2iz>
 8002fd2:	4603      	mov	r3, r0
 }
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3734      	adds	r7, #52	; 0x34
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd90      	pop	{r4, r7, pc}
 8002fdc:	446ae9a6 	.word	0x446ae9a6
 8002fe0:	20000200 	.word	0x20000200
 8002fe4:	20000208 	.word	0x20000208
 8002fe8:	20000204 	.word	0x20000204
 8002fec:	20000004 	.word	0x20000004
 8002ff0:	47c35000 	.word	0x47c35000
 8002ff4:	45abe000 	.word	0x45abe000

08002ff8 <stepperMotor>:
#include <stm32f1xx_hal.h>
#include <main.h>

void stepperMotor(int speed, int turn) {
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b088      	sub	sp, #32
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
	if (speed > 3500) {
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f640 52ac 	movw	r2, #3500	; 0xdac
 8003008:	4293      	cmp	r3, r2
 800300a:	dd02      	ble.n	8003012 <stepperMotor+0x1a>
		speed = 3500;
 800300c:	f640 53ac 	movw	r3, #3500	; 0xdac
 8003010:	607b      	str	r3, [r7, #4]
	}
	if (speed < -3500) {
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a4d      	ldr	r2, [pc, #308]	; (800314c <stepperMotor+0x154>)
 8003016:	4293      	cmp	r3, r2
 8003018:	da01      	bge.n	800301e <stepperMotor+0x26>
		speed = -3500;
 800301a:	4b4c      	ldr	r3, [pc, #304]	; (800314c <stepperMotor+0x154>)
 800301c:	607b      	str	r3, [r7, #4]
	}
	int leftSpeed = speed + turn;
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	4413      	add	r3, r2
 8003024:	61fb      	str	r3, [r7, #28]
	int rightSpeed = speed - turn;
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	61bb      	str	r3, [r7, #24]

	if (rightSpeed < 15 && rightSpeed > 0) {
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	2b0e      	cmp	r3, #14
 8003032:	dc04      	bgt.n	800303e <stepperMotor+0x46>
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	2b00      	cmp	r3, #0
 8003038:	dd01      	ble.n	800303e <stepperMotor+0x46>
		rightSpeed = 0;
 800303a:	2300      	movs	r3, #0
 800303c:	61bb      	str	r3, [r7, #24]
	}
	if (rightSpeed > -15 && rightSpeed < 0) {
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	f113 0f0e 	cmn.w	r3, #14
 8003044:	db04      	blt.n	8003050 <stepperMotor+0x58>
 8003046:	69bb      	ldr	r3, [r7, #24]
 8003048:	2b00      	cmp	r3, #0
 800304a:	da01      	bge.n	8003050 <stepperMotor+0x58>
		rightSpeed = 0;
 800304c:	2300      	movs	r3, #0
 800304e:	61bb      	str	r3, [r7, #24]
	}
	if (leftSpeed < 15 && leftSpeed > 0) {
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	2b0e      	cmp	r3, #14
 8003054:	dc04      	bgt.n	8003060 <stepperMotor+0x68>
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	2b00      	cmp	r3, #0
 800305a:	dd01      	ble.n	8003060 <stepperMotor+0x68>
		leftSpeed = 0;
 800305c:	2300      	movs	r3, #0
 800305e:	61fb      	str	r3, [r7, #28]
	}
	if (leftSpeed > -15 && leftSpeed < 0) {
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	f113 0f0e 	cmn.w	r3, #14
 8003066:	db04      	blt.n	8003072 <stepperMotor+0x7a>
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	2b00      	cmp	r3, #0
 800306c:	da01      	bge.n	8003072 <stepperMotor+0x7a>
		leftSpeed = 0;
 800306e:	2300      	movs	r3, #0
 8003070:	61fb      	str	r3, [r7, #28]
	}
	int rightPeriod;
	int leftPeriod;

	if (rightSpeed > 0) {
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	2b00      	cmp	r3, #0
 8003076:	dd0b      	ble.n	8003090 <stepperMotor+0x98>
		HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_SET);
 8003078:	2201      	movs	r2, #1
 800307a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800307e:	4834      	ldr	r0, [pc, #208]	; (8003150 <stepperMotor+0x158>)
 8003080:	f001 fb52 	bl	8004728 <HAL_GPIO_WritePin>
		rightPeriod = 65000/rightSpeed;
 8003084:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	fb92 f3f3 	sdiv	r3, r2, r3
 800308e:	617b      	str	r3, [r7, #20]
	}
    if (rightSpeed < 0) {
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	2b00      	cmp	r3, #0
 8003094:	da0a      	bge.n	80030ac <stepperMotor+0xb4>
    	HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 8003096:	2200      	movs	r2, #0
 8003098:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800309c:	482c      	ldr	r0, [pc, #176]	; (8003150 <stepperMotor+0x158>)
 800309e:	f001 fb43 	bl	8004728 <HAL_GPIO_WritePin>
		rightPeriod = 65000/-rightSpeed;
 80030a2:	4a2c      	ldr	r2, [pc, #176]	; (8003154 <stepperMotor+0x15c>)
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80030aa:	617b      	str	r3, [r7, #20]
	}
    if (leftSpeed > 0) {
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	dd0b      	ble.n	80030ca <stepperMotor+0xd2>
    	HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_SET);
 80030b2:	2201      	movs	r2, #1
 80030b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030b8:	4825      	ldr	r0, [pc, #148]	; (8003150 <stepperMotor+0x158>)
 80030ba:	f001 fb35 	bl	8004728 <HAL_GPIO_WritePin>
    	leftPeriod = 65000/leftSpeed;
 80030be:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 80030c2:	69fb      	ldr	r3, [r7, #28]
 80030c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80030c8:	613b      	str	r3, [r7, #16]
    }
    if (leftSpeed < 0) {
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	da0a      	bge.n	80030e6 <stepperMotor+0xee>
    	HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, GPIO_PIN_RESET);
 80030d0:	2200      	movs	r2, #0
 80030d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80030d6:	481e      	ldr	r0, [pc, #120]	; (8003150 <stepperMotor+0x158>)
 80030d8:	f001 fb26 	bl	8004728 <HAL_GPIO_WritePin>
    	leftPeriod = 65000/-leftSpeed;
 80030dc:	4a1d      	ldr	r2, [pc, #116]	; (8003154 <stepperMotor+0x15c>)
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	fb92 f3f3 	sdiv	r3, r2, r3
 80030e4:	613b      	str	r3, [r7, #16]
	}
    if (leftSpeed == 0 || rightSpeed == 0) {
 80030e6:	69fb      	ldr	r3, [r7, #28]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d002      	beq.n	80030f2 <stepperMotor+0xfa>
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d106      	bne.n	8003100 <stepperMotor+0x108>
    	TIM1->CCR2 = leftPeriod;
 80030f2:	4a19      	ldr	r2, [pc, #100]	; (8003158 <stepperMotor+0x160>)
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	6393      	str	r3, [r2, #56]	; 0x38
    	TIM3->CCR1 = rightPeriod;
 80030f8:	4a18      	ldr	r2, [pc, #96]	; (800315c <stepperMotor+0x164>)
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	6353      	str	r3, [r2, #52]	; 0x34
        return;
 80030fe:	e021      	b.n	8003144 <stepperMotor+0x14c>
    }
    HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8003100:	2200      	movs	r2, #0
 8003102:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003106:	4812      	ldr	r0, [pc, #72]	; (8003150 <stepperMotor+0x158>)
 8003108:	f001 fb0e 	bl	8004728 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 800310c:	2200      	movs	r2, #0
 800310e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003112:	4813      	ldr	r0, [pc, #76]	; (8003160 <stepperMotor+0x168>)
 8003114:	f001 fb08 	bl	8004728 <HAL_GPIO_WritePin>
    int pwmL = leftPeriod / 2;
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	0fda      	lsrs	r2, r3, #31
 800311c:	4413      	add	r3, r2
 800311e:	105b      	asrs	r3, r3, #1
 8003120:	60fb      	str	r3, [r7, #12]
    int pwmR = rightPeriod / 2;
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	0fda      	lsrs	r2, r3, #31
 8003126:	4413      	add	r3, r2
 8003128:	105b      	asrs	r3, r3, #1
 800312a:	60bb      	str	r3, [r7, #8]

    TIM1->ARR = leftPeriod;
 800312c:	4a0a      	ldr	r2, [pc, #40]	; (8003158 <stepperMotor+0x160>)
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	62d3      	str	r3, [r2, #44]	; 0x2c
    TIM3->ARR = rightPeriod;
 8003132:	4a0a      	ldr	r2, [pc, #40]	; (800315c <stepperMotor+0x164>)
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	62d3      	str	r3, [r2, #44]	; 0x2c
    TIM1->CCR2 = pwmL;
 8003138:	4a07      	ldr	r2, [pc, #28]	; (8003158 <stepperMotor+0x160>)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6393      	str	r3, [r2, #56]	; 0x38
    TIM3->CCR1 = pwmR;
 800313e:	4a07      	ldr	r2, [pc, #28]	; (800315c <stepperMotor+0x164>)
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	6353      	str	r3, [r2, #52]	; 0x34
}
 8003144:	3720      	adds	r7, #32
 8003146:	46bd      	mov	sp, r7
 8003148:	bd80      	pop	{r7, pc}
 800314a:	bf00      	nop
 800314c:	fffff254 	.word	0xfffff254
 8003150:	40010800 	.word	0x40010800
 8003154:	ffff0218 	.word	0xffff0218
 8003158:	40012c00 	.word	0x40012c00
 800315c:	40000400 	.word	0x40000400
 8003160:	40010c00 	.word	0x40010c00

08003164 <Reset_Handler>:
 8003164:	480c      	ldr	r0, [pc, #48]	; (8003198 <LoopFillZerobss+0x12>)
 8003166:	490d      	ldr	r1, [pc, #52]	; (800319c <LoopFillZerobss+0x16>)
 8003168:	4a0d      	ldr	r2, [pc, #52]	; (80031a0 <LoopFillZerobss+0x1a>)
 800316a:	2300      	movs	r3, #0
 800316c:	e002      	b.n	8003174 <LoopCopyDataInit>

0800316e <CopyDataInit>:
 800316e:	58d4      	ldr	r4, [r2, r3]
 8003170:	50c4      	str	r4, [r0, r3]
 8003172:	3304      	adds	r3, #4

08003174 <LoopCopyDataInit>:
 8003174:	18c4      	adds	r4, r0, r3
 8003176:	428c      	cmp	r4, r1
 8003178:	d3f9      	bcc.n	800316e <CopyDataInit>
 800317a:	4a0a      	ldr	r2, [pc, #40]	; (80031a4 <LoopFillZerobss+0x1e>)
 800317c:	4c0a      	ldr	r4, [pc, #40]	; (80031a8 <LoopFillZerobss+0x22>)
 800317e:	2300      	movs	r3, #0
 8003180:	e001      	b.n	8003186 <LoopFillZerobss>

08003182 <FillZerobss>:
 8003182:	6013      	str	r3, [r2, #0]
 8003184:	3204      	adds	r2, #4

08003186 <LoopFillZerobss>:
 8003186:	42a2      	cmp	r2, r4
 8003188:	d3fb      	bcc.n	8003182 <FillZerobss>
 800318a:	f7ff fc9f 	bl	8002acc <SystemInit>
 800318e:	f006 fe77 	bl	8009e80 <__libc_init_array>
 8003192:	f7fe fb75 	bl	8001880 <main>
 8003196:	4770      	bx	lr
 8003198:	20000000 	.word	0x20000000
 800319c:	200001e4 	.word	0x200001e4
 80031a0:	0800d09c 	.word	0x0800d09c
 80031a4:	200001e4 	.word	0x200001e4
 80031a8:	20000574 	.word	0x20000574

080031ac <CAN1_RX1_IRQHandler>:
 80031ac:	e7fe      	b.n	80031ac <CAN1_RX1_IRQHandler>
	...

080031b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031b4:	4b08      	ldr	r3, [pc, #32]	; (80031d8 <HAL_Init+0x28>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a07      	ldr	r2, [pc, #28]	; (80031d8 <HAL_Init+0x28>)
 80031ba:	f043 0310 	orr.w	r3, r3, #16
 80031be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031c0:	2003      	movs	r0, #3
 80031c2:	f000 fe41 	bl	8003e48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031c6:	200f      	movs	r0, #15
 80031c8:	f000 f808 	bl	80031dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031cc:	f7ff f824 	bl	8002218 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	40022000 	.word	0x40022000

080031dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031e4:	4b12      	ldr	r3, [pc, #72]	; (8003230 <HAL_InitTick+0x54>)
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	4b12      	ldr	r3, [pc, #72]	; (8003234 <HAL_InitTick+0x58>)
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	4619      	mov	r1, r3
 80031ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80031f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80031f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80031fa:	4618      	mov	r0, r3
 80031fc:	f000 fe59 	bl	8003eb2 <HAL_SYSTICK_Config>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e00e      	b.n	8003228 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2b0f      	cmp	r3, #15
 800320e:	d80a      	bhi.n	8003226 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003210:	2200      	movs	r2, #0
 8003212:	6879      	ldr	r1, [r7, #4]
 8003214:	f04f 30ff 	mov.w	r0, #4294967295
 8003218:	f000 fe21 	bl	8003e5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800321c:	4a06      	ldr	r2, [pc, #24]	; (8003238 <HAL_InitTick+0x5c>)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003222:	2300      	movs	r3, #0
 8003224:	e000      	b.n	8003228 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
}
 8003228:	4618      	mov	r0, r3
 800322a:	3708      	adds	r7, #8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	20000008 	.word	0x20000008
 8003234:	20000010 	.word	0x20000010
 8003238:	2000000c 	.word	0x2000000c

0800323c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003240:	4b05      	ldr	r3, [pc, #20]	; (8003258 <HAL_IncTick+0x1c>)
 8003242:	781b      	ldrb	r3, [r3, #0]
 8003244:	461a      	mov	r2, r3
 8003246:	4b05      	ldr	r3, [pc, #20]	; (800325c <HAL_IncTick+0x20>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4413      	add	r3, r2
 800324c:	4a03      	ldr	r2, [pc, #12]	; (800325c <HAL_IncTick+0x20>)
 800324e:	6013      	str	r3, [r2, #0]
}
 8003250:	bf00      	nop
 8003252:	46bd      	mov	sp, r7
 8003254:	bc80      	pop	{r7}
 8003256:	4770      	bx	lr
 8003258:	20000010 	.word	0x20000010
 800325c:	20000560 	.word	0x20000560

08003260 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  return uwTick;
 8003264:	4b02      	ldr	r3, [pc, #8]	; (8003270 <HAL_GetTick+0x10>)
 8003266:	681b      	ldr	r3, [r3, #0]
}
 8003268:	4618      	mov	r0, r3
 800326a:	46bd      	mov	sp, r7
 800326c:	bc80      	pop	{r7}
 800326e:	4770      	bx	lr
 8003270:	20000560 	.word	0x20000560

08003274 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003284:	2300      	movs	r3, #0
 8003286:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003288:	2300      	movs	r3, #0
 800328a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e0be      	b.n	8003414 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d109      	bne.n	80032b8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f7fe ffe2 	bl	800227c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	f000 f9e3 	bl	8003684 <ADC_ConversionStop_Disable>
 80032be:	4603      	mov	r3, r0
 80032c0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c6:	f003 0310 	and.w	r3, r3, #16
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f040 8099 	bne.w	8003402 <HAL_ADC_Init+0x18e>
 80032d0:	7dfb      	ldrb	r3, [r7, #23]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	f040 8095 	bne.w	8003402 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032dc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80032e0:	f023 0302 	bic.w	r3, r3, #2
 80032e4:	f043 0202 	orr.w	r2, r3, #2
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80032f4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	7b1b      	ldrb	r3, [r3, #12]
 80032fa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80032fc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	4313      	orrs	r3, r2
 8003302:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800330c:	d003      	beq.n	8003316 <HAL_ADC_Init+0xa2>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d102      	bne.n	800331c <HAL_ADC_Init+0xa8>
 8003316:	f44f 7380 	mov.w	r3, #256	; 0x100
 800331a:	e000      	b.n	800331e <HAL_ADC_Init+0xaa>
 800331c:	2300      	movs	r3, #0
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	4313      	orrs	r3, r2
 8003322:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	7d1b      	ldrb	r3, [r3, #20]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d119      	bne.n	8003360 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	7b1b      	ldrb	r3, [r3, #12]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d109      	bne.n	8003348 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	3b01      	subs	r3, #1
 800333a:	035a      	lsls	r2, r3, #13
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	4313      	orrs	r3, r2
 8003340:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003344:	613b      	str	r3, [r7, #16]
 8003346:	e00b      	b.n	8003360 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800334c:	f043 0220 	orr.w	r2, r3, #32
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003358:	f043 0201 	orr.w	r2, r3, #1
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	693a      	ldr	r2, [r7, #16]
 8003370:	430a      	orrs	r2, r1
 8003372:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689a      	ldr	r2, [r3, #8]
 800337a:	4b28      	ldr	r3, [pc, #160]	; (800341c <HAL_ADC_Init+0x1a8>)
 800337c:	4013      	ands	r3, r2
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	6812      	ldr	r2, [r2, #0]
 8003382:	68b9      	ldr	r1, [r7, #8]
 8003384:	430b      	orrs	r3, r1
 8003386:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003390:	d003      	beq.n	800339a <HAL_ADC_Init+0x126>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	2b01      	cmp	r3, #1
 8003398:	d104      	bne.n	80033a4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	691b      	ldr	r3, [r3, #16]
 800339e:	3b01      	subs	r3, #1
 80033a0:	051b      	lsls	r3, r3, #20
 80033a2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033aa:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	689a      	ldr	r2, [r3, #8]
 80033be:	4b18      	ldr	r3, [pc, #96]	; (8003420 <HAL_ADC_Init+0x1ac>)
 80033c0:	4013      	ands	r3, r2
 80033c2:	68ba      	ldr	r2, [r7, #8]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d10b      	bne.n	80033e0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d2:	f023 0303 	bic.w	r3, r3, #3
 80033d6:	f043 0201 	orr.w	r2, r3, #1
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80033de:	e018      	b.n	8003412 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033e4:	f023 0312 	bic.w	r3, r3, #18
 80033e8:	f043 0210 	orr.w	r2, r3, #16
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f4:	f043 0201 	orr.w	r2, r3, #1
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003400:	e007      	b.n	8003412 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003406:	f043 0210 	orr.w	r2, r3, #16
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003412:	7dfb      	ldrb	r3, [r7, #23]
}
 8003414:	4618      	mov	r0, r3
 8003416:	3718      	adds	r7, #24
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	ffe1f7fd 	.word	0xffe1f7fd
 8003420:	ff1f0efe 	.word	0xff1f0efe

08003424 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f003 0320 	and.w	r3, r3, #32
 8003436:	2b20      	cmp	r3, #32
 8003438:	d140      	bne.n	80034bc <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b02      	cmp	r3, #2
 8003446:	d139      	bne.n	80034bc <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800344c:	f003 0310 	and.w	r3, r3, #16
 8003450:	2b00      	cmp	r3, #0
 8003452:	d105      	bne.n	8003460 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003458:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800346a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800346e:	d11d      	bne.n	80034ac <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003474:	2b00      	cmp	r3, #0
 8003476:	d119      	bne.n	80034ac <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685a      	ldr	r2, [r3, #4]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f022 0220 	bic.w	r2, r2, #32
 8003486:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800348c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003498:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d105      	bne.n	80034ac <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a4:	f043 0201 	orr.w	r2, r3, #1
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f000 f87c 	bl	80035aa <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f06f 0212 	mvn.w	r2, #18
 80034ba:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034c6:	2b80      	cmp	r3, #128	; 0x80
 80034c8:	d14f      	bne.n	800356a <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0304 	and.w	r3, r3, #4
 80034d4:	2b04      	cmp	r3, #4
 80034d6:	d148      	bne.n	800356a <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034dc:	f003 0310 	and.w	r3, r3, #16
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d105      	bne.n	80034f0 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80034fa:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80034fe:	d012      	beq.n	8003526 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800350a:	2b00      	cmp	r3, #0
 800350c:	d125      	bne.n	800355a <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003518:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800351c:	d11d      	bne.n	800355a <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003522:	2b00      	cmp	r3, #0
 8003524:	d119      	bne.n	800355a <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003534:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800354a:	2b00      	cmp	r3, #0
 800354c:	d105      	bne.n	800355a <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003552:	f043 0201 	orr.w	r2, r3, #1
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f7fe fd7c 	bl	8002058 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f06f 020c 	mvn.w	r2, #12
 8003568:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003574:	2b40      	cmp	r3, #64	; 0x40
 8003576:	d114      	bne.n	80035a2 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b01      	cmp	r3, #1
 8003584:	d10d      	bne.n	80035a2 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f000 f812 	bl	80035bc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f06f 0201 	mvn.w	r2, #1
 80035a0:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80035a2:	bf00      	nop
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035aa:	b480      	push	{r7}
 80035ac:	b083      	sub	sp, #12
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80035b2:	bf00      	nop
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bc80      	pop	{r7}
 80035ba:	4770      	bx	lr

080035bc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bc80      	pop	{r7}
 80035cc:	4770      	bx	lr
	...

080035d0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035d8:	2300      	movs	r3, #0
 80035da:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80035dc:	2300      	movs	r3, #0
 80035de:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d040      	beq.n	8003670 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f042 0201 	orr.w	r2, r2, #1
 80035fc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035fe:	4b1f      	ldr	r3, [pc, #124]	; (800367c <ADC_Enable+0xac>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a1f      	ldr	r2, [pc, #124]	; (8003680 <ADC_Enable+0xb0>)
 8003604:	fba2 2303 	umull	r2, r3, r2, r3
 8003608:	0c9b      	lsrs	r3, r3, #18
 800360a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800360c:	e002      	b.n	8003614 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	3b01      	subs	r3, #1
 8003612:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1f9      	bne.n	800360e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800361a:	f7ff fe21 	bl	8003260 <HAL_GetTick>
 800361e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003620:	e01f      	b.n	8003662 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003622:	f7ff fe1d 	bl	8003260 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d918      	bls.n	8003662 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	2b01      	cmp	r3, #1
 800363c:	d011      	beq.n	8003662 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003642:	f043 0210 	orr.w	r2, r3, #16
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800364e:	f043 0201 	orr.w	r2, r3, #1
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e007      	b.n	8003672 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b01      	cmp	r3, #1
 800366e:	d1d8      	bne.n	8003622 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	20000008 	.word	0x20000008
 8003680:	431bde83 	.word	0x431bde83

08003684 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800368c:	2300      	movs	r3, #0
 800368e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b01      	cmp	r3, #1
 800369c:	d12e      	bne.n	80036fc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	689a      	ldr	r2, [r3, #8]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f022 0201 	bic.w	r2, r2, #1
 80036ac:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80036ae:	f7ff fdd7 	bl	8003260 <HAL_GetTick>
 80036b2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80036b4:	e01b      	b.n	80036ee <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036b6:	f7ff fdd3 	bl	8003260 <HAL_GetTick>
 80036ba:	4602      	mov	r2, r0
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	1ad3      	subs	r3, r2, r3
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d914      	bls.n	80036ee <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d10d      	bne.n	80036ee <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d6:	f043 0210 	orr.w	r2, r3, #16
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036e2:	f043 0201 	orr.w	r2, r3, #1
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e007      	b.n	80036fe <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f003 0301 	and.w	r3, r3, #1
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d0dc      	beq.n	80036b6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80036fc:	2300      	movs	r3, #0
}
 80036fe:	4618      	mov	r0, r3
 8003700:	3710      	adds	r7, #16
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
	...

08003708 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003708:	b590      	push	{r4, r7, lr}
 800370a:	b087      	sub	sp, #28
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003710:	2300      	movs	r3, #0
 8003712:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003714:	2300      	movs	r3, #0
 8003716:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800371e:	2b01      	cmp	r3, #1
 8003720:	d101      	bne.n	8003726 <HAL_ADCEx_Calibration_Start+0x1e>
 8003722:	2302      	movs	r3, #2
 8003724:	e095      	b.n	8003852 <HAL_ADCEx_Calibration_Start+0x14a>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f7ff ffa8 	bl	8003684 <ADC_ConversionStop_Disable>
 8003734:	4603      	mov	r3, r0
 8003736:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003738:	7dfb      	ldrb	r3, [r7, #23]
 800373a:	2b00      	cmp	r3, #0
 800373c:	f040 8084 	bne.w	8003848 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003744:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003748:	f023 0302 	bic.w	r3, r3, #2
 800374c:	f043 0202 	orr.w	r2, r3, #2
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003754:	4b41      	ldr	r3, [pc, #260]	; (800385c <HAL_ADCEx_Calibration_Start+0x154>)
 8003756:	681c      	ldr	r4, [r3, #0]
 8003758:	2002      	movs	r0, #2
 800375a:	f004 f965 	bl	8007a28 <HAL_RCCEx_GetPeriphCLKFreq>
 800375e:	4603      	mov	r3, r0
 8003760:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003764:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003766:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003768:	e002      	b.n	8003770 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	3b01      	subs	r3, #1
 800376e:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d1f9      	bne.n	800376a <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7ff ff2a 	bl	80035d0 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	689a      	ldr	r2, [r3, #8]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f042 0208 	orr.w	r2, r2, #8
 800378a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800378c:	f7ff fd68 	bl	8003260 <HAL_GetTick>
 8003790:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003792:	e01b      	b.n	80037cc <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003794:	f7ff fd64 	bl	8003260 <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b0a      	cmp	r3, #10
 80037a0:	d914      	bls.n	80037cc <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f003 0308 	and.w	r3, r3, #8
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00d      	beq.n	80037cc <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b4:	f023 0312 	bic.w	r3, r3, #18
 80037b8:	f043 0210 	orr.w	r2, r3, #16
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e042      	b.n	8003852 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f003 0308 	and.w	r3, r3, #8
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1dc      	bne.n	8003794 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	689a      	ldr	r2, [r3, #8]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f042 0204 	orr.w	r2, r2, #4
 80037e8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80037ea:	f7ff fd39 	bl	8003260 <HAL_GetTick>
 80037ee:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80037f0:	e01b      	b.n	800382a <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80037f2:	f7ff fd35 	bl	8003260 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b0a      	cmp	r3, #10
 80037fe:	d914      	bls.n	800382a <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f003 0304 	and.w	r3, r3, #4
 800380a:	2b00      	cmp	r3, #0
 800380c:	d00d      	beq.n	800382a <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003812:	f023 0312 	bic.w	r3, r3, #18
 8003816:	f043 0210 	orr.w	r2, r3, #16
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e013      	b.n	8003852 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f003 0304 	and.w	r3, r3, #4
 8003834:	2b00      	cmp	r3, #0
 8003836:	d1dc      	bne.n	80037f2 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383c:	f023 0303 	bic.w	r3, r3, #3
 8003840:	f043 0201 	orr.w	r2, r3, #1
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003850:	7dfb      	ldrb	r3, [r7, #23]
}
 8003852:	4618      	mov	r0, r3
 8003854:	371c      	adds	r7, #28
 8003856:	46bd      	mov	sp, r7
 8003858:	bd90      	pop	{r4, r7, pc}
 800385a:	bf00      	nop
 800385c:	20000008 	.word	0x20000008

08003860 <HAL_ADCEx_InjectedStart_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef* hadc)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003868:	2300      	movs	r3, #0
 800386a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003872:	2b01      	cmp	r3, #1
 8003874:	d101      	bne.n	800387a <HAL_ADCEx_InjectedStart_IT+0x1a>
 8003876:	2302      	movs	r3, #2
 8003878:	e078      	b.n	800396c <HAL_ADCEx_InjectedStart_IT+0x10c>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f7ff fea4 	bl	80035d0 <ADC_Enable>
 8003888:	4603      	mov	r3, r0
 800388a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800388c:	7bfb      	ldrb	r3, [r7, #15]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d167      	bne.n	8003962 <HAL_ADCEx_InjectedStart_IT+0x102>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003896:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800389a:	f023 0301 	bic.w	r3, r3, #1
 800389e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a32      	ldr	r2, [pc, #200]	; (8003974 <HAL_ADCEx_InjectedStart_IT+0x114>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d105      	bne.n	80038bc <HAL_ADCEx_InjectedStart_IT+0x5c>
 80038b0:	4b31      	ldr	r3, [pc, #196]	; (8003978 <HAL_ADCEx_InjectedStart_IT+0x118>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d106      	bne.n	80038ca <HAL_ADCEx_InjectedStart_IT+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038c0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	629a      	str	r2, [r3, #40]	; 0x28
 80038c8:	e005      	b.n	80038d6 <HAL_ADCEx_InjectedStart_IT+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ce:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d102      	bne.n	80038e8 <HAL_ADCEx_InjectedStart_IT+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2200      	movs	r2, #0
 80038e6:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f06f 0204 	mvn.w	r2, #4
 80038f8:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for injected channels */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	685a      	ldr	r2, [r3, #4]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003908:	605a      	str	r2, [r3, #4]
    /* and if automatic injected conversion is disabled.                      */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003914:	2b00      	cmp	r3, #0
 8003916:	d128      	bne.n	800396a <HAL_ADCEx_InjectedStart_IT+0x10a>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003922:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003926:	d113      	bne.n	8003950 <HAL_ADCEx_InjectedStart_IT+0xf0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 800392c:	4a11      	ldr	r2, [pc, #68]	; (8003974 <HAL_ADCEx_InjectedStart_IT+0x114>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d105      	bne.n	800393e <HAL_ADCEx_InjectedStart_IT+0xde>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003932:	4b11      	ldr	r3, [pc, #68]	; (8003978 <HAL_ADCEx_InjectedStart_IT+0x118>)
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 800393a:	2b00      	cmp	r3, #0
 800393c:	d108      	bne.n	8003950 <HAL_ADCEx_InjectedStart_IT+0xf0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	689a      	ldr	r2, [r3, #8]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
 800394c:	609a      	str	r2, [r3, #8]
 800394e:	e00c      	b.n	800396a <HAL_ADCEx_InjectedStart_IT+0x10a>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689a      	ldr	r2, [r3, #8]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800395e:	609a      	str	r2, [r3, #8]
 8003960:	e003      	b.n	800396a <HAL_ADCEx_InjectedStart_IT+0x10a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 800396a:	7bfb      	ldrb	r3, [r7, #15]
}
 800396c:	4618      	mov	r0, r3
 800396e:	3710      	adds	r7, #16
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	40012800 	.word	0x40012800
 8003978:	40012400 	.word	0x40012400

0800397c <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 800397c:	b490      	push	{r4, r7}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003986:	2300      	movs	r3, #0
 8003988:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800398a:	2300      	movs	r3, #0
 800398c:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003994:	2b01      	cmp	r3, #1
 8003996:	d101      	bne.n	800399c <HAL_ADCEx_InjectedConfigChannel+0x20>
 8003998:	2302      	movs	r3, #2
 800399a:	e17d      	b.n	8003c98 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d119      	bne.n	80039e0 <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d10c      	bne.n	80039ce <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ba:	0d9b      	lsrs	r3, r3, #22
 80039bc:	059b      	lsls	r3, r3, #22
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	6812      	ldr	r2, [r2, #0]
 80039c2:	03d1      	lsls	r1, r2, #15
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	6812      	ldr	r2, [r2, #0]
 80039c8:	430b      	orrs	r3, r1
 80039ca:	6393      	str	r3, [r2, #56]	; 0x38
 80039cc:	e04f      	b.n	8003a6e <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d2:	f043 0220 	orr.w	r2, r3, #32
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	73fb      	strb	r3, [r7, #15]
 80039de:	e046      	b.n	8003a6e <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	685a      	ldr	r2, [r3, #4]
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	691b      	ldr	r3, [r3, #16]
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d82a      	bhi.n	8003a42 <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685a      	ldr	r2, [r3, #4]
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	1ad2      	subs	r2, r2, r3
 80039fc:	4613      	mov	r3, r2
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	4413      	add	r3, r2
 8003a02:	330f      	adds	r3, #15
 8003a04:	221f      	movs	r2, #31
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	4019      	ands	r1, r3
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	3b01      	subs	r3, #1
 8003a18:	0518      	lsls	r0, r3, #20
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	681c      	ldr	r4, [r3, #0]
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	1ad2      	subs	r2, r2, r3
 8003a28:	4613      	mov	r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4413      	add	r3, r2
 8003a2e:	330f      	adds	r3, #15
 8003a30:	fa04 f303 	lsl.w	r3, r4, r3
 8003a34:	ea40 0203 	orr.w	r2, r0, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	639a      	str	r2, [r3, #56]	; 0x38
 8003a40:	e015      	b.n	8003a6e <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	685a      	ldr	r2, [r3, #4]
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	1ad2      	subs	r2, r2, r3
 8003a52:	4613      	mov	r3, r2
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	4413      	add	r3, r2
 8003a58:	330f      	adds	r3, #15
 8003a5a:	221f      	movs	r2, #31
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003a64:	43da      	mvns	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	400a      	ands	r2, r1
 8003a6c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f003 0301 	and.w	r3, r3, #1
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d00c      	beq.n	8003a96 <HAL_ADCEx_InjectedConfigChannel+0x11a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a86:	f023 0301 	bic.w	r3, r3, #1
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	6991      	ldr	r1, [r2, #24]
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	6812      	ldr	r2, [r2, #0]
 8003a92:	430b      	orrs	r3, r1
 8003a94:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	7d5b      	ldrb	r3, [r3, #21]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d115      	bne.n	8003aca <HAL_ADCEx_InjectedConfigChannel+0x14e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003aa6:	d108      	bne.n	8003aba <HAL_ADCEx_InjectedConfigChannel+0x13e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685a      	ldr	r2, [r3, #4]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ab6:	605a      	str	r2, [r3, #4]
 8003ab8:	e007      	b.n	8003aca <HAL_ADCEx_InjectedConfigChannel+0x14e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003abe:	f043 0220 	orr.w	r2, r3, #32
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	7d1b      	ldrb	r3, [r3, #20]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d114      	bne.n	8003afc <HAL_ADCEx_InjectedConfigChannel+0x180>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	7d5b      	ldrb	r3, [r3, #21]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d108      	bne.n	8003aec <HAL_ADCEx_InjectedConfigChannel+0x170>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003ae8:	605a      	str	r2, [r3, #4]
 8003aea:	e007      	b.n	8003afc <HAL_ADCEx_InjectedConfigChannel+0x180>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af0:	f043 0220 	orr.w	r2, r3, #32
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b09      	cmp	r3, #9
 8003b02:	d91c      	bls.n	8003b3e <HAL_ADCEx_InjectedConfigChannel+0x1c2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68d9      	ldr	r1, [r3, #12]
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	005b      	lsls	r3, r3, #1
 8003b12:	4413      	add	r3, r2
 8003b14:	3b1e      	subs	r3, #30
 8003b16:	2207      	movs	r2, #7
 8003b18:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1c:	43db      	mvns	r3, r3
 8003b1e:	4019      	ands	r1, r3
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	6898      	ldr	r0, [r3, #8]
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	4413      	add	r3, r2
 8003b2e:	3b1e      	subs	r3, #30
 8003b30:	fa00 f203 	lsl.w	r2, r0, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	60da      	str	r2, [r3, #12]
 8003b3c:	e019      	b.n	8003b72 <HAL_ADCEx_InjectedConfigChannel+0x1f6>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6919      	ldr	r1, [r3, #16]
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	4413      	add	r3, r2
 8003b4e:	2207      	movs	r2, #7
 8003b50:	fa02 f303 	lsl.w	r3, r2, r3
 8003b54:	43db      	mvns	r3, r3
 8003b56:	4019      	ands	r1, r3
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	6898      	ldr	r0, [r3, #8]
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	4613      	mov	r3, r2
 8003b62:	005b      	lsls	r3, r3, #1
 8003b64:	4413      	add	r3, r2
 8003b66:	fa00 f203 	lsl.w	r2, r0, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2b10      	cmp	r3, #16
 8003b78:	d003      	beq.n	8003b82 <HAL_ADCEx_InjectedConfigChannel+0x206>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003b7e:	2b11      	cmp	r3, #17
 8003b80:	d107      	bne.n	8003b92 <HAL_ADCEx_InjectedConfigChannel+0x216>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	689a      	ldr	r2, [r3, #8]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003b90:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	2b03      	cmp	r3, #3
 8003b98:	d022      	beq.n	8003be0 <HAL_ADCEx_InjectedConfigChannel+0x264>
 8003b9a:	2b03      	cmp	r3, #3
 8003b9c:	d82e      	bhi.n	8003bfc <HAL_ADCEx_InjectedConfigChannel+0x280>
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d002      	beq.n	8003ba8 <HAL_ADCEx_InjectedConfigChannel+0x22c>
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d00e      	beq.n	8003bc4 <HAL_ADCEx_InjectedConfigChannel+0x248>
 8003ba6:	e029      	b.n	8003bfc <HAL_ADCEx_InjectedConfigChannel+0x280>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003bb2:	f023 030f 	bic.w	r3, r3, #15
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	68d1      	ldr	r1, [r2, #12]
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	6812      	ldr	r2, [r2, #0]
 8003bbe:	430b      	orrs	r3, r1
 8003bc0:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 8003bc2:	e029      	b.n	8003c18 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003bce:	f023 030f 	bic.w	r3, r3, #15
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	68d1      	ldr	r1, [r2, #12]
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	6812      	ldr	r2, [r2, #0]
 8003bda:	430b      	orrs	r3, r1
 8003bdc:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 8003bde:	e01b      	b.n	8003c18 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	69db      	ldr	r3, [r3, #28]
 8003be6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003bea:	f023 030f 	bic.w	r3, r3, #15
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	68d1      	ldr	r1, [r2, #12]
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	6812      	ldr	r2, [r2, #0]
 8003bf6:	430b      	orrs	r3, r1
 8003bf8:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 8003bfa:	e00d      	b.n	8003c18 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	6a1b      	ldr	r3, [r3, #32]
 8003c02:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003c06:	f023 030f 	bic.w	r3, r3, #15
 8003c0a:	683a      	ldr	r2, [r7, #0]
 8003c0c:	68d1      	ldr	r1, [r2, #12]
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	6812      	ldr	r2, [r2, #0]
 8003c12:	430b      	orrs	r3, r1
 8003c14:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8003c16:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2b10      	cmp	r3, #16
 8003c1e:	d003      	beq.n	8003c28 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003c24:	2b11      	cmp	r3, #17
 8003c26:	d132      	bne.n	8003c8e <HAL_ADCEx_InjectedConfigChannel+0x312>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a1d      	ldr	r2, [pc, #116]	; (8003ca4 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d125      	bne.n	8003c7e <HAL_ADCEx_InjectedConfigChannel+0x302>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d126      	bne.n	8003c8e <HAL_ADCEx_InjectedConfigChannel+0x312>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689a      	ldr	r2, [r3, #8]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003c4e:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2b10      	cmp	r3, #16
 8003c56:	d11a      	bne.n	8003c8e <HAL_ADCEx_InjectedConfigChannel+0x312>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003c58:	4b13      	ldr	r3, [pc, #76]	; (8003ca8 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a13      	ldr	r2, [pc, #76]	; (8003cac <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8003c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c62:	0c9a      	lsrs	r2, r3, #18
 8003c64:	4613      	mov	r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	4413      	add	r3, r2
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003c6e:	e002      	b.n	8003c76 <HAL_ADCEx_InjectedConfigChannel+0x2fa>
          {
            wait_loop_index--;
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	3b01      	subs	r3, #1
 8003c74:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d1f9      	bne.n	8003c70 <HAL_ADCEx_InjectedConfigChannel+0x2f4>
 8003c7c:	e007      	b.n	8003c8e <HAL_ADCEx_InjectedConfigChannel+0x312>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c82:	f043 0220 	orr.w	r2, r3, #32
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3710      	adds	r7, #16
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bc90      	pop	{r4, r7}
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	40012400 	.word	0x40012400
 8003ca8:	20000008 	.word	0x20000008
 8003cac:	431bde83 	.word	0x431bde83

08003cb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f003 0307 	and.w	r3, r3, #7
 8003cbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cc0:	4b0c      	ldr	r3, [pc, #48]	; (8003cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cc6:	68ba      	ldr	r2, [r7, #8]
 8003cc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ccc:	4013      	ands	r3, r2
 8003cce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003cdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ce2:	4a04      	ldr	r2, [pc, #16]	; (8003cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	60d3      	str	r3, [r2, #12]
}
 8003ce8:	bf00      	nop
 8003cea:	3714      	adds	r7, #20
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bc80      	pop	{r7}
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	e000ed00 	.word	0xe000ed00

08003cf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cfc:	4b04      	ldr	r3, [pc, #16]	; (8003d10 <__NVIC_GetPriorityGrouping+0x18>)
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	0a1b      	lsrs	r3, r3, #8
 8003d02:	f003 0307 	and.w	r3, r3, #7
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bc80      	pop	{r7}
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	e000ed00 	.word	0xe000ed00

08003d14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	db0b      	blt.n	8003d3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	f003 021f 	and.w	r2, r3, #31
 8003d2c:	4906      	ldr	r1, [pc, #24]	; (8003d48 <__NVIC_EnableIRQ+0x34>)
 8003d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d32:	095b      	lsrs	r3, r3, #5
 8003d34:	2001      	movs	r0, #1
 8003d36:	fa00 f202 	lsl.w	r2, r0, r2
 8003d3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bc80      	pop	{r7}
 8003d46:	4770      	bx	lr
 8003d48:	e000e100 	.word	0xe000e100

08003d4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	4603      	mov	r3, r0
 8003d54:	6039      	str	r1, [r7, #0]
 8003d56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	db0a      	blt.n	8003d76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	490c      	ldr	r1, [pc, #48]	; (8003d98 <__NVIC_SetPriority+0x4c>)
 8003d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d6a:	0112      	lsls	r2, r2, #4
 8003d6c:	b2d2      	uxtb	r2, r2
 8003d6e:	440b      	add	r3, r1
 8003d70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d74:	e00a      	b.n	8003d8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	b2da      	uxtb	r2, r3
 8003d7a:	4908      	ldr	r1, [pc, #32]	; (8003d9c <__NVIC_SetPriority+0x50>)
 8003d7c:	79fb      	ldrb	r3, [r7, #7]
 8003d7e:	f003 030f 	and.w	r3, r3, #15
 8003d82:	3b04      	subs	r3, #4
 8003d84:	0112      	lsls	r2, r2, #4
 8003d86:	b2d2      	uxtb	r2, r2
 8003d88:	440b      	add	r3, r1
 8003d8a:	761a      	strb	r2, [r3, #24]
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bc80      	pop	{r7}
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	e000e100 	.word	0xe000e100
 8003d9c:	e000ed00 	.word	0xe000ed00

08003da0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b089      	sub	sp, #36	; 0x24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	f1c3 0307 	rsb	r3, r3, #7
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	bf28      	it	cs
 8003dbe:	2304      	movcs	r3, #4
 8003dc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	2b06      	cmp	r3, #6
 8003dc8:	d902      	bls.n	8003dd0 <NVIC_EncodePriority+0x30>
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	3b03      	subs	r3, #3
 8003dce:	e000      	b.n	8003dd2 <NVIC_EncodePriority+0x32>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	fa02 f303 	lsl.w	r3, r2, r3
 8003dde:	43da      	mvns	r2, r3
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	401a      	ands	r2, r3
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003de8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	fa01 f303 	lsl.w	r3, r1, r3
 8003df2:	43d9      	mvns	r1, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003df8:	4313      	orrs	r3, r2
         );
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3724      	adds	r7, #36	; 0x24
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bc80      	pop	{r7}
 8003e02:	4770      	bx	lr

08003e04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e14:	d301      	bcc.n	8003e1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e16:	2301      	movs	r3, #1
 8003e18:	e00f      	b.n	8003e3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e1a:	4a0a      	ldr	r2, [pc, #40]	; (8003e44 <SysTick_Config+0x40>)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e22:	210f      	movs	r1, #15
 8003e24:	f04f 30ff 	mov.w	r0, #4294967295
 8003e28:	f7ff ff90 	bl	8003d4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e2c:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <SysTick_Config+0x40>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e32:	4b04      	ldr	r3, [pc, #16]	; (8003e44 <SysTick_Config+0x40>)
 8003e34:	2207      	movs	r2, #7
 8003e36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e38:	2300      	movs	r3, #0
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	e000e010 	.word	0xe000e010

08003e48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f7ff ff2d 	bl	8003cb0 <__NVIC_SetPriorityGrouping>
}
 8003e56:	bf00      	nop
 8003e58:	3708      	adds	r7, #8
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e5e:	b580      	push	{r7, lr}
 8003e60:	b086      	sub	sp, #24
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	4603      	mov	r3, r0
 8003e66:	60b9      	str	r1, [r7, #8]
 8003e68:	607a      	str	r2, [r7, #4]
 8003e6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e70:	f7ff ff42 	bl	8003cf8 <__NVIC_GetPriorityGrouping>
 8003e74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	68b9      	ldr	r1, [r7, #8]
 8003e7a:	6978      	ldr	r0, [r7, #20]
 8003e7c:	f7ff ff90 	bl	8003da0 <NVIC_EncodePriority>
 8003e80:	4602      	mov	r2, r0
 8003e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e86:	4611      	mov	r1, r2
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7ff ff5f 	bl	8003d4c <__NVIC_SetPriority>
}
 8003e8e:	bf00      	nop
 8003e90:	3718      	adds	r7, #24
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e96:	b580      	push	{r7, lr}
 8003e98:	b082      	sub	sp, #8
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7ff ff35 	bl	8003d14 <__NVIC_EnableIRQ>
}
 8003eaa:	bf00      	nop
 8003eac:	3708      	adds	r7, #8
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b082      	sub	sp, #8
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f7ff ffa2 	bl	8003e04 <SysTick_Config>
 8003ec0:	4603      	mov	r3, r0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
	...

08003ecc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d101      	bne.n	8003ee2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e043      	b.n	8003f6a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	4b22      	ldr	r3, [pc, #136]	; (8003f74 <HAL_DMA_Init+0xa8>)
 8003eea:	4413      	add	r3, r2
 8003eec:	4a22      	ldr	r2, [pc, #136]	; (8003f78 <HAL_DMA_Init+0xac>)
 8003eee:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef2:	091b      	lsrs	r3, r3, #4
 8003ef4:	009a      	lsls	r2, r3, #2
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a1f      	ldr	r2, [pc, #124]	; (8003f7c <HAL_DMA_Init+0xb0>)
 8003efe:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2202      	movs	r2, #2
 8003f04:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003f16:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003f1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003f24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f44:	68fa      	ldr	r2, [r7, #12]
 8003f46:	4313      	orrs	r3, r2
 8003f48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3714      	adds	r7, #20
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bc80      	pop	{r7}
 8003f72:	4770      	bx	lr
 8003f74:	bffdfff8 	.word	0xbffdfff8
 8003f78:	cccccccd 	.word	0xcccccccd
 8003f7c:	40020000 	.word	0x40020000

08003f80 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b086      	sub	sp, #24
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	607a      	str	r2, [r7, #4]
 8003f8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d101      	bne.n	8003fa0 <HAL_DMA_Start_IT+0x20>
 8003f9c:	2302      	movs	r3, #2
 8003f9e:	e04a      	b.n	8004036 <HAL_DMA_Start_IT+0xb6>
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	d13a      	bne.n	8004028 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2202      	movs	r2, #2
 8003fb6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0201 	bic.w	r2, r2, #1
 8003fce:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	68b9      	ldr	r1, [r7, #8]
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f000 f9f4 	bl	80043c4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d008      	beq.n	8003ff6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f042 020e 	orr.w	r2, r2, #14
 8003ff2:	601a      	str	r2, [r3, #0]
 8003ff4:	e00f      	b.n	8004016 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0204 	bic.w	r2, r2, #4
 8004004:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f042 020a 	orr.w	r2, r2, #10
 8004014:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f042 0201 	orr.w	r2, r2, #1
 8004024:	601a      	str	r2, [r3, #0]
 8004026:	e005      	b.n	8004034 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2200      	movs	r2, #0
 800402c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004030:	2302      	movs	r3, #2
 8004032:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004034:	7dfb      	ldrb	r3, [r7, #23]
}
 8004036:	4618      	mov	r0, r3
 8004038:	3718      	adds	r7, #24
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800403e:	b480      	push	{r7}
 8004040:	b085      	sub	sp, #20
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004046:	2300      	movs	r3, #0
 8004048:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004050:	2b02      	cmp	r3, #2
 8004052:	d008      	beq.n	8004066 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2204      	movs	r2, #4
 8004058:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e020      	b.n	80040a8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 020e 	bic.w	r2, r2, #14
 8004074:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f022 0201 	bic.w	r2, r2, #1
 8004084:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800408e:	2101      	movs	r1, #1
 8004090:	fa01 f202 	lsl.w	r2, r1, r2
 8004094:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2201      	movs	r2, #1
 800409a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80040a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	3714      	adds	r7, #20
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bc80      	pop	{r7}
 80040b0:	4770      	bx	lr
	...

080040b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040bc:	2300      	movs	r3, #0
 80040be:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	d005      	beq.n	80040d6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2204      	movs	r2, #4
 80040ce:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	73fb      	strb	r3, [r7, #15]
 80040d4:	e051      	b.n	800417a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 020e 	bic.w	r2, r2, #14
 80040e4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f022 0201 	bic.w	r2, r2, #1
 80040f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a22      	ldr	r2, [pc, #136]	; (8004184 <HAL_DMA_Abort_IT+0xd0>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d029      	beq.n	8004154 <HAL_DMA_Abort_IT+0xa0>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a20      	ldr	r2, [pc, #128]	; (8004188 <HAL_DMA_Abort_IT+0xd4>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d022      	beq.n	8004150 <HAL_DMA_Abort_IT+0x9c>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a1f      	ldr	r2, [pc, #124]	; (800418c <HAL_DMA_Abort_IT+0xd8>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d01a      	beq.n	800414a <HAL_DMA_Abort_IT+0x96>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a1d      	ldr	r2, [pc, #116]	; (8004190 <HAL_DMA_Abort_IT+0xdc>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d012      	beq.n	8004144 <HAL_DMA_Abort_IT+0x90>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a1c      	ldr	r2, [pc, #112]	; (8004194 <HAL_DMA_Abort_IT+0xe0>)
 8004124:	4293      	cmp	r3, r2
 8004126:	d00a      	beq.n	800413e <HAL_DMA_Abort_IT+0x8a>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a1a      	ldr	r2, [pc, #104]	; (8004198 <HAL_DMA_Abort_IT+0xe4>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d102      	bne.n	8004138 <HAL_DMA_Abort_IT+0x84>
 8004132:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004136:	e00e      	b.n	8004156 <HAL_DMA_Abort_IT+0xa2>
 8004138:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800413c:	e00b      	b.n	8004156 <HAL_DMA_Abort_IT+0xa2>
 800413e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004142:	e008      	b.n	8004156 <HAL_DMA_Abort_IT+0xa2>
 8004144:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004148:	e005      	b.n	8004156 <HAL_DMA_Abort_IT+0xa2>
 800414a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800414e:	e002      	b.n	8004156 <HAL_DMA_Abort_IT+0xa2>
 8004150:	2310      	movs	r3, #16
 8004152:	e000      	b.n	8004156 <HAL_DMA_Abort_IT+0xa2>
 8004154:	2301      	movs	r3, #1
 8004156:	4a11      	ldr	r2, [pc, #68]	; (800419c <HAL_DMA_Abort_IT+0xe8>)
 8004158:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2201      	movs	r2, #1
 800415e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800416e:	2b00      	cmp	r3, #0
 8004170:	d003      	beq.n	800417a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	4798      	blx	r3
    } 
  }
  return status;
 800417a:	7bfb      	ldrb	r3, [r7, #15]
}
 800417c:	4618      	mov	r0, r3
 800417e:	3710      	adds	r7, #16
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	40020008 	.word	0x40020008
 8004188:	4002001c 	.word	0x4002001c
 800418c:	40020030 	.word	0x40020030
 8004190:	40020044 	.word	0x40020044
 8004194:	40020058 	.word	0x40020058
 8004198:	4002006c 	.word	0x4002006c
 800419c:	40020000 	.word	0x40020000

080041a0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b084      	sub	sp, #16
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041bc:	2204      	movs	r2, #4
 80041be:	409a      	lsls	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	4013      	ands	r3, r2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d04f      	beq.n	8004268 <HAL_DMA_IRQHandler+0xc8>
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	f003 0304 	and.w	r3, r3, #4
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d04a      	beq.n	8004268 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f003 0320 	and.w	r3, r3, #32
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d107      	bne.n	80041f0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0204 	bic.w	r2, r2, #4
 80041ee:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a66      	ldr	r2, [pc, #408]	; (8004390 <HAL_DMA_IRQHandler+0x1f0>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d029      	beq.n	800424e <HAL_DMA_IRQHandler+0xae>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a65      	ldr	r2, [pc, #404]	; (8004394 <HAL_DMA_IRQHandler+0x1f4>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d022      	beq.n	800424a <HAL_DMA_IRQHandler+0xaa>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a63      	ldr	r2, [pc, #396]	; (8004398 <HAL_DMA_IRQHandler+0x1f8>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d01a      	beq.n	8004244 <HAL_DMA_IRQHandler+0xa4>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a62      	ldr	r2, [pc, #392]	; (800439c <HAL_DMA_IRQHandler+0x1fc>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d012      	beq.n	800423e <HAL_DMA_IRQHandler+0x9e>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a60      	ldr	r2, [pc, #384]	; (80043a0 <HAL_DMA_IRQHandler+0x200>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d00a      	beq.n	8004238 <HAL_DMA_IRQHandler+0x98>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a5f      	ldr	r2, [pc, #380]	; (80043a4 <HAL_DMA_IRQHandler+0x204>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d102      	bne.n	8004232 <HAL_DMA_IRQHandler+0x92>
 800422c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004230:	e00e      	b.n	8004250 <HAL_DMA_IRQHandler+0xb0>
 8004232:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004236:	e00b      	b.n	8004250 <HAL_DMA_IRQHandler+0xb0>
 8004238:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800423c:	e008      	b.n	8004250 <HAL_DMA_IRQHandler+0xb0>
 800423e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004242:	e005      	b.n	8004250 <HAL_DMA_IRQHandler+0xb0>
 8004244:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004248:	e002      	b.n	8004250 <HAL_DMA_IRQHandler+0xb0>
 800424a:	2340      	movs	r3, #64	; 0x40
 800424c:	e000      	b.n	8004250 <HAL_DMA_IRQHandler+0xb0>
 800424e:	2304      	movs	r3, #4
 8004250:	4a55      	ldr	r2, [pc, #340]	; (80043a8 <HAL_DMA_IRQHandler+0x208>)
 8004252:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004258:	2b00      	cmp	r3, #0
 800425a:	f000 8094 	beq.w	8004386 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004266:	e08e      	b.n	8004386 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426c:	2202      	movs	r2, #2
 800426e:	409a      	lsls	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	4013      	ands	r3, r2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d056      	beq.n	8004326 <HAL_DMA_IRQHandler+0x186>
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d051      	beq.n	8004326 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0320 	and.w	r3, r3, #32
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10b      	bne.n	80042a8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f022 020a 	bic.w	r2, r2, #10
 800429e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a38      	ldr	r2, [pc, #224]	; (8004390 <HAL_DMA_IRQHandler+0x1f0>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d029      	beq.n	8004306 <HAL_DMA_IRQHandler+0x166>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a37      	ldr	r2, [pc, #220]	; (8004394 <HAL_DMA_IRQHandler+0x1f4>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d022      	beq.n	8004302 <HAL_DMA_IRQHandler+0x162>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a35      	ldr	r2, [pc, #212]	; (8004398 <HAL_DMA_IRQHandler+0x1f8>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d01a      	beq.n	80042fc <HAL_DMA_IRQHandler+0x15c>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a34      	ldr	r2, [pc, #208]	; (800439c <HAL_DMA_IRQHandler+0x1fc>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d012      	beq.n	80042f6 <HAL_DMA_IRQHandler+0x156>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a32      	ldr	r2, [pc, #200]	; (80043a0 <HAL_DMA_IRQHandler+0x200>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d00a      	beq.n	80042f0 <HAL_DMA_IRQHandler+0x150>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a31      	ldr	r2, [pc, #196]	; (80043a4 <HAL_DMA_IRQHandler+0x204>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d102      	bne.n	80042ea <HAL_DMA_IRQHandler+0x14a>
 80042e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80042e8:	e00e      	b.n	8004308 <HAL_DMA_IRQHandler+0x168>
 80042ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80042ee:	e00b      	b.n	8004308 <HAL_DMA_IRQHandler+0x168>
 80042f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042f4:	e008      	b.n	8004308 <HAL_DMA_IRQHandler+0x168>
 80042f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80042fa:	e005      	b.n	8004308 <HAL_DMA_IRQHandler+0x168>
 80042fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004300:	e002      	b.n	8004308 <HAL_DMA_IRQHandler+0x168>
 8004302:	2320      	movs	r3, #32
 8004304:	e000      	b.n	8004308 <HAL_DMA_IRQHandler+0x168>
 8004306:	2302      	movs	r3, #2
 8004308:	4a27      	ldr	r2, [pc, #156]	; (80043a8 <HAL_DMA_IRQHandler+0x208>)
 800430a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004318:	2b00      	cmp	r3, #0
 800431a:	d034      	beq.n	8004386 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004324:	e02f      	b.n	8004386 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432a:	2208      	movs	r2, #8
 800432c:	409a      	lsls	r2, r3
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	4013      	ands	r3, r2
 8004332:	2b00      	cmp	r3, #0
 8004334:	d028      	beq.n	8004388 <HAL_DMA_IRQHandler+0x1e8>
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	f003 0308 	and.w	r3, r3, #8
 800433c:	2b00      	cmp	r3, #0
 800433e:	d023      	beq.n	8004388 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f022 020e 	bic.w	r2, r2, #14
 800434e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004358:	2101      	movs	r1, #1
 800435a:	fa01 f202 	lsl.w	r2, r1, r2
 800435e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2201      	movs	r2, #1
 800436a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800437a:	2b00      	cmp	r3, #0
 800437c:	d004      	beq.n	8004388 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	4798      	blx	r3
    }
  }
  return;
 8004386:	bf00      	nop
 8004388:	bf00      	nop
}
 800438a:	3710      	adds	r7, #16
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	40020008 	.word	0x40020008
 8004394:	4002001c 	.word	0x4002001c
 8004398:	40020030 	.word	0x40020030
 800439c:	40020044 	.word	0x40020044
 80043a0:	40020058 	.word	0x40020058
 80043a4:	4002006c 	.word	0x4002006c
 80043a8:	40020000 	.word	0x40020000

080043ac <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	370c      	adds	r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	bc80      	pop	{r7}
 80043c2:	4770      	bx	lr

080043c4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b085      	sub	sp, #20
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
 80043d0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043da:	2101      	movs	r1, #1
 80043dc:	fa01 f202 	lsl.w	r2, r1, r2
 80043e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	683a      	ldr	r2, [r7, #0]
 80043e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	2b10      	cmp	r3, #16
 80043f0:	d108      	bne.n	8004404 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	68ba      	ldr	r2, [r7, #8]
 8004400:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004402:	e007      	b.n	8004414 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	60da      	str	r2, [r3, #12]
}
 8004414:	bf00      	nop
 8004416:	3714      	adds	r7, #20
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr
	...

08004420 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004420:	b480      	push	{r7}
 8004422:	b08b      	sub	sp, #44	; 0x2c
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800442a:	2300      	movs	r3, #0
 800442c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800442e:	2300      	movs	r3, #0
 8004430:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004432:	e169      	b.n	8004708 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004434:	2201      	movs	r2, #1
 8004436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	69fa      	ldr	r2, [r7, #28]
 8004444:	4013      	ands	r3, r2
 8004446:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004448:	69ba      	ldr	r2, [r7, #24]
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	429a      	cmp	r2, r3
 800444e:	f040 8158 	bne.w	8004702 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	4a9a      	ldr	r2, [pc, #616]	; (80046c0 <HAL_GPIO_Init+0x2a0>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d05e      	beq.n	800451a <HAL_GPIO_Init+0xfa>
 800445c:	4a98      	ldr	r2, [pc, #608]	; (80046c0 <HAL_GPIO_Init+0x2a0>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d875      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 8004462:	4a98      	ldr	r2, [pc, #608]	; (80046c4 <HAL_GPIO_Init+0x2a4>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d058      	beq.n	800451a <HAL_GPIO_Init+0xfa>
 8004468:	4a96      	ldr	r2, [pc, #600]	; (80046c4 <HAL_GPIO_Init+0x2a4>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d86f      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 800446e:	4a96      	ldr	r2, [pc, #600]	; (80046c8 <HAL_GPIO_Init+0x2a8>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d052      	beq.n	800451a <HAL_GPIO_Init+0xfa>
 8004474:	4a94      	ldr	r2, [pc, #592]	; (80046c8 <HAL_GPIO_Init+0x2a8>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d869      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 800447a:	4a94      	ldr	r2, [pc, #592]	; (80046cc <HAL_GPIO_Init+0x2ac>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d04c      	beq.n	800451a <HAL_GPIO_Init+0xfa>
 8004480:	4a92      	ldr	r2, [pc, #584]	; (80046cc <HAL_GPIO_Init+0x2ac>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d863      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 8004486:	4a92      	ldr	r2, [pc, #584]	; (80046d0 <HAL_GPIO_Init+0x2b0>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d046      	beq.n	800451a <HAL_GPIO_Init+0xfa>
 800448c:	4a90      	ldr	r2, [pc, #576]	; (80046d0 <HAL_GPIO_Init+0x2b0>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d85d      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 8004492:	2b12      	cmp	r3, #18
 8004494:	d82a      	bhi.n	80044ec <HAL_GPIO_Init+0xcc>
 8004496:	2b12      	cmp	r3, #18
 8004498:	d859      	bhi.n	800454e <HAL_GPIO_Init+0x12e>
 800449a:	a201      	add	r2, pc, #4	; (adr r2, 80044a0 <HAL_GPIO_Init+0x80>)
 800449c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a0:	0800451b 	.word	0x0800451b
 80044a4:	080044f5 	.word	0x080044f5
 80044a8:	08004507 	.word	0x08004507
 80044ac:	08004549 	.word	0x08004549
 80044b0:	0800454f 	.word	0x0800454f
 80044b4:	0800454f 	.word	0x0800454f
 80044b8:	0800454f 	.word	0x0800454f
 80044bc:	0800454f 	.word	0x0800454f
 80044c0:	0800454f 	.word	0x0800454f
 80044c4:	0800454f 	.word	0x0800454f
 80044c8:	0800454f 	.word	0x0800454f
 80044cc:	0800454f 	.word	0x0800454f
 80044d0:	0800454f 	.word	0x0800454f
 80044d4:	0800454f 	.word	0x0800454f
 80044d8:	0800454f 	.word	0x0800454f
 80044dc:	0800454f 	.word	0x0800454f
 80044e0:	0800454f 	.word	0x0800454f
 80044e4:	080044fd 	.word	0x080044fd
 80044e8:	08004511 	.word	0x08004511
 80044ec:	4a79      	ldr	r2, [pc, #484]	; (80046d4 <HAL_GPIO_Init+0x2b4>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d013      	beq.n	800451a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80044f2:	e02c      	b.n	800454e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	623b      	str	r3, [r7, #32]
          break;
 80044fa:	e029      	b.n	8004550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	3304      	adds	r3, #4
 8004502:	623b      	str	r3, [r7, #32]
          break;
 8004504:	e024      	b.n	8004550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	3308      	adds	r3, #8
 800450c:	623b      	str	r3, [r7, #32]
          break;
 800450e:	e01f      	b.n	8004550 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	330c      	adds	r3, #12
 8004516:	623b      	str	r3, [r7, #32]
          break;
 8004518:	e01a      	b.n	8004550 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d102      	bne.n	8004528 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004522:	2304      	movs	r3, #4
 8004524:	623b      	str	r3, [r7, #32]
          break;
 8004526:	e013      	b.n	8004550 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	2b01      	cmp	r3, #1
 800452e:	d105      	bne.n	800453c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004530:	2308      	movs	r3, #8
 8004532:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	69fa      	ldr	r2, [r7, #28]
 8004538:	611a      	str	r2, [r3, #16]
          break;
 800453a:	e009      	b.n	8004550 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800453c:	2308      	movs	r3, #8
 800453e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	69fa      	ldr	r2, [r7, #28]
 8004544:	615a      	str	r2, [r3, #20]
          break;
 8004546:	e003      	b.n	8004550 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004548:	2300      	movs	r3, #0
 800454a:	623b      	str	r3, [r7, #32]
          break;
 800454c:	e000      	b.n	8004550 <HAL_GPIO_Init+0x130>
          break;
 800454e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004550:	69bb      	ldr	r3, [r7, #24]
 8004552:	2bff      	cmp	r3, #255	; 0xff
 8004554:	d801      	bhi.n	800455a <HAL_GPIO_Init+0x13a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	e001      	b.n	800455e <HAL_GPIO_Init+0x13e>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	3304      	adds	r3, #4
 800455e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004560:	69bb      	ldr	r3, [r7, #24]
 8004562:	2bff      	cmp	r3, #255	; 0xff
 8004564:	d802      	bhi.n	800456c <HAL_GPIO_Init+0x14c>
 8004566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	e002      	b.n	8004572 <HAL_GPIO_Init+0x152>
 800456c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456e:	3b08      	subs	r3, #8
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	210f      	movs	r1, #15
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	fa01 f303 	lsl.w	r3, r1, r3
 8004580:	43db      	mvns	r3, r3
 8004582:	401a      	ands	r2, r3
 8004584:	6a39      	ldr	r1, [r7, #32]
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	fa01 f303 	lsl.w	r3, r1, r3
 800458c:	431a      	orrs	r2, r3
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 80b1 	beq.w	8004702 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80045a0:	4b4d      	ldr	r3, [pc, #308]	; (80046d8 <HAL_GPIO_Init+0x2b8>)
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	4a4c      	ldr	r2, [pc, #304]	; (80046d8 <HAL_GPIO_Init+0x2b8>)
 80045a6:	f043 0301 	orr.w	r3, r3, #1
 80045aa:	6193      	str	r3, [r2, #24]
 80045ac:	4b4a      	ldr	r3, [pc, #296]	; (80046d8 <HAL_GPIO_Init+0x2b8>)
 80045ae:	699b      	ldr	r3, [r3, #24]
 80045b0:	f003 0301 	and.w	r3, r3, #1
 80045b4:	60bb      	str	r3, [r7, #8]
 80045b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80045b8:	4a48      	ldr	r2, [pc, #288]	; (80046dc <HAL_GPIO_Init+0x2bc>)
 80045ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045bc:	089b      	lsrs	r3, r3, #2
 80045be:	3302      	adds	r3, #2
 80045c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80045c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045c8:	f003 0303 	and.w	r3, r3, #3
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	220f      	movs	r2, #15
 80045d0:	fa02 f303 	lsl.w	r3, r2, r3
 80045d4:	43db      	mvns	r3, r3
 80045d6:	68fa      	ldr	r2, [r7, #12]
 80045d8:	4013      	ands	r3, r2
 80045da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a40      	ldr	r2, [pc, #256]	; (80046e0 <HAL_GPIO_Init+0x2c0>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d013      	beq.n	800460c <HAL_GPIO_Init+0x1ec>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a3f      	ldr	r2, [pc, #252]	; (80046e4 <HAL_GPIO_Init+0x2c4>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d00d      	beq.n	8004608 <HAL_GPIO_Init+0x1e8>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a3e      	ldr	r2, [pc, #248]	; (80046e8 <HAL_GPIO_Init+0x2c8>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d007      	beq.n	8004604 <HAL_GPIO_Init+0x1e4>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a3d      	ldr	r2, [pc, #244]	; (80046ec <HAL_GPIO_Init+0x2cc>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d101      	bne.n	8004600 <HAL_GPIO_Init+0x1e0>
 80045fc:	2303      	movs	r3, #3
 80045fe:	e006      	b.n	800460e <HAL_GPIO_Init+0x1ee>
 8004600:	2304      	movs	r3, #4
 8004602:	e004      	b.n	800460e <HAL_GPIO_Init+0x1ee>
 8004604:	2302      	movs	r3, #2
 8004606:	e002      	b.n	800460e <HAL_GPIO_Init+0x1ee>
 8004608:	2301      	movs	r3, #1
 800460a:	e000      	b.n	800460e <HAL_GPIO_Init+0x1ee>
 800460c:	2300      	movs	r3, #0
 800460e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004610:	f002 0203 	and.w	r2, r2, #3
 8004614:	0092      	lsls	r2, r2, #2
 8004616:	4093      	lsls	r3, r2
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	4313      	orrs	r3, r2
 800461c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800461e:	492f      	ldr	r1, [pc, #188]	; (80046dc <HAL_GPIO_Init+0x2bc>)
 8004620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004622:	089b      	lsrs	r3, r3, #2
 8004624:	3302      	adds	r3, #2
 8004626:	68fa      	ldr	r2, [r7, #12]
 8004628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004634:	2b00      	cmp	r3, #0
 8004636:	d006      	beq.n	8004646 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004638:	4b2d      	ldr	r3, [pc, #180]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	492c      	ldr	r1, [pc, #176]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	4313      	orrs	r3, r2
 8004642:	600b      	str	r3, [r1, #0]
 8004644:	e006      	b.n	8004654 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004646:	4b2a      	ldr	r3, [pc, #168]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	69bb      	ldr	r3, [r7, #24]
 800464c:	43db      	mvns	r3, r3
 800464e:	4928      	ldr	r1, [pc, #160]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004650:	4013      	ands	r3, r2
 8004652:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d006      	beq.n	800466e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004660:	4b23      	ldr	r3, [pc, #140]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004662:	685a      	ldr	r2, [r3, #4]
 8004664:	4922      	ldr	r1, [pc, #136]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	4313      	orrs	r3, r2
 800466a:	604b      	str	r3, [r1, #4]
 800466c:	e006      	b.n	800467c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800466e:	4b20      	ldr	r3, [pc, #128]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	43db      	mvns	r3, r3
 8004676:	491e      	ldr	r1, [pc, #120]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004678:	4013      	ands	r3, r2
 800467a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004684:	2b00      	cmp	r3, #0
 8004686:	d006      	beq.n	8004696 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004688:	4b19      	ldr	r3, [pc, #100]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	4918      	ldr	r1, [pc, #96]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	4313      	orrs	r3, r2
 8004692:	608b      	str	r3, [r1, #8]
 8004694:	e006      	b.n	80046a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004696:	4b16      	ldr	r3, [pc, #88]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 8004698:	689a      	ldr	r2, [r3, #8]
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	43db      	mvns	r3, r3
 800469e:	4914      	ldr	r1, [pc, #80]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 80046a0:	4013      	ands	r3, r2
 80046a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d021      	beq.n	80046f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80046b0:	4b0f      	ldr	r3, [pc, #60]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 80046b2:	68da      	ldr	r2, [r3, #12]
 80046b4:	490e      	ldr	r1, [pc, #56]	; (80046f0 <HAL_GPIO_Init+0x2d0>)
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60cb      	str	r3, [r1, #12]
 80046bc:	e021      	b.n	8004702 <HAL_GPIO_Init+0x2e2>
 80046be:	bf00      	nop
 80046c0:	10320000 	.word	0x10320000
 80046c4:	10310000 	.word	0x10310000
 80046c8:	10220000 	.word	0x10220000
 80046cc:	10210000 	.word	0x10210000
 80046d0:	10120000 	.word	0x10120000
 80046d4:	10110000 	.word	0x10110000
 80046d8:	40021000 	.word	0x40021000
 80046dc:	40010000 	.word	0x40010000
 80046e0:	40010800 	.word	0x40010800
 80046e4:	40010c00 	.word	0x40010c00
 80046e8:	40011000 	.word	0x40011000
 80046ec:	40011400 	.word	0x40011400
 80046f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80046f4:	4b0b      	ldr	r3, [pc, #44]	; (8004724 <HAL_GPIO_Init+0x304>)
 80046f6:	68da      	ldr	r2, [r3, #12]
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	43db      	mvns	r3, r3
 80046fc:	4909      	ldr	r1, [pc, #36]	; (8004724 <HAL_GPIO_Init+0x304>)
 80046fe:	4013      	ands	r3, r2
 8004700:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004704:	3301      	adds	r3, #1
 8004706:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800470e:	fa22 f303 	lsr.w	r3, r2, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	f47f ae8e 	bne.w	8004434 <HAL_GPIO_Init+0x14>
  }
}
 8004718:	bf00      	nop
 800471a:	bf00      	nop
 800471c:	372c      	adds	r7, #44	; 0x2c
 800471e:	46bd      	mov	sp, r7
 8004720:	bc80      	pop	{r7}
 8004722:	4770      	bx	lr
 8004724:	40010400 	.word	0x40010400

08004728 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	460b      	mov	r3, r1
 8004732:	807b      	strh	r3, [r7, #2]
 8004734:	4613      	mov	r3, r2
 8004736:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004738:	787b      	ldrb	r3, [r7, #1]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d003      	beq.n	8004746 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800473e:	887a      	ldrh	r2, [r7, #2]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004744:	e003      	b.n	800474e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004746:	887b      	ldrh	r3, [r7, #2]
 8004748:	041a      	lsls	r2, r3, #16
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	611a      	str	r2, [r3, #16]
}
 800474e:	bf00      	nop
 8004750:	370c      	adds	r7, #12
 8004752:	46bd      	mov	sp, r7
 8004754:	bc80      	pop	{r7}
 8004756:	4770      	bx	lr

08004758 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e12b      	b.n	80049c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d106      	bne.n	8004784 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f7fd fdec 	bl	800235c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2224      	movs	r2, #36	; 0x24
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f022 0201 	bic.w	r2, r2, #1
 800479a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047bc:	f003 f838 	bl	8007830 <HAL_RCC_GetPCLK1Freq>
 80047c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	4a81      	ldr	r2, [pc, #516]	; (80049cc <HAL_I2C_Init+0x274>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d807      	bhi.n	80047dc <HAL_I2C_Init+0x84>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	4a80      	ldr	r2, [pc, #512]	; (80049d0 <HAL_I2C_Init+0x278>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	bf94      	ite	ls
 80047d4:	2301      	movls	r3, #1
 80047d6:	2300      	movhi	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	e006      	b.n	80047ea <HAL_I2C_Init+0x92>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4a7d      	ldr	r2, [pc, #500]	; (80049d4 <HAL_I2C_Init+0x27c>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	bf94      	ite	ls
 80047e4:	2301      	movls	r3, #1
 80047e6:	2300      	movhi	r3, #0
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e0e7      	b.n	80049c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	4a78      	ldr	r2, [pc, #480]	; (80049d8 <HAL_I2C_Init+0x280>)
 80047f6:	fba2 2303 	umull	r2, r3, r2, r3
 80047fa:	0c9b      	lsrs	r3, r3, #18
 80047fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	68ba      	ldr	r2, [r7, #8]
 800480e:	430a      	orrs	r2, r1
 8004810:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	4a6a      	ldr	r2, [pc, #424]	; (80049cc <HAL_I2C_Init+0x274>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d802      	bhi.n	800482c <HAL_I2C_Init+0xd4>
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	3301      	adds	r3, #1
 800482a:	e009      	b.n	8004840 <HAL_I2C_Init+0xe8>
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004832:	fb02 f303 	mul.w	r3, r2, r3
 8004836:	4a69      	ldr	r2, [pc, #420]	; (80049dc <HAL_I2C_Init+0x284>)
 8004838:	fba2 2303 	umull	r2, r3, r2, r3
 800483c:	099b      	lsrs	r3, r3, #6
 800483e:	3301      	adds	r3, #1
 8004840:	687a      	ldr	r2, [r7, #4]
 8004842:	6812      	ldr	r2, [r2, #0]
 8004844:	430b      	orrs	r3, r1
 8004846:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004852:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	495c      	ldr	r1, [pc, #368]	; (80049cc <HAL_I2C_Init+0x274>)
 800485c:	428b      	cmp	r3, r1
 800485e:	d819      	bhi.n	8004894 <HAL_I2C_Init+0x13c>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	1e59      	subs	r1, r3, #1
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	fbb1 f3f3 	udiv	r3, r1, r3
 800486e:	1c59      	adds	r1, r3, #1
 8004870:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004874:	400b      	ands	r3, r1
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00a      	beq.n	8004890 <HAL_I2C_Init+0x138>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	1e59      	subs	r1, r3, #1
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	fbb1 f3f3 	udiv	r3, r1, r3
 8004888:	3301      	adds	r3, #1
 800488a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800488e:	e051      	b.n	8004934 <HAL_I2C_Init+0x1dc>
 8004890:	2304      	movs	r3, #4
 8004892:	e04f      	b.n	8004934 <HAL_I2C_Init+0x1dc>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d111      	bne.n	80048c0 <HAL_I2C_Init+0x168>
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	1e58      	subs	r0, r3, #1
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6859      	ldr	r1, [r3, #4]
 80048a4:	460b      	mov	r3, r1
 80048a6:	005b      	lsls	r3, r3, #1
 80048a8:	440b      	add	r3, r1
 80048aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80048ae:	3301      	adds	r3, #1
 80048b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	bf0c      	ite	eq
 80048b8:	2301      	moveq	r3, #1
 80048ba:	2300      	movne	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	e012      	b.n	80048e6 <HAL_I2C_Init+0x18e>
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	1e58      	subs	r0, r3, #1
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6859      	ldr	r1, [r3, #4]
 80048c8:	460b      	mov	r3, r1
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	440b      	add	r3, r1
 80048ce:	0099      	lsls	r1, r3, #2
 80048d0:	440b      	add	r3, r1
 80048d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80048d6:	3301      	adds	r3, #1
 80048d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048dc:	2b00      	cmp	r3, #0
 80048de:	bf0c      	ite	eq
 80048e0:	2301      	moveq	r3, #1
 80048e2:	2300      	movne	r3, #0
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <HAL_I2C_Init+0x196>
 80048ea:	2301      	movs	r3, #1
 80048ec:	e022      	b.n	8004934 <HAL_I2C_Init+0x1dc>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d10e      	bne.n	8004914 <HAL_I2C_Init+0x1bc>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	1e58      	subs	r0, r3, #1
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6859      	ldr	r1, [r3, #4]
 80048fe:	460b      	mov	r3, r1
 8004900:	005b      	lsls	r3, r3, #1
 8004902:	440b      	add	r3, r1
 8004904:	fbb0 f3f3 	udiv	r3, r0, r3
 8004908:	3301      	adds	r3, #1
 800490a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800490e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004912:	e00f      	b.n	8004934 <HAL_I2C_Init+0x1dc>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	1e58      	subs	r0, r3, #1
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6859      	ldr	r1, [r3, #4]
 800491c:	460b      	mov	r3, r1
 800491e:	009b      	lsls	r3, r3, #2
 8004920:	440b      	add	r3, r1
 8004922:	0099      	lsls	r1, r3, #2
 8004924:	440b      	add	r3, r1
 8004926:	fbb0 f3f3 	udiv	r3, r0, r3
 800492a:	3301      	adds	r3, #1
 800492c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004930:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004934:	6879      	ldr	r1, [r7, #4]
 8004936:	6809      	ldr	r1, [r1, #0]
 8004938:	4313      	orrs	r3, r2
 800493a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	69da      	ldr	r2, [r3, #28]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	431a      	orrs	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	430a      	orrs	r2, r1
 8004956:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004962:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	6911      	ldr	r1, [r2, #16]
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	68d2      	ldr	r2, [r2, #12]
 800496e:	4311      	orrs	r1, r2
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6812      	ldr	r2, [r2, #0]
 8004974:	430b      	orrs	r3, r1
 8004976:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	695a      	ldr	r2, [r3, #20]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	699b      	ldr	r3, [r3, #24]
 800498a:	431a      	orrs	r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	430a      	orrs	r2, r1
 8004992:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f042 0201 	orr.w	r2, r2, #1
 80049a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2220      	movs	r2, #32
 80049ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2200      	movs	r2, #0
 80049bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3710      	adds	r7, #16
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
 80049ca:	bf00      	nop
 80049cc:	000186a0 	.word	0x000186a0
 80049d0:	001e847f 	.word	0x001e847f
 80049d4:	003d08ff 	.word	0x003d08ff
 80049d8:	431bde83 	.word	0x431bde83
 80049dc:	10624dd3 	.word	0x10624dd3

080049e0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b088      	sub	sp, #32
 80049e4:	af02      	add	r7, sp, #8
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	4608      	mov	r0, r1
 80049ea:	4611      	mov	r1, r2
 80049ec:	461a      	mov	r2, r3
 80049ee:	4603      	mov	r3, r0
 80049f0:	817b      	strh	r3, [r7, #10]
 80049f2:	460b      	mov	r3, r1
 80049f4:	813b      	strh	r3, [r7, #8]
 80049f6:	4613      	mov	r3, r2
 80049f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049fa:	f7fe fc31 	bl	8003260 <HAL_GetTick>
 80049fe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	2b20      	cmp	r3, #32
 8004a0a:	f040 80d9 	bne.w	8004bc0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	2319      	movs	r3, #25
 8004a14:	2201      	movs	r2, #1
 8004a16:	496d      	ldr	r1, [pc, #436]	; (8004bcc <HAL_I2C_Mem_Write+0x1ec>)
 8004a18:	68f8      	ldr	r0, [r7, #12]
 8004a1a:	f002 f963 	bl	8006ce4 <I2C_WaitOnFlagUntilTimeout>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d001      	beq.n	8004a28 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004a24:	2302      	movs	r3, #2
 8004a26:	e0cc      	b.n	8004bc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d101      	bne.n	8004a36 <HAL_I2C_Mem_Write+0x56>
 8004a32:	2302      	movs	r3, #2
 8004a34:	e0c5      	b.n	8004bc2 <HAL_I2C_Mem_Write+0x1e2>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0301 	and.w	r3, r3, #1
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d007      	beq.n	8004a5c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f042 0201 	orr.w	r2, r2, #1
 8004a5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2221      	movs	r2, #33	; 0x21
 8004a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2240      	movs	r2, #64	; 0x40
 8004a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6a3a      	ldr	r2, [r7, #32]
 8004a86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004a8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a92:	b29a      	uxth	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	4a4d      	ldr	r2, [pc, #308]	; (8004bd0 <HAL_I2C_Mem_Write+0x1f0>)
 8004a9c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a9e:	88f8      	ldrh	r0, [r7, #6]
 8004aa0:	893a      	ldrh	r2, [r7, #8]
 8004aa2:	8979      	ldrh	r1, [r7, #10]
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	9301      	str	r3, [sp, #4]
 8004aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aaa:	9300      	str	r3, [sp, #0]
 8004aac:	4603      	mov	r3, r0
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f001 fde6 	bl	8006680 <I2C_RequestMemoryWrite>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d052      	beq.n	8004b60 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e081      	b.n	8004bc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ac2:	68f8      	ldr	r0, [r7, #12]
 8004ac4:	f002 f9e4 	bl	8006e90 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00d      	beq.n	8004aea <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad2:	2b04      	cmp	r3, #4
 8004ad4:	d107      	bne.n	8004ae6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ae4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e06b      	b.n	8004bc2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aee:	781a      	ldrb	r2, [r3, #0]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afa:	1c5a      	adds	r2, r3, #1
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b04:	3b01      	subs	r3, #1
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b10:	b29b      	uxth	r3, r3
 8004b12:	3b01      	subs	r3, #1
 8004b14:	b29a      	uxth	r2, r3
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	695b      	ldr	r3, [r3, #20]
 8004b20:	f003 0304 	and.w	r3, r3, #4
 8004b24:	2b04      	cmp	r3, #4
 8004b26:	d11b      	bne.n	8004b60 <HAL_I2C_Mem_Write+0x180>
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d017      	beq.n	8004b60 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b34:	781a      	ldrb	r2, [r3, #0]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b40:	1c5a      	adds	r2, r3, #1
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	b29a      	uxth	r2, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d1aa      	bne.n	8004abe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b68:	697a      	ldr	r2, [r7, #20]
 8004b6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f002 f9d0 	bl	8006f12 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d00d      	beq.n	8004b94 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7c:	2b04      	cmp	r3, #4
 8004b7e:	d107      	bne.n	8004b90 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b8e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	e016      	b.n	8004bc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ba2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2220      	movs	r2, #32
 8004ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	e000      	b.n	8004bc2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004bc0:	2302      	movs	r3, #2
  }
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3718      	adds	r7, #24
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	00100002 	.word	0x00100002
 8004bd0:	ffff0000 	.word	0xffff0000

08004bd4 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b08c      	sub	sp, #48	; 0x30
 8004bd8:	af02      	add	r7, sp, #8
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	4608      	mov	r0, r1
 8004bde:	4611      	mov	r1, r2
 8004be0:	461a      	mov	r2, r3
 8004be2:	4603      	mov	r3, r0
 8004be4:	817b      	strh	r3, [r7, #10]
 8004be6:	460b      	mov	r3, r1
 8004be8:	813b      	strh	r3, [r7, #8]
 8004bea:	4613      	mov	r3, r2
 8004bec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bee:	f7fe fb37 	bl	8003260 <HAL_GetTick>
 8004bf2:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b20      	cmp	r3, #32
 8004c02:	f040 8160 	bne.w	8004ec6 <HAL_I2C_Mem_Read_DMA+0x2f2>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004c06:	4b9c      	ldr	r3, [pc, #624]	; (8004e78 <HAL_I2C_Mem_Read_DMA+0x2a4>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	08db      	lsrs	r3, r3, #3
 8004c0c:	4a9b      	ldr	r2, [pc, #620]	; (8004e7c <HAL_I2C_Mem_Read_DMA+0x2a8>)
 8004c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c12:	0a1a      	lsrs	r2, r3, #8
 8004c14:	4613      	mov	r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	4413      	add	r3, r2
 8004c1a:	009a      	lsls	r2, r3, #2
 8004c1c:	4413      	add	r3, r2
 8004c1e:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d116      	bne.n	8004c5a <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2220      	movs	r2, #32
 8004c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c46:	f043 0220 	orr.w	r2, r3, #32
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e136      	b.n	8004ec8 <HAL_I2C_Mem_Read_DMA+0x2f4>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	699b      	ldr	r3, [r3, #24]
 8004c60:	f003 0302 	and.w	r3, r3, #2
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d0db      	beq.n	8004c20 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d101      	bne.n	8004c76 <HAL_I2C_Mem_Read_DMA+0xa2>
 8004c72:	2302      	movs	r3, #2
 8004c74:	e128      	b.n	8004ec8 <HAL_I2C_Mem_Read_DMA+0x2f4>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0301 	and.w	r3, r3, #1
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d007      	beq.n	8004c9c <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f042 0201 	orr.w	r2, r2, #1
 8004c9a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004caa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2222      	movs	r2, #34	; 0x22
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2240      	movs	r2, #64	; 0x40
 8004cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cc6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004ccc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cd2:	b29a      	uxth	r2, r3
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	4a69      	ldr	r2, [pc, #420]	; (8004e80 <HAL_I2C_Mem_Read_DMA+0x2ac>)
 8004cdc:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->XferSize > 0U)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	f000 80b8 	beq.w	8004e58 <HAL_I2C_Mem_Read_DMA+0x284>
    {
      if (hi2c->hdmarx != NULL)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d024      	beq.n	8004d3a <HAL_I2C_Mem_Read_DMA+0x166>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf4:	4a63      	ldr	r2, [pc, #396]	; (8004e84 <HAL_I2C_Mem_Read_DMA+0x2b0>)
 8004cf6:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cfc:	4a62      	ldr	r2, [pc, #392]	; (8004e88 <HAL_I2C_Mem_Read_DMA+0x2b4>)
 8004cfe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d04:	2200      	movs	r2, #0
 8004d06:	62da      	str	r2, [r3, #44]	; 0x2c
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	3310      	adds	r3, #16
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d20:	461a      	mov	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d26:	f7ff f92b 	bl	8003f80 <HAL_DMA_Start_IT>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004d30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d17b      	bne.n	8004e30 <HAL_I2C_Mem_Read_DMA+0x25c>
 8004d38:	e013      	b.n	8004d62 <HAL_I2C_Mem_Read_DMA+0x18e>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2220      	movs	r2, #32
 8004d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e0b2      	b.n	8004ec8 <HAL_I2C_Mem_Read_DMA+0x2f4>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004d62:	88f8      	ldrh	r0, [r7, #6]
 8004d64:	893a      	ldrh	r2, [r7, #8]
 8004d66:	8979      	ldrh	r1, [r7, #10]
 8004d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6a:	9301      	str	r3, [sp, #4]
 8004d6c:	2323      	movs	r3, #35	; 0x23
 8004d6e:	9300      	str	r3, [sp, #0]
 8004d70:	4603      	mov	r3, r0
 8004d72:	68f8      	ldr	r0, [r7, #12]
 8004d74:	f001 fd1a 	bl	80067ac <I2C_RequestMemoryRead>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d023      	beq.n	8004dc6 <HAL_I2C_Mem_Read_DMA+0x1f2>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d82:	4618      	mov	r0, r3
 8004d84:	f7ff f996 	bl	80040b4 <HAL_DMA_Abort_IT>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d92:	2200      	movs	r2, #0
 8004d94:	629a      	str	r2, [r3, #40]	; 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004da4:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2200      	movs	r2, #0
 8004daa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f022 0201 	bic.w	r2, r2, #1
 8004dc0:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e080      	b.n	8004ec8 <HAL_I2C_Mem_Read_DMA+0x2f4>
        }

        if (hi2c->XferSize == 1U)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d108      	bne.n	8004de0 <HAL_I2C_Mem_Read_DMA+0x20c>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ddc:	601a      	str	r2, [r3, #0]
 8004dde:	e007      	b.n	8004df0 <HAL_I2C_Mem_Read_DMA+0x21c>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	685a      	ldr	r2, [r3, #4]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004dee:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004df0:	2300      	movs	r3, #0
 8004df2:	61bb      	str	r3, [r7, #24]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	61bb      	str	r3, [r7, #24]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	61bb      	str	r3, [r7, #24]
 8004e04:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	685a      	ldr	r2, [r3, #4]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e1c:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	685a      	ldr	r2, [r3, #4]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e2c:	605a      	str	r2, [r3, #4]
 8004e2e:	e048      	b.n	8004ec2 <HAL_I2C_Mem_Read_DMA+0x2ee>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2220      	movs	r2, #32
 8004e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e44:	f043 0210 	orr.w	r2, r3, #16
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	e037      	b.n	8004ec8 <HAL_I2C_Mem_Read_DMA+0x2f4>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004e58:	88f8      	ldrh	r0, [r7, #6]
 8004e5a:	893a      	ldrh	r2, [r7, #8]
 8004e5c:	8979      	ldrh	r1, [r7, #10]
 8004e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e60:	9301      	str	r3, [sp, #4]
 8004e62:	2323      	movs	r3, #35	; 0x23
 8004e64:	9300      	str	r3, [sp, #0]
 8004e66:	4603      	mov	r3, r0
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f001 fc9f 	bl	80067ac <I2C_RequestMemoryRead>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00b      	beq.n	8004e8c <HAL_I2C_Mem_Read_DMA+0x2b8>
      {
        return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e027      	b.n	8004ec8 <HAL_I2C_Mem_Read_DMA+0x2f4>
 8004e78:	20000008 	.word	0x20000008
 8004e7c:	14f8b589 	.word	0x14f8b589
 8004e80:	ffff0000 	.word	0xffff0000
 8004e84:	0800697d 	.word	0x0800697d
 8004e88:	08006b27 	.word	0x08006b27
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	617b      	str	r3, [r7, #20]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	617b      	str	r3, [r7, #20]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	699b      	ldr	r3, [r3, #24]
 8004e9e:	617b      	str	r3, [r7, #20]
 8004ea0:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eb0:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2220      	movs	r2, #32
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	e000      	b.n	8004ec8 <HAL_I2C_Mem_Read_DMA+0x2f4>
  }
  else
  {
    return HAL_BUSY;
 8004ec6:	2302      	movs	r3, #2
  }
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3728      	adds	r7, #40	; 0x28
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b088      	sub	sp, #32
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ef0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ef8:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004efa:	7bfb      	ldrb	r3, [r7, #15]
 8004efc:	2b10      	cmp	r3, #16
 8004efe:	d003      	beq.n	8004f08 <HAL_I2C_EV_IRQHandler+0x38>
 8004f00:	7bfb      	ldrb	r3, [r7, #15]
 8004f02:	2b40      	cmp	r3, #64	; 0x40
 8004f04:	f040 80c1 	bne.w	800508a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d10d      	bne.n	8004f3e <HAL_I2C_EV_IRQHandler+0x6e>
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004f28:	d003      	beq.n	8004f32 <HAL_I2C_EV_IRQHandler+0x62>
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004f30:	d101      	bne.n	8004f36 <HAL_I2C_EV_IRQHandler+0x66>
 8004f32:	2301      	movs	r3, #1
 8004f34:	e000      	b.n	8004f38 <HAL_I2C_EV_IRQHandler+0x68>
 8004f36:	2300      	movs	r3, #0
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	f000 8132 	beq.w	80051a2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	f003 0301 	and.w	r3, r3, #1
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d00c      	beq.n	8004f62 <HAL_I2C_EV_IRQHandler+0x92>
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	0a5b      	lsrs	r3, r3, #9
 8004f4c:	f003 0301 	and.w	r3, r3, #1
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d006      	beq.n	8004f62 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f002 f87d 	bl	8007054 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 fd6e 	bl	8005a3c <I2C_Master_SB>
 8004f60:	e092      	b.n	8005088 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	08db      	lsrs	r3, r3, #3
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d009      	beq.n	8004f82 <HAL_I2C_EV_IRQHandler+0xb2>
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	0a5b      	lsrs	r3, r3, #9
 8004f72:	f003 0301 	and.w	r3, r3, #1
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d003      	beq.n	8004f82 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f000 fde3 	bl	8005b46 <I2C_Master_ADD10>
 8004f80:	e082      	b.n	8005088 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	085b      	lsrs	r3, r3, #1
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d009      	beq.n	8004fa2 <HAL_I2C_EV_IRQHandler+0xd2>
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	0a5b      	lsrs	r3, r3, #9
 8004f92:	f003 0301 	and.w	r3, r3, #1
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d003      	beq.n	8004fa2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f000 fdfc 	bl	8005b98 <I2C_Master_ADDR>
 8004fa0:	e072      	b.n	8005088 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	089b      	lsrs	r3, r3, #2
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d03b      	beq.n	8005026 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fbc:	f000 80f3 	beq.w	80051a6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	09db      	lsrs	r3, r3, #7
 8004fc4:	f003 0301 	and.w	r3, r3, #1
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00f      	beq.n	8004fec <HAL_I2C_EV_IRQHandler+0x11c>
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	0a9b      	lsrs	r3, r3, #10
 8004fd0:	f003 0301 	and.w	r3, r3, #1
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d009      	beq.n	8004fec <HAL_I2C_EV_IRQHandler+0x11c>
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	089b      	lsrs	r3, r3, #2
 8004fdc:	f003 0301 	and.w	r3, r3, #1
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d103      	bne.n	8004fec <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 f9e8 	bl	80053ba <I2C_MasterTransmit_TXE>
 8004fea:	e04d      	b.n	8005088 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	089b      	lsrs	r3, r3, #2
 8004ff0:	f003 0301 	and.w	r3, r3, #1
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f000 80d6 	beq.w	80051a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	0a5b      	lsrs	r3, r3, #9
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	2b00      	cmp	r3, #0
 8005004:	f000 80cf 	beq.w	80051a6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005008:	7bbb      	ldrb	r3, [r7, #14]
 800500a:	2b21      	cmp	r3, #33	; 0x21
 800500c:	d103      	bne.n	8005016 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	f000 fa6f 	bl	80054f2 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005014:	e0c7      	b.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005016:	7bfb      	ldrb	r3, [r7, #15]
 8005018:	2b40      	cmp	r3, #64	; 0x40
 800501a:	f040 80c4 	bne.w	80051a6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 fadd 	bl	80055de <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005024:	e0bf      	b.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005030:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005034:	f000 80b7 	beq.w	80051a6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	099b      	lsrs	r3, r3, #6
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	2b00      	cmp	r3, #0
 8005042:	d00f      	beq.n	8005064 <HAL_I2C_EV_IRQHandler+0x194>
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	0a9b      	lsrs	r3, r3, #10
 8005048:	f003 0301 	and.w	r3, r3, #1
 800504c:	2b00      	cmp	r3, #0
 800504e:	d009      	beq.n	8005064 <HAL_I2C_EV_IRQHandler+0x194>
 8005050:	69fb      	ldr	r3, [r7, #28]
 8005052:	089b      	lsrs	r3, r3, #2
 8005054:	f003 0301 	and.w	r3, r3, #1
 8005058:	2b00      	cmp	r3, #0
 800505a:	d103      	bne.n	8005064 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 fb52 	bl	8005706 <I2C_MasterReceive_RXNE>
 8005062:	e011      	b.n	8005088 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005064:	69fb      	ldr	r3, [r7, #28]
 8005066:	089b      	lsrs	r3, r3, #2
 8005068:	f003 0301 	and.w	r3, r3, #1
 800506c:	2b00      	cmp	r3, #0
 800506e:	f000 809a 	beq.w	80051a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	0a5b      	lsrs	r3, r3, #9
 8005076:	f003 0301 	and.w	r3, r3, #1
 800507a:	2b00      	cmp	r3, #0
 800507c:	f000 8093 	beq.w	80051a6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f000 fbf1 	bl	8005868 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005086:	e08e      	b.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005088:	e08d      	b.n	80051a6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508e:	2b00      	cmp	r3, #0
 8005090:	d004      	beq.n	800509c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	695b      	ldr	r3, [r3, #20]
 8005098:	61fb      	str	r3, [r7, #28]
 800509a:	e007      	b.n	80050ac <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	699b      	ldr	r3, [r3, #24]
 80050a2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050ac:	69fb      	ldr	r3, [r7, #28]
 80050ae:	085b      	lsrs	r3, r3, #1
 80050b0:	f003 0301 	and.w	r3, r3, #1
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d012      	beq.n	80050de <HAL_I2C_EV_IRQHandler+0x20e>
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	0a5b      	lsrs	r3, r3, #9
 80050bc:	f003 0301 	and.w	r3, r3, #1
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00c      	beq.n	80050de <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d003      	beq.n	80050d4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	699b      	ldr	r3, [r3, #24]
 80050d2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80050d4:	69b9      	ldr	r1, [r7, #24]
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 ffb5 	bl	8006046 <I2C_Slave_ADDR>
 80050dc:	e066      	b.n	80051ac <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	091b      	lsrs	r3, r3, #4
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d009      	beq.n	80050fe <HAL_I2C_EV_IRQHandler+0x22e>
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	0a5b      	lsrs	r3, r3, #9
 80050ee:	f003 0301 	and.w	r3, r3, #1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d003      	beq.n	80050fe <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f000 fff0 	bl	80060dc <I2C_Slave_STOPF>
 80050fc:	e056      	b.n	80051ac <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80050fe:	7bbb      	ldrb	r3, [r7, #14]
 8005100:	2b21      	cmp	r3, #33	; 0x21
 8005102:	d002      	beq.n	800510a <HAL_I2C_EV_IRQHandler+0x23a>
 8005104:	7bbb      	ldrb	r3, [r7, #14]
 8005106:	2b29      	cmp	r3, #41	; 0x29
 8005108:	d125      	bne.n	8005156 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800510a:	69fb      	ldr	r3, [r7, #28]
 800510c:	09db      	lsrs	r3, r3, #7
 800510e:	f003 0301 	and.w	r3, r3, #1
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00f      	beq.n	8005136 <HAL_I2C_EV_IRQHandler+0x266>
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	0a9b      	lsrs	r3, r3, #10
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	2b00      	cmp	r3, #0
 8005120:	d009      	beq.n	8005136 <HAL_I2C_EV_IRQHandler+0x266>
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	089b      	lsrs	r3, r3, #2
 8005126:	f003 0301 	and.w	r3, r3, #1
 800512a:	2b00      	cmp	r3, #0
 800512c:	d103      	bne.n	8005136 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 fecd 	bl	8005ece <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005134:	e039      	b.n	80051aa <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	089b      	lsrs	r3, r3, #2
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	2b00      	cmp	r3, #0
 8005140:	d033      	beq.n	80051aa <HAL_I2C_EV_IRQHandler+0x2da>
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	0a5b      	lsrs	r3, r3, #9
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	2b00      	cmp	r3, #0
 800514c:	d02d      	beq.n	80051aa <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 fefa 	bl	8005f48 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005154:	e029      	b.n	80051aa <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	099b      	lsrs	r3, r3, #6
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00f      	beq.n	8005182 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	0a9b      	lsrs	r3, r3, #10
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b00      	cmp	r3, #0
 800516c:	d009      	beq.n	8005182 <HAL_I2C_EV_IRQHandler+0x2b2>
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	089b      	lsrs	r3, r3, #2
 8005172:	f003 0301 	and.w	r3, r3, #1
 8005176:	2b00      	cmp	r3, #0
 8005178:	d103      	bne.n	8005182 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 ff04 	bl	8005f88 <I2C_SlaveReceive_RXNE>
 8005180:	e014      	b.n	80051ac <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	089b      	lsrs	r3, r3, #2
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00e      	beq.n	80051ac <HAL_I2C_EV_IRQHandler+0x2dc>
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	0a5b      	lsrs	r3, r3, #9
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	2b00      	cmp	r3, #0
 8005198:	d008      	beq.n	80051ac <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 ff32 	bl	8006004 <I2C_SlaveReceive_BTF>
 80051a0:	e004      	b.n	80051ac <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80051a2:	bf00      	nop
 80051a4:	e002      	b.n	80051ac <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051a6:	bf00      	nop
 80051a8:	e000      	b.n	80051ac <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051aa:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80051ac:	3720      	adds	r7, #32
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80051b2:	b580      	push	{r7, lr}
 80051b4:	b08a      	sub	sp, #40	; 0x28
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80051ca:	2300      	movs	r3, #0
 80051cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051d4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80051d6:	6a3b      	ldr	r3, [r7, #32]
 80051d8:	0a1b      	lsrs	r3, r3, #8
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d016      	beq.n	8005210 <HAL_I2C_ER_IRQHandler+0x5e>
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	0a1b      	lsrs	r3, r3, #8
 80051e6:	f003 0301 	and.w	r3, r3, #1
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d010      	beq.n	8005210 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80051ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f0:	f043 0301 	orr.w	r3, r3, #1
 80051f4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80051fe:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800520e:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005210:	6a3b      	ldr	r3, [r7, #32]
 8005212:	0a5b      	lsrs	r3, r3, #9
 8005214:	f003 0301 	and.w	r3, r3, #1
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00e      	beq.n	800523a <HAL_I2C_ER_IRQHandler+0x88>
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	0a1b      	lsrs	r3, r3, #8
 8005220:	f003 0301 	and.w	r3, r3, #1
 8005224:	2b00      	cmp	r3, #0
 8005226:	d008      	beq.n	800523a <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522a:	f043 0302 	orr.w	r3, r3, #2
 800522e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8005238:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800523a:	6a3b      	ldr	r3, [r7, #32]
 800523c:	0a9b      	lsrs	r3, r3, #10
 800523e:	f003 0301 	and.w	r3, r3, #1
 8005242:	2b00      	cmp	r3, #0
 8005244:	d03f      	beq.n	80052c6 <HAL_I2C_ER_IRQHandler+0x114>
 8005246:	69fb      	ldr	r3, [r7, #28]
 8005248:	0a1b      	lsrs	r3, r3, #8
 800524a:	f003 0301 	and.w	r3, r3, #1
 800524e:	2b00      	cmp	r3, #0
 8005250:	d039      	beq.n	80052c6 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8005252:	7efb      	ldrb	r3, [r7, #27]
 8005254:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800525a:	b29b      	uxth	r3, r3
 800525c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005264:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800526a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800526c:	7ebb      	ldrb	r3, [r7, #26]
 800526e:	2b20      	cmp	r3, #32
 8005270:	d112      	bne.n	8005298 <HAL_I2C_ER_IRQHandler+0xe6>
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d10f      	bne.n	8005298 <HAL_I2C_ER_IRQHandler+0xe6>
 8005278:	7cfb      	ldrb	r3, [r7, #19]
 800527a:	2b21      	cmp	r3, #33	; 0x21
 800527c:	d008      	beq.n	8005290 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800527e:	7cfb      	ldrb	r3, [r7, #19]
 8005280:	2b29      	cmp	r3, #41	; 0x29
 8005282:	d005      	beq.n	8005290 <HAL_I2C_ER_IRQHandler+0xde>
 8005284:	7cfb      	ldrb	r3, [r7, #19]
 8005286:	2b28      	cmp	r3, #40	; 0x28
 8005288:	d106      	bne.n	8005298 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2b21      	cmp	r3, #33	; 0x21
 800528e:	d103      	bne.n	8005298 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f001 f853 	bl	800633c <I2C_Slave_AF>
 8005296:	e016      	b.n	80052c6 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052a0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80052a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a4:	f043 0304 	orr.w	r3, r3, #4
 80052a8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80052aa:	7efb      	ldrb	r3, [r7, #27]
 80052ac:	2b10      	cmp	r3, #16
 80052ae:	d002      	beq.n	80052b6 <HAL_I2C_ER_IRQHandler+0x104>
 80052b0:	7efb      	ldrb	r3, [r7, #27]
 80052b2:	2b40      	cmp	r3, #64	; 0x40
 80052b4:	d107      	bne.n	80052c6 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052c4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80052c6:	6a3b      	ldr	r3, [r7, #32]
 80052c8:	0adb      	lsrs	r3, r3, #11
 80052ca:	f003 0301 	and.w	r3, r3, #1
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d00e      	beq.n	80052f0 <HAL_I2C_ER_IRQHandler+0x13e>
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	0a1b      	lsrs	r3, r3, #8
 80052d6:	f003 0301 	and.w	r3, r3, #1
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d008      	beq.n	80052f0 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80052de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e0:	f043 0308 	orr.w	r3, r3, #8
 80052e4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80052ee:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80052f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d008      	beq.n	8005308 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fc:	431a      	orrs	r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f001 f88a 	bl	800641c <I2C_ITError>
  }
}
 8005308:	bf00      	nop
 800530a:	3728      	adds	r7, #40	; 0x28
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}

08005310 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	bc80      	pop	{r7}
 8005320:	4770      	bx	lr

08005322 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005322:	b480      	push	{r7}
 8005324:	b083      	sub	sp, #12
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800532a:	bf00      	nop
 800532c:	370c      	adds	r7, #12
 800532e:	46bd      	mov	sp, r7
 8005330:	bc80      	pop	{r7}
 8005332:	4770      	bx	lr

08005334 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800533c:	bf00      	nop
 800533e:	370c      	adds	r7, #12
 8005340:	46bd      	mov	sp, r7
 8005342:	bc80      	pop	{r7}
 8005344:	4770      	bx	lr

08005346 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005346:	b480      	push	{r7}
 8005348:	b083      	sub	sp, #12
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800534e:	bf00      	nop
 8005350:	370c      	adds	r7, #12
 8005352:	46bd      	mov	sp, r7
 8005354:	bc80      	pop	{r7}
 8005356:	4770      	bx	lr

08005358 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	460b      	mov	r3, r1
 8005362:	70fb      	strb	r3, [r7, #3]
 8005364:	4613      	mov	r3, r2
 8005366:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005368:	bf00      	nop
 800536a:	370c      	adds	r7, #12
 800536c:	46bd      	mov	sp, r7
 800536e:	bc80      	pop	{r7}
 8005370:	4770      	bx	lr

08005372 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005372:	b480      	push	{r7}
 8005374:	b083      	sub	sp, #12
 8005376:	af00      	add	r7, sp, #0
 8005378:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800537a:	bf00      	nop
 800537c:	370c      	adds	r7, #12
 800537e:	46bd      	mov	sp, r7
 8005380:	bc80      	pop	{r7}
 8005382:	4770      	bx	lr

08005384 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800538c:	bf00      	nop
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	bc80      	pop	{r7}
 8005394:	4770      	bx	lr

08005396 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005396:	b480      	push	{r7}
 8005398:	b083      	sub	sp, #12
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800539e:	bf00      	nop
 80053a0:	370c      	adds	r7, #12
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bc80      	pop	{r7}
 80053a6:	4770      	bx	lr

080053a8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bc80      	pop	{r7}
 80053b8:	4770      	bx	lr

080053ba <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b084      	sub	sp, #16
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053c8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053d0:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d150      	bne.n	8005482 <I2C_MasterTransmit_TXE+0xc8>
 80053e0:	7bfb      	ldrb	r3, [r7, #15]
 80053e2:	2b21      	cmp	r3, #33	; 0x21
 80053e4:	d14d      	bne.n	8005482 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	2b08      	cmp	r3, #8
 80053ea:	d01d      	beq.n	8005428 <I2C_MasterTransmit_TXE+0x6e>
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	2b20      	cmp	r3, #32
 80053f0:	d01a      	beq.n	8005428 <I2C_MasterTransmit_TXE+0x6e>
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80053f8:	d016      	beq.n	8005428 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	685a      	ldr	r2, [r3, #4]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005408:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2211      	movs	r2, #17
 800540e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2220      	movs	r2, #32
 800541c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f7ff ff75 	bl	8005310 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005426:	e060      	b.n	80054ea <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005436:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005446:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2220      	movs	r2, #32
 8005452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800545c:	b2db      	uxtb	r3, r3
 800545e:	2b40      	cmp	r3, #64	; 0x40
 8005460:	d107      	bne.n	8005472 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f7ff ff8a 	bl	8005384 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005470:	e03b      	b.n	80054ea <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f7ff ff48 	bl	8005310 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005480:	e033      	b.n	80054ea <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005482:	7bfb      	ldrb	r3, [r7, #15]
 8005484:	2b21      	cmp	r3, #33	; 0x21
 8005486:	d005      	beq.n	8005494 <I2C_MasterTransmit_TXE+0xda>
 8005488:	7bbb      	ldrb	r3, [r7, #14]
 800548a:	2b40      	cmp	r3, #64	; 0x40
 800548c:	d12d      	bne.n	80054ea <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800548e:	7bfb      	ldrb	r3, [r7, #15]
 8005490:	2b22      	cmp	r3, #34	; 0x22
 8005492:	d12a      	bne.n	80054ea <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005498:	b29b      	uxth	r3, r3
 800549a:	2b00      	cmp	r3, #0
 800549c:	d108      	bne.n	80054b0 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	685a      	ldr	r2, [r3, #4]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054ac:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80054ae:	e01c      	b.n	80054ea <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	2b40      	cmp	r3, #64	; 0x40
 80054ba:	d103      	bne.n	80054c4 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 f88e 	bl	80055de <I2C_MemoryTransmit_TXE_BTF>
}
 80054c2:	e012      	b.n	80054ea <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c8:	781a      	ldrb	r2, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d4:	1c5a      	adds	r2, r3, #1
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054de:	b29b      	uxth	r3, r3
 80054e0:	3b01      	subs	r3, #1
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80054e8:	e7ff      	b.n	80054ea <I2C_MasterTransmit_TXE+0x130>
 80054ea:	bf00      	nop
 80054ec:	3710      	adds	r7, #16
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}

080054f2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80054f2:	b580      	push	{r7, lr}
 80054f4:	b084      	sub	sp, #16
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054fe:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005506:	b2db      	uxtb	r3, r3
 8005508:	2b21      	cmp	r3, #33	; 0x21
 800550a:	d164      	bne.n	80055d6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005510:	b29b      	uxth	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d012      	beq.n	800553c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551a:	781a      	ldrb	r2, [r3, #0]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005526:	1c5a      	adds	r2, r3, #1
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005530:	b29b      	uxth	r3, r3
 8005532:	3b01      	subs	r3, #1
 8005534:	b29a      	uxth	r2, r3
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800553a:	e04c      	b.n	80055d6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2b08      	cmp	r3, #8
 8005540:	d01d      	beq.n	800557e <I2C_MasterTransmit_BTF+0x8c>
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2b20      	cmp	r3, #32
 8005546:	d01a      	beq.n	800557e <I2C_MasterTransmit_BTF+0x8c>
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800554e:	d016      	beq.n	800557e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	685a      	ldr	r2, [r3, #4]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800555e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2211      	movs	r2, #17
 8005564:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2220      	movs	r2, #32
 8005572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f7ff feca 	bl	8005310 <HAL_I2C_MasterTxCpltCallback>
}
 800557c:	e02b      	b.n	80055d6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800558c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800559c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2200      	movs	r2, #0
 80055a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2220      	movs	r2, #32
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b40      	cmp	r3, #64	; 0x40
 80055b6:	d107      	bne.n	80055c8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f7ff fedf 	bl	8005384 <HAL_I2C_MemTxCpltCallback>
}
 80055c6:	e006      	b.n	80055d6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f7ff fe9d 	bl	8005310 <HAL_I2C_MasterTxCpltCallback>
}
 80055d6:	bf00      	nop
 80055d8:	3710      	adds	r7, #16
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80055de:	b580      	push	{r7, lr}
 80055e0:	b084      	sub	sp, #16
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ec:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d11d      	bne.n	8005632 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d10b      	bne.n	8005616 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005602:	b2da      	uxtb	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800560e:	1c9a      	adds	r2, r3, #2
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005614:	e073      	b.n	80056fe <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800561a:	b29b      	uxth	r3, r3
 800561c:	121b      	asrs	r3, r3, #8
 800561e:	b2da      	uxtb	r2, r3
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800562a:	1c5a      	adds	r2, r3, #1
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005630:	e065      	b.n	80056fe <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005636:	2b01      	cmp	r3, #1
 8005638:	d10b      	bne.n	8005652 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800563e:	b2da      	uxtb	r2, r3
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800564a:	1c5a      	adds	r2, r3, #1
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005650:	e055      	b.n	80056fe <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005656:	2b02      	cmp	r3, #2
 8005658:	d151      	bne.n	80056fe <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800565a:	7bfb      	ldrb	r3, [r7, #15]
 800565c:	2b22      	cmp	r3, #34	; 0x22
 800565e:	d10d      	bne.n	800567c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800566e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005674:	1c5a      	adds	r2, r3, #1
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	651a      	str	r2, [r3, #80]	; 0x50
}
 800567a:	e040      	b.n	80056fe <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005680:	b29b      	uxth	r3, r3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d015      	beq.n	80056b2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005686:	7bfb      	ldrb	r3, [r7, #15]
 8005688:	2b21      	cmp	r3, #33	; 0x21
 800568a:	d112      	bne.n	80056b2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005690:	781a      	ldrb	r2, [r3, #0]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569c:	1c5a      	adds	r2, r3, #1
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	3b01      	subs	r3, #1
 80056aa:	b29a      	uxth	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80056b0:	e025      	b.n	80056fe <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d120      	bne.n	80056fe <I2C_MemoryTransmit_TXE_BTF+0x120>
 80056bc:	7bfb      	ldrb	r3, [r7, #15]
 80056be:	2b21      	cmp	r3, #33	; 0x21
 80056c0:	d11d      	bne.n	80056fe <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80056d0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056e0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f7ff fe43 	bl	8005384 <HAL_I2C_MemTxCpltCallback>
}
 80056fe:	bf00      	nop
 8005700:	3710      	adds	r7, #16
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}

08005706 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005706:	b580      	push	{r7, lr}
 8005708:	b084      	sub	sp, #16
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b22      	cmp	r3, #34	; 0x22
 8005718:	f040 80a2 	bne.w	8005860 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005720:	b29b      	uxth	r3, r3
 8005722:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2b03      	cmp	r3, #3
 8005728:	d921      	bls.n	800576e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	691a      	ldr	r2, [r3, #16]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005734:	b2d2      	uxtb	r2, r2
 8005736:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573c:	1c5a      	adds	r2, r3, #1
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005746:	b29b      	uxth	r3, r3
 8005748:	3b01      	subs	r3, #1
 800574a:	b29a      	uxth	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005754:	b29b      	uxth	r3, r3
 8005756:	2b03      	cmp	r3, #3
 8005758:	f040 8082 	bne.w	8005860 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	685a      	ldr	r2, [r3, #4]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800576a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800576c:	e078      	b.n	8005860 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005772:	2b02      	cmp	r3, #2
 8005774:	d074      	beq.n	8005860 <I2C_MasterReceive_RXNE+0x15a>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2b01      	cmp	r3, #1
 800577a:	d002      	beq.n	8005782 <I2C_MasterReceive_RXNE+0x7c>
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d16e      	bne.n	8005860 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f001 fc06 	bl	8006f94 <I2C_WaitOnSTOPRequestThroughIT>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d142      	bne.n	8005814 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800579c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80057ac:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	691a      	ldr	r2, [r3, #16]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b8:	b2d2      	uxtb	r2, r2
 80057ba:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c0:	1c5a      	adds	r2, r3, #1
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	3b01      	subs	r3, #1
 80057ce:	b29a      	uxth	r2, r3
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2220      	movs	r2, #32
 80057d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	2b40      	cmp	r3, #64	; 0x40
 80057e6:	d10a      	bne.n	80057fe <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	f7fc fc38 	bl	800206c <HAL_I2C_MemRxCpltCallback>
}
 80057fc:	e030      	b.n	8005860 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2212      	movs	r2, #18
 800580a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f7ff fd88 	bl	8005322 <HAL_I2C_MasterRxCpltCallback>
}
 8005812:	e025      	b.n	8005860 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005822:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	691a      	ldr	r2, [r3, #16]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582e:	b2d2      	uxtb	r2, r2
 8005830:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005836:	1c5a      	adds	r2, r3, #1
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005840:	b29b      	uxth	r3, r3
 8005842:	3b01      	subs	r3, #1
 8005844:	b29a      	uxth	r2, r3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2220      	movs	r2, #32
 800584e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7ff fd9b 	bl	8005396 <HAL_I2C_ErrorCallback>
}
 8005860:	bf00      	nop
 8005862:	3710      	adds	r7, #16
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005874:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800587a:	b29b      	uxth	r3, r3
 800587c:	2b04      	cmp	r3, #4
 800587e:	d11b      	bne.n	80058b8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	685a      	ldr	r2, [r3, #4]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800588e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	691a      	ldr	r2, [r3, #16]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800589a:	b2d2      	uxtb	r2, r2
 800589c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a2:	1c5a      	adds	r2, r3, #1
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	3b01      	subs	r3, #1
 80058b0:	b29a      	uxth	r2, r3
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80058b6:	e0bd      	b.n	8005a34 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058bc:	b29b      	uxth	r3, r3
 80058be:	2b03      	cmp	r3, #3
 80058c0:	d129      	bne.n	8005916 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058d0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2b04      	cmp	r3, #4
 80058d6:	d00a      	beq.n	80058ee <I2C_MasterReceive_BTF+0x86>
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d007      	beq.n	80058ee <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058ec:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	691a      	ldr	r2, [r3, #16]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f8:	b2d2      	uxtb	r2, r2
 80058fa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005900:	1c5a      	adds	r2, r3, #1
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800590a:	b29b      	uxth	r3, r3
 800590c:	3b01      	subs	r3, #1
 800590e:	b29a      	uxth	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005914:	e08e      	b.n	8005a34 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800591a:	b29b      	uxth	r3, r3
 800591c:	2b02      	cmp	r3, #2
 800591e:	d176      	bne.n	8005a0e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2b01      	cmp	r3, #1
 8005924:	d002      	beq.n	800592c <I2C_MasterReceive_BTF+0xc4>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2b10      	cmp	r3, #16
 800592a:	d108      	bne.n	800593e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800593a:	601a      	str	r2, [r3, #0]
 800593c:	e019      	b.n	8005972 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2b04      	cmp	r3, #4
 8005942:	d002      	beq.n	800594a <I2C_MasterReceive_BTF+0xe2>
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2b02      	cmp	r3, #2
 8005948:	d108      	bne.n	800595c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005958:	601a      	str	r2, [r3, #0]
 800595a:	e00a      	b.n	8005972 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2b10      	cmp	r3, #16
 8005960:	d007      	beq.n	8005972 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005970:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	691a      	ldr	r2, [r3, #16]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597c:	b2d2      	uxtb	r2, r2
 800597e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005984:	1c5a      	adds	r2, r3, #1
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800598e:	b29b      	uxth	r3, r3
 8005990:	3b01      	subs	r3, #1
 8005992:	b29a      	uxth	r2, r3
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	691a      	ldr	r2, [r3, #16]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a2:	b2d2      	uxtb	r2, r2
 80059a4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059aa:	1c5a      	adds	r2, r3, #1
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	3b01      	subs	r3, #1
 80059b8:	b29a      	uxth	r2, r3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	685a      	ldr	r2, [r3, #4]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80059cc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2220      	movs	r2, #32
 80059d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	2b40      	cmp	r3, #64	; 0x40
 80059e0:	d10a      	bne.n	80059f8 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2200      	movs	r2, #0
 80059ee:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f7fc fb3b 	bl	800206c <HAL_I2C_MemRxCpltCallback>
}
 80059f6:	e01d      	b.n	8005a34 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2212      	movs	r2, #18
 8005a04:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f7ff fc8b 	bl	8005322 <HAL_I2C_MasterRxCpltCallback>
}
 8005a0c:	e012      	b.n	8005a34 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	691a      	ldr	r2, [r3, #16]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a18:	b2d2      	uxtb	r2, r2
 8005a1a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a20:	1c5a      	adds	r2, r3, #1
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005a34:	bf00      	nop
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b40      	cmp	r3, #64	; 0x40
 8005a4e:	d117      	bne.n	8005a80 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d109      	bne.n	8005a6c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	461a      	mov	r2, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a68:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005a6a:	e067      	b.n	8005b3c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	f043 0301 	orr.w	r3, r3, #1
 8005a76:	b2da      	uxtb	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	611a      	str	r2, [r3, #16]
}
 8005a7e:	e05d      	b.n	8005b3c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	691b      	ldr	r3, [r3, #16]
 8005a84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a88:	d133      	bne.n	8005af2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b21      	cmp	r3, #33	; 0x21
 8005a94:	d109      	bne.n	8005aaa <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	461a      	mov	r2, r3
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005aa6:	611a      	str	r2, [r3, #16]
 8005aa8:	e008      	b.n	8005abc <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aae:	b2db      	uxtb	r3, r3
 8005ab0:	f043 0301 	orr.w	r3, r3, #1
 8005ab4:	b2da      	uxtb	r2, r3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d004      	beq.n	8005ace <I2C_Master_SB+0x92>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d108      	bne.n	8005ae0 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d032      	beq.n	8005b3c <I2C_Master_SB+0x100>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d02d      	beq.n	8005b3c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685a      	ldr	r2, [r3, #4]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005aee:	605a      	str	r2, [r3, #4]
}
 8005af0:	e024      	b.n	8005b3c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d10e      	bne.n	8005b18 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	11db      	asrs	r3, r3, #7
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	f003 0306 	and.w	r3, r3, #6
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	f063 030f 	orn	r3, r3, #15
 8005b0e:	b2da      	uxtb	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	611a      	str	r2, [r3, #16]
}
 8005b16:	e011      	b.n	8005b3c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d10d      	bne.n	8005b3c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	11db      	asrs	r3, r3, #7
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	f003 0306 	and.w	r3, r3, #6
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	f063 030e 	orn	r3, r3, #14
 8005b34:	b2da      	uxtb	r2, r3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	611a      	str	r2, [r3, #16]
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bc80      	pop	{r7}
 8005b44:	4770      	bx	lr

08005b46 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005b46:	b480      	push	{r7}
 8005b48:	b083      	sub	sp, #12
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b52:	b2da      	uxtb	r2, r3
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d004      	beq.n	8005b6c <I2C_Master_ADD10+0x26>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d108      	bne.n	8005b7e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d00c      	beq.n	8005b8e <I2C_Master_ADD10+0x48>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d007      	beq.n	8005b8e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	685a      	ldr	r2, [r3, #4]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b8c:	605a      	str	r2, [r3, #4]
  }
}
 8005b8e:	bf00      	nop
 8005b90:	370c      	adds	r7, #12
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bc80      	pop	{r7}
 8005b96:	4770      	bx	lr

08005b98 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b091      	sub	sp, #68	; 0x44
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ba6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bae:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb4:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	2b22      	cmp	r3, #34	; 0x22
 8005bc0:	f040 8174 	bne.w	8005eac <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d10f      	bne.n	8005bec <I2C_Master_ADDR+0x54>
 8005bcc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005bd0:	2b40      	cmp	r3, #64	; 0x40
 8005bd2:	d10b      	bne.n	8005bec <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	633b      	str	r3, [r7, #48]	; 0x30
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	633b      	str	r3, [r7, #48]	; 0x30
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	633b      	str	r3, [r7, #48]	; 0x30
 8005be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bea:	e16b      	b.n	8005ec4 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d11d      	bne.n	8005c30 <I2C_Master_ADDR+0x98>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	691b      	ldr	r3, [r3, #16]
 8005bf8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005bfc:	d118      	bne.n	8005c30 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bfe:	2300      	movs	r3, #0
 8005c00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	695b      	ldr	r3, [r3, #20]
 8005c08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	699b      	ldr	r3, [r3, #24]
 8005c10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c22:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c28:	1c5a      	adds	r2, r3, #1
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	651a      	str	r2, [r3, #80]	; 0x50
 8005c2e:	e149      	b.n	8005ec4 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d113      	bne.n	8005c62 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	695b      	ldr	r3, [r3, #20]
 8005c44:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	699b      	ldr	r3, [r3, #24]
 8005c4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c5e:	601a      	str	r2, [r3, #0]
 8005c60:	e120      	b.n	8005ea4 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	f040 808a 	bne.w	8005d82 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c70:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005c74:	d137      	bne.n	8005ce6 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c84:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c94:	d113      	bne.n	8005cbe <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681a      	ldr	r2, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ca4:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	627b      	str	r3, [r7, #36]	; 0x24
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	695b      	ldr	r3, [r3, #20]
 8005cb0:	627b      	str	r3, [r7, #36]	; 0x24
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	699b      	ldr	r3, [r3, #24]
 8005cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8005cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cbc:	e0f2      	b.n	8005ea4 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	623b      	str	r3, [r7, #32]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	695b      	ldr	r3, [r3, #20]
 8005cc8:	623b      	str	r3, [r7, #32]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	699b      	ldr	r3, [r3, #24]
 8005cd0:	623b      	str	r3, [r7, #32]
 8005cd2:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ce2:	601a      	str	r2, [r3, #0]
 8005ce4:	e0de      	b.n	8005ea4 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ce8:	2b08      	cmp	r3, #8
 8005cea:	d02e      	beq.n	8005d4a <I2C_Master_ADDR+0x1b2>
 8005cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cee:	2b20      	cmp	r3, #32
 8005cf0:	d02b      	beq.n	8005d4a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005cf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cf4:	2b12      	cmp	r3, #18
 8005cf6:	d102      	bne.n	8005cfe <I2C_Master_ADDR+0x166>
 8005cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d125      	bne.n	8005d4a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005cfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d00:	2b04      	cmp	r3, #4
 8005d02:	d00e      	beq.n	8005d22 <I2C_Master_ADDR+0x18a>
 8005d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d00b      	beq.n	8005d22 <I2C_Master_ADDR+0x18a>
 8005d0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d0c:	2b10      	cmp	r3, #16
 8005d0e:	d008      	beq.n	8005d22 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d1e:	601a      	str	r2, [r3, #0]
 8005d20:	e007      	b.n	8005d32 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005d30:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d32:	2300      	movs	r3, #0
 8005d34:	61fb      	str	r3, [r7, #28]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	61fb      	str	r3, [r7, #28]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	61fb      	str	r3, [r7, #28]
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	e0ac      	b.n	8005ea4 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d58:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	61bb      	str	r3, [r7, #24]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	695b      	ldr	r3, [r3, #20]
 8005d64:	61bb      	str	r3, [r7, #24]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	699b      	ldr	r3, [r3, #24]
 8005d6c:	61bb      	str	r3, [r7, #24]
 8005d6e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	e090      	b.n	8005ea4 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	2b02      	cmp	r3, #2
 8005d8a:	d158      	bne.n	8005e3e <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d021      	beq.n	8005dd6 <I2C_Master_ADDR+0x23e>
 8005d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d01e      	beq.n	8005dd6 <I2C_Master_ADDR+0x23e>
 8005d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d9a:	2b10      	cmp	r3, #16
 8005d9c:	d01b      	beq.n	8005dd6 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005dac:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dae:	2300      	movs	r3, #0
 8005db0:	617b      	str	r3, [r7, #20]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	695b      	ldr	r3, [r3, #20]
 8005db8:	617b      	str	r3, [r7, #20]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	699b      	ldr	r3, [r3, #24]
 8005dc0:	617b      	str	r3, [r7, #20]
 8005dc2:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dd2:	601a      	str	r2, [r3, #0]
 8005dd4:	e012      	b.n	8005dfc <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005de4:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005de6:	2300      	movs	r3, #0
 8005de8:	613b      	str	r3, [r7, #16]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	695b      	ldr	r3, [r3, #20]
 8005df0:	613b      	str	r3, [r7, #16]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	699b      	ldr	r3, [r3, #24]
 8005df8:	613b      	str	r3, [r7, #16]
 8005dfa:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e0a:	d14b      	bne.n	8005ea4 <I2C_Master_ADDR+0x30c>
 8005e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e0e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005e12:	d00b      	beq.n	8005e2c <I2C_Master_ADDR+0x294>
 8005e14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d008      	beq.n	8005e2c <I2C_Master_ADDR+0x294>
 8005e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e1c:	2b08      	cmp	r3, #8
 8005e1e:	d005      	beq.n	8005e2c <I2C_Master_ADDR+0x294>
 8005e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e22:	2b10      	cmp	r3, #16
 8005e24:	d002      	beq.n	8005e2c <I2C_Master_ADDR+0x294>
 8005e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e28:	2b20      	cmp	r3, #32
 8005e2a:	d13b      	bne.n	8005ea4 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	685a      	ldr	r2, [r3, #4]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e3a:	605a      	str	r2, [r3, #4]
 8005e3c:	e032      	b.n	8005ea4 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e4c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e5c:	d117      	bne.n	8005e8e <I2C_Master_ADDR+0x2f6>
 8005e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005e64:	d00b      	beq.n	8005e7e <I2C_Master_ADDR+0x2e6>
 8005e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d008      	beq.n	8005e7e <I2C_Master_ADDR+0x2e6>
 8005e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e6e:	2b08      	cmp	r3, #8
 8005e70:	d005      	beq.n	8005e7e <I2C_Master_ADDR+0x2e6>
 8005e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e74:	2b10      	cmp	r3, #16
 8005e76:	d002      	beq.n	8005e7e <I2C_Master_ADDR+0x2e6>
 8005e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e7a:	2b20      	cmp	r3, #32
 8005e7c:	d107      	bne.n	8005e8e <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e8c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e8e:	2300      	movs	r3, #0
 8005e90:	60fb      	str	r3, [r7, #12]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	60fb      	str	r3, [r7, #12]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	699b      	ldr	r3, [r3, #24]
 8005ea0:	60fb      	str	r3, [r7, #12]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005eaa:	e00b      	b.n	8005ec4 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eac:	2300      	movs	r3, #0
 8005eae:	60bb      	str	r3, [r7, #8]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	60bb      	str	r3, [r7, #8]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	699b      	ldr	r3, [r3, #24]
 8005ebe:	60bb      	str	r3, [r7, #8]
 8005ec0:	68bb      	ldr	r3, [r7, #8]
}
 8005ec2:	e7ff      	b.n	8005ec4 <I2C_Master_ADDR+0x32c>
 8005ec4:	bf00      	nop
 8005ec6:	3744      	adds	r7, #68	; 0x44
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bc80      	pop	{r7}
 8005ecc:	4770      	bx	lr

08005ece <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b084      	sub	sp, #16
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005edc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d02b      	beq.n	8005f40 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eec:	781a      	ldrb	r2, [r3, #0]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef8:	1c5a      	adds	r2, r3, #1
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	3b01      	subs	r3, #1
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d114      	bne.n	8005f40 <I2C_SlaveTransmit_TXE+0x72>
 8005f16:	7bfb      	ldrb	r3, [r7, #15]
 8005f18:	2b29      	cmp	r3, #41	; 0x29
 8005f1a:	d111      	bne.n	8005f40 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	685a      	ldr	r2, [r3, #4]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f2a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2221      	movs	r2, #33	; 0x21
 8005f30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2228      	movs	r2, #40	; 0x28
 8005f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f7ff f9fa 	bl	8005334 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005f40:	bf00      	nop
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b083      	sub	sp, #12
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f54:	b29b      	uxth	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d011      	beq.n	8005f7e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5e:	781a      	ldrb	r2, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6a:	1c5a      	adds	r2, r3, #1
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	3b01      	subs	r3, #1
 8005f78:	b29a      	uxth	r2, r3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005f7e:	bf00      	nop
 8005f80:	370c      	adds	r7, #12
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bc80      	pop	{r7}
 8005f86:	4770      	bx	lr

08005f88 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b084      	sub	sp, #16
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f96:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d02c      	beq.n	8005ffc <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	691a      	ldr	r2, [r3, #16]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fac:	b2d2      	uxtb	r2, r2
 8005fae:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fb4:	1c5a      	adds	r2, r3, #1
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	3b01      	subs	r3, #1
 8005fc2:	b29a      	uxth	r2, r3
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d114      	bne.n	8005ffc <I2C_SlaveReceive_RXNE+0x74>
 8005fd2:	7bfb      	ldrb	r3, [r7, #15]
 8005fd4:	2b2a      	cmp	r3, #42	; 0x2a
 8005fd6:	d111      	bne.n	8005ffc <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fe6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2222      	movs	r2, #34	; 0x22
 8005fec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2228      	movs	r2, #40	; 0x28
 8005ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f7ff f9a5 	bl	8005346 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005ffc:	bf00      	nop
 8005ffe:	3710      	adds	r7, #16
 8006000:	46bd      	mov	sp, r7
 8006002:	bd80      	pop	{r7, pc}

08006004 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006004:	b480      	push	{r7}
 8006006:	b083      	sub	sp, #12
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006010:	b29b      	uxth	r3, r3
 8006012:	2b00      	cmp	r3, #0
 8006014:	d012      	beq.n	800603c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	691a      	ldr	r2, [r3, #16]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006020:	b2d2      	uxtb	r2, r2
 8006022:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006028:	1c5a      	adds	r2, r3, #1
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006032:	b29b      	uxth	r3, r3
 8006034:	3b01      	subs	r3, #1
 8006036:	b29a      	uxth	r2, r3
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800603c:	bf00      	nop
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	bc80      	pop	{r7}
 8006044:	4770      	bx	lr

08006046 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006046:	b580      	push	{r7, lr}
 8006048:	b084      	sub	sp, #16
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
 800604e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006050:	2300      	movs	r3, #0
 8006052:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800605a:	b2db      	uxtb	r3, r3
 800605c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006060:	2b28      	cmp	r3, #40	; 0x28
 8006062:	d127      	bne.n	80060b4 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	685a      	ldr	r2, [r3, #4]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006072:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	089b      	lsrs	r3, r3, #2
 8006078:	f003 0301 	and.w	r3, r3, #1
 800607c:	2b00      	cmp	r3, #0
 800607e:	d101      	bne.n	8006084 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006080:	2301      	movs	r3, #1
 8006082:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	09db      	lsrs	r3, r3, #7
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	2b00      	cmp	r3, #0
 800608e:	d103      	bne.n	8006098 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	81bb      	strh	r3, [r7, #12]
 8006096:	e002      	b.n	800609e <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	699b      	ldr	r3, [r3, #24]
 800609c:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80060a6:	89ba      	ldrh	r2, [r7, #12]
 80060a8:	7bfb      	ldrb	r3, [r7, #15]
 80060aa:	4619      	mov	r1, r3
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f7ff f953 	bl	8005358 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80060b2:	e00e      	b.n	80060d2 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060b4:	2300      	movs	r3, #0
 80060b6:	60bb      	str	r3, [r7, #8]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	60bb      	str	r3, [r7, #8]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	699b      	ldr	r3, [r3, #24]
 80060c6:	60bb      	str	r3, [r7, #8]
 80060c8:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80060d2:	bf00      	nop
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
	...

080060dc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060ea:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	685a      	ldr	r2, [r3, #4]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80060fa:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80060fc:	2300      	movs	r3, #0
 80060fe:	60bb      	str	r3, [r7, #8]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	695b      	ldr	r3, [r3, #20]
 8006106:	60bb      	str	r3, [r7, #8]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f042 0201 	orr.w	r2, r2, #1
 8006116:	601a      	str	r2, [r3, #0]
 8006118:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006128:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006134:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006138:	d172      	bne.n	8006220 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800613a:	7bfb      	ldrb	r3, [r7, #15]
 800613c:	2b22      	cmp	r3, #34	; 0x22
 800613e:	d002      	beq.n	8006146 <I2C_Slave_STOPF+0x6a>
 8006140:	7bfb      	ldrb	r3, [r7, #15]
 8006142:	2b2a      	cmp	r3, #42	; 0x2a
 8006144:	d135      	bne.n	80061b2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	b29a      	uxth	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006158:	b29b      	uxth	r3, r3
 800615a:	2b00      	cmp	r3, #0
 800615c:	d005      	beq.n	800616a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006162:	f043 0204 	orr.w	r2, r3, #4
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	685a      	ldr	r2, [r3, #4]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006178:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800617e:	4618      	mov	r0, r3
 8006180:	f7fe f914 	bl	80043ac <HAL_DMA_GetState>
 8006184:	4603      	mov	r3, r0
 8006186:	2b01      	cmp	r3, #1
 8006188:	d049      	beq.n	800621e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800618e:	4a69      	ldr	r2, [pc, #420]	; (8006334 <I2C_Slave_STOPF+0x258>)
 8006190:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006196:	4618      	mov	r0, r3
 8006198:	f7fd ff8c 	bl	80040b4 <HAL_DMA_Abort_IT>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d03d      	beq.n	800621e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061a8:	687a      	ldr	r2, [r7, #4]
 80061aa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80061ac:	4610      	mov	r0, r2
 80061ae:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80061b0:	e035      	b.n	800621e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d005      	beq.n	80061d6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ce:	f043 0204 	orr.w	r2, r3, #4
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	685a      	ldr	r2, [r3, #4]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061e4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7fe f8de 	bl	80043ac <HAL_DMA_GetState>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d014      	beq.n	8006220 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061fa:	4a4e      	ldr	r2, [pc, #312]	; (8006334 <I2C_Slave_STOPF+0x258>)
 80061fc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006202:	4618      	mov	r0, r3
 8006204:	f7fd ff56 	bl	80040b4 <HAL_DMA_Abort_IT>
 8006208:	4603      	mov	r3, r0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d008      	beq.n	8006220 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006212:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006218:	4610      	mov	r0, r2
 800621a:	4798      	blx	r3
 800621c:	e000      	b.n	8006220 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800621e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006224:	b29b      	uxth	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d03e      	beq.n	80062a8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	695b      	ldr	r3, [r3, #20]
 8006230:	f003 0304 	and.w	r3, r3, #4
 8006234:	2b04      	cmp	r3, #4
 8006236:	d112      	bne.n	800625e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	691a      	ldr	r2, [r3, #16]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006242:	b2d2      	uxtb	r2, r2
 8006244:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624a:	1c5a      	adds	r2, r3, #1
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006254:	b29b      	uxth	r3, r3
 8006256:	3b01      	subs	r3, #1
 8006258:	b29a      	uxth	r2, r3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	695b      	ldr	r3, [r3, #20]
 8006264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006268:	2b40      	cmp	r3, #64	; 0x40
 800626a:	d112      	bne.n	8006292 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	691a      	ldr	r2, [r3, #16]
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006276:	b2d2      	uxtb	r2, r2
 8006278:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800627e:	1c5a      	adds	r2, r3, #1
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006288:	b29b      	uxth	r3, r3
 800628a:	3b01      	subs	r3, #1
 800628c:	b29a      	uxth	r2, r3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006296:	b29b      	uxth	r3, r3
 8006298:	2b00      	cmp	r3, #0
 800629a:	d005      	beq.n	80062a8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a0:	f043 0204 	orr.w	r2, r3, #4
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d003      	beq.n	80062b8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f000 f8b3 	bl	800641c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80062b6:	e039      	b.n	800632c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80062b8:	7bfb      	ldrb	r3, [r7, #15]
 80062ba:	2b2a      	cmp	r3, #42	; 0x2a
 80062bc:	d109      	bne.n	80062d2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2228      	movs	r2, #40	; 0x28
 80062c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f7ff f83a 	bl	8005346 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	2b28      	cmp	r3, #40	; 0x28
 80062dc:	d111      	bne.n	8006302 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a15      	ldr	r2, [pc, #84]	; (8006338 <I2C_Slave_STOPF+0x25c>)
 80062e2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2220      	movs	r2, #32
 80062ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f7ff f839 	bl	8005372 <HAL_I2C_ListenCpltCallback>
}
 8006300:	e014      	b.n	800632c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006306:	2b22      	cmp	r3, #34	; 0x22
 8006308:	d002      	beq.n	8006310 <I2C_Slave_STOPF+0x234>
 800630a:	7bfb      	ldrb	r3, [r7, #15]
 800630c:	2b22      	cmp	r3, #34	; 0x22
 800630e:	d10d      	bne.n	800632c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2220      	movs	r2, #32
 800631a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f7ff f80d 	bl	8005346 <HAL_I2C_SlaveRxCpltCallback>
}
 800632c:	bf00      	nop
 800632e:	3710      	adds	r7, #16
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	08006b95 	.word	0x08006b95
 8006338:	ffff0000 	.word	0xffff0000

0800633c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b084      	sub	sp, #16
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800634a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006350:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	2b08      	cmp	r3, #8
 8006356:	d002      	beq.n	800635e <I2C_Slave_AF+0x22>
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	2b20      	cmp	r3, #32
 800635c:	d129      	bne.n	80063b2 <I2C_Slave_AF+0x76>
 800635e:	7bfb      	ldrb	r3, [r7, #15]
 8006360:	2b28      	cmp	r3, #40	; 0x28
 8006362:	d126      	bne.n	80063b2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	4a2c      	ldr	r2, [pc, #176]	; (8006418 <I2C_Slave_AF+0xdc>)
 8006368:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	685a      	ldr	r2, [r3, #4]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006378:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006382:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	681a      	ldr	r2, [r3, #0]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006392:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2200      	movs	r2, #0
 8006398:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2220      	movs	r2, #32
 800639e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7fe ffe1 	bl	8005372 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80063b0:	e02e      	b.n	8006410 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80063b2:	7bfb      	ldrb	r3, [r7, #15]
 80063b4:	2b21      	cmp	r3, #33	; 0x21
 80063b6:	d126      	bne.n	8006406 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a17      	ldr	r2, [pc, #92]	; (8006418 <I2C_Slave_AF+0xdc>)
 80063bc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2221      	movs	r2, #33	; 0x21
 80063c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2220      	movs	r2, #32
 80063c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	685a      	ldr	r2, [r3, #4]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80063e2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80063ec:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063fc:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f7fe ff98 	bl	8005334 <HAL_I2C_SlaveTxCpltCallback>
}
 8006404:	e004      	b.n	8006410 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800640e:	615a      	str	r2, [r3, #20]
}
 8006410:	bf00      	nop
 8006412:	3710      	adds	r7, #16
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}
 8006418:	ffff0000 	.word	0xffff0000

0800641c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800642a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006432:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006434:	7bbb      	ldrb	r3, [r7, #14]
 8006436:	2b10      	cmp	r3, #16
 8006438:	d002      	beq.n	8006440 <I2C_ITError+0x24>
 800643a:	7bbb      	ldrb	r3, [r7, #14]
 800643c:	2b40      	cmp	r3, #64	; 0x40
 800643e:	d10a      	bne.n	8006456 <I2C_ITError+0x3a>
 8006440:	7bfb      	ldrb	r3, [r7, #15]
 8006442:	2b22      	cmp	r3, #34	; 0x22
 8006444:	d107      	bne.n	8006456 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006454:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006456:	7bfb      	ldrb	r3, [r7, #15]
 8006458:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800645c:	2b28      	cmp	r3, #40	; 0x28
 800645e:	d107      	bne.n	8006470 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2200      	movs	r2, #0
 8006464:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2228      	movs	r2, #40	; 0x28
 800646a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800646e:	e015      	b.n	800649c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800647a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800647e:	d00a      	beq.n	8006496 <I2C_ITError+0x7a>
 8006480:	7bfb      	ldrb	r3, [r7, #15]
 8006482:	2b60      	cmp	r3, #96	; 0x60
 8006484:	d007      	beq.n	8006496 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2220      	movs	r2, #32
 800648a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80064aa:	d161      	bne.n	8006570 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	685a      	ldr	r2, [r3, #4]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064ba:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064c0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d020      	beq.n	800650a <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064cc:	4a6a      	ldr	r2, [pc, #424]	; (8006678 <I2C_ITError+0x25c>)
 80064ce:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064d4:	4618      	mov	r0, r3
 80064d6:	f7fd fded 	bl	80040b4 <HAL_DMA_Abort_IT>
 80064da:	4603      	mov	r3, r0
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f000 8089 	beq.w	80065f4 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f022 0201 	bic.w	r2, r2, #1
 80064f0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2220      	movs	r2, #32
 80064f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006500:	687a      	ldr	r2, [r7, #4]
 8006502:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006504:	4610      	mov	r0, r2
 8006506:	4798      	blx	r3
 8006508:	e074      	b.n	80065f4 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800650e:	4a5a      	ldr	r2, [pc, #360]	; (8006678 <I2C_ITError+0x25c>)
 8006510:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006516:	4618      	mov	r0, r3
 8006518:	f7fd fdcc 	bl	80040b4 <HAL_DMA_Abort_IT>
 800651c:	4603      	mov	r3, r0
 800651e:	2b00      	cmp	r3, #0
 8006520:	d068      	beq.n	80065f4 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800652c:	2b40      	cmp	r3, #64	; 0x40
 800652e:	d10b      	bne.n	8006548 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	691a      	ldr	r2, [r3, #16]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653a:	b2d2      	uxtb	r2, r2
 800653c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006542:	1c5a      	adds	r2, r3, #1
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f022 0201 	bic.w	r2, r2, #1
 8006556:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2220      	movs	r2, #32
 800655c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800656a:	4610      	mov	r0, r2
 800656c:	4798      	blx	r3
 800656e:	e041      	b.n	80065f4 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006576:	b2db      	uxtb	r3, r3
 8006578:	2b60      	cmp	r3, #96	; 0x60
 800657a:	d125      	bne.n	80065c8 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2220      	movs	r2, #32
 8006580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	695b      	ldr	r3, [r3, #20]
 8006590:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006594:	2b40      	cmp	r3, #64	; 0x40
 8006596:	d10b      	bne.n	80065b0 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691a      	ldr	r2, [r3, #16]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a2:	b2d2      	uxtb	r2, r2
 80065a4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065aa:	1c5a      	adds	r2, r3, #1
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f022 0201 	bic.w	r2, r2, #1
 80065be:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f7fe fef1 	bl	80053a8 <HAL_I2C_AbortCpltCallback>
 80065c6:	e015      	b.n	80065f4 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d2:	2b40      	cmp	r3, #64	; 0x40
 80065d4:	d10b      	bne.n	80065ee <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	691a      	ldr	r2, [r3, #16]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e0:	b2d2      	uxtb	r2, r2
 80065e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e8:	1c5a      	adds	r2, r3, #1
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f7fe fed1 	bl	8005396 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065f8:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	f003 0301 	and.w	r3, r3, #1
 8006600:	2b00      	cmp	r3, #0
 8006602:	d10e      	bne.n	8006622 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800660a:	2b00      	cmp	r3, #0
 800660c:	d109      	bne.n	8006622 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006614:	2b00      	cmp	r3, #0
 8006616:	d104      	bne.n	8006622 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800661e:	2b00      	cmp	r3, #0
 8006620:	d007      	beq.n	8006632 <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	685a      	ldr	r2, [r3, #4]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006630:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006638:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800663e:	f003 0304 	and.w	r3, r3, #4
 8006642:	2b04      	cmp	r3, #4
 8006644:	d113      	bne.n	800666e <I2C_ITError+0x252>
 8006646:	7bfb      	ldrb	r3, [r7, #15]
 8006648:	2b28      	cmp	r3, #40	; 0x28
 800664a:	d110      	bne.n	800666e <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a0b      	ldr	r2, [pc, #44]	; (800667c <I2C_ITError+0x260>)
 8006650:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2220      	movs	r2, #32
 800665c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006668:	6878      	ldr	r0, [r7, #4]
 800666a:	f7fe fe82 	bl	8005372 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800666e:	bf00      	nop
 8006670:	3710      	adds	r7, #16
 8006672:	46bd      	mov	sp, r7
 8006674:	bd80      	pop	{r7, pc}
 8006676:	bf00      	nop
 8006678:	08006b95 	.word	0x08006b95
 800667c:	ffff0000 	.word	0xffff0000

08006680 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b088      	sub	sp, #32
 8006684:	af02      	add	r7, sp, #8
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	4608      	mov	r0, r1
 800668a:	4611      	mov	r1, r2
 800668c:	461a      	mov	r2, r3
 800668e:	4603      	mov	r3, r0
 8006690:	817b      	strh	r3, [r7, #10]
 8006692:	460b      	mov	r3, r1
 8006694:	813b      	strh	r3, [r7, #8]
 8006696:	4613      	mov	r3, r2
 8006698:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	6a3b      	ldr	r3, [r7, #32]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80066b6:	68f8      	ldr	r0, [r7, #12]
 80066b8:	f000 fb14 	bl	8006ce4 <I2C_WaitOnFlagUntilTimeout>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d00d      	beq.n	80066de <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066d0:	d103      	bne.n	80066da <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e05f      	b.n	800679e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80066de:	897b      	ldrh	r3, [r7, #10]
 80066e0:	b2db      	uxtb	r3, r3
 80066e2:	461a      	mov	r2, r3
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80066ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80066ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f0:	6a3a      	ldr	r2, [r7, #32]
 80066f2:	492d      	ldr	r1, [pc, #180]	; (80067a8 <I2C_RequestMemoryWrite+0x128>)
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f000 fb4c 	bl	8006d92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80066fa:	4603      	mov	r3, r0
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d001      	beq.n	8006704 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	e04c      	b.n	800679e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006704:	2300      	movs	r3, #0
 8006706:	617b      	str	r3, [r7, #20]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	695b      	ldr	r3, [r3, #20]
 800670e:	617b      	str	r3, [r7, #20]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	699b      	ldr	r3, [r3, #24]
 8006716:	617b      	str	r3, [r7, #20]
 8006718:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800671a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800671c:	6a39      	ldr	r1, [r7, #32]
 800671e:	68f8      	ldr	r0, [r7, #12]
 8006720:	f000 fbb6 	bl	8006e90 <I2C_WaitOnTXEFlagUntilTimeout>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00d      	beq.n	8006746 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800672e:	2b04      	cmp	r3, #4
 8006730:	d107      	bne.n	8006742 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006740:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e02b      	b.n	800679e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006746:	88fb      	ldrh	r3, [r7, #6]
 8006748:	2b01      	cmp	r3, #1
 800674a:	d105      	bne.n	8006758 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800674c:	893b      	ldrh	r3, [r7, #8]
 800674e:	b2da      	uxtb	r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	611a      	str	r2, [r3, #16]
 8006756:	e021      	b.n	800679c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006758:	893b      	ldrh	r3, [r7, #8]
 800675a:	0a1b      	lsrs	r3, r3, #8
 800675c:	b29b      	uxth	r3, r3
 800675e:	b2da      	uxtb	r2, r3
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006766:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006768:	6a39      	ldr	r1, [r7, #32]
 800676a:	68f8      	ldr	r0, [r7, #12]
 800676c:	f000 fb90 	bl	8006e90 <I2C_WaitOnTXEFlagUntilTimeout>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d00d      	beq.n	8006792 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800677a:	2b04      	cmp	r3, #4
 800677c:	d107      	bne.n	800678e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800678c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	e005      	b.n	800679e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006792:	893b      	ldrh	r3, [r7, #8]
 8006794:	b2da      	uxtb	r2, r3
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3718      	adds	r7, #24
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop
 80067a8:	00010002 	.word	0x00010002

080067ac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b088      	sub	sp, #32
 80067b0:	af02      	add	r7, sp, #8
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	4608      	mov	r0, r1
 80067b6:	4611      	mov	r1, r2
 80067b8:	461a      	mov	r2, r3
 80067ba:	4603      	mov	r3, r0
 80067bc:	817b      	strh	r3, [r7, #10]
 80067be:	460b      	mov	r3, r1
 80067c0:	813b      	strh	r3, [r7, #8]
 80067c2:	4613      	mov	r3, r2
 80067c4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80067d4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80067e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80067e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e8:	9300      	str	r3, [sp, #0]
 80067ea:	6a3b      	ldr	r3, [r7, #32]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80067f2:	68f8      	ldr	r0, [r7, #12]
 80067f4:	f000 fa76 	bl	8006ce4 <I2C_WaitOnFlagUntilTimeout>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00d      	beq.n	800681a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006808:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800680c:	d103      	bne.n	8006816 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006814:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006816:	2303      	movs	r3, #3
 8006818:	e0aa      	b.n	8006970 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800681a:	897b      	ldrh	r3, [r7, #10]
 800681c:	b2db      	uxtb	r3, r3
 800681e:	461a      	mov	r2, r3
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006828:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800682a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682c:	6a3a      	ldr	r2, [r7, #32]
 800682e:	4952      	ldr	r1, [pc, #328]	; (8006978 <I2C_RequestMemoryRead+0x1cc>)
 8006830:	68f8      	ldr	r0, [r7, #12]
 8006832:	f000 faae 	bl	8006d92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d001      	beq.n	8006840 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e097      	b.n	8006970 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006840:	2300      	movs	r3, #0
 8006842:	617b      	str	r3, [r7, #20]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	617b      	str	r3, [r7, #20]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	617b      	str	r3, [r7, #20]
 8006854:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006858:	6a39      	ldr	r1, [r7, #32]
 800685a:	68f8      	ldr	r0, [r7, #12]
 800685c:	f000 fb18 	bl	8006e90 <I2C_WaitOnTXEFlagUntilTimeout>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d00d      	beq.n	8006882 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686a:	2b04      	cmp	r3, #4
 800686c:	d107      	bne.n	800687e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	681a      	ldr	r2, [r3, #0]
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800687c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e076      	b.n	8006970 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006882:	88fb      	ldrh	r3, [r7, #6]
 8006884:	2b01      	cmp	r3, #1
 8006886:	d105      	bne.n	8006894 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006888:	893b      	ldrh	r3, [r7, #8]
 800688a:	b2da      	uxtb	r2, r3
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	611a      	str	r2, [r3, #16]
 8006892:	e021      	b.n	80068d8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006894:	893b      	ldrh	r3, [r7, #8]
 8006896:	0a1b      	lsrs	r3, r3, #8
 8006898:	b29b      	uxth	r3, r3
 800689a:	b2da      	uxtb	r2, r3
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068a4:	6a39      	ldr	r1, [r7, #32]
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f000 faf2 	bl	8006e90 <I2C_WaitOnTXEFlagUntilTimeout>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d00d      	beq.n	80068ce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b6:	2b04      	cmp	r3, #4
 80068b8:	d107      	bne.n	80068ca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e050      	b.n	8006970 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80068ce:	893b      	ldrh	r3, [r7, #8]
 80068d0:	b2da      	uxtb	r2, r3
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80068d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068da:	6a39      	ldr	r1, [r7, #32]
 80068dc:	68f8      	ldr	r0, [r7, #12]
 80068de:	f000 fad7 	bl	8006e90 <I2C_WaitOnTXEFlagUntilTimeout>
 80068e2:	4603      	mov	r3, r0
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d00d      	beq.n	8006904 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ec:	2b04      	cmp	r3, #4
 80068ee:	d107      	bne.n	8006900 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	681a      	ldr	r2, [r3, #0]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068fe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e035      	b.n	8006970 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006912:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006916:	9300      	str	r3, [sp, #0]
 8006918:	6a3b      	ldr	r3, [r7, #32]
 800691a:	2200      	movs	r2, #0
 800691c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006920:	68f8      	ldr	r0, [r7, #12]
 8006922:	f000 f9df 	bl	8006ce4 <I2C_WaitOnFlagUntilTimeout>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	d00d      	beq.n	8006948 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006936:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800693a:	d103      	bne.n	8006944 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006942:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006944:	2303      	movs	r3, #3
 8006946:	e013      	b.n	8006970 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006948:	897b      	ldrh	r3, [r7, #10]
 800694a:	b2db      	uxtb	r3, r3
 800694c:	f043 0301 	orr.w	r3, r3, #1
 8006950:	b2da      	uxtb	r2, r3
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800695a:	6a3a      	ldr	r2, [r7, #32]
 800695c:	4906      	ldr	r1, [pc, #24]	; (8006978 <I2C_RequestMemoryRead+0x1cc>)
 800695e:	68f8      	ldr	r0, [r7, #12]
 8006960:	f000 fa17 	bl	8006d92 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006964:	4603      	mov	r3, r0
 8006966:	2b00      	cmp	r3, #0
 8006968:	d001      	beq.n	800696e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e000      	b.n	8006970 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800696e:	2300      	movs	r3, #0
}
 8006970:	4618      	mov	r0, r3
 8006972:	3718      	adds	r7, #24
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	00010002 	.word	0x00010002

0800697c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b086      	sub	sp, #24
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006988:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006990:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006998:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800699e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	685a      	ldr	r2, [r3, #4]
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80069ae:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d003      	beq.n	80069c0 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069bc:	2200      	movs	r2, #0
 80069be:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d003      	beq.n	80069d0 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069cc:	2200      	movs	r2, #0
 80069ce:	629a      	str	r2, [r3, #40]	; 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80069d0:	7cfb      	ldrb	r3, [r7, #19]
 80069d2:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80069d6:	2b21      	cmp	r3, #33	; 0x21
 80069d8:	d007      	beq.n	80069ea <I2C_DMAXferCplt+0x6e>
 80069da:	7cfb      	ldrb	r3, [r7, #19]
 80069dc:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80069e0:	2b22      	cmp	r3, #34	; 0x22
 80069e2:	d131      	bne.n	8006a48 <I2C_DMAXferCplt+0xcc>
 80069e4:	7cbb      	ldrb	r3, [r7, #18]
 80069e6:	2b20      	cmp	r3, #32
 80069e8:	d12e      	bne.n	8006a48 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069f8:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	2200      	movs	r2, #0
 80069fe:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006a00:	7cfb      	ldrb	r3, [r7, #19]
 8006a02:	2b29      	cmp	r3, #41	; 0x29
 8006a04:	d10a      	bne.n	8006a1c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	2221      	movs	r2, #33	; 0x21
 8006a0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	2228      	movs	r2, #40	; 0x28
 8006a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006a14:	6978      	ldr	r0, [r7, #20]
 8006a16:	f7fe fc8d 	bl	8005334 <HAL_I2C_SlaveTxCpltCallback>
 8006a1a:	e00c      	b.n	8006a36 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006a1c:	7cfb      	ldrb	r3, [r7, #19]
 8006a1e:	2b2a      	cmp	r3, #42	; 0x2a
 8006a20:	d109      	bne.n	8006a36 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	2222      	movs	r2, #34	; 0x22
 8006a26:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	2228      	movs	r2, #40	; 0x28
 8006a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006a30:	6978      	ldr	r0, [r7, #20]
 8006a32:	f7fe fc88 	bl	8005346 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	685a      	ldr	r2, [r3, #4]
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8006a44:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006a46:	e06a      	b.n	8006b1e <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d064      	beq.n	8006b1e <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d107      	bne.n	8006a6e <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a6c:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	685a      	ldr	r2, [r3, #4]
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006a7c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006a84:	d009      	beq.n	8006a9a <I2C_DMAXferCplt+0x11e>
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2b08      	cmp	r3, #8
 8006a8a:	d006      	beq.n	8006a9a <I2C_DMAXferCplt+0x11e>
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006a92:	d002      	beq.n	8006a9a <I2C_DMAXferCplt+0x11e>
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2b20      	cmp	r3, #32
 8006a98:	d107      	bne.n	8006aaa <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006aa8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	685a      	ldr	r2, [r3, #4]
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006ab8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	685a      	ldr	r2, [r3, #4]
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ac8:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	2200      	movs	r2, #0
 8006ace:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d003      	beq.n	8006ae0 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8006ad8:	6978      	ldr	r0, [r7, #20]
 8006ada:	f7fe fc5c 	bl	8005396 <HAL_I2C_ErrorCallback>
}
 8006ade:	e01e      	b.n	8006b1e <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	2220      	movs	r2, #32
 8006ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006aee:	b2db      	uxtb	r3, r3
 8006af0:	2b40      	cmp	r3, #64	; 0x40
 8006af2:	d10a      	bne.n	8006b0a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	2200      	movs	r2, #0
 8006af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	2200      	movs	r2, #0
 8006b00:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8006b02:	6978      	ldr	r0, [r7, #20]
 8006b04:	f7fb fab2 	bl	800206c <HAL_I2C_MemRxCpltCallback>
}
 8006b08:	e009      	b.n	8006b1e <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	2212      	movs	r2, #18
 8006b16:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8006b18:	6978      	ldr	r0, [r7, #20]
 8006b1a:	f7fe fc02 	bl	8005322 <HAL_I2C_MasterRxCpltCallback>
}
 8006b1e:	bf00      	nop
 8006b20:	3718      	adds	r7, #24
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}

08006b26 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b26:	b580      	push	{r7, lr}
 8006b28:	b084      	sub	sp, #16
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b32:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d003      	beq.n	8006b44 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b40:	2200      	movs	r2, #0
 8006b42:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d003      	beq.n	8006b54 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b50:	2200      	movs	r2, #0
 8006b52:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	681a      	ldr	r2, [r3, #0]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b62:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2200      	movs	r2, #0
 8006b68:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2220      	movs	r2, #32
 8006b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7e:	f043 0210 	orr.w	r2, r3, #16
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 8006b86:	68f8      	ldr	r0, [r7, #12]
 8006b88:	f7fe fc05 	bl	8005396 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006b8c:	bf00      	nop
 8006b8e:	3710      	adds	r7, #16
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b086      	sub	sp, #24
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bac:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006bae:	4b4b      	ldr	r3, [pc, #300]	; (8006cdc <I2C_DMAAbort+0x148>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	08db      	lsrs	r3, r3, #3
 8006bb4:	4a4a      	ldr	r2, [pc, #296]	; (8006ce0 <I2C_DMAAbort+0x14c>)
 8006bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006bba:	0a1a      	lsrs	r2, r3, #8
 8006bbc:	4613      	mov	r3, r2
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	4413      	add	r3, r2
 8006bc2:	00da      	lsls	r2, r3, #3
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d106      	bne.n	8006bdc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bd2:	f043 0220 	orr.w	r2, r3, #32
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8006bda:	e00a      	b.n	8006bf2 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	3b01      	subs	r3, #1
 8006be0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006bec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bf0:	d0ea      	beq.n	8006bc8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d003      	beq.n	8006c02 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006bfa:	697b      	ldr	r3, [r7, #20]
 8006bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bfe:	2200      	movs	r2, #0
 8006c00:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8006c02:	697b      	ldr	r3, [r7, #20]
 8006c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d003      	beq.n	8006c12 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c0e:	2200      	movs	r2, #0
 8006c10:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c20:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	2200      	movs	r2, #0
 8006c26:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d003      	beq.n	8006c38 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c34:	2200      	movs	r2, #0
 8006c36:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d003      	beq.n	8006c48 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c44:	2200      	movs	r2, #0
 8006c46:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f022 0201 	bic.w	r2, r2, #1
 8006c56:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	2b60      	cmp	r3, #96	; 0x60
 8006c62:	d10e      	bne.n	8006c82 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006c64:	697b      	ldr	r3, [r7, #20]
 8006c66:	2220      	movs	r2, #32
 8006c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	2200      	movs	r2, #0
 8006c78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006c7a:	6978      	ldr	r0, [r7, #20]
 8006c7c:	f7fe fb94 	bl	80053a8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006c80:	e027      	b.n	8006cd2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c82:	7cfb      	ldrb	r3, [r7, #19]
 8006c84:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006c88:	2b28      	cmp	r3, #40	; 0x28
 8006c8a:	d117      	bne.n	8006cbc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f042 0201 	orr.w	r2, r2, #1
 8006c9a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006caa:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	2228      	movs	r2, #40	; 0x28
 8006cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006cba:	e007      	b.n	8006ccc <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	2220      	movs	r2, #32
 8006cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006ccc:	6978      	ldr	r0, [r7, #20]
 8006cce:	f7fe fb62 	bl	8005396 <HAL_I2C_ErrorCallback>
}
 8006cd2:	bf00      	nop
 8006cd4:	3718      	adds	r7, #24
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	20000008 	.word	0x20000008
 8006ce0:	14f8b589 	.word	0x14f8b589

08006ce4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	603b      	str	r3, [r7, #0]
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006cf4:	e025      	b.n	8006d42 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cfc:	d021      	beq.n	8006d42 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cfe:	f7fc faaf 	bl	8003260 <HAL_GetTick>
 8006d02:	4602      	mov	r2, r0
 8006d04:	69bb      	ldr	r3, [r7, #24]
 8006d06:	1ad3      	subs	r3, r2, r3
 8006d08:	683a      	ldr	r2, [r7, #0]
 8006d0a:	429a      	cmp	r2, r3
 8006d0c:	d302      	bcc.n	8006d14 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d116      	bne.n	8006d42 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	2200      	movs	r2, #0
 8006d18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2220      	movs	r2, #32
 8006d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d2e:	f043 0220 	orr.w	r2, r3, #32
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e023      	b.n	8006d8a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	0c1b      	lsrs	r3, r3, #16
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d10d      	bne.n	8006d68 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	695b      	ldr	r3, [r3, #20]
 8006d52:	43da      	mvns	r2, r3
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	4013      	ands	r3, r2
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	bf0c      	ite	eq
 8006d5e:	2301      	moveq	r3, #1
 8006d60:	2300      	movne	r3, #0
 8006d62:	b2db      	uxtb	r3, r3
 8006d64:	461a      	mov	r2, r3
 8006d66:	e00c      	b.n	8006d82 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	699b      	ldr	r3, [r3, #24]
 8006d6e:	43da      	mvns	r2, r3
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	4013      	ands	r3, r2
 8006d74:	b29b      	uxth	r3, r3
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	bf0c      	ite	eq
 8006d7a:	2301      	moveq	r3, #1
 8006d7c:	2300      	movne	r3, #0
 8006d7e:	b2db      	uxtb	r3, r3
 8006d80:	461a      	mov	r2, r3
 8006d82:	79fb      	ldrb	r3, [r7, #7]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d0b6      	beq.n	8006cf6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d88:	2300      	movs	r3, #0
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3710      	adds	r7, #16
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}

08006d92 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006d92:	b580      	push	{r7, lr}
 8006d94:	b084      	sub	sp, #16
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	60f8      	str	r0, [r7, #12]
 8006d9a:	60b9      	str	r1, [r7, #8]
 8006d9c:	607a      	str	r2, [r7, #4]
 8006d9e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006da0:	e051      	b.n	8006e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	695b      	ldr	r3, [r3, #20]
 8006da8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006dac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006db0:	d123      	bne.n	8006dfa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dc0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006dca:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2220      	movs	r2, #32
 8006dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de6:	f043 0204 	orr.w	r2, r3, #4
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2200      	movs	r2, #0
 8006df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	e046      	b.n	8006e88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e00:	d021      	beq.n	8006e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e02:	f7fc fa2d 	bl	8003260 <HAL_GetTick>
 8006e06:	4602      	mov	r2, r0
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	1ad3      	subs	r3, r2, r3
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d302      	bcc.n	8006e18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d116      	bne.n	8006e46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2220      	movs	r2, #32
 8006e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e32:	f043 0220 	orr.w	r2, r3, #32
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e020      	b.n	8006e88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	0c1b      	lsrs	r3, r3, #16
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d10c      	bne.n	8006e6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	695b      	ldr	r3, [r3, #20]
 8006e56:	43da      	mvns	r2, r3
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	4013      	ands	r3, r2
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	bf14      	ite	ne
 8006e62:	2301      	movne	r3, #1
 8006e64:	2300      	moveq	r3, #0
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	e00b      	b.n	8006e82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	699b      	ldr	r3, [r3, #24]
 8006e70:	43da      	mvns	r2, r3
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	4013      	ands	r3, r2
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	bf14      	ite	ne
 8006e7c:	2301      	movne	r3, #1
 8006e7e:	2300      	moveq	r3, #0
 8006e80:	b2db      	uxtb	r3, r3
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d18d      	bne.n	8006da2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3710      	adds	r7, #16
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006e9c:	e02d      	b.n	8006efa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006e9e:	68f8      	ldr	r0, [r7, #12]
 8006ea0:	f000 f8aa 	bl	8006ff8 <I2C_IsAcknowledgeFailed>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d001      	beq.n	8006eae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e02d      	b.n	8006f0a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb4:	d021      	beq.n	8006efa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eb6:	f7fc f9d3 	bl	8003260 <HAL_GetTick>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	1ad3      	subs	r3, r2, r3
 8006ec0:	68ba      	ldr	r2, [r7, #8]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d302      	bcc.n	8006ecc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d116      	bne.n	8006efa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2220      	movs	r2, #32
 8006ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ee6:	f043 0220 	orr.w	r2, r3, #32
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e007      	b.n	8006f0a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	695b      	ldr	r3, [r3, #20]
 8006f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f04:	2b80      	cmp	r3, #128	; 0x80
 8006f06:	d1ca      	bne.n	8006e9e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3710      	adds	r7, #16
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b084      	sub	sp, #16
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	60f8      	str	r0, [r7, #12]
 8006f1a:	60b9      	str	r1, [r7, #8]
 8006f1c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006f1e:	e02d      	b.n	8006f7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006f20:	68f8      	ldr	r0, [r7, #12]
 8006f22:	f000 f869 	bl	8006ff8 <I2C_IsAcknowledgeFailed>
 8006f26:	4603      	mov	r3, r0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d001      	beq.n	8006f30 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e02d      	b.n	8006f8c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f36:	d021      	beq.n	8006f7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f38:	f7fc f992 	bl	8003260 <HAL_GetTick>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	1ad3      	subs	r3, r2, r3
 8006f42:	68ba      	ldr	r2, [r7, #8]
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d302      	bcc.n	8006f4e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d116      	bne.n	8006f7c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2200      	movs	r2, #0
 8006f52:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2220      	movs	r2, #32
 8006f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f68:	f043 0220 	orr.w	r2, r3, #32
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e007      	b.n	8006f8c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	695b      	ldr	r3, [r3, #20]
 8006f82:	f003 0304 	and.w	r3, r3, #4
 8006f86:	2b04      	cmp	r3, #4
 8006f88:	d1ca      	bne.n	8006f20 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006f8a:	2300      	movs	r3, #0
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3710      	adds	r7, #16
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b085      	sub	sp, #20
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006fa0:	4b13      	ldr	r3, [pc, #76]	; (8006ff0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	08db      	lsrs	r3, r3, #3
 8006fa6:	4a13      	ldr	r2, [pc, #76]	; (8006ff4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8006fac:	0a1a      	lsrs	r2, r3, #8
 8006fae:	4613      	mov	r3, r2
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	4413      	add	r3, r2
 8006fb4:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	3b01      	subs	r3, #1
 8006fba:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d107      	bne.n	8006fd2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fc6:	f043 0220 	orr.w	r2, r3, #32
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e008      	b.n	8006fe4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006fdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006fe0:	d0e9      	beq.n	8006fb6 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006fe2:	2300      	movs	r3, #0
}
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	3714      	adds	r7, #20
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	bc80      	pop	{r7}
 8006fec:	4770      	bx	lr
 8006fee:	bf00      	nop
 8006ff0:	20000008 	.word	0x20000008
 8006ff4:	14f8b589 	.word	0x14f8b589

08006ff8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b083      	sub	sp, #12
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800700a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800700e:	d11b      	bne.n	8007048 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007018:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2220      	movs	r2, #32
 8007024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007034:	f043 0204 	orr.w	r2, r3, #4
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2200      	movs	r2, #0
 8007040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	e000      	b.n	800704a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007048:	2300      	movs	r3, #0
}
 800704a:	4618      	mov	r0, r3
 800704c:	370c      	adds	r7, #12
 800704e:	46bd      	mov	sp, r7
 8007050:	bc80      	pop	{r7}
 8007052:	4770      	bx	lr

08007054 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007060:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007064:	d103      	bne.n	800706e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2201      	movs	r2, #1
 800706a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800706c:	e007      	b.n	800707e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007072:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007076:	d102      	bne.n	800707e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2208      	movs	r2, #8
 800707c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800707e:	bf00      	nop
 8007080:	370c      	adds	r7, #12
 8007082:	46bd      	mov	sp, r7
 8007084:	bc80      	pop	{r7}
 8007086:	4770      	bx	lr

08007088 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b086      	sub	sp, #24
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d101      	bne.n	800709a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e272      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0301 	and.w	r3, r3, #1
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f000 8087 	beq.w	80071b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80070a8:	4b92      	ldr	r3, [pc, #584]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	f003 030c 	and.w	r3, r3, #12
 80070b0:	2b04      	cmp	r3, #4
 80070b2:	d00c      	beq.n	80070ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80070b4:	4b8f      	ldr	r3, [pc, #572]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	f003 030c 	and.w	r3, r3, #12
 80070bc:	2b08      	cmp	r3, #8
 80070be:	d112      	bne.n	80070e6 <HAL_RCC_OscConfig+0x5e>
 80070c0:	4b8c      	ldr	r3, [pc, #560]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80070c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070cc:	d10b      	bne.n	80070e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070ce:	4b89      	ldr	r3, [pc, #548]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d06c      	beq.n	80071b4 <HAL_RCC_OscConfig+0x12c>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d168      	bne.n	80071b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80070e2:	2301      	movs	r3, #1
 80070e4:	e24c      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070ee:	d106      	bne.n	80070fe <HAL_RCC_OscConfig+0x76>
 80070f0:	4b80      	ldr	r3, [pc, #512]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a7f      	ldr	r2, [pc, #508]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80070f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070fa:	6013      	str	r3, [r2, #0]
 80070fc:	e02e      	b.n	800715c <HAL_RCC_OscConfig+0xd4>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d10c      	bne.n	8007120 <HAL_RCC_OscConfig+0x98>
 8007106:	4b7b      	ldr	r3, [pc, #492]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a7a      	ldr	r2, [pc, #488]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 800710c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007110:	6013      	str	r3, [r2, #0]
 8007112:	4b78      	ldr	r3, [pc, #480]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a77      	ldr	r2, [pc, #476]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007118:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800711c:	6013      	str	r3, [r2, #0]
 800711e:	e01d      	b.n	800715c <HAL_RCC_OscConfig+0xd4>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007128:	d10c      	bne.n	8007144 <HAL_RCC_OscConfig+0xbc>
 800712a:	4b72      	ldr	r3, [pc, #456]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a71      	ldr	r2, [pc, #452]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007130:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007134:	6013      	str	r3, [r2, #0]
 8007136:	4b6f      	ldr	r3, [pc, #444]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a6e      	ldr	r2, [pc, #440]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 800713c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007140:	6013      	str	r3, [r2, #0]
 8007142:	e00b      	b.n	800715c <HAL_RCC_OscConfig+0xd4>
 8007144:	4b6b      	ldr	r3, [pc, #428]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a6a      	ldr	r2, [pc, #424]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 800714a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800714e:	6013      	str	r3, [r2, #0]
 8007150:	4b68      	ldr	r3, [pc, #416]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a67      	ldr	r2, [pc, #412]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007156:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800715a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d013      	beq.n	800718c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007164:	f7fc f87c 	bl	8003260 <HAL_GetTick>
 8007168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800716a:	e008      	b.n	800717e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800716c:	f7fc f878 	bl	8003260 <HAL_GetTick>
 8007170:	4602      	mov	r2, r0
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	1ad3      	subs	r3, r2, r3
 8007176:	2b64      	cmp	r3, #100	; 0x64
 8007178:	d901      	bls.n	800717e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800717a:	2303      	movs	r3, #3
 800717c:	e200      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800717e:	4b5d      	ldr	r3, [pc, #372]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007186:	2b00      	cmp	r3, #0
 8007188:	d0f0      	beq.n	800716c <HAL_RCC_OscConfig+0xe4>
 800718a:	e014      	b.n	80071b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800718c:	f7fc f868 	bl	8003260 <HAL_GetTick>
 8007190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007192:	e008      	b.n	80071a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007194:	f7fc f864 	bl	8003260 <HAL_GetTick>
 8007198:	4602      	mov	r2, r0
 800719a:	693b      	ldr	r3, [r7, #16]
 800719c:	1ad3      	subs	r3, r2, r3
 800719e:	2b64      	cmp	r3, #100	; 0x64
 80071a0:	d901      	bls.n	80071a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80071a2:	2303      	movs	r3, #3
 80071a4:	e1ec      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071a6:	4b53      	ldr	r3, [pc, #332]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d1f0      	bne.n	8007194 <HAL_RCC_OscConfig+0x10c>
 80071b2:	e000      	b.n	80071b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f003 0302 	and.w	r3, r3, #2
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d063      	beq.n	800728a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80071c2:	4b4c      	ldr	r3, [pc, #304]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	f003 030c 	and.w	r3, r3, #12
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00b      	beq.n	80071e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80071ce:	4b49      	ldr	r3, [pc, #292]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	f003 030c 	and.w	r3, r3, #12
 80071d6:	2b08      	cmp	r3, #8
 80071d8:	d11c      	bne.n	8007214 <HAL_RCC_OscConfig+0x18c>
 80071da:	4b46      	ldr	r3, [pc, #280]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d116      	bne.n	8007214 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071e6:	4b43      	ldr	r3, [pc, #268]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f003 0302 	and.w	r3, r3, #2
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d005      	beq.n	80071fe <HAL_RCC_OscConfig+0x176>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	691b      	ldr	r3, [r3, #16]
 80071f6:	2b01      	cmp	r3, #1
 80071f8:	d001      	beq.n	80071fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e1c0      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071fe:	4b3d      	ldr	r3, [pc, #244]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	695b      	ldr	r3, [r3, #20]
 800720a:	00db      	lsls	r3, r3, #3
 800720c:	4939      	ldr	r1, [pc, #228]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 800720e:	4313      	orrs	r3, r2
 8007210:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007212:	e03a      	b.n	800728a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	691b      	ldr	r3, [r3, #16]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d020      	beq.n	800725e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800721c:	4b36      	ldr	r3, [pc, #216]	; (80072f8 <HAL_RCC_OscConfig+0x270>)
 800721e:	2201      	movs	r2, #1
 8007220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007222:	f7fc f81d 	bl	8003260 <HAL_GetTick>
 8007226:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007228:	e008      	b.n	800723c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800722a:	f7fc f819 	bl	8003260 <HAL_GetTick>
 800722e:	4602      	mov	r2, r0
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	1ad3      	subs	r3, r2, r3
 8007234:	2b02      	cmp	r3, #2
 8007236:	d901      	bls.n	800723c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007238:	2303      	movs	r3, #3
 800723a:	e1a1      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800723c:	4b2d      	ldr	r3, [pc, #180]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f003 0302 	and.w	r3, r3, #2
 8007244:	2b00      	cmp	r3, #0
 8007246:	d0f0      	beq.n	800722a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007248:	4b2a      	ldr	r3, [pc, #168]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	695b      	ldr	r3, [r3, #20]
 8007254:	00db      	lsls	r3, r3, #3
 8007256:	4927      	ldr	r1, [pc, #156]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007258:	4313      	orrs	r3, r2
 800725a:	600b      	str	r3, [r1, #0]
 800725c:	e015      	b.n	800728a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800725e:	4b26      	ldr	r3, [pc, #152]	; (80072f8 <HAL_RCC_OscConfig+0x270>)
 8007260:	2200      	movs	r2, #0
 8007262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007264:	f7fb fffc 	bl	8003260 <HAL_GetTick>
 8007268:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800726a:	e008      	b.n	800727e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800726c:	f7fb fff8 	bl	8003260 <HAL_GetTick>
 8007270:	4602      	mov	r2, r0
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	1ad3      	subs	r3, r2, r3
 8007276:	2b02      	cmp	r3, #2
 8007278:	d901      	bls.n	800727e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800727a:	2303      	movs	r3, #3
 800727c:	e180      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800727e:	4b1d      	ldr	r3, [pc, #116]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f003 0302 	and.w	r3, r3, #2
 8007286:	2b00      	cmp	r3, #0
 8007288:	d1f0      	bne.n	800726c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f003 0308 	and.w	r3, r3, #8
 8007292:	2b00      	cmp	r3, #0
 8007294:	d03a      	beq.n	800730c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	699b      	ldr	r3, [r3, #24]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d019      	beq.n	80072d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800729e:	4b17      	ldr	r3, [pc, #92]	; (80072fc <HAL_RCC_OscConfig+0x274>)
 80072a0:	2201      	movs	r2, #1
 80072a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072a4:	f7fb ffdc 	bl	8003260 <HAL_GetTick>
 80072a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072aa:	e008      	b.n	80072be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072ac:	f7fb ffd8 	bl	8003260 <HAL_GetTick>
 80072b0:	4602      	mov	r2, r0
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	1ad3      	subs	r3, r2, r3
 80072b6:	2b02      	cmp	r3, #2
 80072b8:	d901      	bls.n	80072be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80072ba:	2303      	movs	r3, #3
 80072bc:	e160      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072be:	4b0d      	ldr	r3, [pc, #52]	; (80072f4 <HAL_RCC_OscConfig+0x26c>)
 80072c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c2:	f003 0302 	and.w	r3, r3, #2
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d0f0      	beq.n	80072ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80072ca:	2001      	movs	r0, #1
 80072cc:	f000 fad8 	bl	8007880 <RCC_Delay>
 80072d0:	e01c      	b.n	800730c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072d2:	4b0a      	ldr	r3, [pc, #40]	; (80072fc <HAL_RCC_OscConfig+0x274>)
 80072d4:	2200      	movs	r2, #0
 80072d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072d8:	f7fb ffc2 	bl	8003260 <HAL_GetTick>
 80072dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072de:	e00f      	b.n	8007300 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80072e0:	f7fb ffbe 	bl	8003260 <HAL_GetTick>
 80072e4:	4602      	mov	r2, r0
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	1ad3      	subs	r3, r2, r3
 80072ea:	2b02      	cmp	r3, #2
 80072ec:	d908      	bls.n	8007300 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80072ee:	2303      	movs	r3, #3
 80072f0:	e146      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
 80072f2:	bf00      	nop
 80072f4:	40021000 	.word	0x40021000
 80072f8:	42420000 	.word	0x42420000
 80072fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007300:	4b92      	ldr	r3, [pc, #584]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 8007302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007304:	f003 0302 	and.w	r3, r3, #2
 8007308:	2b00      	cmp	r3, #0
 800730a:	d1e9      	bne.n	80072e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f003 0304 	and.w	r3, r3, #4
 8007314:	2b00      	cmp	r3, #0
 8007316:	f000 80a6 	beq.w	8007466 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800731a:	2300      	movs	r3, #0
 800731c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800731e:	4b8b      	ldr	r3, [pc, #556]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 8007320:	69db      	ldr	r3, [r3, #28]
 8007322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10d      	bne.n	8007346 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800732a:	4b88      	ldr	r3, [pc, #544]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 800732c:	69db      	ldr	r3, [r3, #28]
 800732e:	4a87      	ldr	r2, [pc, #540]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 8007330:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007334:	61d3      	str	r3, [r2, #28]
 8007336:	4b85      	ldr	r3, [pc, #532]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 8007338:	69db      	ldr	r3, [r3, #28]
 800733a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800733e:	60bb      	str	r3, [r7, #8]
 8007340:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007342:	2301      	movs	r3, #1
 8007344:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007346:	4b82      	ldr	r3, [pc, #520]	; (8007550 <HAL_RCC_OscConfig+0x4c8>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800734e:	2b00      	cmp	r3, #0
 8007350:	d118      	bne.n	8007384 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007352:	4b7f      	ldr	r3, [pc, #508]	; (8007550 <HAL_RCC_OscConfig+0x4c8>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a7e      	ldr	r2, [pc, #504]	; (8007550 <HAL_RCC_OscConfig+0x4c8>)
 8007358:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800735c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800735e:	f7fb ff7f 	bl	8003260 <HAL_GetTick>
 8007362:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007364:	e008      	b.n	8007378 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007366:	f7fb ff7b 	bl	8003260 <HAL_GetTick>
 800736a:	4602      	mov	r2, r0
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	1ad3      	subs	r3, r2, r3
 8007370:	2b64      	cmp	r3, #100	; 0x64
 8007372:	d901      	bls.n	8007378 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007374:	2303      	movs	r3, #3
 8007376:	e103      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007378:	4b75      	ldr	r3, [pc, #468]	; (8007550 <HAL_RCC_OscConfig+0x4c8>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007380:	2b00      	cmp	r3, #0
 8007382:	d0f0      	beq.n	8007366 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	68db      	ldr	r3, [r3, #12]
 8007388:	2b01      	cmp	r3, #1
 800738a:	d106      	bne.n	800739a <HAL_RCC_OscConfig+0x312>
 800738c:	4b6f      	ldr	r3, [pc, #444]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 800738e:	6a1b      	ldr	r3, [r3, #32]
 8007390:	4a6e      	ldr	r2, [pc, #440]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 8007392:	f043 0301 	orr.w	r3, r3, #1
 8007396:	6213      	str	r3, [r2, #32]
 8007398:	e02d      	b.n	80073f6 <HAL_RCC_OscConfig+0x36e>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	68db      	ldr	r3, [r3, #12]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d10c      	bne.n	80073bc <HAL_RCC_OscConfig+0x334>
 80073a2:	4b6a      	ldr	r3, [pc, #424]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073a4:	6a1b      	ldr	r3, [r3, #32]
 80073a6:	4a69      	ldr	r2, [pc, #420]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073a8:	f023 0301 	bic.w	r3, r3, #1
 80073ac:	6213      	str	r3, [r2, #32]
 80073ae:	4b67      	ldr	r3, [pc, #412]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	4a66      	ldr	r2, [pc, #408]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073b4:	f023 0304 	bic.w	r3, r3, #4
 80073b8:	6213      	str	r3, [r2, #32]
 80073ba:	e01c      	b.n	80073f6 <HAL_RCC_OscConfig+0x36e>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	68db      	ldr	r3, [r3, #12]
 80073c0:	2b05      	cmp	r3, #5
 80073c2:	d10c      	bne.n	80073de <HAL_RCC_OscConfig+0x356>
 80073c4:	4b61      	ldr	r3, [pc, #388]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073c6:	6a1b      	ldr	r3, [r3, #32]
 80073c8:	4a60      	ldr	r2, [pc, #384]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073ca:	f043 0304 	orr.w	r3, r3, #4
 80073ce:	6213      	str	r3, [r2, #32]
 80073d0:	4b5e      	ldr	r3, [pc, #376]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073d2:	6a1b      	ldr	r3, [r3, #32]
 80073d4:	4a5d      	ldr	r2, [pc, #372]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073d6:	f043 0301 	orr.w	r3, r3, #1
 80073da:	6213      	str	r3, [r2, #32]
 80073dc:	e00b      	b.n	80073f6 <HAL_RCC_OscConfig+0x36e>
 80073de:	4b5b      	ldr	r3, [pc, #364]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073e0:	6a1b      	ldr	r3, [r3, #32]
 80073e2:	4a5a      	ldr	r2, [pc, #360]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073e4:	f023 0301 	bic.w	r3, r3, #1
 80073e8:	6213      	str	r3, [r2, #32]
 80073ea:	4b58      	ldr	r3, [pc, #352]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073ec:	6a1b      	ldr	r3, [r3, #32]
 80073ee:	4a57      	ldr	r2, [pc, #348]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80073f0:	f023 0304 	bic.w	r3, r3, #4
 80073f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d015      	beq.n	800742a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073fe:	f7fb ff2f 	bl	8003260 <HAL_GetTick>
 8007402:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007404:	e00a      	b.n	800741c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007406:	f7fb ff2b 	bl	8003260 <HAL_GetTick>
 800740a:	4602      	mov	r2, r0
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	1ad3      	subs	r3, r2, r3
 8007410:	f241 3288 	movw	r2, #5000	; 0x1388
 8007414:	4293      	cmp	r3, r2
 8007416:	d901      	bls.n	800741c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007418:	2303      	movs	r3, #3
 800741a:	e0b1      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800741c:	4b4b      	ldr	r3, [pc, #300]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 800741e:	6a1b      	ldr	r3, [r3, #32]
 8007420:	f003 0302 	and.w	r3, r3, #2
 8007424:	2b00      	cmp	r3, #0
 8007426:	d0ee      	beq.n	8007406 <HAL_RCC_OscConfig+0x37e>
 8007428:	e014      	b.n	8007454 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800742a:	f7fb ff19 	bl	8003260 <HAL_GetTick>
 800742e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007430:	e00a      	b.n	8007448 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007432:	f7fb ff15 	bl	8003260 <HAL_GetTick>
 8007436:	4602      	mov	r2, r0
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007440:	4293      	cmp	r3, r2
 8007442:	d901      	bls.n	8007448 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007444:	2303      	movs	r3, #3
 8007446:	e09b      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007448:	4b40      	ldr	r3, [pc, #256]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 800744a:	6a1b      	ldr	r3, [r3, #32]
 800744c:	f003 0302 	and.w	r3, r3, #2
 8007450:	2b00      	cmp	r3, #0
 8007452:	d1ee      	bne.n	8007432 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007454:	7dfb      	ldrb	r3, [r7, #23]
 8007456:	2b01      	cmp	r3, #1
 8007458:	d105      	bne.n	8007466 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800745a:	4b3c      	ldr	r3, [pc, #240]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 800745c:	69db      	ldr	r3, [r3, #28]
 800745e:	4a3b      	ldr	r2, [pc, #236]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 8007460:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007464:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	69db      	ldr	r3, [r3, #28]
 800746a:	2b00      	cmp	r3, #0
 800746c:	f000 8087 	beq.w	800757e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007470:	4b36      	ldr	r3, [pc, #216]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	f003 030c 	and.w	r3, r3, #12
 8007478:	2b08      	cmp	r3, #8
 800747a:	d061      	beq.n	8007540 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	69db      	ldr	r3, [r3, #28]
 8007480:	2b02      	cmp	r3, #2
 8007482:	d146      	bne.n	8007512 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007484:	4b33      	ldr	r3, [pc, #204]	; (8007554 <HAL_RCC_OscConfig+0x4cc>)
 8007486:	2200      	movs	r2, #0
 8007488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800748a:	f7fb fee9 	bl	8003260 <HAL_GetTick>
 800748e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007490:	e008      	b.n	80074a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007492:	f7fb fee5 	bl	8003260 <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	2b02      	cmp	r3, #2
 800749e:	d901      	bls.n	80074a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80074a0:	2303      	movs	r3, #3
 80074a2:	e06d      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80074a4:	4b29      	ldr	r3, [pc, #164]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1f0      	bne.n	8007492 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6a1b      	ldr	r3, [r3, #32]
 80074b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074b8:	d108      	bne.n	80074cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80074ba:	4b24      	ldr	r3, [pc, #144]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	4921      	ldr	r1, [pc, #132]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80074c8:	4313      	orrs	r3, r2
 80074ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80074cc:	4b1f      	ldr	r3, [pc, #124]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	6a19      	ldr	r1, [r3, #32]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074dc:	430b      	orrs	r3, r1
 80074de:	491b      	ldr	r1, [pc, #108]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 80074e0:	4313      	orrs	r3, r2
 80074e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80074e4:	4b1b      	ldr	r3, [pc, #108]	; (8007554 <HAL_RCC_OscConfig+0x4cc>)
 80074e6:	2201      	movs	r2, #1
 80074e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074ea:	f7fb feb9 	bl	8003260 <HAL_GetTick>
 80074ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80074f0:	e008      	b.n	8007504 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074f2:	f7fb feb5 	bl	8003260 <HAL_GetTick>
 80074f6:	4602      	mov	r2, r0
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	1ad3      	subs	r3, r2, r3
 80074fc:	2b02      	cmp	r3, #2
 80074fe:	d901      	bls.n	8007504 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007500:	2303      	movs	r3, #3
 8007502:	e03d      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007504:	4b11      	ldr	r3, [pc, #68]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800750c:	2b00      	cmp	r3, #0
 800750e:	d0f0      	beq.n	80074f2 <HAL_RCC_OscConfig+0x46a>
 8007510:	e035      	b.n	800757e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007512:	4b10      	ldr	r3, [pc, #64]	; (8007554 <HAL_RCC_OscConfig+0x4cc>)
 8007514:	2200      	movs	r2, #0
 8007516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007518:	f7fb fea2 	bl	8003260 <HAL_GetTick>
 800751c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800751e:	e008      	b.n	8007532 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007520:	f7fb fe9e 	bl	8003260 <HAL_GetTick>
 8007524:	4602      	mov	r2, r0
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	1ad3      	subs	r3, r2, r3
 800752a:	2b02      	cmp	r3, #2
 800752c:	d901      	bls.n	8007532 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800752e:	2303      	movs	r3, #3
 8007530:	e026      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007532:	4b06      	ldr	r3, [pc, #24]	; (800754c <HAL_RCC_OscConfig+0x4c4>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1f0      	bne.n	8007520 <HAL_RCC_OscConfig+0x498>
 800753e:	e01e      	b.n	800757e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	69db      	ldr	r3, [r3, #28]
 8007544:	2b01      	cmp	r3, #1
 8007546:	d107      	bne.n	8007558 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007548:	2301      	movs	r3, #1
 800754a:	e019      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
 800754c:	40021000 	.word	0x40021000
 8007550:	40007000 	.word	0x40007000
 8007554:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007558:	4b0b      	ldr	r3, [pc, #44]	; (8007588 <HAL_RCC_OscConfig+0x500>)
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6a1b      	ldr	r3, [r3, #32]
 8007568:	429a      	cmp	r2, r3
 800756a:	d106      	bne.n	800757a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007576:	429a      	cmp	r2, r3
 8007578:	d001      	beq.n	800757e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e000      	b.n	8007580 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800757e:	2300      	movs	r3, #0
}
 8007580:	4618      	mov	r0, r3
 8007582:	3718      	adds	r7, #24
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}
 8007588:	40021000 	.word	0x40021000

0800758c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d101      	bne.n	80075a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e0d0      	b.n	8007742 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80075a0:	4b6a      	ldr	r3, [pc, #424]	; (800774c <HAL_RCC_ClockConfig+0x1c0>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 0307 	and.w	r3, r3, #7
 80075a8:	683a      	ldr	r2, [r7, #0]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d910      	bls.n	80075d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075ae:	4b67      	ldr	r3, [pc, #412]	; (800774c <HAL_RCC_ClockConfig+0x1c0>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f023 0207 	bic.w	r2, r3, #7
 80075b6:	4965      	ldr	r1, [pc, #404]	; (800774c <HAL_RCC_ClockConfig+0x1c0>)
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075be:	4b63      	ldr	r3, [pc, #396]	; (800774c <HAL_RCC_ClockConfig+0x1c0>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f003 0307 	and.w	r3, r3, #7
 80075c6:	683a      	ldr	r2, [r7, #0]
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d001      	beq.n	80075d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	e0b8      	b.n	8007742 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f003 0302 	and.w	r3, r3, #2
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d020      	beq.n	800761e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f003 0304 	and.w	r3, r3, #4
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d005      	beq.n	80075f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80075e8:	4b59      	ldr	r3, [pc, #356]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	4a58      	ldr	r2, [pc, #352]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 80075ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80075f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 0308 	and.w	r3, r3, #8
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d005      	beq.n	800760c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007600:	4b53      	ldr	r3, [pc, #332]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 8007602:	685b      	ldr	r3, [r3, #4]
 8007604:	4a52      	ldr	r2, [pc, #328]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 8007606:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800760a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800760c:	4b50      	ldr	r3, [pc, #320]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	494d      	ldr	r1, [pc, #308]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 800761a:	4313      	orrs	r3, r2
 800761c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 0301 	and.w	r3, r3, #1
 8007626:	2b00      	cmp	r3, #0
 8007628:	d040      	beq.n	80076ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	2b01      	cmp	r3, #1
 8007630:	d107      	bne.n	8007642 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007632:	4b47      	ldr	r3, [pc, #284]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800763a:	2b00      	cmp	r3, #0
 800763c:	d115      	bne.n	800766a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	e07f      	b.n	8007742 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	685b      	ldr	r3, [r3, #4]
 8007646:	2b02      	cmp	r3, #2
 8007648:	d107      	bne.n	800765a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800764a:	4b41      	ldr	r3, [pc, #260]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007652:	2b00      	cmp	r3, #0
 8007654:	d109      	bne.n	800766a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e073      	b.n	8007742 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800765a:	4b3d      	ldr	r3, [pc, #244]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f003 0302 	and.w	r3, r3, #2
 8007662:	2b00      	cmp	r3, #0
 8007664:	d101      	bne.n	800766a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	e06b      	b.n	8007742 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800766a:	4b39      	ldr	r3, [pc, #228]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 800766c:	685b      	ldr	r3, [r3, #4]
 800766e:	f023 0203 	bic.w	r2, r3, #3
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	4936      	ldr	r1, [pc, #216]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 8007678:	4313      	orrs	r3, r2
 800767a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800767c:	f7fb fdf0 	bl	8003260 <HAL_GetTick>
 8007680:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007682:	e00a      	b.n	800769a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007684:	f7fb fdec 	bl	8003260 <HAL_GetTick>
 8007688:	4602      	mov	r2, r0
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	1ad3      	subs	r3, r2, r3
 800768e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007692:	4293      	cmp	r3, r2
 8007694:	d901      	bls.n	800769a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e053      	b.n	8007742 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800769a:	4b2d      	ldr	r3, [pc, #180]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	f003 020c 	and.w	r2, r3, #12
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	009b      	lsls	r3, r3, #2
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d1eb      	bne.n	8007684 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80076ac:	4b27      	ldr	r3, [pc, #156]	; (800774c <HAL_RCC_ClockConfig+0x1c0>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 0307 	and.w	r3, r3, #7
 80076b4:	683a      	ldr	r2, [r7, #0]
 80076b6:	429a      	cmp	r2, r3
 80076b8:	d210      	bcs.n	80076dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076ba:	4b24      	ldr	r3, [pc, #144]	; (800774c <HAL_RCC_ClockConfig+0x1c0>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f023 0207 	bic.w	r2, r3, #7
 80076c2:	4922      	ldr	r1, [pc, #136]	; (800774c <HAL_RCC_ClockConfig+0x1c0>)
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80076ca:	4b20      	ldr	r3, [pc, #128]	; (800774c <HAL_RCC_ClockConfig+0x1c0>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f003 0307 	and.w	r3, r3, #7
 80076d2:	683a      	ldr	r2, [r7, #0]
 80076d4:	429a      	cmp	r2, r3
 80076d6:	d001      	beq.n	80076dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80076d8:	2301      	movs	r3, #1
 80076da:	e032      	b.n	8007742 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 0304 	and.w	r3, r3, #4
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d008      	beq.n	80076fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80076e8:	4b19      	ldr	r3, [pc, #100]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 80076ea:	685b      	ldr	r3, [r3, #4]
 80076ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	4916      	ldr	r1, [pc, #88]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 80076f6:	4313      	orrs	r3, r2
 80076f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 0308 	and.w	r3, r3, #8
 8007702:	2b00      	cmp	r3, #0
 8007704:	d009      	beq.n	800771a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007706:	4b12      	ldr	r3, [pc, #72]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	691b      	ldr	r3, [r3, #16]
 8007712:	00db      	lsls	r3, r3, #3
 8007714:	490e      	ldr	r1, [pc, #56]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 8007716:	4313      	orrs	r3, r2
 8007718:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800771a:	f000 f821 	bl	8007760 <HAL_RCC_GetSysClockFreq>
 800771e:	4602      	mov	r2, r0
 8007720:	4b0b      	ldr	r3, [pc, #44]	; (8007750 <HAL_RCC_ClockConfig+0x1c4>)
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	091b      	lsrs	r3, r3, #4
 8007726:	f003 030f 	and.w	r3, r3, #15
 800772a:	490a      	ldr	r1, [pc, #40]	; (8007754 <HAL_RCC_ClockConfig+0x1c8>)
 800772c:	5ccb      	ldrb	r3, [r1, r3]
 800772e:	fa22 f303 	lsr.w	r3, r2, r3
 8007732:	4a09      	ldr	r2, [pc, #36]	; (8007758 <HAL_RCC_ClockConfig+0x1cc>)
 8007734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007736:	4b09      	ldr	r3, [pc, #36]	; (800775c <HAL_RCC_ClockConfig+0x1d0>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4618      	mov	r0, r3
 800773c:	f7fb fd4e 	bl	80031dc <HAL_InitTick>

  return HAL_OK;
 8007740:	2300      	movs	r3, #0
}
 8007742:	4618      	mov	r0, r3
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	40022000 	.word	0x40022000
 8007750:	40021000 	.word	0x40021000
 8007754:	0800cca0 	.word	0x0800cca0
 8007758:	20000008 	.word	0x20000008
 800775c:	2000000c 	.word	0x2000000c

08007760 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007760:	b490      	push	{r4, r7}
 8007762:	b08a      	sub	sp, #40	; 0x28
 8007764:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007766:	4b29      	ldr	r3, [pc, #164]	; (800780c <HAL_RCC_GetSysClockFreq+0xac>)
 8007768:	1d3c      	adds	r4, r7, #4
 800776a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800776c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007770:	f240 2301 	movw	r3, #513	; 0x201
 8007774:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007776:	2300      	movs	r3, #0
 8007778:	61fb      	str	r3, [r7, #28]
 800777a:	2300      	movs	r3, #0
 800777c:	61bb      	str	r3, [r7, #24]
 800777e:	2300      	movs	r3, #0
 8007780:	627b      	str	r3, [r7, #36]	; 0x24
 8007782:	2300      	movs	r3, #0
 8007784:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007786:	2300      	movs	r3, #0
 8007788:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800778a:	4b21      	ldr	r3, [pc, #132]	; (8007810 <HAL_RCC_GetSysClockFreq+0xb0>)
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007790:	69fb      	ldr	r3, [r7, #28]
 8007792:	f003 030c 	and.w	r3, r3, #12
 8007796:	2b04      	cmp	r3, #4
 8007798:	d002      	beq.n	80077a0 <HAL_RCC_GetSysClockFreq+0x40>
 800779a:	2b08      	cmp	r3, #8
 800779c:	d003      	beq.n	80077a6 <HAL_RCC_GetSysClockFreq+0x46>
 800779e:	e02b      	b.n	80077f8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80077a0:	4b1c      	ldr	r3, [pc, #112]	; (8007814 <HAL_RCC_GetSysClockFreq+0xb4>)
 80077a2:	623b      	str	r3, [r7, #32]
      break;
 80077a4:	e02b      	b.n	80077fe <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80077a6:	69fb      	ldr	r3, [r7, #28]
 80077a8:	0c9b      	lsrs	r3, r3, #18
 80077aa:	f003 030f 	and.w	r3, r3, #15
 80077ae:	3328      	adds	r3, #40	; 0x28
 80077b0:	443b      	add	r3, r7
 80077b2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80077b6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d012      	beq.n	80077e8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80077c2:	4b13      	ldr	r3, [pc, #76]	; (8007810 <HAL_RCC_GetSysClockFreq+0xb0>)
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	0c5b      	lsrs	r3, r3, #17
 80077c8:	f003 0301 	and.w	r3, r3, #1
 80077cc:	3328      	adds	r3, #40	; 0x28
 80077ce:	443b      	add	r3, r7
 80077d0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80077d4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	4a0e      	ldr	r2, [pc, #56]	; (8007814 <HAL_RCC_GetSysClockFreq+0xb4>)
 80077da:	fb03 f202 	mul.w	r2, r3, r2
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80077e4:	627b      	str	r3, [r7, #36]	; 0x24
 80077e6:	e004      	b.n	80077f2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	4a0b      	ldr	r2, [pc, #44]	; (8007818 <HAL_RCC_GetSysClockFreq+0xb8>)
 80077ec:	fb02 f303 	mul.w	r3, r2, r3
 80077f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80077f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f4:	623b      	str	r3, [r7, #32]
      break;
 80077f6:	e002      	b.n	80077fe <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80077f8:	4b06      	ldr	r3, [pc, #24]	; (8007814 <HAL_RCC_GetSysClockFreq+0xb4>)
 80077fa:	623b      	str	r3, [r7, #32]
      break;
 80077fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80077fe:	6a3b      	ldr	r3, [r7, #32]
}
 8007800:	4618      	mov	r0, r3
 8007802:	3728      	adds	r7, #40	; 0x28
 8007804:	46bd      	mov	sp, r7
 8007806:	bc90      	pop	{r4, r7}
 8007808:	4770      	bx	lr
 800780a:	bf00      	nop
 800780c:	0800cc80 	.word	0x0800cc80
 8007810:	40021000 	.word	0x40021000
 8007814:	007a1200 	.word	0x007a1200
 8007818:	003d0900 	.word	0x003d0900

0800781c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800781c:	b480      	push	{r7}
 800781e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007820:	4b02      	ldr	r3, [pc, #8]	; (800782c <HAL_RCC_GetHCLKFreq+0x10>)
 8007822:	681b      	ldr	r3, [r3, #0]
}
 8007824:	4618      	mov	r0, r3
 8007826:	46bd      	mov	sp, r7
 8007828:	bc80      	pop	{r7}
 800782a:	4770      	bx	lr
 800782c:	20000008 	.word	0x20000008

08007830 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007830:	b580      	push	{r7, lr}
 8007832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007834:	f7ff fff2 	bl	800781c <HAL_RCC_GetHCLKFreq>
 8007838:	4602      	mov	r2, r0
 800783a:	4b05      	ldr	r3, [pc, #20]	; (8007850 <HAL_RCC_GetPCLK1Freq+0x20>)
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	0a1b      	lsrs	r3, r3, #8
 8007840:	f003 0307 	and.w	r3, r3, #7
 8007844:	4903      	ldr	r1, [pc, #12]	; (8007854 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007846:	5ccb      	ldrb	r3, [r1, r3]
 8007848:	fa22 f303 	lsr.w	r3, r2, r3
}
 800784c:	4618      	mov	r0, r3
 800784e:	bd80      	pop	{r7, pc}
 8007850:	40021000 	.word	0x40021000
 8007854:	0800ccb0 	.word	0x0800ccb0

08007858 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800785c:	f7ff ffde 	bl	800781c <HAL_RCC_GetHCLKFreq>
 8007860:	4602      	mov	r2, r0
 8007862:	4b05      	ldr	r3, [pc, #20]	; (8007878 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	0adb      	lsrs	r3, r3, #11
 8007868:	f003 0307 	and.w	r3, r3, #7
 800786c:	4903      	ldr	r1, [pc, #12]	; (800787c <HAL_RCC_GetPCLK2Freq+0x24>)
 800786e:	5ccb      	ldrb	r3, [r1, r3]
 8007870:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007874:	4618      	mov	r0, r3
 8007876:	bd80      	pop	{r7, pc}
 8007878:	40021000 	.word	0x40021000
 800787c:	0800ccb0 	.word	0x0800ccb0

08007880 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007880:	b480      	push	{r7}
 8007882:	b085      	sub	sp, #20
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007888:	4b0a      	ldr	r3, [pc, #40]	; (80078b4 <RCC_Delay+0x34>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a0a      	ldr	r2, [pc, #40]	; (80078b8 <RCC_Delay+0x38>)
 800788e:	fba2 2303 	umull	r2, r3, r2, r3
 8007892:	0a5b      	lsrs	r3, r3, #9
 8007894:	687a      	ldr	r2, [r7, #4]
 8007896:	fb02 f303 	mul.w	r3, r2, r3
 800789a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800789c:	bf00      	nop
  }
  while (Delay --);
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	1e5a      	subs	r2, r3, #1
 80078a2:	60fa      	str	r2, [r7, #12]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d1f9      	bne.n	800789c <RCC_Delay+0x1c>
}
 80078a8:	bf00      	nop
 80078aa:	bf00      	nop
 80078ac:	3714      	adds	r7, #20
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bc80      	pop	{r7}
 80078b2:	4770      	bx	lr
 80078b4:	20000008 	.word	0x20000008
 80078b8:	10624dd3 	.word	0x10624dd3

080078bc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b086      	sub	sp, #24
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80078c4:	2300      	movs	r3, #0
 80078c6:	613b      	str	r3, [r7, #16]
 80078c8:	2300      	movs	r3, #0
 80078ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	f003 0301 	and.w	r3, r3, #1
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d07d      	beq.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80078d8:	2300      	movs	r3, #0
 80078da:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078dc:	4b4f      	ldr	r3, [pc, #316]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80078de:	69db      	ldr	r3, [r3, #28]
 80078e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d10d      	bne.n	8007904 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078e8:	4b4c      	ldr	r3, [pc, #304]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80078ea:	69db      	ldr	r3, [r3, #28]
 80078ec:	4a4b      	ldr	r2, [pc, #300]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80078ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078f2:	61d3      	str	r3, [r2, #28]
 80078f4:	4b49      	ldr	r3, [pc, #292]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80078f6:	69db      	ldr	r3, [r3, #28]
 80078f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078fc:	60bb      	str	r3, [r7, #8]
 80078fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007900:	2301      	movs	r3, #1
 8007902:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007904:	4b46      	ldr	r3, [pc, #280]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800790c:	2b00      	cmp	r3, #0
 800790e:	d118      	bne.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007910:	4b43      	ldr	r3, [pc, #268]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a42      	ldr	r2, [pc, #264]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007916:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800791a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800791c:	f7fb fca0 	bl	8003260 <HAL_GetTick>
 8007920:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007922:	e008      	b.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007924:	f7fb fc9c 	bl	8003260 <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	2b64      	cmp	r3, #100	; 0x64
 8007930:	d901      	bls.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e06d      	b.n	8007a12 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007936:	4b3a      	ldr	r3, [pc, #232]	; (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800793e:	2b00      	cmp	r3, #0
 8007940:	d0f0      	beq.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007942:	4b36      	ldr	r3, [pc, #216]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007944:	6a1b      	ldr	r3, [r3, #32]
 8007946:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800794a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d02e      	beq.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	429a      	cmp	r2, r3
 800795e:	d027      	beq.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007960:	4b2e      	ldr	r3, [pc, #184]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007962:	6a1b      	ldr	r3, [r3, #32]
 8007964:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007968:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800796a:	4b2e      	ldr	r3, [pc, #184]	; (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800796c:	2201      	movs	r2, #1
 800796e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007970:	4b2c      	ldr	r3, [pc, #176]	; (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007972:	2200      	movs	r2, #0
 8007974:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007976:	4a29      	ldr	r2, [pc, #164]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f003 0301 	and.w	r3, r3, #1
 8007982:	2b00      	cmp	r3, #0
 8007984:	d014      	beq.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007986:	f7fb fc6b 	bl	8003260 <HAL_GetTick>
 800798a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800798c:	e00a      	b.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800798e:	f7fb fc67 	bl	8003260 <HAL_GetTick>
 8007992:	4602      	mov	r2, r0
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	1ad3      	subs	r3, r2, r3
 8007998:	f241 3288 	movw	r2, #5000	; 0x1388
 800799c:	4293      	cmp	r3, r2
 800799e:	d901      	bls.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80079a0:	2303      	movs	r3, #3
 80079a2:	e036      	b.n	8007a12 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80079a4:	4b1d      	ldr	r3, [pc, #116]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80079a6:	6a1b      	ldr	r3, [r3, #32]
 80079a8:	f003 0302 	and.w	r3, r3, #2
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d0ee      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80079b0:	4b1a      	ldr	r3, [pc, #104]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80079b2:	6a1b      	ldr	r3, [r3, #32]
 80079b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	4917      	ldr	r1, [pc, #92]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80079be:	4313      	orrs	r3, r2
 80079c0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80079c2:	7dfb      	ldrb	r3, [r7, #23]
 80079c4:	2b01      	cmp	r3, #1
 80079c6:	d105      	bne.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079c8:	4b14      	ldr	r3, [pc, #80]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80079ca:	69db      	ldr	r3, [r3, #28]
 80079cc:	4a13      	ldr	r2, [pc, #76]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80079ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f003 0302 	and.w	r3, r3, #2
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d008      	beq.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80079e0:	4b0e      	ldr	r3, [pc, #56]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	490b      	ldr	r1, [pc, #44]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80079ee:	4313      	orrs	r3, r2
 80079f0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f003 0310 	and.w	r3, r3, #16
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d008      	beq.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80079fe:	4b07      	ldr	r3, [pc, #28]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a00:	685b      	ldr	r3, [r3, #4]
 8007a02:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	4904      	ldr	r1, [pc, #16]	; (8007a1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3718      	adds	r7, #24
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	40021000 	.word	0x40021000
 8007a20:	40007000 	.word	0x40007000
 8007a24:	42420440 	.word	0x42420440

08007a28 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007a28:	b590      	push	{r4, r7, lr}
 8007a2a:	b08d      	sub	sp, #52	; 0x34
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007a30:	4b58      	ldr	r3, [pc, #352]	; (8007b94 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8007a32:	f107 040c 	add.w	r4, r7, #12
 8007a36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007a38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007a3c:	f240 2301 	movw	r3, #513	; 0x201
 8007a40:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8007a42:	2300      	movs	r3, #0
 8007a44:	627b      	str	r3, [r7, #36]	; 0x24
 8007a46:	2300      	movs	r3, #0
 8007a48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	61fb      	str	r3, [r7, #28]
 8007a52:	2300      	movs	r3, #0
 8007a54:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2b10      	cmp	r3, #16
 8007a5a:	d00a      	beq.n	8007a72 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2b10      	cmp	r3, #16
 8007a60:	f200 808e 	bhi.w	8007b80 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d049      	beq.n	8007afe <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d079      	beq.n	8007b64 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8007a70:	e086      	b.n	8007b80 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8007a72:	4b49      	ldr	r3, [pc, #292]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8007a74:	685b      	ldr	r3, [r3, #4]
 8007a76:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8007a78:	4b47      	ldr	r3, [pc, #284]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d07f      	beq.n	8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	0c9b      	lsrs	r3, r3, #18
 8007a88:	f003 030f 	and.w	r3, r3, #15
 8007a8c:	3330      	adds	r3, #48	; 0x30
 8007a8e:	443b      	add	r3, r7
 8007a90:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007a94:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007a96:	69fb      	ldr	r3, [r7, #28]
 8007a98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d017      	beq.n	8007ad0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007aa0:	4b3d      	ldr	r3, [pc, #244]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	0c5b      	lsrs	r3, r3, #17
 8007aa6:	f003 0301 	and.w	r3, r3, #1
 8007aaa:	3330      	adds	r3, #48	; 0x30
 8007aac:	443b      	add	r3, r7
 8007aae:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007ab2:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007ab4:	69fb      	ldr	r3, [r7, #28]
 8007ab6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d00d      	beq.n	8007ada <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007abe:	4a37      	ldr	r2, [pc, #220]	; (8007b9c <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8007ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac2:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ac6:	6a3b      	ldr	r3, [r7, #32]
 8007ac8:	fb02 f303 	mul.w	r3, r2, r3
 8007acc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ace:	e004      	b.n	8007ada <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007ad0:	6a3b      	ldr	r3, [r7, #32]
 8007ad2:	4a33      	ldr	r2, [pc, #204]	; (8007ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8007ad4:	fb02 f303 	mul.w	r3, r2, r3
 8007ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8007ada:	4b2f      	ldr	r3, [pc, #188]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ae2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007ae6:	d102      	bne.n	8007aee <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8007ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aea:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007aec:	e04a      	b.n	8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8007aee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007af0:	005b      	lsls	r3, r3, #1
 8007af2:	4a2c      	ldr	r2, [pc, #176]	; (8007ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8007af4:	fba2 2303 	umull	r2, r3, r2, r3
 8007af8:	085b      	lsrs	r3, r3, #1
 8007afa:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007afc:	e042      	b.n	8007b84 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8007afe:	4b26      	ldr	r3, [pc, #152]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8007b00:	6a1b      	ldr	r3, [r3, #32]
 8007b02:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007b04:	69fb      	ldr	r3, [r7, #28]
 8007b06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b0e:	d108      	bne.n	8007b22 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	f003 0302 	and.w	r3, r3, #2
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d003      	beq.n	8007b22 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8007b1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007b1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b20:	e01f      	b.n	8007b62 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007b22:	69fb      	ldr	r3, [r7, #28]
 8007b24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b2c:	d109      	bne.n	8007b42 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8007b2e:	4b1a      	ldr	r3, [pc, #104]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8007b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b32:	f003 0302 	and.w	r3, r3, #2
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d003      	beq.n	8007b42 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8007b3a:	f649 4340 	movw	r3, #40000	; 0x9c40
 8007b3e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007b40:	e00f      	b.n	8007b62 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b4c:	d11c      	bne.n	8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8007b4e:	4b12      	ldr	r3, [pc, #72]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d016      	beq.n	8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8007b5a:	f24f 4324 	movw	r3, #62500	; 0xf424
 8007b5e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007b60:	e012      	b.n	8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8007b62:	e011      	b.n	8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8007b64:	f7ff fe78 	bl	8007858 <HAL_RCC_GetPCLK2Freq>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	4b0b      	ldr	r3, [pc, #44]	; (8007b98 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	0b9b      	lsrs	r3, r3, #14
 8007b70:	f003 0303 	and.w	r3, r3, #3
 8007b74:	3301      	adds	r3, #1
 8007b76:	005b      	lsls	r3, r3, #1
 8007b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b7c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8007b7e:	e004      	b.n	8007b8a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8007b80:	bf00      	nop
 8007b82:	e002      	b.n	8007b8a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8007b84:	bf00      	nop
 8007b86:	e000      	b.n	8007b8a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8007b88:	bf00      	nop
    }
  }
  return (frequency);
 8007b8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3734      	adds	r7, #52	; 0x34
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd90      	pop	{r4, r7, pc}
 8007b94:	0800cc90 	.word	0x0800cc90
 8007b98:	40021000 	.word	0x40021000
 8007b9c:	007a1200 	.word	0x007a1200
 8007ba0:	003d0900 	.word	0x003d0900
 8007ba4:	aaaaaaab 	.word	0xaaaaaaab

08007ba8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d101      	bne.n	8007bba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e041      	b.n	8007c3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bc0:	b2db      	uxtb	r3, r3
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d106      	bne.n	8007bd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f7fa fc86 	bl	80024e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2202      	movs	r2, #2
 8007bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	3304      	adds	r3, #4
 8007be4:	4619      	mov	r1, r3
 8007be6:	4610      	mov	r0, r2
 8007be8:	f000 ff08 	bl	80089fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2201      	movs	r2, #1
 8007c08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2201      	movs	r2, #1
 8007c30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2201      	movs	r2, #1
 8007c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3708      	adds	r7, #8
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
	...

08007c48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b085      	sub	sp, #20
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d001      	beq.n	8007c60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e03a      	b.n	8007cd6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2202      	movs	r2, #2
 8007c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	68da      	ldr	r2, [r3, #12]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f042 0201 	orr.w	r2, r2, #1
 8007c76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a18      	ldr	r2, [pc, #96]	; (8007ce0 <HAL_TIM_Base_Start_IT+0x98>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d00e      	beq.n	8007ca0 <HAL_TIM_Base_Start_IT+0x58>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c8a:	d009      	beq.n	8007ca0 <HAL_TIM_Base_Start_IT+0x58>
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4a14      	ldr	r2, [pc, #80]	; (8007ce4 <HAL_TIM_Base_Start_IT+0x9c>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d004      	beq.n	8007ca0 <HAL_TIM_Base_Start_IT+0x58>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a13      	ldr	r2, [pc, #76]	; (8007ce8 <HAL_TIM_Base_Start_IT+0xa0>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d111      	bne.n	8007cc4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	689b      	ldr	r3, [r3, #8]
 8007ca6:	f003 0307 	and.w	r3, r3, #7
 8007caa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2b06      	cmp	r3, #6
 8007cb0:	d010      	beq.n	8007cd4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	681a      	ldr	r2, [r3, #0]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f042 0201 	orr.w	r2, r2, #1
 8007cc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cc2:	e007      	b.n	8007cd4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f042 0201 	orr.w	r2, r2, #1
 8007cd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3714      	adds	r7, #20
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bc80      	pop	{r7}
 8007cde:	4770      	bx	lr
 8007ce0:	40012c00 	.word	0x40012c00
 8007ce4:	40000400 	.word	0x40000400
 8007ce8:	40000800 	.word	0x40000800

08007cec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b082      	sub	sp, #8
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d101      	bne.n	8007cfe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e041      	b.n	8007d82 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d106      	bne.n	8007d18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f7fa fb9a 	bl	800244c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2202      	movs	r2, #2
 8007d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	3304      	adds	r3, #4
 8007d28:	4619      	mov	r1, r3
 8007d2a:	4610      	mov	r0, r2
 8007d2c:	f000 fe66 	bl	80089fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3708      	adds	r7, #8
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
	...

08007d8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b084      	sub	sp, #16
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d109      	bne.n	8007db0 <HAL_TIM_PWM_Start+0x24>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007da2:	b2db      	uxtb	r3, r3
 8007da4:	2b01      	cmp	r3, #1
 8007da6:	bf14      	ite	ne
 8007da8:	2301      	movne	r3, #1
 8007daa:	2300      	moveq	r3, #0
 8007dac:	b2db      	uxtb	r3, r3
 8007dae:	e022      	b.n	8007df6 <HAL_TIM_PWM_Start+0x6a>
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	2b04      	cmp	r3, #4
 8007db4:	d109      	bne.n	8007dca <HAL_TIM_PWM_Start+0x3e>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007dbc:	b2db      	uxtb	r3, r3
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	bf14      	ite	ne
 8007dc2:	2301      	movne	r3, #1
 8007dc4:	2300      	moveq	r3, #0
 8007dc6:	b2db      	uxtb	r3, r3
 8007dc8:	e015      	b.n	8007df6 <HAL_TIM_PWM_Start+0x6a>
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	2b08      	cmp	r3, #8
 8007dce:	d109      	bne.n	8007de4 <HAL_TIM_PWM_Start+0x58>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	bf14      	ite	ne
 8007ddc:	2301      	movne	r3, #1
 8007dde:	2300      	moveq	r3, #0
 8007de0:	b2db      	uxtb	r3, r3
 8007de2:	e008      	b.n	8007df6 <HAL_TIM_PWM_Start+0x6a>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007dea:	b2db      	uxtb	r3, r3
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	bf14      	ite	ne
 8007df0:	2301      	movne	r3, #1
 8007df2:	2300      	moveq	r3, #0
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d001      	beq.n	8007dfe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	e05e      	b.n	8007ebc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d104      	bne.n	8007e0e <HAL_TIM_PWM_Start+0x82>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2202      	movs	r2, #2
 8007e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e0c:	e013      	b.n	8007e36 <HAL_TIM_PWM_Start+0xaa>
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	2b04      	cmp	r3, #4
 8007e12:	d104      	bne.n	8007e1e <HAL_TIM_PWM_Start+0x92>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2202      	movs	r2, #2
 8007e18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e1c:	e00b      	b.n	8007e36 <HAL_TIM_PWM_Start+0xaa>
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	2b08      	cmp	r3, #8
 8007e22:	d104      	bne.n	8007e2e <HAL_TIM_PWM_Start+0xa2>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2202      	movs	r2, #2
 8007e28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e2c:	e003      	b.n	8007e36 <HAL_TIM_PWM_Start+0xaa>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2202      	movs	r2, #2
 8007e32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	6839      	ldr	r1, [r7, #0]
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f001 f9dd 	bl	80091fe <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a1e      	ldr	r2, [pc, #120]	; (8007ec4 <HAL_TIM_PWM_Start+0x138>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d107      	bne.n	8007e5e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007e5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a18      	ldr	r2, [pc, #96]	; (8007ec4 <HAL_TIM_PWM_Start+0x138>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d00e      	beq.n	8007e86 <HAL_TIM_PWM_Start+0xfa>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e70:	d009      	beq.n	8007e86 <HAL_TIM_PWM_Start+0xfa>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a14      	ldr	r2, [pc, #80]	; (8007ec8 <HAL_TIM_PWM_Start+0x13c>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d004      	beq.n	8007e86 <HAL_TIM_PWM_Start+0xfa>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a12      	ldr	r2, [pc, #72]	; (8007ecc <HAL_TIM_PWM_Start+0x140>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d111      	bne.n	8007eaa <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	689b      	ldr	r3, [r3, #8]
 8007e8c:	f003 0307 	and.w	r3, r3, #7
 8007e90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2b06      	cmp	r3, #6
 8007e96:	d010      	beq.n	8007eba <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f042 0201 	orr.w	r2, r2, #1
 8007ea6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ea8:	e007      	b.n	8007eba <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f042 0201 	orr.w	r2, r2, #1
 8007eb8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007eba:	2300      	movs	r3, #0
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}
 8007ec4:	40012c00 	.word	0x40012c00
 8007ec8:	40000400 	.word	0x40000400
 8007ecc:	40000800 	.word	0x40000800

08007ed0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b082      	sub	sp, #8
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d101      	bne.n	8007ee2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	e041      	b.n	8007f66 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d106      	bne.n	8007efc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 f839 	bl	8007f6e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2202      	movs	r2, #2
 8007f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	3304      	adds	r3, #4
 8007f0c:	4619      	mov	r1, r3
 8007f0e:	4610      	mov	r0, r2
 8007f10:	f000 fd74 	bl	80089fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2201      	movs	r2, #1
 8007f18:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2201      	movs	r2, #1
 8007f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2201      	movs	r2, #1
 8007f28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2201      	movs	r2, #1
 8007f30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2201      	movs	r2, #1
 8007f40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2201      	movs	r2, #1
 8007f48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2201      	movs	r2, #1
 8007f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3708      	adds	r7, #8
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}

08007f6e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007f6e:	b480      	push	{r7}
 8007f70:	b083      	sub	sp, #12
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007f76:	bf00      	nop
 8007f78:	370c      	adds	r7, #12
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bc80      	pop	{r7}
 8007f7e:	4770      	bx	lr

08007f80 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b086      	sub	sp, #24
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	60f8      	str	r0, [r7, #12]
 8007f88:	60b9      	str	r1, [r7, #8]
 8007f8a:	607a      	str	r2, [r7, #4]
 8007f8c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d104      	bne.n	8007f9e <HAL_TIM_IC_Start_DMA+0x1e>
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f9a:	b2db      	uxtb	r3, r3
 8007f9c:	e013      	b.n	8007fc6 <HAL_TIM_IC_Start_DMA+0x46>
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	2b04      	cmp	r3, #4
 8007fa2:	d104      	bne.n	8007fae <HAL_TIM_IC_Start_DMA+0x2e>
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	e00b      	b.n	8007fc6 <HAL_TIM_IC_Start_DMA+0x46>
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	2b08      	cmp	r3, #8
 8007fb2:	d104      	bne.n	8007fbe <HAL_TIM_IC_Start_DMA+0x3e>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	e003      	b.n	8007fc6 <HAL_TIM_IC_Start_DMA+0x46>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	75fb      	strb	r3, [r7, #23]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d104      	bne.n	8007fd8 <HAL_TIM_IC_Start_DMA+0x58>
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	e013      	b.n	8008000 <HAL_TIM_IC_Start_DMA+0x80>
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	2b04      	cmp	r3, #4
 8007fdc:	d104      	bne.n	8007fe8 <HAL_TIM_IC_Start_DMA+0x68>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	e00b      	b.n	8008000 <HAL_TIM_IC_Start_DMA+0x80>
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	2b08      	cmp	r3, #8
 8007fec:	d104      	bne.n	8007ff8 <HAL_TIM_IC_Start_DMA+0x78>
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	e003      	b.n	8008000 <HAL_TIM_IC_Start_DMA+0x80>
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007ffe:	b2db      	uxtb	r3, r3
 8008000:	75bb      	strb	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8008002:	7dfb      	ldrb	r3, [r7, #23]
 8008004:	2b02      	cmp	r3, #2
 8008006:	d002      	beq.n	800800e <HAL_TIM_IC_Start_DMA+0x8e>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8008008:	7dbb      	ldrb	r3, [r7, #22]
 800800a:	2b02      	cmp	r3, #2
 800800c:	d101      	bne.n	8008012 <HAL_TIM_IC_Start_DMA+0x92>
  {
    return HAL_BUSY;
 800800e:	2302      	movs	r3, #2
 8008010:	e130      	b.n	8008274 <HAL_TIM_IC_Start_DMA+0x2f4>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8008012:	7dfb      	ldrb	r3, [r7, #23]
 8008014:	2b01      	cmp	r3, #1
 8008016:	d143      	bne.n	80080a0 <HAL_TIM_IC_Start_DMA+0x120>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8008018:	7dbb      	ldrb	r3, [r7, #22]
 800801a:	2b01      	cmp	r3, #1
 800801c:	d140      	bne.n	80080a0 <HAL_TIM_IC_Start_DMA+0x120>
  {
    if ((pData == NULL) && (Length > 0U))
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d104      	bne.n	800802e <HAL_TIM_IC_Start_DMA+0xae>
 8008024:	887b      	ldrh	r3, [r7, #2]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d001      	beq.n	800802e <HAL_TIM_IC_Start_DMA+0xae>
    {
      return HAL_ERROR;
 800802a:	2301      	movs	r3, #1
 800802c:	e122      	b.n	8008274 <HAL_TIM_IC_Start_DMA+0x2f4>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d104      	bne.n	800803e <HAL_TIM_IC_Start_DMA+0xbe>
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2202      	movs	r2, #2
 8008038:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800803c:	e013      	b.n	8008066 <HAL_TIM_IC_Start_DMA+0xe6>
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	2b04      	cmp	r3, #4
 8008042:	d104      	bne.n	800804e <HAL_TIM_IC_Start_DMA+0xce>
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2202      	movs	r2, #2
 8008048:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800804c:	e00b      	b.n	8008066 <HAL_TIM_IC_Start_DMA+0xe6>
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	2b08      	cmp	r3, #8
 8008052:	d104      	bne.n	800805e <HAL_TIM_IC_Start_DMA+0xde>
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2202      	movs	r2, #2
 8008058:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800805c:	e003      	b.n	8008066 <HAL_TIM_IC_Start_DMA+0xe6>
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2202      	movs	r2, #2
 8008062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d104      	bne.n	8008076 <HAL_TIM_IC_Start_DMA+0xf6>
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	2202      	movs	r2, #2
 8008070:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    if ((pData == NULL) && (Length > 0U))
 8008074:	e016      	b.n	80080a4 <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	2b04      	cmp	r3, #4
 800807a:	d104      	bne.n	8008086 <HAL_TIM_IC_Start_DMA+0x106>
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2202      	movs	r2, #2
 8008080:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    if ((pData == NULL) && (Length > 0U))
 8008084:	e00e      	b.n	80080a4 <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	2b08      	cmp	r3, #8
 800808a:	d104      	bne.n	8008096 <HAL_TIM_IC_Start_DMA+0x116>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2202      	movs	r2, #2
 8008090:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 8008094:	e006      	b.n	80080a4 <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2202      	movs	r2, #2
 800809a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 800809e:	e001      	b.n	80080a4 <HAL_TIM_IC_Start_DMA+0x124>
    }
  }
  else
  {
    return HAL_ERROR;
 80080a0:	2301      	movs	r3, #1
 80080a2:	e0e7      	b.n	8008274 <HAL_TIM_IC_Start_DMA+0x2f4>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2201      	movs	r2, #1
 80080aa:	68b9      	ldr	r1, [r7, #8]
 80080ac:	4618      	mov	r0, r3
 80080ae:	f001 f8a6 	bl	80091fe <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a71      	ldr	r2, [pc, #452]	; (800827c <HAL_TIM_IC_Start_DMA+0x2fc>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d00e      	beq.n	80080da <HAL_TIM_IC_Start_DMA+0x15a>
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080c4:	d009      	beq.n	80080da <HAL_TIM_IC_Start_DMA+0x15a>
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a6d      	ldr	r2, [pc, #436]	; (8008280 <HAL_TIM_IC_Start_DMA+0x300>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d004      	beq.n	80080da <HAL_TIM_IC_Start_DMA+0x15a>
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a6b      	ldr	r2, [pc, #428]	; (8008284 <HAL_TIM_IC_Start_DMA+0x304>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d111      	bne.n	80080fe <HAL_TIM_IC_Start_DMA+0x17e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	f003 0307 	and.w	r3, r3, #7
 80080e4:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	2b06      	cmp	r3, #6
 80080ea:	d010      	beq.n	800810e <HAL_TIM_IC_Start_DMA+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681a      	ldr	r2, [r3, #0]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f042 0201 	orr.w	r2, r2, #1
 80080fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080fc:	e007      	b.n	800810e <HAL_TIM_IC_Start_DMA+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f042 0201 	orr.w	r2, r2, #1
 800810c:	601a      	str	r2, [r3, #0]
  }

  switch (Channel)
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	2b0c      	cmp	r3, #12
 8008112:	f200 80ad 	bhi.w	8008270 <HAL_TIM_IC_Start_DMA+0x2f0>
 8008116:	a201      	add	r2, pc, #4	; (adr r2, 800811c <HAL_TIM_IC_Start_DMA+0x19c>)
 8008118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800811c:	08008151 	.word	0x08008151
 8008120:	08008271 	.word	0x08008271
 8008124:	08008271 	.word	0x08008271
 8008128:	08008271 	.word	0x08008271
 800812c:	08008199 	.word	0x08008199
 8008130:	08008271 	.word	0x08008271
 8008134:	08008271 	.word	0x08008271
 8008138:	08008271 	.word	0x08008271
 800813c:	080081e1 	.word	0x080081e1
 8008140:	08008271 	.word	0x08008271
 8008144:	08008271 	.word	0x08008271
 8008148:	08008271 	.word	0x08008271
 800814c:	08008229 	.word	0x08008229
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008154:	4a4c      	ldr	r2, [pc, #304]	; (8008288 <HAL_TIM_IC_Start_DMA+0x308>)
 8008156:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800815c:	4a4b      	ldr	r2, [pc, #300]	; (800828c <HAL_TIM_IC_Start_DMA+0x30c>)
 800815e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008164:	4a4a      	ldr	r2, [pc, #296]	; (8008290 <HAL_TIM_IC_Start_DMA+0x310>)
 8008166:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	3334      	adds	r3, #52	; 0x34
 8008172:	4619      	mov	r1, r3
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	887b      	ldrh	r3, [r7, #2]
 8008178:	f7fb ff02 	bl	8003f80 <HAL_DMA_Start_IT>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d001      	beq.n	8008186 <HAL_TIM_IC_Start_DMA+0x206>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008182:	2301      	movs	r3, #1
 8008184:	e076      	b.n	8008274 <HAL_TIM_IC_Start_DMA+0x2f4>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	68da      	ldr	r2, [r3, #12]
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008194:	60da      	str	r2, [r3, #12]
      break;
 8008196:	e06c      	b.n	8008272 <HAL_TIM_IC_Start_DMA+0x2f2>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800819c:	4a3a      	ldr	r2, [pc, #232]	; (8008288 <HAL_TIM_IC_Start_DMA+0x308>)
 800819e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a4:	4a39      	ldr	r2, [pc, #228]	; (800828c <HAL_TIM_IC_Start_DMA+0x30c>)
 80081a6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ac:	4a38      	ldr	r2, [pc, #224]	; (8008290 <HAL_TIM_IC_Start_DMA+0x310>)
 80081ae:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	3338      	adds	r3, #56	; 0x38
 80081ba:	4619      	mov	r1, r3
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	887b      	ldrh	r3, [r7, #2]
 80081c0:	f7fb fede 	bl	8003f80 <HAL_DMA_Start_IT>
 80081c4:	4603      	mov	r3, r0
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d001      	beq.n	80081ce <HAL_TIM_IC_Start_DMA+0x24e>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	e052      	b.n	8008274 <HAL_TIM_IC_Start_DMA+0x2f4>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	68da      	ldr	r2, [r3, #12]
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80081dc:	60da      	str	r2, [r3, #12]
      break;
 80081de:	e048      	b.n	8008272 <HAL_TIM_IC_Start_DMA+0x2f2>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081e4:	4a28      	ldr	r2, [pc, #160]	; (8008288 <HAL_TIM_IC_Start_DMA+0x308>)
 80081e6:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ec:	4a27      	ldr	r2, [pc, #156]	; (800828c <HAL_TIM_IC_Start_DMA+0x30c>)
 80081ee:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081f4:	4a26      	ldr	r2, [pc, #152]	; (8008290 <HAL_TIM_IC_Start_DMA+0x310>)
 80081f6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	333c      	adds	r3, #60	; 0x3c
 8008202:	4619      	mov	r1, r3
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	887b      	ldrh	r3, [r7, #2]
 8008208:	f7fb feba 	bl	8003f80 <HAL_DMA_Start_IT>
 800820c:	4603      	mov	r3, r0
 800820e:	2b00      	cmp	r3, #0
 8008210:	d001      	beq.n	8008216 <HAL_TIM_IC_Start_DMA+0x296>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008212:	2301      	movs	r3, #1
 8008214:	e02e      	b.n	8008274 <HAL_TIM_IC_Start_DMA+0x2f4>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	68da      	ldr	r2, [r3, #12]
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008224:	60da      	str	r2, [r3, #12]
      break;
 8008226:	e024      	b.n	8008272 <HAL_TIM_IC_Start_DMA+0x2f2>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800822c:	4a16      	ldr	r2, [pc, #88]	; (8008288 <HAL_TIM_IC_Start_DMA+0x308>)
 800822e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008234:	4a15      	ldr	r2, [pc, #84]	; (800828c <HAL_TIM_IC_Start_DMA+0x30c>)
 8008236:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800823c:	4a14      	ldr	r2, [pc, #80]	; (8008290 <HAL_TIM_IC_Start_DMA+0x310>)
 800823e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	3340      	adds	r3, #64	; 0x40
 800824a:	4619      	mov	r1, r3
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	887b      	ldrh	r3, [r7, #2]
 8008250:	f7fb fe96 	bl	8003f80 <HAL_DMA_Start_IT>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d001      	beq.n	800825e <HAL_TIM_IC_Start_DMA+0x2de>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e00a      	b.n	8008274 <HAL_TIM_IC_Start_DMA+0x2f4>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	68da      	ldr	r2, [r3, #12]
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800826c:	60da      	str	r2, [r3, #12]
      break;
 800826e:	e000      	b.n	8008272 <HAL_TIM_IC_Start_DMA+0x2f2>
    }

    default:
      break;
 8008270:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008272:	2300      	movs	r3, #0
}
 8008274:	4618      	mov	r0, r3
 8008276:	3718      	adds	r7, #24
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}
 800827c:	40012c00 	.word	0x40012c00
 8008280:	40000400 	.word	0x40000400
 8008284:	40000800 	.word	0x40000800
 8008288:	080088cb 	.word	0x080088cb
 800828c:	08008993 	.word	0x08008993
 8008290:	08008839 	.word	0x08008839

08008294 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	f003 0302 	and.w	r3, r3, #2
 80082a6:	2b02      	cmp	r3, #2
 80082a8:	d122      	bne.n	80082f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	f003 0302 	and.w	r3, r3, #2
 80082b4:	2b02      	cmp	r3, #2
 80082b6:	d11b      	bne.n	80082f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f06f 0202 	mvn.w	r2, #2
 80082c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2201      	movs	r2, #1
 80082c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	699b      	ldr	r3, [r3, #24]
 80082ce:	f003 0303 	and.w	r3, r3, #3
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d003      	beq.n	80082de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f7f9 fe6a 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 80082dc:	e005      	b.n	80082ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f000 fa7d 	bl	80087de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f000 fa8c 	bl	8008802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2200      	movs	r2, #0
 80082ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	691b      	ldr	r3, [r3, #16]
 80082f6:	f003 0304 	and.w	r3, r3, #4
 80082fa:	2b04      	cmp	r3, #4
 80082fc:	d122      	bne.n	8008344 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	68db      	ldr	r3, [r3, #12]
 8008304:	f003 0304 	and.w	r3, r3, #4
 8008308:	2b04      	cmp	r3, #4
 800830a:	d11b      	bne.n	8008344 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f06f 0204 	mvn.w	r2, #4
 8008314:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2202      	movs	r2, #2
 800831a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	699b      	ldr	r3, [r3, #24]
 8008322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008326:	2b00      	cmp	r3, #0
 8008328:	d003      	beq.n	8008332 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f7f9 fe40 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 8008330:	e005      	b.n	800833e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 fa53 	bl	80087de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f000 fa62 	bl	8008802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	691b      	ldr	r3, [r3, #16]
 800834a:	f003 0308 	and.w	r3, r3, #8
 800834e:	2b08      	cmp	r3, #8
 8008350:	d122      	bne.n	8008398 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	68db      	ldr	r3, [r3, #12]
 8008358:	f003 0308 	and.w	r3, r3, #8
 800835c:	2b08      	cmp	r3, #8
 800835e:	d11b      	bne.n	8008398 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f06f 0208 	mvn.w	r2, #8
 8008368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2204      	movs	r2, #4
 800836e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	69db      	ldr	r3, [r3, #28]
 8008376:	f003 0303 	and.w	r3, r3, #3
 800837a:	2b00      	cmp	r3, #0
 800837c:	d003      	beq.n	8008386 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f7f9 fe16 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 8008384:	e005      	b.n	8008392 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008386:	6878      	ldr	r0, [r7, #4]
 8008388:	f000 fa29 	bl	80087de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f000 fa38 	bl	8008802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	691b      	ldr	r3, [r3, #16]
 800839e:	f003 0310 	and.w	r3, r3, #16
 80083a2:	2b10      	cmp	r3, #16
 80083a4:	d122      	bne.n	80083ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	68db      	ldr	r3, [r3, #12]
 80083ac:	f003 0310 	and.w	r3, r3, #16
 80083b0:	2b10      	cmp	r3, #16
 80083b2:	d11b      	bne.n	80083ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f06f 0210 	mvn.w	r2, #16
 80083bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2208      	movs	r2, #8
 80083c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	69db      	ldr	r3, [r3, #28]
 80083ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d003      	beq.n	80083da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f7f9 fdec 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
 80083d8:	e005      	b.n	80083e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 f9ff 	bl	80087de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 fa0e 	bl	8008802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	691b      	ldr	r3, [r3, #16]
 80083f2:	f003 0301 	and.w	r3, r3, #1
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d10e      	bne.n	8008418 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	68db      	ldr	r3, [r3, #12]
 8008400:	f003 0301 	and.w	r3, r3, #1
 8008404:	2b01      	cmp	r3, #1
 8008406:	d107      	bne.n	8008418 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f06f 0201 	mvn.w	r2, #1
 8008410:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f000 f9da 	bl	80087cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	691b      	ldr	r3, [r3, #16]
 800841e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008422:	2b80      	cmp	r3, #128	; 0x80
 8008424:	d10e      	bne.n	8008444 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	68db      	ldr	r3, [r3, #12]
 800842c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008430:	2b80      	cmp	r3, #128	; 0x80
 8008432:	d107      	bne.n	8008444 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800843c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 ffba 	bl	80093b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800844e:	2b40      	cmp	r3, #64	; 0x40
 8008450:	d10e      	bne.n	8008470 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800845c:	2b40      	cmp	r3, #64	; 0x40
 800845e:	d107      	bne.n	8008470 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 f9d2 	bl	8008814 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	691b      	ldr	r3, [r3, #16]
 8008476:	f003 0320 	and.w	r3, r3, #32
 800847a:	2b20      	cmp	r3, #32
 800847c:	d10e      	bne.n	800849c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	68db      	ldr	r3, [r3, #12]
 8008484:	f003 0320 	and.w	r3, r3, #32
 8008488:	2b20      	cmp	r3, #32
 800848a:	d107      	bne.n	800849c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f06f 0220 	mvn.w	r2, #32
 8008494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 ff85 	bl	80093a6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800849c:	bf00      	nop
 800849e:	3708      	adds	r7, #8
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b084      	sub	sp, #16
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	60b9      	str	r1, [r7, #8]
 80084ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084b6:	2b01      	cmp	r3, #1
 80084b8:	d101      	bne.n	80084be <HAL_TIM_IC_ConfigChannel+0x1a>
 80084ba:	2302      	movs	r3, #2
 80084bc:	e082      	b.n	80085c4 <HAL_TIM_IC_ConfigChannel+0x120>
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	2201      	movs	r2, #1
 80084c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d11b      	bne.n	8008504 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6818      	ldr	r0, [r3, #0]
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	6819      	ldr	r1, [r3, #0]
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	685a      	ldr	r2, [r3, #4]
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	f000 fd06 	bl	8008eec <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	699a      	ldr	r2, [r3, #24]
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f022 020c 	bic.w	r2, r2, #12
 80084ee:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	6999      	ldr	r1, [r3, #24]
 80084f6:	68bb      	ldr	r3, [r7, #8]
 80084f8:	689a      	ldr	r2, [r3, #8]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	430a      	orrs	r2, r1
 8008500:	619a      	str	r2, [r3, #24]
 8008502:	e05a      	b.n	80085ba <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2b04      	cmp	r3, #4
 8008508:	d11c      	bne.n	8008544 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	6818      	ldr	r0, [r3, #0]
 800850e:	68bb      	ldr	r3, [r7, #8]
 8008510:	6819      	ldr	r1, [r3, #0]
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	685a      	ldr	r2, [r3, #4]
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	68db      	ldr	r3, [r3, #12]
 800851a:	f000 fd6f 	bl	8008ffc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	699a      	ldr	r2, [r3, #24]
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800852c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	6999      	ldr	r1, [r3, #24]
 8008534:	68bb      	ldr	r3, [r7, #8]
 8008536:	689b      	ldr	r3, [r3, #8]
 8008538:	021a      	lsls	r2, r3, #8
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	430a      	orrs	r2, r1
 8008540:	619a      	str	r2, [r3, #24]
 8008542:	e03a      	b.n	80085ba <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2b08      	cmp	r3, #8
 8008548:	d11b      	bne.n	8008582 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	6818      	ldr	r0, [r3, #0]
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	6819      	ldr	r1, [r3, #0]
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	685a      	ldr	r2, [r3, #4]
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	68db      	ldr	r3, [r3, #12]
 800855a:	f000 fdba 	bl	80090d2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	69da      	ldr	r2, [r3, #28]
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f022 020c 	bic.w	r2, r2, #12
 800856c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	69d9      	ldr	r1, [r3, #28]
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	689a      	ldr	r2, [r3, #8]
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	430a      	orrs	r2, r1
 800857e:	61da      	str	r2, [r3, #28]
 8008580:	e01b      	b.n	80085ba <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6818      	ldr	r0, [r3, #0]
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	6819      	ldr	r1, [r3, #0]
 800858a:	68bb      	ldr	r3, [r7, #8]
 800858c:	685a      	ldr	r2, [r3, #4]
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	68db      	ldr	r3, [r3, #12]
 8008592:	f000 fdd9 	bl	8009148 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	69da      	ldr	r2, [r3, #28]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80085a4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	69d9      	ldr	r1, [r3, #28]
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	689b      	ldr	r3, [r3, #8]
 80085b0:	021a      	lsls	r2, r3, #8
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	430a      	orrs	r2, r1
 80085b8:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	2200      	movs	r2, #0
 80085be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80085c2:	2300      	movs	r3, #0
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3710      	adds	r7, #16
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b084      	sub	sp, #16
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	60f8      	str	r0, [r7, #12]
 80085d4:	60b9      	str	r1, [r7, #8]
 80085d6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d101      	bne.n	80085e6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80085e2:	2302      	movs	r3, #2
 80085e4:	e0ac      	b.n	8008740 <HAL_TIM_PWM_ConfigChannel+0x174>
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2201      	movs	r2, #1
 80085ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2b0c      	cmp	r3, #12
 80085f2:	f200 809f 	bhi.w	8008734 <HAL_TIM_PWM_ConfigChannel+0x168>
 80085f6:	a201      	add	r2, pc, #4	; (adr r2, 80085fc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80085f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085fc:	08008631 	.word	0x08008631
 8008600:	08008735 	.word	0x08008735
 8008604:	08008735 	.word	0x08008735
 8008608:	08008735 	.word	0x08008735
 800860c:	08008671 	.word	0x08008671
 8008610:	08008735 	.word	0x08008735
 8008614:	08008735 	.word	0x08008735
 8008618:	08008735 	.word	0x08008735
 800861c:	080086b3 	.word	0x080086b3
 8008620:	08008735 	.word	0x08008735
 8008624:	08008735 	.word	0x08008735
 8008628:	08008735 	.word	0x08008735
 800862c:	080086f3 	.word	0x080086f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	68b9      	ldr	r1, [r7, #8]
 8008636:	4618      	mov	r0, r3
 8008638:	f000 fa42 	bl	8008ac0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	699a      	ldr	r2, [r3, #24]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f042 0208 	orr.w	r2, r2, #8
 800864a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	699a      	ldr	r2, [r3, #24]
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	f022 0204 	bic.w	r2, r2, #4
 800865a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	6999      	ldr	r1, [r3, #24]
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	691a      	ldr	r2, [r3, #16]
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	430a      	orrs	r2, r1
 800866c:	619a      	str	r2, [r3, #24]
      break;
 800866e:	e062      	b.n	8008736 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	68b9      	ldr	r1, [r7, #8]
 8008676:	4618      	mov	r0, r3
 8008678:	f000 fa88 	bl	8008b8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	699a      	ldr	r2, [r3, #24]
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800868a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	699a      	ldr	r2, [r3, #24]
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800869a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	6999      	ldr	r1, [r3, #24]
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	691b      	ldr	r3, [r3, #16]
 80086a6:	021a      	lsls	r2, r3, #8
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	430a      	orrs	r2, r1
 80086ae:	619a      	str	r2, [r3, #24]
      break;
 80086b0:	e041      	b.n	8008736 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	68b9      	ldr	r1, [r7, #8]
 80086b8:	4618      	mov	r0, r3
 80086ba:	f000 fad1 	bl	8008c60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	69da      	ldr	r2, [r3, #28]
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f042 0208 	orr.w	r2, r2, #8
 80086cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	69da      	ldr	r2, [r3, #28]
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f022 0204 	bic.w	r2, r2, #4
 80086dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	69d9      	ldr	r1, [r3, #28]
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	691a      	ldr	r2, [r3, #16]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	430a      	orrs	r2, r1
 80086ee:	61da      	str	r2, [r3, #28]
      break;
 80086f0:	e021      	b.n	8008736 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	68b9      	ldr	r1, [r7, #8]
 80086f8:	4618      	mov	r0, r3
 80086fa:	f000 fb1b 	bl	8008d34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	69da      	ldr	r2, [r3, #28]
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800870c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	69da      	ldr	r2, [r3, #28]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800871c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	69d9      	ldr	r1, [r3, #28]
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	691b      	ldr	r3, [r3, #16]
 8008728:	021a      	lsls	r2, r3, #8
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	430a      	orrs	r2, r1
 8008730:	61da      	str	r2, [r3, #28]
      break;
 8008732:	e000      	b.n	8008736 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8008734:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2200      	movs	r2, #0
 800873a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800873e:	2300      	movs	r3, #0
}
 8008740:	4618      	mov	r0, r3
 8008742:	3710      	adds	r7, #16
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}

08008748 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b082      	sub	sp, #8
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
 8008750:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008758:	2b01      	cmp	r3, #1
 800875a:	d101      	bne.n	8008760 <HAL_TIM_SlaveConfigSynchro+0x18>
 800875c:	2302      	movs	r3, #2
 800875e:	e031      	b.n	80087c4 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2201      	movs	r2, #1
 8008764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2202      	movs	r2, #2
 800876c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8008770:	6839      	ldr	r1, [r7, #0]
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 fb2c 	bl	8008dd0 <TIM_SlaveTimer_SetConfig>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d009      	beq.n	8008792 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2201      	movs	r2, #1
 8008782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2200      	movs	r2, #0
 800878a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e018      	b.n	80087c4 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	68da      	ldr	r2, [r3, #12]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087a0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	68da      	ldr	r2, [r3, #12]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80087b0:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2201      	movs	r2, #1
 80087b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80087c2:	2300      	movs	r3, #0
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	3708      	adds	r7, #8
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b083      	sub	sp, #12
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80087d4:	bf00      	nop
 80087d6:	370c      	adds	r7, #12
 80087d8:	46bd      	mov	sp, r7
 80087da:	bc80      	pop	{r7}
 80087dc:	4770      	bx	lr

080087de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087de:	b480      	push	{r7}
 80087e0:	b083      	sub	sp, #12
 80087e2:	af00      	add	r7, sp, #0
 80087e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80087e6:	bf00      	nop
 80087e8:	370c      	adds	r7, #12
 80087ea:	46bd      	mov	sp, r7
 80087ec:	bc80      	pop	{r7}
 80087ee:	4770      	bx	lr

080087f0 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80087f0:	b480      	push	{r7}
 80087f2:	b083      	sub	sp, #12
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80087f8:	bf00      	nop
 80087fa:	370c      	adds	r7, #12
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bc80      	pop	{r7}
 8008800:	4770      	bx	lr

08008802 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008802:	b480      	push	{r7}
 8008804:	b083      	sub	sp, #12
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800880a:	bf00      	nop
 800880c:	370c      	adds	r7, #12
 800880e:	46bd      	mov	sp, r7
 8008810:	bc80      	pop	{r7}
 8008812:	4770      	bx	lr

08008814 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008814:	b480      	push	{r7}
 8008816:	b083      	sub	sp, #12
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800881c:	bf00      	nop
 800881e:	370c      	adds	r7, #12
 8008820:	46bd      	mov	sp, r7
 8008822:	bc80      	pop	{r7}
 8008824:	4770      	bx	lr

08008826 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008826:	b480      	push	{r7}
 8008828:	b083      	sub	sp, #12
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800882e:	bf00      	nop
 8008830:	370c      	adds	r7, #12
 8008832:	46bd      	mov	sp, r7
 8008834:	bc80      	pop	{r7}
 8008836:	4770      	bx	lr

08008838 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008844:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	429a      	cmp	r2, r3
 800884e:	d107      	bne.n	8008860 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	2201      	movs	r2, #1
 8008854:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	2201      	movs	r2, #1
 800885a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800885e:	e02a      	b.n	80088b6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008864:	687a      	ldr	r2, [r7, #4]
 8008866:	429a      	cmp	r2, r3
 8008868:	d107      	bne.n	800887a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2202      	movs	r2, #2
 800886e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2201      	movs	r2, #1
 8008874:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008878:	e01d      	b.n	80088b6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	429a      	cmp	r2, r3
 8008882:	d107      	bne.n	8008894 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2204      	movs	r2, #4
 8008888:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2201      	movs	r2, #1
 800888e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008892:	e010      	b.n	80088b6 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	429a      	cmp	r2, r3
 800889c:	d107      	bne.n	80088ae <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2208      	movs	r2, #8
 80088a2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80088ac:	e003      	b.n	80088b6 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2201      	movs	r2, #1
 80088b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80088b6:	68f8      	ldr	r0, [r7, #12]
 80088b8:	f7ff ffb5 	bl	8008826 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2200      	movs	r2, #0
 80088c0:	771a      	strb	r2, [r3, #28]
}
 80088c2:	bf00      	nop
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}

080088ca <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 80088ca:	b580      	push	{r7, lr}
 80088cc:	b084      	sub	sp, #16
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	429a      	cmp	r2, r3
 80088e0:	d10f      	bne.n	8008902 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2201      	movs	r2, #1
 80088e6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	699b      	ldr	r3, [r3, #24]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d146      	bne.n	800897e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2201      	movs	r2, #1
 80088f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	2201      	movs	r2, #1
 80088fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008900:	e03d      	b.n	800897e <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	429a      	cmp	r2, r3
 800890a:	d10f      	bne.n	800892c <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	2202      	movs	r2, #2
 8008910:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	699b      	ldr	r3, [r3, #24]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d131      	bne.n	800897e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	2201      	movs	r2, #1
 800891e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	2201      	movs	r2, #1
 8008926:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800892a:	e028      	b.n	800897e <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008930:	687a      	ldr	r2, [r7, #4]
 8008932:	429a      	cmp	r2, r3
 8008934:	d10f      	bne.n	8008956 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2204      	movs	r2, #4
 800893a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	699b      	ldr	r3, [r3, #24]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d11c      	bne.n	800897e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2201      	movs	r2, #1
 8008948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2201      	movs	r2, #1
 8008950:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008954:	e013      	b.n	800897e <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800895a:	687a      	ldr	r2, [r7, #4]
 800895c:	429a      	cmp	r2, r3
 800895e:	d10e      	bne.n	800897e <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2208      	movs	r2, #8
 8008964:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	699b      	ldr	r3, [r3, #24]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d107      	bne.n	800897e <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2201      	movs	r2, #1
 8008972:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2201      	movs	r2, #1
 800897a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f7f9 fb16 	bl	8001fb0 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2200      	movs	r2, #0
 8008988:	771a      	strb	r2, [r3, #28]
}
 800898a:	bf00      	nop
 800898c:	3710      	adds	r7, #16
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}

08008992 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008992:	b580      	push	{r7, lr}
 8008994:	b084      	sub	sp, #16
 8008996:	af00      	add	r7, sp, #0
 8008998:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800899e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d103      	bne.n	80089b2 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	2201      	movs	r2, #1
 80089ae:	771a      	strb	r2, [r3, #28]
 80089b0:	e019      	b.n	80089e6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089b6:	687a      	ldr	r2, [r7, #4]
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d103      	bne.n	80089c4 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2202      	movs	r2, #2
 80089c0:	771a      	strb	r2, [r3, #28]
 80089c2:	e010      	b.n	80089e6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089c8:	687a      	ldr	r2, [r7, #4]
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d103      	bne.n	80089d6 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2204      	movs	r2, #4
 80089d2:	771a      	strb	r2, [r3, #28]
 80089d4:	e007      	b.n	80089e6 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	429a      	cmp	r2, r3
 80089de:	d102      	bne.n	80089e6 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2208      	movs	r2, #8
 80089e4:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 80089e6:	68f8      	ldr	r0, [r7, #12]
 80089e8:	f7ff ff02 	bl	80087f0 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	2200      	movs	r2, #0
 80089f0:	771a      	strb	r2, [r3, #28]
}
 80089f2:	bf00      	nop
 80089f4:	3710      	adds	r7, #16
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
	...

080089fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b085      	sub	sp, #20
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	4a29      	ldr	r2, [pc, #164]	; (8008ab4 <TIM_Base_SetConfig+0xb8>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d00b      	beq.n	8008a2c <TIM_Base_SetConfig+0x30>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a1a:	d007      	beq.n	8008a2c <TIM_Base_SetConfig+0x30>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	4a26      	ldr	r2, [pc, #152]	; (8008ab8 <TIM_Base_SetConfig+0xbc>)
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d003      	beq.n	8008a2c <TIM_Base_SetConfig+0x30>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	4a25      	ldr	r2, [pc, #148]	; (8008abc <TIM_Base_SetConfig+0xc0>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d108      	bne.n	8008a3e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a34:	683b      	ldr	r3, [r7, #0]
 8008a36:	685b      	ldr	r3, [r3, #4]
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	4a1c      	ldr	r2, [pc, #112]	; (8008ab4 <TIM_Base_SetConfig+0xb8>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d00b      	beq.n	8008a5e <TIM_Base_SetConfig+0x62>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a4c:	d007      	beq.n	8008a5e <TIM_Base_SetConfig+0x62>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	4a19      	ldr	r2, [pc, #100]	; (8008ab8 <TIM_Base_SetConfig+0xbc>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d003      	beq.n	8008a5e <TIM_Base_SetConfig+0x62>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	4a18      	ldr	r2, [pc, #96]	; (8008abc <TIM_Base_SetConfig+0xc0>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d108      	bne.n	8008a70 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	68db      	ldr	r3, [r3, #12]
 8008a6a:	68fa      	ldr	r2, [r7, #12]
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	695b      	ldr	r3, [r3, #20]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	689a      	ldr	r2, [r3, #8]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	681a      	ldr	r2, [r3, #0]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a07      	ldr	r2, [pc, #28]	; (8008ab4 <TIM_Base_SetConfig+0xb8>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d103      	bne.n	8008aa4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	691a      	ldr	r2, [r3, #16]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	615a      	str	r2, [r3, #20]
}
 8008aaa:	bf00      	nop
 8008aac:	3714      	adds	r7, #20
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bc80      	pop	{r7}
 8008ab2:	4770      	bx	lr
 8008ab4:	40012c00 	.word	0x40012c00
 8008ab8:	40000400 	.word	0x40000400
 8008abc:	40000800 	.word	0x40000800

08008ac0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b087      	sub	sp, #28
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
 8008ac8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a1b      	ldr	r3, [r3, #32]
 8008ace:	f023 0201 	bic.w	r2, r3, #1
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6a1b      	ldr	r3, [r3, #32]
 8008ada:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	699b      	ldr	r3, [r3, #24]
 8008ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008aee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	f023 0303 	bic.w	r3, r3, #3
 8008af6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	68fa      	ldr	r2, [r7, #12]
 8008afe:	4313      	orrs	r3, r2
 8008b00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	f023 0302 	bic.w	r3, r3, #2
 8008b08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	689b      	ldr	r3, [r3, #8]
 8008b0e:	697a      	ldr	r2, [r7, #20]
 8008b10:	4313      	orrs	r3, r2
 8008b12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a1c      	ldr	r2, [pc, #112]	; (8008b88 <TIM_OC1_SetConfig+0xc8>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d10c      	bne.n	8008b36 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	f023 0308 	bic.w	r3, r3, #8
 8008b22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	697a      	ldr	r2, [r7, #20]
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	f023 0304 	bic.w	r3, r3, #4
 8008b34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	4a13      	ldr	r2, [pc, #76]	; (8008b88 <TIM_OC1_SetConfig+0xc8>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d111      	bne.n	8008b62 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008b3e:	693b      	ldr	r3, [r7, #16]
 8008b40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	695b      	ldr	r3, [r3, #20]
 8008b52:	693a      	ldr	r2, [r7, #16]
 8008b54:	4313      	orrs	r3, r2
 8008b56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	699b      	ldr	r3, [r3, #24]
 8008b5c:	693a      	ldr	r2, [r7, #16]
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	693a      	ldr	r2, [r7, #16]
 8008b66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	68fa      	ldr	r2, [r7, #12]
 8008b6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	685a      	ldr	r2, [r3, #4]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	697a      	ldr	r2, [r7, #20]
 8008b7a:	621a      	str	r2, [r3, #32]
}
 8008b7c:	bf00      	nop
 8008b7e:	371c      	adds	r7, #28
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bc80      	pop	{r7}
 8008b84:	4770      	bx	lr
 8008b86:	bf00      	nop
 8008b88:	40012c00 	.word	0x40012c00

08008b8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b087      	sub	sp, #28
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6a1b      	ldr	r3, [r3, #32]
 8008b9a:	f023 0210 	bic.w	r2, r3, #16
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6a1b      	ldr	r3, [r3, #32]
 8008ba6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	699b      	ldr	r3, [r3, #24]
 8008bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bc2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	021b      	lsls	r3, r3, #8
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	f023 0320 	bic.w	r3, r3, #32
 8008bd6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	689b      	ldr	r3, [r3, #8]
 8008bdc:	011b      	lsls	r3, r3, #4
 8008bde:	697a      	ldr	r2, [r7, #20]
 8008be0:	4313      	orrs	r3, r2
 8008be2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	4a1d      	ldr	r2, [pc, #116]	; (8008c5c <TIM_OC2_SetConfig+0xd0>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d10d      	bne.n	8008c08 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008bec:	697b      	ldr	r3, [r7, #20]
 8008bee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008bf2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	68db      	ldr	r3, [r3, #12]
 8008bf8:	011b      	lsls	r3, r3, #4
 8008bfa:	697a      	ldr	r2, [r7, #20]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008c00:	697b      	ldr	r3, [r7, #20]
 8008c02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c06:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	4a14      	ldr	r2, [pc, #80]	; (8008c5c <TIM_OC2_SetConfig+0xd0>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d113      	bne.n	8008c38 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008c16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	695b      	ldr	r3, [r3, #20]
 8008c24:	009b      	lsls	r3, r3, #2
 8008c26:	693a      	ldr	r2, [r7, #16]
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	699b      	ldr	r3, [r3, #24]
 8008c30:	009b      	lsls	r3, r3, #2
 8008c32:	693a      	ldr	r2, [r7, #16]
 8008c34:	4313      	orrs	r3, r2
 8008c36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	693a      	ldr	r2, [r7, #16]
 8008c3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	68fa      	ldr	r2, [r7, #12]
 8008c42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	685a      	ldr	r2, [r3, #4]
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	697a      	ldr	r2, [r7, #20]
 8008c50:	621a      	str	r2, [r3, #32]
}
 8008c52:	bf00      	nop
 8008c54:	371c      	adds	r7, #28
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bc80      	pop	{r7}
 8008c5a:	4770      	bx	lr
 8008c5c:	40012c00 	.word	0x40012c00

08008c60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b087      	sub	sp, #28
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6a1b      	ldr	r3, [r3, #32]
 8008c6e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6a1b      	ldr	r3, [r3, #32]
 8008c7a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	69db      	ldr	r3, [r3, #28]
 8008c86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f023 0303 	bic.w	r3, r3, #3
 8008c96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	68fa      	ldr	r2, [r7, #12]
 8008c9e:	4313      	orrs	r3, r2
 8008ca0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008ca8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	021b      	lsls	r3, r3, #8
 8008cb0:	697a      	ldr	r2, [r7, #20]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	4a1d      	ldr	r2, [pc, #116]	; (8008d30 <TIM_OC3_SetConfig+0xd0>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d10d      	bne.n	8008cda <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008cc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	68db      	ldr	r3, [r3, #12]
 8008cca:	021b      	lsls	r3, r3, #8
 8008ccc:	697a      	ldr	r2, [r7, #20]
 8008cce:	4313      	orrs	r3, r2
 8008cd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008cd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a14      	ldr	r2, [pc, #80]	; (8008d30 <TIM_OC3_SetConfig+0xd0>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d113      	bne.n	8008d0a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ce2:	693b      	ldr	r3, [r7, #16]
 8008ce4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ce8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008cf0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	695b      	ldr	r3, [r3, #20]
 8008cf6:	011b      	lsls	r3, r3, #4
 8008cf8:	693a      	ldr	r2, [r7, #16]
 8008cfa:	4313      	orrs	r3, r2
 8008cfc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	699b      	ldr	r3, [r3, #24]
 8008d02:	011b      	lsls	r3, r3, #4
 8008d04:	693a      	ldr	r2, [r7, #16]
 8008d06:	4313      	orrs	r3, r2
 8008d08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	693a      	ldr	r2, [r7, #16]
 8008d0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	68fa      	ldr	r2, [r7, #12]
 8008d14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008d16:	683b      	ldr	r3, [r7, #0]
 8008d18:	685a      	ldr	r2, [r3, #4]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	697a      	ldr	r2, [r7, #20]
 8008d22:	621a      	str	r2, [r3, #32]
}
 8008d24:	bf00      	nop
 8008d26:	371c      	adds	r7, #28
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bc80      	pop	{r7}
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop
 8008d30:	40012c00 	.word	0x40012c00

08008d34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d34:	b480      	push	{r7}
 8008d36:	b087      	sub	sp, #28
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6a1b      	ldr	r3, [r3, #32]
 8008d42:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6a1b      	ldr	r3, [r3, #32]
 8008d4e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	685b      	ldr	r3, [r3, #4]
 8008d54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	69db      	ldr	r3, [r3, #28]
 8008d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	021b      	lsls	r3, r3, #8
 8008d72:	68fa      	ldr	r2, [r7, #12]
 8008d74:	4313      	orrs	r3, r2
 8008d76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	689b      	ldr	r3, [r3, #8]
 8008d84:	031b      	lsls	r3, r3, #12
 8008d86:	693a      	ldr	r2, [r7, #16]
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	4a0f      	ldr	r2, [pc, #60]	; (8008dcc <TIM_OC4_SetConfig+0x98>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d109      	bne.n	8008da8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d9a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	695b      	ldr	r3, [r3, #20]
 8008da0:	019b      	lsls	r3, r3, #6
 8008da2:	697a      	ldr	r2, [r7, #20]
 8008da4:	4313      	orrs	r3, r2
 8008da6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	697a      	ldr	r2, [r7, #20]
 8008dac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	68fa      	ldr	r2, [r7, #12]
 8008db2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	685a      	ldr	r2, [r3, #4]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	693a      	ldr	r2, [r7, #16]
 8008dc0:	621a      	str	r2, [r3, #32]
}
 8008dc2:	bf00      	nop
 8008dc4:	371c      	adds	r7, #28
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bc80      	pop	{r7}
 8008dca:	4770      	bx	lr
 8008dcc:	40012c00 	.word	0x40012c00

08008dd0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b086      	sub	sp, #24
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
 8008dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	689b      	ldr	r3, [r3, #8]
 8008de0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008de8:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	697a      	ldr	r2, [r7, #20]
 8008df0:	4313      	orrs	r3, r2
 8008df2:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	f023 0307 	bic.w	r3, r3, #7
 8008dfa:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	697a      	ldr	r2, [r7, #20]
 8008e02:	4313      	orrs	r3, r2
 8008e04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	697a      	ldr	r2, [r7, #20]
 8008e0c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	685b      	ldr	r3, [r3, #4]
 8008e12:	2b70      	cmp	r3, #112	; 0x70
 8008e14:	d01a      	beq.n	8008e4c <TIM_SlaveTimer_SetConfig+0x7c>
 8008e16:	2b70      	cmp	r3, #112	; 0x70
 8008e18:	d860      	bhi.n	8008edc <TIM_SlaveTimer_SetConfig+0x10c>
 8008e1a:	2b60      	cmp	r3, #96	; 0x60
 8008e1c:	d054      	beq.n	8008ec8 <TIM_SlaveTimer_SetConfig+0xf8>
 8008e1e:	2b60      	cmp	r3, #96	; 0x60
 8008e20:	d85c      	bhi.n	8008edc <TIM_SlaveTimer_SetConfig+0x10c>
 8008e22:	2b50      	cmp	r3, #80	; 0x50
 8008e24:	d046      	beq.n	8008eb4 <TIM_SlaveTimer_SetConfig+0xe4>
 8008e26:	2b50      	cmp	r3, #80	; 0x50
 8008e28:	d858      	bhi.n	8008edc <TIM_SlaveTimer_SetConfig+0x10c>
 8008e2a:	2b40      	cmp	r3, #64	; 0x40
 8008e2c:	d019      	beq.n	8008e62 <TIM_SlaveTimer_SetConfig+0x92>
 8008e2e:	2b40      	cmp	r3, #64	; 0x40
 8008e30:	d854      	bhi.n	8008edc <TIM_SlaveTimer_SetConfig+0x10c>
 8008e32:	2b30      	cmp	r3, #48	; 0x30
 8008e34:	d054      	beq.n	8008ee0 <TIM_SlaveTimer_SetConfig+0x110>
 8008e36:	2b30      	cmp	r3, #48	; 0x30
 8008e38:	d850      	bhi.n	8008edc <TIM_SlaveTimer_SetConfig+0x10c>
 8008e3a:	2b20      	cmp	r3, #32
 8008e3c:	d050      	beq.n	8008ee0 <TIM_SlaveTimer_SetConfig+0x110>
 8008e3e:	2b20      	cmp	r3, #32
 8008e40:	d84c      	bhi.n	8008edc <TIM_SlaveTimer_SetConfig+0x10c>
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d04c      	beq.n	8008ee0 <TIM_SlaveTimer_SetConfig+0x110>
 8008e46:	2b10      	cmp	r3, #16
 8008e48:	d04a      	beq.n	8008ee0 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8008e4a:	e047      	b.n	8008edc <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	6818      	ldr	r0, [r3, #0]
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	68d9      	ldr	r1, [r3, #12]
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	689a      	ldr	r2, [r3, #8]
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	691b      	ldr	r3, [r3, #16]
 8008e5c:	f000 f9b0 	bl	80091c0 <TIM_ETR_SetConfig>
      break;
 8008e60:	e03f      	b.n	8008ee2 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	2b05      	cmp	r3, #5
 8008e68:	d101      	bne.n	8008e6e <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e03a      	b.n	8008ee4 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	6a1b      	ldr	r3, [r3, #32]
 8008e74:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	6a1a      	ldr	r2, [r3, #32]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f022 0201 	bic.w	r2, r2, #1
 8008e84:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	699b      	ldr	r3, [r3, #24]
 8008e8c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008e94:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	011b      	lsls	r3, r3, #4
 8008e9c:	68fa      	ldr	r2, [r7, #12]
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	68fa      	ldr	r2, [r7, #12]
 8008ea8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	621a      	str	r2, [r3, #32]
      break;
 8008eb2:	e016      	b.n	8008ee2 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6818      	ldr	r0, [r3, #0]
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	6899      	ldr	r1, [r3, #8]
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	691b      	ldr	r3, [r3, #16]
 8008ec0:	461a      	mov	r2, r3
 8008ec2:	f000 f86d 	bl	8008fa0 <TIM_TI1_ConfigInputStage>
      break;
 8008ec6:	e00c      	b.n	8008ee2 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6818      	ldr	r0, [r3, #0]
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	6899      	ldr	r1, [r3, #8]
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	691b      	ldr	r3, [r3, #16]
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	f000 f8cd 	bl	8009074 <TIM_TI2_ConfigInputStage>
      break;
 8008eda:	e002      	b.n	8008ee2 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8008edc:	bf00      	nop
 8008ede:	e000      	b.n	8008ee2 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8008ee0:	bf00      	nop
  }
  return HAL_OK;
 8008ee2:	2300      	movs	r3, #0
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3718      	adds	r7, #24
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b087      	sub	sp, #28
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	607a      	str	r2, [r7, #4]
 8008ef8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	6a1b      	ldr	r3, [r3, #32]
 8008efe:	f023 0201 	bic.w	r2, r3, #1
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	699b      	ldr	r3, [r3, #24]
 8008f0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	6a1b      	ldr	r3, [r3, #32]
 8008f10:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	4a1f      	ldr	r2, [pc, #124]	; (8008f94 <TIM_TI1_SetConfig+0xa8>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d00b      	beq.n	8008f32 <TIM_TI1_SetConfig+0x46>
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f20:	d007      	beq.n	8008f32 <TIM_TI1_SetConfig+0x46>
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	4a1c      	ldr	r2, [pc, #112]	; (8008f98 <TIM_TI1_SetConfig+0xac>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d003      	beq.n	8008f32 <TIM_TI1_SetConfig+0x46>
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	4a1b      	ldr	r2, [pc, #108]	; (8008f9c <TIM_TI1_SetConfig+0xb0>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d101      	bne.n	8008f36 <TIM_TI1_SetConfig+0x4a>
 8008f32:	2301      	movs	r3, #1
 8008f34:	e000      	b.n	8008f38 <TIM_TI1_SetConfig+0x4c>
 8008f36:	2300      	movs	r3, #0
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d008      	beq.n	8008f4e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	f023 0303 	bic.w	r3, r3, #3
 8008f42:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008f44:	697a      	ldr	r2, [r7, #20]
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	617b      	str	r3, [r7, #20]
 8008f4c:	e003      	b.n	8008f56 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	f043 0301 	orr.w	r3, r3, #1
 8008f54:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f5c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	011b      	lsls	r3, r3, #4
 8008f62:	b2db      	uxtb	r3, r3
 8008f64:	697a      	ldr	r2, [r7, #20]
 8008f66:	4313      	orrs	r3, r2
 8008f68:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	f023 030a 	bic.w	r3, r3, #10
 8008f70:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	f003 030a 	and.w	r3, r3, #10
 8008f78:	693a      	ldr	r2, [r7, #16]
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	697a      	ldr	r2, [r7, #20]
 8008f82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	693a      	ldr	r2, [r7, #16]
 8008f88:	621a      	str	r2, [r3, #32]
}
 8008f8a:	bf00      	nop
 8008f8c:	371c      	adds	r7, #28
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bc80      	pop	{r7}
 8008f92:	4770      	bx	lr
 8008f94:	40012c00 	.word	0x40012c00
 8008f98:	40000400 	.word	0x40000400
 8008f9c:	40000800 	.word	0x40000800

08008fa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	b087      	sub	sp, #28
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	60f8      	str	r0, [r7, #12]
 8008fa8:	60b9      	str	r1, [r7, #8]
 8008faa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6a1b      	ldr	r3, [r3, #32]
 8008fb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	6a1b      	ldr	r3, [r3, #32]
 8008fb6:	f023 0201 	bic.w	r2, r3, #1
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	699b      	ldr	r3, [r3, #24]
 8008fc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008fca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	011b      	lsls	r3, r3, #4
 8008fd0:	693a      	ldr	r2, [r7, #16]
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	f023 030a 	bic.w	r3, r3, #10
 8008fdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008fde:	697a      	ldr	r2, [r7, #20]
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	693a      	ldr	r2, [r7, #16]
 8008fea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	697a      	ldr	r2, [r7, #20]
 8008ff0:	621a      	str	r2, [r3, #32]
}
 8008ff2:	bf00      	nop
 8008ff4:	371c      	adds	r7, #28
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bc80      	pop	{r7}
 8008ffa:	4770      	bx	lr

08008ffc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b087      	sub	sp, #28
 8009000:	af00      	add	r7, sp, #0
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	60b9      	str	r1, [r7, #8]
 8009006:	607a      	str	r2, [r7, #4]
 8009008:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6a1b      	ldr	r3, [r3, #32]
 800900e:	f023 0210 	bic.w	r2, r3, #16
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	699b      	ldr	r3, [r3, #24]
 800901a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	6a1b      	ldr	r3, [r3, #32]
 8009020:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009028:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	021b      	lsls	r3, r3, #8
 800902e:	697a      	ldr	r2, [r7, #20]
 8009030:	4313      	orrs	r3, r2
 8009032:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800903a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	031b      	lsls	r3, r3, #12
 8009040:	b29b      	uxth	r3, r3
 8009042:	697a      	ldr	r2, [r7, #20]
 8009044:	4313      	orrs	r3, r2
 8009046:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800904e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	011b      	lsls	r3, r3, #4
 8009054:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009058:	693a      	ldr	r2, [r7, #16]
 800905a:	4313      	orrs	r3, r2
 800905c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	697a      	ldr	r2, [r7, #20]
 8009062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	693a      	ldr	r2, [r7, #16]
 8009068:	621a      	str	r2, [r3, #32]
}
 800906a:	bf00      	nop
 800906c:	371c      	adds	r7, #28
 800906e:	46bd      	mov	sp, r7
 8009070:	bc80      	pop	{r7}
 8009072:	4770      	bx	lr

08009074 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009074:	b480      	push	{r7}
 8009076:	b087      	sub	sp, #28
 8009078:	af00      	add	r7, sp, #0
 800907a:	60f8      	str	r0, [r7, #12]
 800907c:	60b9      	str	r1, [r7, #8]
 800907e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6a1b      	ldr	r3, [r3, #32]
 8009084:	f023 0210 	bic.w	r2, r3, #16
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	699b      	ldr	r3, [r3, #24]
 8009090:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	6a1b      	ldr	r3, [r3, #32]
 8009096:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800909e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	031b      	lsls	r3, r3, #12
 80090a4:	697a      	ldr	r2, [r7, #20]
 80090a6:	4313      	orrs	r3, r2
 80090a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80090b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	011b      	lsls	r3, r3, #4
 80090b6:	693a      	ldr	r2, [r7, #16]
 80090b8:	4313      	orrs	r3, r2
 80090ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	697a      	ldr	r2, [r7, #20]
 80090c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	693a      	ldr	r2, [r7, #16]
 80090c6:	621a      	str	r2, [r3, #32]
}
 80090c8:	bf00      	nop
 80090ca:	371c      	adds	r7, #28
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bc80      	pop	{r7}
 80090d0:	4770      	bx	lr

080090d2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80090d2:	b480      	push	{r7}
 80090d4:	b087      	sub	sp, #28
 80090d6:	af00      	add	r7, sp, #0
 80090d8:	60f8      	str	r0, [r7, #12]
 80090da:	60b9      	str	r1, [r7, #8]
 80090dc:	607a      	str	r2, [r7, #4]
 80090de:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	6a1b      	ldr	r3, [r3, #32]
 80090e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	69db      	ldr	r3, [r3, #28]
 80090f0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	6a1b      	ldr	r3, [r3, #32]
 80090f6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	f023 0303 	bic.w	r3, r3, #3
 80090fe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8009100:	697a      	ldr	r2, [r7, #20]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	4313      	orrs	r3, r2
 8009106:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009108:	697b      	ldr	r3, [r7, #20]
 800910a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800910e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	011b      	lsls	r3, r3, #4
 8009114:	b2db      	uxtb	r3, r3
 8009116:	697a      	ldr	r2, [r7, #20]
 8009118:	4313      	orrs	r3, r2
 800911a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009122:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	021b      	lsls	r3, r3, #8
 8009128:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800912c:	693a      	ldr	r2, [r7, #16]
 800912e:	4313      	orrs	r3, r2
 8009130:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	697a      	ldr	r2, [r7, #20]
 8009136:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	693a      	ldr	r2, [r7, #16]
 800913c:	621a      	str	r2, [r3, #32]
}
 800913e:	bf00      	nop
 8009140:	371c      	adds	r7, #28
 8009142:	46bd      	mov	sp, r7
 8009144:	bc80      	pop	{r7}
 8009146:	4770      	bx	lr

08009148 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009148:	b480      	push	{r7}
 800914a:	b087      	sub	sp, #28
 800914c:	af00      	add	r7, sp, #0
 800914e:	60f8      	str	r0, [r7, #12]
 8009150:	60b9      	str	r1, [r7, #8]
 8009152:	607a      	str	r2, [r7, #4]
 8009154:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	6a1b      	ldr	r3, [r3, #32]
 800915a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	69db      	ldr	r3, [r3, #28]
 8009166:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	6a1b      	ldr	r3, [r3, #32]
 800916c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800916e:	697b      	ldr	r3, [r7, #20]
 8009170:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009174:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	021b      	lsls	r3, r3, #8
 800917a:	697a      	ldr	r2, [r7, #20]
 800917c:	4313      	orrs	r3, r2
 800917e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009186:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	031b      	lsls	r3, r3, #12
 800918c:	b29b      	uxth	r3, r3
 800918e:	697a      	ldr	r2, [r7, #20]
 8009190:	4313      	orrs	r3, r2
 8009192:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8009194:	693b      	ldr	r3, [r7, #16]
 8009196:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800919a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	031b      	lsls	r3, r3, #12
 80091a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80091a4:	693a      	ldr	r2, [r7, #16]
 80091a6:	4313      	orrs	r3, r2
 80091a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	697a      	ldr	r2, [r7, #20]
 80091ae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	693a      	ldr	r2, [r7, #16]
 80091b4:	621a      	str	r2, [r3, #32]
}
 80091b6:	bf00      	nop
 80091b8:	371c      	adds	r7, #28
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bc80      	pop	{r7}
 80091be:	4770      	bx	lr

080091c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b087      	sub	sp, #28
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	607a      	str	r2, [r7, #4]
 80091cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	689b      	ldr	r3, [r3, #8]
 80091d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80091d4:	697b      	ldr	r3, [r7, #20]
 80091d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80091da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	021a      	lsls	r2, r3, #8
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	431a      	orrs	r2, r3
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	4313      	orrs	r3, r2
 80091e8:	697a      	ldr	r2, [r7, #20]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	697a      	ldr	r2, [r7, #20]
 80091f2:	609a      	str	r2, [r3, #8]
}
 80091f4:	bf00      	nop
 80091f6:	371c      	adds	r7, #28
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bc80      	pop	{r7}
 80091fc:	4770      	bx	lr

080091fe <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80091fe:	b480      	push	{r7}
 8009200:	b087      	sub	sp, #28
 8009202:	af00      	add	r7, sp, #0
 8009204:	60f8      	str	r0, [r7, #12]
 8009206:	60b9      	str	r1, [r7, #8]
 8009208:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	f003 031f 	and.w	r3, r3, #31
 8009210:	2201      	movs	r2, #1
 8009212:	fa02 f303 	lsl.w	r3, r2, r3
 8009216:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	6a1a      	ldr	r2, [r3, #32]
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	43db      	mvns	r3, r3
 8009220:	401a      	ands	r2, r3
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	6a1a      	ldr	r2, [r3, #32]
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	f003 031f 	and.w	r3, r3, #31
 8009230:	6879      	ldr	r1, [r7, #4]
 8009232:	fa01 f303 	lsl.w	r3, r1, r3
 8009236:	431a      	orrs	r2, r3
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	621a      	str	r2, [r3, #32]
}
 800923c:	bf00      	nop
 800923e:	371c      	adds	r7, #28
 8009240:	46bd      	mov	sp, r7
 8009242:	bc80      	pop	{r7}
 8009244:	4770      	bx	lr
	...

08009248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009248:	b480      	push	{r7}
 800924a:	b085      	sub	sp, #20
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009258:	2b01      	cmp	r3, #1
 800925a:	d101      	bne.n	8009260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800925c:	2302      	movs	r3, #2
 800925e:	e046      	b.n	80092ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2201      	movs	r2, #1
 8009264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2202      	movs	r2, #2
 800926c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	689b      	ldr	r3, [r3, #8]
 800927e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009286:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	68fa      	ldr	r2, [r7, #12]
 800928e:	4313      	orrs	r3, r2
 8009290:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	68fa      	ldr	r2, [r7, #12]
 8009298:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a16      	ldr	r2, [pc, #88]	; (80092f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d00e      	beq.n	80092c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092ac:	d009      	beq.n	80092c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	4a12      	ldr	r2, [pc, #72]	; (80092fc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80092b4:	4293      	cmp	r3, r2
 80092b6:	d004      	beq.n	80092c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a10      	ldr	r2, [pc, #64]	; (8009300 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d10c      	bne.n	80092dc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80092c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	685b      	ldr	r3, [r3, #4]
 80092ce:	68ba      	ldr	r2, [r7, #8]
 80092d0:	4313      	orrs	r3, r2
 80092d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	68ba      	ldr	r2, [r7, #8]
 80092da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2201      	movs	r2, #1
 80092e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2200      	movs	r2, #0
 80092e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80092ec:	2300      	movs	r3, #0
}
 80092ee:	4618      	mov	r0, r3
 80092f0:	3714      	adds	r7, #20
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bc80      	pop	{r7}
 80092f6:	4770      	bx	lr
 80092f8:	40012c00 	.word	0x40012c00
 80092fc:	40000400 	.word	0x40000400
 8009300:	40000800 	.word	0x40000800

08009304 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009304:	b480      	push	{r7}
 8009306:	b085      	sub	sp, #20
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800930e:	2300      	movs	r3, #0
 8009310:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009318:	2b01      	cmp	r3, #1
 800931a:	d101      	bne.n	8009320 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800931c:	2302      	movs	r3, #2
 800931e:	e03d      	b.n	800939c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2201      	movs	r2, #1
 8009324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	68db      	ldr	r3, [r3, #12]
 8009332:	4313      	orrs	r3, r2
 8009334:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	4313      	orrs	r3, r2
 8009342:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	685b      	ldr	r3, [r3, #4]
 800934e:	4313      	orrs	r3, r2
 8009350:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4313      	orrs	r3, r2
 800935e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009366:	683b      	ldr	r3, [r7, #0]
 8009368:	691b      	ldr	r3, [r3, #16]
 800936a:	4313      	orrs	r3, r2
 800936c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	695b      	ldr	r3, [r3, #20]
 8009378:	4313      	orrs	r3, r2
 800937a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	69db      	ldr	r3, [r3, #28]
 8009386:	4313      	orrs	r3, r2
 8009388:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	68fa      	ldr	r2, [r7, #12]
 8009390:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2200      	movs	r2, #0
 8009396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800939a:	2300      	movs	r3, #0
}
 800939c:	4618      	mov	r0, r3
 800939e:	3714      	adds	r7, #20
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bc80      	pop	{r7}
 80093a4:	4770      	bx	lr

080093a6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80093a6:	b480      	push	{r7}
 80093a8:	b083      	sub	sp, #12
 80093aa:	af00      	add	r7, sp, #0
 80093ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80093ae:	bf00      	nop
 80093b0:	370c      	adds	r7, #12
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bc80      	pop	{r7}
 80093b6:	4770      	bx	lr

080093b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80093b8:	b480      	push	{r7}
 80093ba:	b083      	sub	sp, #12
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80093c0:	bf00      	nop
 80093c2:	370c      	adds	r7, #12
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bc80      	pop	{r7}
 80093c8:	4770      	bx	lr

080093ca <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b082      	sub	sp, #8
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d101      	bne.n	80093dc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80093d8:	2301      	movs	r3, #1
 80093da:	e03f      	b.n	800945c <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093e2:	b2db      	uxtb	r3, r3
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d106      	bne.n	80093f6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f7f9 f95d 	bl	80026b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2224      	movs	r2, #36	; 0x24
 80093fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	68da      	ldr	r2, [r3, #12]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800940c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 fca2 	bl	8009d58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	691a      	ldr	r2, [r3, #16]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009422:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	695a      	ldr	r2, [r3, #20]
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009432:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	68da      	ldr	r2, [r3, #12]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009442:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2200      	movs	r2, #0
 8009448:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2220      	movs	r2, #32
 800944e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2220      	movs	r2, #32
 8009456:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800945a:	2300      	movs	r3, #0
}
 800945c:	4618      	mov	r0, r3
 800945e:	3708      	adds	r7, #8
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
 800946a:	60f8      	str	r0, [r7, #12]
 800946c:	60b9      	str	r1, [r7, #8]
 800946e:	4613      	mov	r3, r2
 8009470:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009478:	b2db      	uxtb	r3, r3
 800947a:	2b20      	cmp	r3, #32
 800947c:	d11d      	bne.n	80094ba <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d002      	beq.n	800948a <HAL_UART_Receive_DMA+0x26>
 8009484:	88fb      	ldrh	r3, [r7, #6]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d101      	bne.n	800948e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800948a:	2301      	movs	r3, #1
 800948c:	e016      	b.n	80094bc <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009494:	2b01      	cmp	r3, #1
 8009496:	d101      	bne.n	800949c <HAL_UART_Receive_DMA+0x38>
 8009498:	2302      	movs	r3, #2
 800949a:	e00f      	b.n	80094bc <HAL_UART_Receive_DMA+0x58>
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2201      	movs	r2, #1
 80094a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	2200      	movs	r2, #0
 80094a8:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80094aa:	88fb      	ldrh	r3, [r7, #6]
 80094ac:	461a      	mov	r2, r3
 80094ae:	68b9      	ldr	r1, [r7, #8]
 80094b0:	68f8      	ldr	r0, [r7, #12]
 80094b2:	f000 fa87 	bl	80099c4 <UART_Start_Receive_DMA>
 80094b6:	4603      	mov	r3, r0
 80094b8:	e000      	b.n	80094bc <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80094ba:	2302      	movs	r3, #2
  }
}
 80094bc:	4618      	mov	r0, r3
 80094be:	3710      	adds	r7, #16
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}

080094c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b08a      	sub	sp, #40	; 0x28
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	68db      	ldr	r3, [r3, #12]
 80094da:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	695b      	ldr	r3, [r3, #20]
 80094e2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80094e4:	2300      	movs	r3, #0
 80094e6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80094e8:	2300      	movs	r3, #0
 80094ea:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80094ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094ee:	f003 030f 	and.w	r3, r3, #15
 80094f2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80094f4:	69bb      	ldr	r3, [r7, #24]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d10d      	bne.n	8009516 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80094fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094fc:	f003 0320 	and.w	r3, r3, #32
 8009500:	2b00      	cmp	r3, #0
 8009502:	d008      	beq.n	8009516 <HAL_UART_IRQHandler+0x52>
 8009504:	6a3b      	ldr	r3, [r7, #32]
 8009506:	f003 0320 	and.w	r3, r3, #32
 800950a:	2b00      	cmp	r3, #0
 800950c:	d003      	beq.n	8009516 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f000 fb78 	bl	8009c04 <UART_Receive_IT>
      return;
 8009514:	e17b      	b.n	800980e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009516:	69bb      	ldr	r3, [r7, #24]
 8009518:	2b00      	cmp	r3, #0
 800951a:	f000 80b1 	beq.w	8009680 <HAL_UART_IRQHandler+0x1bc>
 800951e:	69fb      	ldr	r3, [r7, #28]
 8009520:	f003 0301 	and.w	r3, r3, #1
 8009524:	2b00      	cmp	r3, #0
 8009526:	d105      	bne.n	8009534 <HAL_UART_IRQHandler+0x70>
 8009528:	6a3b      	ldr	r3, [r7, #32]
 800952a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800952e:	2b00      	cmp	r3, #0
 8009530:	f000 80a6 	beq.w	8009680 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009536:	f003 0301 	and.w	r3, r3, #1
 800953a:	2b00      	cmp	r3, #0
 800953c:	d00a      	beq.n	8009554 <HAL_UART_IRQHandler+0x90>
 800953e:	6a3b      	ldr	r3, [r7, #32]
 8009540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009544:	2b00      	cmp	r3, #0
 8009546:	d005      	beq.n	8009554 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800954c:	f043 0201 	orr.w	r2, r3, #1
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009556:	f003 0304 	and.w	r3, r3, #4
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00a      	beq.n	8009574 <HAL_UART_IRQHandler+0xb0>
 800955e:	69fb      	ldr	r3, [r7, #28]
 8009560:	f003 0301 	and.w	r3, r3, #1
 8009564:	2b00      	cmp	r3, #0
 8009566:	d005      	beq.n	8009574 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800956c:	f043 0202 	orr.w	r2, r3, #2
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009576:	f003 0302 	and.w	r3, r3, #2
 800957a:	2b00      	cmp	r3, #0
 800957c:	d00a      	beq.n	8009594 <HAL_UART_IRQHandler+0xd0>
 800957e:	69fb      	ldr	r3, [r7, #28]
 8009580:	f003 0301 	and.w	r3, r3, #1
 8009584:	2b00      	cmp	r3, #0
 8009586:	d005      	beq.n	8009594 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800958c:	f043 0204 	orr.w	r2, r3, #4
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009596:	f003 0308 	and.w	r3, r3, #8
 800959a:	2b00      	cmp	r3, #0
 800959c:	d00f      	beq.n	80095be <HAL_UART_IRQHandler+0xfa>
 800959e:	6a3b      	ldr	r3, [r7, #32]
 80095a0:	f003 0320 	and.w	r3, r3, #32
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d104      	bne.n	80095b2 <HAL_UART_IRQHandler+0xee>
 80095a8:	69fb      	ldr	r3, [r7, #28]
 80095aa:	f003 0301 	and.w	r3, r3, #1
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d005      	beq.n	80095be <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095b6:	f043 0208 	orr.w	r2, r3, #8
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	f000 811e 	beq.w	8009804 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80095c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ca:	f003 0320 	and.w	r3, r3, #32
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d007      	beq.n	80095e2 <HAL_UART_IRQHandler+0x11e>
 80095d2:	6a3b      	ldr	r3, [r7, #32]
 80095d4:	f003 0320 	and.w	r3, r3, #32
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d002      	beq.n	80095e2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f000 fb11 	bl	8009c04 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	695b      	ldr	r3, [r3, #20]
 80095e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	bf14      	ite	ne
 80095f0:	2301      	movne	r3, #1
 80095f2:	2300      	moveq	r3, #0
 80095f4:	b2db      	uxtb	r3, r3
 80095f6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095fc:	f003 0308 	and.w	r3, r3, #8
 8009600:	2b00      	cmp	r3, #0
 8009602:	d102      	bne.n	800960a <HAL_UART_IRQHandler+0x146>
 8009604:	697b      	ldr	r3, [r7, #20]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d031      	beq.n	800966e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f000 fa53 	bl	8009ab6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	695b      	ldr	r3, [r3, #20]
 8009616:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800961a:	2b00      	cmp	r3, #0
 800961c:	d023      	beq.n	8009666 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	695a      	ldr	r2, [r3, #20]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800962c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009632:	2b00      	cmp	r3, #0
 8009634:	d013      	beq.n	800965e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800963a:	4a76      	ldr	r2, [pc, #472]	; (8009814 <HAL_UART_IRQHandler+0x350>)
 800963c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009642:	4618      	mov	r0, r3
 8009644:	f7fa fd36 	bl	80040b4 <HAL_DMA_Abort_IT>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d016      	beq.n	800967c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009652:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009658:	4610      	mov	r0, r2
 800965a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800965c:	e00e      	b.n	800967c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 f8ec 	bl	800983c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009664:	e00a      	b.n	800967c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f000 f8e8 	bl	800983c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800966c:	e006      	b.n	800967c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f000 f8e4 	bl	800983c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800967a:	e0c3      	b.n	8009804 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800967c:	bf00      	nop
    return;
 800967e:	e0c1      	b.n	8009804 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009684:	2b01      	cmp	r3, #1
 8009686:	f040 80a1 	bne.w	80097cc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800968a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800968c:	f003 0310 	and.w	r3, r3, #16
 8009690:	2b00      	cmp	r3, #0
 8009692:	f000 809b 	beq.w	80097cc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8009696:	6a3b      	ldr	r3, [r7, #32]
 8009698:	f003 0310 	and.w	r3, r3, #16
 800969c:	2b00      	cmp	r3, #0
 800969e:	f000 8095 	beq.w	80097cc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80096a2:	2300      	movs	r3, #0
 80096a4:	60fb      	str	r3, [r7, #12]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	60fb      	str	r3, [r7, #12]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	685b      	ldr	r3, [r3, #4]
 80096b4:	60fb      	str	r3, [r7, #12]
 80096b6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	695b      	ldr	r3, [r3, #20]
 80096be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d04e      	beq.n	8009764 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	685b      	ldr	r3, [r3, #4]
 80096ce:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80096d0:	8a3b      	ldrh	r3, [r7, #16]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	f000 8098 	beq.w	8009808 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80096dc:	8a3a      	ldrh	r2, [r7, #16]
 80096de:	429a      	cmp	r2, r3
 80096e0:	f080 8092 	bcs.w	8009808 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	8a3a      	ldrh	r2, [r7, #16]
 80096e8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ee:	699b      	ldr	r3, [r3, #24]
 80096f0:	2b20      	cmp	r3, #32
 80096f2:	d02b      	beq.n	800974c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	68da      	ldr	r2, [r3, #12]
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009702:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	695a      	ldr	r2, [r3, #20]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f022 0201 	bic.w	r2, r2, #1
 8009712:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	695a      	ldr	r2, [r3, #20]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009722:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2220      	movs	r2, #32
 8009728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2200      	movs	r2, #0
 8009730:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	68da      	ldr	r2, [r3, #12]
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f022 0210 	bic.w	r2, r2, #16
 8009740:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009746:	4618      	mov	r0, r3
 8009748:	f7fa fc79 	bl	800403e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009754:	b29b      	uxth	r3, r3
 8009756:	1ad3      	subs	r3, r2, r3
 8009758:	b29b      	uxth	r3, r3
 800975a:	4619      	mov	r1, r3
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f000 f876 	bl	800984e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8009762:	e051      	b.n	8009808 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800976c:	b29b      	uxth	r3, r3
 800976e:	1ad3      	subs	r3, r2, r3
 8009770:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009776:	b29b      	uxth	r3, r3
 8009778:	2b00      	cmp	r3, #0
 800977a:	d047      	beq.n	800980c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800977c:	8a7b      	ldrh	r3, [r7, #18]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d044      	beq.n	800980c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	68da      	ldr	r2, [r3, #12]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009790:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	695a      	ldr	r2, [r3, #20]
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	f022 0201 	bic.w	r2, r2, #1
 80097a0:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2220      	movs	r2, #32
 80097a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2200      	movs	r2, #0
 80097ae:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	68da      	ldr	r2, [r3, #12]
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f022 0210 	bic.w	r2, r2, #16
 80097be:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80097c0:	8a7b      	ldrh	r3, [r7, #18]
 80097c2:	4619      	mov	r1, r3
 80097c4:	6878      	ldr	r0, [r7, #4]
 80097c6:	f000 f842 	bl	800984e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80097ca:	e01f      	b.n	800980c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80097cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d008      	beq.n	80097e8 <HAL_UART_IRQHandler+0x324>
 80097d6:	6a3b      	ldr	r3, [r7, #32]
 80097d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d003      	beq.n	80097e8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f000 f9a8 	bl	8009b36 <UART_Transmit_IT>
    return;
 80097e6:	e012      	b.n	800980e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80097e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d00d      	beq.n	800980e <HAL_UART_IRQHandler+0x34a>
 80097f2:	6a3b      	ldr	r3, [r7, #32]
 80097f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d008      	beq.n	800980e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f000 f9e9 	bl	8009bd4 <UART_EndTransmit_IT>
    return;
 8009802:	e004      	b.n	800980e <HAL_UART_IRQHandler+0x34a>
    return;
 8009804:	bf00      	nop
 8009806:	e002      	b.n	800980e <HAL_UART_IRQHandler+0x34a>
      return;
 8009808:	bf00      	nop
 800980a:	e000      	b.n	800980e <HAL_UART_IRQHandler+0x34a>
      return;
 800980c:	bf00      	nop
  }
}
 800980e:	3728      	adds	r7, #40	; 0x28
 8009810:	46bd      	mov	sp, r7
 8009812:	bd80      	pop	{r7, pc}
 8009814:	08009b0f 	.word	0x08009b0f

08009818 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009820:	bf00      	nop
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	bc80      	pop	{r7}
 8009828:	4770      	bx	lr

0800982a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800982a:	b480      	push	{r7}
 800982c:	b083      	sub	sp, #12
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009832:	bf00      	nop
 8009834:	370c      	adds	r7, #12
 8009836:	46bd      	mov	sp, r7
 8009838:	bc80      	pop	{r7}
 800983a:	4770      	bx	lr

0800983c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009844:	bf00      	nop
 8009846:	370c      	adds	r7, #12
 8009848:	46bd      	mov	sp, r7
 800984a:	bc80      	pop	{r7}
 800984c:	4770      	bx	lr

0800984e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800984e:	b480      	push	{r7}
 8009850:	b083      	sub	sp, #12
 8009852:	af00      	add	r7, sp, #0
 8009854:	6078      	str	r0, [r7, #4]
 8009856:	460b      	mov	r3, r1
 8009858:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800985a:	bf00      	nop
 800985c:	370c      	adds	r7, #12
 800985e:	46bd      	mov	sp, r7
 8009860:	bc80      	pop	{r7}
 8009862:	4770      	bx	lr

08009864 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b084      	sub	sp, #16
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009870:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f003 0320 	and.w	r3, r3, #32
 800987c:	2b00      	cmp	r3, #0
 800987e:	d12a      	bne.n	80098d6 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2200      	movs	r2, #0
 8009884:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	68da      	ldr	r2, [r3, #12]
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009894:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	695a      	ldr	r2, [r3, #20]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f022 0201 	bic.w	r2, r2, #1
 80098a4:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	695a      	ldr	r2, [r3, #20]
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80098b4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	2220      	movs	r2, #32
 80098ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098c2:	2b01      	cmp	r3, #1
 80098c4:	d107      	bne.n	80098d6 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	68da      	ldr	r2, [r3, #12]
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f022 0210 	bic.w	r2, r2, #16
 80098d4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098da:	2b01      	cmp	r3, #1
 80098dc:	d106      	bne.n	80098ec <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80098e2:	4619      	mov	r1, r3
 80098e4:	68f8      	ldr	r0, [r7, #12]
 80098e6:	f7ff ffb2 	bl	800984e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80098ea:	e002      	b.n	80098f2 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80098ec:	68f8      	ldr	r0, [r7, #12]
 80098ee:	f7f8 fc3d 	bl	800216c <HAL_UART_RxCpltCallback>
}
 80098f2:	bf00      	nop
 80098f4:	3710      	adds	r7, #16
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}

080098fa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80098fa:	b580      	push	{r7, lr}
 80098fc:	b084      	sub	sp, #16
 80098fe:	af00      	add	r7, sp, #0
 8009900:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009906:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800990c:	2b01      	cmp	r3, #1
 800990e:	d108      	bne.n	8009922 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009914:	085b      	lsrs	r3, r3, #1
 8009916:	b29b      	uxth	r3, r3
 8009918:	4619      	mov	r1, r3
 800991a:	68f8      	ldr	r0, [r7, #12]
 800991c:	f7ff ff97 	bl	800984e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009920:	e002      	b.n	8009928 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009922:	68f8      	ldr	r0, [r7, #12]
 8009924:	f7ff ff81 	bl	800982a <HAL_UART_RxHalfCpltCallback>
}
 8009928:	bf00      	nop
 800992a:	3710      	adds	r7, #16
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b084      	sub	sp, #16
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009938:	2300      	movs	r3, #0
 800993a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009940:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	695b      	ldr	r3, [r3, #20]
 8009948:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800994c:	2b00      	cmp	r3, #0
 800994e:	bf14      	ite	ne
 8009950:	2301      	movne	r3, #1
 8009952:	2300      	moveq	r3, #0
 8009954:	b2db      	uxtb	r3, r3
 8009956:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800995e:	b2db      	uxtb	r3, r3
 8009960:	2b21      	cmp	r3, #33	; 0x21
 8009962:	d108      	bne.n	8009976 <UART_DMAError+0x46>
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d005      	beq.n	8009976 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	2200      	movs	r2, #0
 800996e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009970:	68b8      	ldr	r0, [r7, #8]
 8009972:	f000 f88b 	bl	8009a8c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009976:	68bb      	ldr	r3, [r7, #8]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	695b      	ldr	r3, [r3, #20]
 800997c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009980:	2b00      	cmp	r3, #0
 8009982:	bf14      	ite	ne
 8009984:	2301      	movne	r3, #1
 8009986:	2300      	moveq	r3, #0
 8009988:	b2db      	uxtb	r3, r3
 800998a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009992:	b2db      	uxtb	r3, r3
 8009994:	2b22      	cmp	r3, #34	; 0x22
 8009996:	d108      	bne.n	80099aa <UART_DMAError+0x7a>
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d005      	beq.n	80099aa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800999e:	68bb      	ldr	r3, [r7, #8]
 80099a0:	2200      	movs	r2, #0
 80099a2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80099a4:	68b8      	ldr	r0, [r7, #8]
 80099a6:	f000 f886 	bl	8009ab6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099ae:	f043 0210 	orr.w	r2, r3, #16
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80099b6:	68b8      	ldr	r0, [r7, #8]
 80099b8:	f7ff ff40 	bl	800983c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099bc:	bf00      	nop
 80099be:	3710      	adds	r7, #16
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b086      	sub	sp, #24
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	60f8      	str	r0, [r7, #12]
 80099cc:	60b9      	str	r1, [r7, #8]
 80099ce:	4613      	mov	r3, r2
 80099d0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80099d2:	68ba      	ldr	r2, [r7, #8]
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	88fa      	ldrh	r2, [r7, #6]
 80099dc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	2200      	movs	r2, #0
 80099e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2222      	movs	r2, #34	; 0x22
 80099e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099f0:	4a23      	ldr	r2, [pc, #140]	; (8009a80 <UART_Start_Receive_DMA+0xbc>)
 80099f2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099f8:	4a22      	ldr	r2, [pc, #136]	; (8009a84 <UART_Start_Receive_DMA+0xc0>)
 80099fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a00:	4a21      	ldr	r2, [pc, #132]	; (8009a88 <UART_Start_Receive_DMA+0xc4>)
 8009a02:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a08:	2200      	movs	r2, #0
 8009a0a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009a0c:	f107 0308 	add.w	r3, r7, #8
 8009a10:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	3304      	adds	r3, #4
 8009a1c:	4619      	mov	r1, r3
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	681a      	ldr	r2, [r3, #0]
 8009a22:	88fb      	ldrh	r3, [r7, #6]
 8009a24:	f7fa faac 	bl	8003f80 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009a28:	2300      	movs	r3, #0
 8009a2a:	613b      	str	r3, [r7, #16]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	613b      	str	r3, [r7, #16]
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	685b      	ldr	r3, [r3, #4]
 8009a3a:	613b      	str	r3, [r7, #16]
 8009a3c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2200      	movs	r2, #0
 8009a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	68da      	ldr	r2, [r3, #12]
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009a54:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	695a      	ldr	r2, [r3, #20]
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f042 0201 	orr.w	r2, r2, #1
 8009a64:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	695a      	ldr	r2, [r3, #20]
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009a74:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8009a76:	2300      	movs	r3, #0
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	3718      	adds	r7, #24
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}
 8009a80:	08009865 	.word	0x08009865
 8009a84:	080098fb 	.word	0x080098fb
 8009a88:	08009931 	.word	0x08009931

08009a8c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009a8c:	b480      	push	{r7}
 8009a8e:	b083      	sub	sp, #12
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	68da      	ldr	r2, [r3, #12]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009aa2:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2220      	movs	r2, #32
 8009aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009aac:	bf00      	nop
 8009aae:	370c      	adds	r7, #12
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bc80      	pop	{r7}
 8009ab4:	4770      	bx	lr

08009ab6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009ab6:	b480      	push	{r7}
 8009ab8:	b083      	sub	sp, #12
 8009aba:	af00      	add	r7, sp, #0
 8009abc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	68da      	ldr	r2, [r3, #12]
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009acc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	695a      	ldr	r2, [r3, #20]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f022 0201 	bic.w	r2, r2, #1
 8009adc:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ae2:	2b01      	cmp	r3, #1
 8009ae4:	d107      	bne.n	8009af6 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	68da      	ldr	r2, [r3, #12]
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f022 0210 	bic.w	r2, r2, #16
 8009af4:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2220      	movs	r2, #32
 8009afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2200      	movs	r2, #0
 8009b02:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009b04:	bf00      	nop
 8009b06:	370c      	adds	r7, #12
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bc80      	pop	{r7}
 8009b0c:	4770      	bx	lr

08009b0e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b0e:	b580      	push	{r7, lr}
 8009b10:	b084      	sub	sp, #16
 8009b12:	af00      	add	r7, sp, #0
 8009b14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b1a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2200      	movs	r2, #0
 8009b26:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009b28:	68f8      	ldr	r0, [r7, #12]
 8009b2a:	f7ff fe87 	bl	800983c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b2e:	bf00      	nop
 8009b30:	3710      	adds	r7, #16
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}

08009b36 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009b36:	b480      	push	{r7}
 8009b38:	b085      	sub	sp, #20
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	2b21      	cmp	r3, #33	; 0x21
 8009b48:	d13e      	bne.n	8009bc8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	689b      	ldr	r3, [r3, #8]
 8009b4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b52:	d114      	bne.n	8009b7e <UART_Transmit_IT+0x48>
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	691b      	ldr	r3, [r3, #16]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d110      	bne.n	8009b7e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6a1b      	ldr	r3, [r3, #32]
 8009b60:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	881b      	ldrh	r3, [r3, #0]
 8009b66:	461a      	mov	r2, r3
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b70:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6a1b      	ldr	r3, [r3, #32]
 8009b76:	1c9a      	adds	r2, r3, #2
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	621a      	str	r2, [r3, #32]
 8009b7c:	e008      	b.n	8009b90 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6a1b      	ldr	r3, [r3, #32]
 8009b82:	1c59      	adds	r1, r3, #1
 8009b84:	687a      	ldr	r2, [r7, #4]
 8009b86:	6211      	str	r1, [r2, #32]
 8009b88:	781a      	ldrb	r2, [r3, #0]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009b94:	b29b      	uxth	r3, r3
 8009b96:	3b01      	subs	r3, #1
 8009b98:	b29b      	uxth	r3, r3
 8009b9a:	687a      	ldr	r2, [r7, #4]
 8009b9c:	4619      	mov	r1, r3
 8009b9e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d10f      	bne.n	8009bc4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	68da      	ldr	r2, [r3, #12]
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009bb2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	68da      	ldr	r2, [r3, #12]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009bc2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	e000      	b.n	8009bca <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009bc8:	2302      	movs	r3, #2
  }
}
 8009bca:	4618      	mov	r0, r3
 8009bcc:	3714      	adds	r7, #20
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bc80      	pop	{r7}
 8009bd2:	4770      	bx	lr

08009bd4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b082      	sub	sp, #8
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	68da      	ldr	r2, [r3, #12]
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009bea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2220      	movs	r2, #32
 8009bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f7ff fe0f 	bl	8009818 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009bfa:	2300      	movs	r3, #0
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3708      	adds	r7, #8
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b086      	sub	sp, #24
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009c12:	b2db      	uxtb	r3, r3
 8009c14:	2b22      	cmp	r3, #34	; 0x22
 8009c16:	f040 8099 	bne.w	8009d4c <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	689b      	ldr	r3, [r3, #8]
 8009c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c22:	d117      	bne.n	8009c54 <UART_Receive_IT+0x50>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	691b      	ldr	r3, [r3, #16]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d113      	bne.n	8009c54 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c34:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	b29b      	uxth	r3, r3
 8009c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c42:	b29a      	uxth	r2, r3
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c4c:	1c9a      	adds	r2, r3, #2
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	629a      	str	r2, [r3, #40]	; 0x28
 8009c52:	e026      	b.n	8009ca2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c58:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	689b      	ldr	r3, [r3, #8]
 8009c62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c66:	d007      	beq.n	8009c78 <UART_Receive_IT+0x74>
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d10a      	bne.n	8009c86 <UART_Receive_IT+0x82>
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	691b      	ldr	r3, [r3, #16]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d106      	bne.n	8009c86 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	685b      	ldr	r3, [r3, #4]
 8009c7e:	b2da      	uxtb	r2, r3
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	701a      	strb	r2, [r3, #0]
 8009c84:	e008      	b.n	8009c98 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	685b      	ldr	r3, [r3, #4]
 8009c8c:	b2db      	uxtb	r3, r3
 8009c8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c92:	b2da      	uxtb	r2, r3
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c9c:	1c5a      	adds	r2, r3, #1
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009ca6:	b29b      	uxth	r3, r3
 8009ca8:	3b01      	subs	r3, #1
 8009caa:	b29b      	uxth	r3, r3
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	4619      	mov	r1, r3
 8009cb0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d148      	bne.n	8009d48 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	68da      	ldr	r2, [r3, #12]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f022 0220 	bic.w	r2, r2, #32
 8009cc4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	68da      	ldr	r2, [r3, #12]
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009cd4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	695a      	ldr	r2, [r3, #20]
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f022 0201 	bic.w	r2, r2, #1
 8009ce4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	2220      	movs	r2, #32
 8009cea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d123      	bne.n	8009d3e <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	68da      	ldr	r2, [r3, #12]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f022 0210 	bic.w	r2, r2, #16
 8009d0a:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f003 0310 	and.w	r3, r3, #16
 8009d16:	2b10      	cmp	r3, #16
 8009d18:	d10a      	bne.n	8009d30 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	60fb      	str	r3, [r7, #12]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	60fb      	str	r3, [r7, #12]
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	60fb      	str	r3, [r7, #12]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009d34:	4619      	mov	r1, r3
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f7ff fd89 	bl	800984e <HAL_UARTEx_RxEventCallback>
 8009d3c:	e002      	b.n	8009d44 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	f7f8 fa14 	bl	800216c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009d44:	2300      	movs	r3, #0
 8009d46:	e002      	b.n	8009d4e <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8009d48:	2300      	movs	r3, #0
 8009d4a:	e000      	b.n	8009d4e <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8009d4c:	2302      	movs	r3, #2
  }
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3718      	adds	r7, #24
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}
	...

08009d58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b084      	sub	sp, #16
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	691b      	ldr	r3, [r3, #16]
 8009d66:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	68da      	ldr	r2, [r3, #12]
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	430a      	orrs	r2, r1
 8009d74:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	689a      	ldr	r2, [r3, #8]
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	691b      	ldr	r3, [r3, #16]
 8009d7e:	431a      	orrs	r2, r3
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	695b      	ldr	r3, [r3, #20]
 8009d84:	4313      	orrs	r3, r2
 8009d86:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	68db      	ldr	r3, [r3, #12]
 8009d8e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8009d92:	f023 030c 	bic.w	r3, r3, #12
 8009d96:	687a      	ldr	r2, [r7, #4]
 8009d98:	6812      	ldr	r2, [r2, #0]
 8009d9a:	68b9      	ldr	r1, [r7, #8]
 8009d9c:	430b      	orrs	r3, r1
 8009d9e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	695b      	ldr	r3, [r3, #20]
 8009da6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	699a      	ldr	r2, [r3, #24]
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	430a      	orrs	r2, r1
 8009db4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4a2c      	ldr	r2, [pc, #176]	; (8009e6c <UART_SetConfig+0x114>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d103      	bne.n	8009dc8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009dc0:	f7fd fd4a 	bl	8007858 <HAL_RCC_GetPCLK2Freq>
 8009dc4:	60f8      	str	r0, [r7, #12]
 8009dc6:	e002      	b.n	8009dce <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009dc8:	f7fd fd32 	bl	8007830 <HAL_RCC_GetPCLK1Freq>
 8009dcc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009dce:	68fa      	ldr	r2, [r7, #12]
 8009dd0:	4613      	mov	r3, r2
 8009dd2:	009b      	lsls	r3, r3, #2
 8009dd4:	4413      	add	r3, r2
 8009dd6:	009a      	lsls	r2, r3, #2
 8009dd8:	441a      	add	r2, r3
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	685b      	ldr	r3, [r3, #4]
 8009dde:	009b      	lsls	r3, r3, #2
 8009de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009de4:	4a22      	ldr	r2, [pc, #136]	; (8009e70 <UART_SetConfig+0x118>)
 8009de6:	fba2 2303 	umull	r2, r3, r2, r3
 8009dea:	095b      	lsrs	r3, r3, #5
 8009dec:	0119      	lsls	r1, r3, #4
 8009dee:	68fa      	ldr	r2, [r7, #12]
 8009df0:	4613      	mov	r3, r2
 8009df2:	009b      	lsls	r3, r3, #2
 8009df4:	4413      	add	r3, r2
 8009df6:	009a      	lsls	r2, r3, #2
 8009df8:	441a      	add	r2, r3
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	685b      	ldr	r3, [r3, #4]
 8009dfe:	009b      	lsls	r3, r3, #2
 8009e00:	fbb2 f2f3 	udiv	r2, r2, r3
 8009e04:	4b1a      	ldr	r3, [pc, #104]	; (8009e70 <UART_SetConfig+0x118>)
 8009e06:	fba3 0302 	umull	r0, r3, r3, r2
 8009e0a:	095b      	lsrs	r3, r3, #5
 8009e0c:	2064      	movs	r0, #100	; 0x64
 8009e0e:	fb00 f303 	mul.w	r3, r0, r3
 8009e12:	1ad3      	subs	r3, r2, r3
 8009e14:	011b      	lsls	r3, r3, #4
 8009e16:	3332      	adds	r3, #50	; 0x32
 8009e18:	4a15      	ldr	r2, [pc, #84]	; (8009e70 <UART_SetConfig+0x118>)
 8009e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e1e:	095b      	lsrs	r3, r3, #5
 8009e20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009e24:	4419      	add	r1, r3
 8009e26:	68fa      	ldr	r2, [r7, #12]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	4413      	add	r3, r2
 8009e2e:	009a      	lsls	r2, r3, #2
 8009e30:	441a      	add	r2, r3
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	685b      	ldr	r3, [r3, #4]
 8009e36:	009b      	lsls	r3, r3, #2
 8009e38:	fbb2 f2f3 	udiv	r2, r2, r3
 8009e3c:	4b0c      	ldr	r3, [pc, #48]	; (8009e70 <UART_SetConfig+0x118>)
 8009e3e:	fba3 0302 	umull	r0, r3, r3, r2
 8009e42:	095b      	lsrs	r3, r3, #5
 8009e44:	2064      	movs	r0, #100	; 0x64
 8009e46:	fb00 f303 	mul.w	r3, r0, r3
 8009e4a:	1ad3      	subs	r3, r2, r3
 8009e4c:	011b      	lsls	r3, r3, #4
 8009e4e:	3332      	adds	r3, #50	; 0x32
 8009e50:	4a07      	ldr	r2, [pc, #28]	; (8009e70 <UART_SetConfig+0x118>)
 8009e52:	fba2 2303 	umull	r2, r3, r2, r3
 8009e56:	095b      	lsrs	r3, r3, #5
 8009e58:	f003 020f 	and.w	r2, r3, #15
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	440a      	add	r2, r1
 8009e62:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009e64:	bf00      	nop
 8009e66:	3710      	adds	r7, #16
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}
 8009e6c:	40013800 	.word	0x40013800
 8009e70:	51eb851f 	.word	0x51eb851f

08009e74 <__errno>:
 8009e74:	4b01      	ldr	r3, [pc, #4]	; (8009e7c <__errno+0x8>)
 8009e76:	6818      	ldr	r0, [r3, #0]
 8009e78:	4770      	bx	lr
 8009e7a:	bf00      	nop
 8009e7c:	20000014 	.word	0x20000014

08009e80 <__libc_init_array>:
 8009e80:	b570      	push	{r4, r5, r6, lr}
 8009e82:	2600      	movs	r6, #0
 8009e84:	4d0c      	ldr	r5, [pc, #48]	; (8009eb8 <__libc_init_array+0x38>)
 8009e86:	4c0d      	ldr	r4, [pc, #52]	; (8009ebc <__libc_init_array+0x3c>)
 8009e88:	1b64      	subs	r4, r4, r5
 8009e8a:	10a4      	asrs	r4, r4, #2
 8009e8c:	42a6      	cmp	r6, r4
 8009e8e:	d109      	bne.n	8009ea4 <__libc_init_array+0x24>
 8009e90:	f002 feea 	bl	800cc68 <_init>
 8009e94:	2600      	movs	r6, #0
 8009e96:	4d0a      	ldr	r5, [pc, #40]	; (8009ec0 <__libc_init_array+0x40>)
 8009e98:	4c0a      	ldr	r4, [pc, #40]	; (8009ec4 <__libc_init_array+0x44>)
 8009e9a:	1b64      	subs	r4, r4, r5
 8009e9c:	10a4      	asrs	r4, r4, #2
 8009e9e:	42a6      	cmp	r6, r4
 8009ea0:	d105      	bne.n	8009eae <__libc_init_array+0x2e>
 8009ea2:	bd70      	pop	{r4, r5, r6, pc}
 8009ea4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ea8:	4798      	blx	r3
 8009eaa:	3601      	adds	r6, #1
 8009eac:	e7ee      	b.n	8009e8c <__libc_init_array+0xc>
 8009eae:	f855 3b04 	ldr.w	r3, [r5], #4
 8009eb2:	4798      	blx	r3
 8009eb4:	3601      	adds	r6, #1
 8009eb6:	e7f2      	b.n	8009e9e <__libc_init_array+0x1e>
 8009eb8:	0800d094 	.word	0x0800d094
 8009ebc:	0800d094 	.word	0x0800d094
 8009ec0:	0800d094 	.word	0x0800d094
 8009ec4:	0800d098 	.word	0x0800d098

08009ec8 <memset>:
 8009ec8:	4603      	mov	r3, r0
 8009eca:	4402      	add	r2, r0
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	d100      	bne.n	8009ed2 <memset+0xa>
 8009ed0:	4770      	bx	lr
 8009ed2:	f803 1b01 	strb.w	r1, [r3], #1
 8009ed6:	e7f9      	b.n	8009ecc <memset+0x4>

08009ed8 <__cvt>:
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ede:	461f      	mov	r7, r3
 8009ee0:	bfbb      	ittet	lt
 8009ee2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8009ee6:	461f      	movlt	r7, r3
 8009ee8:	2300      	movge	r3, #0
 8009eea:	232d      	movlt	r3, #45	; 0x2d
 8009eec:	b088      	sub	sp, #32
 8009eee:	4614      	mov	r4, r2
 8009ef0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ef2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009ef4:	7013      	strb	r3, [r2, #0]
 8009ef6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ef8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8009efc:	f023 0820 	bic.w	r8, r3, #32
 8009f00:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009f04:	d005      	beq.n	8009f12 <__cvt+0x3a>
 8009f06:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009f0a:	d100      	bne.n	8009f0e <__cvt+0x36>
 8009f0c:	3501      	adds	r5, #1
 8009f0e:	2302      	movs	r3, #2
 8009f10:	e000      	b.n	8009f14 <__cvt+0x3c>
 8009f12:	2303      	movs	r3, #3
 8009f14:	aa07      	add	r2, sp, #28
 8009f16:	9204      	str	r2, [sp, #16]
 8009f18:	aa06      	add	r2, sp, #24
 8009f1a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009f1e:	e9cd 3500 	strd	r3, r5, [sp]
 8009f22:	4622      	mov	r2, r4
 8009f24:	463b      	mov	r3, r7
 8009f26:	f000 fcc3 	bl	800a8b0 <_dtoa_r>
 8009f2a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009f2e:	4606      	mov	r6, r0
 8009f30:	d102      	bne.n	8009f38 <__cvt+0x60>
 8009f32:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009f34:	07db      	lsls	r3, r3, #31
 8009f36:	d522      	bpl.n	8009f7e <__cvt+0xa6>
 8009f38:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009f3c:	eb06 0905 	add.w	r9, r6, r5
 8009f40:	d110      	bne.n	8009f64 <__cvt+0x8c>
 8009f42:	7833      	ldrb	r3, [r6, #0]
 8009f44:	2b30      	cmp	r3, #48	; 0x30
 8009f46:	d10a      	bne.n	8009f5e <__cvt+0x86>
 8009f48:	2200      	movs	r2, #0
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	4620      	mov	r0, r4
 8009f4e:	4639      	mov	r1, r7
 8009f50:	f7f6 fd2a 	bl	80009a8 <__aeabi_dcmpeq>
 8009f54:	b918      	cbnz	r0, 8009f5e <__cvt+0x86>
 8009f56:	f1c5 0501 	rsb	r5, r5, #1
 8009f5a:	f8ca 5000 	str.w	r5, [sl]
 8009f5e:	f8da 3000 	ldr.w	r3, [sl]
 8009f62:	4499      	add	r9, r3
 8009f64:	2200      	movs	r2, #0
 8009f66:	2300      	movs	r3, #0
 8009f68:	4620      	mov	r0, r4
 8009f6a:	4639      	mov	r1, r7
 8009f6c:	f7f6 fd1c 	bl	80009a8 <__aeabi_dcmpeq>
 8009f70:	b108      	cbz	r0, 8009f76 <__cvt+0x9e>
 8009f72:	f8cd 901c 	str.w	r9, [sp, #28]
 8009f76:	2230      	movs	r2, #48	; 0x30
 8009f78:	9b07      	ldr	r3, [sp, #28]
 8009f7a:	454b      	cmp	r3, r9
 8009f7c:	d307      	bcc.n	8009f8e <__cvt+0xb6>
 8009f7e:	4630      	mov	r0, r6
 8009f80:	9b07      	ldr	r3, [sp, #28]
 8009f82:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009f84:	1b9b      	subs	r3, r3, r6
 8009f86:	6013      	str	r3, [r2, #0]
 8009f88:	b008      	add	sp, #32
 8009f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f8e:	1c59      	adds	r1, r3, #1
 8009f90:	9107      	str	r1, [sp, #28]
 8009f92:	701a      	strb	r2, [r3, #0]
 8009f94:	e7f0      	b.n	8009f78 <__cvt+0xa0>

08009f96 <__exponent>:
 8009f96:	4603      	mov	r3, r0
 8009f98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f9a:	2900      	cmp	r1, #0
 8009f9c:	f803 2b02 	strb.w	r2, [r3], #2
 8009fa0:	bfb6      	itet	lt
 8009fa2:	222d      	movlt	r2, #45	; 0x2d
 8009fa4:	222b      	movge	r2, #43	; 0x2b
 8009fa6:	4249      	neglt	r1, r1
 8009fa8:	2909      	cmp	r1, #9
 8009faa:	7042      	strb	r2, [r0, #1]
 8009fac:	dd2b      	ble.n	800a006 <__exponent+0x70>
 8009fae:	f10d 0407 	add.w	r4, sp, #7
 8009fb2:	46a4      	mov	ip, r4
 8009fb4:	270a      	movs	r7, #10
 8009fb6:	fb91 f6f7 	sdiv	r6, r1, r7
 8009fba:	460a      	mov	r2, r1
 8009fbc:	46a6      	mov	lr, r4
 8009fbe:	fb07 1516 	mls	r5, r7, r6, r1
 8009fc2:	2a63      	cmp	r2, #99	; 0x63
 8009fc4:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8009fc8:	4631      	mov	r1, r6
 8009fca:	f104 34ff 	add.w	r4, r4, #4294967295
 8009fce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009fd2:	dcf0      	bgt.n	8009fb6 <__exponent+0x20>
 8009fd4:	3130      	adds	r1, #48	; 0x30
 8009fd6:	f1ae 0502 	sub.w	r5, lr, #2
 8009fda:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009fde:	4629      	mov	r1, r5
 8009fe0:	1c44      	adds	r4, r0, #1
 8009fe2:	4561      	cmp	r1, ip
 8009fe4:	d30a      	bcc.n	8009ffc <__exponent+0x66>
 8009fe6:	f10d 0209 	add.w	r2, sp, #9
 8009fea:	eba2 020e 	sub.w	r2, r2, lr
 8009fee:	4565      	cmp	r5, ip
 8009ff0:	bf88      	it	hi
 8009ff2:	2200      	movhi	r2, #0
 8009ff4:	4413      	add	r3, r2
 8009ff6:	1a18      	subs	r0, r3, r0
 8009ff8:	b003      	add	sp, #12
 8009ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ffc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a000:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a004:	e7ed      	b.n	8009fe2 <__exponent+0x4c>
 800a006:	2330      	movs	r3, #48	; 0x30
 800a008:	3130      	adds	r1, #48	; 0x30
 800a00a:	7083      	strb	r3, [r0, #2]
 800a00c:	70c1      	strb	r1, [r0, #3]
 800a00e:	1d03      	adds	r3, r0, #4
 800a010:	e7f1      	b.n	8009ff6 <__exponent+0x60>
	...

0800a014 <_printf_float>:
 800a014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a018:	b091      	sub	sp, #68	; 0x44
 800a01a:	460c      	mov	r4, r1
 800a01c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800a020:	4616      	mov	r6, r2
 800a022:	461f      	mov	r7, r3
 800a024:	4605      	mov	r5, r0
 800a026:	f001 fa31 	bl	800b48c <_localeconv_r>
 800a02a:	6803      	ldr	r3, [r0, #0]
 800a02c:	4618      	mov	r0, r3
 800a02e:	9309      	str	r3, [sp, #36]	; 0x24
 800a030:	f7f6 f88e 	bl	8000150 <strlen>
 800a034:	2300      	movs	r3, #0
 800a036:	930e      	str	r3, [sp, #56]	; 0x38
 800a038:	f8d8 3000 	ldr.w	r3, [r8]
 800a03c:	900a      	str	r0, [sp, #40]	; 0x28
 800a03e:	3307      	adds	r3, #7
 800a040:	f023 0307 	bic.w	r3, r3, #7
 800a044:	f103 0208 	add.w	r2, r3, #8
 800a048:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a04c:	f8d4 b000 	ldr.w	fp, [r4]
 800a050:	f8c8 2000 	str.w	r2, [r8]
 800a054:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a058:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a05c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800a060:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800a064:	930b      	str	r3, [sp, #44]	; 0x2c
 800a066:	f04f 32ff 	mov.w	r2, #4294967295
 800a06a:	4640      	mov	r0, r8
 800a06c:	4b9c      	ldr	r3, [pc, #624]	; (800a2e0 <_printf_float+0x2cc>)
 800a06e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a070:	f7f6 fccc 	bl	8000a0c <__aeabi_dcmpun>
 800a074:	bb70      	cbnz	r0, 800a0d4 <_printf_float+0xc0>
 800a076:	f04f 32ff 	mov.w	r2, #4294967295
 800a07a:	4640      	mov	r0, r8
 800a07c:	4b98      	ldr	r3, [pc, #608]	; (800a2e0 <_printf_float+0x2cc>)
 800a07e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a080:	f7f6 fca6 	bl	80009d0 <__aeabi_dcmple>
 800a084:	bb30      	cbnz	r0, 800a0d4 <_printf_float+0xc0>
 800a086:	2200      	movs	r2, #0
 800a088:	2300      	movs	r3, #0
 800a08a:	4640      	mov	r0, r8
 800a08c:	4651      	mov	r1, sl
 800a08e:	f7f6 fc95 	bl	80009bc <__aeabi_dcmplt>
 800a092:	b110      	cbz	r0, 800a09a <_printf_float+0x86>
 800a094:	232d      	movs	r3, #45	; 0x2d
 800a096:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a09a:	4b92      	ldr	r3, [pc, #584]	; (800a2e4 <_printf_float+0x2d0>)
 800a09c:	4892      	ldr	r0, [pc, #584]	; (800a2e8 <_printf_float+0x2d4>)
 800a09e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800a0a2:	bf94      	ite	ls
 800a0a4:	4698      	movls	r8, r3
 800a0a6:	4680      	movhi	r8, r0
 800a0a8:	2303      	movs	r3, #3
 800a0aa:	f04f 0a00 	mov.w	sl, #0
 800a0ae:	6123      	str	r3, [r4, #16]
 800a0b0:	f02b 0304 	bic.w	r3, fp, #4
 800a0b4:	6023      	str	r3, [r4, #0]
 800a0b6:	4633      	mov	r3, r6
 800a0b8:	4621      	mov	r1, r4
 800a0ba:	4628      	mov	r0, r5
 800a0bc:	9700      	str	r7, [sp, #0]
 800a0be:	aa0f      	add	r2, sp, #60	; 0x3c
 800a0c0:	f000 f9d4 	bl	800a46c <_printf_common>
 800a0c4:	3001      	adds	r0, #1
 800a0c6:	f040 8090 	bne.w	800a1ea <_printf_float+0x1d6>
 800a0ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ce:	b011      	add	sp, #68	; 0x44
 800a0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d4:	4642      	mov	r2, r8
 800a0d6:	4653      	mov	r3, sl
 800a0d8:	4640      	mov	r0, r8
 800a0da:	4651      	mov	r1, sl
 800a0dc:	f7f6 fc96 	bl	8000a0c <__aeabi_dcmpun>
 800a0e0:	b148      	cbz	r0, 800a0f6 <_printf_float+0xe2>
 800a0e2:	f1ba 0f00 	cmp.w	sl, #0
 800a0e6:	bfb8      	it	lt
 800a0e8:	232d      	movlt	r3, #45	; 0x2d
 800a0ea:	4880      	ldr	r0, [pc, #512]	; (800a2ec <_printf_float+0x2d8>)
 800a0ec:	bfb8      	it	lt
 800a0ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a0f2:	4b7f      	ldr	r3, [pc, #508]	; (800a2f0 <_printf_float+0x2dc>)
 800a0f4:	e7d3      	b.n	800a09e <_printf_float+0x8a>
 800a0f6:	6863      	ldr	r3, [r4, #4]
 800a0f8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800a0fc:	1c5a      	adds	r2, r3, #1
 800a0fe:	d142      	bne.n	800a186 <_printf_float+0x172>
 800a100:	2306      	movs	r3, #6
 800a102:	6063      	str	r3, [r4, #4]
 800a104:	2200      	movs	r2, #0
 800a106:	9206      	str	r2, [sp, #24]
 800a108:	aa0e      	add	r2, sp, #56	; 0x38
 800a10a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800a10e:	aa0d      	add	r2, sp, #52	; 0x34
 800a110:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800a114:	9203      	str	r2, [sp, #12]
 800a116:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800a11a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a11e:	6023      	str	r3, [r4, #0]
 800a120:	6863      	ldr	r3, [r4, #4]
 800a122:	4642      	mov	r2, r8
 800a124:	9300      	str	r3, [sp, #0]
 800a126:	4628      	mov	r0, r5
 800a128:	4653      	mov	r3, sl
 800a12a:	910b      	str	r1, [sp, #44]	; 0x2c
 800a12c:	f7ff fed4 	bl	8009ed8 <__cvt>
 800a130:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a132:	4680      	mov	r8, r0
 800a134:	2947      	cmp	r1, #71	; 0x47
 800a136:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a138:	d108      	bne.n	800a14c <_printf_float+0x138>
 800a13a:	1cc8      	adds	r0, r1, #3
 800a13c:	db02      	blt.n	800a144 <_printf_float+0x130>
 800a13e:	6863      	ldr	r3, [r4, #4]
 800a140:	4299      	cmp	r1, r3
 800a142:	dd40      	ble.n	800a1c6 <_printf_float+0x1b2>
 800a144:	f1a9 0902 	sub.w	r9, r9, #2
 800a148:	fa5f f989 	uxtb.w	r9, r9
 800a14c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a150:	d81f      	bhi.n	800a192 <_printf_float+0x17e>
 800a152:	464a      	mov	r2, r9
 800a154:	3901      	subs	r1, #1
 800a156:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a15a:	910d      	str	r1, [sp, #52]	; 0x34
 800a15c:	f7ff ff1b 	bl	8009f96 <__exponent>
 800a160:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a162:	4682      	mov	sl, r0
 800a164:	1813      	adds	r3, r2, r0
 800a166:	2a01      	cmp	r2, #1
 800a168:	6123      	str	r3, [r4, #16]
 800a16a:	dc02      	bgt.n	800a172 <_printf_float+0x15e>
 800a16c:	6822      	ldr	r2, [r4, #0]
 800a16e:	07d2      	lsls	r2, r2, #31
 800a170:	d501      	bpl.n	800a176 <_printf_float+0x162>
 800a172:	3301      	adds	r3, #1
 800a174:	6123      	str	r3, [r4, #16]
 800a176:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d09b      	beq.n	800a0b6 <_printf_float+0xa2>
 800a17e:	232d      	movs	r3, #45	; 0x2d
 800a180:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a184:	e797      	b.n	800a0b6 <_printf_float+0xa2>
 800a186:	2947      	cmp	r1, #71	; 0x47
 800a188:	d1bc      	bne.n	800a104 <_printf_float+0xf0>
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d1ba      	bne.n	800a104 <_printf_float+0xf0>
 800a18e:	2301      	movs	r3, #1
 800a190:	e7b7      	b.n	800a102 <_printf_float+0xee>
 800a192:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800a196:	d118      	bne.n	800a1ca <_printf_float+0x1b6>
 800a198:	2900      	cmp	r1, #0
 800a19a:	6863      	ldr	r3, [r4, #4]
 800a19c:	dd0b      	ble.n	800a1b6 <_printf_float+0x1a2>
 800a19e:	6121      	str	r1, [r4, #16]
 800a1a0:	b913      	cbnz	r3, 800a1a8 <_printf_float+0x194>
 800a1a2:	6822      	ldr	r2, [r4, #0]
 800a1a4:	07d0      	lsls	r0, r2, #31
 800a1a6:	d502      	bpl.n	800a1ae <_printf_float+0x19a>
 800a1a8:	3301      	adds	r3, #1
 800a1aa:	440b      	add	r3, r1
 800a1ac:	6123      	str	r3, [r4, #16]
 800a1ae:	f04f 0a00 	mov.w	sl, #0
 800a1b2:	65a1      	str	r1, [r4, #88]	; 0x58
 800a1b4:	e7df      	b.n	800a176 <_printf_float+0x162>
 800a1b6:	b913      	cbnz	r3, 800a1be <_printf_float+0x1aa>
 800a1b8:	6822      	ldr	r2, [r4, #0]
 800a1ba:	07d2      	lsls	r2, r2, #31
 800a1bc:	d501      	bpl.n	800a1c2 <_printf_float+0x1ae>
 800a1be:	3302      	adds	r3, #2
 800a1c0:	e7f4      	b.n	800a1ac <_printf_float+0x198>
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	e7f2      	b.n	800a1ac <_printf_float+0x198>
 800a1c6:	f04f 0967 	mov.w	r9, #103	; 0x67
 800a1ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a1cc:	4299      	cmp	r1, r3
 800a1ce:	db05      	blt.n	800a1dc <_printf_float+0x1c8>
 800a1d0:	6823      	ldr	r3, [r4, #0]
 800a1d2:	6121      	str	r1, [r4, #16]
 800a1d4:	07d8      	lsls	r0, r3, #31
 800a1d6:	d5ea      	bpl.n	800a1ae <_printf_float+0x19a>
 800a1d8:	1c4b      	adds	r3, r1, #1
 800a1da:	e7e7      	b.n	800a1ac <_printf_float+0x198>
 800a1dc:	2900      	cmp	r1, #0
 800a1de:	bfcc      	ite	gt
 800a1e0:	2201      	movgt	r2, #1
 800a1e2:	f1c1 0202 	rsble	r2, r1, #2
 800a1e6:	4413      	add	r3, r2
 800a1e8:	e7e0      	b.n	800a1ac <_printf_float+0x198>
 800a1ea:	6823      	ldr	r3, [r4, #0]
 800a1ec:	055a      	lsls	r2, r3, #21
 800a1ee:	d407      	bmi.n	800a200 <_printf_float+0x1ec>
 800a1f0:	6923      	ldr	r3, [r4, #16]
 800a1f2:	4642      	mov	r2, r8
 800a1f4:	4631      	mov	r1, r6
 800a1f6:	4628      	mov	r0, r5
 800a1f8:	47b8      	blx	r7
 800a1fa:	3001      	adds	r0, #1
 800a1fc:	d12b      	bne.n	800a256 <_printf_float+0x242>
 800a1fe:	e764      	b.n	800a0ca <_printf_float+0xb6>
 800a200:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a204:	f240 80dd 	bls.w	800a3c2 <_printf_float+0x3ae>
 800a208:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a20c:	2200      	movs	r2, #0
 800a20e:	2300      	movs	r3, #0
 800a210:	f7f6 fbca 	bl	80009a8 <__aeabi_dcmpeq>
 800a214:	2800      	cmp	r0, #0
 800a216:	d033      	beq.n	800a280 <_printf_float+0x26c>
 800a218:	2301      	movs	r3, #1
 800a21a:	4631      	mov	r1, r6
 800a21c:	4628      	mov	r0, r5
 800a21e:	4a35      	ldr	r2, [pc, #212]	; (800a2f4 <_printf_float+0x2e0>)
 800a220:	47b8      	blx	r7
 800a222:	3001      	adds	r0, #1
 800a224:	f43f af51 	beq.w	800a0ca <_printf_float+0xb6>
 800a228:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a22c:	429a      	cmp	r2, r3
 800a22e:	db02      	blt.n	800a236 <_printf_float+0x222>
 800a230:	6823      	ldr	r3, [r4, #0]
 800a232:	07d8      	lsls	r0, r3, #31
 800a234:	d50f      	bpl.n	800a256 <_printf_float+0x242>
 800a236:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a23a:	4631      	mov	r1, r6
 800a23c:	4628      	mov	r0, r5
 800a23e:	47b8      	blx	r7
 800a240:	3001      	adds	r0, #1
 800a242:	f43f af42 	beq.w	800a0ca <_printf_float+0xb6>
 800a246:	f04f 0800 	mov.w	r8, #0
 800a24a:	f104 091a 	add.w	r9, r4, #26
 800a24e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a250:	3b01      	subs	r3, #1
 800a252:	4543      	cmp	r3, r8
 800a254:	dc09      	bgt.n	800a26a <_printf_float+0x256>
 800a256:	6823      	ldr	r3, [r4, #0]
 800a258:	079b      	lsls	r3, r3, #30
 800a25a:	f100 8102 	bmi.w	800a462 <_printf_float+0x44e>
 800a25e:	68e0      	ldr	r0, [r4, #12]
 800a260:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a262:	4298      	cmp	r0, r3
 800a264:	bfb8      	it	lt
 800a266:	4618      	movlt	r0, r3
 800a268:	e731      	b.n	800a0ce <_printf_float+0xba>
 800a26a:	2301      	movs	r3, #1
 800a26c:	464a      	mov	r2, r9
 800a26e:	4631      	mov	r1, r6
 800a270:	4628      	mov	r0, r5
 800a272:	47b8      	blx	r7
 800a274:	3001      	adds	r0, #1
 800a276:	f43f af28 	beq.w	800a0ca <_printf_float+0xb6>
 800a27a:	f108 0801 	add.w	r8, r8, #1
 800a27e:	e7e6      	b.n	800a24e <_printf_float+0x23a>
 800a280:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a282:	2b00      	cmp	r3, #0
 800a284:	dc38      	bgt.n	800a2f8 <_printf_float+0x2e4>
 800a286:	2301      	movs	r3, #1
 800a288:	4631      	mov	r1, r6
 800a28a:	4628      	mov	r0, r5
 800a28c:	4a19      	ldr	r2, [pc, #100]	; (800a2f4 <_printf_float+0x2e0>)
 800a28e:	47b8      	blx	r7
 800a290:	3001      	adds	r0, #1
 800a292:	f43f af1a 	beq.w	800a0ca <_printf_float+0xb6>
 800a296:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a29a:	4313      	orrs	r3, r2
 800a29c:	d102      	bne.n	800a2a4 <_printf_float+0x290>
 800a29e:	6823      	ldr	r3, [r4, #0]
 800a2a0:	07d9      	lsls	r1, r3, #31
 800a2a2:	d5d8      	bpl.n	800a256 <_printf_float+0x242>
 800a2a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a2a8:	4631      	mov	r1, r6
 800a2aa:	4628      	mov	r0, r5
 800a2ac:	47b8      	blx	r7
 800a2ae:	3001      	adds	r0, #1
 800a2b0:	f43f af0b 	beq.w	800a0ca <_printf_float+0xb6>
 800a2b4:	f04f 0900 	mov.w	r9, #0
 800a2b8:	f104 0a1a 	add.w	sl, r4, #26
 800a2bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a2be:	425b      	negs	r3, r3
 800a2c0:	454b      	cmp	r3, r9
 800a2c2:	dc01      	bgt.n	800a2c8 <_printf_float+0x2b4>
 800a2c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2c6:	e794      	b.n	800a1f2 <_printf_float+0x1de>
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	4652      	mov	r2, sl
 800a2cc:	4631      	mov	r1, r6
 800a2ce:	4628      	mov	r0, r5
 800a2d0:	47b8      	blx	r7
 800a2d2:	3001      	adds	r0, #1
 800a2d4:	f43f aef9 	beq.w	800a0ca <_printf_float+0xb6>
 800a2d8:	f109 0901 	add.w	r9, r9, #1
 800a2dc:	e7ee      	b.n	800a2bc <_printf_float+0x2a8>
 800a2de:	bf00      	nop
 800a2e0:	7fefffff 	.word	0x7fefffff
 800a2e4:	0800ccbc 	.word	0x0800ccbc
 800a2e8:	0800ccc0 	.word	0x0800ccc0
 800a2ec:	0800ccc8 	.word	0x0800ccc8
 800a2f0:	0800ccc4 	.word	0x0800ccc4
 800a2f4:	0800cccc 	.word	0x0800cccc
 800a2f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a2fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a2fc:	429a      	cmp	r2, r3
 800a2fe:	bfa8      	it	ge
 800a300:	461a      	movge	r2, r3
 800a302:	2a00      	cmp	r2, #0
 800a304:	4691      	mov	r9, r2
 800a306:	dc37      	bgt.n	800a378 <_printf_float+0x364>
 800a308:	f04f 0b00 	mov.w	fp, #0
 800a30c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a310:	f104 021a 	add.w	r2, r4, #26
 800a314:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a318:	ebaa 0309 	sub.w	r3, sl, r9
 800a31c:	455b      	cmp	r3, fp
 800a31e:	dc33      	bgt.n	800a388 <_printf_float+0x374>
 800a320:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a324:	429a      	cmp	r2, r3
 800a326:	db3b      	blt.n	800a3a0 <_printf_float+0x38c>
 800a328:	6823      	ldr	r3, [r4, #0]
 800a32a:	07da      	lsls	r2, r3, #31
 800a32c:	d438      	bmi.n	800a3a0 <_printf_float+0x38c>
 800a32e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a330:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a332:	eba3 020a 	sub.w	r2, r3, sl
 800a336:	eba3 0901 	sub.w	r9, r3, r1
 800a33a:	4591      	cmp	r9, r2
 800a33c:	bfa8      	it	ge
 800a33e:	4691      	movge	r9, r2
 800a340:	f1b9 0f00 	cmp.w	r9, #0
 800a344:	dc34      	bgt.n	800a3b0 <_printf_float+0x39c>
 800a346:	f04f 0800 	mov.w	r8, #0
 800a34a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a34e:	f104 0a1a 	add.w	sl, r4, #26
 800a352:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a356:	1a9b      	subs	r3, r3, r2
 800a358:	eba3 0309 	sub.w	r3, r3, r9
 800a35c:	4543      	cmp	r3, r8
 800a35e:	f77f af7a 	ble.w	800a256 <_printf_float+0x242>
 800a362:	2301      	movs	r3, #1
 800a364:	4652      	mov	r2, sl
 800a366:	4631      	mov	r1, r6
 800a368:	4628      	mov	r0, r5
 800a36a:	47b8      	blx	r7
 800a36c:	3001      	adds	r0, #1
 800a36e:	f43f aeac 	beq.w	800a0ca <_printf_float+0xb6>
 800a372:	f108 0801 	add.w	r8, r8, #1
 800a376:	e7ec      	b.n	800a352 <_printf_float+0x33e>
 800a378:	4613      	mov	r3, r2
 800a37a:	4631      	mov	r1, r6
 800a37c:	4642      	mov	r2, r8
 800a37e:	4628      	mov	r0, r5
 800a380:	47b8      	blx	r7
 800a382:	3001      	adds	r0, #1
 800a384:	d1c0      	bne.n	800a308 <_printf_float+0x2f4>
 800a386:	e6a0      	b.n	800a0ca <_printf_float+0xb6>
 800a388:	2301      	movs	r3, #1
 800a38a:	4631      	mov	r1, r6
 800a38c:	4628      	mov	r0, r5
 800a38e:	920b      	str	r2, [sp, #44]	; 0x2c
 800a390:	47b8      	blx	r7
 800a392:	3001      	adds	r0, #1
 800a394:	f43f ae99 	beq.w	800a0ca <_printf_float+0xb6>
 800a398:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a39a:	f10b 0b01 	add.w	fp, fp, #1
 800a39e:	e7b9      	b.n	800a314 <_printf_float+0x300>
 800a3a0:	4631      	mov	r1, r6
 800a3a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	47b8      	blx	r7
 800a3aa:	3001      	adds	r0, #1
 800a3ac:	d1bf      	bne.n	800a32e <_printf_float+0x31a>
 800a3ae:	e68c      	b.n	800a0ca <_printf_float+0xb6>
 800a3b0:	464b      	mov	r3, r9
 800a3b2:	4631      	mov	r1, r6
 800a3b4:	4628      	mov	r0, r5
 800a3b6:	eb08 020a 	add.w	r2, r8, sl
 800a3ba:	47b8      	blx	r7
 800a3bc:	3001      	adds	r0, #1
 800a3be:	d1c2      	bne.n	800a346 <_printf_float+0x332>
 800a3c0:	e683      	b.n	800a0ca <_printf_float+0xb6>
 800a3c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a3c4:	2a01      	cmp	r2, #1
 800a3c6:	dc01      	bgt.n	800a3cc <_printf_float+0x3b8>
 800a3c8:	07db      	lsls	r3, r3, #31
 800a3ca:	d537      	bpl.n	800a43c <_printf_float+0x428>
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	4642      	mov	r2, r8
 800a3d0:	4631      	mov	r1, r6
 800a3d2:	4628      	mov	r0, r5
 800a3d4:	47b8      	blx	r7
 800a3d6:	3001      	adds	r0, #1
 800a3d8:	f43f ae77 	beq.w	800a0ca <_printf_float+0xb6>
 800a3dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a3e0:	4631      	mov	r1, r6
 800a3e2:	4628      	mov	r0, r5
 800a3e4:	47b8      	blx	r7
 800a3e6:	3001      	adds	r0, #1
 800a3e8:	f43f ae6f 	beq.w	800a0ca <_printf_float+0xb6>
 800a3ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	f7f6 fad8 	bl	80009a8 <__aeabi_dcmpeq>
 800a3f8:	b9d8      	cbnz	r0, 800a432 <_printf_float+0x41e>
 800a3fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a3fc:	f108 0201 	add.w	r2, r8, #1
 800a400:	3b01      	subs	r3, #1
 800a402:	4631      	mov	r1, r6
 800a404:	4628      	mov	r0, r5
 800a406:	47b8      	blx	r7
 800a408:	3001      	adds	r0, #1
 800a40a:	d10e      	bne.n	800a42a <_printf_float+0x416>
 800a40c:	e65d      	b.n	800a0ca <_printf_float+0xb6>
 800a40e:	2301      	movs	r3, #1
 800a410:	464a      	mov	r2, r9
 800a412:	4631      	mov	r1, r6
 800a414:	4628      	mov	r0, r5
 800a416:	47b8      	blx	r7
 800a418:	3001      	adds	r0, #1
 800a41a:	f43f ae56 	beq.w	800a0ca <_printf_float+0xb6>
 800a41e:	f108 0801 	add.w	r8, r8, #1
 800a422:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a424:	3b01      	subs	r3, #1
 800a426:	4543      	cmp	r3, r8
 800a428:	dcf1      	bgt.n	800a40e <_printf_float+0x3fa>
 800a42a:	4653      	mov	r3, sl
 800a42c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a430:	e6e0      	b.n	800a1f4 <_printf_float+0x1e0>
 800a432:	f04f 0800 	mov.w	r8, #0
 800a436:	f104 091a 	add.w	r9, r4, #26
 800a43a:	e7f2      	b.n	800a422 <_printf_float+0x40e>
 800a43c:	2301      	movs	r3, #1
 800a43e:	4642      	mov	r2, r8
 800a440:	e7df      	b.n	800a402 <_printf_float+0x3ee>
 800a442:	2301      	movs	r3, #1
 800a444:	464a      	mov	r2, r9
 800a446:	4631      	mov	r1, r6
 800a448:	4628      	mov	r0, r5
 800a44a:	47b8      	blx	r7
 800a44c:	3001      	adds	r0, #1
 800a44e:	f43f ae3c 	beq.w	800a0ca <_printf_float+0xb6>
 800a452:	f108 0801 	add.w	r8, r8, #1
 800a456:	68e3      	ldr	r3, [r4, #12]
 800a458:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a45a:	1a5b      	subs	r3, r3, r1
 800a45c:	4543      	cmp	r3, r8
 800a45e:	dcf0      	bgt.n	800a442 <_printf_float+0x42e>
 800a460:	e6fd      	b.n	800a25e <_printf_float+0x24a>
 800a462:	f04f 0800 	mov.w	r8, #0
 800a466:	f104 0919 	add.w	r9, r4, #25
 800a46a:	e7f4      	b.n	800a456 <_printf_float+0x442>

0800a46c <_printf_common>:
 800a46c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a470:	4616      	mov	r6, r2
 800a472:	4699      	mov	r9, r3
 800a474:	688a      	ldr	r2, [r1, #8]
 800a476:	690b      	ldr	r3, [r1, #16]
 800a478:	4607      	mov	r7, r0
 800a47a:	4293      	cmp	r3, r2
 800a47c:	bfb8      	it	lt
 800a47e:	4613      	movlt	r3, r2
 800a480:	6033      	str	r3, [r6, #0]
 800a482:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a486:	460c      	mov	r4, r1
 800a488:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a48c:	b10a      	cbz	r2, 800a492 <_printf_common+0x26>
 800a48e:	3301      	adds	r3, #1
 800a490:	6033      	str	r3, [r6, #0]
 800a492:	6823      	ldr	r3, [r4, #0]
 800a494:	0699      	lsls	r1, r3, #26
 800a496:	bf42      	ittt	mi
 800a498:	6833      	ldrmi	r3, [r6, #0]
 800a49a:	3302      	addmi	r3, #2
 800a49c:	6033      	strmi	r3, [r6, #0]
 800a49e:	6825      	ldr	r5, [r4, #0]
 800a4a0:	f015 0506 	ands.w	r5, r5, #6
 800a4a4:	d106      	bne.n	800a4b4 <_printf_common+0x48>
 800a4a6:	f104 0a19 	add.w	sl, r4, #25
 800a4aa:	68e3      	ldr	r3, [r4, #12]
 800a4ac:	6832      	ldr	r2, [r6, #0]
 800a4ae:	1a9b      	subs	r3, r3, r2
 800a4b0:	42ab      	cmp	r3, r5
 800a4b2:	dc28      	bgt.n	800a506 <_printf_common+0x9a>
 800a4b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a4b8:	1e13      	subs	r3, r2, #0
 800a4ba:	6822      	ldr	r2, [r4, #0]
 800a4bc:	bf18      	it	ne
 800a4be:	2301      	movne	r3, #1
 800a4c0:	0692      	lsls	r2, r2, #26
 800a4c2:	d42d      	bmi.n	800a520 <_printf_common+0xb4>
 800a4c4:	4649      	mov	r1, r9
 800a4c6:	4638      	mov	r0, r7
 800a4c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a4cc:	47c0      	blx	r8
 800a4ce:	3001      	adds	r0, #1
 800a4d0:	d020      	beq.n	800a514 <_printf_common+0xa8>
 800a4d2:	6823      	ldr	r3, [r4, #0]
 800a4d4:	68e5      	ldr	r5, [r4, #12]
 800a4d6:	f003 0306 	and.w	r3, r3, #6
 800a4da:	2b04      	cmp	r3, #4
 800a4dc:	bf18      	it	ne
 800a4de:	2500      	movne	r5, #0
 800a4e0:	6832      	ldr	r2, [r6, #0]
 800a4e2:	f04f 0600 	mov.w	r6, #0
 800a4e6:	68a3      	ldr	r3, [r4, #8]
 800a4e8:	bf08      	it	eq
 800a4ea:	1aad      	subeq	r5, r5, r2
 800a4ec:	6922      	ldr	r2, [r4, #16]
 800a4ee:	bf08      	it	eq
 800a4f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	bfc4      	itt	gt
 800a4f8:	1a9b      	subgt	r3, r3, r2
 800a4fa:	18ed      	addgt	r5, r5, r3
 800a4fc:	341a      	adds	r4, #26
 800a4fe:	42b5      	cmp	r5, r6
 800a500:	d11a      	bne.n	800a538 <_printf_common+0xcc>
 800a502:	2000      	movs	r0, #0
 800a504:	e008      	b.n	800a518 <_printf_common+0xac>
 800a506:	2301      	movs	r3, #1
 800a508:	4652      	mov	r2, sl
 800a50a:	4649      	mov	r1, r9
 800a50c:	4638      	mov	r0, r7
 800a50e:	47c0      	blx	r8
 800a510:	3001      	adds	r0, #1
 800a512:	d103      	bne.n	800a51c <_printf_common+0xb0>
 800a514:	f04f 30ff 	mov.w	r0, #4294967295
 800a518:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a51c:	3501      	adds	r5, #1
 800a51e:	e7c4      	b.n	800a4aa <_printf_common+0x3e>
 800a520:	2030      	movs	r0, #48	; 0x30
 800a522:	18e1      	adds	r1, r4, r3
 800a524:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a528:	1c5a      	adds	r2, r3, #1
 800a52a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a52e:	4422      	add	r2, r4
 800a530:	3302      	adds	r3, #2
 800a532:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a536:	e7c5      	b.n	800a4c4 <_printf_common+0x58>
 800a538:	2301      	movs	r3, #1
 800a53a:	4622      	mov	r2, r4
 800a53c:	4649      	mov	r1, r9
 800a53e:	4638      	mov	r0, r7
 800a540:	47c0      	blx	r8
 800a542:	3001      	adds	r0, #1
 800a544:	d0e6      	beq.n	800a514 <_printf_common+0xa8>
 800a546:	3601      	adds	r6, #1
 800a548:	e7d9      	b.n	800a4fe <_printf_common+0x92>
	...

0800a54c <_printf_i>:
 800a54c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a550:	7e0f      	ldrb	r7, [r1, #24]
 800a552:	4691      	mov	r9, r2
 800a554:	2f78      	cmp	r7, #120	; 0x78
 800a556:	4680      	mov	r8, r0
 800a558:	460c      	mov	r4, r1
 800a55a:	469a      	mov	sl, r3
 800a55c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a55e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a562:	d807      	bhi.n	800a574 <_printf_i+0x28>
 800a564:	2f62      	cmp	r7, #98	; 0x62
 800a566:	d80a      	bhi.n	800a57e <_printf_i+0x32>
 800a568:	2f00      	cmp	r7, #0
 800a56a:	f000 80d9 	beq.w	800a720 <_printf_i+0x1d4>
 800a56e:	2f58      	cmp	r7, #88	; 0x58
 800a570:	f000 80a4 	beq.w	800a6bc <_printf_i+0x170>
 800a574:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a578:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a57c:	e03a      	b.n	800a5f4 <_printf_i+0xa8>
 800a57e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a582:	2b15      	cmp	r3, #21
 800a584:	d8f6      	bhi.n	800a574 <_printf_i+0x28>
 800a586:	a101      	add	r1, pc, #4	; (adr r1, 800a58c <_printf_i+0x40>)
 800a588:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a58c:	0800a5e5 	.word	0x0800a5e5
 800a590:	0800a5f9 	.word	0x0800a5f9
 800a594:	0800a575 	.word	0x0800a575
 800a598:	0800a575 	.word	0x0800a575
 800a59c:	0800a575 	.word	0x0800a575
 800a5a0:	0800a575 	.word	0x0800a575
 800a5a4:	0800a5f9 	.word	0x0800a5f9
 800a5a8:	0800a575 	.word	0x0800a575
 800a5ac:	0800a575 	.word	0x0800a575
 800a5b0:	0800a575 	.word	0x0800a575
 800a5b4:	0800a575 	.word	0x0800a575
 800a5b8:	0800a707 	.word	0x0800a707
 800a5bc:	0800a629 	.word	0x0800a629
 800a5c0:	0800a6e9 	.word	0x0800a6e9
 800a5c4:	0800a575 	.word	0x0800a575
 800a5c8:	0800a575 	.word	0x0800a575
 800a5cc:	0800a729 	.word	0x0800a729
 800a5d0:	0800a575 	.word	0x0800a575
 800a5d4:	0800a629 	.word	0x0800a629
 800a5d8:	0800a575 	.word	0x0800a575
 800a5dc:	0800a575 	.word	0x0800a575
 800a5e0:	0800a6f1 	.word	0x0800a6f1
 800a5e4:	682b      	ldr	r3, [r5, #0]
 800a5e6:	1d1a      	adds	r2, r3, #4
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	602a      	str	r2, [r5, #0]
 800a5ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a5f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	e0a4      	b.n	800a742 <_printf_i+0x1f6>
 800a5f8:	6820      	ldr	r0, [r4, #0]
 800a5fa:	6829      	ldr	r1, [r5, #0]
 800a5fc:	0606      	lsls	r6, r0, #24
 800a5fe:	f101 0304 	add.w	r3, r1, #4
 800a602:	d50a      	bpl.n	800a61a <_printf_i+0xce>
 800a604:	680e      	ldr	r6, [r1, #0]
 800a606:	602b      	str	r3, [r5, #0]
 800a608:	2e00      	cmp	r6, #0
 800a60a:	da03      	bge.n	800a614 <_printf_i+0xc8>
 800a60c:	232d      	movs	r3, #45	; 0x2d
 800a60e:	4276      	negs	r6, r6
 800a610:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a614:	230a      	movs	r3, #10
 800a616:	485e      	ldr	r0, [pc, #376]	; (800a790 <_printf_i+0x244>)
 800a618:	e019      	b.n	800a64e <_printf_i+0x102>
 800a61a:	680e      	ldr	r6, [r1, #0]
 800a61c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a620:	602b      	str	r3, [r5, #0]
 800a622:	bf18      	it	ne
 800a624:	b236      	sxthne	r6, r6
 800a626:	e7ef      	b.n	800a608 <_printf_i+0xbc>
 800a628:	682b      	ldr	r3, [r5, #0]
 800a62a:	6820      	ldr	r0, [r4, #0]
 800a62c:	1d19      	adds	r1, r3, #4
 800a62e:	6029      	str	r1, [r5, #0]
 800a630:	0601      	lsls	r1, r0, #24
 800a632:	d501      	bpl.n	800a638 <_printf_i+0xec>
 800a634:	681e      	ldr	r6, [r3, #0]
 800a636:	e002      	b.n	800a63e <_printf_i+0xf2>
 800a638:	0646      	lsls	r6, r0, #25
 800a63a:	d5fb      	bpl.n	800a634 <_printf_i+0xe8>
 800a63c:	881e      	ldrh	r6, [r3, #0]
 800a63e:	2f6f      	cmp	r7, #111	; 0x6f
 800a640:	bf0c      	ite	eq
 800a642:	2308      	moveq	r3, #8
 800a644:	230a      	movne	r3, #10
 800a646:	4852      	ldr	r0, [pc, #328]	; (800a790 <_printf_i+0x244>)
 800a648:	2100      	movs	r1, #0
 800a64a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a64e:	6865      	ldr	r5, [r4, #4]
 800a650:	2d00      	cmp	r5, #0
 800a652:	bfa8      	it	ge
 800a654:	6821      	ldrge	r1, [r4, #0]
 800a656:	60a5      	str	r5, [r4, #8]
 800a658:	bfa4      	itt	ge
 800a65a:	f021 0104 	bicge.w	r1, r1, #4
 800a65e:	6021      	strge	r1, [r4, #0]
 800a660:	b90e      	cbnz	r6, 800a666 <_printf_i+0x11a>
 800a662:	2d00      	cmp	r5, #0
 800a664:	d04d      	beq.n	800a702 <_printf_i+0x1b6>
 800a666:	4615      	mov	r5, r2
 800a668:	fbb6 f1f3 	udiv	r1, r6, r3
 800a66c:	fb03 6711 	mls	r7, r3, r1, r6
 800a670:	5dc7      	ldrb	r7, [r0, r7]
 800a672:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a676:	4637      	mov	r7, r6
 800a678:	42bb      	cmp	r3, r7
 800a67a:	460e      	mov	r6, r1
 800a67c:	d9f4      	bls.n	800a668 <_printf_i+0x11c>
 800a67e:	2b08      	cmp	r3, #8
 800a680:	d10b      	bne.n	800a69a <_printf_i+0x14e>
 800a682:	6823      	ldr	r3, [r4, #0]
 800a684:	07de      	lsls	r6, r3, #31
 800a686:	d508      	bpl.n	800a69a <_printf_i+0x14e>
 800a688:	6923      	ldr	r3, [r4, #16]
 800a68a:	6861      	ldr	r1, [r4, #4]
 800a68c:	4299      	cmp	r1, r3
 800a68e:	bfde      	ittt	le
 800a690:	2330      	movle	r3, #48	; 0x30
 800a692:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a696:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a69a:	1b52      	subs	r2, r2, r5
 800a69c:	6122      	str	r2, [r4, #16]
 800a69e:	464b      	mov	r3, r9
 800a6a0:	4621      	mov	r1, r4
 800a6a2:	4640      	mov	r0, r8
 800a6a4:	f8cd a000 	str.w	sl, [sp]
 800a6a8:	aa03      	add	r2, sp, #12
 800a6aa:	f7ff fedf 	bl	800a46c <_printf_common>
 800a6ae:	3001      	adds	r0, #1
 800a6b0:	d14c      	bne.n	800a74c <_printf_i+0x200>
 800a6b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a6b6:	b004      	add	sp, #16
 800a6b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6bc:	4834      	ldr	r0, [pc, #208]	; (800a790 <_printf_i+0x244>)
 800a6be:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a6c2:	6829      	ldr	r1, [r5, #0]
 800a6c4:	6823      	ldr	r3, [r4, #0]
 800a6c6:	f851 6b04 	ldr.w	r6, [r1], #4
 800a6ca:	6029      	str	r1, [r5, #0]
 800a6cc:	061d      	lsls	r5, r3, #24
 800a6ce:	d514      	bpl.n	800a6fa <_printf_i+0x1ae>
 800a6d0:	07df      	lsls	r7, r3, #31
 800a6d2:	bf44      	itt	mi
 800a6d4:	f043 0320 	orrmi.w	r3, r3, #32
 800a6d8:	6023      	strmi	r3, [r4, #0]
 800a6da:	b91e      	cbnz	r6, 800a6e4 <_printf_i+0x198>
 800a6dc:	6823      	ldr	r3, [r4, #0]
 800a6de:	f023 0320 	bic.w	r3, r3, #32
 800a6e2:	6023      	str	r3, [r4, #0]
 800a6e4:	2310      	movs	r3, #16
 800a6e6:	e7af      	b.n	800a648 <_printf_i+0xfc>
 800a6e8:	6823      	ldr	r3, [r4, #0]
 800a6ea:	f043 0320 	orr.w	r3, r3, #32
 800a6ee:	6023      	str	r3, [r4, #0]
 800a6f0:	2378      	movs	r3, #120	; 0x78
 800a6f2:	4828      	ldr	r0, [pc, #160]	; (800a794 <_printf_i+0x248>)
 800a6f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a6f8:	e7e3      	b.n	800a6c2 <_printf_i+0x176>
 800a6fa:	0659      	lsls	r1, r3, #25
 800a6fc:	bf48      	it	mi
 800a6fe:	b2b6      	uxthmi	r6, r6
 800a700:	e7e6      	b.n	800a6d0 <_printf_i+0x184>
 800a702:	4615      	mov	r5, r2
 800a704:	e7bb      	b.n	800a67e <_printf_i+0x132>
 800a706:	682b      	ldr	r3, [r5, #0]
 800a708:	6826      	ldr	r6, [r4, #0]
 800a70a:	1d18      	adds	r0, r3, #4
 800a70c:	6961      	ldr	r1, [r4, #20]
 800a70e:	6028      	str	r0, [r5, #0]
 800a710:	0635      	lsls	r5, r6, #24
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	d501      	bpl.n	800a71a <_printf_i+0x1ce>
 800a716:	6019      	str	r1, [r3, #0]
 800a718:	e002      	b.n	800a720 <_printf_i+0x1d4>
 800a71a:	0670      	lsls	r0, r6, #25
 800a71c:	d5fb      	bpl.n	800a716 <_printf_i+0x1ca>
 800a71e:	8019      	strh	r1, [r3, #0]
 800a720:	2300      	movs	r3, #0
 800a722:	4615      	mov	r5, r2
 800a724:	6123      	str	r3, [r4, #16]
 800a726:	e7ba      	b.n	800a69e <_printf_i+0x152>
 800a728:	682b      	ldr	r3, [r5, #0]
 800a72a:	2100      	movs	r1, #0
 800a72c:	1d1a      	adds	r2, r3, #4
 800a72e:	602a      	str	r2, [r5, #0]
 800a730:	681d      	ldr	r5, [r3, #0]
 800a732:	6862      	ldr	r2, [r4, #4]
 800a734:	4628      	mov	r0, r5
 800a736:	f000 feb5 	bl	800b4a4 <memchr>
 800a73a:	b108      	cbz	r0, 800a740 <_printf_i+0x1f4>
 800a73c:	1b40      	subs	r0, r0, r5
 800a73e:	6060      	str	r0, [r4, #4]
 800a740:	6863      	ldr	r3, [r4, #4]
 800a742:	6123      	str	r3, [r4, #16]
 800a744:	2300      	movs	r3, #0
 800a746:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a74a:	e7a8      	b.n	800a69e <_printf_i+0x152>
 800a74c:	462a      	mov	r2, r5
 800a74e:	4649      	mov	r1, r9
 800a750:	4640      	mov	r0, r8
 800a752:	6923      	ldr	r3, [r4, #16]
 800a754:	47d0      	blx	sl
 800a756:	3001      	adds	r0, #1
 800a758:	d0ab      	beq.n	800a6b2 <_printf_i+0x166>
 800a75a:	6823      	ldr	r3, [r4, #0]
 800a75c:	079b      	lsls	r3, r3, #30
 800a75e:	d413      	bmi.n	800a788 <_printf_i+0x23c>
 800a760:	68e0      	ldr	r0, [r4, #12]
 800a762:	9b03      	ldr	r3, [sp, #12]
 800a764:	4298      	cmp	r0, r3
 800a766:	bfb8      	it	lt
 800a768:	4618      	movlt	r0, r3
 800a76a:	e7a4      	b.n	800a6b6 <_printf_i+0x16a>
 800a76c:	2301      	movs	r3, #1
 800a76e:	4632      	mov	r2, r6
 800a770:	4649      	mov	r1, r9
 800a772:	4640      	mov	r0, r8
 800a774:	47d0      	blx	sl
 800a776:	3001      	adds	r0, #1
 800a778:	d09b      	beq.n	800a6b2 <_printf_i+0x166>
 800a77a:	3501      	adds	r5, #1
 800a77c:	68e3      	ldr	r3, [r4, #12]
 800a77e:	9903      	ldr	r1, [sp, #12]
 800a780:	1a5b      	subs	r3, r3, r1
 800a782:	42ab      	cmp	r3, r5
 800a784:	dcf2      	bgt.n	800a76c <_printf_i+0x220>
 800a786:	e7eb      	b.n	800a760 <_printf_i+0x214>
 800a788:	2500      	movs	r5, #0
 800a78a:	f104 0619 	add.w	r6, r4, #25
 800a78e:	e7f5      	b.n	800a77c <_printf_i+0x230>
 800a790:	0800ccce 	.word	0x0800ccce
 800a794:	0800ccdf 	.word	0x0800ccdf

0800a798 <quorem>:
 800a798:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a79c:	6903      	ldr	r3, [r0, #16]
 800a79e:	690c      	ldr	r4, [r1, #16]
 800a7a0:	4607      	mov	r7, r0
 800a7a2:	42a3      	cmp	r3, r4
 800a7a4:	f2c0 8082 	blt.w	800a8ac <quorem+0x114>
 800a7a8:	3c01      	subs	r4, #1
 800a7aa:	f100 0514 	add.w	r5, r0, #20
 800a7ae:	f101 0814 	add.w	r8, r1, #20
 800a7b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a7b6:	9301      	str	r3, [sp, #4]
 800a7b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a7bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a7c0:	3301      	adds	r3, #1
 800a7c2:	429a      	cmp	r2, r3
 800a7c4:	fbb2 f6f3 	udiv	r6, r2, r3
 800a7c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a7cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a7d0:	d331      	bcc.n	800a836 <quorem+0x9e>
 800a7d2:	f04f 0e00 	mov.w	lr, #0
 800a7d6:	4640      	mov	r0, r8
 800a7d8:	46ac      	mov	ip, r5
 800a7da:	46f2      	mov	sl, lr
 800a7dc:	f850 2b04 	ldr.w	r2, [r0], #4
 800a7e0:	b293      	uxth	r3, r2
 800a7e2:	fb06 e303 	mla	r3, r6, r3, lr
 800a7e6:	0c12      	lsrs	r2, r2, #16
 800a7e8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a7ec:	b29b      	uxth	r3, r3
 800a7ee:	fb06 e202 	mla	r2, r6, r2, lr
 800a7f2:	ebaa 0303 	sub.w	r3, sl, r3
 800a7f6:	f8dc a000 	ldr.w	sl, [ip]
 800a7fa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a7fe:	fa1f fa8a 	uxth.w	sl, sl
 800a802:	4453      	add	r3, sl
 800a804:	f8dc a000 	ldr.w	sl, [ip]
 800a808:	b292      	uxth	r2, r2
 800a80a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a80e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a812:	b29b      	uxth	r3, r3
 800a814:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a818:	4581      	cmp	r9, r0
 800a81a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a81e:	f84c 3b04 	str.w	r3, [ip], #4
 800a822:	d2db      	bcs.n	800a7dc <quorem+0x44>
 800a824:	f855 300b 	ldr.w	r3, [r5, fp]
 800a828:	b92b      	cbnz	r3, 800a836 <quorem+0x9e>
 800a82a:	9b01      	ldr	r3, [sp, #4]
 800a82c:	3b04      	subs	r3, #4
 800a82e:	429d      	cmp	r5, r3
 800a830:	461a      	mov	r2, r3
 800a832:	d32f      	bcc.n	800a894 <quorem+0xfc>
 800a834:	613c      	str	r4, [r7, #16]
 800a836:	4638      	mov	r0, r7
 800a838:	f001 f8ce 	bl	800b9d8 <__mcmp>
 800a83c:	2800      	cmp	r0, #0
 800a83e:	db25      	blt.n	800a88c <quorem+0xf4>
 800a840:	4628      	mov	r0, r5
 800a842:	f04f 0c00 	mov.w	ip, #0
 800a846:	3601      	adds	r6, #1
 800a848:	f858 1b04 	ldr.w	r1, [r8], #4
 800a84c:	f8d0 e000 	ldr.w	lr, [r0]
 800a850:	b28b      	uxth	r3, r1
 800a852:	ebac 0303 	sub.w	r3, ip, r3
 800a856:	fa1f f28e 	uxth.w	r2, lr
 800a85a:	4413      	add	r3, r2
 800a85c:	0c0a      	lsrs	r2, r1, #16
 800a85e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a862:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a866:	b29b      	uxth	r3, r3
 800a868:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a86c:	45c1      	cmp	r9, r8
 800a86e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a872:	f840 3b04 	str.w	r3, [r0], #4
 800a876:	d2e7      	bcs.n	800a848 <quorem+0xb0>
 800a878:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a87c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a880:	b922      	cbnz	r2, 800a88c <quorem+0xf4>
 800a882:	3b04      	subs	r3, #4
 800a884:	429d      	cmp	r5, r3
 800a886:	461a      	mov	r2, r3
 800a888:	d30a      	bcc.n	800a8a0 <quorem+0x108>
 800a88a:	613c      	str	r4, [r7, #16]
 800a88c:	4630      	mov	r0, r6
 800a88e:	b003      	add	sp, #12
 800a890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a894:	6812      	ldr	r2, [r2, #0]
 800a896:	3b04      	subs	r3, #4
 800a898:	2a00      	cmp	r2, #0
 800a89a:	d1cb      	bne.n	800a834 <quorem+0x9c>
 800a89c:	3c01      	subs	r4, #1
 800a89e:	e7c6      	b.n	800a82e <quorem+0x96>
 800a8a0:	6812      	ldr	r2, [r2, #0]
 800a8a2:	3b04      	subs	r3, #4
 800a8a4:	2a00      	cmp	r2, #0
 800a8a6:	d1f0      	bne.n	800a88a <quorem+0xf2>
 800a8a8:	3c01      	subs	r4, #1
 800a8aa:	e7eb      	b.n	800a884 <quorem+0xec>
 800a8ac:	2000      	movs	r0, #0
 800a8ae:	e7ee      	b.n	800a88e <quorem+0xf6>

0800a8b0 <_dtoa_r>:
 800a8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b4:	4616      	mov	r6, r2
 800a8b6:	461f      	mov	r7, r3
 800a8b8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a8ba:	b099      	sub	sp, #100	; 0x64
 800a8bc:	4605      	mov	r5, r0
 800a8be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a8c2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800a8c6:	b974      	cbnz	r4, 800a8e6 <_dtoa_r+0x36>
 800a8c8:	2010      	movs	r0, #16
 800a8ca:	f000 fde3 	bl	800b494 <malloc>
 800a8ce:	4602      	mov	r2, r0
 800a8d0:	6268      	str	r0, [r5, #36]	; 0x24
 800a8d2:	b920      	cbnz	r0, 800a8de <_dtoa_r+0x2e>
 800a8d4:	21ea      	movs	r1, #234	; 0xea
 800a8d6:	4ba8      	ldr	r3, [pc, #672]	; (800ab78 <_dtoa_r+0x2c8>)
 800a8d8:	48a8      	ldr	r0, [pc, #672]	; (800ab7c <_dtoa_r+0x2cc>)
 800a8da:	f001 fa81 	bl	800bde0 <__assert_func>
 800a8de:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a8e2:	6004      	str	r4, [r0, #0]
 800a8e4:	60c4      	str	r4, [r0, #12]
 800a8e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a8e8:	6819      	ldr	r1, [r3, #0]
 800a8ea:	b151      	cbz	r1, 800a902 <_dtoa_r+0x52>
 800a8ec:	685a      	ldr	r2, [r3, #4]
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	4093      	lsls	r3, r2
 800a8f2:	604a      	str	r2, [r1, #4]
 800a8f4:	608b      	str	r3, [r1, #8]
 800a8f6:	4628      	mov	r0, r5
 800a8f8:	f000 fe30 	bl	800b55c <_Bfree>
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a900:	601a      	str	r2, [r3, #0]
 800a902:	1e3b      	subs	r3, r7, #0
 800a904:	bfaf      	iteee	ge
 800a906:	2300      	movge	r3, #0
 800a908:	2201      	movlt	r2, #1
 800a90a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a90e:	9305      	strlt	r3, [sp, #20]
 800a910:	bfa8      	it	ge
 800a912:	f8c8 3000 	strge.w	r3, [r8]
 800a916:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800a91a:	4b99      	ldr	r3, [pc, #612]	; (800ab80 <_dtoa_r+0x2d0>)
 800a91c:	bfb8      	it	lt
 800a91e:	f8c8 2000 	strlt.w	r2, [r8]
 800a922:	ea33 0309 	bics.w	r3, r3, r9
 800a926:	d119      	bne.n	800a95c <_dtoa_r+0xac>
 800a928:	f242 730f 	movw	r3, #9999	; 0x270f
 800a92c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a92e:	6013      	str	r3, [r2, #0]
 800a930:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a934:	4333      	orrs	r3, r6
 800a936:	f000 857f 	beq.w	800b438 <_dtoa_r+0xb88>
 800a93a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a93c:	b953      	cbnz	r3, 800a954 <_dtoa_r+0xa4>
 800a93e:	4b91      	ldr	r3, [pc, #580]	; (800ab84 <_dtoa_r+0x2d4>)
 800a940:	e022      	b.n	800a988 <_dtoa_r+0xd8>
 800a942:	4b91      	ldr	r3, [pc, #580]	; (800ab88 <_dtoa_r+0x2d8>)
 800a944:	9303      	str	r3, [sp, #12]
 800a946:	3308      	adds	r3, #8
 800a948:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a94a:	6013      	str	r3, [r2, #0]
 800a94c:	9803      	ldr	r0, [sp, #12]
 800a94e:	b019      	add	sp, #100	; 0x64
 800a950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a954:	4b8b      	ldr	r3, [pc, #556]	; (800ab84 <_dtoa_r+0x2d4>)
 800a956:	9303      	str	r3, [sp, #12]
 800a958:	3303      	adds	r3, #3
 800a95a:	e7f5      	b.n	800a948 <_dtoa_r+0x98>
 800a95c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a960:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800a964:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a968:	2200      	movs	r2, #0
 800a96a:	2300      	movs	r3, #0
 800a96c:	f7f6 f81c 	bl	80009a8 <__aeabi_dcmpeq>
 800a970:	4680      	mov	r8, r0
 800a972:	b158      	cbz	r0, 800a98c <_dtoa_r+0xdc>
 800a974:	2301      	movs	r3, #1
 800a976:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a978:	6013      	str	r3, [r2, #0]
 800a97a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	f000 8558 	beq.w	800b432 <_dtoa_r+0xb82>
 800a982:	4882      	ldr	r0, [pc, #520]	; (800ab8c <_dtoa_r+0x2dc>)
 800a984:	6018      	str	r0, [r3, #0]
 800a986:	1e43      	subs	r3, r0, #1
 800a988:	9303      	str	r3, [sp, #12]
 800a98a:	e7df      	b.n	800a94c <_dtoa_r+0x9c>
 800a98c:	ab16      	add	r3, sp, #88	; 0x58
 800a98e:	9301      	str	r3, [sp, #4]
 800a990:	ab17      	add	r3, sp, #92	; 0x5c
 800a992:	9300      	str	r3, [sp, #0]
 800a994:	4628      	mov	r0, r5
 800a996:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a99a:	f001 f8c5 	bl	800bb28 <__d2b>
 800a99e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a9a2:	4683      	mov	fp, r0
 800a9a4:	2c00      	cmp	r4, #0
 800a9a6:	d07f      	beq.n	800aaa8 <_dtoa_r+0x1f8>
 800a9a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a9ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9ae:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a9b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a9b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a9ba:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a9be:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	4b72      	ldr	r3, [pc, #456]	; (800ab90 <_dtoa_r+0x2e0>)
 800a9c6:	f7f5 fbcf 	bl	8000168 <__aeabi_dsub>
 800a9ca:	a365      	add	r3, pc, #404	; (adr r3, 800ab60 <_dtoa_r+0x2b0>)
 800a9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d0:	f7f5 fd82 	bl	80004d8 <__aeabi_dmul>
 800a9d4:	a364      	add	r3, pc, #400	; (adr r3, 800ab68 <_dtoa_r+0x2b8>)
 800a9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9da:	f7f5 fbc7 	bl	800016c <__adddf3>
 800a9de:	4606      	mov	r6, r0
 800a9e0:	4620      	mov	r0, r4
 800a9e2:	460f      	mov	r7, r1
 800a9e4:	f7f5 fd0e 	bl	8000404 <__aeabi_i2d>
 800a9e8:	a361      	add	r3, pc, #388	; (adr r3, 800ab70 <_dtoa_r+0x2c0>)
 800a9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ee:	f7f5 fd73 	bl	80004d8 <__aeabi_dmul>
 800a9f2:	4602      	mov	r2, r0
 800a9f4:	460b      	mov	r3, r1
 800a9f6:	4630      	mov	r0, r6
 800a9f8:	4639      	mov	r1, r7
 800a9fa:	f7f5 fbb7 	bl	800016c <__adddf3>
 800a9fe:	4606      	mov	r6, r0
 800aa00:	460f      	mov	r7, r1
 800aa02:	f7f6 f819 	bl	8000a38 <__aeabi_d2iz>
 800aa06:	2200      	movs	r2, #0
 800aa08:	4682      	mov	sl, r0
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	4630      	mov	r0, r6
 800aa0e:	4639      	mov	r1, r7
 800aa10:	f7f5 ffd4 	bl	80009bc <__aeabi_dcmplt>
 800aa14:	b148      	cbz	r0, 800aa2a <_dtoa_r+0x17a>
 800aa16:	4650      	mov	r0, sl
 800aa18:	f7f5 fcf4 	bl	8000404 <__aeabi_i2d>
 800aa1c:	4632      	mov	r2, r6
 800aa1e:	463b      	mov	r3, r7
 800aa20:	f7f5 ffc2 	bl	80009a8 <__aeabi_dcmpeq>
 800aa24:	b908      	cbnz	r0, 800aa2a <_dtoa_r+0x17a>
 800aa26:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa2a:	f1ba 0f16 	cmp.w	sl, #22
 800aa2e:	d858      	bhi.n	800aae2 <_dtoa_r+0x232>
 800aa30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa34:	4b57      	ldr	r3, [pc, #348]	; (800ab94 <_dtoa_r+0x2e4>)
 800aa36:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800aa3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3e:	f7f5 ffbd 	bl	80009bc <__aeabi_dcmplt>
 800aa42:	2800      	cmp	r0, #0
 800aa44:	d04f      	beq.n	800aae6 <_dtoa_r+0x236>
 800aa46:	2300      	movs	r3, #0
 800aa48:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa4c:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa4e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aa50:	1b1c      	subs	r4, r3, r4
 800aa52:	1e63      	subs	r3, r4, #1
 800aa54:	9309      	str	r3, [sp, #36]	; 0x24
 800aa56:	bf49      	itett	mi
 800aa58:	f1c4 0301 	rsbmi	r3, r4, #1
 800aa5c:	2300      	movpl	r3, #0
 800aa5e:	9306      	strmi	r3, [sp, #24]
 800aa60:	2300      	movmi	r3, #0
 800aa62:	bf54      	ite	pl
 800aa64:	9306      	strpl	r3, [sp, #24]
 800aa66:	9309      	strmi	r3, [sp, #36]	; 0x24
 800aa68:	f1ba 0f00 	cmp.w	sl, #0
 800aa6c:	db3d      	blt.n	800aaea <_dtoa_r+0x23a>
 800aa6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa70:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800aa74:	4453      	add	r3, sl
 800aa76:	9309      	str	r3, [sp, #36]	; 0x24
 800aa78:	2300      	movs	r3, #0
 800aa7a:	930a      	str	r3, [sp, #40]	; 0x28
 800aa7c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa7e:	2b09      	cmp	r3, #9
 800aa80:	f200 808c 	bhi.w	800ab9c <_dtoa_r+0x2ec>
 800aa84:	2b05      	cmp	r3, #5
 800aa86:	bfc4      	itt	gt
 800aa88:	3b04      	subgt	r3, #4
 800aa8a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800aa8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aa8e:	bfc8      	it	gt
 800aa90:	2400      	movgt	r4, #0
 800aa92:	f1a3 0302 	sub.w	r3, r3, #2
 800aa96:	bfd8      	it	le
 800aa98:	2401      	movle	r4, #1
 800aa9a:	2b03      	cmp	r3, #3
 800aa9c:	f200 808a 	bhi.w	800abb4 <_dtoa_r+0x304>
 800aaa0:	e8df f003 	tbb	[pc, r3]
 800aaa4:	5b4d4f2d 	.word	0x5b4d4f2d
 800aaa8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800aaac:	441c      	add	r4, r3
 800aaae:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800aab2:	2b20      	cmp	r3, #32
 800aab4:	bfc3      	ittte	gt
 800aab6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800aaba:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800aabe:	fa09 f303 	lslgt.w	r3, r9, r3
 800aac2:	f1c3 0320 	rsble	r3, r3, #32
 800aac6:	bfc6      	itte	gt
 800aac8:	fa26 f000 	lsrgt.w	r0, r6, r0
 800aacc:	4318      	orrgt	r0, r3
 800aace:	fa06 f003 	lslle.w	r0, r6, r3
 800aad2:	f7f5 fc87 	bl	80003e4 <__aeabi_ui2d>
 800aad6:	2301      	movs	r3, #1
 800aad8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800aadc:	3c01      	subs	r4, #1
 800aade:	9313      	str	r3, [sp, #76]	; 0x4c
 800aae0:	e76f      	b.n	800a9c2 <_dtoa_r+0x112>
 800aae2:	2301      	movs	r3, #1
 800aae4:	e7b2      	b.n	800aa4c <_dtoa_r+0x19c>
 800aae6:	900f      	str	r0, [sp, #60]	; 0x3c
 800aae8:	e7b1      	b.n	800aa4e <_dtoa_r+0x19e>
 800aaea:	9b06      	ldr	r3, [sp, #24]
 800aaec:	eba3 030a 	sub.w	r3, r3, sl
 800aaf0:	9306      	str	r3, [sp, #24]
 800aaf2:	f1ca 0300 	rsb	r3, sl, #0
 800aaf6:	930a      	str	r3, [sp, #40]	; 0x28
 800aaf8:	2300      	movs	r3, #0
 800aafa:	930e      	str	r3, [sp, #56]	; 0x38
 800aafc:	e7be      	b.n	800aa7c <_dtoa_r+0x1cc>
 800aafe:	2300      	movs	r3, #0
 800ab00:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	dc58      	bgt.n	800abba <_dtoa_r+0x30a>
 800ab08:	f04f 0901 	mov.w	r9, #1
 800ab0c:	464b      	mov	r3, r9
 800ab0e:	f8cd 9020 	str.w	r9, [sp, #32]
 800ab12:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800ab16:	2200      	movs	r2, #0
 800ab18:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800ab1a:	6042      	str	r2, [r0, #4]
 800ab1c:	2204      	movs	r2, #4
 800ab1e:	f102 0614 	add.w	r6, r2, #20
 800ab22:	429e      	cmp	r6, r3
 800ab24:	6841      	ldr	r1, [r0, #4]
 800ab26:	d94e      	bls.n	800abc6 <_dtoa_r+0x316>
 800ab28:	4628      	mov	r0, r5
 800ab2a:	f000 fcd7 	bl	800b4dc <_Balloc>
 800ab2e:	9003      	str	r0, [sp, #12]
 800ab30:	2800      	cmp	r0, #0
 800ab32:	d14c      	bne.n	800abce <_dtoa_r+0x31e>
 800ab34:	4602      	mov	r2, r0
 800ab36:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ab3a:	4b17      	ldr	r3, [pc, #92]	; (800ab98 <_dtoa_r+0x2e8>)
 800ab3c:	e6cc      	b.n	800a8d8 <_dtoa_r+0x28>
 800ab3e:	2301      	movs	r3, #1
 800ab40:	e7de      	b.n	800ab00 <_dtoa_r+0x250>
 800ab42:	2300      	movs	r3, #0
 800ab44:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab48:	eb0a 0903 	add.w	r9, sl, r3
 800ab4c:	f109 0301 	add.w	r3, r9, #1
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	9308      	str	r3, [sp, #32]
 800ab54:	bfb8      	it	lt
 800ab56:	2301      	movlt	r3, #1
 800ab58:	e7dd      	b.n	800ab16 <_dtoa_r+0x266>
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	e7f2      	b.n	800ab44 <_dtoa_r+0x294>
 800ab5e:	bf00      	nop
 800ab60:	636f4361 	.word	0x636f4361
 800ab64:	3fd287a7 	.word	0x3fd287a7
 800ab68:	8b60c8b3 	.word	0x8b60c8b3
 800ab6c:	3fc68a28 	.word	0x3fc68a28
 800ab70:	509f79fb 	.word	0x509f79fb
 800ab74:	3fd34413 	.word	0x3fd34413
 800ab78:	0800ccfd 	.word	0x0800ccfd
 800ab7c:	0800cd14 	.word	0x0800cd14
 800ab80:	7ff00000 	.word	0x7ff00000
 800ab84:	0800ccf9 	.word	0x0800ccf9
 800ab88:	0800ccf0 	.word	0x0800ccf0
 800ab8c:	0800cccd 	.word	0x0800cccd
 800ab90:	3ff80000 	.word	0x3ff80000
 800ab94:	0800ce08 	.word	0x0800ce08
 800ab98:	0800cd6f 	.word	0x0800cd6f
 800ab9c:	2401      	movs	r4, #1
 800ab9e:	2300      	movs	r3, #0
 800aba0:	940b      	str	r4, [sp, #44]	; 0x2c
 800aba2:	9322      	str	r3, [sp, #136]	; 0x88
 800aba4:	f04f 39ff 	mov.w	r9, #4294967295
 800aba8:	2200      	movs	r2, #0
 800abaa:	2312      	movs	r3, #18
 800abac:	f8cd 9020 	str.w	r9, [sp, #32]
 800abb0:	9223      	str	r2, [sp, #140]	; 0x8c
 800abb2:	e7b0      	b.n	800ab16 <_dtoa_r+0x266>
 800abb4:	2301      	movs	r3, #1
 800abb6:	930b      	str	r3, [sp, #44]	; 0x2c
 800abb8:	e7f4      	b.n	800aba4 <_dtoa_r+0x2f4>
 800abba:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800abbe:	464b      	mov	r3, r9
 800abc0:	f8cd 9020 	str.w	r9, [sp, #32]
 800abc4:	e7a7      	b.n	800ab16 <_dtoa_r+0x266>
 800abc6:	3101      	adds	r1, #1
 800abc8:	6041      	str	r1, [r0, #4]
 800abca:	0052      	lsls	r2, r2, #1
 800abcc:	e7a7      	b.n	800ab1e <_dtoa_r+0x26e>
 800abce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800abd0:	9a03      	ldr	r2, [sp, #12]
 800abd2:	601a      	str	r2, [r3, #0]
 800abd4:	9b08      	ldr	r3, [sp, #32]
 800abd6:	2b0e      	cmp	r3, #14
 800abd8:	f200 80a8 	bhi.w	800ad2c <_dtoa_r+0x47c>
 800abdc:	2c00      	cmp	r4, #0
 800abde:	f000 80a5 	beq.w	800ad2c <_dtoa_r+0x47c>
 800abe2:	f1ba 0f00 	cmp.w	sl, #0
 800abe6:	dd34      	ble.n	800ac52 <_dtoa_r+0x3a2>
 800abe8:	4a9a      	ldr	r2, [pc, #616]	; (800ae54 <_dtoa_r+0x5a4>)
 800abea:	f00a 030f 	and.w	r3, sl, #15
 800abee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800abf2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800abf6:	e9d3 3400 	ldrd	r3, r4, [r3]
 800abfa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800abfe:	ea4f 142a 	mov.w	r4, sl, asr #4
 800ac02:	d016      	beq.n	800ac32 <_dtoa_r+0x382>
 800ac04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ac08:	4b93      	ldr	r3, [pc, #588]	; (800ae58 <_dtoa_r+0x5a8>)
 800ac0a:	2703      	movs	r7, #3
 800ac0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ac10:	f7f5 fd8c 	bl	800072c <__aeabi_ddiv>
 800ac14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac18:	f004 040f 	and.w	r4, r4, #15
 800ac1c:	4e8e      	ldr	r6, [pc, #568]	; (800ae58 <_dtoa_r+0x5a8>)
 800ac1e:	b954      	cbnz	r4, 800ac36 <_dtoa_r+0x386>
 800ac20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ac24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac28:	f7f5 fd80 	bl	800072c <__aeabi_ddiv>
 800ac2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac30:	e029      	b.n	800ac86 <_dtoa_r+0x3d6>
 800ac32:	2702      	movs	r7, #2
 800ac34:	e7f2      	b.n	800ac1c <_dtoa_r+0x36c>
 800ac36:	07e1      	lsls	r1, r4, #31
 800ac38:	d508      	bpl.n	800ac4c <_dtoa_r+0x39c>
 800ac3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac3e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ac42:	f7f5 fc49 	bl	80004d8 <__aeabi_dmul>
 800ac46:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ac4a:	3701      	adds	r7, #1
 800ac4c:	1064      	asrs	r4, r4, #1
 800ac4e:	3608      	adds	r6, #8
 800ac50:	e7e5      	b.n	800ac1e <_dtoa_r+0x36e>
 800ac52:	f000 80a5 	beq.w	800ada0 <_dtoa_r+0x4f0>
 800ac56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ac5a:	f1ca 0400 	rsb	r4, sl, #0
 800ac5e:	4b7d      	ldr	r3, [pc, #500]	; (800ae54 <_dtoa_r+0x5a4>)
 800ac60:	f004 020f 	and.w	r2, r4, #15
 800ac64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac6c:	f7f5 fc34 	bl	80004d8 <__aeabi_dmul>
 800ac70:	2702      	movs	r7, #2
 800ac72:	2300      	movs	r3, #0
 800ac74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac78:	4e77      	ldr	r6, [pc, #476]	; (800ae58 <_dtoa_r+0x5a8>)
 800ac7a:	1124      	asrs	r4, r4, #4
 800ac7c:	2c00      	cmp	r4, #0
 800ac7e:	f040 8084 	bne.w	800ad8a <_dtoa_r+0x4da>
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d1d2      	bne.n	800ac2c <_dtoa_r+0x37c>
 800ac86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f000 808b 	beq.w	800ada4 <_dtoa_r+0x4f4>
 800ac8e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800ac92:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800ac96:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	4b6f      	ldr	r3, [pc, #444]	; (800ae5c <_dtoa_r+0x5ac>)
 800ac9e:	f7f5 fe8d 	bl	80009bc <__aeabi_dcmplt>
 800aca2:	2800      	cmp	r0, #0
 800aca4:	d07e      	beq.n	800ada4 <_dtoa_r+0x4f4>
 800aca6:	9b08      	ldr	r3, [sp, #32]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d07b      	beq.n	800ada4 <_dtoa_r+0x4f4>
 800acac:	f1b9 0f00 	cmp.w	r9, #0
 800acb0:	dd38      	ble.n	800ad24 <_dtoa_r+0x474>
 800acb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800acb6:	2200      	movs	r2, #0
 800acb8:	4b69      	ldr	r3, [pc, #420]	; (800ae60 <_dtoa_r+0x5b0>)
 800acba:	f7f5 fc0d 	bl	80004d8 <__aeabi_dmul>
 800acbe:	464c      	mov	r4, r9
 800acc0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acc4:	f10a 38ff 	add.w	r8, sl, #4294967295
 800acc8:	3701      	adds	r7, #1
 800acca:	4638      	mov	r0, r7
 800accc:	f7f5 fb9a 	bl	8000404 <__aeabi_i2d>
 800acd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acd4:	f7f5 fc00 	bl	80004d8 <__aeabi_dmul>
 800acd8:	2200      	movs	r2, #0
 800acda:	4b62      	ldr	r3, [pc, #392]	; (800ae64 <_dtoa_r+0x5b4>)
 800acdc:	f7f5 fa46 	bl	800016c <__adddf3>
 800ace0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ace4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ace8:	9611      	str	r6, [sp, #68]	; 0x44
 800acea:	2c00      	cmp	r4, #0
 800acec:	d15d      	bne.n	800adaa <_dtoa_r+0x4fa>
 800acee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acf2:	2200      	movs	r2, #0
 800acf4:	4b5c      	ldr	r3, [pc, #368]	; (800ae68 <_dtoa_r+0x5b8>)
 800acf6:	f7f5 fa37 	bl	8000168 <__aeabi_dsub>
 800acfa:	4602      	mov	r2, r0
 800acfc:	460b      	mov	r3, r1
 800acfe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ad02:	4633      	mov	r3, r6
 800ad04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ad06:	f7f5 fe77 	bl	80009f8 <__aeabi_dcmpgt>
 800ad0a:	2800      	cmp	r0, #0
 800ad0c:	f040 829c 	bne.w	800b248 <_dtoa_r+0x998>
 800ad10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ad16:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ad1a:	f7f5 fe4f 	bl	80009bc <__aeabi_dcmplt>
 800ad1e:	2800      	cmp	r0, #0
 800ad20:	f040 8290 	bne.w	800b244 <_dtoa_r+0x994>
 800ad24:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800ad28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ad2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	f2c0 8152 	blt.w	800afd8 <_dtoa_r+0x728>
 800ad34:	f1ba 0f0e 	cmp.w	sl, #14
 800ad38:	f300 814e 	bgt.w	800afd8 <_dtoa_r+0x728>
 800ad3c:	4b45      	ldr	r3, [pc, #276]	; (800ae54 <_dtoa_r+0x5a4>)
 800ad3e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ad42:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ad46:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800ad4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	f280 80db 	bge.w	800af08 <_dtoa_r+0x658>
 800ad52:	9b08      	ldr	r3, [sp, #32]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	f300 80d7 	bgt.w	800af08 <_dtoa_r+0x658>
 800ad5a:	f040 8272 	bne.w	800b242 <_dtoa_r+0x992>
 800ad5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad62:	2200      	movs	r2, #0
 800ad64:	4b40      	ldr	r3, [pc, #256]	; (800ae68 <_dtoa_r+0x5b8>)
 800ad66:	f7f5 fbb7 	bl	80004d8 <__aeabi_dmul>
 800ad6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad6e:	f7f5 fe39 	bl	80009e4 <__aeabi_dcmpge>
 800ad72:	9c08      	ldr	r4, [sp, #32]
 800ad74:	4626      	mov	r6, r4
 800ad76:	2800      	cmp	r0, #0
 800ad78:	f040 8248 	bne.w	800b20c <_dtoa_r+0x95c>
 800ad7c:	2331      	movs	r3, #49	; 0x31
 800ad7e:	9f03      	ldr	r7, [sp, #12]
 800ad80:	f10a 0a01 	add.w	sl, sl, #1
 800ad84:	f807 3b01 	strb.w	r3, [r7], #1
 800ad88:	e244      	b.n	800b214 <_dtoa_r+0x964>
 800ad8a:	07e2      	lsls	r2, r4, #31
 800ad8c:	d505      	bpl.n	800ad9a <_dtoa_r+0x4ea>
 800ad8e:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ad92:	f7f5 fba1 	bl	80004d8 <__aeabi_dmul>
 800ad96:	2301      	movs	r3, #1
 800ad98:	3701      	adds	r7, #1
 800ad9a:	1064      	asrs	r4, r4, #1
 800ad9c:	3608      	adds	r6, #8
 800ad9e:	e76d      	b.n	800ac7c <_dtoa_r+0x3cc>
 800ada0:	2702      	movs	r7, #2
 800ada2:	e770      	b.n	800ac86 <_dtoa_r+0x3d6>
 800ada4:	46d0      	mov	r8, sl
 800ada6:	9c08      	ldr	r4, [sp, #32]
 800ada8:	e78f      	b.n	800acca <_dtoa_r+0x41a>
 800adaa:	9903      	ldr	r1, [sp, #12]
 800adac:	4b29      	ldr	r3, [pc, #164]	; (800ae54 <_dtoa_r+0x5a4>)
 800adae:	4421      	add	r1, r4
 800adb0:	9112      	str	r1, [sp, #72]	; 0x48
 800adb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800adb4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800adb8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800adbc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800adc0:	2900      	cmp	r1, #0
 800adc2:	d055      	beq.n	800ae70 <_dtoa_r+0x5c0>
 800adc4:	2000      	movs	r0, #0
 800adc6:	4929      	ldr	r1, [pc, #164]	; (800ae6c <_dtoa_r+0x5bc>)
 800adc8:	f7f5 fcb0 	bl	800072c <__aeabi_ddiv>
 800adcc:	463b      	mov	r3, r7
 800adce:	4632      	mov	r2, r6
 800add0:	f7f5 f9ca 	bl	8000168 <__aeabi_dsub>
 800add4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800add8:	9f03      	ldr	r7, [sp, #12]
 800adda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800adde:	f7f5 fe2b 	bl	8000a38 <__aeabi_d2iz>
 800ade2:	4604      	mov	r4, r0
 800ade4:	f7f5 fb0e 	bl	8000404 <__aeabi_i2d>
 800ade8:	4602      	mov	r2, r0
 800adea:	460b      	mov	r3, r1
 800adec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800adf0:	f7f5 f9ba 	bl	8000168 <__aeabi_dsub>
 800adf4:	4602      	mov	r2, r0
 800adf6:	460b      	mov	r3, r1
 800adf8:	3430      	adds	r4, #48	; 0x30
 800adfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800adfe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ae02:	f807 4b01 	strb.w	r4, [r7], #1
 800ae06:	f7f5 fdd9 	bl	80009bc <__aeabi_dcmplt>
 800ae0a:	2800      	cmp	r0, #0
 800ae0c:	d174      	bne.n	800aef8 <_dtoa_r+0x648>
 800ae0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae12:	2000      	movs	r0, #0
 800ae14:	4911      	ldr	r1, [pc, #68]	; (800ae5c <_dtoa_r+0x5ac>)
 800ae16:	f7f5 f9a7 	bl	8000168 <__aeabi_dsub>
 800ae1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ae1e:	f7f5 fdcd 	bl	80009bc <__aeabi_dcmplt>
 800ae22:	2800      	cmp	r0, #0
 800ae24:	f040 80b7 	bne.w	800af96 <_dtoa_r+0x6e6>
 800ae28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae2a:	429f      	cmp	r7, r3
 800ae2c:	f43f af7a 	beq.w	800ad24 <_dtoa_r+0x474>
 800ae30:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ae34:	2200      	movs	r2, #0
 800ae36:	4b0a      	ldr	r3, [pc, #40]	; (800ae60 <_dtoa_r+0x5b0>)
 800ae38:	f7f5 fb4e 	bl	80004d8 <__aeabi_dmul>
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ae42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae46:	4b06      	ldr	r3, [pc, #24]	; (800ae60 <_dtoa_r+0x5b0>)
 800ae48:	f7f5 fb46 	bl	80004d8 <__aeabi_dmul>
 800ae4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae50:	e7c3      	b.n	800adda <_dtoa_r+0x52a>
 800ae52:	bf00      	nop
 800ae54:	0800ce08 	.word	0x0800ce08
 800ae58:	0800cde0 	.word	0x0800cde0
 800ae5c:	3ff00000 	.word	0x3ff00000
 800ae60:	40240000 	.word	0x40240000
 800ae64:	401c0000 	.word	0x401c0000
 800ae68:	40140000 	.word	0x40140000
 800ae6c:	3fe00000 	.word	0x3fe00000
 800ae70:	4630      	mov	r0, r6
 800ae72:	4639      	mov	r1, r7
 800ae74:	f7f5 fb30 	bl	80004d8 <__aeabi_dmul>
 800ae78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae7a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ae7e:	9c03      	ldr	r4, [sp, #12]
 800ae80:	9314      	str	r3, [sp, #80]	; 0x50
 800ae82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae86:	f7f5 fdd7 	bl	8000a38 <__aeabi_d2iz>
 800ae8a:	9015      	str	r0, [sp, #84]	; 0x54
 800ae8c:	f7f5 faba 	bl	8000404 <__aeabi_i2d>
 800ae90:	4602      	mov	r2, r0
 800ae92:	460b      	mov	r3, r1
 800ae94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae98:	f7f5 f966 	bl	8000168 <__aeabi_dsub>
 800ae9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ae9e:	4606      	mov	r6, r0
 800aea0:	3330      	adds	r3, #48	; 0x30
 800aea2:	f804 3b01 	strb.w	r3, [r4], #1
 800aea6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aea8:	460f      	mov	r7, r1
 800aeaa:	429c      	cmp	r4, r3
 800aeac:	f04f 0200 	mov.w	r2, #0
 800aeb0:	d124      	bne.n	800aefc <_dtoa_r+0x64c>
 800aeb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800aeb6:	4bb0      	ldr	r3, [pc, #704]	; (800b178 <_dtoa_r+0x8c8>)
 800aeb8:	f7f5 f958 	bl	800016c <__adddf3>
 800aebc:	4602      	mov	r2, r0
 800aebe:	460b      	mov	r3, r1
 800aec0:	4630      	mov	r0, r6
 800aec2:	4639      	mov	r1, r7
 800aec4:	f7f5 fd98 	bl	80009f8 <__aeabi_dcmpgt>
 800aec8:	2800      	cmp	r0, #0
 800aeca:	d163      	bne.n	800af94 <_dtoa_r+0x6e4>
 800aecc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800aed0:	2000      	movs	r0, #0
 800aed2:	49a9      	ldr	r1, [pc, #676]	; (800b178 <_dtoa_r+0x8c8>)
 800aed4:	f7f5 f948 	bl	8000168 <__aeabi_dsub>
 800aed8:	4602      	mov	r2, r0
 800aeda:	460b      	mov	r3, r1
 800aedc:	4630      	mov	r0, r6
 800aede:	4639      	mov	r1, r7
 800aee0:	f7f5 fd6c 	bl	80009bc <__aeabi_dcmplt>
 800aee4:	2800      	cmp	r0, #0
 800aee6:	f43f af1d 	beq.w	800ad24 <_dtoa_r+0x474>
 800aeea:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800aeec:	1e7b      	subs	r3, r7, #1
 800aeee:	9314      	str	r3, [sp, #80]	; 0x50
 800aef0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800aef4:	2b30      	cmp	r3, #48	; 0x30
 800aef6:	d0f8      	beq.n	800aeea <_dtoa_r+0x63a>
 800aef8:	46c2      	mov	sl, r8
 800aefa:	e03b      	b.n	800af74 <_dtoa_r+0x6c4>
 800aefc:	4b9f      	ldr	r3, [pc, #636]	; (800b17c <_dtoa_r+0x8cc>)
 800aefe:	f7f5 faeb 	bl	80004d8 <__aeabi_dmul>
 800af02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af06:	e7bc      	b.n	800ae82 <_dtoa_r+0x5d2>
 800af08:	9f03      	ldr	r7, [sp, #12]
 800af0a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800af0e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af12:	4640      	mov	r0, r8
 800af14:	4649      	mov	r1, r9
 800af16:	f7f5 fc09 	bl	800072c <__aeabi_ddiv>
 800af1a:	f7f5 fd8d 	bl	8000a38 <__aeabi_d2iz>
 800af1e:	4604      	mov	r4, r0
 800af20:	f7f5 fa70 	bl	8000404 <__aeabi_i2d>
 800af24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af28:	f7f5 fad6 	bl	80004d8 <__aeabi_dmul>
 800af2c:	4602      	mov	r2, r0
 800af2e:	460b      	mov	r3, r1
 800af30:	4640      	mov	r0, r8
 800af32:	4649      	mov	r1, r9
 800af34:	f7f5 f918 	bl	8000168 <__aeabi_dsub>
 800af38:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800af3c:	f807 6b01 	strb.w	r6, [r7], #1
 800af40:	9e03      	ldr	r6, [sp, #12]
 800af42:	f8dd c020 	ldr.w	ip, [sp, #32]
 800af46:	1bbe      	subs	r6, r7, r6
 800af48:	45b4      	cmp	ip, r6
 800af4a:	4602      	mov	r2, r0
 800af4c:	460b      	mov	r3, r1
 800af4e:	d136      	bne.n	800afbe <_dtoa_r+0x70e>
 800af50:	f7f5 f90c 	bl	800016c <__adddf3>
 800af54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af58:	4680      	mov	r8, r0
 800af5a:	4689      	mov	r9, r1
 800af5c:	f7f5 fd4c 	bl	80009f8 <__aeabi_dcmpgt>
 800af60:	bb58      	cbnz	r0, 800afba <_dtoa_r+0x70a>
 800af62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800af66:	4640      	mov	r0, r8
 800af68:	4649      	mov	r1, r9
 800af6a:	f7f5 fd1d 	bl	80009a8 <__aeabi_dcmpeq>
 800af6e:	b108      	cbz	r0, 800af74 <_dtoa_r+0x6c4>
 800af70:	07e1      	lsls	r1, r4, #31
 800af72:	d422      	bmi.n	800afba <_dtoa_r+0x70a>
 800af74:	4628      	mov	r0, r5
 800af76:	4659      	mov	r1, fp
 800af78:	f000 faf0 	bl	800b55c <_Bfree>
 800af7c:	2300      	movs	r3, #0
 800af7e:	703b      	strb	r3, [r7, #0]
 800af80:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800af82:	f10a 0001 	add.w	r0, sl, #1
 800af86:	6018      	str	r0, [r3, #0]
 800af88:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	f43f acde 	beq.w	800a94c <_dtoa_r+0x9c>
 800af90:	601f      	str	r7, [r3, #0]
 800af92:	e4db      	b.n	800a94c <_dtoa_r+0x9c>
 800af94:	4627      	mov	r7, r4
 800af96:	463b      	mov	r3, r7
 800af98:	461f      	mov	r7, r3
 800af9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af9e:	2a39      	cmp	r2, #57	; 0x39
 800afa0:	d107      	bne.n	800afb2 <_dtoa_r+0x702>
 800afa2:	9a03      	ldr	r2, [sp, #12]
 800afa4:	429a      	cmp	r2, r3
 800afa6:	d1f7      	bne.n	800af98 <_dtoa_r+0x6e8>
 800afa8:	2230      	movs	r2, #48	; 0x30
 800afaa:	9903      	ldr	r1, [sp, #12]
 800afac:	f108 0801 	add.w	r8, r8, #1
 800afb0:	700a      	strb	r2, [r1, #0]
 800afb2:	781a      	ldrb	r2, [r3, #0]
 800afb4:	3201      	adds	r2, #1
 800afb6:	701a      	strb	r2, [r3, #0]
 800afb8:	e79e      	b.n	800aef8 <_dtoa_r+0x648>
 800afba:	46d0      	mov	r8, sl
 800afbc:	e7eb      	b.n	800af96 <_dtoa_r+0x6e6>
 800afbe:	2200      	movs	r2, #0
 800afc0:	4b6e      	ldr	r3, [pc, #440]	; (800b17c <_dtoa_r+0x8cc>)
 800afc2:	f7f5 fa89 	bl	80004d8 <__aeabi_dmul>
 800afc6:	2200      	movs	r2, #0
 800afc8:	2300      	movs	r3, #0
 800afca:	4680      	mov	r8, r0
 800afcc:	4689      	mov	r9, r1
 800afce:	f7f5 fceb 	bl	80009a8 <__aeabi_dcmpeq>
 800afd2:	2800      	cmp	r0, #0
 800afd4:	d09b      	beq.n	800af0e <_dtoa_r+0x65e>
 800afd6:	e7cd      	b.n	800af74 <_dtoa_r+0x6c4>
 800afd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800afda:	2a00      	cmp	r2, #0
 800afdc:	f000 80d0 	beq.w	800b180 <_dtoa_r+0x8d0>
 800afe0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800afe2:	2a01      	cmp	r2, #1
 800afe4:	f300 80ae 	bgt.w	800b144 <_dtoa_r+0x894>
 800afe8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800afea:	2a00      	cmp	r2, #0
 800afec:	f000 80a6 	beq.w	800b13c <_dtoa_r+0x88c>
 800aff0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aff4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800aff6:	9f06      	ldr	r7, [sp, #24]
 800aff8:	9a06      	ldr	r2, [sp, #24]
 800affa:	2101      	movs	r1, #1
 800affc:	441a      	add	r2, r3
 800affe:	9206      	str	r2, [sp, #24]
 800b000:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b002:	4628      	mov	r0, r5
 800b004:	441a      	add	r2, r3
 800b006:	9209      	str	r2, [sp, #36]	; 0x24
 800b008:	f000 fb5e 	bl	800b6c8 <__i2b>
 800b00c:	4606      	mov	r6, r0
 800b00e:	2f00      	cmp	r7, #0
 800b010:	dd0c      	ble.n	800b02c <_dtoa_r+0x77c>
 800b012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b014:	2b00      	cmp	r3, #0
 800b016:	dd09      	ble.n	800b02c <_dtoa_r+0x77c>
 800b018:	42bb      	cmp	r3, r7
 800b01a:	bfa8      	it	ge
 800b01c:	463b      	movge	r3, r7
 800b01e:	9a06      	ldr	r2, [sp, #24]
 800b020:	1aff      	subs	r7, r7, r3
 800b022:	1ad2      	subs	r2, r2, r3
 800b024:	9206      	str	r2, [sp, #24]
 800b026:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b028:	1ad3      	subs	r3, r2, r3
 800b02a:	9309      	str	r3, [sp, #36]	; 0x24
 800b02c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b02e:	b1f3      	cbz	r3, 800b06e <_dtoa_r+0x7be>
 800b030:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b032:	2b00      	cmp	r3, #0
 800b034:	f000 80a8 	beq.w	800b188 <_dtoa_r+0x8d8>
 800b038:	2c00      	cmp	r4, #0
 800b03a:	dd10      	ble.n	800b05e <_dtoa_r+0x7ae>
 800b03c:	4631      	mov	r1, r6
 800b03e:	4622      	mov	r2, r4
 800b040:	4628      	mov	r0, r5
 800b042:	f000 fbff 	bl	800b844 <__pow5mult>
 800b046:	465a      	mov	r2, fp
 800b048:	4601      	mov	r1, r0
 800b04a:	4606      	mov	r6, r0
 800b04c:	4628      	mov	r0, r5
 800b04e:	f000 fb51 	bl	800b6f4 <__multiply>
 800b052:	4680      	mov	r8, r0
 800b054:	4659      	mov	r1, fp
 800b056:	4628      	mov	r0, r5
 800b058:	f000 fa80 	bl	800b55c <_Bfree>
 800b05c:	46c3      	mov	fp, r8
 800b05e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b060:	1b1a      	subs	r2, r3, r4
 800b062:	d004      	beq.n	800b06e <_dtoa_r+0x7be>
 800b064:	4659      	mov	r1, fp
 800b066:	4628      	mov	r0, r5
 800b068:	f000 fbec 	bl	800b844 <__pow5mult>
 800b06c:	4683      	mov	fp, r0
 800b06e:	2101      	movs	r1, #1
 800b070:	4628      	mov	r0, r5
 800b072:	f000 fb29 	bl	800b6c8 <__i2b>
 800b076:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b078:	4604      	mov	r4, r0
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	f340 8086 	ble.w	800b18c <_dtoa_r+0x8dc>
 800b080:	461a      	mov	r2, r3
 800b082:	4601      	mov	r1, r0
 800b084:	4628      	mov	r0, r5
 800b086:	f000 fbdd 	bl	800b844 <__pow5mult>
 800b08a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b08c:	4604      	mov	r4, r0
 800b08e:	2b01      	cmp	r3, #1
 800b090:	dd7f      	ble.n	800b192 <_dtoa_r+0x8e2>
 800b092:	f04f 0800 	mov.w	r8, #0
 800b096:	6923      	ldr	r3, [r4, #16]
 800b098:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b09c:	6918      	ldr	r0, [r3, #16]
 800b09e:	f000 fac5 	bl	800b62c <__hi0bits>
 800b0a2:	f1c0 0020 	rsb	r0, r0, #32
 800b0a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0a8:	4418      	add	r0, r3
 800b0aa:	f010 001f 	ands.w	r0, r0, #31
 800b0ae:	f000 8092 	beq.w	800b1d6 <_dtoa_r+0x926>
 800b0b2:	f1c0 0320 	rsb	r3, r0, #32
 800b0b6:	2b04      	cmp	r3, #4
 800b0b8:	f340 808a 	ble.w	800b1d0 <_dtoa_r+0x920>
 800b0bc:	f1c0 001c 	rsb	r0, r0, #28
 800b0c0:	9b06      	ldr	r3, [sp, #24]
 800b0c2:	4407      	add	r7, r0
 800b0c4:	4403      	add	r3, r0
 800b0c6:	9306      	str	r3, [sp, #24]
 800b0c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0ca:	4403      	add	r3, r0
 800b0cc:	9309      	str	r3, [sp, #36]	; 0x24
 800b0ce:	9b06      	ldr	r3, [sp, #24]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	dd05      	ble.n	800b0e0 <_dtoa_r+0x830>
 800b0d4:	4659      	mov	r1, fp
 800b0d6:	461a      	mov	r2, r3
 800b0d8:	4628      	mov	r0, r5
 800b0da:	f000 fc0d 	bl	800b8f8 <__lshift>
 800b0de:	4683      	mov	fp, r0
 800b0e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	dd05      	ble.n	800b0f2 <_dtoa_r+0x842>
 800b0e6:	4621      	mov	r1, r4
 800b0e8:	461a      	mov	r2, r3
 800b0ea:	4628      	mov	r0, r5
 800b0ec:	f000 fc04 	bl	800b8f8 <__lshift>
 800b0f0:	4604      	mov	r4, r0
 800b0f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d070      	beq.n	800b1da <_dtoa_r+0x92a>
 800b0f8:	4621      	mov	r1, r4
 800b0fa:	4658      	mov	r0, fp
 800b0fc:	f000 fc6c 	bl	800b9d8 <__mcmp>
 800b100:	2800      	cmp	r0, #0
 800b102:	da6a      	bge.n	800b1da <_dtoa_r+0x92a>
 800b104:	2300      	movs	r3, #0
 800b106:	4659      	mov	r1, fp
 800b108:	220a      	movs	r2, #10
 800b10a:	4628      	mov	r0, r5
 800b10c:	f000 fa48 	bl	800b5a0 <__multadd>
 800b110:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b112:	4683      	mov	fp, r0
 800b114:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b118:	2b00      	cmp	r3, #0
 800b11a:	f000 8194 	beq.w	800b446 <_dtoa_r+0xb96>
 800b11e:	4631      	mov	r1, r6
 800b120:	2300      	movs	r3, #0
 800b122:	220a      	movs	r2, #10
 800b124:	4628      	mov	r0, r5
 800b126:	f000 fa3b 	bl	800b5a0 <__multadd>
 800b12a:	f1b9 0f00 	cmp.w	r9, #0
 800b12e:	4606      	mov	r6, r0
 800b130:	f300 8093 	bgt.w	800b25a <_dtoa_r+0x9aa>
 800b134:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b136:	2b02      	cmp	r3, #2
 800b138:	dc57      	bgt.n	800b1ea <_dtoa_r+0x93a>
 800b13a:	e08e      	b.n	800b25a <_dtoa_r+0x9aa>
 800b13c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b13e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b142:	e757      	b.n	800aff4 <_dtoa_r+0x744>
 800b144:	9b08      	ldr	r3, [sp, #32]
 800b146:	1e5c      	subs	r4, r3, #1
 800b148:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b14a:	42a3      	cmp	r3, r4
 800b14c:	bfb7      	itett	lt
 800b14e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b150:	1b1c      	subge	r4, r3, r4
 800b152:	1ae2      	sublt	r2, r4, r3
 800b154:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b156:	bfbe      	ittt	lt
 800b158:	940a      	strlt	r4, [sp, #40]	; 0x28
 800b15a:	189b      	addlt	r3, r3, r2
 800b15c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b15e:	9b08      	ldr	r3, [sp, #32]
 800b160:	bfb8      	it	lt
 800b162:	2400      	movlt	r4, #0
 800b164:	2b00      	cmp	r3, #0
 800b166:	bfbb      	ittet	lt
 800b168:	9b06      	ldrlt	r3, [sp, #24]
 800b16a:	9a08      	ldrlt	r2, [sp, #32]
 800b16c:	9f06      	ldrge	r7, [sp, #24]
 800b16e:	1a9f      	sublt	r7, r3, r2
 800b170:	bfac      	ite	ge
 800b172:	9b08      	ldrge	r3, [sp, #32]
 800b174:	2300      	movlt	r3, #0
 800b176:	e73f      	b.n	800aff8 <_dtoa_r+0x748>
 800b178:	3fe00000 	.word	0x3fe00000
 800b17c:	40240000 	.word	0x40240000
 800b180:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b182:	9f06      	ldr	r7, [sp, #24]
 800b184:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800b186:	e742      	b.n	800b00e <_dtoa_r+0x75e>
 800b188:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b18a:	e76b      	b.n	800b064 <_dtoa_r+0x7b4>
 800b18c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b18e:	2b01      	cmp	r3, #1
 800b190:	dc19      	bgt.n	800b1c6 <_dtoa_r+0x916>
 800b192:	9b04      	ldr	r3, [sp, #16]
 800b194:	b9bb      	cbnz	r3, 800b1c6 <_dtoa_r+0x916>
 800b196:	9b05      	ldr	r3, [sp, #20]
 800b198:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b19c:	b99b      	cbnz	r3, 800b1c6 <_dtoa_r+0x916>
 800b19e:	9b05      	ldr	r3, [sp, #20]
 800b1a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b1a4:	0d1b      	lsrs	r3, r3, #20
 800b1a6:	051b      	lsls	r3, r3, #20
 800b1a8:	b183      	cbz	r3, 800b1cc <_dtoa_r+0x91c>
 800b1aa:	f04f 0801 	mov.w	r8, #1
 800b1ae:	9b06      	ldr	r3, [sp, #24]
 800b1b0:	3301      	adds	r3, #1
 800b1b2:	9306      	str	r3, [sp, #24]
 800b1b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1b6:	3301      	adds	r3, #1
 800b1b8:	9309      	str	r3, [sp, #36]	; 0x24
 800b1ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	f47f af6a 	bne.w	800b096 <_dtoa_r+0x7e6>
 800b1c2:	2001      	movs	r0, #1
 800b1c4:	e76f      	b.n	800b0a6 <_dtoa_r+0x7f6>
 800b1c6:	f04f 0800 	mov.w	r8, #0
 800b1ca:	e7f6      	b.n	800b1ba <_dtoa_r+0x90a>
 800b1cc:	4698      	mov	r8, r3
 800b1ce:	e7f4      	b.n	800b1ba <_dtoa_r+0x90a>
 800b1d0:	f43f af7d 	beq.w	800b0ce <_dtoa_r+0x81e>
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	301c      	adds	r0, #28
 800b1d8:	e772      	b.n	800b0c0 <_dtoa_r+0x810>
 800b1da:	9b08      	ldr	r3, [sp, #32]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	dc36      	bgt.n	800b24e <_dtoa_r+0x99e>
 800b1e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b1e2:	2b02      	cmp	r3, #2
 800b1e4:	dd33      	ble.n	800b24e <_dtoa_r+0x99e>
 800b1e6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b1ea:	f1b9 0f00 	cmp.w	r9, #0
 800b1ee:	d10d      	bne.n	800b20c <_dtoa_r+0x95c>
 800b1f0:	4621      	mov	r1, r4
 800b1f2:	464b      	mov	r3, r9
 800b1f4:	2205      	movs	r2, #5
 800b1f6:	4628      	mov	r0, r5
 800b1f8:	f000 f9d2 	bl	800b5a0 <__multadd>
 800b1fc:	4601      	mov	r1, r0
 800b1fe:	4604      	mov	r4, r0
 800b200:	4658      	mov	r0, fp
 800b202:	f000 fbe9 	bl	800b9d8 <__mcmp>
 800b206:	2800      	cmp	r0, #0
 800b208:	f73f adb8 	bgt.w	800ad7c <_dtoa_r+0x4cc>
 800b20c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b20e:	9f03      	ldr	r7, [sp, #12]
 800b210:	ea6f 0a03 	mvn.w	sl, r3
 800b214:	f04f 0800 	mov.w	r8, #0
 800b218:	4621      	mov	r1, r4
 800b21a:	4628      	mov	r0, r5
 800b21c:	f000 f99e 	bl	800b55c <_Bfree>
 800b220:	2e00      	cmp	r6, #0
 800b222:	f43f aea7 	beq.w	800af74 <_dtoa_r+0x6c4>
 800b226:	f1b8 0f00 	cmp.w	r8, #0
 800b22a:	d005      	beq.n	800b238 <_dtoa_r+0x988>
 800b22c:	45b0      	cmp	r8, r6
 800b22e:	d003      	beq.n	800b238 <_dtoa_r+0x988>
 800b230:	4641      	mov	r1, r8
 800b232:	4628      	mov	r0, r5
 800b234:	f000 f992 	bl	800b55c <_Bfree>
 800b238:	4631      	mov	r1, r6
 800b23a:	4628      	mov	r0, r5
 800b23c:	f000 f98e 	bl	800b55c <_Bfree>
 800b240:	e698      	b.n	800af74 <_dtoa_r+0x6c4>
 800b242:	2400      	movs	r4, #0
 800b244:	4626      	mov	r6, r4
 800b246:	e7e1      	b.n	800b20c <_dtoa_r+0x95c>
 800b248:	46c2      	mov	sl, r8
 800b24a:	4626      	mov	r6, r4
 800b24c:	e596      	b.n	800ad7c <_dtoa_r+0x4cc>
 800b24e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b250:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b254:	2b00      	cmp	r3, #0
 800b256:	f000 80fd 	beq.w	800b454 <_dtoa_r+0xba4>
 800b25a:	2f00      	cmp	r7, #0
 800b25c:	dd05      	ble.n	800b26a <_dtoa_r+0x9ba>
 800b25e:	4631      	mov	r1, r6
 800b260:	463a      	mov	r2, r7
 800b262:	4628      	mov	r0, r5
 800b264:	f000 fb48 	bl	800b8f8 <__lshift>
 800b268:	4606      	mov	r6, r0
 800b26a:	f1b8 0f00 	cmp.w	r8, #0
 800b26e:	d05c      	beq.n	800b32a <_dtoa_r+0xa7a>
 800b270:	4628      	mov	r0, r5
 800b272:	6871      	ldr	r1, [r6, #4]
 800b274:	f000 f932 	bl	800b4dc <_Balloc>
 800b278:	4607      	mov	r7, r0
 800b27a:	b928      	cbnz	r0, 800b288 <_dtoa_r+0x9d8>
 800b27c:	4602      	mov	r2, r0
 800b27e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b282:	4b7f      	ldr	r3, [pc, #508]	; (800b480 <_dtoa_r+0xbd0>)
 800b284:	f7ff bb28 	b.w	800a8d8 <_dtoa_r+0x28>
 800b288:	6932      	ldr	r2, [r6, #16]
 800b28a:	f106 010c 	add.w	r1, r6, #12
 800b28e:	3202      	adds	r2, #2
 800b290:	0092      	lsls	r2, r2, #2
 800b292:	300c      	adds	r0, #12
 800b294:	f000 f914 	bl	800b4c0 <memcpy>
 800b298:	2201      	movs	r2, #1
 800b29a:	4639      	mov	r1, r7
 800b29c:	4628      	mov	r0, r5
 800b29e:	f000 fb2b 	bl	800b8f8 <__lshift>
 800b2a2:	46b0      	mov	r8, r6
 800b2a4:	4606      	mov	r6, r0
 800b2a6:	9b03      	ldr	r3, [sp, #12]
 800b2a8:	3301      	adds	r3, #1
 800b2aa:	9308      	str	r3, [sp, #32]
 800b2ac:	9b03      	ldr	r3, [sp, #12]
 800b2ae:	444b      	add	r3, r9
 800b2b0:	930a      	str	r3, [sp, #40]	; 0x28
 800b2b2:	9b04      	ldr	r3, [sp, #16]
 800b2b4:	f003 0301 	and.w	r3, r3, #1
 800b2b8:	9309      	str	r3, [sp, #36]	; 0x24
 800b2ba:	9b08      	ldr	r3, [sp, #32]
 800b2bc:	4621      	mov	r1, r4
 800b2be:	3b01      	subs	r3, #1
 800b2c0:	4658      	mov	r0, fp
 800b2c2:	9304      	str	r3, [sp, #16]
 800b2c4:	f7ff fa68 	bl	800a798 <quorem>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	4641      	mov	r1, r8
 800b2cc:	3330      	adds	r3, #48	; 0x30
 800b2ce:	9006      	str	r0, [sp, #24]
 800b2d0:	4658      	mov	r0, fp
 800b2d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b2d4:	f000 fb80 	bl	800b9d8 <__mcmp>
 800b2d8:	4632      	mov	r2, r6
 800b2da:	4681      	mov	r9, r0
 800b2dc:	4621      	mov	r1, r4
 800b2de:	4628      	mov	r0, r5
 800b2e0:	f000 fb96 	bl	800ba10 <__mdiff>
 800b2e4:	68c2      	ldr	r2, [r0, #12]
 800b2e6:	4607      	mov	r7, r0
 800b2e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2ea:	bb02      	cbnz	r2, 800b32e <_dtoa_r+0xa7e>
 800b2ec:	4601      	mov	r1, r0
 800b2ee:	4658      	mov	r0, fp
 800b2f0:	f000 fb72 	bl	800b9d8 <__mcmp>
 800b2f4:	4602      	mov	r2, r0
 800b2f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2f8:	4639      	mov	r1, r7
 800b2fa:	4628      	mov	r0, r5
 800b2fc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800b300:	f000 f92c 	bl	800b55c <_Bfree>
 800b304:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b306:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b308:	9f08      	ldr	r7, [sp, #32]
 800b30a:	ea43 0102 	orr.w	r1, r3, r2
 800b30e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b310:	430b      	orrs	r3, r1
 800b312:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b314:	d10d      	bne.n	800b332 <_dtoa_r+0xa82>
 800b316:	2b39      	cmp	r3, #57	; 0x39
 800b318:	d029      	beq.n	800b36e <_dtoa_r+0xabe>
 800b31a:	f1b9 0f00 	cmp.w	r9, #0
 800b31e:	dd01      	ble.n	800b324 <_dtoa_r+0xa74>
 800b320:	9b06      	ldr	r3, [sp, #24]
 800b322:	3331      	adds	r3, #49	; 0x31
 800b324:	9a04      	ldr	r2, [sp, #16]
 800b326:	7013      	strb	r3, [r2, #0]
 800b328:	e776      	b.n	800b218 <_dtoa_r+0x968>
 800b32a:	4630      	mov	r0, r6
 800b32c:	e7b9      	b.n	800b2a2 <_dtoa_r+0x9f2>
 800b32e:	2201      	movs	r2, #1
 800b330:	e7e2      	b.n	800b2f8 <_dtoa_r+0xa48>
 800b332:	f1b9 0f00 	cmp.w	r9, #0
 800b336:	db06      	blt.n	800b346 <_dtoa_r+0xa96>
 800b338:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b33a:	ea41 0909 	orr.w	r9, r1, r9
 800b33e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b340:	ea59 0101 	orrs.w	r1, r9, r1
 800b344:	d120      	bne.n	800b388 <_dtoa_r+0xad8>
 800b346:	2a00      	cmp	r2, #0
 800b348:	ddec      	ble.n	800b324 <_dtoa_r+0xa74>
 800b34a:	4659      	mov	r1, fp
 800b34c:	2201      	movs	r2, #1
 800b34e:	4628      	mov	r0, r5
 800b350:	9308      	str	r3, [sp, #32]
 800b352:	f000 fad1 	bl	800b8f8 <__lshift>
 800b356:	4621      	mov	r1, r4
 800b358:	4683      	mov	fp, r0
 800b35a:	f000 fb3d 	bl	800b9d8 <__mcmp>
 800b35e:	2800      	cmp	r0, #0
 800b360:	9b08      	ldr	r3, [sp, #32]
 800b362:	dc02      	bgt.n	800b36a <_dtoa_r+0xaba>
 800b364:	d1de      	bne.n	800b324 <_dtoa_r+0xa74>
 800b366:	07da      	lsls	r2, r3, #31
 800b368:	d5dc      	bpl.n	800b324 <_dtoa_r+0xa74>
 800b36a:	2b39      	cmp	r3, #57	; 0x39
 800b36c:	d1d8      	bne.n	800b320 <_dtoa_r+0xa70>
 800b36e:	2339      	movs	r3, #57	; 0x39
 800b370:	9a04      	ldr	r2, [sp, #16]
 800b372:	7013      	strb	r3, [r2, #0]
 800b374:	463b      	mov	r3, r7
 800b376:	461f      	mov	r7, r3
 800b378:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b37c:	3b01      	subs	r3, #1
 800b37e:	2a39      	cmp	r2, #57	; 0x39
 800b380:	d050      	beq.n	800b424 <_dtoa_r+0xb74>
 800b382:	3201      	adds	r2, #1
 800b384:	701a      	strb	r2, [r3, #0]
 800b386:	e747      	b.n	800b218 <_dtoa_r+0x968>
 800b388:	2a00      	cmp	r2, #0
 800b38a:	dd03      	ble.n	800b394 <_dtoa_r+0xae4>
 800b38c:	2b39      	cmp	r3, #57	; 0x39
 800b38e:	d0ee      	beq.n	800b36e <_dtoa_r+0xabe>
 800b390:	3301      	adds	r3, #1
 800b392:	e7c7      	b.n	800b324 <_dtoa_r+0xa74>
 800b394:	9a08      	ldr	r2, [sp, #32]
 800b396:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b398:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b39c:	428a      	cmp	r2, r1
 800b39e:	d02a      	beq.n	800b3f6 <_dtoa_r+0xb46>
 800b3a0:	4659      	mov	r1, fp
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	220a      	movs	r2, #10
 800b3a6:	4628      	mov	r0, r5
 800b3a8:	f000 f8fa 	bl	800b5a0 <__multadd>
 800b3ac:	45b0      	cmp	r8, r6
 800b3ae:	4683      	mov	fp, r0
 800b3b0:	f04f 0300 	mov.w	r3, #0
 800b3b4:	f04f 020a 	mov.w	r2, #10
 800b3b8:	4641      	mov	r1, r8
 800b3ba:	4628      	mov	r0, r5
 800b3bc:	d107      	bne.n	800b3ce <_dtoa_r+0xb1e>
 800b3be:	f000 f8ef 	bl	800b5a0 <__multadd>
 800b3c2:	4680      	mov	r8, r0
 800b3c4:	4606      	mov	r6, r0
 800b3c6:	9b08      	ldr	r3, [sp, #32]
 800b3c8:	3301      	adds	r3, #1
 800b3ca:	9308      	str	r3, [sp, #32]
 800b3cc:	e775      	b.n	800b2ba <_dtoa_r+0xa0a>
 800b3ce:	f000 f8e7 	bl	800b5a0 <__multadd>
 800b3d2:	4631      	mov	r1, r6
 800b3d4:	4680      	mov	r8, r0
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	220a      	movs	r2, #10
 800b3da:	4628      	mov	r0, r5
 800b3dc:	f000 f8e0 	bl	800b5a0 <__multadd>
 800b3e0:	4606      	mov	r6, r0
 800b3e2:	e7f0      	b.n	800b3c6 <_dtoa_r+0xb16>
 800b3e4:	f1b9 0f00 	cmp.w	r9, #0
 800b3e8:	bfcc      	ite	gt
 800b3ea:	464f      	movgt	r7, r9
 800b3ec:	2701      	movle	r7, #1
 800b3ee:	f04f 0800 	mov.w	r8, #0
 800b3f2:	9a03      	ldr	r2, [sp, #12]
 800b3f4:	4417      	add	r7, r2
 800b3f6:	4659      	mov	r1, fp
 800b3f8:	2201      	movs	r2, #1
 800b3fa:	4628      	mov	r0, r5
 800b3fc:	9308      	str	r3, [sp, #32]
 800b3fe:	f000 fa7b 	bl	800b8f8 <__lshift>
 800b402:	4621      	mov	r1, r4
 800b404:	4683      	mov	fp, r0
 800b406:	f000 fae7 	bl	800b9d8 <__mcmp>
 800b40a:	2800      	cmp	r0, #0
 800b40c:	dcb2      	bgt.n	800b374 <_dtoa_r+0xac4>
 800b40e:	d102      	bne.n	800b416 <_dtoa_r+0xb66>
 800b410:	9b08      	ldr	r3, [sp, #32]
 800b412:	07db      	lsls	r3, r3, #31
 800b414:	d4ae      	bmi.n	800b374 <_dtoa_r+0xac4>
 800b416:	463b      	mov	r3, r7
 800b418:	461f      	mov	r7, r3
 800b41a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b41e:	2a30      	cmp	r2, #48	; 0x30
 800b420:	d0fa      	beq.n	800b418 <_dtoa_r+0xb68>
 800b422:	e6f9      	b.n	800b218 <_dtoa_r+0x968>
 800b424:	9a03      	ldr	r2, [sp, #12]
 800b426:	429a      	cmp	r2, r3
 800b428:	d1a5      	bne.n	800b376 <_dtoa_r+0xac6>
 800b42a:	2331      	movs	r3, #49	; 0x31
 800b42c:	f10a 0a01 	add.w	sl, sl, #1
 800b430:	e779      	b.n	800b326 <_dtoa_r+0xa76>
 800b432:	4b14      	ldr	r3, [pc, #80]	; (800b484 <_dtoa_r+0xbd4>)
 800b434:	f7ff baa8 	b.w	800a988 <_dtoa_r+0xd8>
 800b438:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	f47f aa81 	bne.w	800a942 <_dtoa_r+0x92>
 800b440:	4b11      	ldr	r3, [pc, #68]	; (800b488 <_dtoa_r+0xbd8>)
 800b442:	f7ff baa1 	b.w	800a988 <_dtoa_r+0xd8>
 800b446:	f1b9 0f00 	cmp.w	r9, #0
 800b44a:	dc03      	bgt.n	800b454 <_dtoa_r+0xba4>
 800b44c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b44e:	2b02      	cmp	r3, #2
 800b450:	f73f aecb 	bgt.w	800b1ea <_dtoa_r+0x93a>
 800b454:	9f03      	ldr	r7, [sp, #12]
 800b456:	4621      	mov	r1, r4
 800b458:	4658      	mov	r0, fp
 800b45a:	f7ff f99d 	bl	800a798 <quorem>
 800b45e:	9a03      	ldr	r2, [sp, #12]
 800b460:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b464:	f807 3b01 	strb.w	r3, [r7], #1
 800b468:	1aba      	subs	r2, r7, r2
 800b46a:	4591      	cmp	r9, r2
 800b46c:	ddba      	ble.n	800b3e4 <_dtoa_r+0xb34>
 800b46e:	4659      	mov	r1, fp
 800b470:	2300      	movs	r3, #0
 800b472:	220a      	movs	r2, #10
 800b474:	4628      	mov	r0, r5
 800b476:	f000 f893 	bl	800b5a0 <__multadd>
 800b47a:	4683      	mov	fp, r0
 800b47c:	e7eb      	b.n	800b456 <_dtoa_r+0xba6>
 800b47e:	bf00      	nop
 800b480:	0800cd6f 	.word	0x0800cd6f
 800b484:	0800cccc 	.word	0x0800cccc
 800b488:	0800ccf0 	.word	0x0800ccf0

0800b48c <_localeconv_r>:
 800b48c:	4800      	ldr	r0, [pc, #0]	; (800b490 <_localeconv_r+0x4>)
 800b48e:	4770      	bx	lr
 800b490:	20000168 	.word	0x20000168

0800b494 <malloc>:
 800b494:	4b02      	ldr	r3, [pc, #8]	; (800b4a0 <malloc+0xc>)
 800b496:	4601      	mov	r1, r0
 800b498:	6818      	ldr	r0, [r3, #0]
 800b49a:	f000 bc1d 	b.w	800bcd8 <_malloc_r>
 800b49e:	bf00      	nop
 800b4a0:	20000014 	.word	0x20000014

0800b4a4 <memchr>:
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	b510      	push	{r4, lr}
 800b4a8:	b2c9      	uxtb	r1, r1
 800b4aa:	4402      	add	r2, r0
 800b4ac:	4293      	cmp	r3, r2
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	d101      	bne.n	800b4b6 <memchr+0x12>
 800b4b2:	2000      	movs	r0, #0
 800b4b4:	e003      	b.n	800b4be <memchr+0x1a>
 800b4b6:	7804      	ldrb	r4, [r0, #0]
 800b4b8:	3301      	adds	r3, #1
 800b4ba:	428c      	cmp	r4, r1
 800b4bc:	d1f6      	bne.n	800b4ac <memchr+0x8>
 800b4be:	bd10      	pop	{r4, pc}

0800b4c0 <memcpy>:
 800b4c0:	440a      	add	r2, r1
 800b4c2:	4291      	cmp	r1, r2
 800b4c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b4c8:	d100      	bne.n	800b4cc <memcpy+0xc>
 800b4ca:	4770      	bx	lr
 800b4cc:	b510      	push	{r4, lr}
 800b4ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4d2:	4291      	cmp	r1, r2
 800b4d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b4d8:	d1f9      	bne.n	800b4ce <memcpy+0xe>
 800b4da:	bd10      	pop	{r4, pc}

0800b4dc <_Balloc>:
 800b4dc:	b570      	push	{r4, r5, r6, lr}
 800b4de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b4e0:	4604      	mov	r4, r0
 800b4e2:	460d      	mov	r5, r1
 800b4e4:	b976      	cbnz	r6, 800b504 <_Balloc+0x28>
 800b4e6:	2010      	movs	r0, #16
 800b4e8:	f7ff ffd4 	bl	800b494 <malloc>
 800b4ec:	4602      	mov	r2, r0
 800b4ee:	6260      	str	r0, [r4, #36]	; 0x24
 800b4f0:	b920      	cbnz	r0, 800b4fc <_Balloc+0x20>
 800b4f2:	2166      	movs	r1, #102	; 0x66
 800b4f4:	4b17      	ldr	r3, [pc, #92]	; (800b554 <_Balloc+0x78>)
 800b4f6:	4818      	ldr	r0, [pc, #96]	; (800b558 <_Balloc+0x7c>)
 800b4f8:	f000 fc72 	bl	800bde0 <__assert_func>
 800b4fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b500:	6006      	str	r6, [r0, #0]
 800b502:	60c6      	str	r6, [r0, #12]
 800b504:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b506:	68f3      	ldr	r3, [r6, #12]
 800b508:	b183      	cbz	r3, 800b52c <_Balloc+0x50>
 800b50a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b50c:	68db      	ldr	r3, [r3, #12]
 800b50e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b512:	b9b8      	cbnz	r0, 800b544 <_Balloc+0x68>
 800b514:	2101      	movs	r1, #1
 800b516:	fa01 f605 	lsl.w	r6, r1, r5
 800b51a:	1d72      	adds	r2, r6, #5
 800b51c:	4620      	mov	r0, r4
 800b51e:	0092      	lsls	r2, r2, #2
 800b520:	f000 fb5e 	bl	800bbe0 <_calloc_r>
 800b524:	b160      	cbz	r0, 800b540 <_Balloc+0x64>
 800b526:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b52a:	e00e      	b.n	800b54a <_Balloc+0x6e>
 800b52c:	2221      	movs	r2, #33	; 0x21
 800b52e:	2104      	movs	r1, #4
 800b530:	4620      	mov	r0, r4
 800b532:	f000 fb55 	bl	800bbe0 <_calloc_r>
 800b536:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b538:	60f0      	str	r0, [r6, #12]
 800b53a:	68db      	ldr	r3, [r3, #12]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d1e4      	bne.n	800b50a <_Balloc+0x2e>
 800b540:	2000      	movs	r0, #0
 800b542:	bd70      	pop	{r4, r5, r6, pc}
 800b544:	6802      	ldr	r2, [r0, #0]
 800b546:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b54a:	2300      	movs	r3, #0
 800b54c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b550:	e7f7      	b.n	800b542 <_Balloc+0x66>
 800b552:	bf00      	nop
 800b554:	0800ccfd 	.word	0x0800ccfd
 800b558:	0800cd80 	.word	0x0800cd80

0800b55c <_Bfree>:
 800b55c:	b570      	push	{r4, r5, r6, lr}
 800b55e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b560:	4605      	mov	r5, r0
 800b562:	460c      	mov	r4, r1
 800b564:	b976      	cbnz	r6, 800b584 <_Bfree+0x28>
 800b566:	2010      	movs	r0, #16
 800b568:	f7ff ff94 	bl	800b494 <malloc>
 800b56c:	4602      	mov	r2, r0
 800b56e:	6268      	str	r0, [r5, #36]	; 0x24
 800b570:	b920      	cbnz	r0, 800b57c <_Bfree+0x20>
 800b572:	218a      	movs	r1, #138	; 0x8a
 800b574:	4b08      	ldr	r3, [pc, #32]	; (800b598 <_Bfree+0x3c>)
 800b576:	4809      	ldr	r0, [pc, #36]	; (800b59c <_Bfree+0x40>)
 800b578:	f000 fc32 	bl	800bde0 <__assert_func>
 800b57c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b580:	6006      	str	r6, [r0, #0]
 800b582:	60c6      	str	r6, [r0, #12]
 800b584:	b13c      	cbz	r4, 800b596 <_Bfree+0x3a>
 800b586:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b588:	6862      	ldr	r2, [r4, #4]
 800b58a:	68db      	ldr	r3, [r3, #12]
 800b58c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b590:	6021      	str	r1, [r4, #0]
 800b592:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b596:	bd70      	pop	{r4, r5, r6, pc}
 800b598:	0800ccfd 	.word	0x0800ccfd
 800b59c:	0800cd80 	.word	0x0800cd80

0800b5a0 <__multadd>:
 800b5a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a4:	4607      	mov	r7, r0
 800b5a6:	460c      	mov	r4, r1
 800b5a8:	461e      	mov	r6, r3
 800b5aa:	2000      	movs	r0, #0
 800b5ac:	690d      	ldr	r5, [r1, #16]
 800b5ae:	f101 0c14 	add.w	ip, r1, #20
 800b5b2:	f8dc 3000 	ldr.w	r3, [ip]
 800b5b6:	3001      	adds	r0, #1
 800b5b8:	b299      	uxth	r1, r3
 800b5ba:	fb02 6101 	mla	r1, r2, r1, r6
 800b5be:	0c1e      	lsrs	r6, r3, #16
 800b5c0:	0c0b      	lsrs	r3, r1, #16
 800b5c2:	fb02 3306 	mla	r3, r2, r6, r3
 800b5c6:	b289      	uxth	r1, r1
 800b5c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b5cc:	4285      	cmp	r5, r0
 800b5ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b5d2:	f84c 1b04 	str.w	r1, [ip], #4
 800b5d6:	dcec      	bgt.n	800b5b2 <__multadd+0x12>
 800b5d8:	b30e      	cbz	r6, 800b61e <__multadd+0x7e>
 800b5da:	68a3      	ldr	r3, [r4, #8]
 800b5dc:	42ab      	cmp	r3, r5
 800b5de:	dc19      	bgt.n	800b614 <__multadd+0x74>
 800b5e0:	6861      	ldr	r1, [r4, #4]
 800b5e2:	4638      	mov	r0, r7
 800b5e4:	3101      	adds	r1, #1
 800b5e6:	f7ff ff79 	bl	800b4dc <_Balloc>
 800b5ea:	4680      	mov	r8, r0
 800b5ec:	b928      	cbnz	r0, 800b5fa <__multadd+0x5a>
 800b5ee:	4602      	mov	r2, r0
 800b5f0:	21b5      	movs	r1, #181	; 0xb5
 800b5f2:	4b0c      	ldr	r3, [pc, #48]	; (800b624 <__multadd+0x84>)
 800b5f4:	480c      	ldr	r0, [pc, #48]	; (800b628 <__multadd+0x88>)
 800b5f6:	f000 fbf3 	bl	800bde0 <__assert_func>
 800b5fa:	6922      	ldr	r2, [r4, #16]
 800b5fc:	f104 010c 	add.w	r1, r4, #12
 800b600:	3202      	adds	r2, #2
 800b602:	0092      	lsls	r2, r2, #2
 800b604:	300c      	adds	r0, #12
 800b606:	f7ff ff5b 	bl	800b4c0 <memcpy>
 800b60a:	4621      	mov	r1, r4
 800b60c:	4638      	mov	r0, r7
 800b60e:	f7ff ffa5 	bl	800b55c <_Bfree>
 800b612:	4644      	mov	r4, r8
 800b614:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b618:	3501      	adds	r5, #1
 800b61a:	615e      	str	r6, [r3, #20]
 800b61c:	6125      	str	r5, [r4, #16]
 800b61e:	4620      	mov	r0, r4
 800b620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b624:	0800cd6f 	.word	0x0800cd6f
 800b628:	0800cd80 	.word	0x0800cd80

0800b62c <__hi0bits>:
 800b62c:	0c02      	lsrs	r2, r0, #16
 800b62e:	0412      	lsls	r2, r2, #16
 800b630:	4603      	mov	r3, r0
 800b632:	b9ca      	cbnz	r2, 800b668 <__hi0bits+0x3c>
 800b634:	0403      	lsls	r3, r0, #16
 800b636:	2010      	movs	r0, #16
 800b638:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b63c:	bf04      	itt	eq
 800b63e:	021b      	lsleq	r3, r3, #8
 800b640:	3008      	addeq	r0, #8
 800b642:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b646:	bf04      	itt	eq
 800b648:	011b      	lsleq	r3, r3, #4
 800b64a:	3004      	addeq	r0, #4
 800b64c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b650:	bf04      	itt	eq
 800b652:	009b      	lsleq	r3, r3, #2
 800b654:	3002      	addeq	r0, #2
 800b656:	2b00      	cmp	r3, #0
 800b658:	db05      	blt.n	800b666 <__hi0bits+0x3a>
 800b65a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800b65e:	f100 0001 	add.w	r0, r0, #1
 800b662:	bf08      	it	eq
 800b664:	2020      	moveq	r0, #32
 800b666:	4770      	bx	lr
 800b668:	2000      	movs	r0, #0
 800b66a:	e7e5      	b.n	800b638 <__hi0bits+0xc>

0800b66c <__lo0bits>:
 800b66c:	6803      	ldr	r3, [r0, #0]
 800b66e:	4602      	mov	r2, r0
 800b670:	f013 0007 	ands.w	r0, r3, #7
 800b674:	d00b      	beq.n	800b68e <__lo0bits+0x22>
 800b676:	07d9      	lsls	r1, r3, #31
 800b678:	d421      	bmi.n	800b6be <__lo0bits+0x52>
 800b67a:	0798      	lsls	r0, r3, #30
 800b67c:	bf49      	itett	mi
 800b67e:	085b      	lsrmi	r3, r3, #1
 800b680:	089b      	lsrpl	r3, r3, #2
 800b682:	2001      	movmi	r0, #1
 800b684:	6013      	strmi	r3, [r2, #0]
 800b686:	bf5c      	itt	pl
 800b688:	2002      	movpl	r0, #2
 800b68a:	6013      	strpl	r3, [r2, #0]
 800b68c:	4770      	bx	lr
 800b68e:	b299      	uxth	r1, r3
 800b690:	b909      	cbnz	r1, 800b696 <__lo0bits+0x2a>
 800b692:	2010      	movs	r0, #16
 800b694:	0c1b      	lsrs	r3, r3, #16
 800b696:	b2d9      	uxtb	r1, r3
 800b698:	b909      	cbnz	r1, 800b69e <__lo0bits+0x32>
 800b69a:	3008      	adds	r0, #8
 800b69c:	0a1b      	lsrs	r3, r3, #8
 800b69e:	0719      	lsls	r1, r3, #28
 800b6a0:	bf04      	itt	eq
 800b6a2:	091b      	lsreq	r3, r3, #4
 800b6a4:	3004      	addeq	r0, #4
 800b6a6:	0799      	lsls	r1, r3, #30
 800b6a8:	bf04      	itt	eq
 800b6aa:	089b      	lsreq	r3, r3, #2
 800b6ac:	3002      	addeq	r0, #2
 800b6ae:	07d9      	lsls	r1, r3, #31
 800b6b0:	d403      	bmi.n	800b6ba <__lo0bits+0x4e>
 800b6b2:	085b      	lsrs	r3, r3, #1
 800b6b4:	f100 0001 	add.w	r0, r0, #1
 800b6b8:	d003      	beq.n	800b6c2 <__lo0bits+0x56>
 800b6ba:	6013      	str	r3, [r2, #0]
 800b6bc:	4770      	bx	lr
 800b6be:	2000      	movs	r0, #0
 800b6c0:	4770      	bx	lr
 800b6c2:	2020      	movs	r0, #32
 800b6c4:	4770      	bx	lr
	...

0800b6c8 <__i2b>:
 800b6c8:	b510      	push	{r4, lr}
 800b6ca:	460c      	mov	r4, r1
 800b6cc:	2101      	movs	r1, #1
 800b6ce:	f7ff ff05 	bl	800b4dc <_Balloc>
 800b6d2:	4602      	mov	r2, r0
 800b6d4:	b928      	cbnz	r0, 800b6e2 <__i2b+0x1a>
 800b6d6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b6da:	4b04      	ldr	r3, [pc, #16]	; (800b6ec <__i2b+0x24>)
 800b6dc:	4804      	ldr	r0, [pc, #16]	; (800b6f0 <__i2b+0x28>)
 800b6de:	f000 fb7f 	bl	800bde0 <__assert_func>
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	6144      	str	r4, [r0, #20]
 800b6e6:	6103      	str	r3, [r0, #16]
 800b6e8:	bd10      	pop	{r4, pc}
 800b6ea:	bf00      	nop
 800b6ec:	0800cd6f 	.word	0x0800cd6f
 800b6f0:	0800cd80 	.word	0x0800cd80

0800b6f4 <__multiply>:
 800b6f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6f8:	4691      	mov	r9, r2
 800b6fa:	690a      	ldr	r2, [r1, #16]
 800b6fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b700:	460c      	mov	r4, r1
 800b702:	429a      	cmp	r2, r3
 800b704:	bfbe      	ittt	lt
 800b706:	460b      	movlt	r3, r1
 800b708:	464c      	movlt	r4, r9
 800b70a:	4699      	movlt	r9, r3
 800b70c:	6927      	ldr	r7, [r4, #16]
 800b70e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b712:	68a3      	ldr	r3, [r4, #8]
 800b714:	6861      	ldr	r1, [r4, #4]
 800b716:	eb07 060a 	add.w	r6, r7, sl
 800b71a:	42b3      	cmp	r3, r6
 800b71c:	b085      	sub	sp, #20
 800b71e:	bfb8      	it	lt
 800b720:	3101      	addlt	r1, #1
 800b722:	f7ff fedb 	bl	800b4dc <_Balloc>
 800b726:	b930      	cbnz	r0, 800b736 <__multiply+0x42>
 800b728:	4602      	mov	r2, r0
 800b72a:	f240 115d 	movw	r1, #349	; 0x15d
 800b72e:	4b43      	ldr	r3, [pc, #268]	; (800b83c <__multiply+0x148>)
 800b730:	4843      	ldr	r0, [pc, #268]	; (800b840 <__multiply+0x14c>)
 800b732:	f000 fb55 	bl	800bde0 <__assert_func>
 800b736:	f100 0514 	add.w	r5, r0, #20
 800b73a:	462b      	mov	r3, r5
 800b73c:	2200      	movs	r2, #0
 800b73e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b742:	4543      	cmp	r3, r8
 800b744:	d321      	bcc.n	800b78a <__multiply+0x96>
 800b746:	f104 0314 	add.w	r3, r4, #20
 800b74a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b74e:	f109 0314 	add.w	r3, r9, #20
 800b752:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b756:	9202      	str	r2, [sp, #8]
 800b758:	1b3a      	subs	r2, r7, r4
 800b75a:	3a15      	subs	r2, #21
 800b75c:	f022 0203 	bic.w	r2, r2, #3
 800b760:	3204      	adds	r2, #4
 800b762:	f104 0115 	add.w	r1, r4, #21
 800b766:	428f      	cmp	r7, r1
 800b768:	bf38      	it	cc
 800b76a:	2204      	movcc	r2, #4
 800b76c:	9201      	str	r2, [sp, #4]
 800b76e:	9a02      	ldr	r2, [sp, #8]
 800b770:	9303      	str	r3, [sp, #12]
 800b772:	429a      	cmp	r2, r3
 800b774:	d80c      	bhi.n	800b790 <__multiply+0x9c>
 800b776:	2e00      	cmp	r6, #0
 800b778:	dd03      	ble.n	800b782 <__multiply+0x8e>
 800b77a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d059      	beq.n	800b836 <__multiply+0x142>
 800b782:	6106      	str	r6, [r0, #16]
 800b784:	b005      	add	sp, #20
 800b786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b78a:	f843 2b04 	str.w	r2, [r3], #4
 800b78e:	e7d8      	b.n	800b742 <__multiply+0x4e>
 800b790:	f8b3 a000 	ldrh.w	sl, [r3]
 800b794:	f1ba 0f00 	cmp.w	sl, #0
 800b798:	d023      	beq.n	800b7e2 <__multiply+0xee>
 800b79a:	46a9      	mov	r9, r5
 800b79c:	f04f 0c00 	mov.w	ip, #0
 800b7a0:	f104 0e14 	add.w	lr, r4, #20
 800b7a4:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b7a8:	f8d9 1000 	ldr.w	r1, [r9]
 800b7ac:	fa1f fb82 	uxth.w	fp, r2
 800b7b0:	b289      	uxth	r1, r1
 800b7b2:	fb0a 110b 	mla	r1, sl, fp, r1
 800b7b6:	4461      	add	r1, ip
 800b7b8:	f8d9 c000 	ldr.w	ip, [r9]
 800b7bc:	0c12      	lsrs	r2, r2, #16
 800b7be:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800b7c2:	fb0a c202 	mla	r2, sl, r2, ip
 800b7c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b7ca:	b289      	uxth	r1, r1
 800b7cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b7d0:	4577      	cmp	r7, lr
 800b7d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b7d6:	f849 1b04 	str.w	r1, [r9], #4
 800b7da:	d8e3      	bhi.n	800b7a4 <__multiply+0xb0>
 800b7dc:	9a01      	ldr	r2, [sp, #4]
 800b7de:	f845 c002 	str.w	ip, [r5, r2]
 800b7e2:	9a03      	ldr	r2, [sp, #12]
 800b7e4:	3304      	adds	r3, #4
 800b7e6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b7ea:	f1b9 0f00 	cmp.w	r9, #0
 800b7ee:	d020      	beq.n	800b832 <__multiply+0x13e>
 800b7f0:	46ae      	mov	lr, r5
 800b7f2:	f04f 0a00 	mov.w	sl, #0
 800b7f6:	6829      	ldr	r1, [r5, #0]
 800b7f8:	f104 0c14 	add.w	ip, r4, #20
 800b7fc:	f8bc b000 	ldrh.w	fp, [ip]
 800b800:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b804:	b289      	uxth	r1, r1
 800b806:	fb09 220b 	mla	r2, r9, fp, r2
 800b80a:	4492      	add	sl, r2
 800b80c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b810:	f84e 1b04 	str.w	r1, [lr], #4
 800b814:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b818:	f8be 1000 	ldrh.w	r1, [lr]
 800b81c:	0c12      	lsrs	r2, r2, #16
 800b81e:	fb09 1102 	mla	r1, r9, r2, r1
 800b822:	4567      	cmp	r7, ip
 800b824:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b828:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b82c:	d8e6      	bhi.n	800b7fc <__multiply+0x108>
 800b82e:	9a01      	ldr	r2, [sp, #4]
 800b830:	50a9      	str	r1, [r5, r2]
 800b832:	3504      	adds	r5, #4
 800b834:	e79b      	b.n	800b76e <__multiply+0x7a>
 800b836:	3e01      	subs	r6, #1
 800b838:	e79d      	b.n	800b776 <__multiply+0x82>
 800b83a:	bf00      	nop
 800b83c:	0800cd6f 	.word	0x0800cd6f
 800b840:	0800cd80 	.word	0x0800cd80

0800b844 <__pow5mult>:
 800b844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b848:	4615      	mov	r5, r2
 800b84a:	f012 0203 	ands.w	r2, r2, #3
 800b84e:	4606      	mov	r6, r0
 800b850:	460f      	mov	r7, r1
 800b852:	d007      	beq.n	800b864 <__pow5mult+0x20>
 800b854:	4c25      	ldr	r4, [pc, #148]	; (800b8ec <__pow5mult+0xa8>)
 800b856:	3a01      	subs	r2, #1
 800b858:	2300      	movs	r3, #0
 800b85a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b85e:	f7ff fe9f 	bl	800b5a0 <__multadd>
 800b862:	4607      	mov	r7, r0
 800b864:	10ad      	asrs	r5, r5, #2
 800b866:	d03d      	beq.n	800b8e4 <__pow5mult+0xa0>
 800b868:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b86a:	b97c      	cbnz	r4, 800b88c <__pow5mult+0x48>
 800b86c:	2010      	movs	r0, #16
 800b86e:	f7ff fe11 	bl	800b494 <malloc>
 800b872:	4602      	mov	r2, r0
 800b874:	6270      	str	r0, [r6, #36]	; 0x24
 800b876:	b928      	cbnz	r0, 800b884 <__pow5mult+0x40>
 800b878:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b87c:	4b1c      	ldr	r3, [pc, #112]	; (800b8f0 <__pow5mult+0xac>)
 800b87e:	481d      	ldr	r0, [pc, #116]	; (800b8f4 <__pow5mult+0xb0>)
 800b880:	f000 faae 	bl	800bde0 <__assert_func>
 800b884:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b888:	6004      	str	r4, [r0, #0]
 800b88a:	60c4      	str	r4, [r0, #12]
 800b88c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b890:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b894:	b94c      	cbnz	r4, 800b8aa <__pow5mult+0x66>
 800b896:	f240 2171 	movw	r1, #625	; 0x271
 800b89a:	4630      	mov	r0, r6
 800b89c:	f7ff ff14 	bl	800b6c8 <__i2b>
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	4604      	mov	r4, r0
 800b8a4:	f8c8 0008 	str.w	r0, [r8, #8]
 800b8a8:	6003      	str	r3, [r0, #0]
 800b8aa:	f04f 0900 	mov.w	r9, #0
 800b8ae:	07eb      	lsls	r3, r5, #31
 800b8b0:	d50a      	bpl.n	800b8c8 <__pow5mult+0x84>
 800b8b2:	4639      	mov	r1, r7
 800b8b4:	4622      	mov	r2, r4
 800b8b6:	4630      	mov	r0, r6
 800b8b8:	f7ff ff1c 	bl	800b6f4 <__multiply>
 800b8bc:	4680      	mov	r8, r0
 800b8be:	4639      	mov	r1, r7
 800b8c0:	4630      	mov	r0, r6
 800b8c2:	f7ff fe4b 	bl	800b55c <_Bfree>
 800b8c6:	4647      	mov	r7, r8
 800b8c8:	106d      	asrs	r5, r5, #1
 800b8ca:	d00b      	beq.n	800b8e4 <__pow5mult+0xa0>
 800b8cc:	6820      	ldr	r0, [r4, #0]
 800b8ce:	b938      	cbnz	r0, 800b8e0 <__pow5mult+0x9c>
 800b8d0:	4622      	mov	r2, r4
 800b8d2:	4621      	mov	r1, r4
 800b8d4:	4630      	mov	r0, r6
 800b8d6:	f7ff ff0d 	bl	800b6f4 <__multiply>
 800b8da:	6020      	str	r0, [r4, #0]
 800b8dc:	f8c0 9000 	str.w	r9, [r0]
 800b8e0:	4604      	mov	r4, r0
 800b8e2:	e7e4      	b.n	800b8ae <__pow5mult+0x6a>
 800b8e4:	4638      	mov	r0, r7
 800b8e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8ea:	bf00      	nop
 800b8ec:	0800ced0 	.word	0x0800ced0
 800b8f0:	0800ccfd 	.word	0x0800ccfd
 800b8f4:	0800cd80 	.word	0x0800cd80

0800b8f8 <__lshift>:
 800b8f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8fc:	460c      	mov	r4, r1
 800b8fe:	4607      	mov	r7, r0
 800b900:	4691      	mov	r9, r2
 800b902:	6923      	ldr	r3, [r4, #16]
 800b904:	6849      	ldr	r1, [r1, #4]
 800b906:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b90a:	68a3      	ldr	r3, [r4, #8]
 800b90c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b910:	f108 0601 	add.w	r6, r8, #1
 800b914:	42b3      	cmp	r3, r6
 800b916:	db0b      	blt.n	800b930 <__lshift+0x38>
 800b918:	4638      	mov	r0, r7
 800b91a:	f7ff fddf 	bl	800b4dc <_Balloc>
 800b91e:	4605      	mov	r5, r0
 800b920:	b948      	cbnz	r0, 800b936 <__lshift+0x3e>
 800b922:	4602      	mov	r2, r0
 800b924:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b928:	4b29      	ldr	r3, [pc, #164]	; (800b9d0 <__lshift+0xd8>)
 800b92a:	482a      	ldr	r0, [pc, #168]	; (800b9d4 <__lshift+0xdc>)
 800b92c:	f000 fa58 	bl	800bde0 <__assert_func>
 800b930:	3101      	adds	r1, #1
 800b932:	005b      	lsls	r3, r3, #1
 800b934:	e7ee      	b.n	800b914 <__lshift+0x1c>
 800b936:	2300      	movs	r3, #0
 800b938:	f100 0114 	add.w	r1, r0, #20
 800b93c:	f100 0210 	add.w	r2, r0, #16
 800b940:	4618      	mov	r0, r3
 800b942:	4553      	cmp	r3, sl
 800b944:	db37      	blt.n	800b9b6 <__lshift+0xbe>
 800b946:	6920      	ldr	r0, [r4, #16]
 800b948:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b94c:	f104 0314 	add.w	r3, r4, #20
 800b950:	f019 091f 	ands.w	r9, r9, #31
 800b954:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b958:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b95c:	d02f      	beq.n	800b9be <__lshift+0xc6>
 800b95e:	468a      	mov	sl, r1
 800b960:	f04f 0c00 	mov.w	ip, #0
 800b964:	f1c9 0e20 	rsb	lr, r9, #32
 800b968:	681a      	ldr	r2, [r3, #0]
 800b96a:	fa02 f209 	lsl.w	r2, r2, r9
 800b96e:	ea42 020c 	orr.w	r2, r2, ip
 800b972:	f84a 2b04 	str.w	r2, [sl], #4
 800b976:	f853 2b04 	ldr.w	r2, [r3], #4
 800b97a:	4298      	cmp	r0, r3
 800b97c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b980:	d8f2      	bhi.n	800b968 <__lshift+0x70>
 800b982:	1b03      	subs	r3, r0, r4
 800b984:	3b15      	subs	r3, #21
 800b986:	f023 0303 	bic.w	r3, r3, #3
 800b98a:	3304      	adds	r3, #4
 800b98c:	f104 0215 	add.w	r2, r4, #21
 800b990:	4290      	cmp	r0, r2
 800b992:	bf38      	it	cc
 800b994:	2304      	movcc	r3, #4
 800b996:	f841 c003 	str.w	ip, [r1, r3]
 800b99a:	f1bc 0f00 	cmp.w	ip, #0
 800b99e:	d001      	beq.n	800b9a4 <__lshift+0xac>
 800b9a0:	f108 0602 	add.w	r6, r8, #2
 800b9a4:	3e01      	subs	r6, #1
 800b9a6:	4638      	mov	r0, r7
 800b9a8:	4621      	mov	r1, r4
 800b9aa:	612e      	str	r6, [r5, #16]
 800b9ac:	f7ff fdd6 	bl	800b55c <_Bfree>
 800b9b0:	4628      	mov	r0, r5
 800b9b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9b6:	f842 0f04 	str.w	r0, [r2, #4]!
 800b9ba:	3301      	adds	r3, #1
 800b9bc:	e7c1      	b.n	800b942 <__lshift+0x4a>
 800b9be:	3904      	subs	r1, #4
 800b9c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9c4:	4298      	cmp	r0, r3
 800b9c6:	f841 2f04 	str.w	r2, [r1, #4]!
 800b9ca:	d8f9      	bhi.n	800b9c0 <__lshift+0xc8>
 800b9cc:	e7ea      	b.n	800b9a4 <__lshift+0xac>
 800b9ce:	bf00      	nop
 800b9d0:	0800cd6f 	.word	0x0800cd6f
 800b9d4:	0800cd80 	.word	0x0800cd80

0800b9d8 <__mcmp>:
 800b9d8:	4603      	mov	r3, r0
 800b9da:	690a      	ldr	r2, [r1, #16]
 800b9dc:	6900      	ldr	r0, [r0, #16]
 800b9de:	b530      	push	{r4, r5, lr}
 800b9e0:	1a80      	subs	r0, r0, r2
 800b9e2:	d10d      	bne.n	800ba00 <__mcmp+0x28>
 800b9e4:	3314      	adds	r3, #20
 800b9e6:	3114      	adds	r1, #20
 800b9e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b9ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b9f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b9f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b9f8:	4295      	cmp	r5, r2
 800b9fa:	d002      	beq.n	800ba02 <__mcmp+0x2a>
 800b9fc:	d304      	bcc.n	800ba08 <__mcmp+0x30>
 800b9fe:	2001      	movs	r0, #1
 800ba00:	bd30      	pop	{r4, r5, pc}
 800ba02:	42a3      	cmp	r3, r4
 800ba04:	d3f4      	bcc.n	800b9f0 <__mcmp+0x18>
 800ba06:	e7fb      	b.n	800ba00 <__mcmp+0x28>
 800ba08:	f04f 30ff 	mov.w	r0, #4294967295
 800ba0c:	e7f8      	b.n	800ba00 <__mcmp+0x28>
	...

0800ba10 <__mdiff>:
 800ba10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba14:	460d      	mov	r5, r1
 800ba16:	4607      	mov	r7, r0
 800ba18:	4611      	mov	r1, r2
 800ba1a:	4628      	mov	r0, r5
 800ba1c:	4614      	mov	r4, r2
 800ba1e:	f7ff ffdb 	bl	800b9d8 <__mcmp>
 800ba22:	1e06      	subs	r6, r0, #0
 800ba24:	d111      	bne.n	800ba4a <__mdiff+0x3a>
 800ba26:	4631      	mov	r1, r6
 800ba28:	4638      	mov	r0, r7
 800ba2a:	f7ff fd57 	bl	800b4dc <_Balloc>
 800ba2e:	4602      	mov	r2, r0
 800ba30:	b928      	cbnz	r0, 800ba3e <__mdiff+0x2e>
 800ba32:	f240 2132 	movw	r1, #562	; 0x232
 800ba36:	4b3a      	ldr	r3, [pc, #232]	; (800bb20 <__mdiff+0x110>)
 800ba38:	483a      	ldr	r0, [pc, #232]	; (800bb24 <__mdiff+0x114>)
 800ba3a:	f000 f9d1 	bl	800bde0 <__assert_func>
 800ba3e:	2301      	movs	r3, #1
 800ba40:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ba44:	4610      	mov	r0, r2
 800ba46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba4a:	bfa4      	itt	ge
 800ba4c:	4623      	movge	r3, r4
 800ba4e:	462c      	movge	r4, r5
 800ba50:	4638      	mov	r0, r7
 800ba52:	6861      	ldr	r1, [r4, #4]
 800ba54:	bfa6      	itte	ge
 800ba56:	461d      	movge	r5, r3
 800ba58:	2600      	movge	r6, #0
 800ba5a:	2601      	movlt	r6, #1
 800ba5c:	f7ff fd3e 	bl	800b4dc <_Balloc>
 800ba60:	4602      	mov	r2, r0
 800ba62:	b918      	cbnz	r0, 800ba6c <__mdiff+0x5c>
 800ba64:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ba68:	4b2d      	ldr	r3, [pc, #180]	; (800bb20 <__mdiff+0x110>)
 800ba6a:	e7e5      	b.n	800ba38 <__mdiff+0x28>
 800ba6c:	f102 0814 	add.w	r8, r2, #20
 800ba70:	46c2      	mov	sl, r8
 800ba72:	f04f 0c00 	mov.w	ip, #0
 800ba76:	6927      	ldr	r7, [r4, #16]
 800ba78:	60c6      	str	r6, [r0, #12]
 800ba7a:	692e      	ldr	r6, [r5, #16]
 800ba7c:	f104 0014 	add.w	r0, r4, #20
 800ba80:	f105 0914 	add.w	r9, r5, #20
 800ba84:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800ba88:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ba8c:	3410      	adds	r4, #16
 800ba8e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800ba92:	f859 3b04 	ldr.w	r3, [r9], #4
 800ba96:	fa1f f18b 	uxth.w	r1, fp
 800ba9a:	448c      	add	ip, r1
 800ba9c:	b299      	uxth	r1, r3
 800ba9e:	0c1b      	lsrs	r3, r3, #16
 800baa0:	ebac 0101 	sub.w	r1, ip, r1
 800baa4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800baa8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800baac:	b289      	uxth	r1, r1
 800baae:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800bab2:	454e      	cmp	r6, r9
 800bab4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bab8:	f84a 3b04 	str.w	r3, [sl], #4
 800babc:	d8e7      	bhi.n	800ba8e <__mdiff+0x7e>
 800babe:	1b73      	subs	r3, r6, r5
 800bac0:	3b15      	subs	r3, #21
 800bac2:	f023 0303 	bic.w	r3, r3, #3
 800bac6:	3515      	adds	r5, #21
 800bac8:	3304      	adds	r3, #4
 800baca:	42ae      	cmp	r6, r5
 800bacc:	bf38      	it	cc
 800bace:	2304      	movcc	r3, #4
 800bad0:	4418      	add	r0, r3
 800bad2:	4443      	add	r3, r8
 800bad4:	461e      	mov	r6, r3
 800bad6:	4605      	mov	r5, r0
 800bad8:	4575      	cmp	r5, lr
 800bada:	d30e      	bcc.n	800bafa <__mdiff+0xea>
 800badc:	f10e 0103 	add.w	r1, lr, #3
 800bae0:	1a09      	subs	r1, r1, r0
 800bae2:	f021 0103 	bic.w	r1, r1, #3
 800bae6:	3803      	subs	r0, #3
 800bae8:	4586      	cmp	lr, r0
 800baea:	bf38      	it	cc
 800baec:	2100      	movcc	r1, #0
 800baee:	4419      	add	r1, r3
 800baf0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800baf4:	b18b      	cbz	r3, 800bb1a <__mdiff+0x10a>
 800baf6:	6117      	str	r7, [r2, #16]
 800baf8:	e7a4      	b.n	800ba44 <__mdiff+0x34>
 800bafa:	f855 8b04 	ldr.w	r8, [r5], #4
 800bafe:	fa1f f188 	uxth.w	r1, r8
 800bb02:	4461      	add	r1, ip
 800bb04:	140c      	asrs	r4, r1, #16
 800bb06:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bb0a:	b289      	uxth	r1, r1
 800bb0c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800bb10:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800bb14:	f846 1b04 	str.w	r1, [r6], #4
 800bb18:	e7de      	b.n	800bad8 <__mdiff+0xc8>
 800bb1a:	3f01      	subs	r7, #1
 800bb1c:	e7e8      	b.n	800baf0 <__mdiff+0xe0>
 800bb1e:	bf00      	nop
 800bb20:	0800cd6f 	.word	0x0800cd6f
 800bb24:	0800cd80 	.word	0x0800cd80

0800bb28 <__d2b>:
 800bb28:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800bb2c:	2101      	movs	r1, #1
 800bb2e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800bb32:	4690      	mov	r8, r2
 800bb34:	461d      	mov	r5, r3
 800bb36:	f7ff fcd1 	bl	800b4dc <_Balloc>
 800bb3a:	4604      	mov	r4, r0
 800bb3c:	b930      	cbnz	r0, 800bb4c <__d2b+0x24>
 800bb3e:	4602      	mov	r2, r0
 800bb40:	f240 310a 	movw	r1, #778	; 0x30a
 800bb44:	4b24      	ldr	r3, [pc, #144]	; (800bbd8 <__d2b+0xb0>)
 800bb46:	4825      	ldr	r0, [pc, #148]	; (800bbdc <__d2b+0xb4>)
 800bb48:	f000 f94a 	bl	800bde0 <__assert_func>
 800bb4c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800bb50:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800bb54:	bb2d      	cbnz	r5, 800bba2 <__d2b+0x7a>
 800bb56:	9301      	str	r3, [sp, #4]
 800bb58:	f1b8 0300 	subs.w	r3, r8, #0
 800bb5c:	d026      	beq.n	800bbac <__d2b+0x84>
 800bb5e:	4668      	mov	r0, sp
 800bb60:	9300      	str	r3, [sp, #0]
 800bb62:	f7ff fd83 	bl	800b66c <__lo0bits>
 800bb66:	9900      	ldr	r1, [sp, #0]
 800bb68:	b1f0      	cbz	r0, 800bba8 <__d2b+0x80>
 800bb6a:	9a01      	ldr	r2, [sp, #4]
 800bb6c:	f1c0 0320 	rsb	r3, r0, #32
 800bb70:	fa02 f303 	lsl.w	r3, r2, r3
 800bb74:	430b      	orrs	r3, r1
 800bb76:	40c2      	lsrs	r2, r0
 800bb78:	6163      	str	r3, [r4, #20]
 800bb7a:	9201      	str	r2, [sp, #4]
 800bb7c:	9b01      	ldr	r3, [sp, #4]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	bf14      	ite	ne
 800bb82:	2102      	movne	r1, #2
 800bb84:	2101      	moveq	r1, #1
 800bb86:	61a3      	str	r3, [r4, #24]
 800bb88:	6121      	str	r1, [r4, #16]
 800bb8a:	b1c5      	cbz	r5, 800bbbe <__d2b+0x96>
 800bb8c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bb90:	4405      	add	r5, r0
 800bb92:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bb96:	603d      	str	r5, [r7, #0]
 800bb98:	6030      	str	r0, [r6, #0]
 800bb9a:	4620      	mov	r0, r4
 800bb9c:	b002      	add	sp, #8
 800bb9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bba2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bba6:	e7d6      	b.n	800bb56 <__d2b+0x2e>
 800bba8:	6161      	str	r1, [r4, #20]
 800bbaa:	e7e7      	b.n	800bb7c <__d2b+0x54>
 800bbac:	a801      	add	r0, sp, #4
 800bbae:	f7ff fd5d 	bl	800b66c <__lo0bits>
 800bbb2:	2101      	movs	r1, #1
 800bbb4:	9b01      	ldr	r3, [sp, #4]
 800bbb6:	6121      	str	r1, [r4, #16]
 800bbb8:	6163      	str	r3, [r4, #20]
 800bbba:	3020      	adds	r0, #32
 800bbbc:	e7e5      	b.n	800bb8a <__d2b+0x62>
 800bbbe:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800bbc2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bbc6:	6038      	str	r0, [r7, #0]
 800bbc8:	6918      	ldr	r0, [r3, #16]
 800bbca:	f7ff fd2f 	bl	800b62c <__hi0bits>
 800bbce:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800bbd2:	6031      	str	r1, [r6, #0]
 800bbd4:	e7e1      	b.n	800bb9a <__d2b+0x72>
 800bbd6:	bf00      	nop
 800bbd8:	0800cd6f 	.word	0x0800cd6f
 800bbdc:	0800cd80 	.word	0x0800cd80

0800bbe0 <_calloc_r>:
 800bbe0:	b570      	push	{r4, r5, r6, lr}
 800bbe2:	fba1 5402 	umull	r5, r4, r1, r2
 800bbe6:	b934      	cbnz	r4, 800bbf6 <_calloc_r+0x16>
 800bbe8:	4629      	mov	r1, r5
 800bbea:	f000 f875 	bl	800bcd8 <_malloc_r>
 800bbee:	4606      	mov	r6, r0
 800bbf0:	b928      	cbnz	r0, 800bbfe <_calloc_r+0x1e>
 800bbf2:	4630      	mov	r0, r6
 800bbf4:	bd70      	pop	{r4, r5, r6, pc}
 800bbf6:	220c      	movs	r2, #12
 800bbf8:	2600      	movs	r6, #0
 800bbfa:	6002      	str	r2, [r0, #0]
 800bbfc:	e7f9      	b.n	800bbf2 <_calloc_r+0x12>
 800bbfe:	462a      	mov	r2, r5
 800bc00:	4621      	mov	r1, r4
 800bc02:	f7fe f961 	bl	8009ec8 <memset>
 800bc06:	e7f4      	b.n	800bbf2 <_calloc_r+0x12>

0800bc08 <_free_r>:
 800bc08:	b538      	push	{r3, r4, r5, lr}
 800bc0a:	4605      	mov	r5, r0
 800bc0c:	2900      	cmp	r1, #0
 800bc0e:	d040      	beq.n	800bc92 <_free_r+0x8a>
 800bc10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc14:	1f0c      	subs	r4, r1, #4
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	bfb8      	it	lt
 800bc1a:	18e4      	addlt	r4, r4, r3
 800bc1c:	f000 f922 	bl	800be64 <__malloc_lock>
 800bc20:	4a1c      	ldr	r2, [pc, #112]	; (800bc94 <_free_r+0x8c>)
 800bc22:	6813      	ldr	r3, [r2, #0]
 800bc24:	b933      	cbnz	r3, 800bc34 <_free_r+0x2c>
 800bc26:	6063      	str	r3, [r4, #4]
 800bc28:	6014      	str	r4, [r2, #0]
 800bc2a:	4628      	mov	r0, r5
 800bc2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc30:	f000 b91e 	b.w	800be70 <__malloc_unlock>
 800bc34:	42a3      	cmp	r3, r4
 800bc36:	d908      	bls.n	800bc4a <_free_r+0x42>
 800bc38:	6820      	ldr	r0, [r4, #0]
 800bc3a:	1821      	adds	r1, r4, r0
 800bc3c:	428b      	cmp	r3, r1
 800bc3e:	bf01      	itttt	eq
 800bc40:	6819      	ldreq	r1, [r3, #0]
 800bc42:	685b      	ldreq	r3, [r3, #4]
 800bc44:	1809      	addeq	r1, r1, r0
 800bc46:	6021      	streq	r1, [r4, #0]
 800bc48:	e7ed      	b.n	800bc26 <_free_r+0x1e>
 800bc4a:	461a      	mov	r2, r3
 800bc4c:	685b      	ldr	r3, [r3, #4]
 800bc4e:	b10b      	cbz	r3, 800bc54 <_free_r+0x4c>
 800bc50:	42a3      	cmp	r3, r4
 800bc52:	d9fa      	bls.n	800bc4a <_free_r+0x42>
 800bc54:	6811      	ldr	r1, [r2, #0]
 800bc56:	1850      	adds	r0, r2, r1
 800bc58:	42a0      	cmp	r0, r4
 800bc5a:	d10b      	bne.n	800bc74 <_free_r+0x6c>
 800bc5c:	6820      	ldr	r0, [r4, #0]
 800bc5e:	4401      	add	r1, r0
 800bc60:	1850      	adds	r0, r2, r1
 800bc62:	4283      	cmp	r3, r0
 800bc64:	6011      	str	r1, [r2, #0]
 800bc66:	d1e0      	bne.n	800bc2a <_free_r+0x22>
 800bc68:	6818      	ldr	r0, [r3, #0]
 800bc6a:	685b      	ldr	r3, [r3, #4]
 800bc6c:	4401      	add	r1, r0
 800bc6e:	6011      	str	r1, [r2, #0]
 800bc70:	6053      	str	r3, [r2, #4]
 800bc72:	e7da      	b.n	800bc2a <_free_r+0x22>
 800bc74:	d902      	bls.n	800bc7c <_free_r+0x74>
 800bc76:	230c      	movs	r3, #12
 800bc78:	602b      	str	r3, [r5, #0]
 800bc7a:	e7d6      	b.n	800bc2a <_free_r+0x22>
 800bc7c:	6820      	ldr	r0, [r4, #0]
 800bc7e:	1821      	adds	r1, r4, r0
 800bc80:	428b      	cmp	r3, r1
 800bc82:	bf01      	itttt	eq
 800bc84:	6819      	ldreq	r1, [r3, #0]
 800bc86:	685b      	ldreq	r3, [r3, #4]
 800bc88:	1809      	addeq	r1, r1, r0
 800bc8a:	6021      	streq	r1, [r4, #0]
 800bc8c:	6063      	str	r3, [r4, #4]
 800bc8e:	6054      	str	r4, [r2, #4]
 800bc90:	e7cb      	b.n	800bc2a <_free_r+0x22>
 800bc92:	bd38      	pop	{r3, r4, r5, pc}
 800bc94:	20000564 	.word	0x20000564

0800bc98 <sbrk_aligned>:
 800bc98:	b570      	push	{r4, r5, r6, lr}
 800bc9a:	4e0e      	ldr	r6, [pc, #56]	; (800bcd4 <sbrk_aligned+0x3c>)
 800bc9c:	460c      	mov	r4, r1
 800bc9e:	6831      	ldr	r1, [r6, #0]
 800bca0:	4605      	mov	r5, r0
 800bca2:	b911      	cbnz	r1, 800bcaa <sbrk_aligned+0x12>
 800bca4:	f000 f88c 	bl	800bdc0 <_sbrk_r>
 800bca8:	6030      	str	r0, [r6, #0]
 800bcaa:	4621      	mov	r1, r4
 800bcac:	4628      	mov	r0, r5
 800bcae:	f000 f887 	bl	800bdc0 <_sbrk_r>
 800bcb2:	1c43      	adds	r3, r0, #1
 800bcb4:	d00a      	beq.n	800bccc <sbrk_aligned+0x34>
 800bcb6:	1cc4      	adds	r4, r0, #3
 800bcb8:	f024 0403 	bic.w	r4, r4, #3
 800bcbc:	42a0      	cmp	r0, r4
 800bcbe:	d007      	beq.n	800bcd0 <sbrk_aligned+0x38>
 800bcc0:	1a21      	subs	r1, r4, r0
 800bcc2:	4628      	mov	r0, r5
 800bcc4:	f000 f87c 	bl	800bdc0 <_sbrk_r>
 800bcc8:	3001      	adds	r0, #1
 800bcca:	d101      	bne.n	800bcd0 <sbrk_aligned+0x38>
 800bccc:	f04f 34ff 	mov.w	r4, #4294967295
 800bcd0:	4620      	mov	r0, r4
 800bcd2:	bd70      	pop	{r4, r5, r6, pc}
 800bcd4:	20000568 	.word	0x20000568

0800bcd8 <_malloc_r>:
 800bcd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcdc:	1ccd      	adds	r5, r1, #3
 800bcde:	f025 0503 	bic.w	r5, r5, #3
 800bce2:	3508      	adds	r5, #8
 800bce4:	2d0c      	cmp	r5, #12
 800bce6:	bf38      	it	cc
 800bce8:	250c      	movcc	r5, #12
 800bcea:	2d00      	cmp	r5, #0
 800bcec:	4607      	mov	r7, r0
 800bcee:	db01      	blt.n	800bcf4 <_malloc_r+0x1c>
 800bcf0:	42a9      	cmp	r1, r5
 800bcf2:	d905      	bls.n	800bd00 <_malloc_r+0x28>
 800bcf4:	230c      	movs	r3, #12
 800bcf6:	2600      	movs	r6, #0
 800bcf8:	603b      	str	r3, [r7, #0]
 800bcfa:	4630      	mov	r0, r6
 800bcfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd00:	4e2e      	ldr	r6, [pc, #184]	; (800bdbc <_malloc_r+0xe4>)
 800bd02:	f000 f8af 	bl	800be64 <__malloc_lock>
 800bd06:	6833      	ldr	r3, [r6, #0]
 800bd08:	461c      	mov	r4, r3
 800bd0a:	bb34      	cbnz	r4, 800bd5a <_malloc_r+0x82>
 800bd0c:	4629      	mov	r1, r5
 800bd0e:	4638      	mov	r0, r7
 800bd10:	f7ff ffc2 	bl	800bc98 <sbrk_aligned>
 800bd14:	1c43      	adds	r3, r0, #1
 800bd16:	4604      	mov	r4, r0
 800bd18:	d14d      	bne.n	800bdb6 <_malloc_r+0xde>
 800bd1a:	6834      	ldr	r4, [r6, #0]
 800bd1c:	4626      	mov	r6, r4
 800bd1e:	2e00      	cmp	r6, #0
 800bd20:	d140      	bne.n	800bda4 <_malloc_r+0xcc>
 800bd22:	6823      	ldr	r3, [r4, #0]
 800bd24:	4631      	mov	r1, r6
 800bd26:	4638      	mov	r0, r7
 800bd28:	eb04 0803 	add.w	r8, r4, r3
 800bd2c:	f000 f848 	bl	800bdc0 <_sbrk_r>
 800bd30:	4580      	cmp	r8, r0
 800bd32:	d13a      	bne.n	800bdaa <_malloc_r+0xd2>
 800bd34:	6821      	ldr	r1, [r4, #0]
 800bd36:	3503      	adds	r5, #3
 800bd38:	1a6d      	subs	r5, r5, r1
 800bd3a:	f025 0503 	bic.w	r5, r5, #3
 800bd3e:	3508      	adds	r5, #8
 800bd40:	2d0c      	cmp	r5, #12
 800bd42:	bf38      	it	cc
 800bd44:	250c      	movcc	r5, #12
 800bd46:	4638      	mov	r0, r7
 800bd48:	4629      	mov	r1, r5
 800bd4a:	f7ff ffa5 	bl	800bc98 <sbrk_aligned>
 800bd4e:	3001      	adds	r0, #1
 800bd50:	d02b      	beq.n	800bdaa <_malloc_r+0xd2>
 800bd52:	6823      	ldr	r3, [r4, #0]
 800bd54:	442b      	add	r3, r5
 800bd56:	6023      	str	r3, [r4, #0]
 800bd58:	e00e      	b.n	800bd78 <_malloc_r+0xa0>
 800bd5a:	6822      	ldr	r2, [r4, #0]
 800bd5c:	1b52      	subs	r2, r2, r5
 800bd5e:	d41e      	bmi.n	800bd9e <_malloc_r+0xc6>
 800bd60:	2a0b      	cmp	r2, #11
 800bd62:	d916      	bls.n	800bd92 <_malloc_r+0xba>
 800bd64:	1961      	adds	r1, r4, r5
 800bd66:	42a3      	cmp	r3, r4
 800bd68:	6025      	str	r5, [r4, #0]
 800bd6a:	bf18      	it	ne
 800bd6c:	6059      	strne	r1, [r3, #4]
 800bd6e:	6863      	ldr	r3, [r4, #4]
 800bd70:	bf08      	it	eq
 800bd72:	6031      	streq	r1, [r6, #0]
 800bd74:	5162      	str	r2, [r4, r5]
 800bd76:	604b      	str	r3, [r1, #4]
 800bd78:	4638      	mov	r0, r7
 800bd7a:	f104 060b 	add.w	r6, r4, #11
 800bd7e:	f000 f877 	bl	800be70 <__malloc_unlock>
 800bd82:	f026 0607 	bic.w	r6, r6, #7
 800bd86:	1d23      	adds	r3, r4, #4
 800bd88:	1af2      	subs	r2, r6, r3
 800bd8a:	d0b6      	beq.n	800bcfa <_malloc_r+0x22>
 800bd8c:	1b9b      	subs	r3, r3, r6
 800bd8e:	50a3      	str	r3, [r4, r2]
 800bd90:	e7b3      	b.n	800bcfa <_malloc_r+0x22>
 800bd92:	6862      	ldr	r2, [r4, #4]
 800bd94:	42a3      	cmp	r3, r4
 800bd96:	bf0c      	ite	eq
 800bd98:	6032      	streq	r2, [r6, #0]
 800bd9a:	605a      	strne	r2, [r3, #4]
 800bd9c:	e7ec      	b.n	800bd78 <_malloc_r+0xa0>
 800bd9e:	4623      	mov	r3, r4
 800bda0:	6864      	ldr	r4, [r4, #4]
 800bda2:	e7b2      	b.n	800bd0a <_malloc_r+0x32>
 800bda4:	4634      	mov	r4, r6
 800bda6:	6876      	ldr	r6, [r6, #4]
 800bda8:	e7b9      	b.n	800bd1e <_malloc_r+0x46>
 800bdaa:	230c      	movs	r3, #12
 800bdac:	4638      	mov	r0, r7
 800bdae:	603b      	str	r3, [r7, #0]
 800bdb0:	f000 f85e 	bl	800be70 <__malloc_unlock>
 800bdb4:	e7a1      	b.n	800bcfa <_malloc_r+0x22>
 800bdb6:	6025      	str	r5, [r4, #0]
 800bdb8:	e7de      	b.n	800bd78 <_malloc_r+0xa0>
 800bdba:	bf00      	nop
 800bdbc:	20000564 	.word	0x20000564

0800bdc0 <_sbrk_r>:
 800bdc0:	b538      	push	{r3, r4, r5, lr}
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	4d05      	ldr	r5, [pc, #20]	; (800bddc <_sbrk_r+0x1c>)
 800bdc6:	4604      	mov	r4, r0
 800bdc8:	4608      	mov	r0, r1
 800bdca:	602b      	str	r3, [r5, #0]
 800bdcc:	f7f6 fe48 	bl	8002a60 <_sbrk>
 800bdd0:	1c43      	adds	r3, r0, #1
 800bdd2:	d102      	bne.n	800bdda <_sbrk_r+0x1a>
 800bdd4:	682b      	ldr	r3, [r5, #0]
 800bdd6:	b103      	cbz	r3, 800bdda <_sbrk_r+0x1a>
 800bdd8:	6023      	str	r3, [r4, #0]
 800bdda:	bd38      	pop	{r3, r4, r5, pc}
 800bddc:	2000056c 	.word	0x2000056c

0800bde0 <__assert_func>:
 800bde0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bde2:	4614      	mov	r4, r2
 800bde4:	461a      	mov	r2, r3
 800bde6:	4b09      	ldr	r3, [pc, #36]	; (800be0c <__assert_func+0x2c>)
 800bde8:	4605      	mov	r5, r0
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	68d8      	ldr	r0, [r3, #12]
 800bdee:	b14c      	cbz	r4, 800be04 <__assert_func+0x24>
 800bdf0:	4b07      	ldr	r3, [pc, #28]	; (800be10 <__assert_func+0x30>)
 800bdf2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bdf6:	9100      	str	r1, [sp, #0]
 800bdf8:	462b      	mov	r3, r5
 800bdfa:	4906      	ldr	r1, [pc, #24]	; (800be14 <__assert_func+0x34>)
 800bdfc:	f000 f80e 	bl	800be1c <fiprintf>
 800be00:	f000 fa62 	bl	800c2c8 <abort>
 800be04:	4b04      	ldr	r3, [pc, #16]	; (800be18 <__assert_func+0x38>)
 800be06:	461c      	mov	r4, r3
 800be08:	e7f3      	b.n	800bdf2 <__assert_func+0x12>
 800be0a:	bf00      	nop
 800be0c:	20000014 	.word	0x20000014
 800be10:	0800cedc 	.word	0x0800cedc
 800be14:	0800cee9 	.word	0x0800cee9
 800be18:	0800cf17 	.word	0x0800cf17

0800be1c <fiprintf>:
 800be1c:	b40e      	push	{r1, r2, r3}
 800be1e:	b503      	push	{r0, r1, lr}
 800be20:	4601      	mov	r1, r0
 800be22:	ab03      	add	r3, sp, #12
 800be24:	4805      	ldr	r0, [pc, #20]	; (800be3c <fiprintf+0x20>)
 800be26:	f853 2b04 	ldr.w	r2, [r3], #4
 800be2a:	6800      	ldr	r0, [r0, #0]
 800be2c:	9301      	str	r3, [sp, #4]
 800be2e:	f000 f84d 	bl	800becc <_vfiprintf_r>
 800be32:	b002      	add	sp, #8
 800be34:	f85d eb04 	ldr.w	lr, [sp], #4
 800be38:	b003      	add	sp, #12
 800be3a:	4770      	bx	lr
 800be3c:	20000014 	.word	0x20000014

0800be40 <__ascii_mbtowc>:
 800be40:	b082      	sub	sp, #8
 800be42:	b901      	cbnz	r1, 800be46 <__ascii_mbtowc+0x6>
 800be44:	a901      	add	r1, sp, #4
 800be46:	b142      	cbz	r2, 800be5a <__ascii_mbtowc+0x1a>
 800be48:	b14b      	cbz	r3, 800be5e <__ascii_mbtowc+0x1e>
 800be4a:	7813      	ldrb	r3, [r2, #0]
 800be4c:	600b      	str	r3, [r1, #0]
 800be4e:	7812      	ldrb	r2, [r2, #0]
 800be50:	1e10      	subs	r0, r2, #0
 800be52:	bf18      	it	ne
 800be54:	2001      	movne	r0, #1
 800be56:	b002      	add	sp, #8
 800be58:	4770      	bx	lr
 800be5a:	4610      	mov	r0, r2
 800be5c:	e7fb      	b.n	800be56 <__ascii_mbtowc+0x16>
 800be5e:	f06f 0001 	mvn.w	r0, #1
 800be62:	e7f8      	b.n	800be56 <__ascii_mbtowc+0x16>

0800be64 <__malloc_lock>:
 800be64:	4801      	ldr	r0, [pc, #4]	; (800be6c <__malloc_lock+0x8>)
 800be66:	f000 bbeb 	b.w	800c640 <__retarget_lock_acquire_recursive>
 800be6a:	bf00      	nop
 800be6c:	20000570 	.word	0x20000570

0800be70 <__malloc_unlock>:
 800be70:	4801      	ldr	r0, [pc, #4]	; (800be78 <__malloc_unlock+0x8>)
 800be72:	f000 bbe6 	b.w	800c642 <__retarget_lock_release_recursive>
 800be76:	bf00      	nop
 800be78:	20000570 	.word	0x20000570

0800be7c <__sfputc_r>:
 800be7c:	6893      	ldr	r3, [r2, #8]
 800be7e:	b410      	push	{r4}
 800be80:	3b01      	subs	r3, #1
 800be82:	2b00      	cmp	r3, #0
 800be84:	6093      	str	r3, [r2, #8]
 800be86:	da07      	bge.n	800be98 <__sfputc_r+0x1c>
 800be88:	6994      	ldr	r4, [r2, #24]
 800be8a:	42a3      	cmp	r3, r4
 800be8c:	db01      	blt.n	800be92 <__sfputc_r+0x16>
 800be8e:	290a      	cmp	r1, #10
 800be90:	d102      	bne.n	800be98 <__sfputc_r+0x1c>
 800be92:	bc10      	pop	{r4}
 800be94:	f000 b94a 	b.w	800c12c <__swbuf_r>
 800be98:	6813      	ldr	r3, [r2, #0]
 800be9a:	1c58      	adds	r0, r3, #1
 800be9c:	6010      	str	r0, [r2, #0]
 800be9e:	7019      	strb	r1, [r3, #0]
 800bea0:	4608      	mov	r0, r1
 800bea2:	bc10      	pop	{r4}
 800bea4:	4770      	bx	lr

0800bea6 <__sfputs_r>:
 800bea6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bea8:	4606      	mov	r6, r0
 800beaa:	460f      	mov	r7, r1
 800beac:	4614      	mov	r4, r2
 800beae:	18d5      	adds	r5, r2, r3
 800beb0:	42ac      	cmp	r4, r5
 800beb2:	d101      	bne.n	800beb8 <__sfputs_r+0x12>
 800beb4:	2000      	movs	r0, #0
 800beb6:	e007      	b.n	800bec8 <__sfputs_r+0x22>
 800beb8:	463a      	mov	r2, r7
 800beba:	4630      	mov	r0, r6
 800bebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bec0:	f7ff ffdc 	bl	800be7c <__sfputc_r>
 800bec4:	1c43      	adds	r3, r0, #1
 800bec6:	d1f3      	bne.n	800beb0 <__sfputs_r+0xa>
 800bec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800becc <_vfiprintf_r>:
 800becc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bed0:	460d      	mov	r5, r1
 800bed2:	4614      	mov	r4, r2
 800bed4:	4698      	mov	r8, r3
 800bed6:	4606      	mov	r6, r0
 800bed8:	b09d      	sub	sp, #116	; 0x74
 800beda:	b118      	cbz	r0, 800bee4 <_vfiprintf_r+0x18>
 800bedc:	6983      	ldr	r3, [r0, #24]
 800bede:	b90b      	cbnz	r3, 800bee4 <_vfiprintf_r+0x18>
 800bee0:	f000 fb10 	bl	800c504 <__sinit>
 800bee4:	4b89      	ldr	r3, [pc, #548]	; (800c10c <_vfiprintf_r+0x240>)
 800bee6:	429d      	cmp	r5, r3
 800bee8:	d11b      	bne.n	800bf22 <_vfiprintf_r+0x56>
 800beea:	6875      	ldr	r5, [r6, #4]
 800beec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800beee:	07d9      	lsls	r1, r3, #31
 800bef0:	d405      	bmi.n	800befe <_vfiprintf_r+0x32>
 800bef2:	89ab      	ldrh	r3, [r5, #12]
 800bef4:	059a      	lsls	r2, r3, #22
 800bef6:	d402      	bmi.n	800befe <_vfiprintf_r+0x32>
 800bef8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800befa:	f000 fba1 	bl	800c640 <__retarget_lock_acquire_recursive>
 800befe:	89ab      	ldrh	r3, [r5, #12]
 800bf00:	071b      	lsls	r3, r3, #28
 800bf02:	d501      	bpl.n	800bf08 <_vfiprintf_r+0x3c>
 800bf04:	692b      	ldr	r3, [r5, #16]
 800bf06:	b9eb      	cbnz	r3, 800bf44 <_vfiprintf_r+0x78>
 800bf08:	4629      	mov	r1, r5
 800bf0a:	4630      	mov	r0, r6
 800bf0c:	f000 f96e 	bl	800c1ec <__swsetup_r>
 800bf10:	b1c0      	cbz	r0, 800bf44 <_vfiprintf_r+0x78>
 800bf12:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bf14:	07dc      	lsls	r4, r3, #31
 800bf16:	d50e      	bpl.n	800bf36 <_vfiprintf_r+0x6a>
 800bf18:	f04f 30ff 	mov.w	r0, #4294967295
 800bf1c:	b01d      	add	sp, #116	; 0x74
 800bf1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf22:	4b7b      	ldr	r3, [pc, #492]	; (800c110 <_vfiprintf_r+0x244>)
 800bf24:	429d      	cmp	r5, r3
 800bf26:	d101      	bne.n	800bf2c <_vfiprintf_r+0x60>
 800bf28:	68b5      	ldr	r5, [r6, #8]
 800bf2a:	e7df      	b.n	800beec <_vfiprintf_r+0x20>
 800bf2c:	4b79      	ldr	r3, [pc, #484]	; (800c114 <_vfiprintf_r+0x248>)
 800bf2e:	429d      	cmp	r5, r3
 800bf30:	bf08      	it	eq
 800bf32:	68f5      	ldreq	r5, [r6, #12]
 800bf34:	e7da      	b.n	800beec <_vfiprintf_r+0x20>
 800bf36:	89ab      	ldrh	r3, [r5, #12]
 800bf38:	0598      	lsls	r0, r3, #22
 800bf3a:	d4ed      	bmi.n	800bf18 <_vfiprintf_r+0x4c>
 800bf3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf3e:	f000 fb80 	bl	800c642 <__retarget_lock_release_recursive>
 800bf42:	e7e9      	b.n	800bf18 <_vfiprintf_r+0x4c>
 800bf44:	2300      	movs	r3, #0
 800bf46:	9309      	str	r3, [sp, #36]	; 0x24
 800bf48:	2320      	movs	r3, #32
 800bf4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bf4e:	2330      	movs	r3, #48	; 0x30
 800bf50:	f04f 0901 	mov.w	r9, #1
 800bf54:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf58:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800c118 <_vfiprintf_r+0x24c>
 800bf5c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bf60:	4623      	mov	r3, r4
 800bf62:	469a      	mov	sl, r3
 800bf64:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf68:	b10a      	cbz	r2, 800bf6e <_vfiprintf_r+0xa2>
 800bf6a:	2a25      	cmp	r2, #37	; 0x25
 800bf6c:	d1f9      	bne.n	800bf62 <_vfiprintf_r+0x96>
 800bf6e:	ebba 0b04 	subs.w	fp, sl, r4
 800bf72:	d00b      	beq.n	800bf8c <_vfiprintf_r+0xc0>
 800bf74:	465b      	mov	r3, fp
 800bf76:	4622      	mov	r2, r4
 800bf78:	4629      	mov	r1, r5
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	f7ff ff93 	bl	800bea6 <__sfputs_r>
 800bf80:	3001      	adds	r0, #1
 800bf82:	f000 80aa 	beq.w	800c0da <_vfiprintf_r+0x20e>
 800bf86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf88:	445a      	add	r2, fp
 800bf8a:	9209      	str	r2, [sp, #36]	; 0x24
 800bf8c:	f89a 3000 	ldrb.w	r3, [sl]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	f000 80a2 	beq.w	800c0da <_vfiprintf_r+0x20e>
 800bf96:	2300      	movs	r3, #0
 800bf98:	f04f 32ff 	mov.w	r2, #4294967295
 800bf9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bfa0:	f10a 0a01 	add.w	sl, sl, #1
 800bfa4:	9304      	str	r3, [sp, #16]
 800bfa6:	9307      	str	r3, [sp, #28]
 800bfa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bfac:	931a      	str	r3, [sp, #104]	; 0x68
 800bfae:	4654      	mov	r4, sl
 800bfb0:	2205      	movs	r2, #5
 800bfb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfb6:	4858      	ldr	r0, [pc, #352]	; (800c118 <_vfiprintf_r+0x24c>)
 800bfb8:	f7ff fa74 	bl	800b4a4 <memchr>
 800bfbc:	9a04      	ldr	r2, [sp, #16]
 800bfbe:	b9d8      	cbnz	r0, 800bff8 <_vfiprintf_r+0x12c>
 800bfc0:	06d1      	lsls	r1, r2, #27
 800bfc2:	bf44      	itt	mi
 800bfc4:	2320      	movmi	r3, #32
 800bfc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bfca:	0713      	lsls	r3, r2, #28
 800bfcc:	bf44      	itt	mi
 800bfce:	232b      	movmi	r3, #43	; 0x2b
 800bfd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bfd4:	f89a 3000 	ldrb.w	r3, [sl]
 800bfd8:	2b2a      	cmp	r3, #42	; 0x2a
 800bfda:	d015      	beq.n	800c008 <_vfiprintf_r+0x13c>
 800bfdc:	4654      	mov	r4, sl
 800bfde:	2000      	movs	r0, #0
 800bfe0:	f04f 0c0a 	mov.w	ip, #10
 800bfe4:	9a07      	ldr	r2, [sp, #28]
 800bfe6:	4621      	mov	r1, r4
 800bfe8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfec:	3b30      	subs	r3, #48	; 0x30
 800bfee:	2b09      	cmp	r3, #9
 800bff0:	d94e      	bls.n	800c090 <_vfiprintf_r+0x1c4>
 800bff2:	b1b0      	cbz	r0, 800c022 <_vfiprintf_r+0x156>
 800bff4:	9207      	str	r2, [sp, #28]
 800bff6:	e014      	b.n	800c022 <_vfiprintf_r+0x156>
 800bff8:	eba0 0308 	sub.w	r3, r0, r8
 800bffc:	fa09 f303 	lsl.w	r3, r9, r3
 800c000:	4313      	orrs	r3, r2
 800c002:	46a2      	mov	sl, r4
 800c004:	9304      	str	r3, [sp, #16]
 800c006:	e7d2      	b.n	800bfae <_vfiprintf_r+0xe2>
 800c008:	9b03      	ldr	r3, [sp, #12]
 800c00a:	1d19      	adds	r1, r3, #4
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	9103      	str	r1, [sp, #12]
 800c010:	2b00      	cmp	r3, #0
 800c012:	bfbb      	ittet	lt
 800c014:	425b      	neglt	r3, r3
 800c016:	f042 0202 	orrlt.w	r2, r2, #2
 800c01a:	9307      	strge	r3, [sp, #28]
 800c01c:	9307      	strlt	r3, [sp, #28]
 800c01e:	bfb8      	it	lt
 800c020:	9204      	strlt	r2, [sp, #16]
 800c022:	7823      	ldrb	r3, [r4, #0]
 800c024:	2b2e      	cmp	r3, #46	; 0x2e
 800c026:	d10c      	bne.n	800c042 <_vfiprintf_r+0x176>
 800c028:	7863      	ldrb	r3, [r4, #1]
 800c02a:	2b2a      	cmp	r3, #42	; 0x2a
 800c02c:	d135      	bne.n	800c09a <_vfiprintf_r+0x1ce>
 800c02e:	9b03      	ldr	r3, [sp, #12]
 800c030:	3402      	adds	r4, #2
 800c032:	1d1a      	adds	r2, r3, #4
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	9203      	str	r2, [sp, #12]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	bfb8      	it	lt
 800c03c:	f04f 33ff 	movlt.w	r3, #4294967295
 800c040:	9305      	str	r3, [sp, #20]
 800c042:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800c11c <_vfiprintf_r+0x250>
 800c046:	2203      	movs	r2, #3
 800c048:	4650      	mov	r0, sl
 800c04a:	7821      	ldrb	r1, [r4, #0]
 800c04c:	f7ff fa2a 	bl	800b4a4 <memchr>
 800c050:	b140      	cbz	r0, 800c064 <_vfiprintf_r+0x198>
 800c052:	2340      	movs	r3, #64	; 0x40
 800c054:	eba0 000a 	sub.w	r0, r0, sl
 800c058:	fa03 f000 	lsl.w	r0, r3, r0
 800c05c:	9b04      	ldr	r3, [sp, #16]
 800c05e:	3401      	adds	r4, #1
 800c060:	4303      	orrs	r3, r0
 800c062:	9304      	str	r3, [sp, #16]
 800c064:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c068:	2206      	movs	r2, #6
 800c06a:	482d      	ldr	r0, [pc, #180]	; (800c120 <_vfiprintf_r+0x254>)
 800c06c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c070:	f7ff fa18 	bl	800b4a4 <memchr>
 800c074:	2800      	cmp	r0, #0
 800c076:	d03f      	beq.n	800c0f8 <_vfiprintf_r+0x22c>
 800c078:	4b2a      	ldr	r3, [pc, #168]	; (800c124 <_vfiprintf_r+0x258>)
 800c07a:	bb1b      	cbnz	r3, 800c0c4 <_vfiprintf_r+0x1f8>
 800c07c:	9b03      	ldr	r3, [sp, #12]
 800c07e:	3307      	adds	r3, #7
 800c080:	f023 0307 	bic.w	r3, r3, #7
 800c084:	3308      	adds	r3, #8
 800c086:	9303      	str	r3, [sp, #12]
 800c088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c08a:	443b      	add	r3, r7
 800c08c:	9309      	str	r3, [sp, #36]	; 0x24
 800c08e:	e767      	b.n	800bf60 <_vfiprintf_r+0x94>
 800c090:	460c      	mov	r4, r1
 800c092:	2001      	movs	r0, #1
 800c094:	fb0c 3202 	mla	r2, ip, r2, r3
 800c098:	e7a5      	b.n	800bfe6 <_vfiprintf_r+0x11a>
 800c09a:	2300      	movs	r3, #0
 800c09c:	f04f 0c0a 	mov.w	ip, #10
 800c0a0:	4619      	mov	r1, r3
 800c0a2:	3401      	adds	r4, #1
 800c0a4:	9305      	str	r3, [sp, #20]
 800c0a6:	4620      	mov	r0, r4
 800c0a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c0ac:	3a30      	subs	r2, #48	; 0x30
 800c0ae:	2a09      	cmp	r2, #9
 800c0b0:	d903      	bls.n	800c0ba <_vfiprintf_r+0x1ee>
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d0c5      	beq.n	800c042 <_vfiprintf_r+0x176>
 800c0b6:	9105      	str	r1, [sp, #20]
 800c0b8:	e7c3      	b.n	800c042 <_vfiprintf_r+0x176>
 800c0ba:	4604      	mov	r4, r0
 800c0bc:	2301      	movs	r3, #1
 800c0be:	fb0c 2101 	mla	r1, ip, r1, r2
 800c0c2:	e7f0      	b.n	800c0a6 <_vfiprintf_r+0x1da>
 800c0c4:	ab03      	add	r3, sp, #12
 800c0c6:	9300      	str	r3, [sp, #0]
 800c0c8:	462a      	mov	r2, r5
 800c0ca:	4630      	mov	r0, r6
 800c0cc:	4b16      	ldr	r3, [pc, #88]	; (800c128 <_vfiprintf_r+0x25c>)
 800c0ce:	a904      	add	r1, sp, #16
 800c0d0:	f7fd ffa0 	bl	800a014 <_printf_float>
 800c0d4:	4607      	mov	r7, r0
 800c0d6:	1c78      	adds	r0, r7, #1
 800c0d8:	d1d6      	bne.n	800c088 <_vfiprintf_r+0x1bc>
 800c0da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c0dc:	07d9      	lsls	r1, r3, #31
 800c0de:	d405      	bmi.n	800c0ec <_vfiprintf_r+0x220>
 800c0e0:	89ab      	ldrh	r3, [r5, #12]
 800c0e2:	059a      	lsls	r2, r3, #22
 800c0e4:	d402      	bmi.n	800c0ec <_vfiprintf_r+0x220>
 800c0e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c0e8:	f000 faab 	bl	800c642 <__retarget_lock_release_recursive>
 800c0ec:	89ab      	ldrh	r3, [r5, #12]
 800c0ee:	065b      	lsls	r3, r3, #25
 800c0f0:	f53f af12 	bmi.w	800bf18 <_vfiprintf_r+0x4c>
 800c0f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c0f6:	e711      	b.n	800bf1c <_vfiprintf_r+0x50>
 800c0f8:	ab03      	add	r3, sp, #12
 800c0fa:	9300      	str	r3, [sp, #0]
 800c0fc:	462a      	mov	r2, r5
 800c0fe:	4630      	mov	r0, r6
 800c100:	4b09      	ldr	r3, [pc, #36]	; (800c128 <_vfiprintf_r+0x25c>)
 800c102:	a904      	add	r1, sp, #16
 800c104:	f7fe fa22 	bl	800a54c <_printf_i>
 800c108:	e7e4      	b.n	800c0d4 <_vfiprintf_r+0x208>
 800c10a:	bf00      	nop
 800c10c:	0800d054 	.word	0x0800d054
 800c110:	0800d074 	.word	0x0800d074
 800c114:	0800d034 	.word	0x0800d034
 800c118:	0800cf22 	.word	0x0800cf22
 800c11c:	0800cf28 	.word	0x0800cf28
 800c120:	0800cf2c 	.word	0x0800cf2c
 800c124:	0800a015 	.word	0x0800a015
 800c128:	0800bea7 	.word	0x0800bea7

0800c12c <__swbuf_r>:
 800c12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c12e:	460e      	mov	r6, r1
 800c130:	4614      	mov	r4, r2
 800c132:	4605      	mov	r5, r0
 800c134:	b118      	cbz	r0, 800c13e <__swbuf_r+0x12>
 800c136:	6983      	ldr	r3, [r0, #24]
 800c138:	b90b      	cbnz	r3, 800c13e <__swbuf_r+0x12>
 800c13a:	f000 f9e3 	bl	800c504 <__sinit>
 800c13e:	4b21      	ldr	r3, [pc, #132]	; (800c1c4 <__swbuf_r+0x98>)
 800c140:	429c      	cmp	r4, r3
 800c142:	d12b      	bne.n	800c19c <__swbuf_r+0x70>
 800c144:	686c      	ldr	r4, [r5, #4]
 800c146:	69a3      	ldr	r3, [r4, #24]
 800c148:	60a3      	str	r3, [r4, #8]
 800c14a:	89a3      	ldrh	r3, [r4, #12]
 800c14c:	071a      	lsls	r2, r3, #28
 800c14e:	d52f      	bpl.n	800c1b0 <__swbuf_r+0x84>
 800c150:	6923      	ldr	r3, [r4, #16]
 800c152:	b36b      	cbz	r3, 800c1b0 <__swbuf_r+0x84>
 800c154:	6923      	ldr	r3, [r4, #16]
 800c156:	6820      	ldr	r0, [r4, #0]
 800c158:	b2f6      	uxtb	r6, r6
 800c15a:	1ac0      	subs	r0, r0, r3
 800c15c:	6963      	ldr	r3, [r4, #20]
 800c15e:	4637      	mov	r7, r6
 800c160:	4283      	cmp	r3, r0
 800c162:	dc04      	bgt.n	800c16e <__swbuf_r+0x42>
 800c164:	4621      	mov	r1, r4
 800c166:	4628      	mov	r0, r5
 800c168:	f000 f938 	bl	800c3dc <_fflush_r>
 800c16c:	bb30      	cbnz	r0, 800c1bc <__swbuf_r+0x90>
 800c16e:	68a3      	ldr	r3, [r4, #8]
 800c170:	3001      	adds	r0, #1
 800c172:	3b01      	subs	r3, #1
 800c174:	60a3      	str	r3, [r4, #8]
 800c176:	6823      	ldr	r3, [r4, #0]
 800c178:	1c5a      	adds	r2, r3, #1
 800c17a:	6022      	str	r2, [r4, #0]
 800c17c:	701e      	strb	r6, [r3, #0]
 800c17e:	6963      	ldr	r3, [r4, #20]
 800c180:	4283      	cmp	r3, r0
 800c182:	d004      	beq.n	800c18e <__swbuf_r+0x62>
 800c184:	89a3      	ldrh	r3, [r4, #12]
 800c186:	07db      	lsls	r3, r3, #31
 800c188:	d506      	bpl.n	800c198 <__swbuf_r+0x6c>
 800c18a:	2e0a      	cmp	r6, #10
 800c18c:	d104      	bne.n	800c198 <__swbuf_r+0x6c>
 800c18e:	4621      	mov	r1, r4
 800c190:	4628      	mov	r0, r5
 800c192:	f000 f923 	bl	800c3dc <_fflush_r>
 800c196:	b988      	cbnz	r0, 800c1bc <__swbuf_r+0x90>
 800c198:	4638      	mov	r0, r7
 800c19a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c19c:	4b0a      	ldr	r3, [pc, #40]	; (800c1c8 <__swbuf_r+0x9c>)
 800c19e:	429c      	cmp	r4, r3
 800c1a0:	d101      	bne.n	800c1a6 <__swbuf_r+0x7a>
 800c1a2:	68ac      	ldr	r4, [r5, #8]
 800c1a4:	e7cf      	b.n	800c146 <__swbuf_r+0x1a>
 800c1a6:	4b09      	ldr	r3, [pc, #36]	; (800c1cc <__swbuf_r+0xa0>)
 800c1a8:	429c      	cmp	r4, r3
 800c1aa:	bf08      	it	eq
 800c1ac:	68ec      	ldreq	r4, [r5, #12]
 800c1ae:	e7ca      	b.n	800c146 <__swbuf_r+0x1a>
 800c1b0:	4621      	mov	r1, r4
 800c1b2:	4628      	mov	r0, r5
 800c1b4:	f000 f81a 	bl	800c1ec <__swsetup_r>
 800c1b8:	2800      	cmp	r0, #0
 800c1ba:	d0cb      	beq.n	800c154 <__swbuf_r+0x28>
 800c1bc:	f04f 37ff 	mov.w	r7, #4294967295
 800c1c0:	e7ea      	b.n	800c198 <__swbuf_r+0x6c>
 800c1c2:	bf00      	nop
 800c1c4:	0800d054 	.word	0x0800d054
 800c1c8:	0800d074 	.word	0x0800d074
 800c1cc:	0800d034 	.word	0x0800d034

0800c1d0 <__ascii_wctomb>:
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	4608      	mov	r0, r1
 800c1d4:	b141      	cbz	r1, 800c1e8 <__ascii_wctomb+0x18>
 800c1d6:	2aff      	cmp	r2, #255	; 0xff
 800c1d8:	d904      	bls.n	800c1e4 <__ascii_wctomb+0x14>
 800c1da:	228a      	movs	r2, #138	; 0x8a
 800c1dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c1e0:	601a      	str	r2, [r3, #0]
 800c1e2:	4770      	bx	lr
 800c1e4:	2001      	movs	r0, #1
 800c1e6:	700a      	strb	r2, [r1, #0]
 800c1e8:	4770      	bx	lr
	...

0800c1ec <__swsetup_r>:
 800c1ec:	4b32      	ldr	r3, [pc, #200]	; (800c2b8 <__swsetup_r+0xcc>)
 800c1ee:	b570      	push	{r4, r5, r6, lr}
 800c1f0:	681d      	ldr	r5, [r3, #0]
 800c1f2:	4606      	mov	r6, r0
 800c1f4:	460c      	mov	r4, r1
 800c1f6:	b125      	cbz	r5, 800c202 <__swsetup_r+0x16>
 800c1f8:	69ab      	ldr	r3, [r5, #24]
 800c1fa:	b913      	cbnz	r3, 800c202 <__swsetup_r+0x16>
 800c1fc:	4628      	mov	r0, r5
 800c1fe:	f000 f981 	bl	800c504 <__sinit>
 800c202:	4b2e      	ldr	r3, [pc, #184]	; (800c2bc <__swsetup_r+0xd0>)
 800c204:	429c      	cmp	r4, r3
 800c206:	d10f      	bne.n	800c228 <__swsetup_r+0x3c>
 800c208:	686c      	ldr	r4, [r5, #4]
 800c20a:	89a3      	ldrh	r3, [r4, #12]
 800c20c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c210:	0719      	lsls	r1, r3, #28
 800c212:	d42c      	bmi.n	800c26e <__swsetup_r+0x82>
 800c214:	06dd      	lsls	r5, r3, #27
 800c216:	d411      	bmi.n	800c23c <__swsetup_r+0x50>
 800c218:	2309      	movs	r3, #9
 800c21a:	6033      	str	r3, [r6, #0]
 800c21c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c220:	f04f 30ff 	mov.w	r0, #4294967295
 800c224:	81a3      	strh	r3, [r4, #12]
 800c226:	e03e      	b.n	800c2a6 <__swsetup_r+0xba>
 800c228:	4b25      	ldr	r3, [pc, #148]	; (800c2c0 <__swsetup_r+0xd4>)
 800c22a:	429c      	cmp	r4, r3
 800c22c:	d101      	bne.n	800c232 <__swsetup_r+0x46>
 800c22e:	68ac      	ldr	r4, [r5, #8]
 800c230:	e7eb      	b.n	800c20a <__swsetup_r+0x1e>
 800c232:	4b24      	ldr	r3, [pc, #144]	; (800c2c4 <__swsetup_r+0xd8>)
 800c234:	429c      	cmp	r4, r3
 800c236:	bf08      	it	eq
 800c238:	68ec      	ldreq	r4, [r5, #12]
 800c23a:	e7e6      	b.n	800c20a <__swsetup_r+0x1e>
 800c23c:	0758      	lsls	r0, r3, #29
 800c23e:	d512      	bpl.n	800c266 <__swsetup_r+0x7a>
 800c240:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c242:	b141      	cbz	r1, 800c256 <__swsetup_r+0x6a>
 800c244:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c248:	4299      	cmp	r1, r3
 800c24a:	d002      	beq.n	800c252 <__swsetup_r+0x66>
 800c24c:	4630      	mov	r0, r6
 800c24e:	f7ff fcdb 	bl	800bc08 <_free_r>
 800c252:	2300      	movs	r3, #0
 800c254:	6363      	str	r3, [r4, #52]	; 0x34
 800c256:	89a3      	ldrh	r3, [r4, #12]
 800c258:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c25c:	81a3      	strh	r3, [r4, #12]
 800c25e:	2300      	movs	r3, #0
 800c260:	6063      	str	r3, [r4, #4]
 800c262:	6923      	ldr	r3, [r4, #16]
 800c264:	6023      	str	r3, [r4, #0]
 800c266:	89a3      	ldrh	r3, [r4, #12]
 800c268:	f043 0308 	orr.w	r3, r3, #8
 800c26c:	81a3      	strh	r3, [r4, #12]
 800c26e:	6923      	ldr	r3, [r4, #16]
 800c270:	b94b      	cbnz	r3, 800c286 <__swsetup_r+0x9a>
 800c272:	89a3      	ldrh	r3, [r4, #12]
 800c274:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c278:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c27c:	d003      	beq.n	800c286 <__swsetup_r+0x9a>
 800c27e:	4621      	mov	r1, r4
 800c280:	4630      	mov	r0, r6
 800c282:	f000 fa05 	bl	800c690 <__smakebuf_r>
 800c286:	89a0      	ldrh	r0, [r4, #12]
 800c288:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c28c:	f010 0301 	ands.w	r3, r0, #1
 800c290:	d00a      	beq.n	800c2a8 <__swsetup_r+0xbc>
 800c292:	2300      	movs	r3, #0
 800c294:	60a3      	str	r3, [r4, #8]
 800c296:	6963      	ldr	r3, [r4, #20]
 800c298:	425b      	negs	r3, r3
 800c29a:	61a3      	str	r3, [r4, #24]
 800c29c:	6923      	ldr	r3, [r4, #16]
 800c29e:	b943      	cbnz	r3, 800c2b2 <__swsetup_r+0xc6>
 800c2a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c2a4:	d1ba      	bne.n	800c21c <__swsetup_r+0x30>
 800c2a6:	bd70      	pop	{r4, r5, r6, pc}
 800c2a8:	0781      	lsls	r1, r0, #30
 800c2aa:	bf58      	it	pl
 800c2ac:	6963      	ldrpl	r3, [r4, #20]
 800c2ae:	60a3      	str	r3, [r4, #8]
 800c2b0:	e7f4      	b.n	800c29c <__swsetup_r+0xb0>
 800c2b2:	2000      	movs	r0, #0
 800c2b4:	e7f7      	b.n	800c2a6 <__swsetup_r+0xba>
 800c2b6:	bf00      	nop
 800c2b8:	20000014 	.word	0x20000014
 800c2bc:	0800d054 	.word	0x0800d054
 800c2c0:	0800d074 	.word	0x0800d074
 800c2c4:	0800d034 	.word	0x0800d034

0800c2c8 <abort>:
 800c2c8:	2006      	movs	r0, #6
 800c2ca:	b508      	push	{r3, lr}
 800c2cc:	f000 fa48 	bl	800c760 <raise>
 800c2d0:	2001      	movs	r0, #1
 800c2d2:	f7f6 fb52 	bl	800297a <_exit>
	...

0800c2d8 <__sflush_r>:
 800c2d8:	898a      	ldrh	r2, [r1, #12]
 800c2da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2dc:	4605      	mov	r5, r0
 800c2de:	0710      	lsls	r0, r2, #28
 800c2e0:	460c      	mov	r4, r1
 800c2e2:	d457      	bmi.n	800c394 <__sflush_r+0xbc>
 800c2e4:	684b      	ldr	r3, [r1, #4]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	dc04      	bgt.n	800c2f4 <__sflush_r+0x1c>
 800c2ea:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	dc01      	bgt.n	800c2f4 <__sflush_r+0x1c>
 800c2f0:	2000      	movs	r0, #0
 800c2f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c2f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c2f6:	2e00      	cmp	r6, #0
 800c2f8:	d0fa      	beq.n	800c2f0 <__sflush_r+0x18>
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c300:	682f      	ldr	r7, [r5, #0]
 800c302:	602b      	str	r3, [r5, #0]
 800c304:	d032      	beq.n	800c36c <__sflush_r+0x94>
 800c306:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c308:	89a3      	ldrh	r3, [r4, #12]
 800c30a:	075a      	lsls	r2, r3, #29
 800c30c:	d505      	bpl.n	800c31a <__sflush_r+0x42>
 800c30e:	6863      	ldr	r3, [r4, #4]
 800c310:	1ac0      	subs	r0, r0, r3
 800c312:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c314:	b10b      	cbz	r3, 800c31a <__sflush_r+0x42>
 800c316:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c318:	1ac0      	subs	r0, r0, r3
 800c31a:	2300      	movs	r3, #0
 800c31c:	4602      	mov	r2, r0
 800c31e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c320:	4628      	mov	r0, r5
 800c322:	6a21      	ldr	r1, [r4, #32]
 800c324:	47b0      	blx	r6
 800c326:	1c43      	adds	r3, r0, #1
 800c328:	89a3      	ldrh	r3, [r4, #12]
 800c32a:	d106      	bne.n	800c33a <__sflush_r+0x62>
 800c32c:	6829      	ldr	r1, [r5, #0]
 800c32e:	291d      	cmp	r1, #29
 800c330:	d82c      	bhi.n	800c38c <__sflush_r+0xb4>
 800c332:	4a29      	ldr	r2, [pc, #164]	; (800c3d8 <__sflush_r+0x100>)
 800c334:	40ca      	lsrs	r2, r1
 800c336:	07d6      	lsls	r6, r2, #31
 800c338:	d528      	bpl.n	800c38c <__sflush_r+0xb4>
 800c33a:	2200      	movs	r2, #0
 800c33c:	6062      	str	r2, [r4, #4]
 800c33e:	6922      	ldr	r2, [r4, #16]
 800c340:	04d9      	lsls	r1, r3, #19
 800c342:	6022      	str	r2, [r4, #0]
 800c344:	d504      	bpl.n	800c350 <__sflush_r+0x78>
 800c346:	1c42      	adds	r2, r0, #1
 800c348:	d101      	bne.n	800c34e <__sflush_r+0x76>
 800c34a:	682b      	ldr	r3, [r5, #0]
 800c34c:	b903      	cbnz	r3, 800c350 <__sflush_r+0x78>
 800c34e:	6560      	str	r0, [r4, #84]	; 0x54
 800c350:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c352:	602f      	str	r7, [r5, #0]
 800c354:	2900      	cmp	r1, #0
 800c356:	d0cb      	beq.n	800c2f0 <__sflush_r+0x18>
 800c358:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c35c:	4299      	cmp	r1, r3
 800c35e:	d002      	beq.n	800c366 <__sflush_r+0x8e>
 800c360:	4628      	mov	r0, r5
 800c362:	f7ff fc51 	bl	800bc08 <_free_r>
 800c366:	2000      	movs	r0, #0
 800c368:	6360      	str	r0, [r4, #52]	; 0x34
 800c36a:	e7c2      	b.n	800c2f2 <__sflush_r+0x1a>
 800c36c:	6a21      	ldr	r1, [r4, #32]
 800c36e:	2301      	movs	r3, #1
 800c370:	4628      	mov	r0, r5
 800c372:	47b0      	blx	r6
 800c374:	1c41      	adds	r1, r0, #1
 800c376:	d1c7      	bne.n	800c308 <__sflush_r+0x30>
 800c378:	682b      	ldr	r3, [r5, #0]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d0c4      	beq.n	800c308 <__sflush_r+0x30>
 800c37e:	2b1d      	cmp	r3, #29
 800c380:	d001      	beq.n	800c386 <__sflush_r+0xae>
 800c382:	2b16      	cmp	r3, #22
 800c384:	d101      	bne.n	800c38a <__sflush_r+0xb2>
 800c386:	602f      	str	r7, [r5, #0]
 800c388:	e7b2      	b.n	800c2f0 <__sflush_r+0x18>
 800c38a:	89a3      	ldrh	r3, [r4, #12]
 800c38c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c390:	81a3      	strh	r3, [r4, #12]
 800c392:	e7ae      	b.n	800c2f2 <__sflush_r+0x1a>
 800c394:	690f      	ldr	r7, [r1, #16]
 800c396:	2f00      	cmp	r7, #0
 800c398:	d0aa      	beq.n	800c2f0 <__sflush_r+0x18>
 800c39a:	0793      	lsls	r3, r2, #30
 800c39c:	bf18      	it	ne
 800c39e:	2300      	movne	r3, #0
 800c3a0:	680e      	ldr	r6, [r1, #0]
 800c3a2:	bf08      	it	eq
 800c3a4:	694b      	ldreq	r3, [r1, #20]
 800c3a6:	1bf6      	subs	r6, r6, r7
 800c3a8:	600f      	str	r7, [r1, #0]
 800c3aa:	608b      	str	r3, [r1, #8]
 800c3ac:	2e00      	cmp	r6, #0
 800c3ae:	dd9f      	ble.n	800c2f0 <__sflush_r+0x18>
 800c3b0:	4633      	mov	r3, r6
 800c3b2:	463a      	mov	r2, r7
 800c3b4:	4628      	mov	r0, r5
 800c3b6:	6a21      	ldr	r1, [r4, #32]
 800c3b8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800c3bc:	47e0      	blx	ip
 800c3be:	2800      	cmp	r0, #0
 800c3c0:	dc06      	bgt.n	800c3d0 <__sflush_r+0xf8>
 800c3c2:	89a3      	ldrh	r3, [r4, #12]
 800c3c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c3c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3cc:	81a3      	strh	r3, [r4, #12]
 800c3ce:	e790      	b.n	800c2f2 <__sflush_r+0x1a>
 800c3d0:	4407      	add	r7, r0
 800c3d2:	1a36      	subs	r6, r6, r0
 800c3d4:	e7ea      	b.n	800c3ac <__sflush_r+0xd4>
 800c3d6:	bf00      	nop
 800c3d8:	20400001 	.word	0x20400001

0800c3dc <_fflush_r>:
 800c3dc:	b538      	push	{r3, r4, r5, lr}
 800c3de:	690b      	ldr	r3, [r1, #16]
 800c3e0:	4605      	mov	r5, r0
 800c3e2:	460c      	mov	r4, r1
 800c3e4:	b913      	cbnz	r3, 800c3ec <_fflush_r+0x10>
 800c3e6:	2500      	movs	r5, #0
 800c3e8:	4628      	mov	r0, r5
 800c3ea:	bd38      	pop	{r3, r4, r5, pc}
 800c3ec:	b118      	cbz	r0, 800c3f6 <_fflush_r+0x1a>
 800c3ee:	6983      	ldr	r3, [r0, #24]
 800c3f0:	b90b      	cbnz	r3, 800c3f6 <_fflush_r+0x1a>
 800c3f2:	f000 f887 	bl	800c504 <__sinit>
 800c3f6:	4b14      	ldr	r3, [pc, #80]	; (800c448 <_fflush_r+0x6c>)
 800c3f8:	429c      	cmp	r4, r3
 800c3fa:	d11b      	bne.n	800c434 <_fflush_r+0x58>
 800c3fc:	686c      	ldr	r4, [r5, #4]
 800c3fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c402:	2b00      	cmp	r3, #0
 800c404:	d0ef      	beq.n	800c3e6 <_fflush_r+0xa>
 800c406:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c408:	07d0      	lsls	r0, r2, #31
 800c40a:	d404      	bmi.n	800c416 <_fflush_r+0x3a>
 800c40c:	0599      	lsls	r1, r3, #22
 800c40e:	d402      	bmi.n	800c416 <_fflush_r+0x3a>
 800c410:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c412:	f000 f915 	bl	800c640 <__retarget_lock_acquire_recursive>
 800c416:	4628      	mov	r0, r5
 800c418:	4621      	mov	r1, r4
 800c41a:	f7ff ff5d 	bl	800c2d8 <__sflush_r>
 800c41e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c420:	4605      	mov	r5, r0
 800c422:	07da      	lsls	r2, r3, #31
 800c424:	d4e0      	bmi.n	800c3e8 <_fflush_r+0xc>
 800c426:	89a3      	ldrh	r3, [r4, #12]
 800c428:	059b      	lsls	r3, r3, #22
 800c42a:	d4dd      	bmi.n	800c3e8 <_fflush_r+0xc>
 800c42c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c42e:	f000 f908 	bl	800c642 <__retarget_lock_release_recursive>
 800c432:	e7d9      	b.n	800c3e8 <_fflush_r+0xc>
 800c434:	4b05      	ldr	r3, [pc, #20]	; (800c44c <_fflush_r+0x70>)
 800c436:	429c      	cmp	r4, r3
 800c438:	d101      	bne.n	800c43e <_fflush_r+0x62>
 800c43a:	68ac      	ldr	r4, [r5, #8]
 800c43c:	e7df      	b.n	800c3fe <_fflush_r+0x22>
 800c43e:	4b04      	ldr	r3, [pc, #16]	; (800c450 <_fflush_r+0x74>)
 800c440:	429c      	cmp	r4, r3
 800c442:	bf08      	it	eq
 800c444:	68ec      	ldreq	r4, [r5, #12]
 800c446:	e7da      	b.n	800c3fe <_fflush_r+0x22>
 800c448:	0800d054 	.word	0x0800d054
 800c44c:	0800d074 	.word	0x0800d074
 800c450:	0800d034 	.word	0x0800d034

0800c454 <std>:
 800c454:	2300      	movs	r3, #0
 800c456:	b510      	push	{r4, lr}
 800c458:	4604      	mov	r4, r0
 800c45a:	e9c0 3300 	strd	r3, r3, [r0]
 800c45e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c462:	6083      	str	r3, [r0, #8]
 800c464:	8181      	strh	r1, [r0, #12]
 800c466:	6643      	str	r3, [r0, #100]	; 0x64
 800c468:	81c2      	strh	r2, [r0, #14]
 800c46a:	6183      	str	r3, [r0, #24]
 800c46c:	4619      	mov	r1, r3
 800c46e:	2208      	movs	r2, #8
 800c470:	305c      	adds	r0, #92	; 0x5c
 800c472:	f7fd fd29 	bl	8009ec8 <memset>
 800c476:	4b05      	ldr	r3, [pc, #20]	; (800c48c <std+0x38>)
 800c478:	6224      	str	r4, [r4, #32]
 800c47a:	6263      	str	r3, [r4, #36]	; 0x24
 800c47c:	4b04      	ldr	r3, [pc, #16]	; (800c490 <std+0x3c>)
 800c47e:	62a3      	str	r3, [r4, #40]	; 0x28
 800c480:	4b04      	ldr	r3, [pc, #16]	; (800c494 <std+0x40>)
 800c482:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c484:	4b04      	ldr	r3, [pc, #16]	; (800c498 <std+0x44>)
 800c486:	6323      	str	r3, [r4, #48]	; 0x30
 800c488:	bd10      	pop	{r4, pc}
 800c48a:	bf00      	nop
 800c48c:	0800c799 	.word	0x0800c799
 800c490:	0800c7bb 	.word	0x0800c7bb
 800c494:	0800c7f3 	.word	0x0800c7f3
 800c498:	0800c817 	.word	0x0800c817

0800c49c <_cleanup_r>:
 800c49c:	4901      	ldr	r1, [pc, #4]	; (800c4a4 <_cleanup_r+0x8>)
 800c49e:	f000 b8af 	b.w	800c600 <_fwalk_reent>
 800c4a2:	bf00      	nop
 800c4a4:	0800c3dd 	.word	0x0800c3dd

0800c4a8 <__sfmoreglue>:
 800c4a8:	2268      	movs	r2, #104	; 0x68
 800c4aa:	b570      	push	{r4, r5, r6, lr}
 800c4ac:	1e4d      	subs	r5, r1, #1
 800c4ae:	4355      	muls	r5, r2
 800c4b0:	460e      	mov	r6, r1
 800c4b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c4b6:	f7ff fc0f 	bl	800bcd8 <_malloc_r>
 800c4ba:	4604      	mov	r4, r0
 800c4bc:	b140      	cbz	r0, 800c4d0 <__sfmoreglue+0x28>
 800c4be:	2100      	movs	r1, #0
 800c4c0:	e9c0 1600 	strd	r1, r6, [r0]
 800c4c4:	300c      	adds	r0, #12
 800c4c6:	60a0      	str	r0, [r4, #8]
 800c4c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c4cc:	f7fd fcfc 	bl	8009ec8 <memset>
 800c4d0:	4620      	mov	r0, r4
 800c4d2:	bd70      	pop	{r4, r5, r6, pc}

0800c4d4 <__sfp_lock_acquire>:
 800c4d4:	4801      	ldr	r0, [pc, #4]	; (800c4dc <__sfp_lock_acquire+0x8>)
 800c4d6:	f000 b8b3 	b.w	800c640 <__retarget_lock_acquire_recursive>
 800c4da:	bf00      	nop
 800c4dc:	20000571 	.word	0x20000571

0800c4e0 <__sfp_lock_release>:
 800c4e0:	4801      	ldr	r0, [pc, #4]	; (800c4e8 <__sfp_lock_release+0x8>)
 800c4e2:	f000 b8ae 	b.w	800c642 <__retarget_lock_release_recursive>
 800c4e6:	bf00      	nop
 800c4e8:	20000571 	.word	0x20000571

0800c4ec <__sinit_lock_acquire>:
 800c4ec:	4801      	ldr	r0, [pc, #4]	; (800c4f4 <__sinit_lock_acquire+0x8>)
 800c4ee:	f000 b8a7 	b.w	800c640 <__retarget_lock_acquire_recursive>
 800c4f2:	bf00      	nop
 800c4f4:	20000572 	.word	0x20000572

0800c4f8 <__sinit_lock_release>:
 800c4f8:	4801      	ldr	r0, [pc, #4]	; (800c500 <__sinit_lock_release+0x8>)
 800c4fa:	f000 b8a2 	b.w	800c642 <__retarget_lock_release_recursive>
 800c4fe:	bf00      	nop
 800c500:	20000572 	.word	0x20000572

0800c504 <__sinit>:
 800c504:	b510      	push	{r4, lr}
 800c506:	4604      	mov	r4, r0
 800c508:	f7ff fff0 	bl	800c4ec <__sinit_lock_acquire>
 800c50c:	69a3      	ldr	r3, [r4, #24]
 800c50e:	b11b      	cbz	r3, 800c518 <__sinit+0x14>
 800c510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c514:	f7ff bff0 	b.w	800c4f8 <__sinit_lock_release>
 800c518:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c51c:	6523      	str	r3, [r4, #80]	; 0x50
 800c51e:	4b13      	ldr	r3, [pc, #76]	; (800c56c <__sinit+0x68>)
 800c520:	4a13      	ldr	r2, [pc, #76]	; (800c570 <__sinit+0x6c>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	62a2      	str	r2, [r4, #40]	; 0x28
 800c526:	42a3      	cmp	r3, r4
 800c528:	bf08      	it	eq
 800c52a:	2301      	moveq	r3, #1
 800c52c:	4620      	mov	r0, r4
 800c52e:	bf08      	it	eq
 800c530:	61a3      	streq	r3, [r4, #24]
 800c532:	f000 f81f 	bl	800c574 <__sfp>
 800c536:	6060      	str	r0, [r4, #4]
 800c538:	4620      	mov	r0, r4
 800c53a:	f000 f81b 	bl	800c574 <__sfp>
 800c53e:	60a0      	str	r0, [r4, #8]
 800c540:	4620      	mov	r0, r4
 800c542:	f000 f817 	bl	800c574 <__sfp>
 800c546:	2200      	movs	r2, #0
 800c548:	2104      	movs	r1, #4
 800c54a:	60e0      	str	r0, [r4, #12]
 800c54c:	6860      	ldr	r0, [r4, #4]
 800c54e:	f7ff ff81 	bl	800c454 <std>
 800c552:	2201      	movs	r2, #1
 800c554:	2109      	movs	r1, #9
 800c556:	68a0      	ldr	r0, [r4, #8]
 800c558:	f7ff ff7c 	bl	800c454 <std>
 800c55c:	2202      	movs	r2, #2
 800c55e:	2112      	movs	r1, #18
 800c560:	68e0      	ldr	r0, [r4, #12]
 800c562:	f7ff ff77 	bl	800c454 <std>
 800c566:	2301      	movs	r3, #1
 800c568:	61a3      	str	r3, [r4, #24]
 800c56a:	e7d1      	b.n	800c510 <__sinit+0xc>
 800c56c:	0800ccb8 	.word	0x0800ccb8
 800c570:	0800c49d 	.word	0x0800c49d

0800c574 <__sfp>:
 800c574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c576:	4607      	mov	r7, r0
 800c578:	f7ff ffac 	bl	800c4d4 <__sfp_lock_acquire>
 800c57c:	4b1e      	ldr	r3, [pc, #120]	; (800c5f8 <__sfp+0x84>)
 800c57e:	681e      	ldr	r6, [r3, #0]
 800c580:	69b3      	ldr	r3, [r6, #24]
 800c582:	b913      	cbnz	r3, 800c58a <__sfp+0x16>
 800c584:	4630      	mov	r0, r6
 800c586:	f7ff ffbd 	bl	800c504 <__sinit>
 800c58a:	3648      	adds	r6, #72	; 0x48
 800c58c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c590:	3b01      	subs	r3, #1
 800c592:	d503      	bpl.n	800c59c <__sfp+0x28>
 800c594:	6833      	ldr	r3, [r6, #0]
 800c596:	b30b      	cbz	r3, 800c5dc <__sfp+0x68>
 800c598:	6836      	ldr	r6, [r6, #0]
 800c59a:	e7f7      	b.n	800c58c <__sfp+0x18>
 800c59c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c5a0:	b9d5      	cbnz	r5, 800c5d8 <__sfp+0x64>
 800c5a2:	4b16      	ldr	r3, [pc, #88]	; (800c5fc <__sfp+0x88>)
 800c5a4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c5a8:	60e3      	str	r3, [r4, #12]
 800c5aa:	6665      	str	r5, [r4, #100]	; 0x64
 800c5ac:	f000 f847 	bl	800c63e <__retarget_lock_init_recursive>
 800c5b0:	f7ff ff96 	bl	800c4e0 <__sfp_lock_release>
 800c5b4:	2208      	movs	r2, #8
 800c5b6:	4629      	mov	r1, r5
 800c5b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c5bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c5c0:	6025      	str	r5, [r4, #0]
 800c5c2:	61a5      	str	r5, [r4, #24]
 800c5c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c5c8:	f7fd fc7e 	bl	8009ec8 <memset>
 800c5cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c5d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c5d4:	4620      	mov	r0, r4
 800c5d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5d8:	3468      	adds	r4, #104	; 0x68
 800c5da:	e7d9      	b.n	800c590 <__sfp+0x1c>
 800c5dc:	2104      	movs	r1, #4
 800c5de:	4638      	mov	r0, r7
 800c5e0:	f7ff ff62 	bl	800c4a8 <__sfmoreglue>
 800c5e4:	4604      	mov	r4, r0
 800c5e6:	6030      	str	r0, [r6, #0]
 800c5e8:	2800      	cmp	r0, #0
 800c5ea:	d1d5      	bne.n	800c598 <__sfp+0x24>
 800c5ec:	f7ff ff78 	bl	800c4e0 <__sfp_lock_release>
 800c5f0:	230c      	movs	r3, #12
 800c5f2:	603b      	str	r3, [r7, #0]
 800c5f4:	e7ee      	b.n	800c5d4 <__sfp+0x60>
 800c5f6:	bf00      	nop
 800c5f8:	0800ccb8 	.word	0x0800ccb8
 800c5fc:	ffff0001 	.word	0xffff0001

0800c600 <_fwalk_reent>:
 800c600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c604:	4606      	mov	r6, r0
 800c606:	4688      	mov	r8, r1
 800c608:	2700      	movs	r7, #0
 800c60a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c60e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c612:	f1b9 0901 	subs.w	r9, r9, #1
 800c616:	d505      	bpl.n	800c624 <_fwalk_reent+0x24>
 800c618:	6824      	ldr	r4, [r4, #0]
 800c61a:	2c00      	cmp	r4, #0
 800c61c:	d1f7      	bne.n	800c60e <_fwalk_reent+0xe>
 800c61e:	4638      	mov	r0, r7
 800c620:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c624:	89ab      	ldrh	r3, [r5, #12]
 800c626:	2b01      	cmp	r3, #1
 800c628:	d907      	bls.n	800c63a <_fwalk_reent+0x3a>
 800c62a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c62e:	3301      	adds	r3, #1
 800c630:	d003      	beq.n	800c63a <_fwalk_reent+0x3a>
 800c632:	4629      	mov	r1, r5
 800c634:	4630      	mov	r0, r6
 800c636:	47c0      	blx	r8
 800c638:	4307      	orrs	r7, r0
 800c63a:	3568      	adds	r5, #104	; 0x68
 800c63c:	e7e9      	b.n	800c612 <_fwalk_reent+0x12>

0800c63e <__retarget_lock_init_recursive>:
 800c63e:	4770      	bx	lr

0800c640 <__retarget_lock_acquire_recursive>:
 800c640:	4770      	bx	lr

0800c642 <__retarget_lock_release_recursive>:
 800c642:	4770      	bx	lr

0800c644 <__swhatbuf_r>:
 800c644:	b570      	push	{r4, r5, r6, lr}
 800c646:	460e      	mov	r6, r1
 800c648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c64c:	4614      	mov	r4, r2
 800c64e:	2900      	cmp	r1, #0
 800c650:	461d      	mov	r5, r3
 800c652:	b096      	sub	sp, #88	; 0x58
 800c654:	da08      	bge.n	800c668 <__swhatbuf_r+0x24>
 800c656:	2200      	movs	r2, #0
 800c658:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c65c:	602a      	str	r2, [r5, #0]
 800c65e:	061a      	lsls	r2, r3, #24
 800c660:	d410      	bmi.n	800c684 <__swhatbuf_r+0x40>
 800c662:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c666:	e00e      	b.n	800c686 <__swhatbuf_r+0x42>
 800c668:	466a      	mov	r2, sp
 800c66a:	f000 f8fb 	bl	800c864 <_fstat_r>
 800c66e:	2800      	cmp	r0, #0
 800c670:	dbf1      	blt.n	800c656 <__swhatbuf_r+0x12>
 800c672:	9a01      	ldr	r2, [sp, #4]
 800c674:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c678:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c67c:	425a      	negs	r2, r3
 800c67e:	415a      	adcs	r2, r3
 800c680:	602a      	str	r2, [r5, #0]
 800c682:	e7ee      	b.n	800c662 <__swhatbuf_r+0x1e>
 800c684:	2340      	movs	r3, #64	; 0x40
 800c686:	2000      	movs	r0, #0
 800c688:	6023      	str	r3, [r4, #0]
 800c68a:	b016      	add	sp, #88	; 0x58
 800c68c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c690 <__smakebuf_r>:
 800c690:	898b      	ldrh	r3, [r1, #12]
 800c692:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c694:	079d      	lsls	r5, r3, #30
 800c696:	4606      	mov	r6, r0
 800c698:	460c      	mov	r4, r1
 800c69a:	d507      	bpl.n	800c6ac <__smakebuf_r+0x1c>
 800c69c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c6a0:	6023      	str	r3, [r4, #0]
 800c6a2:	6123      	str	r3, [r4, #16]
 800c6a4:	2301      	movs	r3, #1
 800c6a6:	6163      	str	r3, [r4, #20]
 800c6a8:	b002      	add	sp, #8
 800c6aa:	bd70      	pop	{r4, r5, r6, pc}
 800c6ac:	466a      	mov	r2, sp
 800c6ae:	ab01      	add	r3, sp, #4
 800c6b0:	f7ff ffc8 	bl	800c644 <__swhatbuf_r>
 800c6b4:	9900      	ldr	r1, [sp, #0]
 800c6b6:	4605      	mov	r5, r0
 800c6b8:	4630      	mov	r0, r6
 800c6ba:	f7ff fb0d 	bl	800bcd8 <_malloc_r>
 800c6be:	b948      	cbnz	r0, 800c6d4 <__smakebuf_r+0x44>
 800c6c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6c4:	059a      	lsls	r2, r3, #22
 800c6c6:	d4ef      	bmi.n	800c6a8 <__smakebuf_r+0x18>
 800c6c8:	f023 0303 	bic.w	r3, r3, #3
 800c6cc:	f043 0302 	orr.w	r3, r3, #2
 800c6d0:	81a3      	strh	r3, [r4, #12]
 800c6d2:	e7e3      	b.n	800c69c <__smakebuf_r+0xc>
 800c6d4:	4b0d      	ldr	r3, [pc, #52]	; (800c70c <__smakebuf_r+0x7c>)
 800c6d6:	62b3      	str	r3, [r6, #40]	; 0x28
 800c6d8:	89a3      	ldrh	r3, [r4, #12]
 800c6da:	6020      	str	r0, [r4, #0]
 800c6dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6e0:	81a3      	strh	r3, [r4, #12]
 800c6e2:	9b00      	ldr	r3, [sp, #0]
 800c6e4:	6120      	str	r0, [r4, #16]
 800c6e6:	6163      	str	r3, [r4, #20]
 800c6e8:	9b01      	ldr	r3, [sp, #4]
 800c6ea:	b15b      	cbz	r3, 800c704 <__smakebuf_r+0x74>
 800c6ec:	4630      	mov	r0, r6
 800c6ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c6f2:	f000 f8c9 	bl	800c888 <_isatty_r>
 800c6f6:	b128      	cbz	r0, 800c704 <__smakebuf_r+0x74>
 800c6f8:	89a3      	ldrh	r3, [r4, #12]
 800c6fa:	f023 0303 	bic.w	r3, r3, #3
 800c6fe:	f043 0301 	orr.w	r3, r3, #1
 800c702:	81a3      	strh	r3, [r4, #12]
 800c704:	89a0      	ldrh	r0, [r4, #12]
 800c706:	4305      	orrs	r5, r0
 800c708:	81a5      	strh	r5, [r4, #12]
 800c70a:	e7cd      	b.n	800c6a8 <__smakebuf_r+0x18>
 800c70c:	0800c49d 	.word	0x0800c49d

0800c710 <_raise_r>:
 800c710:	291f      	cmp	r1, #31
 800c712:	b538      	push	{r3, r4, r5, lr}
 800c714:	4604      	mov	r4, r0
 800c716:	460d      	mov	r5, r1
 800c718:	d904      	bls.n	800c724 <_raise_r+0x14>
 800c71a:	2316      	movs	r3, #22
 800c71c:	6003      	str	r3, [r0, #0]
 800c71e:	f04f 30ff 	mov.w	r0, #4294967295
 800c722:	bd38      	pop	{r3, r4, r5, pc}
 800c724:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c726:	b112      	cbz	r2, 800c72e <_raise_r+0x1e>
 800c728:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c72c:	b94b      	cbnz	r3, 800c742 <_raise_r+0x32>
 800c72e:	4620      	mov	r0, r4
 800c730:	f000 f830 	bl	800c794 <_getpid_r>
 800c734:	462a      	mov	r2, r5
 800c736:	4601      	mov	r1, r0
 800c738:	4620      	mov	r0, r4
 800c73a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c73e:	f000 b817 	b.w	800c770 <_kill_r>
 800c742:	2b01      	cmp	r3, #1
 800c744:	d00a      	beq.n	800c75c <_raise_r+0x4c>
 800c746:	1c59      	adds	r1, r3, #1
 800c748:	d103      	bne.n	800c752 <_raise_r+0x42>
 800c74a:	2316      	movs	r3, #22
 800c74c:	6003      	str	r3, [r0, #0]
 800c74e:	2001      	movs	r0, #1
 800c750:	e7e7      	b.n	800c722 <_raise_r+0x12>
 800c752:	2400      	movs	r4, #0
 800c754:	4628      	mov	r0, r5
 800c756:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c75a:	4798      	blx	r3
 800c75c:	2000      	movs	r0, #0
 800c75e:	e7e0      	b.n	800c722 <_raise_r+0x12>

0800c760 <raise>:
 800c760:	4b02      	ldr	r3, [pc, #8]	; (800c76c <raise+0xc>)
 800c762:	4601      	mov	r1, r0
 800c764:	6818      	ldr	r0, [r3, #0]
 800c766:	f7ff bfd3 	b.w	800c710 <_raise_r>
 800c76a:	bf00      	nop
 800c76c:	20000014 	.word	0x20000014

0800c770 <_kill_r>:
 800c770:	b538      	push	{r3, r4, r5, lr}
 800c772:	2300      	movs	r3, #0
 800c774:	4d06      	ldr	r5, [pc, #24]	; (800c790 <_kill_r+0x20>)
 800c776:	4604      	mov	r4, r0
 800c778:	4608      	mov	r0, r1
 800c77a:	4611      	mov	r1, r2
 800c77c:	602b      	str	r3, [r5, #0]
 800c77e:	f7f6 f8ec 	bl	800295a <_kill>
 800c782:	1c43      	adds	r3, r0, #1
 800c784:	d102      	bne.n	800c78c <_kill_r+0x1c>
 800c786:	682b      	ldr	r3, [r5, #0]
 800c788:	b103      	cbz	r3, 800c78c <_kill_r+0x1c>
 800c78a:	6023      	str	r3, [r4, #0]
 800c78c:	bd38      	pop	{r3, r4, r5, pc}
 800c78e:	bf00      	nop
 800c790:	2000056c 	.word	0x2000056c

0800c794 <_getpid_r>:
 800c794:	f7f6 b8da 	b.w	800294c <_getpid>

0800c798 <__sread>:
 800c798:	b510      	push	{r4, lr}
 800c79a:	460c      	mov	r4, r1
 800c79c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7a0:	f000 f894 	bl	800c8cc <_read_r>
 800c7a4:	2800      	cmp	r0, #0
 800c7a6:	bfab      	itete	ge
 800c7a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c7aa:	89a3      	ldrhlt	r3, [r4, #12]
 800c7ac:	181b      	addge	r3, r3, r0
 800c7ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c7b2:	bfac      	ite	ge
 800c7b4:	6563      	strge	r3, [r4, #84]	; 0x54
 800c7b6:	81a3      	strhlt	r3, [r4, #12]
 800c7b8:	bd10      	pop	{r4, pc}

0800c7ba <__swrite>:
 800c7ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7be:	461f      	mov	r7, r3
 800c7c0:	898b      	ldrh	r3, [r1, #12]
 800c7c2:	4605      	mov	r5, r0
 800c7c4:	05db      	lsls	r3, r3, #23
 800c7c6:	460c      	mov	r4, r1
 800c7c8:	4616      	mov	r6, r2
 800c7ca:	d505      	bpl.n	800c7d8 <__swrite+0x1e>
 800c7cc:	2302      	movs	r3, #2
 800c7ce:	2200      	movs	r2, #0
 800c7d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7d4:	f000 f868 	bl	800c8a8 <_lseek_r>
 800c7d8:	89a3      	ldrh	r3, [r4, #12]
 800c7da:	4632      	mov	r2, r6
 800c7dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c7e0:	81a3      	strh	r3, [r4, #12]
 800c7e2:	4628      	mov	r0, r5
 800c7e4:	463b      	mov	r3, r7
 800c7e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c7ee:	f000 b817 	b.w	800c820 <_write_r>

0800c7f2 <__sseek>:
 800c7f2:	b510      	push	{r4, lr}
 800c7f4:	460c      	mov	r4, r1
 800c7f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7fa:	f000 f855 	bl	800c8a8 <_lseek_r>
 800c7fe:	1c43      	adds	r3, r0, #1
 800c800:	89a3      	ldrh	r3, [r4, #12]
 800c802:	bf15      	itete	ne
 800c804:	6560      	strne	r0, [r4, #84]	; 0x54
 800c806:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c80a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c80e:	81a3      	strheq	r3, [r4, #12]
 800c810:	bf18      	it	ne
 800c812:	81a3      	strhne	r3, [r4, #12]
 800c814:	bd10      	pop	{r4, pc}

0800c816 <__sclose>:
 800c816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c81a:	f000 b813 	b.w	800c844 <_close_r>
	...

0800c820 <_write_r>:
 800c820:	b538      	push	{r3, r4, r5, lr}
 800c822:	4604      	mov	r4, r0
 800c824:	4608      	mov	r0, r1
 800c826:	4611      	mov	r1, r2
 800c828:	2200      	movs	r2, #0
 800c82a:	4d05      	ldr	r5, [pc, #20]	; (800c840 <_write_r+0x20>)
 800c82c:	602a      	str	r2, [r5, #0]
 800c82e:	461a      	mov	r2, r3
 800c830:	f7f6 f8ca 	bl	80029c8 <_write>
 800c834:	1c43      	adds	r3, r0, #1
 800c836:	d102      	bne.n	800c83e <_write_r+0x1e>
 800c838:	682b      	ldr	r3, [r5, #0]
 800c83a:	b103      	cbz	r3, 800c83e <_write_r+0x1e>
 800c83c:	6023      	str	r3, [r4, #0]
 800c83e:	bd38      	pop	{r3, r4, r5, pc}
 800c840:	2000056c 	.word	0x2000056c

0800c844 <_close_r>:
 800c844:	b538      	push	{r3, r4, r5, lr}
 800c846:	2300      	movs	r3, #0
 800c848:	4d05      	ldr	r5, [pc, #20]	; (800c860 <_close_r+0x1c>)
 800c84a:	4604      	mov	r4, r0
 800c84c:	4608      	mov	r0, r1
 800c84e:	602b      	str	r3, [r5, #0]
 800c850:	f7f6 f8d6 	bl	8002a00 <_close>
 800c854:	1c43      	adds	r3, r0, #1
 800c856:	d102      	bne.n	800c85e <_close_r+0x1a>
 800c858:	682b      	ldr	r3, [r5, #0]
 800c85a:	b103      	cbz	r3, 800c85e <_close_r+0x1a>
 800c85c:	6023      	str	r3, [r4, #0]
 800c85e:	bd38      	pop	{r3, r4, r5, pc}
 800c860:	2000056c 	.word	0x2000056c

0800c864 <_fstat_r>:
 800c864:	b538      	push	{r3, r4, r5, lr}
 800c866:	2300      	movs	r3, #0
 800c868:	4d06      	ldr	r5, [pc, #24]	; (800c884 <_fstat_r+0x20>)
 800c86a:	4604      	mov	r4, r0
 800c86c:	4608      	mov	r0, r1
 800c86e:	4611      	mov	r1, r2
 800c870:	602b      	str	r3, [r5, #0]
 800c872:	f7f6 f8d0 	bl	8002a16 <_fstat>
 800c876:	1c43      	adds	r3, r0, #1
 800c878:	d102      	bne.n	800c880 <_fstat_r+0x1c>
 800c87a:	682b      	ldr	r3, [r5, #0]
 800c87c:	b103      	cbz	r3, 800c880 <_fstat_r+0x1c>
 800c87e:	6023      	str	r3, [r4, #0]
 800c880:	bd38      	pop	{r3, r4, r5, pc}
 800c882:	bf00      	nop
 800c884:	2000056c 	.word	0x2000056c

0800c888 <_isatty_r>:
 800c888:	b538      	push	{r3, r4, r5, lr}
 800c88a:	2300      	movs	r3, #0
 800c88c:	4d05      	ldr	r5, [pc, #20]	; (800c8a4 <_isatty_r+0x1c>)
 800c88e:	4604      	mov	r4, r0
 800c890:	4608      	mov	r0, r1
 800c892:	602b      	str	r3, [r5, #0]
 800c894:	f7f6 f8ce 	bl	8002a34 <_isatty>
 800c898:	1c43      	adds	r3, r0, #1
 800c89a:	d102      	bne.n	800c8a2 <_isatty_r+0x1a>
 800c89c:	682b      	ldr	r3, [r5, #0]
 800c89e:	b103      	cbz	r3, 800c8a2 <_isatty_r+0x1a>
 800c8a0:	6023      	str	r3, [r4, #0]
 800c8a2:	bd38      	pop	{r3, r4, r5, pc}
 800c8a4:	2000056c 	.word	0x2000056c

0800c8a8 <_lseek_r>:
 800c8a8:	b538      	push	{r3, r4, r5, lr}
 800c8aa:	4604      	mov	r4, r0
 800c8ac:	4608      	mov	r0, r1
 800c8ae:	4611      	mov	r1, r2
 800c8b0:	2200      	movs	r2, #0
 800c8b2:	4d05      	ldr	r5, [pc, #20]	; (800c8c8 <_lseek_r+0x20>)
 800c8b4:	602a      	str	r2, [r5, #0]
 800c8b6:	461a      	mov	r2, r3
 800c8b8:	f7f6 f8c6 	bl	8002a48 <_lseek>
 800c8bc:	1c43      	adds	r3, r0, #1
 800c8be:	d102      	bne.n	800c8c6 <_lseek_r+0x1e>
 800c8c0:	682b      	ldr	r3, [r5, #0]
 800c8c2:	b103      	cbz	r3, 800c8c6 <_lseek_r+0x1e>
 800c8c4:	6023      	str	r3, [r4, #0]
 800c8c6:	bd38      	pop	{r3, r4, r5, pc}
 800c8c8:	2000056c 	.word	0x2000056c

0800c8cc <_read_r>:
 800c8cc:	b538      	push	{r3, r4, r5, lr}
 800c8ce:	4604      	mov	r4, r0
 800c8d0:	4608      	mov	r0, r1
 800c8d2:	4611      	mov	r1, r2
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	4d05      	ldr	r5, [pc, #20]	; (800c8ec <_read_r+0x20>)
 800c8d8:	602a      	str	r2, [r5, #0]
 800c8da:	461a      	mov	r2, r3
 800c8dc:	f7f6 f857 	bl	800298e <_read>
 800c8e0:	1c43      	adds	r3, r0, #1
 800c8e2:	d102      	bne.n	800c8ea <_read_r+0x1e>
 800c8e4:	682b      	ldr	r3, [r5, #0]
 800c8e6:	b103      	cbz	r3, 800c8ea <_read_r+0x1e>
 800c8e8:	6023      	str	r3, [r4, #0]
 800c8ea:	bd38      	pop	{r3, r4, r5, pc}
 800c8ec:	2000056c 	.word	0x2000056c

0800c8f0 <asinf>:
 800c8f0:	b538      	push	{r3, r4, r5, lr}
 800c8f2:	4604      	mov	r4, r0
 800c8f4:	f000 f81c 	bl	800c930 <__ieee754_asinf>
 800c8f8:	4621      	mov	r1, r4
 800c8fa:	4605      	mov	r5, r0
 800c8fc:	4620      	mov	r0, r4
 800c8fe:	f7f4 fb97 	bl	8001030 <__aeabi_fcmpun>
 800c902:	b980      	cbnz	r0, 800c926 <asinf+0x36>
 800c904:	4620      	mov	r0, r4
 800c906:	f000 f9a8 	bl	800cc5a <fabsf>
 800c90a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c90e:	f7f4 fb85 	bl	800101c <__aeabi_fcmpgt>
 800c912:	b140      	cbz	r0, 800c926 <asinf+0x36>
 800c914:	f7fd faae 	bl	8009e74 <__errno>
 800c918:	2321      	movs	r3, #33	; 0x21
 800c91a:	6003      	str	r3, [r0, #0]
 800c91c:	4803      	ldr	r0, [pc, #12]	; (800c92c <asinf+0x3c>)
 800c91e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c922:	f000 b99d 	b.w	800cc60 <nanf>
 800c926:	4628      	mov	r0, r5
 800c928:	bd38      	pop	{r3, r4, r5, pc}
 800c92a:	bf00      	nop
 800c92c:	0800cf17 	.word	0x0800cf17

0800c930 <__ieee754_asinf>:
 800c930:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c934:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 800c938:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800c93c:	4604      	mov	r4, r0
 800c93e:	4605      	mov	r5, r0
 800c940:	d10c      	bne.n	800c95c <__ieee754_asinf+0x2c>
 800c942:	498d      	ldr	r1, [pc, #564]	; (800cb78 <__ieee754_asinf+0x248>)
 800c944:	f7f4 f9ae 	bl	8000ca4 <__aeabi_fmul>
 800c948:	498c      	ldr	r1, [pc, #560]	; (800cb7c <__ieee754_asinf+0x24c>)
 800c94a:	4605      	mov	r5, r0
 800c94c:	4620      	mov	r0, r4
 800c94e:	f7f4 f9a9 	bl	8000ca4 <__aeabi_fmul>
 800c952:	4601      	mov	r1, r0
 800c954:	4628      	mov	r0, r5
 800c956:	f7f4 f89d 	bl	8000a94 <__addsf3>
 800c95a:	e006      	b.n	800c96a <__ieee754_asinf+0x3a>
 800c95c:	dd07      	ble.n	800c96e <__ieee754_asinf+0x3e>
 800c95e:	4601      	mov	r1, r0
 800c960:	f7f4 f896 	bl	8000a90 <__aeabi_fsub>
 800c964:	4601      	mov	r1, r0
 800c966:	f7f4 fa51 	bl	8000e0c <__aeabi_fdiv>
 800c96a:	4604      	mov	r4, r0
 800c96c:	e00e      	b.n	800c98c <__ieee754_asinf+0x5c>
 800c96e:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 800c972:	da58      	bge.n	800ca26 <__ieee754_asinf+0xf6>
 800c974:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 800c978:	da0b      	bge.n	800c992 <__ieee754_asinf+0x62>
 800c97a:	4981      	ldr	r1, [pc, #516]	; (800cb80 <__ieee754_asinf+0x250>)
 800c97c:	f7f4 f88a 	bl	8000a94 <__addsf3>
 800c980:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c984:	f7f4 fb4a 	bl	800101c <__aeabi_fcmpgt>
 800c988:	2800      	cmp	r0, #0
 800c98a:	d04c      	beq.n	800ca26 <__ieee754_asinf+0xf6>
 800c98c:	4620      	mov	r0, r4
 800c98e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c992:	4601      	mov	r1, r0
 800c994:	f7f4 f986 	bl	8000ca4 <__aeabi_fmul>
 800c998:	4605      	mov	r5, r0
 800c99a:	497a      	ldr	r1, [pc, #488]	; (800cb84 <__ieee754_asinf+0x254>)
 800c99c:	f7f4 f982 	bl	8000ca4 <__aeabi_fmul>
 800c9a0:	4979      	ldr	r1, [pc, #484]	; (800cb88 <__ieee754_asinf+0x258>)
 800c9a2:	f7f4 f877 	bl	8000a94 <__addsf3>
 800c9a6:	4629      	mov	r1, r5
 800c9a8:	f7f4 f97c 	bl	8000ca4 <__aeabi_fmul>
 800c9ac:	4977      	ldr	r1, [pc, #476]	; (800cb8c <__ieee754_asinf+0x25c>)
 800c9ae:	f7f4 f86f 	bl	8000a90 <__aeabi_fsub>
 800c9b2:	4629      	mov	r1, r5
 800c9b4:	f7f4 f976 	bl	8000ca4 <__aeabi_fmul>
 800c9b8:	4975      	ldr	r1, [pc, #468]	; (800cb90 <__ieee754_asinf+0x260>)
 800c9ba:	f7f4 f86b 	bl	8000a94 <__addsf3>
 800c9be:	4629      	mov	r1, r5
 800c9c0:	f7f4 f970 	bl	8000ca4 <__aeabi_fmul>
 800c9c4:	4973      	ldr	r1, [pc, #460]	; (800cb94 <__ieee754_asinf+0x264>)
 800c9c6:	f7f4 f863 	bl	8000a90 <__aeabi_fsub>
 800c9ca:	4629      	mov	r1, r5
 800c9cc:	f7f4 f96a 	bl	8000ca4 <__aeabi_fmul>
 800c9d0:	4971      	ldr	r1, [pc, #452]	; (800cb98 <__ieee754_asinf+0x268>)
 800c9d2:	f7f4 f85f 	bl	8000a94 <__addsf3>
 800c9d6:	4629      	mov	r1, r5
 800c9d8:	f7f4 f964 	bl	8000ca4 <__aeabi_fmul>
 800c9dc:	496f      	ldr	r1, [pc, #444]	; (800cb9c <__ieee754_asinf+0x26c>)
 800c9de:	4606      	mov	r6, r0
 800c9e0:	4628      	mov	r0, r5
 800c9e2:	f7f4 f95f 	bl	8000ca4 <__aeabi_fmul>
 800c9e6:	496e      	ldr	r1, [pc, #440]	; (800cba0 <__ieee754_asinf+0x270>)
 800c9e8:	f7f4 f852 	bl	8000a90 <__aeabi_fsub>
 800c9ec:	4629      	mov	r1, r5
 800c9ee:	f7f4 f959 	bl	8000ca4 <__aeabi_fmul>
 800c9f2:	496c      	ldr	r1, [pc, #432]	; (800cba4 <__ieee754_asinf+0x274>)
 800c9f4:	f7f4 f84e 	bl	8000a94 <__addsf3>
 800c9f8:	4629      	mov	r1, r5
 800c9fa:	f7f4 f953 	bl	8000ca4 <__aeabi_fmul>
 800c9fe:	496a      	ldr	r1, [pc, #424]	; (800cba8 <__ieee754_asinf+0x278>)
 800ca00:	f7f4 f846 	bl	8000a90 <__aeabi_fsub>
 800ca04:	4629      	mov	r1, r5
 800ca06:	f7f4 f94d 	bl	8000ca4 <__aeabi_fmul>
 800ca0a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ca0e:	f7f4 f841 	bl	8000a94 <__addsf3>
 800ca12:	4601      	mov	r1, r0
 800ca14:	4630      	mov	r0, r6
 800ca16:	f7f4 f9f9 	bl	8000e0c <__aeabi_fdiv>
 800ca1a:	4621      	mov	r1, r4
 800ca1c:	f7f4 f942 	bl	8000ca4 <__aeabi_fmul>
 800ca20:	4601      	mov	r1, r0
 800ca22:	4620      	mov	r0, r4
 800ca24:	e797      	b.n	800c956 <__ieee754_asinf+0x26>
 800ca26:	4620      	mov	r0, r4
 800ca28:	f000 f917 	bl	800cc5a <fabsf>
 800ca2c:	4601      	mov	r1, r0
 800ca2e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ca32:	f7f4 f82d 	bl	8000a90 <__aeabi_fsub>
 800ca36:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800ca3a:	f7f4 f933 	bl	8000ca4 <__aeabi_fmul>
 800ca3e:	4606      	mov	r6, r0
 800ca40:	4950      	ldr	r1, [pc, #320]	; (800cb84 <__ieee754_asinf+0x254>)
 800ca42:	f7f4 f92f 	bl	8000ca4 <__aeabi_fmul>
 800ca46:	4950      	ldr	r1, [pc, #320]	; (800cb88 <__ieee754_asinf+0x258>)
 800ca48:	f7f4 f824 	bl	8000a94 <__addsf3>
 800ca4c:	4631      	mov	r1, r6
 800ca4e:	f7f4 f929 	bl	8000ca4 <__aeabi_fmul>
 800ca52:	494e      	ldr	r1, [pc, #312]	; (800cb8c <__ieee754_asinf+0x25c>)
 800ca54:	f7f4 f81c 	bl	8000a90 <__aeabi_fsub>
 800ca58:	4631      	mov	r1, r6
 800ca5a:	f7f4 f923 	bl	8000ca4 <__aeabi_fmul>
 800ca5e:	494c      	ldr	r1, [pc, #304]	; (800cb90 <__ieee754_asinf+0x260>)
 800ca60:	f7f4 f818 	bl	8000a94 <__addsf3>
 800ca64:	4631      	mov	r1, r6
 800ca66:	f7f4 f91d 	bl	8000ca4 <__aeabi_fmul>
 800ca6a:	494a      	ldr	r1, [pc, #296]	; (800cb94 <__ieee754_asinf+0x264>)
 800ca6c:	f7f4 f810 	bl	8000a90 <__aeabi_fsub>
 800ca70:	4631      	mov	r1, r6
 800ca72:	f7f4 f917 	bl	8000ca4 <__aeabi_fmul>
 800ca76:	4948      	ldr	r1, [pc, #288]	; (800cb98 <__ieee754_asinf+0x268>)
 800ca78:	f7f4 f80c 	bl	8000a94 <__addsf3>
 800ca7c:	4631      	mov	r1, r6
 800ca7e:	f7f4 f911 	bl	8000ca4 <__aeabi_fmul>
 800ca82:	4946      	ldr	r1, [pc, #280]	; (800cb9c <__ieee754_asinf+0x26c>)
 800ca84:	4681      	mov	r9, r0
 800ca86:	4630      	mov	r0, r6
 800ca88:	f7f4 f90c 	bl	8000ca4 <__aeabi_fmul>
 800ca8c:	4944      	ldr	r1, [pc, #272]	; (800cba0 <__ieee754_asinf+0x270>)
 800ca8e:	f7f3 ffff 	bl	8000a90 <__aeabi_fsub>
 800ca92:	4631      	mov	r1, r6
 800ca94:	f7f4 f906 	bl	8000ca4 <__aeabi_fmul>
 800ca98:	4942      	ldr	r1, [pc, #264]	; (800cba4 <__ieee754_asinf+0x274>)
 800ca9a:	f7f3 fffb 	bl	8000a94 <__addsf3>
 800ca9e:	4631      	mov	r1, r6
 800caa0:	f7f4 f900 	bl	8000ca4 <__aeabi_fmul>
 800caa4:	4940      	ldr	r1, [pc, #256]	; (800cba8 <__ieee754_asinf+0x278>)
 800caa6:	f7f3 fff3 	bl	8000a90 <__aeabi_fsub>
 800caaa:	4631      	mov	r1, r6
 800caac:	f7f4 f8fa 	bl	8000ca4 <__aeabi_fmul>
 800cab0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800cab4:	f7f3 ffee 	bl	8000a94 <__addsf3>
 800cab8:	4682      	mov	sl, r0
 800caba:	4630      	mov	r0, r6
 800cabc:	f000 f87c 	bl	800cbb8 <__ieee754_sqrtf>
 800cac0:	4b3a      	ldr	r3, [pc, #232]	; (800cbac <__ieee754_asinf+0x27c>)
 800cac2:	4607      	mov	r7, r0
 800cac4:	4598      	cmp	r8, r3
 800cac6:	dd1a      	ble.n	800cafe <__ieee754_asinf+0x1ce>
 800cac8:	4651      	mov	r1, sl
 800caca:	4648      	mov	r0, r9
 800cacc:	f7f4 f99e 	bl	8000e0c <__aeabi_fdiv>
 800cad0:	4639      	mov	r1, r7
 800cad2:	f7f4 f8e7 	bl	8000ca4 <__aeabi_fmul>
 800cad6:	4639      	mov	r1, r7
 800cad8:	f7f3 ffdc 	bl	8000a94 <__addsf3>
 800cadc:	4601      	mov	r1, r0
 800cade:	f7f3 ffd9 	bl	8000a94 <__addsf3>
 800cae2:	4933      	ldr	r1, [pc, #204]	; (800cbb0 <__ieee754_asinf+0x280>)
 800cae4:	f7f3 ffd6 	bl	8000a94 <__addsf3>
 800cae8:	4601      	mov	r1, r0
 800caea:	4823      	ldr	r0, [pc, #140]	; (800cb78 <__ieee754_asinf+0x248>)
 800caec:	f7f3 ffd0 	bl	8000a90 <__aeabi_fsub>
 800caf0:	2d00      	cmp	r5, #0
 800caf2:	4604      	mov	r4, r0
 800caf4:	f73f af4a 	bgt.w	800c98c <__ieee754_asinf+0x5c>
 800caf8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800cafc:	e735      	b.n	800c96a <__ieee754_asinf+0x3a>
 800cafe:	4601      	mov	r1, r0
 800cb00:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 800cb04:	f7f3 ffc6 	bl	8000a94 <__addsf3>
 800cb08:	4651      	mov	r1, sl
 800cb0a:	4604      	mov	r4, r0
 800cb0c:	4648      	mov	r0, r9
 800cb0e:	f7f4 f97d 	bl	8000e0c <__aeabi_fdiv>
 800cb12:	4601      	mov	r1, r0
 800cb14:	4620      	mov	r0, r4
 800cb16:	f7f4 f8c5 	bl	8000ca4 <__aeabi_fmul>
 800cb1a:	f028 080f 	bic.w	r8, r8, #15
 800cb1e:	4681      	mov	r9, r0
 800cb20:	4641      	mov	r1, r8
 800cb22:	4640      	mov	r0, r8
 800cb24:	f7f4 f8be 	bl	8000ca4 <__aeabi_fmul>
 800cb28:	4601      	mov	r1, r0
 800cb2a:	4630      	mov	r0, r6
 800cb2c:	f7f3 ffb0 	bl	8000a90 <__aeabi_fsub>
 800cb30:	4641      	mov	r1, r8
 800cb32:	4604      	mov	r4, r0
 800cb34:	4638      	mov	r0, r7
 800cb36:	f7f3 ffad 	bl	8000a94 <__addsf3>
 800cb3a:	4601      	mov	r1, r0
 800cb3c:	4620      	mov	r0, r4
 800cb3e:	f7f4 f965 	bl	8000e0c <__aeabi_fdiv>
 800cb42:	4601      	mov	r1, r0
 800cb44:	f7f3 ffa6 	bl	8000a94 <__addsf3>
 800cb48:	4601      	mov	r1, r0
 800cb4a:	480c      	ldr	r0, [pc, #48]	; (800cb7c <__ieee754_asinf+0x24c>)
 800cb4c:	f7f3 ffa0 	bl	8000a90 <__aeabi_fsub>
 800cb50:	4601      	mov	r1, r0
 800cb52:	4648      	mov	r0, r9
 800cb54:	f7f3 ff9c 	bl	8000a90 <__aeabi_fsub>
 800cb58:	4641      	mov	r1, r8
 800cb5a:	4604      	mov	r4, r0
 800cb5c:	4640      	mov	r0, r8
 800cb5e:	f7f3 ff99 	bl	8000a94 <__addsf3>
 800cb62:	4601      	mov	r1, r0
 800cb64:	4813      	ldr	r0, [pc, #76]	; (800cbb4 <__ieee754_asinf+0x284>)
 800cb66:	f7f3 ff93 	bl	8000a90 <__aeabi_fsub>
 800cb6a:	4601      	mov	r1, r0
 800cb6c:	4620      	mov	r0, r4
 800cb6e:	f7f3 ff8f 	bl	8000a90 <__aeabi_fsub>
 800cb72:	4601      	mov	r1, r0
 800cb74:	480f      	ldr	r0, [pc, #60]	; (800cbb4 <__ieee754_asinf+0x284>)
 800cb76:	e7b9      	b.n	800caec <__ieee754_asinf+0x1bc>
 800cb78:	3fc90fdb 	.word	0x3fc90fdb
 800cb7c:	b33bbd2e 	.word	0xb33bbd2e
 800cb80:	7149f2ca 	.word	0x7149f2ca
 800cb84:	3811ef08 	.word	0x3811ef08
 800cb88:	3a4f7f04 	.word	0x3a4f7f04
 800cb8c:	3d241146 	.word	0x3d241146
 800cb90:	3e4e0aa8 	.word	0x3e4e0aa8
 800cb94:	3ea6b090 	.word	0x3ea6b090
 800cb98:	3e2aaaab 	.word	0x3e2aaaab
 800cb9c:	3d9dc62e 	.word	0x3d9dc62e
 800cba0:	3f303361 	.word	0x3f303361
 800cba4:	4001572d 	.word	0x4001572d
 800cba8:	4019d139 	.word	0x4019d139
 800cbac:	3f799999 	.word	0x3f799999
 800cbb0:	333bbd2e 	.word	0x333bbd2e
 800cbb4:	3f490fdb 	.word	0x3f490fdb

0800cbb8 <__ieee754_sqrtf>:
 800cbb8:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800cbbc:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800cbc0:	b570      	push	{r4, r5, r6, lr}
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	4604      	mov	r4, r0
 800cbc6:	d309      	bcc.n	800cbdc <__ieee754_sqrtf+0x24>
 800cbc8:	4601      	mov	r1, r0
 800cbca:	f7f4 f86b 	bl	8000ca4 <__aeabi_fmul>
 800cbce:	4601      	mov	r1, r0
 800cbd0:	4620      	mov	r0, r4
 800cbd2:	f7f3 ff5f 	bl	8000a94 <__addsf3>
 800cbd6:	4604      	mov	r4, r0
 800cbd8:	4620      	mov	r0, r4
 800cbda:	bd70      	pop	{r4, r5, r6, pc}
 800cbdc:	2a00      	cmp	r2, #0
 800cbde:	d0fb      	beq.n	800cbd8 <__ieee754_sqrtf+0x20>
 800cbe0:	2800      	cmp	r0, #0
 800cbe2:	da06      	bge.n	800cbf2 <__ieee754_sqrtf+0x3a>
 800cbe4:	4601      	mov	r1, r0
 800cbe6:	f7f3 ff53 	bl	8000a90 <__aeabi_fsub>
 800cbea:	4601      	mov	r1, r0
 800cbec:	f7f4 f90e 	bl	8000e0c <__aeabi_fdiv>
 800cbf0:	e7f1      	b.n	800cbd6 <__ieee754_sqrtf+0x1e>
 800cbf2:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 800cbf6:	ea4f 51e0 	mov.w	r1, r0, asr #23
 800cbfa:	d029      	beq.n	800cc50 <__ieee754_sqrtf+0x98>
 800cbfc:	f3c3 0216 	ubfx	r2, r3, #0, #23
 800cc00:	07cb      	lsls	r3, r1, #31
 800cc02:	f04f 0300 	mov.w	r3, #0
 800cc06:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 800cc0a:	f04f 0419 	mov.w	r4, #25
 800cc0e:	461e      	mov	r6, r3
 800cc10:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800cc14:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800cc18:	bf58      	it	pl
 800cc1a:	0052      	lslpl	r2, r2, #1
 800cc1c:	1040      	asrs	r0, r0, #1
 800cc1e:	0052      	lsls	r2, r2, #1
 800cc20:	1875      	adds	r5, r6, r1
 800cc22:	4295      	cmp	r5, r2
 800cc24:	bfde      	ittt	le
 800cc26:	186e      	addle	r6, r5, r1
 800cc28:	1b52      	suble	r2, r2, r5
 800cc2a:	185b      	addle	r3, r3, r1
 800cc2c:	3c01      	subs	r4, #1
 800cc2e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800cc32:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800cc36:	d1f3      	bne.n	800cc20 <__ieee754_sqrtf+0x68>
 800cc38:	b112      	cbz	r2, 800cc40 <__ieee754_sqrtf+0x88>
 800cc3a:	3301      	adds	r3, #1
 800cc3c:	f023 0301 	bic.w	r3, r3, #1
 800cc40:	105c      	asrs	r4, r3, #1
 800cc42:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800cc46:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 800cc4a:	e7c5      	b.n	800cbd8 <__ieee754_sqrtf+0x20>
 800cc4c:	005b      	lsls	r3, r3, #1
 800cc4e:	3201      	adds	r2, #1
 800cc50:	0218      	lsls	r0, r3, #8
 800cc52:	d5fb      	bpl.n	800cc4c <__ieee754_sqrtf+0x94>
 800cc54:	3a01      	subs	r2, #1
 800cc56:	1a89      	subs	r1, r1, r2
 800cc58:	e7d0      	b.n	800cbfc <__ieee754_sqrtf+0x44>

0800cc5a <fabsf>:
 800cc5a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800cc5e:	4770      	bx	lr

0800cc60 <nanf>:
 800cc60:	4800      	ldr	r0, [pc, #0]	; (800cc64 <nanf+0x4>)
 800cc62:	4770      	bx	lr
 800cc64:	7fc00000 	.word	0x7fc00000

0800cc68 <_init>:
 800cc68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc6a:	bf00      	nop
 800cc6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc6e:	bc08      	pop	{r3}
 800cc70:	469e      	mov	lr, r3
 800cc72:	4770      	bx	lr

0800cc74 <_fini>:
 800cc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc76:	bf00      	nop
 800cc78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc7a:	bc08      	pop	{r3}
 800cc7c:	469e      	mov	lr, r3
 800cc7e:	4770      	bx	lr
