HEADER
"PSFversion" "1.00"
"I77n" "D_CELLS_3V_IN_3VX4_verilogams"
"SAn" "switch"
"V1n V3n" "analogLib_vdc_spectre"
"C0n C3n C2n C1n C4n C5n C6n C7n C8n" "analogLib_cap_spectre"
"I9n" "SAR_digital_part_a3"
"I34n SBn I35n I37n I36n I38n I39n I40n S0n I42n" "switch2"
"E0n" "analogLib_vcvs_spectre"
"I63n" "SAR_switched_comparator_verilogams"
"I79n I78n" "D_CELLS_3V_NA2_3VX1_verilogams"
"Analog_inv" ":1v"
"clockv" ":2v"
"resetv" ":3v"
"result<7>v" ":4v"
"result<6>v" ":5v"
"result<5>v" ":6v"
"result<4>v" ":7v"
"result<3>v" ":8v"
"result<2>v" ":9v"
"result<1>v" ":10v"
"result<0>v" ":11v"
"startv" ":12v"
