[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[WARNING ORD-0011] Hierarchical flow (-hier) is currently in development and may cause multiple issues. Do not use in production environments.
[INFO IFP-0001] Added 857 rows of 210 site FreePDK45_38x28_10R_NP_162NW_34O.
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 8754
[INFO PPL-0002] Number of I/O             1
[INFO PPL-0003] Number of I/O w/sink      1
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 20.11 um.
[INFO GPL-0005] Execute conjugate gradient initial placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         60.382 um^2
[INFO GPL-0019] Utilization:                     0.126 %
[INFO GPL-0020] Standard cells area:            60.382 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000011 HPWL: 1271990
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000008 HPWL: 85835
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000008 HPWL: 84410
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000009 HPWL: 84186
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000004 HPWL: 83749
Placement Analysis
---------------------------------
total displacement        116.2 u
average displacement        5.5 u
max displacement            7.8 u
original HPWL               4.6 u
legalized HPWL            106.3 u
delta HPWL                 2204 %

### Initial bc1 is buffer_chain ###
Cell type report for bc1 (buffer_chain)
Cell type report:                       Count       Area
  Buffer                                    2       1.60
  Total                                     2       1.60
Net u1z
 Pin capacitance: 4.624-5.406
 Wire capacitance: 0.000
 Total capacitance: 4.624-5.406
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (7, 600)

Load pins
 bc1/u2/A input (BUF_X1) 0.835-0.983 (4, 597)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (4, 603)
 ic1/u4/A input (INV_X1) 1.477-1.720 (7, 600)
 ic2/u4/A input (INV_X1) 1.477-1.720 (4, 597)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u3/Z output (BUF_X1) (4, 603)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (1, 596)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.266    0.266 v r1/Q (DFF_X1)
   0.111    0.377 v u1/Z (BUF_X1)
   0.088    0.465 v bc1/u2/Z (BUF_X1)
   0.086    0.551 v bc1/u3/Z (BUF_X1)
   0.000    0.551 v r2/D (DFF_X1)
            0.551   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.158    0.142   library setup time
            0.142   data required time
-----------------------------------------------------------
            0.142   data required time
           -0.551   data arrival time
-----------------------------------------------------------
           -0.409   slack (VIOLATED)


### swap bc1 to inv_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     12
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         59.850 um^2
[INFO GPL-0019] Utilization:                     0.125 %
[INFO GPL-0020] Standard cells area:            59.850 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0132] Locked 19 instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000011 HPWL: 2632660
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000005 HPWL: 262533
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000004 HPWL: 262731
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000005 HPWL: 262732
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000002 HPWL: 262731
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.850 um^2
[INFO GPL-0025] Ideal bin area:                  4.071 um^2
[INFO GPL-0026] Ideal bin count:                 11758
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.2116 |  5.733850e+01 |   +0.00% |  5.20e-14 |      
       10 |   0.2596 |  7.910050e+01 |  +37.95% |  7.66e-14 |      
       20 |   0.2585 |  8.938750e+01 |  +13.00% |  1.13e-13 |      
       30 |   0.2586 |  9.460550e+01 |   +5.84% |  1.66e-13 |      
       40 |   0.2568 |  9.841000e+01 |   +4.02% |  2.45e-13 |      
       50 |   0.2554 |  1.000845e+02 |   +1.70% |  3.61e-13 |      
       60 |   0.2546 |  1.010035e+02 |   +0.92% |  5.31e-13 |      
       70 |   0.2540 |  1.017350e+02 |   +0.72% |  7.83e-13 |      
       80 |   0.2535 |  1.022875e+02 |   +0.54% |  1.15e-12 |      
       90 |   0.2530 |  1.027205e+02 |   +0.42% |  1.70e-12 |      
      100 |   0.2527 |  1.030765e+02 |   +0.35% |  2.50e-12 |      
      110 |   0.2524 |  1.033780e+02 |   +0.29% |  3.69e-12 |      
      120 |   0.2521 |  1.036270e+02 |   +0.24% |  5.43e-12 |      
      130 |   0.2519 |  1.038380e+02 |   +0.20% |  8.00e-12 |      
      140 |   0.2517 |  1.040295e+02 |   +0.18% |  1.18e-11 |      
      150 |   0.2515 |  1.042245e+02 |   +0.19% |  1.74e-11 |      
      160 |   0.2513 |  1.044185e+02 |   +0.19% |  2.56e-11 |      
      170 |   0.2510 |  1.046745e+02 |   +0.25% |  3.77e-11 |      
      180 |   0.2506 |  1.050730e+02 |   +0.38% |  5.55e-11 |      
      190 |   0.2499 |  1.057365e+02 |   +0.63% |  8.18e-11 |      
      200 |   0.2482 |  1.068460e+02 |   +1.05% |  1.20e-10 |      
      210 |   0.2454 |  1.086980e+02 |   +1.73% |  1.77e-10 |      
      220 |   0.2410 |  1.115400e+02 |   +2.61% |  2.61e-10 |      
      230 |   0.2353 |  1.152115e+02 |   +3.29% |  3.85e-10 |      
      240 |   0.2302 |  1.184175e+02 |   +2.78% |  5.67e-10 |      
      250 |   0.2310 |  1.180195e+02 |   -0.34% |  8.36e-10 |      
      260 |   0.2416 |  1.115190e+02 |   -5.51% |  1.23e-09 |      
      270 |   0.2479 |  1.070385e+02 |   -4.02% |  1.81e-09 |      
      280 |   0.2317 |  1.171540e+02 |   +9.45% |  2.67e-09 |      
      290 |   0.2329 |  1.169570e+02 |   -0.17% |  3.94e-09 |      
[WARNING GPL-1010] GPL reached the maximum number of iterations for nesterov 300. Placement may have failed to converge.
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
[INFO GPL-0133] Unlocked instances
[INFO GPL-0007] Execute nesterov global placement.
      310 |   0.4182 |  2.450500e+01 |  -79.05% |  7.51e-09 |      
      320 |   0.4105 |  9.555500e+00 |  -61.01% |  1.00e-08 |      
      330 |   0.4004 |  9.852500e+00 |   +3.11% |  1.33e-08 |      
      340 |   0.3826 |  1.069400e+01 |   +8.54% |  1.78e-08 |      
      350 |   0.3589 |  1.144750e+01 |   +7.05% |  2.36e-08 |      
      360 |   0.3342 |  1.214900e+01 |   +6.13% |  3.15e-08 |      
      370 |   0.3151 |  1.256850e+01 |   +3.45% |  4.20e-08 |      
      380 |   0.2926 |  1.308850e+01 |   +4.14% |  5.59e-08 |      
      390 |   0.2717 |  1.347050e+01 |   +2.92% |  7.45e-08 |      
      400 |   0.2525 |  1.372150e+01 |   +1.86% |  9.93e-08 |      
      410 |   0.2262 |  1.375050e+01 |   +0.21% |  1.32e-07 |      
      420 |   0.1995 |  1.371250e+01 |   -0.28% |  1.76e-07 |      
      430 |   0.1748 |  1.362350e+01 |   -0.65% |  2.35e-07 |      
      440 |   0.1552 |  1.361350e+01 |   -0.07% |  3.13e-07 |      
      450 |   0.1398 |  1.370250e+01 |   +0.65% |  4.17e-07 |      
      460 |   0.1260 |  1.406650e+01 |   +2.66% |  5.55e-07 |      
      470 |   0.1050 |  1.443450e+01 |   +2.62% |  7.40e-07 |      
      473 |   0.0986 |  1.442150e+01 |          |  8.30e-07 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 473
[INFO GPL-1002] Placed Cell Area               59.8500
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0014
[INFO GPL-1008]     - For 80% usage of free space: 0.0016
[INFO GPL-1009]     - For 50% usage of free space: 0.0025
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
Placement Analysis
---------------------------------
total displacement         44.4 u
average displacement        2.1 u
max displacement            4.3 u
original HPWL              14.4 u
legalized HPWL             54.8 u
delta HPWL                  280 %

Cell type report for bc1 (inv_chain_bc1)
Cell type report:                       Count       Area
  Inverter                                  2       1.06
  Total                                     2       1.06
Net u1z
 Pin capacitance: 5.265-6.142
 Wire capacitance: 0.000
 Total capacitance: 5.265-6.142
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (2, 600)

Load pins
 bc1/u4/A input (INV_X1) 1.477-1.720 (0, 601)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (0, 600)
 ic1/u4/A input (INV_X1) 1.477-1.720 (1, 601)
 ic2/u4/A input (INV_X1) 1.477-1.720 (1, 601)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u5/ZN output (INV_X1) (2, 601)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 597)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.356    0.356 ^ r1/Q (DFF_X1)
   0.129    0.484 ^ u1/Z (BUF_X1)
   0.029    0.513 v bc1/u4/ZN (INV_X1)
   0.035    0.549 ^ bc1/u5/ZN (INV_X1)
   0.000    0.549 ^ r2/D (DFF_X1)
            0.549   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.073    0.227   library setup time
            0.227   data required time
-----------------------------------------------------------
            0.227   data required time
           -0.549   data arrival time
-----------------------------------------------------------
           -0.321   slack (VIOLATED)


### swap bc1 back to buffer_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     12
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         60.382 um^2
[INFO GPL-0019] Utilization:                     0.126 %
[INFO GPL-0020] Standard cells area:            60.382 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0132] Locked 19 instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000007 HPWL: 2555940
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000005 HPWL: 175753
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000009 HPWL: 175427
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000007 HPWL: 175425
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000007 HPWL: 175423
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.875 um^2
[INFO GPL-0025] Ideal bin area:                  4.108 um^2
[INFO GPL-0026] Ideal bin count:                 11654
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.1267 |  2.640250e+01 |   +0.00% |  3.74e-14 |      
        0 |   0.1267 |  2.640250e+01 |          |  3.89e-14 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 0
[INFO GPL-1002] Placed Cell Area               60.3820
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0014
[INFO GPL-1008]     - For 80% usage of free space: 0.0016
[INFO GPL-1009]     - For 50% usage of free space: 0.0025
[INFO GPL-1014] Final placement area: 60.38 (+0.00%)
[INFO GPL-0133] Unlocked instances
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-1014] Final placement area: 60.38 (+0.00%)
Placement Analysis
---------------------------------
total displacement         35.7 u
average displacement        1.7 u
max displacement            3.0 u
original HPWL              26.4 u
legalized HPWL             52.7 u
delta HPWL                   99 %

Cell type report for bc1 (buffer_chain)
Cell type report:                       Count       Area
  Buffer                                    2       1.60
  Total                                     2       1.60
Net u1z
 Pin capacitance: 4.624-5.406
 Wire capacitance: 0.000
 Total capacitance: 4.624-5.406
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (4, 601)

Load pins
 bc1/u2/A input (BUF_X1) 0.835-0.983 (1, 600)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (0, 601)
 ic1/u4/A input (INV_X1) 1.477-1.720 (1, 599)
 ic2/u4/A input (INV_X1) 1.477-1.720 (0, 600)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u3/Z output (BUF_X1) (1, 598)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 597)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.265    0.265 v r1/Q (DFF_X1)
   0.110    0.375 v u1/Z (BUF_X1)
   0.086    0.461 v bc1/u2/Z (BUF_X1)
   0.082    0.543 v bc1/u3/Z (BUF_X1)
   0.000    0.543 v r2/D (DFF_X1)
            0.543   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.157    0.143   library setup time
            0.143   data required time
-----------------------------------------------------------
            0.143   data required time
           -0.543   data arrival time
-----------------------------------------------------------
           -0.400   slack (VIOLATED)


### swap bc1 back to inv_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     12
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         59.850 um^2
[INFO GPL-0019] Utilization:                     0.125 %
[INFO GPL-0020] Standard cells area:            59.850 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0132] Locked 19 instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000003 HPWL: 2557460
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000008 HPWL: 179520
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000010 HPWL: 179769
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000003 HPWL: 179769
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000004 HPWL: 179763
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.850 um^2
[INFO GPL-0025] Ideal bin area:                  4.071 um^2
[INFO GPL-0026] Ideal bin count:                 11758
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.1306 |  3.247800e+01 |   +0.00% |  3.30e-14 |      
        0 |   0.1306 |  3.247800e+01 |          |  3.43e-14 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 0
[INFO GPL-1002] Placed Cell Area               59.8500
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0014
[INFO GPL-1008]     - For 80% usage of free space: 0.0016
[INFO GPL-1009]     - For 50% usage of free space: 0.0025
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
[INFO GPL-0133] Unlocked instances
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
Placement Analysis
---------------------------------
total displacement         27.3 u
average displacement        1.3 u
max displacement            3.0 u
original HPWL              32.5 u
legalized HPWL             56.6 u
delta HPWL                   74 %

Cell type report for bc1 (inv_chain_bc1_1)
Cell type report:                       Count       Area
  Inverter                                  2       1.06
  Total                                     2       1.06
Net u1z
 Pin capacitance: 5.265-6.142
 Wire capacitance: 0.000
 Total capacitance: 5.265-6.142
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (3, 600)

Load pins
 bc1/u4/A input (INV_X1) 1.477-1.720 (1, 600)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (0, 601)
 ic1/u4/A input (INV_X1) 1.477-1.720 (1, 600)
 ic2/u4/A input (INV_X1) 1.477-1.720 (3, 600)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u5/ZN output (INV_X1) (1, 600)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 596)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.358    0.358 ^ r1/Q (DFF_X1)
   0.130    0.487 ^ u1/Z (BUF_X1)
   0.029    0.516 v bc1/u4/ZN (INV_X1)
   0.036    0.552 ^ bc1/u5/ZN (INV_X1)
   0.000    0.552 ^ r2/D (DFF_X1)
            0.552   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.073    0.227   library setup time
            0.227   data required time
-----------------------------------------------------------
            0.227   data required time
           -0.552   data arrival time
-----------------------------------------------------------
           -0.325   slack (VIOLATED)


Repair timing output passed/skipped equivalence test
