library verilog;
use verilog.vl_types.all;
entity mux5 is
    port(
        rt              : in     vl_logic_vector(4 downto 0);
        rs              : in     vl_logic_vector(4 downto 0);
        rd              : out    vl_logic_vector(4 downto 0);
        op              : in     vl_logic_vector(1 downto 0);
        rst             : in     vl_logic
    );
end mux5;
