// Seed: 2884832307
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_15 = 0;
  output tri0 id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_16 = 32'd32,
    parameter id_6  = 32'd60
) (
    output tri0 id_0,
    output tri1 id_1,
    input wand id_2,
    input tri id_3,
    input tri id_4,
    output wire id_5,
    input uwire _id_6
    , id_18,
    inout wire id_7,
    output tri id_8,
    output tri0 id_9,
    input tri id_10,
    output uwire id_11,
    input tri1 id_12,
    output supply1 id_13,
    input wire id_14,
    output tri0 id_15,
    input wor _id_16
);
  wire [id_6  -  1 : id_16] id_19;
  wire id_20;
  ;
  wire id_21;
  module_0 modCall_1 (
      id_20,
      id_20
  );
endmodule
