##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_PWM
		4.3::Critical Path Report for Clock_ultrasonic
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_ultrasonic:R vs. Clock_ultrasonic:R)
		5.4::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
		5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 3.00 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 3.00 MHz    | 
Clock: Clock_1                      | Frequency: 43.14 MHz  | Target: 12.00 MHz   | 
Clock: Clock_PWM                    | Frequency: 63.26 MHz  | Target: 1.00 MHz    | 
Clock: Clock_ultrasonic             | Frequency: 56.07 MHz  | Target: 1.00 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 54.21 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
Clock: UART_IntClock                | Frequency: 54.21 MHz  | Target: 0.46 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1           Clock_1           83333.3          60154       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_PWM         Clock_PWM         1e+006           984192      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_ultrasonic  Clock_ultrasonic  1e+006           982166      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         UART_IntClock     41666.7          23219       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock     UART_IntClock     2.16667e+006     2149010     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name          Setup to Clk  Clock Name:Phase    
-----------------  ------------  ------------------  
Echo_F1(0)_PAD     23733         Clock_ultrasonic:R  
Echo_F2(0)_PAD     23722         Clock_ultrasonic:R  
Echo_L(0)_PAD      26227         Clock_ultrasonic:R  
Echo_R(0)_PAD      24601         Clock_ultrasonic:R  
Phase_LA(0)_PAD    15330         Clock_1:R           
Phase_LB(0)_PAD    15402         Clock_1:R           
Phase_RA(0)_PAD    15781         Clock_1:R           
Phase_RB(0)_PAD    15948         Clock_1:R           
Trigger_F1(0)_PAD  31572         Clock_ultrasonic:R  
Trigger_F2(0)_PAD  25204         Clock_ultrasonic:R  
Trigger_L(0)_PAD   27056         Clock_ultrasonic:R  
Trigger_R(0)_PAD   26569         Clock_ultrasonic:R  


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
Grip_Servo(0)_PAD   24294         Clock_PWM:R       
Lift_Servo(0)_PAD   24328         Clock_PWM:R       
M1_Backward(0)_PAD  30037         CyBUS_CLK:R       
M1_Backward(0)_PAD  28695         Clock_1:R         
M1_Forward(0)_PAD   29688         CyBUS_CLK:R       
M1_Forward(0)_PAD   28346         Clock_1:R         
M2_Backward(0)_PAD  33446         CyBUS_CLK:R       
M2_Backward(0)_PAD  28739         Clock_1:R         
M2_Forward(0)_PAD   33135         CyBUS_CLK:R       
M2_Forward(0)_PAD   28428         Clock_1:R         
Tx_1(0)_PAD         31942         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 43.14 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_0\/q
Path End       : \QuadDec_Left:Net_1251\/main_7
Capture Clock  : \QuadDec_Left:Net_1251\/clock_0
Path slack     : 60154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19669
-------------------------------------   ----- 
End-of-path arrival time (ps)           19669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_0\/q     macrocell80   1250   1250  60154  RISE       1
\QuadDec_Left:Net_1251_split\/main_6  macrocell1    8879  10129  60154  RISE       1
\QuadDec_Left:Net_1251_split\/q       macrocell1    3350  13479  60154  RISE       1
\QuadDec_Left:Net_1251\/main_7        macrocell67   6190  19669  60154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_PWM
***************************************
Clock: Clock_PWM
Frequency: 63.26 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984192p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2948   6448  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11578  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11578  984192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_ultrasonic
**********************************************
Clock: Clock_ultrasonic
Frequency: 56.07 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982166p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -4230
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13604
-------------------------------------   ----- 
End-of-path arrival time (ps)           13604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock        datapathcell20      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell20   4974   8474  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell20   5130  13604  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/ci         datapathcell21      0  13604  982166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock        datapathcell21      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.21 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23219p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14977
-------------------------------------   ----- 
End-of-path arrival time (ps)           14977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell20            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell20         2009   2009  23219  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell25      6694   8703  23219  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell25      3350  12053  23219  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2924  14977  23219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 54.21 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23219p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14977
-------------------------------------   ----- 
End-of-path arrival time (ps)           14977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell20            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell20         2009   2009  23219  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell25      6694   8703  23219  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell25      3350  12053  23219  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2924  14977  23219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23219p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14977
-------------------------------------   ----- 
End-of-path arrival time (ps)           14977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell20            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell20         2009   2009  23219  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell25      6694   8703  23219  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell25      3350  12053  23219  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2924  14977  23219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_0\/q
Path End       : \QuadDec_Left:Net_1251\/main_7
Capture Clock  : \QuadDec_Left:Net_1251\/clock_0
Path slack     : 60154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19669
-------------------------------------   ----- 
End-of-path arrival time (ps)           19669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_0\/q     macrocell80   1250   1250  60154  RISE       1
\QuadDec_Left:Net_1251_split\/main_6  macrocell1    8879  10129  60154  RISE       1
\QuadDec_Left:Net_1251_split\/q       macrocell1    3350  13479  60154  RISE       1
\QuadDec_Left:Net_1251\/main_7        macrocell67   6190  19669  60154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1


5.3::Critical Path Report for (Clock_ultrasonic:R vs. Clock_ultrasonic:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982166p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -4230
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13604
-------------------------------------   ----- 
End-of-path arrival time (ps)           13604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock        datapathcell20      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell20   4974   8474  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell20   5130  13604  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/ci         datapathcell21      0  13604  982166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock        datapathcell21      0      0  RISE       1


5.4::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984192p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2948   6448  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11578  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11578  984192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2149010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17157
-------------------------------------   ----- 
End-of-path arrival time (ps)           17157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  2149010  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell26      3651   7231  2149010  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell26      3350  10581  2149010  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell8     6575  17157  2149010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell8        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23219p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14977
-------------------------------------   ----- 
End-of-path arrival time (ps)           14977
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell20            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell20         2009   2009  23219  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell25      6694   8703  23219  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell25      3350  12053  23219  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2924  14977  23219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30348p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7809
-------------------------------------   ---- 
End-of-path arrival time (ps)           7809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell20            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell20      2009   2009  23219  RISE       1
\UART:BUART:rx_state_0\/main_0  macrocell95   5800   7809  30348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30348p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7809
-------------------------------------   ---- 
End-of-path arrival time (ps)           7809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell20            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell20       2009   2009  23219  RISE       1
\UART:BUART:rx_status_3\/main_0  macrocell103   5800   7809  30348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30348p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7809
-------------------------------------   ---- 
End-of-path arrival time (ps)           7809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell20            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell20       2009   2009  23219  RISE       1
\UART:BUART:rx_last\/main_0  macrocell104   5800   7809  30348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell104        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 31197p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6959
-------------------------------------   ---- 
End-of-path arrival time (ps)           6959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell20            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell20      2009   2009  23219  RISE       1
\UART:BUART:rx_state_2\/main_0  macrocell98   4950   6959  31197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 31208p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell20            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell20       2009   2009  23219  RISE       1
\UART:BUART:pollcount_1\/main_0  macrocell101   4940   6949  31208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31208p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6949
-------------------------------------   ---- 
End-of-path arrival time (ps)           6949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell20            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell20       2009   2009  23219  RISE       1
\UART:BUART:pollcount_0\/main_0  macrocell102   4940   6949  31208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_0\/q
Path End       : \QuadDec_Left:Net_1251\/main_7
Capture Clock  : \QuadDec_Left:Net_1251\/clock_0
Path slack     : 60154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19669
-------------------------------------   ----- 
End-of-path arrival time (ps)           19669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_0\/q     macrocell80   1250   1250  60154  RISE       1
\QuadDec_Left:Net_1251_split\/main_6  macrocell1    8879  10129  60154  RISE       1
\QuadDec_Left:Net_1251_split\/q       macrocell1    3350  13479  60154  RISE       1
\QuadDec_Left:Net_1251\/main_7        macrocell67   6190  19669  60154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18075
-------------------------------------   ----- 
End-of-path arrival time (ps)           18075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:reload\/main_1                macrocell2      3487   6987  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10337  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2608  12945  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  18075  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  18075  61028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1203\/q
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61892p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17211
-------------------------------------   ----- 
End-of-path arrival time (ps)           17211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1203\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1203\/q                                    macrocell74     1250   1250  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3624   4874  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   8224  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3857  12081  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  17211  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  17211  61892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Right:Net_1251\/main_7
Capture Clock  : \QuadDec_Right:Net_1251\/clock_0
Path slack     : 62977p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16846
-------------------------------------   ----- 
End-of-path arrival time (ps)           16846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_filt\/q  macrocell62   1250   1250  62977  RISE       1
\QuadDec_Right:Net_1251_split\/main_3   macrocell58   9957  11207  62977  RISE       1
\QuadDec_Right:Net_1251_split\/q        macrocell58   3350  14557  62977  RISE       1
\QuadDec_Right:Net_1251\/main_7         macrocell53   2289  16846  62977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Right:Net_1203\/main_5
Capture Clock  : \QuadDec_Right:Net_1203\/clock_0
Path slack     : 63413p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16410
-------------------------------------   ----- 
End-of-path arrival time (ps)           16410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_filt\/q  macrocell62   1250   1250  62977  RISE       1
\QuadDec_Right:Net_1203_split\/main_3   macrocell72   8897  10147  63413  RISE       1
\QuadDec_Right:Net_1203_split\/q        macrocell72   3350  13497  63413  RISE       1
\QuadDec_Right:Net_1203\/main_5         macrocell60   2913  16410  63413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 64328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12945
-------------------------------------   ----- 
End-of-path arrival time (ps)           12945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:reload\/main_1                macrocell2      3487   6987  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10337  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   2608  12945  64328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 64329p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12944
-------------------------------------   ----- 
End-of-path arrival time (ps)           12944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:reload\/main_1                macrocell2      3487   6987  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  10337  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   2607  12944  64329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1203\/q
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 64645p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12628
-------------------------------------   ----- 
End-of-path arrival time (ps)           12628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1203\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1203\/q                                    macrocell74     1250   1250  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3624   4874  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   8224  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   4404  12628  64645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_0\/q
Path End       : \QuadDec_Left:Net_1203\/main_5
Capture Clock  : \QuadDec_Left:Net_1203\/clock_0
Path slack     : 64664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15160
-------------------------------------   ----- 
End-of-path arrival time (ps)           15160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_0\/q     macrocell80    1250   1250  60154  RISE       1
\QuadDec_Left:Net_1203_split\/main_6  macrocell140   8254   9504  64664  RISE       1
\QuadDec_Left:Net_1203_split\/q       macrocell140   3350  12854  64664  RISE       1
\QuadDec_Left:Net_1203\/main_5        macrocell74    2305  15160  64664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1203\/q
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65192p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12081
-------------------------------------   ----- 
End-of-path arrival time (ps)           12081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1203\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1203\/q                                    macrocell74     1250   1250  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3624   4874  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   8224  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3857  12081  65192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65488p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11785
-------------------------------------   ----- 
End-of-path arrival time (ps)           11785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:reload\/main_1                macrocell9      2313   5813  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:reload\/q                     macrocell9      3350   9163  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2622  11785  65488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11784
-------------------------------------   ----- 
End-of-path arrival time (ps)           11784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:reload\/main_1                macrocell9      2313   5813  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:reload\/q                     macrocell9      3350   9163  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2620  11784  65490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 65640p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17193
-------------------------------------   ----- 
End-of-path arrival time (ps)           17193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:status_3\/main_0            macrocell5      4407   7907  65640  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  11257  65640  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    5936  17193  65640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1251\/q
Path End       : \QuadDec_Left:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Left:bQuadDec:Stsreg\/clock
Path slack     : 66826p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16008
-------------------------------------   ----- 
End-of-path arrival time (ps)           16008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1251\/q                macrocell67    1250   1250  61601  RISE       1
\QuadDec_Left:Net_530\/main_1            macrocell14    4786   6036  66826  RISE       1
\QuadDec_Left:Net_530\/q                 macrocell14    3350   9386  66826  RISE       1
\QuadDec_Left:bQuadDec:Stsreg\/status_0  statusicell4   6622  16008  66826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11618
-------------------------------------   ----- 
End-of-path arrival time (ps)           11618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2988   6488  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   5130  11618  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  11618  67486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell13      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 67542p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell59         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\/q             macrocell59     1250   1250  64242  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:count_enable\/main_1          macrocell6      2325   3575  64242  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   6925  64242  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   2807   9732  67542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 67567p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9706
-------------------------------------   ---- 
End-of-path arrival time (ps)           9706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell59         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\/q             macrocell59     1250   1250  64242  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:count_enable\/main_1          macrocell6      2325   3575  64242  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   6925  64242  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   2781   9706  67567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67572p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11532
-------------------------------------   ----- 
End-of-path arrival time (ps)           11532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2902   6402  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11532  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11532  67572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67898p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14936
-------------------------------------   ----- 
End-of-path arrival time (ps)           14936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  67898  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  67898  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  67898  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:status_0\/main_0             macrocell3      2308   5938  67898  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350   9288  67898  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    5648  14936  67898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68381p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14452
-------------------------------------   ----- 
End-of-path arrival time (ps)           14452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:status_3\/main_0            macrocell12     4670   8170  68381  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  11520  68381  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2932  14452  68381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Right:Net_1251\/main_3
Capture Clock  : \QuadDec_Right:Net_1251\/clock_0
Path slack     : 68603p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_filt\/q  macrocell62   1250   1250  62977  RISE       1
\QuadDec_Right:Net_1251\/main_3         macrocell53   9970  11220  68603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Right:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Right:bQuadDec:state_1\/clock_0
Path slack     : 68603p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11220
-------------------------------------   ----- 
End-of-path arrival time (ps)           11220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_filt\/q   macrocell62   1250   1250  62977  RISE       1
\QuadDec_Right:bQuadDec:state_1\/main_2  macrocell65   9970  11220  68603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Right:Net_1251\/main_2
Capture Clock  : \QuadDec_Right:Net_1251\/clock_0
Path slack     : 68824p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10999
-------------------------------------   ----- 
End-of-path arrival time (ps)           10999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_A_filt\/q  macrocell61   1250   1250  63197  RISE       1
\QuadDec_Right:Net_1251\/main_2         macrocell53   9749  10999  68824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Right:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Right:bQuadDec:state_1\/clock_0
Path slack     : 68824p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10999
-------------------------------------   ----- 
End-of-path arrival time (ps)           10999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_A_filt\/q   macrocell61   1250   1250  63197  RISE       1
\QuadDec_Right:bQuadDec:state_1\/main_1  macrocell65   9749  10999  68824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_0\/q
Path End       : \QuadDec_Left:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Left:bQuadDec:state_1\/clock_0
Path slack     : 69392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10431
-------------------------------------   ----- 
End-of-path arrival time (ps)           10431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_0\/q       macrocell80   1250   1250  60154  RISE       1
\QuadDec_Left:bQuadDec:state_1\/main_5  macrocell79   9181  10431  69392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Net_1251\/q
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 69732p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1251\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Net_1251\/q                                    macrocell53     1250   1250  67478  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   6291   7541  69732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1251\/q
Path End       : \QuadDec_Left:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Left:bQuadDec:Stsreg\/clock
Path slack     : 69802p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13031
-------------------------------------   ----- 
End-of-path arrival time (ps)           13031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1251\/q                macrocell67    1250   1250  61601  RISE       1
\QuadDec_Left:Net_611\/main_1            macrocell15    4786   6036  69802  RISE       1
\QuadDec_Left:Net_611\/q                 macrocell15    3350   9386  69802  RISE       1
\QuadDec_Left:bQuadDec:Stsreg\/status_1  statusicell4   3645  13031  69802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1251\/q
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 70258p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7016
-------------------------------------   ---- 
End-of-path arrival time (ps)           7016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1251\/q                                    macrocell67     1250   1250  61601  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   5766   7016  70258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_0\/q
Path End       : \QuadDec_Left:Net_1203\/main_4
Capture Clock  : \QuadDec_Left:Net_1203\/clock_0
Path slack     : 70318p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_0\/q  macrocell80   1250   1250  60154  RISE       1
\QuadDec_Left:Net_1203\/main_4     macrocell74   8255   9505  70318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_0\/q
Path End       : \QuadDec_Left:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Left:bQuadDec:error\/clock_0
Path slack     : 70318p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9505
-------------------------------------   ---- 
End-of-path arrival time (ps)           9505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_0\/q     macrocell80   1250   1250  60154  RISE       1
\QuadDec_Left:bQuadDec:error\/main_5  macrocell78   8255   9505  70318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1260\/q
Path End       : \QuadDec_Left:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Left:bQuadDec:state_1\/clock_0
Path slack     : 70507p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9316
-------------------------------------   ---- 
End-of-path arrival time (ps)           9316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1260\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1260\/q               macrocell77   1250   1250  61825  RISE       1
\QuadDec_Left:bQuadDec:state_1\/main_0  macrocell79   8066   9316  70507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70563p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12270
-------------------------------------   ----- 
End-of-path arrival time (ps)           12270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  62298  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  62298  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  62298  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:status_2\/main_0            macrocell11     3228   6618  70563  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350   9968  70563  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2303  12270  70563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Right:Net_1203\/main_1
Capture Clock  : \QuadDec_Right:Net_1203\/clock_0
Path slack     : 70594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9230
-------------------------------------   ---- 
End-of-path arrival time (ps)           9230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_filt\/q  macrocell62   1250   1250  62977  RISE       1
\QuadDec_Right:Net_1203\/main_1         macrocell60   7980   9230  70594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Right:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Right:bQuadDec:error\/clock_0
Path slack     : 70594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9230
-------------------------------------   ---- 
End-of-path arrival time (ps)           9230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_filt\/q  macrocell62   1250   1250  62977  RISE       1
\QuadDec_Right:bQuadDec:error\/main_2   macrocell64   7980   9230  70594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12169
-------------------------------------   ----- 
End-of-path arrival time (ps)           12169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  70664  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  70664  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  70664  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:status_0\/main_0             macrocell10     2292   5922  70664  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350   9272  70664  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2897  12169  70664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_M1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70769p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12064
-------------------------------------   ----- 
End-of-path arrival time (ps)           12064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  67572  RISE       1
\PWM_M1:PWMUDB:status_2\/main_1          macrocell16     2908   6408  70769  RISE       1
\PWM_M1:PWMUDB:status_2\/q               macrocell16     3350   9758  70769  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2307  12064  70769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Net_1251\/q
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 70778p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1251\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Net_1251\/q                                    macrocell53     1250   1250  67478  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   5245   6495  70778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70786p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6488
-------------------------------------   ---- 
End-of-path arrival time (ps)           6488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   2988   6488  70786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70788p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell13   2986   6486  70788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell13      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Left:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Left:bQuadDec:state_1\/clock_0
Path slack     : 70802p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9022
-------------------------------------   ---- 
End-of-path arrival time (ps)           9022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_A_filt\/q   macrocell75   1250   1250  61777  RISE       1
\QuadDec_Left:bQuadDec:state_1\/main_1  macrocell79   7772   9022  70802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1251\/q
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 70802p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1251\/q                                    macrocell67     1250   1250  61601  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   5221   6471  70802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Right:Net_1203\/main_0
Capture Clock  : \QuadDec_Right:Net_1203\/clock_0
Path slack     : 70819p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9005
-------------------------------------   ---- 
End-of-path arrival time (ps)           9005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_A_filt\/q  macrocell61   1250   1250  63197  RISE       1
\QuadDec_Right:Net_1203\/main_0         macrocell60   7755   9005  70819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Right:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Right:bQuadDec:error\/clock_0
Path slack     : 70819p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9005
-------------------------------------   ---- 
End-of-path arrival time (ps)           9005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_A_filt\/q  macrocell61   1250   1250  63197  RISE       1
\QuadDec_Right:bQuadDec:error\/main_1   macrocell64   7755   9005  70819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_M2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11986
-------------------------------------   ----- 
End-of-path arrival time (ps)           11986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12    760    760  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0    760  67486  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2740   3500  67486  RISE       1
\PWM_M2:PWMUDB:status_2\/main_1          macrocell30      2876   6376  70847  RISE       1
\PWM_M2:PWMUDB:status_2\/q               macrocell30      3350   9726  70847  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/status_2  statusicell9     2260  11986  70847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/clock                       statusicell9        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2903   6403  70871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70872p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  67572  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2902   6402  70872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_0\/q
Path End       : \QuadDec_Left:Net_1260\/main_3
Capture Clock  : \QuadDec_Left:Net_1260\/clock_0
Path slack     : 71287p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8536
-------------------------------------   ---- 
End-of-path arrival time (ps)           8536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_0\/q  macrocell80   1250   1250  60154  RISE       1
\QuadDec_Left:Net_1260\/main_3     macrocell77   7286   8536  71287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1260\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Net_1260\/q
Path End       : \QuadDec_Right:Net_1251\/main_1
Capture Clock  : \QuadDec_Right:Net_1251\/clock_0
Path slack     : 71324p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1260\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:Net_1260\/q       macrocell63   1250   1250  62425  RISE       1
\QuadDec_Right:Net_1251\/main_1  macrocell53   7250   8500  71324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Net_1260\/q
Path End       : \QuadDec_Right:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Right:bQuadDec:state_1\/clock_0
Path slack     : 71324p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8500
-------------------------------------   ---- 
End-of-path arrival time (ps)           8500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1260\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:Net_1260\/q               macrocell63   1250   1250  62425  RISE       1
\QuadDec_Right:bQuadDec:state_1\/main_0  macrocell65   7250   8500  71324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Right:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Right:bQuadDec:Stsreg\/clock
Path slack     : 71392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell57         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:prevCompare\/q  macrocell57    1250   1250  68993  RISE       1
\QuadDec_Right:Net_530\/main_2                  macrocell7     4518   5768  71392  RISE       1
\QuadDec_Right:Net_530\/q                       macrocell7     3350   9118  71392  RISE       1
\QuadDec_Right:bQuadDec:Stsreg\/status_0        statusicell2   2323  11441  71392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Right:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Right:bQuadDec:Stsreg\/clock
Path slack     : 71395p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11438
-------------------------------------   ----- 
End-of-path arrival time (ps)           11438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell57         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:prevCompare\/q  macrocell57    1250   1250  68993  RISE       1
\QuadDec_Right:Net_611\/main_2                  macrocell8     4518   5768  71395  RISE       1
\QuadDec_Right:Net_611\/q                       macrocell8     3350   9118  71395  RISE       1
\QuadDec_Right:bQuadDec:Stsreg\/status_1        statusicell2   2321  11438  71395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1260\/q
Path End       : \QuadDec_Left:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Left:bQuadDec:error\/clock_0
Path slack     : 71423p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8401
-------------------------------------   ---- 
End-of-path arrival time (ps)           8401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1260\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1260\/q             macrocell77   1250   1250  61825  RISE       1
\QuadDec_Left:bQuadDec:error\/main_0  macrocell78   7151   8401  71423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11368
-------------------------------------   ----- 
End-of-path arrival time (ps)           11368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62315  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62315  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62315  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:status_2\/main_0            macrocell4      2310   5700  71465  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350   9050  71465  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2318  11368  71465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_M1:PWMUDB:status_0\/clock_0
Path slack     : 71479p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8344
-------------------------------------   ---- 
End-of-path arrival time (ps)           8344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  71479  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  71479  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  71479  RISE       1
\PWM_M1:PWMUDB:status_0\/main_1         macrocell83     4594   8344  71479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:status_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Right:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Right:bQuadDec:state_0\/clock_0
Path slack     : 71522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8302
-------------------------------------   ---- 
End-of-path arrival time (ps)           8302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_filt\/q   macrocell62   1250   1250  62977  RISE       1
\QuadDec_Right:bQuadDec:state_0\/main_2  macrocell66   7052   8302  71522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71653p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell69     4670   8170  71653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell69         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Right:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Right:bQuadDec:state_0\/clock_0
Path slack     : 71746p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8077
-------------------------------------   ---- 
End-of-path arrival time (ps)           8077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_A_filt\/q   macrocell61   1250   1250  63197  RISE       1
\QuadDec_Right:bQuadDec:state_0\/main_1  macrocell66   6827   8077  71746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71916p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7907
-------------------------------------   ---- 
End-of-path arrival time (ps)           7907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell55     4407   7907  71916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell55         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_M1:PWMUDB:prevCompare1\/clock_0
Path slack     : 72003p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7820
-------------------------------------   ---- 
End-of-path arrival time (ps)           7820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  71479  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  71479  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  71479  RISE       1
\PWM_M1:PWMUDB:prevCompare1\/main_0     macrocell82     4070   7820  72003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:prevCompare1\/clock_0                       macrocell82         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Left:Net_1203\/main_0
Capture Clock  : \QuadDec_Left:Net_1203\/clock_0
Path slack     : 72143p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7680
-------------------------------------   ---- 
End-of-path arrival time (ps)           7680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_A_filt\/q  macrocell75   1250   1250  61777  RISE       1
\QuadDec_Left:Net_1203\/main_0         macrocell74   6430   7680  72143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Left:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Left:bQuadDec:error\/clock_0
Path slack     : 72143p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7680
-------------------------------------   ---- 
End-of-path arrival time (ps)           7680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_A_filt\/q  macrocell75   1250   1250  61777  RISE       1
\QuadDec_Left:bQuadDec:error\/main_1   macrocell78   6430   7680  72143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_1\/q
Path End       : \QuadDec_Left:Net_1251\/main_5
Capture Clock  : \QuadDec_Left:Net_1251\/clock_0
Path slack     : 72158p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_1\/q  macrocell79   1250   1250  61122  RISE       1
\QuadDec_Left:Net_1251\/main_5     macrocell67   6415   7665  72158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_1\/q
Path End       : \QuadDec_Left:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Left:bQuadDec:state_0\/clock_0
Path slack     : 72158p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_1\/q       macrocell79   1250   1250  61122  RISE       1
\QuadDec_Left:bQuadDec:state_0\/main_4  macrocell80   6415   7665  72158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_1\/q
Path End       : \QuadDec_Left:Net_1260\/main_2
Capture Clock  : \QuadDec_Left:Net_1260\/clock_0
Path slack     : 72158p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7665
-------------------------------------   ---- 
End-of-path arrival time (ps)           7665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_1\/q  macrocell79   1250   1250  61122  RISE       1
\QuadDec_Left:Net_1260\/main_2     macrocell77   6415   7665  72158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1260\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Right:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 72257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7566
-------------------------------------   ---- 
End-of-path arrival time (ps)           7566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  67898  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  67898  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  67898  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:prevCompare\/main_0          macrocell57     3936   7566  72257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell57         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:runmode_enable\/q
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 72394p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:runmode_enable\/q         macrocell105     1250   1250  69159  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell13   3630   4880  72394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell13      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:runmode_enable\/q
Path End       : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72459p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:runmode_enable\/q         macrocell105     1250   1250  69159  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   3565   4815  72459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_M2:PWMUDB:prevCompare1\/clock_0
Path slack     : 72783p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  72783  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  72783  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  72783  RISE       1
\PWM_M2:PWMUDB:prevCompare1\/main_0     macrocell106     3290   7040  72783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:prevCompare1\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_M2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_M2:PWMUDB:status_0\/clock_0
Path slack     : 72783p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7040
-------------------------------------   ---- 
End-of-path arrival time (ps)           7040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  72783  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  72783  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  72783  RISE       1
\PWM_M2:PWMUDB:status_0\/main_1         macrocell107     3290   7040  72783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:status_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:error\/q
Path End       : \QuadDec_Left:Net_1251\/main_4
Capture Clock  : \QuadDec_Left:Net_1251\/clock_0
Path slack     : 72833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6990
-------------------------------------   ---- 
End-of-path arrival time (ps)           6990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:error\/q  macrocell78   1250   1250  60723  RISE       1
\QuadDec_Left:Net_1251\/main_4   macrocell67   5740   6990  72833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:error\/q
Path End       : \QuadDec_Left:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Left:bQuadDec:state_0\/clock_0
Path slack     : 72833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6990
-------------------------------------   ---- 
End-of-path arrival time (ps)           6990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:error\/q         macrocell78   1250   1250  60723  RISE       1
\QuadDec_Left:bQuadDec:state_0\/main_3  macrocell80   5740   6990  72833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:error\/q
Path End       : \QuadDec_Left:Net_1260\/main_1
Capture Clock  : \QuadDec_Left:Net_1260\/clock_0
Path slack     : 72833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6990
-------------------------------------   ---- 
End-of-path arrival time (ps)           6990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:error\/q  macrocell78   1250   1250  60723  RISE       1
\QuadDec_Left:Net_1260\/main_1   macrocell77   5740   6990  72833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1260\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Right:Net_1275\/main_0
Capture Clock  : \QuadDec_Right:Net_1275\/clock_0
Path slack     : 72836p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6987
-------------------------------------   ---- 
End-of-path arrival time (ps)           6987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61028  RISE       1
\QuadDec_Right:Net_1275\/main_0                             macrocell56     3487   6987  72836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1275\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Left:Net_1251\/main_3
Capture Clock  : \QuadDec_Left:Net_1251\/clock_0
Path slack     : 72846p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_B_filt\/q  macrocell76   1250   1250  61187  RISE       1
\QuadDec_Left:Net_1251\/main_3         macrocell67   5727   6977  72846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Left:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Left:bQuadDec:state_0\/clock_0
Path slack     : 72846p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_B_filt\/q   macrocell76   1250   1250  61187  RISE       1
\QuadDec_Left:bQuadDec:state_0\/main_2  macrocell80   5727   6977  72846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:error\/q
Path End       : \QuadDec_Left:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Left:bQuadDec:state_1\/clock_0
Path slack     : 72930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6894
-------------------------------------   ---- 
End-of-path arrival time (ps)           6894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:error\/q         macrocell78   1250   1250  60723  RISE       1
\QuadDec_Left:bQuadDec:state_1\/main_3  macrocell79   5644   6894  72930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:runmode_enable\/q
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72931p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:runmode_enable\/q         macrocell81     1250   1250  69631  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   3092   4342  72931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:runmode_enable\/q
Path End       : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 72933p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:runmode_enable\/q         macrocell81     1250   1250  69631  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   3091   4341  72933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell6       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:error\/q
Path End       : \QuadDec_Right:Net_1251\/main_4
Capture Clock  : \QuadDec_Right:Net_1251\/clock_0
Path slack     : 73009p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:error\/q  macrocell64   1250   1250  67390  RISE       1
\QuadDec_Right:Net_1251\/main_4   macrocell53   5564   6814  73009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:error\/q
Path End       : \QuadDec_Right:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Right:bQuadDec:state_1\/clock_0
Path slack     : 73009p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:error\/q         macrocell64   1250   1250  67390  RISE       1
\QuadDec_Right:bQuadDec:state_1\/main_3  macrocell65   5564   6814  73009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_0\/q
Path End       : \QuadDec_Right:Net_1251\/main_6
Capture Clock  : \QuadDec_Right:Net_1251\/clock_0
Path slack     : 73188p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_0\/q  macrocell66   1250   1250  67562  RISE       1
\QuadDec_Right:Net_1251\/main_6     macrocell53   5386   6636  73188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_0\/q
Path End       : \QuadDec_Right:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Right:bQuadDec:state_1\/clock_0
Path slack     : 73188p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_0\/q       macrocell66   1250   1250  67562  RISE       1
\QuadDec_Right:bQuadDec:state_1\/main_5  macrocell65   5386   6636  73188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  62298  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  62298  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  62298  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell68     3228   6618  73206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell68         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_1\/q
Path End       : \QuadDec_Right:Net_1260\/main_2
Capture Clock  : \QuadDec_Right:Net_1260\/clock_0
Path slack     : 73222p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_1\/q  macrocell65   1250   1250  68810  RISE       1
\QuadDec_Right:Net_1260\/main_2     macrocell63   5351   6601  73222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1260\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_1\/q
Path End       : \QuadDec_Right:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Right:bQuadDec:state_0\/clock_0
Path slack     : 73222p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_1\/q       macrocell65   1250   1250  68810  RISE       1
\QuadDec_Right:bQuadDec:state_0\/main_4  macrocell66   5351   6601  73222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:error\/q
Path End       : \QuadDec_Left:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Left:bQuadDec:Stsreg\/clock
Path slack     : 73257p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9576
-------------------------------------   ---- 
End-of-path arrival time (ps)           9576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:error\/q          macrocell78    1250   1250  60723  RISE       1
\QuadDec_Left:bQuadDec:Stsreg\/status_3  statusicell4   8326   9576  73257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Left:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Left:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 73478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_delayed_0\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_A_delayed_0\/q       macrocell47   1250   1250  73478  RISE       1
\QuadDec_Left:bQuadDec:quad_A_delayed_1\/main_0  macrocell48   5095   6345  73478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_delayed_1\/clock_0           macrocell48         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Left:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 73478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6345
-------------------------------------   ---- 
End-of-path arrival time (ps)           6345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_delayed_0\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_A_delayed_0\/q  macrocell47   1250   1250  73478  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/main_0  macrocell75   5095   6345  73478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_482/main_1
Capture Clock  : Net_482/clock_0
Path slack     : 73510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   1520   1520  72783  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   1520  72783  RISE       1
\PWM_M2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   2230   3750  72783  RISE       1
Net_482/main_1                          macrocell108     2563   6313  73510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_482/clock_0                                            macrocell108        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1260\/q
Path End       : \QuadDec_Left:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Left:bQuadDec:Stsreg\/clock
Path slack     : 73673p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9160
-------------------------------------   ---- 
End-of-path arrival time (ps)           9160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1260\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1260\/q                macrocell77    1250   1250  61825  RISE       1
\QuadDec_Left:bQuadDec:Stsreg\/status_2  statusicell4   7910   9160  73673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Left:Net_1203\/main_1
Capture Clock  : \QuadDec_Left:Net_1203\/clock_0
Path slack     : 73751p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_B_filt\/q  macrocell76   1250   1250  61187  RISE       1
\QuadDec_Left:Net_1203\/main_1         macrocell74   4823   6073  73751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Left:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Left:bQuadDec:error\/clock_0
Path slack     : 73751p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_B_filt\/q  macrocell76   1250   1250  61187  RISE       1
\QuadDec_Left:bQuadDec:error\/main_2   macrocell78   4823   6073  73751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_469/main_1
Capture Clock  : Net_469/clock_0
Path slack     : 73764p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6059
-------------------------------------   ---- 
End-of-path arrival time (ps)           6059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  71479  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  71479  RISE       1
\PWM_M1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  71479  RISE       1
Net_469/main_1                          macrocell84     2309   6059  73764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_469/clock_0                                            macrocell84         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1251\/q
Path End       : \QuadDec_Left:Net_1251\/main_0
Capture Clock  : \QuadDec_Left:Net_1251\/clock_0
Path slack     : 73800p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1251\/q       macrocell67   1250   1250  61601  RISE       1
\QuadDec_Left:Net_1251\/main_0  macrocell67   4773   6023  73800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:error\/q
Path End       : \QuadDec_Left:Net_1203\/main_2
Capture Clock  : \QuadDec_Left:Net_1203\/clock_0
Path slack     : 73875p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:error\/q  macrocell78   1250   1250  60723  RISE       1
\QuadDec_Left:Net_1203\/main_2   macrocell74   4699   5949  73875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:error\/q
Path End       : \QuadDec_Left:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Left:bQuadDec:error\/clock_0
Path slack     : 73875p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:error\/q       macrocell78   1250   1250  60723  RISE       1
\QuadDec_Left:bQuadDec:error\/main_3  macrocell78   4699   5949  73875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Left:Net_1251\/main_2
Capture Clock  : \QuadDec_Left:Net_1251\/clock_0
Path slack     : 73890p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_A_filt\/q  macrocell75   1250   1250  61777  RISE       1
\QuadDec_Left:Net_1251\/main_2         macrocell67   4684   5934  73890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Left:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Left:bQuadDec:state_0\/clock_0
Path slack     : 73890p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_A_filt\/q   macrocell75   1250   1250  61777  RISE       1
\QuadDec_Left:bQuadDec:state_0\/main_1  macrocell80   4684   5934  73890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Left:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73902p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  70664  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  70664  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  70664  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:prevCompare\/main_0          macrocell71     2292   5922  73902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell71         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_1\/q
Path End       : \QuadDec_Left:Net_1203\/main_3
Capture Clock  : \QuadDec_Left:Net_1203\/clock_0
Path slack     : 73921p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_1\/q  macrocell79   1250   1250  61122  RISE       1
\QuadDec_Left:Net_1203\/main_3     macrocell74   4652   5902  73921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1203\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_1\/q
Path End       : \QuadDec_Left:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Left:bQuadDec:error\/clock_0
Path slack     : 73921p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_1\/q     macrocell79   1250   1250  61122  RISE       1
\QuadDec_Left:bQuadDec:error\/main_4  macrocell78   4652   5902  73921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:error\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Left:Net_1275\/main_0
Capture Clock  : \QuadDec_Left:Net_1275\/clock_0
Path slack     : 74010p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  62190  RISE       1
\QuadDec_Left:Net_1275\/main_0                             macrocell70     2313   5813  74010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1275\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Left:Net_1275\/main_1
Capture Clock  : \QuadDec_Left:Net_1275\/clock_0
Path slack     : 74118p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  62298  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  62298  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  62298  RISE       1
\QuadDec_Left:Net_1275\/main_1                             macrocell70     2315   5705  74118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1275\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 74123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62315  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62315  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62315  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell54     2310   5700  74123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell54         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Right:Net_1275\/main_1
Capture Clock  : \QuadDec_Right:Net_1275\/clock_0
Path slack     : 74123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  62315  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  62315  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  62315  RISE       1
\QuadDec_Right:Net_1275\/main_1                             macrocell56     2310   5700  74123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1275\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_1\/q
Path End       : \QuadDec_Right:Net_1203\/main_3
Capture Clock  : \QuadDec_Right:Net_1203\/clock_0
Path slack     : 74154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_1\/q  macrocell65   1250   1250  68810  RISE       1
\QuadDec_Right:Net_1203\/main_3     macrocell60   4419   5669  74154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_1\/q
Path End       : \QuadDec_Right:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Right:bQuadDec:error\/clock_0
Path slack     : 74154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_1\/q     macrocell65   1250   1250  68810  RISE       1
\QuadDec_Right:bQuadDec:error\/main_4  macrocell64   4419   5669  74154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_0\/q
Path End       : \QuadDec_Left:Net_1251\/main_6
Capture Clock  : \QuadDec_Left:Net_1251\/clock_0
Path slack     : 74321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_0\/q  macrocell80   1250   1250  60154  RISE       1
\QuadDec_Left:Net_1251\/main_6     macrocell67   4252   5502  74321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_0\/q
Path End       : \QuadDec_Left:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Left:bQuadDec:state_0\/clock_0
Path slack     : 74321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_0\/q       macrocell80   1250   1250  60154  RISE       1
\QuadDec_Left:bQuadDec:state_0\/main_5  macrocell80   4252   5502  74321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Net_1260\/q
Path End       : \QuadDec_Right:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Right:bQuadDec:Stsreg\/clock
Path slack     : 74428p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8405
-------------------------------------   ---- 
End-of-path arrival time (ps)           8405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1260\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Right:Net_1260\/q                macrocell63    1250   1250  62425  RISE       1
\QuadDec_Right:bQuadDec:Stsreg\/status_2  statusicell2   7155   8405  74428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Net_1260\/q
Path End       : \QuadDec_Right:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Right:bQuadDec:error\/clock_0
Path slack     : 74512p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1260\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:Net_1260\/q             macrocell63   1250   1250  62425  RISE       1
\QuadDec_Right:bQuadDec:error\/main_0  macrocell64   4061   5311  74512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74634p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  62190  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    4699   8199  74634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1260\/q
Path End       : \QuadDec_Left:Net_1260\/main_0
Capture Clock  : \QuadDec_Left:Net_1260\/clock_0
Path slack     : 74645p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1260\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1260\/q       macrocell77   1250   1250  61825  RISE       1
\QuadDec_Left:Net_1260\/main_0  macrocell77   3928   5178  74645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1260\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1260\/q
Path End       : \QuadDec_Left:Net_1251\/main_1
Capture Clock  : \QuadDec_Left:Net_1251\/clock_0
Path slack     : 74692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1260\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1260\/q       macrocell77   1250   1250  61825  RISE       1
\QuadDec_Left:Net_1251\/main_1  macrocell67   3881   5131  74692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1251\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1260\/q
Path End       : \QuadDec_Left:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Left:bQuadDec:state_0\/clock_0
Path slack     : 74692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1260\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1260\/q               macrocell77   1250   1250  61825  RISE       1
\QuadDec_Left:bQuadDec:state_0\/main_0  macrocell80   3881   5131  74692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_0\/clock_0                    macrocell80         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Left:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74798p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_B_filt\/q       macrocell76   1250   1250  61187  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/main_3  macrocell76   3775   5025  74798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/clock_0                macrocell76         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Left:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Left:bQuadDec:state_1\/clock_0
Path slack     : 74798p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/clock_0                macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_B_filt\/q   macrocell76   1250   1250  61187  RISE       1
\QuadDec_Left:bQuadDec:state_1\/main_2  macrocell79   3775   5025  74798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Left:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74807p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_A_filt\/q       macrocell75   1250   1250  61777  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/main_3  macrocell75   3767   5017  74807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Right:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74844p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_filt\/q       macrocell62   1250   1250  62977  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/main_3  macrocell62   3730   4980  74844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 74873p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7961
-------------------------------------   ---- 
End-of-path arrival time (ps)           7961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  61028  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4461   7961  74873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1203\/q
Path End       : \QuadDec_Left:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 74949p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1203\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1203\/q                              macrocell74   1250   1250  61892  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell73   3624   4874  74949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell73         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:runmode_enable\/q
Path End       : Net_482/main_0
Capture Clock  : Net_482/clock_0
Path slack     : 74955p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:runmode_enable\/q  macrocell105   1250   1250  69159  RISE       1
Net_482/main_0                    macrocell108   3618   4868  74955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_482/clock_0                                            macrocell108        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Right:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75146p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_A_filt\/q       macrocell61   1250   1250  63197  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/main_3  macrocell61   3427   4677  75146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_0\/q
Path End       : \QuadDec_Right:Net_1203\/main_4
Capture Clock  : \QuadDec_Right:Net_1203\/clock_0
Path slack     : 75177p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_0\/q  macrocell66   1250   1250  67562  RISE       1
\QuadDec_Right:Net_1203\/main_4     macrocell60   3396   4646  75177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_0\/q
Path End       : \QuadDec_Right:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Right:bQuadDec:error\/clock_0
Path slack     : 75177p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_0\/q     macrocell66   1250   1250  67562  RISE       1
\QuadDec_Right:bQuadDec:error\/main_5  macrocell64   3396   4646  75177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:state_1\/q
Path End       : \QuadDec_Left:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Left:bQuadDec:state_1\/clock_0
Path slack     : 75305p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:state_1\/q       macrocell79   1250   1250  61122  RISE       1
\QuadDec_Left:bQuadDec:state_1\/main_4  macrocell79   3269   4519  75305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:state_1\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:error\/q
Path End       : \QuadDec_Right:Net_1260\/main_1
Capture Clock  : \QuadDec_Right:Net_1260\/clock_0
Path slack     : 75368p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:error\/q  macrocell64   1250   1250  67390  RISE       1
\QuadDec_Right:Net_1260\/main_1   macrocell63   3206   4456  75368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1260\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:error\/q
Path End       : \QuadDec_Right:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Right:bQuadDec:state_0\/clock_0
Path slack     : 75368p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:error\/q         macrocell64   1250   1250  67390  RISE       1
\QuadDec_Right:bQuadDec:state_0\/main_3  macrocell66   3206   4456  75368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:runmode_enable\/q
Path End       : Net_469/main_0
Capture Clock  : Net_469/clock_0
Path slack     : 75620p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:runmode_enable\/q  macrocell81   1250   1250  69631  RISE       1
Net_469/main_0                    macrocell84   2953   4203  75620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_469/clock_0                                            macrocell84         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:error\/q
Path End       : \QuadDec_Right:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Right:bQuadDec:Stsreg\/clock
Path slack     : 75654p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:error\/q          macrocell64    1250   1250  67390  RISE       1
\QuadDec_Right:bQuadDec:Stsreg\/status_3  statusicell2   5929   7179  75654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Net_1251\/q
Path End       : \QuadDec_Right:Net_1251\/main_0
Capture Clock  : \QuadDec_Right:Net_1251\/clock_0
Path slack     : 75668p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1251\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:Net_1251\/q       macrocell53   1250   1250  67478  RISE       1
\QuadDec_Right:Net_1251\/main_0  macrocell53   2906   4156  75668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:status_0\/q
Path End       : \PWM_M1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_M1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 75850p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6983
-------------------------------------   ---- 
End-of-path arrival time (ps)           6983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:status_0\/clock_0                           macrocell83         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:status_0\/q               macrocell83    1250   1250  75850  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/status_0  statusicell5   5733   6983  75850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:genblk8:stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_0\/q
Path End       : \QuadDec_Right:Net_1260\/main_3
Capture Clock  : \QuadDec_Right:Net_1260\/clock_0
Path slack     : 75938p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_0\/q  macrocell66   1250   1250  67562  RISE       1
\QuadDec_Right:Net_1260\/main_3     macrocell63   2635   3885  75938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1260\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_0\/q
Path End       : \QuadDec_Right:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Right:bQuadDec:state_0\/clock_0
Path slack     : 75938p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3885
-------------------------------------   ---- 
End-of-path arrival time (ps)           3885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_0\/q       macrocell66   1250   1250  67562  RISE       1
\QuadDec_Right:bQuadDec:state_0\/main_5  macrocell66   2635   3885  75938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Net_1260\/q
Path End       : \QuadDec_Right:Net_1260\/main_0
Capture Clock  : \QuadDec_Right:Net_1260\/clock_0
Path slack     : 75957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1260\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:Net_1260\/q       macrocell63   1250   1250  62425  RISE       1
\QuadDec_Right:Net_1260\/main_0  macrocell63   2616   3866  75957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1260\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Net_1260\/q
Path End       : \QuadDec_Right:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Right:bQuadDec:state_0\/clock_0
Path slack     : 75957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1260\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:Net_1260\/q               macrocell63   1250   1250  62425  RISE       1
\QuadDec_Right:bQuadDec:state_0\/main_0  macrocell66   2616   3866  75957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_0\/clock_0                   macrocell66         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_1\/q
Path End       : \QuadDec_Right:Net_1251\/main_5
Capture Clock  : \QuadDec_Right:Net_1251\/clock_0
Path slack     : 75984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_1\/q  macrocell65   1250   1250  68810  RISE       1
\QuadDec_Right:Net_1251\/main_5     macrocell53   2590   3840  75984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1251\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:state_1\/q
Path End       : \QuadDec_Right:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Right:bQuadDec:state_1\/clock_0
Path slack     : 75984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:state_1\/q       macrocell65   1250   1250  68810  RISE       1
\QuadDec_Right:bQuadDec:state_1\/main_4  macrocell65   2590   3840  75984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:state_1\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Left:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Left:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76253p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_delayed_1\/clock_0           macrocell51         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_B_delayed_1\/q       macrocell51   1250   1250  76253  RISE       1
\QuadDec_Left:bQuadDec:quad_B_delayed_2\/main_0  macrocell52   2321   3571  76253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_delayed_2\/clock_0           macrocell52         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Left:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76253p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_delayed_1\/clock_0           macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_B_delayed_1\/q  macrocell51   1250   1250  76253  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/main_1  macrocell76   2321   3571  76253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/clock_0                macrocell76         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Net_1203\/q
Path End       : \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 76256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1203\/clock_0                           macrocell60         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:Net_1203\/q                              macrocell60   1250   1250  64249  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell59   2318   3568  76256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell59         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Left:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76265p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_delayed_2\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_A_delayed_2\/q  macrocell49   1250   1250  76265  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/main_2  macrocell75   2309   3559  76265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Left:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_delayed_2\/clock_0           macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_B_delayed_2\/q  macrocell52   1250   1250  76269  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/main_2  macrocell76   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/clock_0                macrocell76         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:prevCompare1\/q
Path End       : \PWM_M2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_M2:PWMUDB:status_0\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:prevCompare1\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:prevCompare1\/q   macrocell106   1250   1250  76279  RISE       1
\PWM_M2:PWMUDB:status_0\/main_0  macrocell107   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:status_0\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Left:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Left:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_delayed_1\/clock_0           macrocell48         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_A_delayed_1\/q       macrocell48   1250   1250  76280  RISE       1
\QuadDec_Left:bQuadDec:quad_A_delayed_2\/main_0  macrocell49   2294   3544  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_delayed_2\/clock_0           macrocell49         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Left:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Left:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_delayed_1\/clock_0           macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_A_delayed_1\/q  macrocell48   1250   1250  76280  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/main_1  macrocell75   2294   3544  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_A_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Left:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Left:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_delayed_0\/clock_0           macrocell50         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_B_delayed_0\/q       macrocell50   1250   1250  76286  RISE       1
\QuadDec_Left:bQuadDec:quad_B_delayed_1\/main_0  macrocell51   2288   3538  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_delayed_1\/clock_0           macrocell51         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Left:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Left:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_delayed_0\/clock_0           macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Left:bQuadDec:quad_B_delayed_0\/q  macrocell50   1250   1250  76286  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/main_0  macrocell76   2288   3538  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:bQuadDec:quad_B_filt\/clock_0                macrocell76         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:error\/q
Path End       : \QuadDec_Right:Net_1203\/main_2
Capture Clock  : \QuadDec_Right:Net_1203\/clock_0
Path slack     : 76290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:error\/q  macrocell64   1250   1250  67390  RISE       1
\QuadDec_Right:Net_1203\/main_2   macrocell60   2284   3534  76290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1203\/clock_0                           macrocell60         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:error\/q
Path End       : \QuadDec_Right:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Right:bQuadDec:error\/clock_0
Path slack     : 76290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:error\/q       macrocell64   1250   1250  67390  RISE       1
\QuadDec_Right:bQuadDec:error\/main_3  macrocell64   2284   3534  76290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:error\/clock_0                     macrocell64         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_M1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_M1:PWMUDB:runmode_enable\/clock_0
Path slack     : 76312p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:genblk1:ctrlreg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  76312  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/main_0      macrocell81    2301   3511  76312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:runmode_enable\/clock_0                     macrocell81         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Right:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Right:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_delayed_1\/clock_0          macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_A_delayed_1\/q       macrocell42   1250   1250  76328  RISE       1
\QuadDec_Right:bQuadDec:quad_A_delayed_2\/main_0  macrocell43   2245   3495  76328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_delayed_2\/clock_0          macrocell43         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Right:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_delayed_1\/clock_0          macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_A_delayed_1\/q  macrocell42   1250   1250  76328  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/main_1  macrocell61   2245   3495  76328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Right:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Right:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_delayed_0\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_delayed_0\/q       macrocell44   1250   1250  76330  RISE       1
\QuadDec_Right:bQuadDec:quad_B_delayed_1\/main_0  macrocell45   2243   3493  76330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_delayed_1\/clock_0          macrocell45         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Right:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_delayed_0\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_delayed_0\/q  macrocell44   1250   1250  76330  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/main_0  macrocell62   2243   3493  76330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Right:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76330p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_delayed_2\/clock_0          macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_A_delayed_2\/q  macrocell43   1250   1250  76330  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/main_2  macrocell61   2243   3493  76330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Right:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Right:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 76332p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_delayed_0\/clock_0          macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_A_delayed_0\/q       macrocell41   1250   1250  76332  RISE       1
\QuadDec_Right:bQuadDec:quad_A_delayed_1\/main_0  macrocell42   2241   3491  76332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_delayed_1\/clock_0          macrocell42         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Right:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Right:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76332p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_delayed_0\/clock_0          macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_A_delayed_0\/q  macrocell41   1250   1250  76332  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/main_0  macrocell61   2241   3491  76332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_A_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Right:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76342p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_delayed_2\/clock_0          macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_delayed_2\/q  macrocell46   1250   1250  76342  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/main_2  macrocell62   2232   3482  76342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Right:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Right:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76343p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_delayed_1\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_delayed_1\/q       macrocell45   1250   1250  76343  RISE       1
\QuadDec_Right:bQuadDec:quad_B_delayed_2\/main_0  macrocell46   2230   3480  76343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_delayed_2\/clock_0          macrocell46         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Right:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Right:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76343p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_delayed_1\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_Right:bQuadDec:quad_B_delayed_1\/q  macrocell45   1250   1250  76343  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/main_1  macrocell62   2230   3480  76343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:bQuadDec:quad_B_filt\/clock_0               macrocell62         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M1:PWMUDB:prevCompare1\/q
Path End       : \PWM_M1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_M1:PWMUDB:status_0\/clock_0
Path slack     : 76345p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:prevCompare1\/clock_0                       macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_M1:PWMUDB:prevCompare1\/q   macrocell82   1250   1250  76345  RISE       1
\PWM_M1:PWMUDB:status_0\/main_0  macrocell83   2228   3478  76345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M1:PWMUDB:status_0\/clock_0                           macrocell83         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Left:Net_1260\/q
Path End       : \QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76346p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6987
-------------------------------------   ---- 
End-of-path arrival time (ps)           6987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Net_1260\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Left:Net_1260\/q                             macrocell77    1250   1250  61825  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   5737   6987  76346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Left:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_M2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_M2:PWMUDB:runmode_enable\/clock_0
Path slack     : 76374p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3450
-------------------------------------   ---- 
End-of-path arrival time (ps)           3450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:genblk1:ctrlreg\/clock                      controlcell7        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  76374  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/main_0      macrocell105   2240   3450  76374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:runmode_enable\/clock_0                     macrocell105        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Right:Net_1260\/q
Path End       : \QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 77995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Net_1260\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_Right:Net_1260\/q                             macrocell63    1250   1250  62425  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   4088   5338  77995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_Right:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_M2:PWMUDB:status_0\/q
Path End       : \PWM_M2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_M2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78708p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:status_0\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_M2:PWMUDB:status_0\/q               macrocell107   1250   1250  78708  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/status_0  statusicell9   2875   4125  78708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_M2:PWMUDB:genblk8:stsreg\/clock                       statusicell9        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982166p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -4230
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13604
-------------------------------------   ----- 
End-of-path arrival time (ps)           13604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock        datapathcell20      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell20   4974   8474  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell20   5130  13604  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/ci         datapathcell21      0  13604  982166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock        datapathcell21      0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:run_mode\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 982774p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16726
-------------------------------------   ----- 
End-of-path arrival time (ps)           16726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:run_mode\/clock_0            macrocell117        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:run_mode\/q              macrocell117    1250   1250  982774  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:status_tc\/main_0        macrocell34     6189   7439  982774  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:status_tc\/q             macrocell34     3350  10789  982774  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:rstSts:stsreg\/status_0  statusicell11   5937  16726  982774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:rstSts:stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983002p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13868
-------------------------------------   ----- 
End-of-path arrival time (ps)           13868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q           macrocell135     1250   1250  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\/main_2    macrocell37      5241   6491  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\/q         macrocell37      3350   9841  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell21   4028  13868  983002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock        datapathcell21      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 983514p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13356
-------------------------------------   ----- 
End-of-path arrival time (ps)           13356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q           macrocell135     1250   1250  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\/main_2    macrocell37      5241   6491  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_fifo_load\/q         macrocell37      3350   9841  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell20   3515  13356  983514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock        datapathcell20      0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983570p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -4230
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12200
-------------------------------------   ----- 
End-of-path arrival time (ps)           12200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/clock       datapathcell16      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell16    760    760  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell17      0    760  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell17   2740   3500  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell16   3570   7070  983570  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell16   5130  12200  983570  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell17      0  12200  983570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/clock       datapathcell17      0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983659p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -4230
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12111
-------------------------------------   ----- 
End-of-path arrival time (ps)           12111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock        datapathcell18      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    760    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   2740   3500  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell18   3481   6981  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell18   5130  12111  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/ci         datapathcell19      0  12111  983659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/clock        datapathcell19      0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983787p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15713
-------------------------------------   ----- 
End-of-path arrival time (ps)           15713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:status_tc\/main_1         macrocell32      3265   6765  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:status_tc\/q              macrocell32      3350  10115  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:rstSts:stsreg\/status_0   statusicell10    5597  15713  983787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:rstSts:stsreg\/clock         statusicell10       0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983891p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -4230
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11879
-------------------------------------   ----- 
End-of-path arrival time (ps)           11879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3249   6749  983891  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  11879  983891  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  11879  983891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/clock       datapathcell15      0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984192p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2948   6448  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11578  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11578  984192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell8       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984243p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -4230
------------------------------------------------   ------- 
End-of-path required time (ps)                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11527
-------------------------------------   ----- 
End-of-path arrival time (ps)           11527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell22      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell22   2897   6397  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell22   5130  11527  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell23      0  11527  984243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell23      0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984731p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12139
-------------------------------------   ----- 
End-of-path arrival time (ps)           12139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q           macrocell128     1250   1250  984731  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\/main_2    macrocell35      4463   5713  984731  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\/q         macrocell35      3350   9063  984731  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell19   3076  12139  984731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/clock        datapathcell19      0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 984733p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12137
-------------------------------------   ----- 
End-of-path arrival time (ps)           12137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q           macrocell128     1250   1250  984731  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\/main_2    macrocell35      4463   5713  984731  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_fifo_load\/q         macrocell35      3350   9063  984731  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell18   3075  12137  984733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock        datapathcell18      0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984824p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12046
-------------------------------------   ----- 
End-of-path arrival time (ps)           12046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q           macrocell114     1250   1250  984824  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_fifo_load\/main_2    macrocell31      4338   5588  984824  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_fifo_load\/q         macrocell31      3350   8938  984824  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   3109  12046  984824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/clock       datapathcell15      0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 984827p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q           macrocell114     1250   1250  984824  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_fifo_load\/main_2    macrocell31      4338   5588  984824  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_fifo_load\/q         macrocell31      3350   8938  984824  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   3105  12043  984827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock       datapathcell14      0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11484
-------------------------------------   ----- 
End-of-path arrival time (ps)           11484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q           macrocell121     1250   1250  984887  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_fifo_load\/main_2    macrocell33      4072   5322  985386  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_fifo_load\/q         macrocell33      3350   8672  985386  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell17   2812  11484  985386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/clock       datapathcell17      0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_R:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985397p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14103
-------------------------------------   ----- 
End-of-path arrival time (ps)           14103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock        datapathcell20      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:status_tc\/main_1         macrocell38      4989   8489  985397  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:status_tc\/q              macrocell38      3350  11839  985397  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:rstSts:stsreg\/status_0   statusicell13    2264  14103  985397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:rstSts:stsreg\/clock          statusicell13       0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985400p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11470
-------------------------------------   ----- 
End-of-path arrival time (ps)           11470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q           macrocell121     1250   1250  984887  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_fifo_load\/main_2    macrocell33      4072   5322  985386  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_fifo_load\/q         macrocell33      3350   8672  985386  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell16   2798  11470  985400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/clock       datapathcell16      0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985466p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8474
-------------------------------------   ---- 
End-of-path arrival time (ps)           8474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock        datapathcell20      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell20   4974   8474  985466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock        datapathcell20      0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0
Path slack     : 985889p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10601
-------------------------------------   ----- 
End-of-path arrival time (ps)           10601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock        datapathcell20      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/main_5      macrocell135     7101  10601  985889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986520p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7420
-------------------------------------   ---- 
End-of-path arrival time (ps)           7420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock        datapathcell20      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0         datapathcell20    760    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell21      0    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell21   2740   3500  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell21   3920   7420  986520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock        datapathcell21      0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Grip:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Grip:PWMUDB:genblk8:stsreg\/clock
Path slack     : 986626p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12874
-------------------------------------   ----- 
End-of-path arrival time (ps)           12874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984192  RISE       1
\PWM_Grip:PWMUDB:status_2\/main_1          macrocell19     3094   6594  986626  RISE       1
\PWM_Grip:PWMUDB:status_2\/q               macrocell19     3350   9944  986626  RISE       1
\PWM_Grip:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2930  12874  986626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 986870p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/clock       datapathcell16      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell16    760    760  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell17      0    760  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell17   2740   3500  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell17   3570   7070  986870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/clock       datapathcell17      0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986870p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/clock       datapathcell16      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell16    760    760  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell17      0    760  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell17   2740   3500  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell16   3570   7070  986870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/clock       datapathcell16      0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986959p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock        datapathcell18      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    760    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   2740   3500  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell18   3481   6981  986959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock        datapathcell18      0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987191p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3249   6749  987191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock       datapathcell14      0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987204p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   3236   6736  987204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/clock       datapathcell15      0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987232p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock        datapathcell18      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0         datapathcell18    760    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell19      0    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell19   2740   3500  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell19   3208   6708  987232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/clock        datapathcell19      0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987364p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   3076   6576  987364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell8       0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Lift:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Lift:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987429p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12071
-------------------------------------   ----- 
End-of-path arrival time (ps)           12071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell22      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  984243  RISE       1
\PWM_Lift:PWMUDB:status_2\/main_1          macrocell39      2902   6402  987429  RISE       1
\PWM_Lift:PWMUDB:status_2\/q               macrocell39      3350   9752  987429  RISE       1
\PWM_Lift:PWMUDB:genblk8:stsreg\/status_2  statusicell14    2318  12071  987429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:genblk8:stsreg\/clock                     statusicell14       0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_L:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987432p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12068
-------------------------------------   ----- 
End-of-path arrival time (ps)           12068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock        datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:status_tc\/main_1         macrocell36      2902   6402  987432  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:status_tc\/q              macrocell36      3350   9752  987432  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:rstSts:stsreg\/status_0   statusicell12    2315  12068  987432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:rstSts:stsreg\/clock          statusicell12       0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987492p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984192  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2948   6448  987492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987543p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell22      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell22   2897   6397  987543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell22      0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987543p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell22      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  984243  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell23   2897   6397  987543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell23      0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987694p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6246
-------------------------------------   ---- 
End-of-path arrival time (ps)           6246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q             macrocell114     1250   1250  984824  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   4996   6246  987694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/clock       datapathcell15      0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987992p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q             macrocell135     1250   1250  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell20   4698   5948  987992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock        datapathcell20      0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_R:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:trig_disable\/clock_0
Path slack     : 988001p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8489
-------------------------------------   ---- 
End-of-path arrival time (ps)           8489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/clock        datapathcell20      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u0\/z0       datapathcell20    760    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell21      0    760  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell21   2740   3500  982166  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/main_3      macrocell136     4989   8489  988001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/clock_0         macrocell136        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Lift:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Lift:PWMUDB:prevCompare1\/clock_0
Path slack     : 988051p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8439
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell22      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  988051  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  988051  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  988051  RISE       1
\PWM_Lift:PWMUDB:prevCompare1\/main_0     macrocell138     4689   8439  988051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:prevCompare1\/clock_0                     macrocell138        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Lift:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Lift:PWMUDB:status_0\/clock_0
Path slack     : 988051p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8439
-------------------------------------   ---- 
End-of-path arrival time (ps)           8439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell22      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  988051  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  988051  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  988051  RISE       1
\PWM_Lift:PWMUDB:status_0\/main_1         macrocell139     4689   8439  988051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:status_0\/clock_0                         macrocell139        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988120p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q             macrocell128     1250   1250  984731  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell18   4570   5820  988120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock        datapathcell18      0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988121p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q             macrocell128     1250   1250  984731  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell19   4569   5819  988121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/clock        datapathcell19      0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0
Path slack     : 988178p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock        datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/main_5      macrocell128     4812   8312  988178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988187p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q             macrocell121     1250   1250  984887  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell16   4503   5753  988187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/clock       datapathcell16      0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988250p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5690
-------------------------------------   ---- 
End-of-path arrival time (ps)           5690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q             macrocell114     1250   1250  984824  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   4440   5690  988250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock       datapathcell14      0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988375p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT   slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q             macrocell135     1250   1250  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell21   4315   5565  988375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sT16:timerdp:u1\/clock        datapathcell21      0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:runmode_enable\/q
Path End       : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 988382p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5558
-------------------------------------   ---- 
End-of-path arrival time (ps)           5558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:runmode_enable\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:runmode_enable\/q         macrocell85     1250   1250  985082  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   4308   5558  988382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988599p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -6060
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1

Data path
pin name                                                  model name      delay     AT   slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q             macrocell121     1250   1250  984887  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell17   4091   5341  988599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/clock       datapathcell17      0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:runmode_enable\/q
Path End       : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Grip:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988791p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:runmode_enable\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:runmode_enable\/q         macrocell85     1250   1250  985082  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3899   5149  988791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell8       0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN11_0/q
Path End       : MODIN11_0/main_5
Capture Clock  : MODIN11_0/clock_0
Path slack     : 988848p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_0/clock_0                                          macrocell119        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN11_0/q       macrocell119   1250   1250  988848  RISE       1
MODIN11_0/main_5  macrocell119   6392   7642  988848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_0/clock_0                                          macrocell119        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN14_1/main_7
Capture Clock  : MODIN14_1/clock_0
Path slack     : 989010p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell10   1210   1210  989010  RISE       1
MODIN14_1/main_7                                                  macrocell125    6270   7480  989010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_1/clock_0                                          macrocell125        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:run_mode\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/clock_0
Path slack     : 989051p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:run_mode\/clock_0            macrocell117        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:run_mode\/q           macrocell117   1250   1250  982774  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/main_2  macrocell122   6189   7439  989051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/clock_0        macrocell122        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN14_1/q
Path End       : MODIN14_1/main_4
Capture Clock  : MODIN14_1/clock_0
Path slack     : 989181p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_1/clock_0                                          macrocell125        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN14_1/q       macrocell125   1250   1250  989181  RISE       1
MODIN14_1/main_4  macrocell125   6059   7309  989181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_1/clock_0                                          macrocell125        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN14_1/q
Path End       : MODIN14_0/main_4
Capture Clock  : MODIN14_0/clock_0
Path slack     : 989187p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_1/clock_0                                          macrocell125        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN14_1/q       macrocell125   1250   1250  989181  RISE       1
MODIN14_0/main_4  macrocell126   6053   7303  989187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_0/clock_0                                          macrocell126        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN14_1/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989335p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_1/clock_0                                          macrocell125        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN14_1/q                                         macrocell125   1250   1250  989181  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_4  macrocell127   5905   7155  989335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0        macrocell127        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/clock_0
Path slack     : 989553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/clock       datapathcell16      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/main_3      macrocell122     3437   6937  989553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/clock_0        macrocell122        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0
Path slack     : 989581p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/clock       datapathcell16      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell16    760    760  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell17      0    760  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell17   2740   3500  983276  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/main_5      macrocell121     3409   6909  989581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:runmode_enable\/q
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989607p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:runmode_enable\/clock_0                   macrocell137        0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:runmode_enable\/q         macrocell137     1250   1250  986436  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell23   3083   4333  989607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell23      0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/clock_0
Path slack     : 989725p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/main_3      macrocell115     3265   6765  989725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/clock_0        macrocell115        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:runmode_enable\/q
Path End       : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989736p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -6060
------------------------------------------------   ------- 
End-of-path required time (ps)                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4204
-------------------------------------   ---- 
End-of-path arrival time (ps)           4204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:runmode_enable\/clock_0                   macrocell137        0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:runmode_enable\/q         macrocell137     1250   1250  986436  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell22   2954   4204  989736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell22      0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0
Path slack     : 989751p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/clock       datapathcell14      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  983787  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/main_5      macrocell114     3239   6739  989751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Grip:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Grip:PWMUDB:prevCompare1\/clock_0
Path slack     : 989838p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  989838  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  989838  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  989838  RISE       1
\PWM_Grip:PWMUDB:prevCompare1\/main_0     macrocell86     2902   6652  989838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:prevCompare1\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Grip:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Grip:PWMUDB:status_0\/clock_0
Path slack     : 989838p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  989838  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  989838  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  989838  RISE       1
\PWM_Grip:PWMUDB:status_0\/main_1         macrocell87     2902   6652  989838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:status_0\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2686/main_1
Capture Clock  : Net_2686/clock_0
Path slack     : 989838p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  989838  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  989838  RISE       1
\PWM_Grip:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  989838  RISE       1
Net_2686/main_1                           macrocell88     2902   6652  989838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2686/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989999p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q        macrocell135   1250   1250  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_5  macrocell134   5241   6491  989999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0        macrocell134        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:trig_disable\/clock_0
Path slack     : 989999p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q       macrocell135   1250   1250  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/main_1  macrocell136   5241   6491  989999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/clock_0         macrocell136        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_ULTRASONIC_L:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:trig_disable\/clock_0
Path slack     : 990088p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/clock        datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u0\/z0       datapathcell18    760    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell19      0    760  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell19   2740   3500  983659  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/main_3      macrocell129     2902   6402  990088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/clock_0         macrocell129        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q
Path End       : MODIN11_0/main_3
Capture Clock  : MODIN11_0/clock_0
Path slack     : 990187p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q  macrocell121   1250   1250  984887  RISE       1
MODIN11_0/main_3                               macrocell119   5053   6303  990187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_0/clock_0                                          macrocell119        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0
Path slack     : 990187p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q       macrocell121   1250   1250  984887  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/main_3  macrocell121   5053   6303  990187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN11_0/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990368p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_0/clock_0                                          macrocell119        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN11_0/q                                          macrocell119   1250   1250  988848  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_5  macrocell120   4872   6122  990368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0       macrocell120        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2730/main_1
Capture Clock  : Net_2730/clock_0
Path slack     : 990443p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell22      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  988051  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  988051  RISE       1
\PWM_Lift:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  988051  RISE       1
Net_2730/main_1                           macrocell141     2297   6047  990443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2730/clock_0                                           macrocell141        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_0/main_4
Capture Clock  : MODIN8_0/clock_0
Path slack     : 990543p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                           macrocell111        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN8_1/q       macrocell111   1250   1250  990543  RISE       1
MODIN8_0/main_4  macrocell112   4697   5947  990543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                           macrocell112        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:capture_last\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capture_last\/clock_0        macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:capture_last\/q        macrocell109   1250   1250  985961  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_2  macrocell113   4687   5937  990553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0       macrocell113        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:capture_last\/q
Path End       : MODIN8_0/main_2
Capture Clock  : MODIN8_0/clock_0
Path slack     : 990566p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capture_last\/clock_0        macrocell109        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:capture_last\/q  macrocell109   1250   1250  985961  RISE       1
MODIN8_0/main_2                                macrocell112   4674   5924  990566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                           macrocell112        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_0/main_6
Capture Clock  : MODIN8_0/clock_0
Path slack     : 990580p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  990580  RISE       1
MODIN8_0/main_6                                                    macrocell112   4700   5910  990580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                           macrocell112        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:run_mode\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0
Path slack     : 990586p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:run_mode\/clock_0            macrocell117        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:run_mode\/q           macrocell117   1250   1250  982774  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/main_4  macrocell121   4654   5904  990586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:capture_last\/q
Path End       : MODIN11_0/main_2
Capture Clock  : MODIN11_0/clock_0
Path slack     : 990750p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capture_last\/clock_0        macrocell116        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:capture_last\/q  macrocell116   1250   1250  985960  RISE       1
MODIN11_0/main_2                               macrocell119   4490   5740  990750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_0/clock_0                                          macrocell119        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q
Path End       : MODIN14_0/main_3
Capture Clock  : MODIN14_0/clock_0
Path slack     : 990777p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q  macrocell128   1250   1250  984731  RISE       1
MODIN14_0/main_3                              macrocell126   4463   5713  990777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_0/clock_0                                          macrocell126        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN14_0/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5692
-------------------------------------   ---- 
End-of-path arrival time (ps)           5692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_0/clock_0                                          macrocell126        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN14_0/q                                         macrocell126   1250   1250  990798  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_5  macrocell127   4442   5692  990798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0        macrocell127        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q
Path End       : MODIN8_1/main_3
Capture Clock  : MODIN8_1/clock_0
Path slack     : 990902p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q  macrocell114   1250   1250  984824  RISE       1
MODIN8_1/main_3                                macrocell111   4338   5588  990902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                           macrocell111        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0
Path slack     : 990995p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10   1210   1210  990995  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/main_2                 macrocell128    4285   5495  990995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:trig_disable\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:trig_disable\/clock_0
Path slack     : 991038p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/clock_0         macrocell129        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/q       macrocell129   1250   1250  991038  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/main_4  macrocell129   4202   5452  991038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/clock_0         macrocell129        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991098p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                           macrocell111        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN8_1/q                                           macrocell111   1250   1250  990543  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_4  macrocell113   4142   5392  991098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0       macrocell113        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991154p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  990580  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_6                macrocell113   4126   5336  991154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0       macrocell113        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q
Path End       : MODIN11_1/main_3
Capture Clock  : MODIN11_1/clock_0
Path slack     : 991168p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q  macrocell121   1250   1250  984887  RISE       1
MODIN11_1/main_3                               macrocell118   4072   5322  991168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_1/clock_0                                          macrocell118        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991171p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q        macrocell121   1250   1250  984887  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_3  macrocell120   4069   5319  991171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0       macrocell120        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/clock_0
Path slack     : 991171p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5319
-------------------------------------   ---- 
End-of-path arrival time (ps)           5319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/q       macrocell121   1250   1250  984887  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/main_1  macrocell122   4069   5319  991171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/clock_0        macrocell122        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991175p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell10   1210   1210  989010  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_7                macrocell127    4105   5315  991175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0        macrocell127        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN14_0/main_7
Capture Clock  : MODIN14_0/clock_0
Path slack     : 991188p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell10   1210   1210  989010  RISE       1
MODIN14_0/main_7                                                  macrocell126    4092   5302  991188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_0/clock_0                                          macrocell126        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q
Path End       : MODIN8_0/main_3
Capture Clock  : MODIN8_0/clock_0
Path slack     : 991228p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q  macrocell114   1250   1250  984824  RISE       1
MODIN8_0/main_3                                macrocell112   4012   5262  991228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                           macrocell112        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/clock_0
Path slack     : 991228p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q       macrocell114   1250   1250  984824  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/main_1  macrocell115   4012   5262  991228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/clock_0        macrocell115        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:capture_last\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991314p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capture_last\/clock_0        macrocell116        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:capture_last\/q        macrocell116   1250   1250  985960  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_2  macrocell120   3926   5176  991314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0       macrocell120        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_1/main_5
Capture Clock  : MODIN8_1/clock_0
Path slack     : 991330p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                           macrocell112        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN8_0/q       macrocell112   1250   1250  991330  RISE       1
MODIN8_1/main_5  macrocell111   3910   5160  991330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                           macrocell111        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q
Path End       : MODIN14_1/main_3
Capture Clock  : MODIN14_1/clock_0
Path slack     : 991335p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q  macrocell128   1250   1250  984731  RISE       1
MODIN14_1/main_3                              macrocell125   3905   5155  991335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_1/clock_0                                          macrocell125        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0
Path slack     : 991335p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q       macrocell128   1250   1250  984731  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/main_3  macrocell128   3905   5155  991335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN11_0/q
Path End       : MODIN11_1/main_5
Capture Clock  : MODIN11_1/clock_0
Path slack     : 991339p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_0/clock_0                                          macrocell119        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN11_0/q       macrocell119   1250   1250  988848  RISE       1
MODIN11_1/main_5  macrocell118   3901   5151  991339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_1/clock_0                                          macrocell118        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN14_0/q
Path End       : MODIN14_1/main_5
Capture Clock  : MODIN14_1/clock_0
Path slack     : 991352p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_0/clock_0                                          macrocell126        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN14_0/q       macrocell126   1250   1250  990798  RISE       1
MODIN14_1/main_5  macrocell125   3888   5138  991352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_1/clock_0                                          macrocell125        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991550p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0     macrocell132        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/q    macrocell132   1250   1250  991550  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_6  macrocell134   3690   4940  991550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0        macrocell134        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ULTRASONIC_L:TimerUDB:run_mode\/main_1
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:run_mode\/clock_0
Path slack     : 991554p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10   1210   1210  990995  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:run_mode\/main_1                     macrocell124    3726   4936  991554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:run_mode\/clock_0             macrocell124        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991560p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0     macrocell133        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/q    macrocell133   1250   1250  991560  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_7  macrocell134   3680   4930  991560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0        macrocell134        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:capture_last\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capture_last\/clock_0         macrocell130        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:capture_last\/q        macrocell130   1250   1250  984581  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_4  macrocell134   3661   4911  991579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0        macrocell134        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:trig_disable\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0
Path slack     : 991591p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/clock_0         macrocell129        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/q       macrocell129   1250   1250  991038  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/main_6  macrocell128   3649   4899  991591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991600p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell11       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell11   1210   1210  991600  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_2                macrocell134    3680   4890  991600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0        macrocell134        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:capture_last\/q
Path End       : MODIN11_1/main_2
Capture Clock  : MODIN11_1/clock_0
Path slack     : 991742p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capture_last\/clock_0        macrocell116        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:capture_last\/q  macrocell116   1250   1250  985960  RISE       1
MODIN11_1/main_2                               macrocell118   3498   4748  991742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_1/clock_0                                          macrocell118        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991746p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell11       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell11   1210   1210  991746  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/main_3                macrocell134    3534   4744  991746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0        macrocell134        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991751p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q        macrocell128   1250   1250  984731  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_3  macrocell127   3489   4739  991751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0        macrocell127        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:trig_disable\/clock_0
Path slack     : 991751p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/q       macrocell128   1250   1250  984731  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/main_1  macrocell129   3489   4739  991751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/clock_0         macrocell129        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN14_0/q
Path End       : MODIN14_0/main_5
Capture Clock  : MODIN14_0/clock_0
Path slack     : 991771p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_0/clock_0                                          macrocell126        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN14_0/q       macrocell126   1250   1250  990798  RISE       1
MODIN14_0/main_5  macrocell126   3469   4719  991771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_0/clock_0                                          macrocell126        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q        macrocell114   1250   1250  984824  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_3  macrocell113   3432   4682  991808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0       macrocell113        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0
Path slack     : 991808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/q       macrocell114   1250   1250  984824  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/main_3  macrocell114   3432   4682  991808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991927p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  991927  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_7                macrocell113   3353   4563  991927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0       macrocell113        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:trig_disable\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0
Path slack     : 991934p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/clock_0         macrocell136        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/q       macrocell136   1250   1250  991934  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/main_6  macrocell135   3306   4556  991934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_0/main_7
Capture Clock  : MODIN8_0/clock_0
Path slack     : 991940p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  991927  RISE       1
MODIN8_0/main_7                                                    macrocell112   3340   4550  991940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                           macrocell112        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN11_1/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991953p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_1/clock_0                                          macrocell118        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN11_1/q                                          macrocell118   1250   1250  991953  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_4  macrocell120   3287   4537  991953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0       macrocell120        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:capture_last\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991954p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capture_last\/clock_0         macrocell123        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:capture_last\/q        macrocell123   1250   1250  985953  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_2  macrocell127   3286   4536  991954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0        macrocell127        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN11_1/q
Path End       : MODIN11_1/main_4
Capture Clock  : MODIN11_1/clock_0
Path slack     : 991956p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_1/clock_0                                          macrocell118        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN11_1/q       macrocell118   1250   1250  991953  RISE       1
MODIN11_1/main_4  macrocell118   3284   4534  991956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_1/clock_0                                          macrocell118        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN11_1/q
Path End       : MODIN11_0/main_4
Capture Clock  : MODIN11_0/clock_0
Path slack     : 991967p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_1/clock_0                                          macrocell118        0      0  RISE       1

Data path
pin name          model name    delay     AT   slack  edge  Fanout
----------------  ------------  -----  -----  ------  ----  ------
MODIN11_1/q       macrocell118   1250   1250  991953  RISE       1
MODIN11_0/main_4  macrocell119   3273   4523  991967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_0/clock_0                                          macrocell119        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:capture_last\/q
Path End       : MODIN14_1/main_2
Capture Clock  : MODIN14_1/clock_0
Path slack     : 991970p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capture_last\/clock_0         macrocell123        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:capture_last\/q  macrocell123   1250   1250  985953  RISE       1
MODIN14_1/main_2                              macrocell125   3270   4520  991970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_1/clock_0                                          macrocell125        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:capture_last\/q
Path End       : MODIN14_0/main_2
Capture Clock  : MODIN14_0/clock_0
Path slack     : 992000p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capture_last\/clock_0         macrocell123        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:capture_last\/q  macrocell123   1250   1250  985953  RISE       1
MODIN14_0/main_2                              macrocell126   3240   4490  992000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_0/clock_0                                          macrocell126        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:capture_last\/q
Path End       : MODIN8_1/main_2
Capture Clock  : MODIN8_1/clock_0
Path slack     : 992040p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capture_last\/clock_0        macrocell109        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:capture_last\/q  macrocell109   1250   1250  985961  RISE       1
MODIN8_1/main_2                                macrocell111   3200   4450  992040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                           macrocell111        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:run_mode\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:trig_disable\/clock_0
Path slack     : 992069p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:run_mode\/clock_0             macrocell131        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:run_mode\/q           macrocell131   1250   1250  989465  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/main_2  macrocell136   3171   4421  992069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/clock_0         macrocell136        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_0/main_5
Capture Clock  : MODIN8_0/clock_0
Path slack     : 992123p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                           macrocell112        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN8_0/q       macrocell112   1250   1250  991330  RISE       1
MODIN8_0/main_5  macrocell112   3117   4367  992123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                           macrocell112        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992126p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                           macrocell112        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
MODIN8_0/q                                           macrocell112   1250   1250  991330  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/main_5  macrocell113   3114   4364  992126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0       macrocell113        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN11_1/main_6
Capture Clock  : MODIN11_1/clock_0
Path slack     : 992151p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  992151  RISE       1
MODIN11_1/main_6                                                   macrocell118   3129   4339  992151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_1/clock_0                                          macrocell118        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN11_0/main_6
Capture Clock  : MODIN11_0/clock_0
Path slack     : 992161p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  992151  RISE       1
MODIN11_0/main_6                                                   macrocell119   3119   4329  992161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_0/clock_0                                          macrocell119        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:runmode_enable\/q
Path End       : Net_2730/main_0
Capture Clock  : Net_2730/clock_0
Path slack     : 992162p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:runmode_enable\/clock_0                   macrocell137        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:runmode_enable\/q  macrocell137   1250   1250  986436  RISE       1
Net_2730/main_0                     macrocell141   3078   4328  992162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2730/clock_0                                           macrocell141        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992165p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell10   1210   1210  992165  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/main_6                macrocell127    3115   4325  992165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0        macrocell127        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN14_1/main_6
Capture Clock  : MODIN14_1/clock_0
Path slack     : 992180p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell10   1210   1210  992165  RISE       1
MODIN14_1/main_6                                                  macrocell125    3100   4310  992180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_1/clock_0                                          macrocell125        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992279p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4211
-------------------------------------   ---- 
End-of-path arrival time (ps)           4211
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell9   1210   1210  992151  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_6                macrocell120   3001   4211  992279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0       macrocell120        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN14_0/main_6
Capture Clock  : MODIN14_0/clock_0
Path slack     : 992315p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell10   1210   1210  992165  RISE       1
MODIN14_0/main_6                                                  macrocell126    2965   4175  992315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN14_0/clock_0                                          macrocell126        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN11_1/main_7
Capture Clock  : MODIN11_1/clock_0
Path slack     : 992333p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  992333  RISE       1
MODIN11_1/main_7                                                   macrocell118   2947   4157  992333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_1/clock_0                                          macrocell118        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992337p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  992333  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/main_7                macrocell120   2943   4153  992337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0       macrocell120        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN11_0/main_7
Capture Clock  : MODIN11_0/clock_0
Path slack     : 992352p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell9   1210   1210  992333  RISE       1
MODIN11_0/main_7                                                   macrocell119   2928   4138  992352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN11_0/clock_0                                          macrocell119        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:run_mode\/main_1
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:run_mode\/clock_0
Path slack     : 992366p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  992366  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:run_mode\/main_1                     macrocell110   2914   4124  992366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:run_mode\/clock_0            macrocell110        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0
Path slack     : 992366p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  992366  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/main_2                 macrocell114   2914   4124  992366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992430p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q           macrocell135   1250   1250  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_5  macrocell133   2810   4060  992430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0     macrocell133        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_6
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992438p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0     macrocell132        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/q       macrocell132   1250   1250  991550  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_6  macrocell133   2802   4052  992438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0     macrocell133        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992440p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q           macrocell135   1250   1250  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_5  macrocell132   2800   4050  992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0     macrocell132        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0
Path slack     : 992440p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/q       macrocell135   1250   1250  983002  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/main_3  macrocell135   2800   4050  992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_6
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992447p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0     macrocell132        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/q       macrocell132   1250   1250  991550  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_6  macrocell132   2793   4043  992447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0     macrocell132        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/clock_0
Path slack     : 992449p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/clock_0        macrocell115        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/q       macrocell115   1250   1250  992449  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/main_4  macrocell115   2791   4041  992449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/clock_0        macrocell115        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_7
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992450p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0     macrocell133        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/q       macrocell133   1250   1250  991560  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_7  macrocell133   2790   4040  992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0     macrocell133        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_7
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992455p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0     macrocell133        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/q       macrocell133   1250   1250  991560  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_7  macrocell132   2785   4035  992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0     macrocell132        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0
Path slack     : 992458p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/clock_0        macrocell115        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/q       macrocell115   1250   1250  992449  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/main_6  macrocell114   2782   4032  992458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/clock_0
Path slack     : 992459p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/clock_0        macrocell122        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/q       macrocell122   1250   1250  992459  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/main_4  macrocell122   2781   4031  992459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/clock_0        macrocell122        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0
Path slack     : 992460p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  992460  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/main_2                 macrocell121   2820   4030  992460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:capture_last\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992461p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capture_last\/clock_0         macrocell130        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:capture_last\/q           macrocell130   1250   1250  984581  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_4  macrocell132   2779   4029  992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0     macrocell132        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:capture_last\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992469p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capture_last\/clock_0         macrocell130        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:capture_last\/q           macrocell130   1250   1250  984581  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_4  macrocell133   2771   4021  992469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0     macrocell133        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:run_mode\/main_1
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:run_mode\/clock_0
Path slack     : 992471p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell9        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  992460  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:run_mode\/main_1                     macrocell117   2809   4019  992471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:run_mode\/clock_0            macrocell117        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0
Path slack     : 992477p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/clock_0        macrocell122        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:trig_disable\/q       macrocell122   1250   1250  992459  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/main_6  macrocell121   2763   4013  992477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:timer_enable\/clock_0        macrocell121        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992489p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell11       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell11   1210   1210  991600  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_2             macrocell133    2791   4001  992489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0     macrocell133        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992491p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell11       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell11   1210   1210  991600  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_2             macrocell132    2789   3999  992491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0     macrocell132        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:run_mode\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0
Path slack     : 992630p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:run_mode\/clock_0            macrocell110        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:run_mode\/q           macrocell110   1250   1250  986695  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/main_4  macrocell114   2610   3860  992630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:timer_enable\/clock_0        macrocell114        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:run_mode\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/clock_0
Path slack     : 992632p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:run_mode\/clock_0            macrocell110        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:run_mode\/q           macrocell110   1250   1250  986695  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/main_2  macrocell115   2608   3858  992632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:trig_disable\/clock_0        macrocell115        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992637p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell11       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell11   1210   1210  991746  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/main_3             macrocell133    2643   3853  992637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_0\/clock_0     macrocell133        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992647p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell11       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell11   1210   1210  991746  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/main_3             macrocell132    2633   3843  992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:int_capt_count_1\/clock_0     macrocell132        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:run_mode\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0
Path slack     : 992649p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:run_mode\/clock_0             macrocell124        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:run_mode\/q           macrocell124   1250   1250  990001  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/main_4  macrocell128   2591   3841  992649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:timer_enable\/clock_0         macrocell128        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:run_mode\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:trig_disable\/clock_0
Path slack     : 992657p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:run_mode\/clock_0             macrocell124        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:run_mode\/q           macrocell124   1250   1250  990001  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/main_2  macrocell129   2583   3833  992657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:trig_disable\/clock_0         macrocell129        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ULTRASONIC_R:TimerUDB:run_mode\/main_1
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:run_mode\/clock_0
Path slack     : 992663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell11       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210  992663  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:run_mode\/main_1                     macrocell131    2617   3827  992663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:run_mode\/clock_0             macrocell131        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0
Path slack     : 992672p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell11       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11   1210   1210  992663  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/main_2                 macrocell135    2608   3818  992672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:trig_disable\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:trig_disable\/clock_0
Path slack     : 992695p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/clock_0         macrocell136        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/q       macrocell136   1250   1250  991934  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/main_4  macrocell136   2545   3795  992695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:trig_disable\/clock_0         macrocell136        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_1/main_4
Capture Clock  : MODIN8_1/clock_0
Path slack     : 992934p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                           macrocell111        0      0  RISE       1

Data path
pin name         model name    delay     AT   slack  edge  Fanout
---------------  ------------  -----  -----  ------  ----  ------
MODIN8_1/q       macrocell111   1250   1250  990543  RISE       1
MODIN8_1/main_4  macrocell111   2306   3556  992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                           macrocell111        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:runmode_enable\/q
Path End       : Net_2686/main_0
Capture Clock  : Net_2686/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:runmode_enable\/clock_0                   macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:runmode_enable\/q  macrocell85   1250   1250  985082  RISE       1
Net_2686/main_0                     macrocell88   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2686/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:prevCompare1\/q
Path End       : \PWM_Grip:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Grip:PWMUDB:status_0\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:prevCompare1\/clock_0                     macrocell86         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:prevCompare1\/q   macrocell86   1250   1250  992940  RISE       1
\PWM_Grip:PWMUDB:status_0\/main_0  macrocell87   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:status_0\/clock_0                         macrocell87         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Lift:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Lift:PWMUDB:runmode_enable\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:genblk1:ctrlreg\/clock                    controlcell12       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:genblk1:ctrlreg\/control_7  controlcell12   1210   1210  992944  RISE       1
\PWM_Lift:PWMUDB:runmode_enable\/main_0      macrocell137    2336   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:runmode_enable\/clock_0                   macrocell137        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:run_mode\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:run_mode\/clock_0             macrocell131        0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:run_mode\/q           macrocell131   1250   1250  989465  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/main_4  macrocell135   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:timer_enable\/clock_0         macrocell135        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:prevCompare1\/q
Path End       : \PWM_Lift:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Lift:PWMUDB:status_0\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:prevCompare1\/clock_0                     macrocell138        0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:prevCompare1\/q   macrocell138   1250   1250  992950  RISE       1
\PWM_Lift:PWMUDB:status_0\/main_0  macrocell139   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:status_0\/clock_0                         macrocell139        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Grip:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Grip:PWMUDB:runmode_enable\/clock_0
Path slack     : 992952p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:genblk1:ctrlreg\/clock                    controlcell4        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  992952  RISE       1
\PWM_Grip:PWMUDB:runmode_enable\/main_0      macrocell85    2328   3538  992952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:runmode_enable\/clock_0                   macrocell85         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_1/main_6
Capture Clock  : MODIN8_1/clock_0
Path slack     : 992969p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           3521
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell8   1210   1210  990580  RISE       1
MODIN8_1/main_6                                                    macrocell111   2311   3521  992969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                           macrocell111        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_1/main_7
Capture Clock  : MODIN8_1/clock_0
Path slack     : 992982p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell8   1210   1210  991927  RISE       1
MODIN8_1/main_7                                                    macrocell111   2298   3508  992982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                           macrocell111        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Lift:PWMUDB:status_0\/q
Path End       : \PWM_Lift:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Lift:PWMUDB:genblk8:stsreg\/clock
Path slack     : 993848p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:status_0\/clock_0                         macrocell139        0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Lift:PWMUDB:status_0\/q               macrocell139    1250   1250  993848  RISE       1
\PWM_Lift:PWMUDB:genblk8:stsreg\/status_0  statusicell14   4402   5652  993848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Lift:PWMUDB:genblk8:stsreg\/clock                     statusicell14       0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/q
Path End       : \Timer_ULTRASONIC_F1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_ULTRASONIC_F1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995352p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/clock_0       macrocell120        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F1:TimerUDB:capt_int_temp\/q         macrocell120    1250   1250  995352  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:rstSts:stsreg\/status_1  statusicell11   2898   4148  995352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F1:TimerUDB:rstSts:stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/q
Path End       : \Timer_ULTRASONIC_F2:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_ULTRASONIC_F2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995929p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/clock_0       macrocell113        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_F2:TimerUDB:capt_int_temp\/q         macrocell113    1250   1250  995929  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:rstSts:stsreg\/status_1  statusicell10   2321   3571  995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_F2:TimerUDB:rstSts:stsreg\/clock         statusicell10       0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/q
Path End       : \Timer_ULTRASONIC_L:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_ULTRASONIC_L:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995937p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/clock_0        macrocell127        0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_L:TimerUDB:capt_int_temp\/q         macrocell127    1250   1250  995937  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:rstSts:stsreg\/status_1  statusicell12   2313   3563  995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_L:TimerUDB:rstSts:stsreg\/clock          statusicell12       0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Grip:PWMUDB:status_0\/q
Path End       : \PWM_Grip:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Grip:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995939p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   1000000
- Setup time                                          -500
------------------------------------------------   ------- 
End-of-path required time (ps)                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:status_0\/clock_0                         macrocell87         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Grip:PWMUDB:status_0\/q               macrocell87    1250   1250  995939  RISE       1
\PWM_Grip:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2311   3561  995939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Grip:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/q
Path End       : \Timer_ULTRASONIC_R:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_ULTRASONIC_R:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995994p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (Clock_ultrasonic:R#1 vs. Clock_ultrasonic:R#2)   1000000
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                    999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/clock_0        macrocell134        0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_ULTRASONIC_R:TimerUDB:capt_int_temp\/q         macrocell134    1250   1250  995994  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:rstSts:stsreg\/status_1  statusicell13   2256   3506  995994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_ULTRASONIC_R:TimerUDB:rstSts:stsreg\/clock          statusicell13       0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2149010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17157
-------------------------------------   ----- 
End-of-path arrival time (ps)           17157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  2149010  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell26      3651   7231  2149010  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell26      3350  10581  2149010  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell8     6575  17157  2149010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell8        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11141
-------------------------------------   ----- 
End-of-path arrival time (ps)           11141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell91      1250   1250  2149336  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell21      3623   4873  2149336  RISE       1
\UART:BUART:counter_load_not\/q                macrocell21      3350   8223  2149336  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2918  11141  2149336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149402p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11905
-------------------------------------   ----- 
End-of-path arrival time (ps)           11905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell94   1250   1250  2149402  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell24   5045   6295  2149402  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell24   3350   9645  2149402  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2260  11905  2149402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2150999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15168
-------------------------------------   ----- 
End-of-path arrival time (ps)           15168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  2150999  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell22     5922   9502  2150999  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell22     3350  12852  2150999  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell7    2315  15168  2150999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8410
-------------------------------------   ---- 
End-of-path arrival time (ps)           8410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell99      1250   1250  2152247  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   7160   8410  2152247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2153654p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9502
-------------------------------------   ---- 
End-of-path arrival time (ps)           9502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  2150999  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell91     5922   9502  2153654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149559  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell9    5798   5988  2154669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154770p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5886
-------------------------------------   ---- 
End-of-path arrival time (ps)           5886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell90     1250   1250  2150166  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   4636   5886  2154770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell95      1250   1250  2151066  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11   4274   5524  2155132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell91     1250   1250  2149336  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   4097   5347  2155310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156485p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   4370   4370  2156485  RISE       1
\UART:BUART:txn\/main_3                macrocell89     2302   6672  2156485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell89         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156709p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell90   1250   1250  2150166  RISE       1
\UART:BUART:txn\/main_1    macrocell89   5197   6447  2156709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell89         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156773p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell94      1250   1250  2149402  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   2634   3884  2156773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell91   1250   1250  2149336  RISE       1
\UART:BUART:txn\/main_2    macrocell89   5101   6351  2156806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell89         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2156862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell94   1250   1250  2149402  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell97   5045   6295  2156862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell94   1250   1250  2149402  RISE       1
\UART:BUART:rx_state_2\/main_1    macrocell98   5045   6295  2156862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156862p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell94    1250   1250  2149402  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell100   5045   6295  2156862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157050p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell102   1250   1250  2150901  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell95    4856   6106  2157050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157050p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell102   1250   1250  2150901  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell103   4856   6106  2157050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157546p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell97   1250   1250  2151391  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell95   4361   5611  2157546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157546p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell97   1250   1250  2151391  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell96   4361   5611  2157546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157546p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell97    1250   1250  2151391  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell103   4361   5611  2157546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell98   1250   1250  2151422  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell95   4342   5592  2157564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell98   1250   1250  2151422  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell96   4342   5592  2157564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157564p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell98    1250   1250  2151422  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell103   4342   5592  2157564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell91   1250   1250  2149336  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell91   4175   5425  2157731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5425
-------------------------------------   ---- 
End-of-path arrival time (ps)           5425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell91   1250   1250  2149336  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell93   4175   5425  2157731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell94   1250   1250  2149402  RISE       1
\UART:BUART:rx_state_0\/main_1    macrocell95   4151   5401  2157756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell94   1250   1250  2149402  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell96   4151   5401  2157756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157756p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell94         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell94    1250   1250  2149402  RISE       1
\UART:BUART:rx_status_3\/main_1   macrocell103   4151   5401  2157756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157904p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157904  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell95   3313   5253  2157904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157904p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157904  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell96   3313   5253  2157904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157915p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157915  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell95   3302   5242  2157915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157915p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157915  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell96   3302   5242  2157915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157916  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell95   3301   5241  2157916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157916p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157916  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell96   3301   5241  2157916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149559  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell91      5037   5227  2157929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149559  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell93      5037   5227  2157929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158182p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell93   1250   1250  2158182  RISE       1
\UART:BUART:txn\/main_6   macrocell89   3725   4975  2158182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell89         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4946
-------------------------------------   ---- 
End-of-path arrival time (ps)           4946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell92   1250   1250  2150178  RISE       1
\UART:BUART:txn\/main_4    macrocell89   3696   4946  2158211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell89         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell91   1250   1250  2149336  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell90   3623   4873  2158284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell91   1250   1250  2149336  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell92   3623   4873  2158284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell101        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell101   1250   1250  2151347  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell95    3595   4845  2158312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell101        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell101   1250   1250  2151347  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell103   3595   4845  2158312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149559  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell90      4460   4650  2158506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158506p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  2149559  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell92      4460   4650  2158506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158526p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell95   1250   1250  2151066  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell97   3381   4631  2158526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158526p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell95   1250   1250  2151066  RISE       1
\UART:BUART:rx_state_2\/main_2  macrocell98   3381   4631  2158526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158526p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell95    1250   1250  2151066  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell100   3381   4631  2158526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2158607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell99   1250   1250  2152247  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell95   3300   4550  2158607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell99   1250   1250  2152247  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell96   3300   4550  2158607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2158607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell99    1250   1250  2152247  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell103   3300   4550  2158607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158610p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell96      1250   1250  2149652  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   3677   4927  2158610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell11      0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157904  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell97   2574   4514  2158642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157904  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell98   2574   4514  2158642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157915  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell97   2563   4503  2158653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157915  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell98   2563   4503  2158653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158658p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157916  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell97   2559   4499  2158658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158658p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157916  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell98   2559   4499  2158658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell97   1250   1250  2151391  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell97   3056   4306  2158851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell97   1250   1250  2151391  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell98   3056   4306  2158851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158851p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell97    1250   1250  2151391  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell100   3056   4306  2158851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158882p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell98   1250   1250  2151422  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell97   3025   4275  2158882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2158882p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell98   1250   1250  2151422  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell98   3025   4275  2158882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158882p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell98    1250   1250  2151422  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell100   3025   4275  2158882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158966p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158966  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell99   2251   4191  2158966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158969  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell99   2248   4188  2158969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158969  RISE       1
\UART:BUART:pollcount_1\/main_2        macrocell101   2248   4188  2158969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158969  RISE       1
\UART:BUART:pollcount_0\/main_2        macrocell102   2248   4188  2158969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158971  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell99   2246   4186  2158971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158971  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell101   2246   4186  2158971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158971p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158971  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell102   2246   4186  2158971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159027p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell104        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell104   1250   1250  2159027  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell98    2880   4130  2159027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159087p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4070
-------------------------------------   ---- 
End-of-path arrival time (ps)           4070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell101        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell101   1250   1250  2151347  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell101   2820   4070  2159087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell93   1250   1250  2158182  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell90   2808   4058  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell93   1250   1250  2158182  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell92   2808   4058  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell90   1250   1250  2150166  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell91   2798   4048  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell90   1250   1250  2150166  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell93   2798   4048  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell93         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell93   1250   1250  2158182  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell91   2798   4048  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159113p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell90   1250   1250  2150166  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell90   2793   4043  2159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159113p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell90   1250   1250  2150166  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell92   2793   4043  2159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159121p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  2159121  RISE       1
\UART:BUART:txn\/main_5                      macrocell89      3846   4036  2159121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell89         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell92   1250   1250  2150178  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell90   2781   4031  2159126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell92   1250   1250  2150178  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell92   2781   4031  2159126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell92         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell92   1250   1250  2150178  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell91   2768   4018  2159139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell91         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell92         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell92   1250   1250  2150178  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell93   2768   4018  2159139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell93         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell95   1250   1250  2151066  RISE       1
\UART:BUART:rx_state_0\/main_2  macrocell95   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell95   1250   1250  2151066  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell96   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell95         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell95    1250   1250  2151066  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell103   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell99   1250   1250  2152247  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell97   2534   3784  2159373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell97         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell99   1250   1250  2152247  RISE       1
\UART:BUART:rx_state_2\/main_3   macrocell98   2534   3784  2159373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell98         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell102   1250   1250  2150901  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell101   2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell101        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell102        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell102   1250   1250  2150901  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell102   2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell102        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2159608p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell103   1250   1250  2159608  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell8   5309   6559  2159608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell8        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell89         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell89   1250   1250  2159618  RISE       1
\UART:BUART:txn\/main_0  macrocell89   2289   3539  2159618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell89         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2160050p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3107
-------------------------------------   ---- 
End-of-path arrival time (ps)           3107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  2159121  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell90      2917   3107  2160050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell90         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2160050p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3107
-------------------------------------   ---- 
End-of-path arrival time (ps)           3107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  2159121  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell92      2917   3107  2160050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell92         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

