<stg><name>separate_complex_u</name>


<trans_list>

<trans id="27" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V, [5 x i8]* @p_str10, i32 0, i32 0, [5 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="6">
<![CDATA[
:1  %zext_ln121 = zext i6 %i_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln121 = icmp eq i6 %i_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 52, i64 52, i64 52)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln121, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="65" op_0_bw="65" op_1_bw="64" op_2_bw="1">
<![CDATA[
:1  %empty_7 = call { i64, i1 } @_ssdm_op_Read.axis.volatile.i64P.i1P(i64* %LS_stream_V_data, i1* %LS_stream_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="65">
<![CDATA[
:2  %LS_stream_V_data_val = extractvalue { i64, i1 } %empty_7, 0

]]></Node>
<StgValue><ssdm name="LS_stream_V_data_val"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:3  %trunc_ln18 = trunc i64 %LS_stream_V_data_val to i32

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:4  %bitcast_ln18 = bitcast i32 %trunc_ln18 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln18"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_data_M_imag_loa = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %LS_stream_V_data_val, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_data_M_imag_loa"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
:6  %bitcast_ln18_1 = bitcast i32 %tmp_data_M_imag_loa to float

]]></Node>
<StgValue><ssdm name="bitcast_ln18_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="6">
<![CDATA[
:7  %zext_ln123 = zext i6 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %sep_addr = getelementptr [104 x float]* %sep, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="sep_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:9  store float %bitcast_ln18, float* %sep_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %add_ln124 = add i7 52, %zext_ln121

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
:11  %zext_ln124 = zext i7 %add_ln124 to i64

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %sep_addr_1 = getelementptr [104 x float]* %sep, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="sep_addr_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:13  store float %bitcast_ln18_1, float* %sep_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="29" name="LS_stream_V_data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="LS_stream_V_data"/></StgValue>
</port>
<port id="30" name="LS_stream_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="LS_stream_V_last_V"/></StgValue>
</port>
<port id="31" name="sep" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sep"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="33" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="32" toId="3">
</dataflow>
<dataflow id="34" from="LS_stream_V_data" to="specinterface_ln0" fromId="29" toId="3">
</dataflow>
<dataflow id="35" from="LS_stream_V_last_V" to="specinterface_ln0" fromId="30" toId="3">
</dataflow>
<dataflow id="37" from="p_str10" to="specinterface_ln0" fromId="36" toId="3">
</dataflow>
<dataflow id="39" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="3">
</dataflow>
<dataflow id="40" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="3">
</dataflow>
<dataflow id="42" from="p_str11" to="specinterface_ln0" fromId="41" toId="3">
</dataflow>
<dataflow id="43" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="3">
</dataflow>
<dataflow id="44" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="3">
</dataflow>
<dataflow id="46" from="p_str9" to="specinterface_ln0" fromId="45" toId="3">
</dataflow>
<dataflow id="47" from="p_str9" to="specinterface_ln0" fromId="45" toId="3">
</dataflow>
<dataflow id="48" from="p_str9" to="specinterface_ln0" fromId="45" toId="3">
</dataflow>
<dataflow id="49" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="3">
</dataflow>
<dataflow id="50" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="3">
</dataflow>
<dataflow id="51" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="3">
</dataflow>
<dataflow id="52" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="3">
</dataflow>
<dataflow id="53" from="p_str9" to="specinterface_ln0" fromId="45" toId="3">
</dataflow>
<dataflow id="54" from="p_str9" to="specinterface_ln0" fromId="45" toId="3">
</dataflow>
<dataflow id="56" from="StgValue_55" to="i_0" fromId="55" toId="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="57" from="br_ln121" to="i_0" fromId="4" toId="5">
</dataflow>
<dataflow id="58" from="i" to="i_0" fromId="9" toId="5">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="59" from="br_ln121" to="i_0" fromId="25" toId="5">
<BackEdge/>
</dataflow>
<dataflow id="60" from="i_0" to="zext_ln121" fromId="5" toId="6">
</dataflow>
<dataflow id="61" from="i_0" to="icmp_ln121" fromId="5" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln121" fromId="62" toId="7">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="64" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_66" to="empty" fromId="66" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_66" to="empty" fromId="66" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_66" to="empty" fromId="66" toId="8">
</dataflow>
<dataflow id="70" from="i_0" to="i" fromId="5" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_71" to="i" fromId="71" toId="9">
</dataflow>
<dataflow id="73" from="icmp_ln121" to="br_ln121" fromId="7" toId="10">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="74" toId="11">
</dataflow>
<dataflow id="77" from="p_str" to="specloopname_ln121" fromId="76" toId="11">
</dataflow>
<dataflow id="79" from="_ssdm_op_Read.axis.volatile.i64P.i1P" to="empty_7" fromId="78" toId="12">
</dataflow>
<dataflow id="80" from="LS_stream_V_data" to="empty_7" fromId="29" toId="12">
</dataflow>
<dataflow id="81" from="LS_stream_V_last_V" to="empty_7" fromId="30" toId="12">
</dataflow>
<dataflow id="82" from="empty_7" to="LS_stream_V_data_val" fromId="12" toId="13">
</dataflow>
<dataflow id="83" from="LS_stream_V_data_val" to="trunc_ln18" fromId="13" toId="14">
</dataflow>
<dataflow id="84" from="trunc_ln18" to="bitcast_ln18" fromId="14" toId="15">
</dataflow>
<dataflow id="86" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp_data_M_imag_loa" fromId="85" toId="16">
</dataflow>
<dataflow id="87" from="LS_stream_V_data_val" to="tmp_data_M_imag_loa" fromId="13" toId="16">
</dataflow>
<dataflow id="89" from="StgValue_88" to="tmp_data_M_imag_loa" fromId="88" toId="16">
</dataflow>
<dataflow id="91" from="StgValue_90" to="tmp_data_M_imag_loa" fromId="90" toId="16">
</dataflow>
<dataflow id="92" from="tmp_data_M_imag_loa" to="bitcast_ln18_1" fromId="16" toId="17">
</dataflow>
<dataflow id="93" from="i_0" to="zext_ln123" fromId="5" toId="18">
</dataflow>
<dataflow id="94" from="sep" to="sep_addr" fromId="31" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_95" to="sep_addr" fromId="95" toId="19">
</dataflow>
<dataflow id="97" from="zext_ln123" to="sep_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="98" from="bitcast_ln18" to="store_ln123" fromId="15" toId="20">
</dataflow>
<dataflow id="99" from="sep_addr" to="store_ln123" fromId="19" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_100" to="add_ln124" fromId="100" toId="21">
</dataflow>
<dataflow id="102" from="zext_ln121" to="add_ln124" fromId="6" toId="21">
</dataflow>
<dataflow id="103" from="add_ln124" to="zext_ln124" fromId="21" toId="22">
</dataflow>
<dataflow id="104" from="sep" to="sep_addr_1" fromId="31" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_95" to="sep_addr_1" fromId="95" toId="23">
</dataflow>
<dataflow id="106" from="zext_ln124" to="sep_addr_1" fromId="22" toId="23">
</dataflow>
<dataflow id="107" from="bitcast_ln18_1" to="store_ln124" fromId="17" toId="24">
</dataflow>
<dataflow id="108" from="sep_addr_1" to="store_ln124" fromId="23" toId="24">
</dataflow>
<dataflow id="109" from="icmp_ln121" to="StgValue_2" fromId="7" toId="2">
</dataflow>
</dataflows>


</stg>
