###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID pc231.ee.hacettepe.edu.tr)
#  Generated on:      Thu Dec 18 16:34:40 2025
#  Design:            custom_riscv_core
#  Command:           report_timing -nworst 10 -path_type full > reports/post_route_timing_full.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin regfile_inst_registers_reg[12][24]/CLK 
Endpoint:   regfile_inst_registers_reg[12][24]/D (v) checked with  leading edge 
of 'sys_clk'
Beginpoint: rst_n                                (v) triggered by  leading edge 
of 'sys_clk'
Path Groups: {sys_clk}
Analysis View: SINGLE_VIEW
Other End Arrival Time          1.791
- Setup                         0.137
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                11.154
- Arrival Time                 11.815
= Slack Time                   -0.661
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |            Cell            | Delay | Arrival | Required | 
     |                                    |               |                            |       |  Time   |   Time   | 
     |------------------------------------+---------------+----------------------------+-------+---------+----------| 
     |                                    | rst_n v       |                            |       |   2.000 |    1.339 | 
     | g165430                            | B v -> Y ^    | sky130_fd_sc_hd__nand2_1   | 8.026 |  10.026 |    9.365 | 
     | g164923                            | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2   | 1.336 |  11.362 |   10.701 | 
     | g163884                            | A2_N v -> Y v | sky130_fd_sc_hd__o2bb2ai_1 | 0.453 |  11.815 |   11.154 | 
     | regfile_inst_registers_reg[12][24] | D v           | sky130_fd_sc_hd__dfxtp_1   | 0.000 |  11.815 |   11.154 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin regfile_inst_registers_reg[12][4]/CLK 
Endpoint:   regfile_inst_registers_reg[12][4]/D (v) checked with  leading edge 
of 'sys_clk'
Beginpoint: rst_n                               (v) triggered by  leading edge 
of 'sys_clk'
Path Groups: {sys_clk}
Analysis View: SINGLE_VIEW
Other End Arrival Time          1.784
- Setup                         0.148
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                11.136
- Arrival Time                 11.791
= Slack Time                   -0.655
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc      |            Cell            | Delay | Arrival | Required | 
     |                                   |               |                            |       |  Time   |   Time   | 
     |-----------------------------------+---------------+----------------------------+-------+---------+----------| 
     |                                   | rst_n v       |                            |       |   2.000 |    1.345 | 
     | g165430                           | B v -> Y ^    | sky130_fd_sc_hd__nand2_1   | 8.026 |  10.026 |    9.371 | 
     | g164923                           | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2   | 1.336 |  11.362 |   10.707 | 
     | g163869                           | A2_N v -> Y v | sky130_fd_sc_hd__o2bb2ai_1 | 0.429 |  11.791 |   11.136 | 
     | regfile_inst_registers_reg[12][4] | D v           | sky130_fd_sc_hd__dfxtp_1   | 0.000 |  11.791 |   11.136 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin regfile_inst_registers_reg[12][11]/CLK 
Endpoint:   regfile_inst_registers_reg[12][11]/D (v) checked with  leading edge 
of 'sys_clk'
Beginpoint: rst_n                                (v) triggered by  leading edge 
of 'sys_clk'
Path Groups: {sys_clk}
Analysis View: SINGLE_VIEW
Other End Arrival Time          1.791
- Setup                         0.133
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                11.158
- Arrival Time                 11.806
= Slack Time                   -0.648
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |            Cell            | Delay | Arrival | Required | 
     |                                    |               |                            |       |  Time   |   Time   | 
     |------------------------------------+---------------+----------------------------+-------+---------+----------| 
     |                                    | rst_n v       |                            |       |   2.000 |    1.352 | 
     | g165430                            | B v -> Y ^    | sky130_fd_sc_hd__nand2_1   | 8.026 |  10.026 |    9.378 | 
     | g164923                            | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2   | 1.336 |  11.362 |   10.714 | 
     | g163252                            | A2_N v -> Y v | sky130_fd_sc_hd__o2bb2ai_1 | 0.444 |  11.806 |   11.158 | 
     | regfile_inst_registers_reg[12][11] | D v           | sky130_fd_sc_hd__dfxtp_1   | 0.000 |  11.806 |   11.158 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin regfile_inst_registers_reg[12][27]/CLK 
Endpoint:   regfile_inst_registers_reg[12][27]/D (v) checked with  leading edge 
of 'sys_clk'
Beginpoint: rst_n                                (v) triggered by  leading edge 
of 'sys_clk'
Path Groups: {sys_clk}
Analysis View: SINGLE_VIEW
Other End Arrival Time          1.794
- Setup                         0.140
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                11.153
- Arrival Time                 11.798
= Slack Time                   -0.645
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |            Cell            | Delay | Arrival | Required | 
     |                                    |               |                            |       |  Time   |   Time   | 
     |------------------------------------+---------------+----------------------------+-------+---------+----------| 
     |                                    | rst_n v       |                            |       |   2.000 |    1.355 | 
     | g165430                            | B v -> Y ^    | sky130_fd_sc_hd__nand2_1   | 8.026 |  10.026 |    9.382 | 
     | g164923                            | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2   | 1.336 |  11.362 |   10.718 | 
     | g163258                            | A2_N v -> Y v | sky130_fd_sc_hd__o2bb2ai_1 | 0.436 |  11.798 |   11.153 | 
     | regfile_inst_registers_reg[12][27] | D v           | sky130_fd_sc_hd__dfxtp_1   | 0.000 |  11.798 |   11.153 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin regfile_inst_registers_reg[12][13]/CLK 
Endpoint:   regfile_inst_registers_reg[12][13]/D (v) checked with  leading edge 
of 'sys_clk'
Beginpoint: rst_n                                (v) triggered by  leading edge 
of 'sys_clk'
Path Groups: {sys_clk}
Analysis View: SINGLE_VIEW
Other End Arrival Time          1.790
- Setup                         0.134
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                11.155
- Arrival Time                 11.800
= Slack Time                   -0.644
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |            Cell            | Delay | Arrival | Required | 
     |                                    |               |                            |       |  Time   |   Time   | 
     |------------------------------------+---------------+----------------------------+-------+---------+----------| 
     |                                    | rst_n v       |                            |       |   2.000 |    1.356 | 
     | g165430                            | B v -> Y ^    | sky130_fd_sc_hd__nand2_1   | 8.026 |  10.026 |    9.382 | 
     | g164923                            | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2   | 1.336 |  11.362 |   10.718 | 
     | g163875                            | A2_N v -> Y v | sky130_fd_sc_hd__o2bb2ai_1 | 0.438 |  11.800 |   11.155 | 
     | regfile_inst_registers_reg[12][13] | D v           | sky130_fd_sc_hd__dfxtp_1   | 0.000 |  11.800 |   11.155 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin regfile_inst_registers_reg[12][15]/CLK 
Endpoint:   regfile_inst_registers_reg[12][15]/D (v) checked with  leading edge 
of 'sys_clk'
Beginpoint: rst_n                                (v) triggered by  leading edge 
of 'sys_clk'
Path Groups: {sys_clk}
Analysis View: SINGLE_VIEW
Other End Arrival Time          1.792
- Setup                         0.128
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                11.165
- Arrival Time                 11.808
= Slack Time                   -0.644
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |            Cell            | Delay | Arrival | Required | 
     |                                    |               |                            |       |  Time   |   Time   | 
     |------------------------------------+---------------+----------------------------+-------+---------+----------| 
     |                                    | rst_n v       |                            |       |   2.000 |    1.356 | 
     | g165430                            | B v -> Y ^    | sky130_fd_sc_hd__nand2_1   | 8.026 |  10.026 |    9.383 | 
     | g164923                            | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2   | 1.336 |  11.362 |   10.718 | 
     | g163254                            | A2_N v -> Y v | sky130_fd_sc_hd__o2bb2ai_1 | 0.446 |  11.808 |   11.165 | 
     | regfile_inst_registers_reg[12][15] | D v           | sky130_fd_sc_hd__dfxtp_1   | 0.000 |  11.808 |   11.165 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin regfile_inst_registers_reg[12][22]/CLK 
Endpoint:   regfile_inst_registers_reg[12][22]/D (v) checked with  leading edge 
of 'sys_clk'
Beginpoint: rst_n                                (v) triggered by  leading edge 
of 'sys_clk'
Path Groups: {sys_clk}
Analysis View: SINGLE_VIEW
Other End Arrival Time          1.797
- Setup                         0.131
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                11.167
- Arrival Time                 11.808
= Slack Time                   -0.641
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |            Cell            | Delay | Arrival | Required | 
     |                                    |               |                            |       |  Time   |   Time   | 
     |------------------------------------+---------------+----------------------------+-------+---------+----------| 
     |                                    | rst_n v       |                            |       |   2.000 |    1.359 | 
     | g165430                            | B v -> Y ^    | sky130_fd_sc_hd__nand2_1   | 8.026 |  10.026 |    9.385 | 
     | g164923                            | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2   | 1.336 |  11.362 |   10.721 | 
     | g163256                            | A2_N v -> Y v | sky130_fd_sc_hd__o2bb2ai_1 | 0.445 |  11.808 |   11.166 | 
     | regfile_inst_registers_reg[12][22] | D v           | sky130_fd_sc_hd__dfxtp_1   | 0.000 |  11.808 |   11.167 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin regfile_inst_registers_reg[12][12]/CLK 
Endpoint:   regfile_inst_registers_reg[12][12]/D (v) checked with  leading edge 
of 'sys_clk'
Beginpoint: rst_n                                (v) triggered by  leading edge 
of 'sys_clk'
Path Groups: {sys_clk}
Analysis View: SINGLE_VIEW
Other End Arrival Time          1.792
- Setup                         0.129
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                11.163
- Arrival Time                 11.802
= Slack Time                   -0.640
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc      |            Cell            | Delay | Arrival | Required | 
     |                                    |               |                            |       |  Time   |   Time   | 
     |------------------------------------+---------------+----------------------------+-------+---------+----------| 
     |                                    | rst_n v       |                            |       |   2.000 |    1.360 | 
     | g165430                            | B v -> Y ^    | sky130_fd_sc_hd__nand2_1   | 8.026 |  10.026 |    9.387 | 
     | g164923                            | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2   | 1.336 |  11.362 |   10.723 | 
     | g163253                            | A2_N v -> Y v | sky130_fd_sc_hd__o2bb2ai_1 | 0.440 |  11.802 |   11.163 | 
     | regfile_inst_registers_reg[12][12] | D v           | sky130_fd_sc_hd__dfxtp_1   | 0.000 |  11.802 |   11.163 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin regfile_inst_registers_reg[12][8]/CLK 
Endpoint:   regfile_inst_registers_reg[12][8]/D (v) checked with  leading edge 
of 'sys_clk'
Beginpoint: rst_n                               (v) triggered by  leading edge 
of 'sys_clk'
Path Groups: {sys_clk}
Analysis View: SINGLE_VIEW
Other End Arrival Time          1.794
- Setup                         0.137
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                11.157
- Arrival Time                 11.796
= Slack Time                   -0.639
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc      |            Cell            | Delay | Arrival | Required | 
     |                                   |               |                            |       |  Time   |   Time   | 
     |-----------------------------------+---------------+----------------------------+-------+---------+----------| 
     |                                   | rst_n v       |                            |       |   2.000 |    1.361 | 
     | g165430                           | B v -> Y ^    | sky130_fd_sc_hd__nand2_1   | 8.026 |  10.026 |    9.387 | 
     | g164923                           | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2   | 1.336 |  11.362 |   10.723 | 
     | g163872                           | A2_N v -> Y v | sky130_fd_sc_hd__o2bb2ai_1 | 0.434 |  11.796 |   11.157 | 
     | regfile_inst_registers_reg[12][8] | D v           | sky130_fd_sc_hd__dfxtp_1   | 0.000 |  11.796 |   11.157 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin regfile_inst_registers_reg[12][6]/CLK 
Endpoint:   regfile_inst_registers_reg[12][6]/D (v) checked with  leading edge 
of 'sys_clk'
Beginpoint: rst_n                               (v) triggered by  leading edge 
of 'sys_clk'
Path Groups: {sys_clk}
Analysis View: SINGLE_VIEW
Other End Arrival Time          1.797
- Setup                         0.134
+ Phase Shift                  10.000
- Uncertainty                   0.500
= Required Time                11.163
- Arrival Time                 11.800
= Slack Time                   -0.638
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc      |            Cell            | Delay | Arrival | Required | 
     |                                   |               |                            |       |  Time   |   Time   | 
     |-----------------------------------+---------------+----------------------------+-------+---------+----------| 
     |                                   | rst_n v       |                            |       |   2.000 |    1.362 | 
     | g165430                           | B v -> Y ^    | sky130_fd_sc_hd__nand2_1   | 8.026 |  10.026 |    9.389 | 
     | g164923                           | A ^ -> Y v    | sky130_fd_sc_hd__nand2_2   | 1.336 |  11.362 |   10.725 | 
     | g163871                           | A2_N v -> Y v | sky130_fd_sc_hd__o2bb2ai_1 | 0.438 |  11.800 |   11.163 | 
     | regfile_inst_registers_reg[12][6] | D v           | sky130_fd_sc_hd__dfxtp_1   | 0.000 |  11.800 |   11.163 | 
     +-------------------------------------------------------------------------------------------------------------+ 

