library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 6
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n4056_o : std_logic;
  signal n4057_o : std_logic;
  signal n4058_o : std_logic;
  signal n4059_o : std_logic;
  signal n4060_o : std_logic;
  signal n4061_o : std_logic;
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic_vector (2 downto 0);
begin
  o <= n4065_o;
  -- vhdl_source/peres.vhdl:13:17
  n4056_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n4057_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n4058_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n4059_o <= n4057_o xor n4058_o;
  -- vhdl_source/peres.vhdl:15:17
  n4060_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n4061_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n4062_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n4063_o <= n4061_o and n4062_o;
  -- vhdl_source/peres.vhdl:15:21
  n4064_o <= n4060_o xor n4063_o;
  n4065_o <= n4056_o & n4059_o & n4064_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n3120 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3123_o : std_logic;
  signal n3124_o : std_logic;
  signal n3125_o : std_logic;
  signal n3126_o : std_logic;
  signal n3127_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n3128 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3131_o : std_logic;
  signal n3132_o : std_logic;
  signal n3133_o : std_logic;
  signal n3134_o : std_logic;
  signal n3135_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n3136 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3139_o : std_logic;
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic;
  signal n3143_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n3144 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3147_o : std_logic;
  signal n3148_o : std_logic;
  signal n3149_o : std_logic;
  signal n3150_o : std_logic;
  signal n3151_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n3152 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic;
  signal n3158_o : std_logic;
  signal n3159_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n3160 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n3168 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3171_o : std_logic;
  signal n3172_o : std_logic;
  signal n3173_o : std_logic;
  signal n3174_o : std_logic;
  signal n3175_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n3176 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3179_o : std_logic;
  signal n3180_o : std_logic;
  signal n3181_o : std_logic;
  signal n3182_o : std_logic;
  signal n3183_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n3184 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic;
  signal n3191_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n3192 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n3200 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3203_o : std_logic;
  signal n3204_o : std_logic;
  signal n3205_o : std_logic;
  signal n3206_o : std_logic;
  signal n3207_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n3208 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3211_o : std_logic;
  signal n3212_o : std_logic;
  signal n3213_o : std_logic;
  signal n3214_o : std_logic;
  signal n3215_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n3216 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic;
  signal n3223_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n3224 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3227_o : std_logic;
  signal n3228_o : std_logic;
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3232 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3235_o : std_logic;
  signal n3236_o : std_logic;
  signal n3237_o : std_logic;
  signal n3238_o : std_logic;
  signal n3239_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3240 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic;
  signal n3246_o : std_logic;
  signal n3247_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n3248 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic;
  signal n3254_o : std_logic;
  signal n3255_o : std_logic;
  signal n3256_o : std_logic;
  signal n3257_o : std_logic;
  signal n3258_o : std_logic;
  signal n3259_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n3260 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3268 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3271_o : std_logic;
  signal n3272_o : std_logic;
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3276 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3279_o : std_logic;
  signal n3280_o : std_logic;
  signal n3281_o : std_logic;
  signal n3282_o : std_logic;
  signal n3283_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3284 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic;
  signal n3290_o : std_logic;
  signal n3291_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3292 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3300 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3303_o : std_logic;
  signal n3304_o : std_logic;
  signal n3305_o : std_logic;
  signal n3306_o : std_logic;
  signal n3307_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3308 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3311_o : std_logic;
  signal n3312_o : std_logic;
  signal n3313_o : std_logic;
  signal n3314_o : std_logic;
  signal n3315_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3316 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic;
  signal n3322_o : std_logic;
  signal n3323_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3324 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3327_o : std_logic;
  signal n3328_o : std_logic;
  signal n3329_o : std_logic;
  signal n3330_o : std_logic;
  signal n3331_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3332 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3335_o : std_logic;
  signal n3336_o : std_logic;
  signal n3337_o : std_logic;
  signal n3338_o : std_logic;
  signal n3339_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3340 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3343_o : std_logic;
  signal n3344_o : std_logic;
  signal n3345_o : std_logic;
  signal n3346_o : std_logic;
  signal n3347_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3348 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3351_o : std_logic;
  signal n3352_o : std_logic;
  signal n3353_o : std_logic;
  signal n3354_o : std_logic;
  signal n3355_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3356 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3359_o : std_logic;
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3364 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3367_o : std_logic;
  signal n3368_o : std_logic;
  signal n3369_o : std_logic;
  signal n3370_o : std_logic;
  signal n3371_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3372 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3375_o : std_logic;
  signal n3376_o : std_logic;
  signal n3377_o : std_logic;
  signal n3378_o : std_logic;
  signal n3379_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3380 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic_vector (1 downto 0);
  signal n3386_o : std_logic;
  signal n3387_o : std_logic;
  signal n3388_o : std_logic;
  signal n3389_o : std_logic_vector (1 downto 0);
  signal n3390_o : std_logic;
  signal n3391_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3392 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic;
  signal n3399_o : std_logic;
  signal n3400_o : std_logic_vector (1 downto 0);
  signal n3401_o : std_logic;
  signal n3402_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3403 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3406_o : std_logic;
  signal n3407_o : std_logic;
  signal n3408_o : std_logic;
  signal n3409_o : std_logic;
  signal n3410_o : std_logic;
  signal n3411_o : std_logic_vector (1 downto 0);
  signal n3412_o : std_logic;
  signal n3413_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3414 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic;
  signal n3421_o : std_logic;
  signal n3422_o : std_logic_vector (1 downto 0);
  signal n3423_o : std_logic;
  signal n3424_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3425 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic;
  signal n3432_o : std_logic;
  signal n3433_o : std_logic_vector (1 downto 0);
  signal n3434_o : std_logic;
  signal n3435_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3436 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic;
  signal n3443_o : std_logic;
  signal n3444_o : std_logic_vector (1 downto 0);
  signal n3445_o : std_logic;
  signal n3446_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3447 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3450_o : std_logic;
  signal n3451_o : std_logic;
  signal n3452_o : std_logic;
  signal n3453_o : std_logic;
  signal n3454_o : std_logic;
  signal n3455_o : std_logic_vector (1 downto 0);
  signal n3456_o : std_logic;
  signal n3457_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3458 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic;
  signal n3465_o : std_logic;
  signal n3466_o : std_logic_vector (1 downto 0);
  signal n3467_o : std_logic;
  signal n3468_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3469 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3472_o : std_logic;
  signal n3473_o : std_logic;
  signal n3474_o : std_logic;
  signal n3475_o : std_logic;
  signal n3476_o : std_logic;
  signal n3477_o : std_logic_vector (1 downto 0);
  signal n3478_o : std_logic;
  signal n3479_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3480 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic;
  signal n3487_o : std_logic;
  signal n3488_o : std_logic_vector (1 downto 0);
  signal n3489_o : std_logic;
  signal n3490_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3491 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic;
  signal n3498_o : std_logic;
  signal n3499_o : std_logic_vector (1 downto 0);
  signal n3500_o : std_logic;
  signal n3501_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3502 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic;
  signal n3508_o : std_logic;
  signal n3509_o : std_logic;
  signal n3510_o : std_logic_vector (1 downto 0);
  signal n3511_o : std_logic;
  signal n3512_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3513 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3516_o : std_logic;
  signal n3517_o : std_logic;
  signal n3518_o : std_logic;
  signal n3519_o : std_logic;
  signal n3520_o : std_logic;
  signal n3521_o : std_logic_vector (1 downto 0);
  signal n3522_o : std_logic;
  signal n3523_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3524 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3527_o : std_logic;
  signal n3528_o : std_logic;
  signal n3529_o : std_logic;
  signal n3530_o : std_logic;
  signal n3531_o : std_logic;
  signal n3532_o : std_logic_vector (1 downto 0);
  signal n3533_o : std_logic;
  signal n3534_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3535 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3538_o : std_logic;
  signal n3539_o : std_logic;
  signal n3540_o : std_logic;
  signal n3541_o : std_logic;
  signal n3542_o : std_logic;
  signal n3543_o : std_logic_vector (1 downto 0);
  signal n3544_o : std_logic;
  signal n3545_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3546 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3549_o : std_logic;
  signal n3550_o : std_logic;
  signal n3551_o : std_logic;
  signal n3552_o : std_logic;
  signal n3553_o : std_logic;
  signal n3554_o : std_logic_vector (1 downto 0);
  signal n3555_o : std_logic;
  signal n3556_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3557 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3560_o : std_logic;
  signal n3561_o : std_logic;
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic;
  signal n3565_o : std_logic_vector (1 downto 0);
  signal n3566_o : std_logic;
  signal n3567_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n3568 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic;
  signal n3574_o : std_logic;
  signal n3575_o : std_logic;
  signal n3576_o : std_logic;
  signal n3577_o : std_logic;
  signal n3578_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3579 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3582_o : std_logic;
  signal n3583_o : std_logic;
  signal n3584_o : std_logic;
  signal n3585_o : std_logic;
  signal n3586_o : std_logic_vector (1 downto 0);
  signal n3587_o : std_logic;
  signal n3588_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n3589 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3592_o : std_logic;
  signal n3593_o : std_logic;
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic;
  signal n3597_o : std_logic_vector (1 downto 0);
  signal n3598_o : std_logic;
  signal n3599_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3600 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3603_o : std_logic;
  signal n3604_o : std_logic;
  signal n3605_o : std_logic;
  signal n3606_o : std_logic;
  signal n3607_o : std_logic;
  signal n3608_o : std_logic_vector (1 downto 0);
  signal n3609_o : std_logic;
  signal n3610_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3611 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3614_o : std_logic;
  signal n3615_o : std_logic;
  signal n3616_o : std_logic;
  signal n3617_o : std_logic;
  signal n3618_o : std_logic;
  signal n3619_o : std_logic_vector (1 downto 0);
  signal n3620_o : std_logic;
  signal n3621_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3622 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3625_o : std_logic;
  signal n3626_o : std_logic;
  signal n3627_o : std_logic;
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic_vector (1 downto 0);
  signal n3631_o : std_logic;
  signal n3632_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3633 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3636_o : std_logic;
  signal n3637_o : std_logic;
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic_vector (1 downto 0);
  signal n3642_o : std_logic;
  signal n3643_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3644 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3647_o : std_logic;
  signal n3648_o : std_logic;
  signal n3649_o : std_logic;
  signal n3650_o : std_logic;
  signal n3651_o : std_logic;
  signal n3652_o : std_logic_vector (1 downto 0);
  signal n3653_o : std_logic;
  signal n3654_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3655 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3658_o : std_logic;
  signal n3659_o : std_logic;
  signal n3660_o : std_logic;
  signal n3661_o : std_logic;
  signal n3662_o : std_logic;
  signal n3663_o : std_logic_vector (1 downto 0);
  signal n3664_o : std_logic;
  signal n3665_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3666 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3669_o : std_logic;
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic_vector (1 downto 0);
  signal n3675_o : std_logic;
  signal n3676_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3677 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic;
  signal n3683_o : std_logic;
  signal n3684_o : std_logic;
  signal n3685_o : std_logic_vector (1 downto 0);
  signal n3686_o : std_logic;
  signal n3687_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3688 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3691_o : std_logic;
  signal n3692_o : std_logic;
  signal n3693_o : std_logic;
  signal n3694_o : std_logic;
  signal n3695_o : std_logic;
  signal n3696_o : std_logic_vector (1 downto 0);
  signal n3697_o : std_logic;
  signal n3698_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3699 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3702_o : std_logic;
  signal n3703_o : std_logic;
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic;
  signal n3707_o : std_logic_vector (1 downto 0);
  signal n3708_o : std_logic;
  signal n3709_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3710 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3713_o : std_logic;
  signal n3714_o : std_logic;
  signal n3715_o : std_logic;
  signal n3716_o : std_logic;
  signal n3717_o : std_logic;
  signal n3718_o : std_logic_vector (1 downto 0);
  signal n3719_o : std_logic;
  signal n3720_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3721 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3724_o : std_logic;
  signal n3725_o : std_logic;
  signal n3726_o : std_logic;
  signal n3727_o : std_logic;
  signal n3728_o : std_logic;
  signal n3729_o : std_logic_vector (1 downto 0);
  signal n3730_o : std_logic;
  signal n3731_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3732 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3735_o : std_logic;
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic;
  signal n3739_o : std_logic;
  signal n3740_o : std_logic_vector (1 downto 0);
  signal n3741_o : std_logic;
  signal n3742_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3743 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3746_o : std_logic;
  signal n3747_o : std_logic;
  signal n3748_o : std_logic;
  signal n3749_o : std_logic;
  signal n3750_o : std_logic;
  signal n3751_o : std_logic_vector (1 downto 0);
  signal n3752_o : std_logic;
  signal n3753_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3754 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3757_o : std_logic;
  signal n3758_o : std_logic;
  signal n3759_o : std_logic;
  signal n3760_o : std_logic;
  signal n3761_o : std_logic;
  signal n3762_o : std_logic_vector (1 downto 0);
  signal n3763_o : std_logic;
  signal n3764_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3765 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3768_o : std_logic;
  signal n3769_o : std_logic;
  signal n3770_o : std_logic;
  signal n3771_o : std_logic;
  signal n3772_o : std_logic_vector (1 downto 0);
  signal n3773_o : std_logic;
  signal n3774_o : std_logic;
  signal n3775_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3776 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3779_o : std_logic;
  signal n3780_o : std_logic;
  signal n3781_o : std_logic;
  signal n3782_o : std_logic;
  signal n3783_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3784 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3787_o : std_logic;
  signal n3788_o : std_logic;
  signal n3789_o : std_logic;
  signal n3790_o : std_logic;
  signal n3791_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3792 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3795_o : std_logic;
  signal n3796_o : std_logic;
  signal n3797_o : std_logic;
  signal n3798_o : std_logic;
  signal n3799_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3800 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3803_o : std_logic;
  signal n3804_o : std_logic;
  signal n3805_o : std_logic;
  signal n3806_o : std_logic;
  signal n3807_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3808 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3811_o : std_logic;
  signal n3812_o : std_logic;
  signal n3813_o : std_logic;
  signal n3814_o : std_logic;
  signal n3815_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3816 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3819_o : std_logic;
  signal n3820_o : std_logic;
  signal n3821_o : std_logic;
  signal n3822_o : std_logic;
  signal n3823_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3824 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3827_o : std_logic;
  signal n3828_o : std_logic;
  signal n3829_o : std_logic;
  signal n3830_o : std_logic;
  signal n3831_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3832 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3835_o : std_logic;
  signal n3836_o : std_logic;
  signal n3837_o : std_logic;
  signal n3838_o : std_logic;
  signal n3839_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3840 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3843_o : std_logic;
  signal n3844_o : std_logic;
  signal n3845_o : std_logic;
  signal n3846_o : std_logic;
  signal n3847_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3848 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3851_o : std_logic;
  signal n3852_o : std_logic;
  signal n3853_o : std_logic;
  signal n3854_o : std_logic;
  signal n3855_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3856 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3859_o : std_logic;
  signal n3860_o : std_logic;
  signal n3861_o : std_logic;
  signal n3862_o : std_logic;
  signal n3863_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3864 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3867_o : std_logic;
  signal n3868_o : std_logic;
  signal n3869_o : std_logic;
  signal n3870_o : std_logic;
  signal n3871_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3872 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3875_o : std_logic;
  signal n3876_o : std_logic;
  signal n3877_o : std_logic;
  signal n3878_o : std_logic;
  signal n3879_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3880 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3883_o : std_logic;
  signal n3884_o : std_logic;
  signal n3885_o : std_logic;
  signal n3886_o : std_logic;
  signal n3887_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3888 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3891_o : std_logic;
  signal n3892_o : std_logic;
  signal n3893_o : std_logic;
  signal n3894_o : std_logic;
  signal n3895_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n3896 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3899_o : std_logic;
  signal n3900_o : std_logic;
  signal n3901_o : std_logic;
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic;
  signal n3905_o : std_logic;
  signal n3906_o : std_logic;
  signal n3907_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3908 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3911_o : std_logic;
  signal n3912_o : std_logic;
  signal n3913_o : std_logic;
  signal n3914_o : std_logic;
  signal n3915_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3916 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3919_o : std_logic;
  signal n3920_o : std_logic;
  signal n3921_o : std_logic;
  signal n3922_o : std_logic;
  signal n3923_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3924 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3927_o : std_logic;
  signal n3928_o : std_logic;
  signal n3929_o : std_logic;
  signal n3930_o : std_logic;
  signal n3931_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3932 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3935_o : std_logic;
  signal n3936_o : std_logic;
  signal n3937_o : std_logic;
  signal n3938_o : std_logic;
  signal n3939_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3940 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3943_o : std_logic;
  signal n3944_o : std_logic;
  signal n3945_o : std_logic;
  signal n3946_o : std_logic;
  signal n3947_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3948 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3951_o : std_logic;
  signal n3952_o : std_logic;
  signal n3953_o : std_logic;
  signal n3954_o : std_logic;
  signal n3955_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3956 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3959_o : std_logic;
  signal n3960_o : std_logic;
  signal n3961_o : std_logic;
  signal n3962_o : std_logic;
  signal n3963_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3964 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3967_o : std_logic;
  signal n3968_o : std_logic;
  signal n3969_o : std_logic;
  signal n3970_o : std_logic;
  signal n3971_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3972 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3975_o : std_logic;
  signal n3976_o : std_logic;
  signal n3977_o : std_logic;
  signal n3978_o : std_logic;
  signal n3979_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3980 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3983_o : std_logic;
  signal n3984_o : std_logic;
  signal n3985_o : std_logic;
  signal n3986_o : std_logic;
  signal n3987_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3988 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3991_o : std_logic;
  signal n3992_o : std_logic;
  signal n3993_o : std_logic;
  signal n3994_o : std_logic;
  signal n3995_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3996 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3999_o : std_logic;
  signal n4000_o : std_logic;
  signal n4001_o : std_logic;
  signal n4002_o : std_logic;
  signal n4003_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n4004 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4007_o : std_logic;
  signal n4008_o : std_logic;
  signal n4009_o : std_logic;
  signal n4010_o : std_logic;
  signal n4011_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n4012 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4015_o : std_logic;
  signal n4016_o : std_logic;
  signal n4017_o : std_logic;
  signal n4018_o : std_logic;
  signal n4019_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n4020 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4023_o : std_logic;
  signal n4024_o : std_logic;
  signal n4025_o : std_logic;
  signal n4026_o : std_logic;
  signal n4027_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n4028 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4031_o : std_logic;
  signal n4032_o : std_logic;
  signal n4033_o : std_logic;
  signal n4034_o : std_logic;
  signal n4035_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n4036 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n4039_o : std_logic;
  signal n4040_o : std_logic;
  signal n4041_o : std_logic_vector (17 downto 0);
  signal n4042_o : std_logic_vector (17 downto 0);
  signal n4043_o : std_logic_vector (17 downto 0);
  signal n4044_o : std_logic_vector (17 downto 0);
  signal n4045_o : std_logic_vector (17 downto 0);
  signal n4046_o : std_logic_vector (17 downto 0);
  signal n4047_o : std_logic_vector (17 downto 0);
  signal n4048_o : std_logic_vector (17 downto 0);
  signal n4049_o : std_logic_vector (17 downto 0);
  signal n4050_o : std_logic_vector (17 downto 0);
  signal n4051_o : std_logic_vector (17 downto 0);
  signal n4052_o : std_logic_vector (17 downto 0);
  signal n4053_o : std_logic_vector (17 downto 0);
  signal n4054_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n4041_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n4042_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n4043_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n4044_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n4045_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n4046_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n4047_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n4048_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n4049_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n4050_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n4051_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n4052_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n4053_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n4054_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n3117_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3118_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3119_o <= n3117_o & n3118_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n3120 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n3119_o,
    o => gen1_n1_cnot1_j_o);
  n3123_o <= gen1_n1_cnot1_j_n3120 (1);
  n3124_o <= gen1_n1_cnot1_j_n3120 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3125_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3126_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3127_o <= n3125_o & n3126_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n3128 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n3127_o,
    o => gen1_n2_cnot1_j_o);
  n3131_o <= gen1_n2_cnot1_j_n3128 (1);
  n3132_o <= gen1_n2_cnot1_j_n3128 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3133_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3134_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3135_o <= n3133_o & n3134_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n3136 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n3135_o,
    o => gen1_n3_cnot1_j_o);
  n3139_o <= gen1_n3_cnot1_j_n3136 (1);
  n3140_o <= gen1_n3_cnot1_j_n3136 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3141_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3142_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3143_o <= n3141_o & n3142_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n3144 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n3143_o,
    o => gen1_n4_cnot1_j_o);
  n3147_o <= gen1_n4_cnot1_j_n3144 (1);
  n3148_o <= gen1_n4_cnot1_j_n3144 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3149_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3150_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3151_o <= n3149_o & n3150_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n3152 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n3151_o,
    o => gen1_n5_cnot1_j_o);
  n3155_o <= gen1_n5_cnot1_j_n3152 (1);
  n3156_o <= gen1_n5_cnot1_j_n3152 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3157_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3158_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3159_o <= n3157_o & n3158_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n3160 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n3159_o,
    o => gen1_n6_cnot1_j_o);
  n3163_o <= gen1_n6_cnot1_j_n3160 (1);
  n3164_o <= gen1_n6_cnot1_j_n3160 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3165_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3166_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3167_o <= n3165_o & n3166_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n3168 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n3167_o,
    o => gen1_n7_cnot1_j_o);
  n3171_o <= gen1_n7_cnot1_j_n3168 (1);
  n3172_o <= gen1_n7_cnot1_j_n3168 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3173_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3174_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3175_o <= n3173_o & n3174_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n3176 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n3175_o,
    o => gen1_n8_cnot1_j_o);
  n3179_o <= gen1_n8_cnot1_j_n3176 (1);
  n3180_o <= gen1_n8_cnot1_j_n3176 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3181_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3182_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3183_o <= n3181_o & n3182_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n3184 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n3183_o,
    o => gen1_n9_cnot1_j_o);
  n3187_o <= gen1_n9_cnot1_j_n3184 (1);
  n3188_o <= gen1_n9_cnot1_j_n3184 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3189_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3190_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3191_o <= n3189_o & n3190_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n3192 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n3191_o,
    o => gen1_n10_cnot1_j_o);
  n3195_o <= gen1_n10_cnot1_j_n3192 (1);
  n3196_o <= gen1_n10_cnot1_j_n3192 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3197_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3198_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3199_o <= n3197_o & n3198_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n3200 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n3199_o,
    o => gen1_n11_cnot1_j_o);
  n3203_o <= gen1_n11_cnot1_j_n3200 (1);
  n3204_o <= gen1_n11_cnot1_j_n3200 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3205_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3206_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3207_o <= n3205_o & n3206_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n3208 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n3207_o,
    o => gen1_n12_cnot1_j_o);
  n3211_o <= gen1_n12_cnot1_j_n3208 (1);
  n3212_o <= gen1_n12_cnot1_j_n3208 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3213_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3214_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3215_o <= n3213_o & n3214_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n3216 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n3215_o,
    o => gen1_n13_cnot1_j_o);
  n3219_o <= gen1_n13_cnot1_j_n3216 (1);
  n3220_o <= gen1_n13_cnot1_j_n3216 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3221_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3222_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3223_o <= n3221_o & n3222_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n3224 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n3223_o,
    o => gen1_n14_cnot1_j_o);
  n3227_o <= gen1_n14_cnot1_j_n3224 (1);
  n3228_o <= gen1_n14_cnot1_j_n3224 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3229_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3230_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3231_o <= n3229_o & n3230_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3232 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3231_o,
    o => gen1_n15_cnot1_j_o);
  n3235_o <= gen1_n15_cnot1_j_n3232 (1);
  n3236_o <= gen1_n15_cnot1_j_n3232 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3237_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3238_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3239_o <= n3237_o & n3238_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3240 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3239_o,
    o => gen1_n16_cnot1_j_o);
  n3243_o <= gen1_n16_cnot1_j_n3240 (1);
  n3244_o <= gen1_n16_cnot1_j_n3240 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3245_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3246_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3247_o <= n3245_o & n3246_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n3248 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n3247_o,
    o => gen1_n17_cnot1_j_o);
  n3251_o <= gen1_n17_cnot1_j_n3248 (1);
  n3252_o <= gen1_n17_cnot1_j_n3248 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3253_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3254_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3255_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3256_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3257_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3258_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3259_o <= n3257_o & n3258_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n3260 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n3259_o,
    o => gen2_n17_cnot2_j_o);
  n3263_o <= gen2_n17_cnot2_j_n3260 (1);
  n3264_o <= gen2_n17_cnot2_j_n3260 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3265_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3266_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3267_o <= n3265_o & n3266_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3268 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3267_o,
    o => gen2_n16_cnot2_j_o);
  n3271_o <= gen2_n16_cnot2_j_n3268 (1);
  n3272_o <= gen2_n16_cnot2_j_n3268 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3273_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3274_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3275_o <= n3273_o & n3274_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3276 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3275_o,
    o => gen2_n15_cnot2_j_o);
  n3279_o <= gen2_n15_cnot2_j_n3276 (1);
  n3280_o <= gen2_n15_cnot2_j_n3276 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3281_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3282_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3283_o <= n3281_o & n3282_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3284 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3283_o,
    o => gen2_n14_cnot2_j_o);
  n3287_o <= gen2_n14_cnot2_j_n3284 (1);
  n3288_o <= gen2_n14_cnot2_j_n3284 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3289_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3290_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3291_o <= n3289_o & n3290_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3292 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3291_o,
    o => gen2_n13_cnot2_j_o);
  n3295_o <= gen2_n13_cnot2_j_n3292 (1);
  n3296_o <= gen2_n13_cnot2_j_n3292 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3297_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3298_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3299_o <= n3297_o & n3298_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3300 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3299_o,
    o => gen2_n12_cnot2_j_o);
  n3303_o <= gen2_n12_cnot2_j_n3300 (1);
  n3304_o <= gen2_n12_cnot2_j_n3300 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3305_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3306_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3307_o <= n3305_o & n3306_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3308 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3307_o,
    o => gen2_n11_cnot2_j_o);
  n3311_o <= gen2_n11_cnot2_j_n3308 (1);
  n3312_o <= gen2_n11_cnot2_j_n3308 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3313_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3314_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3315_o <= n3313_o & n3314_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3316 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3315_o,
    o => gen2_n10_cnot2_j_o);
  n3319_o <= gen2_n10_cnot2_j_n3316 (1);
  n3320_o <= gen2_n10_cnot2_j_n3316 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3321_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3322_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3323_o <= n3321_o & n3322_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3324 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3323_o,
    o => gen2_n9_cnot2_j_o);
  n3327_o <= gen2_n9_cnot2_j_n3324 (1);
  n3328_o <= gen2_n9_cnot2_j_n3324 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3329_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3330_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3331_o <= n3329_o & n3330_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3332 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3331_o,
    o => gen2_n8_cnot2_j_o);
  n3335_o <= gen2_n8_cnot2_j_n3332 (1);
  n3336_o <= gen2_n8_cnot2_j_n3332 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3337_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3338_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3339_o <= n3337_o & n3338_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3340 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3339_o,
    o => gen2_n7_cnot2_j_o);
  n3343_o <= gen2_n7_cnot2_j_n3340 (1);
  n3344_o <= gen2_n7_cnot2_j_n3340 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3345_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3346_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3347_o <= n3345_o & n3346_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3348 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3347_o,
    o => gen2_n6_cnot2_j_o);
  n3351_o <= gen2_n6_cnot2_j_n3348 (1);
  n3352_o <= gen2_n6_cnot2_j_n3348 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3353_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3354_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3355_o <= n3353_o & n3354_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3356 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3355_o,
    o => gen2_n5_cnot2_j_o);
  n3359_o <= gen2_n5_cnot2_j_n3356 (1);
  n3360_o <= gen2_n5_cnot2_j_n3356 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3361_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3362_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3363_o <= n3361_o & n3362_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3364 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3363_o,
    o => gen2_n4_cnot2_j_o);
  n3367_o <= gen2_n4_cnot2_j_n3364 (1);
  n3368_o <= gen2_n4_cnot2_j_n3364 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3369_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3370_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3371_o <= n3369_o & n3370_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3372 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3371_o,
    o => gen2_n3_cnot2_j_o);
  n3375_o <= gen2_n3_cnot2_j_n3372 (1);
  n3376_o <= gen2_n3_cnot2_j_n3372 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3377_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3378_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3379_o <= n3377_o & n3378_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3380 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3379_o,
    o => gen2_n2_cnot2_j_o);
  n3383_o <= gen2_n2_cnot2_j_n3380 (1);
  n3384_o <= gen2_n2_cnot2_j_n3380 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3385_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3386_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3387_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3388_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3389_o <= n3387_o & n3388_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3390_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3391_o <= n3389_o & n3390_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3392 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3391_o,
    o => gen3_n1_ccnot3_j_o);
  n3395_o <= gen3_n1_ccnot3_j_n3392 (2);
  n3396_o <= gen3_n1_ccnot3_j_n3392 (1);
  n3397_o <= gen3_n1_ccnot3_j_n3392 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3398_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3399_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3400_o <= n3398_o & n3399_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3401_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3402_o <= n3400_o & n3401_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3403 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3402_o,
    o => gen3_n2_ccnot3_j_o);
  n3406_o <= gen3_n2_ccnot3_j_n3403 (2);
  n3407_o <= gen3_n2_ccnot3_j_n3403 (1);
  n3408_o <= gen3_n2_ccnot3_j_n3403 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3409_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3410_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3411_o <= n3409_o & n3410_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3412_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3413_o <= n3411_o & n3412_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3414 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3413_o,
    o => gen3_n3_ccnot3_j_o);
  n3417_o <= gen3_n3_ccnot3_j_n3414 (2);
  n3418_o <= gen3_n3_ccnot3_j_n3414 (1);
  n3419_o <= gen3_n3_ccnot3_j_n3414 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3420_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3421_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3422_o <= n3420_o & n3421_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3423_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3424_o <= n3422_o & n3423_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3425 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3424_o,
    o => gen3_n4_ccnot3_j_o);
  n3428_o <= gen3_n4_ccnot3_j_n3425 (2);
  n3429_o <= gen3_n4_ccnot3_j_n3425 (1);
  n3430_o <= gen3_n4_ccnot3_j_n3425 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3431_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3432_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3433_o <= n3431_o & n3432_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3434_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3435_o <= n3433_o & n3434_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3436 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3435_o,
    o => gen3_n5_ccnot3_j_o);
  n3439_o <= gen3_n5_ccnot3_j_n3436 (2);
  n3440_o <= gen3_n5_ccnot3_j_n3436 (1);
  n3441_o <= gen3_n5_ccnot3_j_n3436 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3442_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3443_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3444_o <= n3442_o & n3443_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3445_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3446_o <= n3444_o & n3445_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3447 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3446_o,
    o => gen3_n6_ccnot3_j_o);
  n3450_o <= gen3_n6_ccnot3_j_n3447 (2);
  n3451_o <= gen3_n6_ccnot3_j_n3447 (1);
  n3452_o <= gen3_n6_ccnot3_j_n3447 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3453_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3454_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3455_o <= n3453_o & n3454_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3456_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3457_o <= n3455_o & n3456_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3458 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3457_o,
    o => gen3_n7_ccnot3_j_o);
  n3461_o <= gen3_n7_ccnot3_j_n3458 (2);
  n3462_o <= gen3_n7_ccnot3_j_n3458 (1);
  n3463_o <= gen3_n7_ccnot3_j_n3458 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3464_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3465_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3466_o <= n3464_o & n3465_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3467_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3468_o <= n3466_o & n3467_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3469 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3468_o,
    o => gen3_n8_ccnot3_j_o);
  n3472_o <= gen3_n8_ccnot3_j_n3469 (2);
  n3473_o <= gen3_n8_ccnot3_j_n3469 (1);
  n3474_o <= gen3_n8_ccnot3_j_n3469 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3475_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3476_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3477_o <= n3475_o & n3476_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3478_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3479_o <= n3477_o & n3478_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3480 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3479_o,
    o => gen3_n9_ccnot3_j_o);
  n3483_o <= gen3_n9_ccnot3_j_n3480 (2);
  n3484_o <= gen3_n9_ccnot3_j_n3480 (1);
  n3485_o <= gen3_n9_ccnot3_j_n3480 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3486_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3487_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3488_o <= n3486_o & n3487_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3489_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3490_o <= n3488_o & n3489_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3491 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3490_o,
    o => gen3_n10_ccnot3_j_o);
  n3494_o <= gen3_n10_ccnot3_j_n3491 (2);
  n3495_o <= gen3_n10_ccnot3_j_n3491 (1);
  n3496_o <= gen3_n10_ccnot3_j_n3491 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3497_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3498_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3499_o <= n3497_o & n3498_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3500_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3501_o <= n3499_o & n3500_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3502 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3501_o,
    o => gen3_n11_ccnot3_j_o);
  n3505_o <= gen3_n11_ccnot3_j_n3502 (2);
  n3506_o <= gen3_n11_ccnot3_j_n3502 (1);
  n3507_o <= gen3_n11_ccnot3_j_n3502 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3508_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3509_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3510_o <= n3508_o & n3509_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3511_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3512_o <= n3510_o & n3511_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3513 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3512_o,
    o => gen3_n12_ccnot3_j_o);
  n3516_o <= gen3_n12_ccnot3_j_n3513 (2);
  n3517_o <= gen3_n12_ccnot3_j_n3513 (1);
  n3518_o <= gen3_n12_ccnot3_j_n3513 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3519_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3520_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3521_o <= n3519_o & n3520_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3522_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3523_o <= n3521_o & n3522_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3524 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3523_o,
    o => gen3_n13_ccnot3_j_o);
  n3527_o <= gen3_n13_ccnot3_j_n3524 (2);
  n3528_o <= gen3_n13_ccnot3_j_n3524 (1);
  n3529_o <= gen3_n13_ccnot3_j_n3524 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3530_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3531_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3532_o <= n3530_o & n3531_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3533_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3534_o <= n3532_o & n3533_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3535 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3534_o,
    o => gen3_n14_ccnot3_j_o);
  n3538_o <= gen3_n14_ccnot3_j_n3535 (2);
  n3539_o <= gen3_n14_ccnot3_j_n3535 (1);
  n3540_o <= gen3_n14_ccnot3_j_n3535 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3541_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3542_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3543_o <= n3541_o & n3542_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3544_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3545_o <= n3543_o & n3544_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3546 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3545_o,
    o => gen3_n15_ccnot3_j_o);
  n3549_o <= gen3_n15_ccnot3_j_n3546 (2);
  n3550_o <= gen3_n15_ccnot3_j_n3546 (1);
  n3551_o <= gen3_n15_ccnot3_j_n3546 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3552_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3553_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3554_o <= n3552_o & n3553_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3555_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3556_o <= n3554_o & n3555_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3557 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3556_o,
    o => gen3_n16_ccnot3_j_o);
  n3560_o <= gen3_n16_ccnot3_j_n3557 (2);
  n3561_o <= gen3_n16_ccnot3_j_n3557 (1);
  n3562_o <= gen3_n16_ccnot3_j_n3557 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3563_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3564_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3565_o <= n3563_o & n3564_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3566_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3567_o <= n3565_o & n3566_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n3568 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n3567_o,
    o => gen3_n17_ccnot3_j_o);
  n3571_o <= gen3_n17_ccnot3_j_n3568 (2);
  n3572_o <= gen3_n17_ccnot3_j_n3568 (1);
  n3573_o <= gen3_n17_ccnot3_j_n3568 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3574_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3575_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3576_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3577_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3578_o <= n3576_o & n3577_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3579 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3578_o,
    o => cnot_4_o);
  n3582_o <= cnot_4_n3579 (1);
  n3583_o <= cnot_4_n3579 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3584_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3585_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3586_o <= n3584_o & n3585_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3587_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3588_o <= n3586_o & n3587_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n3589 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n3588_o,
    o => gen4_n16_peres4_j_o);
  n3592_o <= gen4_n16_peres4_j_n3589 (2);
  n3593_o <= gen4_n16_peres4_j_n3589 (1);
  n3594_o <= gen4_n16_peres4_j_n3589 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3595_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3596_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3597_o <= n3595_o & n3596_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3598_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3599_o <= n3597_o & n3598_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3600 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3599_o,
    o => gen4_n15_peres4_j_o);
  n3603_o <= gen4_n15_peres4_j_n3600 (2);
  n3604_o <= gen4_n15_peres4_j_n3600 (1);
  n3605_o <= gen4_n15_peres4_j_n3600 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3606_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3607_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3608_o <= n3606_o & n3607_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3609_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3610_o <= n3608_o & n3609_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3611 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3610_o,
    o => gen4_n14_peres4_j_o);
  n3614_o <= gen4_n14_peres4_j_n3611 (2);
  n3615_o <= gen4_n14_peres4_j_n3611 (1);
  n3616_o <= gen4_n14_peres4_j_n3611 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3617_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3618_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3619_o <= n3617_o & n3618_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3620_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3621_o <= n3619_o & n3620_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3622 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3621_o,
    o => gen4_n13_peres4_j_o);
  n3625_o <= gen4_n13_peres4_j_n3622 (2);
  n3626_o <= gen4_n13_peres4_j_n3622 (1);
  n3627_o <= gen4_n13_peres4_j_n3622 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3628_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3629_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3630_o <= n3628_o & n3629_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3631_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3632_o <= n3630_o & n3631_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3633 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3632_o,
    o => gen4_n12_peres4_j_o);
  n3636_o <= gen4_n12_peres4_j_n3633 (2);
  n3637_o <= gen4_n12_peres4_j_n3633 (1);
  n3638_o <= gen4_n12_peres4_j_n3633 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3639_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3640_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3641_o <= n3639_o & n3640_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3642_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3643_o <= n3641_o & n3642_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3644 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3643_o,
    o => gen4_n11_peres4_j_o);
  n3647_o <= gen4_n11_peres4_j_n3644 (2);
  n3648_o <= gen4_n11_peres4_j_n3644 (1);
  n3649_o <= gen4_n11_peres4_j_n3644 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3650_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3651_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3652_o <= n3650_o & n3651_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3653_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3654_o <= n3652_o & n3653_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3655 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3654_o,
    o => gen4_n10_peres4_j_o);
  n3658_o <= gen4_n10_peres4_j_n3655 (2);
  n3659_o <= gen4_n10_peres4_j_n3655 (1);
  n3660_o <= gen4_n10_peres4_j_n3655 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3661_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3662_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3663_o <= n3661_o & n3662_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3664_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3665_o <= n3663_o & n3664_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3666 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3665_o,
    o => gen4_n9_peres4_j_o);
  n3669_o <= gen4_n9_peres4_j_n3666 (2);
  n3670_o <= gen4_n9_peres4_j_n3666 (1);
  n3671_o <= gen4_n9_peres4_j_n3666 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3672_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3673_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3674_o <= n3672_o & n3673_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3675_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3676_o <= n3674_o & n3675_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3677 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3676_o,
    o => gen4_n8_peres4_j_o);
  n3680_o <= gen4_n8_peres4_j_n3677 (2);
  n3681_o <= gen4_n8_peres4_j_n3677 (1);
  n3682_o <= gen4_n8_peres4_j_n3677 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3683_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3684_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3685_o <= n3683_o & n3684_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3686_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3687_o <= n3685_o & n3686_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3688 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3687_o,
    o => gen4_n7_peres4_j_o);
  n3691_o <= gen4_n7_peres4_j_n3688 (2);
  n3692_o <= gen4_n7_peres4_j_n3688 (1);
  n3693_o <= gen4_n7_peres4_j_n3688 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3694_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3695_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3696_o <= n3694_o & n3695_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3697_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3698_o <= n3696_o & n3697_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3699 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3698_o,
    o => gen4_n6_peres4_j_o);
  n3702_o <= gen4_n6_peres4_j_n3699 (2);
  n3703_o <= gen4_n6_peres4_j_n3699 (1);
  n3704_o <= gen4_n6_peres4_j_n3699 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3705_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3706_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3707_o <= n3705_o & n3706_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3708_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3709_o <= n3707_o & n3708_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3710 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3709_o,
    o => gen4_n5_peres4_j_o);
  n3713_o <= gen4_n5_peres4_j_n3710 (2);
  n3714_o <= gen4_n5_peres4_j_n3710 (1);
  n3715_o <= gen4_n5_peres4_j_n3710 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3716_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3717_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3718_o <= n3716_o & n3717_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3719_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3720_o <= n3718_o & n3719_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3721 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3720_o,
    o => gen4_n4_peres4_j_o);
  n3724_o <= gen4_n4_peres4_j_n3721 (2);
  n3725_o <= gen4_n4_peres4_j_n3721 (1);
  n3726_o <= gen4_n4_peres4_j_n3721 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3727_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3728_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3729_o <= n3727_o & n3728_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3730_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3731_o <= n3729_o & n3730_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3732 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3731_o,
    o => gen4_n3_peres4_j_o);
  n3735_o <= gen4_n3_peres4_j_n3732 (2);
  n3736_o <= gen4_n3_peres4_j_n3732 (1);
  n3737_o <= gen4_n3_peres4_j_n3732 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3738_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3739_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3740_o <= n3738_o & n3739_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3741_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3742_o <= n3740_o & n3741_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3743 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3742_o,
    o => gen4_n2_peres4_j_o);
  n3746_o <= gen4_n2_peres4_j_n3743 (2);
  n3747_o <= gen4_n2_peres4_j_n3743 (1);
  n3748_o <= gen4_n2_peres4_j_n3743 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3749_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3750_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3751_o <= n3749_o & n3750_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3752_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3753_o <= n3751_o & n3752_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3754 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3753_o,
    o => gen4_n1_peres4_j_o);
  n3757_o <= gen4_n1_peres4_j_n3754 (2);
  n3758_o <= gen4_n1_peres4_j_n3754 (1);
  n3759_o <= gen4_n1_peres4_j_n3754 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3760_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3761_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3762_o <= n3760_o & n3761_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3763_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3764_o <= n3762_o & n3763_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3765 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3764_o,
    o => gen4_n0_peres4_j_o);
  n3768_o <= gen4_n0_peres4_j_n3765 (2);
  n3769_o <= gen4_n0_peres4_j_n3765 (1);
  n3770_o <= gen4_n0_peres4_j_n3765 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3771_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3772_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3773_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3774_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3775_o <= n3773_o & n3774_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3776 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3775_o,
    o => gen5_n1_cnot5_j_o);
  n3779_o <= gen5_n1_cnot5_j_n3776 (1);
  n3780_o <= gen5_n1_cnot5_j_n3776 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3781_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3782_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3783_o <= n3781_o & n3782_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3784 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3783_o,
    o => gen5_n2_cnot5_j_o);
  n3787_o <= gen5_n2_cnot5_j_n3784 (1);
  n3788_o <= gen5_n2_cnot5_j_n3784 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3789_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3790_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3791_o <= n3789_o & n3790_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3792 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3791_o,
    o => gen5_n3_cnot5_j_o);
  n3795_o <= gen5_n3_cnot5_j_n3792 (1);
  n3796_o <= gen5_n3_cnot5_j_n3792 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3797_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3798_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3799_o <= n3797_o & n3798_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3800 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3799_o,
    o => gen5_n4_cnot5_j_o);
  n3803_o <= gen5_n4_cnot5_j_n3800 (1);
  n3804_o <= gen5_n4_cnot5_j_n3800 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3805_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3806_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3807_o <= n3805_o & n3806_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3808 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3807_o,
    o => gen5_n5_cnot5_j_o);
  n3811_o <= gen5_n5_cnot5_j_n3808 (1);
  n3812_o <= gen5_n5_cnot5_j_n3808 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3813_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3814_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3815_o <= n3813_o & n3814_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3816 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3815_o,
    o => gen5_n6_cnot5_j_o);
  n3819_o <= gen5_n6_cnot5_j_n3816 (1);
  n3820_o <= gen5_n6_cnot5_j_n3816 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3821_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3822_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3823_o <= n3821_o & n3822_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3824 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3823_o,
    o => gen5_n7_cnot5_j_o);
  n3827_o <= gen5_n7_cnot5_j_n3824 (1);
  n3828_o <= gen5_n7_cnot5_j_n3824 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3829_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3830_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3831_o <= n3829_o & n3830_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3832 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3831_o,
    o => gen5_n8_cnot5_j_o);
  n3835_o <= gen5_n8_cnot5_j_n3832 (1);
  n3836_o <= gen5_n8_cnot5_j_n3832 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3837_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3838_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3839_o <= n3837_o & n3838_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3840 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3839_o,
    o => gen5_n9_cnot5_j_o);
  n3843_o <= gen5_n9_cnot5_j_n3840 (1);
  n3844_o <= gen5_n9_cnot5_j_n3840 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3845_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3846_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3847_o <= n3845_o & n3846_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3848 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3847_o,
    o => gen5_n10_cnot5_j_o);
  n3851_o <= gen5_n10_cnot5_j_n3848 (1);
  n3852_o <= gen5_n10_cnot5_j_n3848 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3853_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3854_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3855_o <= n3853_o & n3854_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3856 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3855_o,
    o => gen5_n11_cnot5_j_o);
  n3859_o <= gen5_n11_cnot5_j_n3856 (1);
  n3860_o <= gen5_n11_cnot5_j_n3856 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3861_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3862_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3863_o <= n3861_o & n3862_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3864 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3863_o,
    o => gen5_n12_cnot5_j_o);
  n3867_o <= gen5_n12_cnot5_j_n3864 (1);
  n3868_o <= gen5_n12_cnot5_j_n3864 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3869_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3870_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3871_o <= n3869_o & n3870_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3872 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3871_o,
    o => gen5_n13_cnot5_j_o);
  n3875_o <= gen5_n13_cnot5_j_n3872 (1);
  n3876_o <= gen5_n13_cnot5_j_n3872 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3877_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3878_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3879_o <= n3877_o & n3878_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3880 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3879_o,
    o => gen5_n14_cnot5_j_o);
  n3883_o <= gen5_n14_cnot5_j_n3880 (1);
  n3884_o <= gen5_n14_cnot5_j_n3880 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3885_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3886_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3887_o <= n3885_o & n3886_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3888 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3887_o,
    o => gen5_n15_cnot5_j_o);
  n3891_o <= gen5_n15_cnot5_j_n3888 (1);
  n3892_o <= gen5_n15_cnot5_j_n3888 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3893_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3894_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3895_o <= n3893_o & n3894_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n3896 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n3895_o,
    o => gen5_n16_cnot5_j_o);
  n3899_o <= gen5_n16_cnot5_j_n3896 (1);
  n3900_o <= gen5_n16_cnot5_j_n3896 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3901_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3902_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3903_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3904_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3905_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3906_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3907_o <= n3905_o & n3906_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3908 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3907_o,
    o => gen6_n1_cnot1_j_o);
  n3911_o <= gen6_n1_cnot1_j_n3908 (1);
  n3912_o <= gen6_n1_cnot1_j_n3908 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3913_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3914_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3915_o <= n3913_o & n3914_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3916 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3915_o,
    o => gen6_n2_cnot1_j_o);
  n3919_o <= gen6_n2_cnot1_j_n3916 (1);
  n3920_o <= gen6_n2_cnot1_j_n3916 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3921_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3922_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3923_o <= n3921_o & n3922_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3924 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3923_o,
    o => gen6_n3_cnot1_j_o);
  n3927_o <= gen6_n3_cnot1_j_n3924 (1);
  n3928_o <= gen6_n3_cnot1_j_n3924 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3929_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3930_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3931_o <= n3929_o & n3930_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3932 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3931_o,
    o => gen6_n4_cnot1_j_o);
  n3935_o <= gen6_n4_cnot1_j_n3932 (1);
  n3936_o <= gen6_n4_cnot1_j_n3932 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3937_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3938_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3939_o <= n3937_o & n3938_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3940 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3939_o,
    o => gen6_n5_cnot1_j_o);
  n3943_o <= gen6_n5_cnot1_j_n3940 (1);
  n3944_o <= gen6_n5_cnot1_j_n3940 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3945_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3946_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3947_o <= n3945_o & n3946_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3948 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3947_o,
    o => gen6_n6_cnot1_j_o);
  n3951_o <= gen6_n6_cnot1_j_n3948 (1);
  n3952_o <= gen6_n6_cnot1_j_n3948 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3953_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3954_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3955_o <= n3953_o & n3954_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3956 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3955_o,
    o => gen6_n7_cnot1_j_o);
  n3959_o <= gen6_n7_cnot1_j_n3956 (1);
  n3960_o <= gen6_n7_cnot1_j_n3956 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3961_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3962_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3963_o <= n3961_o & n3962_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3964 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3963_o,
    o => gen6_n8_cnot1_j_o);
  n3967_o <= gen6_n8_cnot1_j_n3964 (1);
  n3968_o <= gen6_n8_cnot1_j_n3964 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3969_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3970_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3971_o <= n3969_o & n3970_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3972 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3971_o,
    o => gen6_n9_cnot1_j_o);
  n3975_o <= gen6_n9_cnot1_j_n3972 (1);
  n3976_o <= gen6_n9_cnot1_j_n3972 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3977_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3978_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3979_o <= n3977_o & n3978_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3980 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3979_o,
    o => gen6_n10_cnot1_j_o);
  n3983_o <= gen6_n10_cnot1_j_n3980 (1);
  n3984_o <= gen6_n10_cnot1_j_n3980 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3985_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3986_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3987_o <= n3985_o & n3986_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3988 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3987_o,
    o => gen6_n11_cnot1_j_o);
  n3991_o <= gen6_n11_cnot1_j_n3988 (1);
  n3992_o <= gen6_n11_cnot1_j_n3988 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3993_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3994_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3995_o <= n3993_o & n3994_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3996 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3995_o,
    o => gen6_n12_cnot1_j_o);
  n3999_o <= gen6_n12_cnot1_j_n3996 (1);
  n4000_o <= gen6_n12_cnot1_j_n3996 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4001_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4002_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4003_o <= n4001_o & n4002_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n4004 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n4003_o,
    o => gen6_n13_cnot1_j_o);
  n4007_o <= gen6_n13_cnot1_j_n4004 (1);
  n4008_o <= gen6_n13_cnot1_j_n4004 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4009_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4010_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4011_o <= n4009_o & n4010_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n4012 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n4011_o,
    o => gen6_n14_cnot1_j_o);
  n4015_o <= gen6_n14_cnot1_j_n4012 (1);
  n4016_o <= gen6_n14_cnot1_j_n4012 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4017_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4018_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4019_o <= n4017_o & n4018_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n4020 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n4019_o,
    o => gen6_n15_cnot1_j_o);
  n4023_o <= gen6_n15_cnot1_j_n4020 (1);
  n4024_o <= gen6_n15_cnot1_j_n4020 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4025_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4026_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4027_o <= n4025_o & n4026_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n4028 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n4027_o,
    o => gen6_n16_cnot1_j_o);
  n4031_o <= gen6_n16_cnot1_j_n4028 (1);
  n4032_o <= gen6_n16_cnot1_j_n4028 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n4033_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n4034_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n4035_o <= n4033_o & n4034_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n4036 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n4035_o,
    o => gen6_n17_cnot1_j_o);
  n4039_o <= gen6_n17_cnot1_j_n4036 (1);
  n4040_o <= gen6_n17_cnot1_j_n4036 (0);
  n4041_o <= n3251_o & n3243_o & n3235_o & n3227_o & n3219_o & n3211_o & n3203_o & n3195_o & n3187_o & n3179_o & n3171_o & n3163_o & n3155_o & n3147_o & n3139_o & n3131_o & n3123_o & n3253_o;
  n4042_o <= n3252_o & n3244_o & n3236_o & n3228_o & n3220_o & n3212_o & n3204_o & n3196_o & n3188_o & n3180_o & n3172_o & n3164_o & n3156_o & n3148_o & n3140_o & n3132_o & n3124_o & n3254_o;
  n4043_o <= n3256_o & n3263_o & n3271_o & n3279_o & n3287_o & n3295_o & n3303_o & n3311_o & n3319_o & n3327_o & n3335_o & n3343_o & n3351_o & n3359_o & n3367_o & n3375_o & n3383_o & n3255_o;
  n4044_o <= n3264_o & n3272_o & n3280_o & n3288_o & n3296_o & n3304_o & n3312_o & n3320_o & n3328_o & n3336_o & n3344_o & n3352_o & n3360_o & n3368_o & n3376_o & n3384_o & n3385_o;
  n4045_o <= n3573_o & n3562_o & n3551_o & n3540_o & n3529_o & n3518_o & n3507_o & n3496_o & n3485_o & n3474_o & n3463_o & n3452_o & n3441_o & n3430_o & n3419_o & n3408_o & n3397_o & n3386_o;
  n4046_o <= n3574_o & n3572_o & n3561_o & n3550_o & n3539_o & n3528_o & n3517_o & n3506_o & n3495_o & n3484_o & n3473_o & n3462_o & n3451_o & n3440_o & n3429_o & n3418_o & n3407_o & n3396_o;
  n4047_o <= n3575_o & n3571_o & n3560_o & n3549_o & n3538_o & n3527_o & n3516_o & n3505_o & n3494_o & n3483_o & n3472_o & n3461_o & n3450_o & n3439_o & n3428_o & n3417_o & n3406_o & n3395_o;
  n4048_o <= n3582_o & n3592_o & n3603_o & n3614_o & n3625_o & n3636_o & n3647_o & n3658_o & n3669_o & n3680_o & n3691_o & n3702_o & n3713_o & n3724_o & n3735_o & n3746_o & n3757_o & n3768_o;
  n4049_o <= n3594_o & n3605_o & n3616_o & n3627_o & n3638_o & n3649_o & n3660_o & n3671_o & n3682_o & n3693_o & n3704_o & n3715_o & n3726_o & n3737_o & n3748_o & n3759_o & n3770_o & n3771_o;
  n4050_o <= n3583_o & n3593_o & n3604_o & n3615_o & n3626_o & n3637_o & n3648_o & n3659_o & n3670_o & n3681_o & n3692_o & n3703_o & n3714_o & n3725_o & n3736_o & n3747_o & n3758_o & n3769_o;
  n4051_o <= n3900_o & n3892_o & n3884_o & n3876_o & n3868_o & n3860_o & n3852_o & n3844_o & n3836_o & n3828_o & n3820_o & n3812_o & n3804_o & n3796_o & n3788_o & n3780_o & n3772_o;
  n4052_o <= n3902_o & n3899_o & n3891_o & n3883_o & n3875_o & n3867_o & n3859_o & n3851_o & n3843_o & n3835_o & n3827_o & n3819_o & n3811_o & n3803_o & n3795_o & n3787_o & n3779_o & n3901_o;
  n4053_o <= n4039_o & n4031_o & n4023_o & n4015_o & n4007_o & n3999_o & n3991_o & n3983_o & n3975_o & n3967_o & n3959_o & n3951_o & n3943_o & n3935_o & n3927_o & n3919_o & n3911_o & n3903_o;
  n4054_o <= n4040_o & n4032_o & n4024_o & n4016_o & n4008_o & n4000_o & n3992_o & n3984_o & n3976_o & n3968_o & n3960_o & n3952_o & n3944_o & n3936_o & n3928_o & n3920_o & n3912_o & n3904_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n3108_o : std_logic_vector (1 downto 0);
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic;
  signal n3114_o : std_logic_vector (2 downto 0);
begin
  o <= n3114_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n3108_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n3109_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n3110_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n3111_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n3112_o <= n3110_o and n3111_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n3113_o <= n3109_o xor n3112_o;
  n3114_o <= n3108_o & n3113_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic_vector (1 downto 0);
begin
  o <= n3106_o;
  -- vhdl_source/cnot.vhdl:24:17
  n3102_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n3103_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n3104_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n3105_o <= n3103_o xor n3104_o;
  n3106_o <= n3102_o & n3105_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n3082_o : std_logic;
  signal n3083_o : std_logic;
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic;
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic;
  signal n3100_o : std_logic_vector (16 downto 0);
begin
  o <= n3100_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3082_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3083_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3084_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3085_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3086_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3087_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3088_o <= not n3087_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3089_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3090_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3091_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3092_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3093_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3094_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3095_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3096_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3097_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3098_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3099_o <= i (0);
  n3100_o <= n3082_o & n3083_o & n3084_o & n3085_o & n3086_o & n3088_o & n3089_o & n3090_o & n3091_o & n3092_o & n3093_o & n3094_o & n3095_o & n3096_o & n3097_o & n3098_o & n3099_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3041 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3049 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3057 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3065 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3068_o : std_logic;
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic;
  signal n3072_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3073 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic_vector (4 downto 0);
  signal n3080_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n3078_o;
  o <= n3079_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3080_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3038_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3039_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3040_o <= n3038_o & n3039_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3041 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3040_o,
    o => gen1_n0_cnot0_o);
  n3044_o <= gen1_n0_cnot0_n3041 (1);
  n3045_o <= gen1_n0_cnot0_n3041 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3046_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3047_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3048_o <= n3046_o & n3047_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3049 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3048_o,
    o => gen1_n1_cnot0_o);
  n3052_o <= gen1_n1_cnot0_n3049 (1);
  n3053_o <= gen1_n1_cnot0_n3049 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3054_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3055_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3056_o <= n3054_o & n3055_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3057 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3056_o,
    o => gen1_n2_cnot0_o);
  n3060_o <= gen1_n2_cnot0_n3057 (1);
  n3061_o <= gen1_n2_cnot0_n3057 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3062_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3063_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3064_o <= n3062_o & n3063_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3065 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3064_o,
    o => gen1_n3_cnot0_o);
  n3068_o <= gen1_n3_cnot0_n3065 (1);
  n3069_o <= gen1_n3_cnot0_n3065 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3070_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3071_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3072_o <= n3070_o & n3071_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3073 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3072_o,
    o => gen1_n4_cnot0_o);
  n3076_o <= gen1_n4_cnot0_n3073 (1);
  n3077_o <= gen1_n4_cnot0_n3073 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3078_o <= ctrl_prop (5);
  n3079_o <= n3077_o & n3069_o & n3061_o & n3053_o & n3045_o;
  n3080_o <= n3076_o & n3068_o & n3060_o & n3052_o & n3044_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n3015_o : std_logic;
  signal n3016_o : std_logic;
  signal n3017_o : std_logic;
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic;
  signal n3025_o : std_logic;
  signal n3026_o : std_logic;
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic;
  signal n3033_o : std_logic;
  signal n3034_o : std_logic;
  signal n3035_o : std_logic_vector (16 downto 0);
begin
  o <= n3035_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3015_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3016_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3017_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3018_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3019_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3020_o <= not n3019_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3021_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3022_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3023_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3024_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3025_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3026_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3027_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3028_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3029_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3030_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3031_o <= not n3030_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n3032_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n3033_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n3034_o <= not n3033_o;
  n3035_o <= n3015_o & n3016_o & n3017_o & n3018_o & n3020_o & n3021_o & n3022_o & n3023_o & n3024_o & n3025_o & n3026_o & n3027_o & n3028_o & n3029_o & n3031_o & n3032_o & n3034_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2982 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2990 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2998 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3006 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic_vector (3 downto 0);
  signal n3013_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n3011_o;
  o <= n3012_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3013_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2979_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2980_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2981_o <= n2979_o & n2980_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2982 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2981_o,
    o => gen1_n0_cnot0_o);
  n2985_o <= gen1_n0_cnot0_n2982 (1);
  n2986_o <= gen1_n0_cnot0_n2982 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2987_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2988_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2989_o <= n2987_o & n2988_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2990 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2989_o,
    o => gen1_n1_cnot0_o);
  n2993_o <= gen1_n1_cnot0_n2990 (1);
  n2994_o <= gen1_n1_cnot0_n2990 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2995_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2996_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2997_o <= n2995_o & n2996_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2998 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2997_o,
    o => gen1_n2_cnot0_o);
  n3001_o <= gen1_n2_cnot0_n2998 (1);
  n3002_o <= gen1_n2_cnot0_n2998 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3003_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3004_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3005_o <= n3003_o & n3004_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3006 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3005_o,
    o => gen1_n3_cnot0_o);
  n3009_o <= gen1_n3_cnot0_n3006 (1);
  n3010_o <= gen1_n3_cnot0_n3006 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3011_o <= ctrl_prop (4);
  n3012_o <= n3010_o & n3002_o & n2994_o & n2986_o;
  n3013_o <= n3009_o & n3001_o & n2993_o & n2985_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic;
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic;
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic;
  signal n2975_o : std_logic;
  signal n2976_o : std_logic_vector (16 downto 0);
begin
  o <= n2976_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2954_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2955_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2956_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2957_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2958_o <= not n2957_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2959_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2960_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2961_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2962_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2963_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2964_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2965_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2966_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2967_o <= not n2966_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2968_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2969_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2970_o <= not n2969_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2971_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2972_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2973_o <= not n2972_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2974_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2975_o <= not n2974_o;
  n2976_o <= n2954_o & n2955_o & n2956_o & n2958_o & n2959_o & n2960_o & n2961_o & n2962_o & n2963_o & n2964_o & n2965_o & n2967_o & n2968_o & n2970_o & n2971_o & n2973_o & n2975_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2926_o : std_logic;
  signal n2927_o : std_logic;
  signal n2928_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2929 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic;
  signal n2936_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2937 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2940_o : std_logic;
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic;
  signal n2944_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2945 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic_vector (2 downto 0);
  signal n2952_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2950_o;
  o <= n2951_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2952_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2926_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2927_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2928_o <= n2926_o & n2927_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2929 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2928_o,
    o => gen1_n0_cnot0_o);
  n2932_o <= gen1_n0_cnot0_n2929 (1);
  n2933_o <= gen1_n0_cnot0_n2929 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2934_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2935_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2936_o <= n2934_o & n2935_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2937 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2936_o,
    o => gen1_n1_cnot0_o);
  n2940_o <= gen1_n1_cnot0_n2937 (1);
  n2941_o <= gen1_n1_cnot0_n2937 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2942_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2943_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2944_o <= n2942_o & n2943_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2945 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2944_o,
    o => gen1_n2_cnot0_o);
  n2948_o <= gen1_n2_cnot0_n2945 (1);
  n2949_o <= gen1_n2_cnot0_n2945 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2950_o <= ctrl_prop (3);
  n2951_o <= n2949_o & n2941_o & n2933_o;
  n2952_o <= n2948_o & n2940_o & n2932_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic;
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic;
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic;
  signal n2918_o : std_logic;
  signal n2919_o : std_logic;
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic_vector (16 downto 0);
begin
  o <= n2923_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2901_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2902_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2903_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2904_o <= not n2903_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2905_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2906_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2907_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2908_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2909_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2910_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2911_o <= not n2910_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2912_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2913_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2914_o <= not n2913_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2915_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2916_o <= not n2915_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2917_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2918_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2919_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2920_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2921_o <= not n2920_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2922_o <= i (0);
  n2923_o <= n2901_o & n2902_o & n2904_o & n2905_o & n2906_o & n2907_o & n2908_o & n2909_o & n2911_o & n2912_o & n2914_o & n2916_o & n2917_o & n2918_o & n2919_o & n2921_o & n2922_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2881_o : std_logic;
  signal n2882_o : std_logic;
  signal n2883_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2884 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2892 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2895_o : std_logic;
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic_vector (1 downto 0);
  signal n2899_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2897_o;
  o <= n2898_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2899_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2881_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2882_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2883_o <= n2881_o & n2882_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2884 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2883_o,
    o => gen1_n0_cnot0_o);
  n2887_o <= gen1_n0_cnot0_n2884 (1);
  n2888_o <= gen1_n0_cnot0_n2884 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2889_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2890_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2891_o <= n2889_o & n2890_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2892 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2891_o,
    o => gen1_n1_cnot0_o);
  n2895_o <= gen1_n1_cnot0_n2892 (1);
  n2896_o <= gen1_n1_cnot0_n2892 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2897_o <= ctrl_prop (2);
  n2898_o <= n2896_o & n2888_o;
  n2899_o <= n2895_o & n2887_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic;
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic_vector (16 downto 0);
begin
  o <= n2878_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2852_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2853_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2854_o <= not n2853_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2855_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2856_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2857_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2858_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2859_o <= not n2858_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2860_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2861_o <= not n2860_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2862_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2863_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2864_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2865_o <= not n2864_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2866_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n2867_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2868_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2869_o <= not n2868_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2870_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2871_o <= not n2870_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2872_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2873_o <= not n2872_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2874_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2875_o <= not n2874_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n2876_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n2877_o <= not n2876_o;
  n2878_o <= n2852_o & n2854_o & n2855_o & n2856_o & n2857_o & n2859_o & n2861_o & n2862_o & n2863_o & n2865_o & n2866_o & n2867_o & n2869_o & n2871_o & n2873_o & n2875_o & n2877_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n2720_o : std_logic;
  signal n2721_o : std_logic;
  signal n2722_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2723 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic;
  signal n2729_o : std_logic;
  signal n2730_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2731 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2739 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2742_o : std_logic;
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2747 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2750_o : std_logic;
  signal n2751_o : std_logic;
  signal n2752_o : std_logic;
  signal n2753_o : std_logic;
  signal n2754_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2755 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2763 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2771 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2774_o : std_logic;
  signal n2775_o : std_logic;
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2779 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2782_o : std_logic;
  signal n2783_o : std_logic;
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2787 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2795 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2798_o : std_logic;
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2803 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2806_o : std_logic;
  signal n2807_o : std_logic;
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2811 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2814_o : std_logic;
  signal n2815_o : std_logic;
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2819 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2827 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2835 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2843 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic;
  signal n2849_o : std_logic_vector (15 downto 0);
  signal n2850_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n2848_o;
  o <= n2849_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2850_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2720_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2721_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2722_o <= n2720_o & n2721_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2723 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2722_o,
    o => gen1_n0_cnot0_o);
  n2726_o <= gen1_n0_cnot0_n2723 (1);
  n2727_o <= gen1_n0_cnot0_n2723 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2728_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2729_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2730_o <= n2728_o & n2729_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2731 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2730_o,
    o => gen1_n1_cnot0_o);
  n2734_o <= gen1_n1_cnot0_n2731 (1);
  n2735_o <= gen1_n1_cnot0_n2731 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2736_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2737_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2738_o <= n2736_o & n2737_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2739 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2738_o,
    o => gen1_n2_cnot0_o);
  n2742_o <= gen1_n2_cnot0_n2739 (1);
  n2743_o <= gen1_n2_cnot0_n2739 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2744_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2745_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2746_o <= n2744_o & n2745_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2747 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2746_o,
    o => gen1_n3_cnot0_o);
  n2750_o <= gen1_n3_cnot0_n2747 (1);
  n2751_o <= gen1_n3_cnot0_n2747 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2752_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2753_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2754_o <= n2752_o & n2753_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2755 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2754_o,
    o => gen1_n4_cnot0_o);
  n2758_o <= gen1_n4_cnot0_n2755 (1);
  n2759_o <= gen1_n4_cnot0_n2755 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2760_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2761_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2762_o <= n2760_o & n2761_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2763 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2762_o,
    o => gen1_n5_cnot0_o);
  n2766_o <= gen1_n5_cnot0_n2763 (1);
  n2767_o <= gen1_n5_cnot0_n2763 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2768_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2769_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2770_o <= n2768_o & n2769_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2771 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2770_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n2774_o <= gen1_n6_cnot0_n2771 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n2775_o <= gen1_n6_cnot0_n2771 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2776_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2777_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2778_o <= n2776_o & n2777_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2779 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2778_o,
    o => gen1_n7_cnot0_o);
  n2782_o <= gen1_n7_cnot0_n2779 (1);
  n2783_o <= gen1_n7_cnot0_n2779 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2784_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2785_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2786_o <= n2784_o & n2785_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2787 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2786_o,
    o => gen1_n8_cnot0_o);
  n2790_o <= gen1_n8_cnot0_n2787 (1);
  n2791_o <= gen1_n8_cnot0_n2787 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2792_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2793_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2794_o <= n2792_o & n2793_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2795 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2794_o,
    o => gen1_n9_cnot0_o);
  n2798_o <= gen1_n9_cnot0_n2795 (1);
  n2799_o <= gen1_n9_cnot0_n2795 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2800_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2801_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2802_o <= n2800_o & n2801_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2803 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2802_o,
    o => gen1_n10_cnot0_o);
  n2806_o <= gen1_n10_cnot0_n2803 (1);
  n2807_o <= gen1_n10_cnot0_n2803 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2808_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2809_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2810_o <= n2808_o & n2809_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2811 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2810_o,
    o => gen1_n11_cnot0_o);
  n2814_o <= gen1_n11_cnot0_n2811 (1);
  n2815_o <= gen1_n11_cnot0_n2811 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2816_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2817_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2818_o <= n2816_o & n2817_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2819 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2818_o,
    o => gen1_n12_cnot0_o);
  n2822_o <= gen1_n12_cnot0_n2819 (1);
  n2823_o <= gen1_n12_cnot0_n2819 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2824_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2825_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2826_o <= n2824_o & n2825_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2827 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2826_o,
    o => gen1_n13_cnot0_o);
  n2830_o <= gen1_n13_cnot0_n2827 (1);
  n2831_o <= gen1_n13_cnot0_n2827 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2832_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2833_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2834_o <= n2832_o & n2833_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2835 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2834_o,
    o => gen1_n14_cnot0_o);
  n2838_o <= gen1_n14_cnot0_n2835 (1);
  n2839_o <= gen1_n14_cnot0_n2835 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2840_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2841_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2842_o <= n2840_o & n2841_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2843 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2842_o,
    o => gen1_n15_cnot0_o);
  n2846_o <= gen1_n15_cnot0_n2843 (1);
  n2847_o <= gen1_n15_cnot0_n2843 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2848_o <= ctrl_prop (16);
  n2849_o <= n2847_o & n2839_o & n2831_o & n2823_o & n2815_o & n2807_o & n2799_o & n2791_o & n2783_o & n2775_o & n2767_o & n2759_o & n2751_o & n2743_o & n2735_o & n2727_o;
  n2850_o <= n2846_o & n2838_o & n2830_o & n2822_o & n2814_o & n2806_o & n2798_o & n2790_o & n2782_o & n2774_o & n2766_o & n2758_o & n2750_o & n2742_o & n2734_o & n2726_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n2579_o : std_logic;
  signal n2580_o : std_logic;
  signal n2581_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2582 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2590 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2598 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2606 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2614 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2622 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2630 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2638 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2646 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic;
  signal n2653_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2654 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2662 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2665_o : std_logic;
  signal n2666_o : std_logic;
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2670 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2673_o : std_logic;
  signal n2674_o : std_logic;
  signal n2675_o : std_logic;
  signal n2676_o : std_logic;
  signal n2677_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2678 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic;
  signal n2685_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2686 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2694 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2697_o : std_logic;
  signal n2698_o : std_logic;
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2702 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2705_o : std_logic;
  signal n2706_o : std_logic;
  signal n2707_o : std_logic;
  signal n2708_o : std_logic;
  signal n2709_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2710 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic_vector (16 downto 0);
  signal n2717_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n2715_o;
  o <= n2716_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2717_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2579_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2580_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2581_o <= n2579_o & n2580_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2582 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2581_o,
    o => gen1_n0_cnot0_o);
  n2585_o <= gen1_n0_cnot0_n2582 (1);
  n2586_o <= gen1_n0_cnot0_n2582 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2587_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2588_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2589_o <= n2587_o & n2588_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2590 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2589_o,
    o => gen1_n1_cnot0_o);
  n2593_o <= gen1_n1_cnot0_n2590 (1);
  n2594_o <= gen1_n1_cnot0_n2590 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2595_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2596_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2597_o <= n2595_o & n2596_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2598 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2597_o,
    o => gen1_n2_cnot0_o);
  n2601_o <= gen1_n2_cnot0_n2598 (1);
  n2602_o <= gen1_n2_cnot0_n2598 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2603_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2604_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2605_o <= n2603_o & n2604_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2606 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2605_o,
    o => gen1_n3_cnot0_o);
  n2609_o <= gen1_n3_cnot0_n2606 (1);
  n2610_o <= gen1_n3_cnot0_n2606 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2611_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2612_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2613_o <= n2611_o & n2612_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2614 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2613_o,
    o => gen1_n4_cnot0_o);
  n2617_o <= gen1_n4_cnot0_n2614 (1);
  n2618_o <= gen1_n4_cnot0_n2614 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2619_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2620_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2621_o <= n2619_o & n2620_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2622 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2621_o,
    o => gen1_n5_cnot0_o);
  n2625_o <= gen1_n5_cnot0_n2622 (1);
  n2626_o <= gen1_n5_cnot0_n2622 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2627_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2628_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2629_o <= n2627_o & n2628_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2630 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2629_o,
    o => gen1_n6_cnot0_o);
  n2633_o <= gen1_n6_cnot0_n2630 (1);
  n2634_o <= gen1_n6_cnot0_n2630 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2635_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2636_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2637_o <= n2635_o & n2636_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2638 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2637_o,
    o => gen1_n7_cnot0_o);
  n2641_o <= gen1_n7_cnot0_n2638 (1);
  n2642_o <= gen1_n7_cnot0_n2638 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2643_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2644_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2645_o <= n2643_o & n2644_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2646 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2645_o,
    o => gen1_n8_cnot0_o);
  n2649_o <= gen1_n8_cnot0_n2646 (1);
  n2650_o <= gen1_n8_cnot0_n2646 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2651_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2652_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2653_o <= n2651_o & n2652_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2654 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2653_o,
    o => gen1_n9_cnot0_o);
  n2657_o <= gen1_n9_cnot0_n2654 (1);
  n2658_o <= gen1_n9_cnot0_n2654 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2659_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2660_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2661_o <= n2659_o & n2660_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2662 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2661_o,
    o => gen1_n10_cnot0_o);
  n2665_o <= gen1_n10_cnot0_n2662 (1);
  n2666_o <= gen1_n10_cnot0_n2662 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2667_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2668_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2669_o <= n2667_o & n2668_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2670 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2669_o,
    o => gen1_n11_cnot0_o);
  n2673_o <= gen1_n11_cnot0_n2670 (1);
  n2674_o <= gen1_n11_cnot0_n2670 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2675_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2676_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2677_o <= n2675_o & n2676_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2678 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2677_o,
    o => gen1_n12_cnot0_o);
  n2681_o <= gen1_n12_cnot0_n2678 (1);
  n2682_o <= gen1_n12_cnot0_n2678 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2683_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2684_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2685_o <= n2683_o & n2684_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2686 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2685_o,
    o => gen1_n13_cnot0_o);
  n2689_o <= gen1_n13_cnot0_n2686 (1);
  n2690_o <= gen1_n13_cnot0_n2686 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2691_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2692_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2693_o <= n2691_o & n2692_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2694 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2693_o,
    o => gen1_n14_cnot0_o);
  n2697_o <= gen1_n14_cnot0_n2694 (1);
  n2698_o <= gen1_n14_cnot0_n2694 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2699_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2700_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2701_o <= n2699_o & n2700_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2702 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2701_o,
    o => gen1_n15_cnot0_o);
  n2705_o <= gen1_n15_cnot0_n2702 (1);
  n2706_o <= gen1_n15_cnot0_n2702 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2707_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2708_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2709_o <= n2707_o & n2708_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2710 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2709_o,
    o => gen1_n16_cnot0_o);
  n2713_o <= gen1_n16_cnot0_n2710 (1);
  n2714_o <= gen1_n16_cnot0_n2710 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2715_o <= ctrl_prop (17);
  n2716_o <= n2714_o & n2706_o & n2698_o & n2690_o & n2682_o & n2674_o & n2666_o & n2658_o & n2650_o & n2642_o & n2634_o & n2626_o & n2618_o & n2610_o & n2602_o & n2594_o & n2586_o;
  n2717_o <= n2713_o & n2705_o & n2697_o & n2689_o & n2681_o & n2673_o & n2665_o & n2657_o & n2649_o & n2641_o & n2633_o & n2625_o & n2617_o & n2609_o & n2601_o & n2593_o & n2585_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n1693_o : std_logic;
  signal n1694_o : std_logic;
  signal n1695_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1696 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1699_o : std_logic;
  signal n1700_o : std_logic;
  signal n1701_o : std_logic;
  signal n1702_o : std_logic;
  signal n1703_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1704 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1712 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1715_o : std_logic;
  signal n1716_o : std_logic;
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1720 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1728 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1736 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1744 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1752 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic;
  signal n1758_o : std_logic;
  signal n1759_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1760 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic;
  signal n1766_o : std_logic;
  signal n1767_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1768 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1776 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic;
  signal n1783_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1784 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1792 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1800 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1803_o : std_logic;
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n1808 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1811_o : std_logic;
  signal n1812_o : std_logic;
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n1816 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1819_o : std_logic;
  signal n1820_o : std_logic;
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n1828 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n1836 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1844 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1852 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic;
  signal n1858_o : std_logic;
  signal n1859_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1860 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1868 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1876 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1884 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic;
  signal n1891_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1892 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1895_o : std_logic;
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1900 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1903_o : std_logic;
  signal n1904_o : std_logic;
  signal n1905_o : std_logic;
  signal n1906_o : std_logic;
  signal n1907_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1908 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic;
  signal n1914_o : std_logic;
  signal n1915_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1916 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1924 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1927_o : std_logic;
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1932 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1935_o : std_logic;
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal n1939_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1940 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic_vector (1 downto 0);
  signal n1946_o : std_logic;
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic_vector (1 downto 0);
  signal n1950_o : std_logic;
  signal n1951_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1952 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic_vector (1 downto 0);
  signal n1961_o : std_logic;
  signal n1962_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1963 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic;
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic_vector (1 downto 0);
  signal n1972_o : std_logic;
  signal n1973_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1974 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic_vector (1 downto 0);
  signal n1983_o : std_logic;
  signal n1984_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1985 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic_vector (1 downto 0);
  signal n1994_o : std_logic;
  signal n1995_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1996 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic_vector (1 downto 0);
  signal n2005_o : std_logic;
  signal n2006_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2007 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic;
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic_vector (1 downto 0);
  signal n2016_o : std_logic;
  signal n2017_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2018 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic_vector (1 downto 0);
  signal n2027_o : std_logic;
  signal n2028_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2029 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic_vector (1 downto 0);
  signal n2038_o : std_logic;
  signal n2039_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2040 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic_vector (1 downto 0);
  signal n2049_o : std_logic;
  signal n2050_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2051 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2054_o : std_logic;
  signal n2055_o : std_logic;
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic_vector (1 downto 0);
  signal n2060_o : std_logic;
  signal n2061_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2062 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic_vector (1 downto 0);
  signal n2071_o : std_logic;
  signal n2072_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2073 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2076_o : std_logic;
  signal n2077_o : std_logic;
  signal n2078_o : std_logic;
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic_vector (1 downto 0);
  signal n2082_o : std_logic;
  signal n2083_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2084 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2087_o : std_logic;
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic_vector (1 downto 0);
  signal n2093_o : std_logic;
  signal n2094_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2095 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic_vector (1 downto 0);
  signal n2104_o : std_logic;
  signal n2105_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2106 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic_vector (1 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2117 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2120_o : std_logic;
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2128 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic_vector (1 downto 0);
  signal n2136_o : std_logic;
  signal n2137_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2138 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2141_o : std_logic;
  signal n2142_o : std_logic;
  signal n2143_o : std_logic;
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic_vector (1 downto 0);
  signal n2147_o : std_logic;
  signal n2148_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2149 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic_vector (1 downto 0);
  signal n2158_o : std_logic;
  signal n2159_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2160 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2163_o : std_logic;
  signal n2164_o : std_logic;
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic_vector (1 downto 0);
  signal n2169_o : std_logic;
  signal n2170_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2171 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic_vector (1 downto 0);
  signal n2180_o : std_logic;
  signal n2181_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2182 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic;
  signal n2189_o : std_logic;
  signal n2190_o : std_logic_vector (1 downto 0);
  signal n2191_o : std_logic;
  signal n2192_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2193 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2196_o : std_logic;
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic_vector (1 downto 0);
  signal n2202_o : std_logic;
  signal n2203_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2204 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic_vector (1 downto 0);
  signal n2213_o : std_logic;
  signal n2214_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2215 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic;
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic_vector (1 downto 0);
  signal n2224_o : std_logic;
  signal n2225_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2226 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2229_o : std_logic;
  signal n2230_o : std_logic;
  signal n2231_o : std_logic;
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic_vector (1 downto 0);
  signal n2235_o : std_logic;
  signal n2236_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2237 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic_vector (1 downto 0);
  signal n2246_o : std_logic;
  signal n2247_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2248 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2251_o : std_logic;
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic_vector (1 downto 0);
  signal n2257_o : std_logic;
  signal n2258_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2259 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2262_o : std_logic;
  signal n2263_o : std_logic;
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic_vector (1 downto 0);
  signal n2268_o : std_logic;
  signal n2269_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2270 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic_vector (1 downto 0);
  signal n2279_o : std_logic;
  signal n2280_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2281 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic_vector (1 downto 0);
  signal n2290_o : std_logic;
  signal n2291_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2292 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2295_o : std_logic;
  signal n2296_o : std_logic;
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic;
  signal n2300_o : std_logic_vector (1 downto 0);
  signal n2301_o : std_logic;
  signal n2302_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2303 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2306_o : std_logic;
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic;
  signal n2310_o : std_logic_vector (1 downto 0);
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2314 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2317_o : std_logic;
  signal n2318_o : std_logic;
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2322 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2330 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2338 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2346 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2349_o : std_logic;
  signal n2350_o : std_logic;
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2354 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic;
  signal n2360_o : std_logic;
  signal n2361_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2362 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2370 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2373_o : std_logic;
  signal n2374_o : std_logic;
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2378 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2381_o : std_logic;
  signal n2382_o : std_logic;
  signal n2383_o : std_logic;
  signal n2384_o : std_logic;
  signal n2385_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n2386 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n2394 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n2402 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2405_o : std_logic;
  signal n2406_o : std_logic;
  signal n2407_o : std_logic;
  signal n2408_o : std_logic;
  signal n2409_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n2410 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic;
  signal n2416_o : std_logic;
  signal n2417_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n2418 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n2426 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2429_o : std_logic;
  signal n2430_o : std_logic;
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2438 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2446 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2454 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic;
  signal n2460_o : std_logic;
  signal n2461_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2462 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2470 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2473_o : std_logic;
  signal n2474_o : std_logic;
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2478 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2481_o : std_logic;
  signal n2482_o : std_logic;
  signal n2483_o : std_logic;
  signal n2484_o : std_logic;
  signal n2485_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2486 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic;
  signal n2492_o : std_logic;
  signal n2493_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2494 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2502 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2505_o : std_logic;
  signal n2506_o : std_logic;
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2510 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2513_o : std_logic;
  signal n2514_o : std_logic;
  signal n2515_o : std_logic;
  signal n2516_o : std_logic;
  signal n2517_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2518 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2526 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2534 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2537_o : std_logic;
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2542 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n2550 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n2558 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic_vector (16 downto 0);
  signal n2564_o : std_logic_vector (16 downto 0);
  signal n2565_o : std_logic_vector (16 downto 0);
  signal n2566_o : std_logic_vector (16 downto 0);
  signal n2567_o : std_logic_vector (16 downto 0);
  signal n2568_o : std_logic_vector (16 downto 0);
  signal n2569_o : std_logic_vector (16 downto 0);
  signal n2570_o : std_logic_vector (16 downto 0);
  signal n2571_o : std_logic_vector (16 downto 0);
  signal n2572_o : std_logic_vector (16 downto 0);
  signal n2573_o : std_logic_vector (16 downto 0);
  signal n2574_o : std_logic_vector (16 downto 0);
  signal n2575_o : std_logic_vector (16 downto 0);
  signal n2576_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2563_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2564_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2565_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2566_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2567_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2568_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2569_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2570_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2571_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2572_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2573_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2574_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2575_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2576_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1693_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1694_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1695_o <= n1693_o & n1694_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1696 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1695_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n1699_o <= gen1_n1_cnot1_j_n1696 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n1700_o <= gen1_n1_cnot1_j_n1696 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1701_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1702_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1703_o <= n1701_o & n1702_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1704 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1703_o,
    o => gen1_n2_cnot1_j_o);
  n1707_o <= gen1_n2_cnot1_j_n1704 (1);
  n1708_o <= gen1_n2_cnot1_j_n1704 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1709_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1710_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1712 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1711_o,
    o => gen1_n3_cnot1_j_o);
  n1715_o <= gen1_n3_cnot1_j_n1712 (1);
  n1716_o <= gen1_n3_cnot1_j_n1712 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1717_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1718_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1719_o <= n1717_o & n1718_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1720 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1719_o,
    o => gen1_n4_cnot1_j_o);
  n1723_o <= gen1_n4_cnot1_j_n1720 (1);
  n1724_o <= gen1_n4_cnot1_j_n1720 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1725_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1726_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1727_o <= n1725_o & n1726_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1728 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1727_o,
    o => gen1_n5_cnot1_j_o);
  n1731_o <= gen1_n5_cnot1_j_n1728 (1);
  n1732_o <= gen1_n5_cnot1_j_n1728 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1733_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1734_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1735_o <= n1733_o & n1734_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1736 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1735_o,
    o => gen1_n6_cnot1_j_o);
  n1739_o <= gen1_n6_cnot1_j_n1736 (1);
  n1740_o <= gen1_n6_cnot1_j_n1736 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1741_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1742_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1743_o <= n1741_o & n1742_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1744 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1743_o,
    o => gen1_n7_cnot1_j_o);
  n1747_o <= gen1_n7_cnot1_j_n1744 (1);
  n1748_o <= gen1_n7_cnot1_j_n1744 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1749_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1750_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1751_o <= n1749_o & n1750_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1752 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1751_o,
    o => gen1_n8_cnot1_j_o);
  n1755_o <= gen1_n8_cnot1_j_n1752 (1);
  n1756_o <= gen1_n8_cnot1_j_n1752 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1757_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1758_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1759_o <= n1757_o & n1758_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1760 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1759_o,
    o => gen1_n9_cnot1_j_o);
  n1763_o <= gen1_n9_cnot1_j_n1760 (1);
  n1764_o <= gen1_n9_cnot1_j_n1760 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1765_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1766_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1767_o <= n1765_o & n1766_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1768 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1767_o,
    o => gen1_n10_cnot1_j_o);
  n1771_o <= gen1_n10_cnot1_j_n1768 (1);
  n1772_o <= gen1_n10_cnot1_j_n1768 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1773_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1774_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1775_o <= n1773_o & n1774_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1776 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1775_o,
    o => gen1_n11_cnot1_j_o);
  n1779_o <= gen1_n11_cnot1_j_n1776 (1);
  n1780_o <= gen1_n11_cnot1_j_n1776 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1781_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1782_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1783_o <= n1781_o & n1782_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1784 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1783_o,
    o => gen1_n12_cnot1_j_o);
  n1787_o <= gen1_n12_cnot1_j_n1784 (1);
  n1788_o <= gen1_n12_cnot1_j_n1784 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1789_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1790_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1791_o <= n1789_o & n1790_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1792 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1791_o,
    o => gen1_n13_cnot1_j_o);
  n1795_o <= gen1_n13_cnot1_j_n1792 (1);
  n1796_o <= gen1_n13_cnot1_j_n1792 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1797_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1798_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1799_o <= n1797_o & n1798_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1800 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1799_o,
    o => gen1_n14_cnot1_j_o);
  n1803_o <= gen1_n14_cnot1_j_n1800 (1);
  n1804_o <= gen1_n14_cnot1_j_n1800 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1805_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1806_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1807_o <= n1805_o & n1806_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n1808 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n1807_o,
    o => gen1_n15_cnot1_j_o);
  n1811_o <= gen1_n15_cnot1_j_n1808 (1);
  n1812_o <= gen1_n15_cnot1_j_n1808 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1813_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1814_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1815_o <= n1813_o & n1814_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n1816 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n1815_o,
    o => gen1_n16_cnot1_j_o);
  n1819_o <= gen1_n16_cnot1_j_n1816 (1);
  n1820_o <= gen1_n16_cnot1_j_n1816 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1821_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1822_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1823_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1824_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1825_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1826_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1827_o <= n1825_o & n1826_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n1828 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n1827_o,
    o => gen2_n16_cnot2_j_o);
  n1831_o <= gen2_n16_cnot2_j_n1828 (1);
  n1832_o <= gen2_n16_cnot2_j_n1828 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1833_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1834_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1835_o <= n1833_o & n1834_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n1836 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n1835_o,
    o => gen2_n15_cnot2_j_o);
  n1839_o <= gen2_n15_cnot2_j_n1836 (1);
  n1840_o <= gen2_n15_cnot2_j_n1836 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1841_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1842_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1843_o <= n1841_o & n1842_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1844 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1843_o,
    o => gen2_n14_cnot2_j_o);
  n1847_o <= gen2_n14_cnot2_j_n1844 (1);
  n1848_o <= gen2_n14_cnot2_j_n1844 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1849_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1850_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1851_o <= n1849_o & n1850_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1852 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1851_o,
    o => gen2_n13_cnot2_j_o);
  n1855_o <= gen2_n13_cnot2_j_n1852 (1);
  n1856_o <= gen2_n13_cnot2_j_n1852 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1857_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1858_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1859_o <= n1857_o & n1858_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1860 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1859_o,
    o => gen2_n12_cnot2_j_o);
  n1863_o <= gen2_n12_cnot2_j_n1860 (1);
  n1864_o <= gen2_n12_cnot2_j_n1860 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1865_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1866_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1867_o <= n1865_o & n1866_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1868 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1867_o,
    o => gen2_n11_cnot2_j_o);
  n1871_o <= gen2_n11_cnot2_j_n1868 (1);
  n1872_o <= gen2_n11_cnot2_j_n1868 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1873_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1874_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1875_o <= n1873_o & n1874_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1876 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1875_o,
    o => gen2_n10_cnot2_j_o);
  n1879_o <= gen2_n10_cnot2_j_n1876 (1);
  n1880_o <= gen2_n10_cnot2_j_n1876 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1881_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1882_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1883_o <= n1881_o & n1882_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1884 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1883_o,
    o => gen2_n9_cnot2_j_o);
  n1887_o <= gen2_n9_cnot2_j_n1884 (1);
  n1888_o <= gen2_n9_cnot2_j_n1884 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1889_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1890_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1891_o <= n1889_o & n1890_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1892 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1891_o,
    o => gen2_n8_cnot2_j_o);
  n1895_o <= gen2_n8_cnot2_j_n1892 (1);
  n1896_o <= gen2_n8_cnot2_j_n1892 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1897_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1898_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1899_o <= n1897_o & n1898_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1900 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1899_o,
    o => gen2_n7_cnot2_j_o);
  n1903_o <= gen2_n7_cnot2_j_n1900 (1);
  n1904_o <= gen2_n7_cnot2_j_n1900 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1905_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1906_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1907_o <= n1905_o & n1906_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1908 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1907_o,
    o => gen2_n6_cnot2_j_o);
  n1911_o <= gen2_n6_cnot2_j_n1908 (1);
  n1912_o <= gen2_n6_cnot2_j_n1908 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1913_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1914_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1915_o <= n1913_o & n1914_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1916 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1915_o,
    o => gen2_n5_cnot2_j_o);
  n1919_o <= gen2_n5_cnot2_j_n1916 (1);
  n1920_o <= gen2_n5_cnot2_j_n1916 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1921_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1922_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1923_o <= n1921_o & n1922_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1924 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1923_o,
    o => gen2_n4_cnot2_j_o);
  n1927_o <= gen2_n4_cnot2_j_n1924 (1);
  n1928_o <= gen2_n4_cnot2_j_n1924 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1929_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1930_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1931_o <= n1929_o & n1930_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1932 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1931_o,
    o => gen2_n3_cnot2_j_o);
  n1935_o <= gen2_n3_cnot2_j_n1932 (1);
  n1936_o <= gen2_n3_cnot2_j_n1932 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1937_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1938_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1939_o <= n1937_o & n1938_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1940 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1939_o,
    o => gen2_n2_cnot2_j_o);
  n1943_o <= gen2_n2_cnot2_j_n1940 (1);
  n1944_o <= gen2_n2_cnot2_j_n1940 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1945_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1946_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1947_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1948_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1949_o <= n1947_o & n1948_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1950_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1951_o <= n1949_o & n1950_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1952 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1951_o,
    o => gen3_n1_ccnot3_j_o);
  n1955_o <= gen3_n1_ccnot3_j_n1952 (2);
  n1956_o <= gen3_n1_ccnot3_j_n1952 (1);
  n1957_o <= gen3_n1_ccnot3_j_n1952 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1958_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1959_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1960_o <= n1958_o & n1959_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1961_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1962_o <= n1960_o & n1961_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1963 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1962_o,
    o => gen3_n2_ccnot3_j_o);
  n1966_o <= gen3_n2_ccnot3_j_n1963 (2);
  n1967_o <= gen3_n2_ccnot3_j_n1963 (1);
  n1968_o <= gen3_n2_ccnot3_j_n1963 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1969_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1970_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1971_o <= n1969_o & n1970_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1972_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1973_o <= n1971_o & n1972_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1974 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1973_o,
    o => gen3_n3_ccnot3_j_o);
  n1977_o <= gen3_n3_ccnot3_j_n1974 (2);
  n1978_o <= gen3_n3_ccnot3_j_n1974 (1);
  n1979_o <= gen3_n3_ccnot3_j_n1974 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1980_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1981_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1982_o <= n1980_o & n1981_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1983_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1984_o <= n1982_o & n1983_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1985 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1984_o,
    o => gen3_n4_ccnot3_j_o);
  n1988_o <= gen3_n4_ccnot3_j_n1985 (2);
  n1989_o <= gen3_n4_ccnot3_j_n1985 (1);
  n1990_o <= gen3_n4_ccnot3_j_n1985 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1991_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1992_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1993_o <= n1991_o & n1992_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1994_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1995_o <= n1993_o & n1994_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1996 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1995_o,
    o => gen3_n5_ccnot3_j_o);
  n1999_o <= gen3_n5_ccnot3_j_n1996 (2);
  n2000_o <= gen3_n5_ccnot3_j_n1996 (1);
  n2001_o <= gen3_n5_ccnot3_j_n1996 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2002_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2003_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2004_o <= n2002_o & n2003_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2005_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2006_o <= n2004_o & n2005_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2007 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2006_o,
    o => gen3_n6_ccnot3_j_o);
  n2010_o <= gen3_n6_ccnot3_j_n2007 (2);
  n2011_o <= gen3_n6_ccnot3_j_n2007 (1);
  n2012_o <= gen3_n6_ccnot3_j_n2007 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2013_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2014_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2015_o <= n2013_o & n2014_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2016_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2017_o <= n2015_o & n2016_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2018 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2017_o,
    o => gen3_n7_ccnot3_j_o);
  n2021_o <= gen3_n7_ccnot3_j_n2018 (2);
  n2022_o <= gen3_n7_ccnot3_j_n2018 (1);
  n2023_o <= gen3_n7_ccnot3_j_n2018 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2024_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2025_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2026_o <= n2024_o & n2025_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2027_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2028_o <= n2026_o & n2027_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2029 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2028_o,
    o => gen3_n8_ccnot3_j_o);
  n2032_o <= gen3_n8_ccnot3_j_n2029 (2);
  n2033_o <= gen3_n8_ccnot3_j_n2029 (1);
  n2034_o <= gen3_n8_ccnot3_j_n2029 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2035_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2036_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2037_o <= n2035_o & n2036_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2038_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2039_o <= n2037_o & n2038_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2040 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2039_o,
    o => gen3_n9_ccnot3_j_o);
  n2043_o <= gen3_n9_ccnot3_j_n2040 (2);
  n2044_o <= gen3_n9_ccnot3_j_n2040 (1);
  n2045_o <= gen3_n9_ccnot3_j_n2040 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2046_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2047_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2048_o <= n2046_o & n2047_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2049_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2050_o <= n2048_o & n2049_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2051 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2050_o,
    o => gen3_n10_ccnot3_j_o);
  n2054_o <= gen3_n10_ccnot3_j_n2051 (2);
  n2055_o <= gen3_n10_ccnot3_j_n2051 (1);
  n2056_o <= gen3_n10_ccnot3_j_n2051 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2057_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2058_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2059_o <= n2057_o & n2058_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2060_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2061_o <= n2059_o & n2060_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2062 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2061_o,
    o => gen3_n11_ccnot3_j_o);
  n2065_o <= gen3_n11_ccnot3_j_n2062 (2);
  n2066_o <= gen3_n11_ccnot3_j_n2062 (1);
  n2067_o <= gen3_n11_ccnot3_j_n2062 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2068_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2069_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2070_o <= n2068_o & n2069_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2071_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2072_o <= n2070_o & n2071_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2073 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2072_o,
    o => gen3_n12_ccnot3_j_o);
  n2076_o <= gen3_n12_ccnot3_j_n2073 (2);
  n2077_o <= gen3_n12_ccnot3_j_n2073 (1);
  n2078_o <= gen3_n12_ccnot3_j_n2073 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2079_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2080_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2081_o <= n2079_o & n2080_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2082_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2083_o <= n2081_o & n2082_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2084 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2083_o,
    o => gen3_n13_ccnot3_j_o);
  n2087_o <= gen3_n13_ccnot3_j_n2084 (2);
  n2088_o <= gen3_n13_ccnot3_j_n2084 (1);
  n2089_o <= gen3_n13_ccnot3_j_n2084 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2090_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2091_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2092_o <= n2090_o & n2091_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2093_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2094_o <= n2092_o & n2093_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2095 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2094_o,
    o => gen3_n14_ccnot3_j_o);
  n2098_o <= gen3_n14_ccnot3_j_n2095 (2);
  n2099_o <= gen3_n14_ccnot3_j_n2095 (1);
  n2100_o <= gen3_n14_ccnot3_j_n2095 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2101_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2102_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2103_o <= n2101_o & n2102_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2104_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2105_o <= n2103_o & n2104_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2106 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2105_o,
    o => gen3_n15_ccnot3_j_o);
  n2109_o <= gen3_n15_ccnot3_j_n2106 (2);
  n2110_o <= gen3_n15_ccnot3_j_n2106 (1);
  n2111_o <= gen3_n15_ccnot3_j_n2106 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2112_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2113_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2114_o <= n2112_o & n2113_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2115_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2116_o <= n2114_o & n2115_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2117 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2116_o,
    o => gen3_n16_ccnot3_j_o);
  n2120_o <= gen3_n16_ccnot3_j_n2117 (2);
  n2121_o <= gen3_n16_ccnot3_j_n2117 (1);
  n2122_o <= gen3_n16_ccnot3_j_n2117 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2123_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2124_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2125_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2126_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2127_o <= n2125_o & n2126_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2128 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2127_o,
    o => cnot_4_o);
  n2131_o <= cnot_4_n2128 (1);
  n2132_o <= cnot_4_n2128 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2133_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2134_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2135_o <= n2133_o & n2134_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2136_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2137_o <= n2135_o & n2136_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2138 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2137_o,
    o => gen4_n15_peres4_j_o);
  n2141_o <= gen4_n15_peres4_j_n2138 (2);
  n2142_o <= gen4_n15_peres4_j_n2138 (1);
  n2143_o <= gen4_n15_peres4_j_n2138 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2144_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2145_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2146_o <= n2144_o & n2145_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2147_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2148_o <= n2146_o & n2147_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2149 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2148_o,
    o => gen4_n14_peres4_j_o);
  n2152_o <= gen4_n14_peres4_j_n2149 (2);
  n2153_o <= gen4_n14_peres4_j_n2149 (1);
  n2154_o <= gen4_n14_peres4_j_n2149 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2155_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2156_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2157_o <= n2155_o & n2156_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2158_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2159_o <= n2157_o & n2158_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2160 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2159_o,
    o => gen4_n13_peres4_j_o);
  n2163_o <= gen4_n13_peres4_j_n2160 (2);
  n2164_o <= gen4_n13_peres4_j_n2160 (1);
  n2165_o <= gen4_n13_peres4_j_n2160 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2166_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2167_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2168_o <= n2166_o & n2167_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2169_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2170_o <= n2168_o & n2169_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2171 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2170_o,
    o => gen4_n12_peres4_j_o);
  n2174_o <= gen4_n12_peres4_j_n2171 (2);
  n2175_o <= gen4_n12_peres4_j_n2171 (1);
  n2176_o <= gen4_n12_peres4_j_n2171 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2177_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2178_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2179_o <= n2177_o & n2178_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2180_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2181_o <= n2179_o & n2180_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2182 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2181_o,
    o => gen4_n11_peres4_j_o);
  n2185_o <= gen4_n11_peres4_j_n2182 (2);
  n2186_o <= gen4_n11_peres4_j_n2182 (1);
  n2187_o <= gen4_n11_peres4_j_n2182 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2188_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2189_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2190_o <= n2188_o & n2189_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2191_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2192_o <= n2190_o & n2191_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2193 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2192_o,
    o => gen4_n10_peres4_j_o);
  n2196_o <= gen4_n10_peres4_j_n2193 (2);
  n2197_o <= gen4_n10_peres4_j_n2193 (1);
  n2198_o <= gen4_n10_peres4_j_n2193 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2199_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2200_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2201_o <= n2199_o & n2200_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2202_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2203_o <= n2201_o & n2202_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2204 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2203_o,
    o => gen4_n9_peres4_j_o);
  n2207_o <= gen4_n9_peres4_j_n2204 (2);
  n2208_o <= gen4_n9_peres4_j_n2204 (1);
  n2209_o <= gen4_n9_peres4_j_n2204 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2210_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2211_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2212_o <= n2210_o & n2211_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2213_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2214_o <= n2212_o & n2213_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2215 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2214_o,
    o => gen4_n8_peres4_j_o);
  n2218_o <= gen4_n8_peres4_j_n2215 (2);
  n2219_o <= gen4_n8_peres4_j_n2215 (1);
  n2220_o <= gen4_n8_peres4_j_n2215 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2221_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2222_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2223_o <= n2221_o & n2222_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2224_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2225_o <= n2223_o & n2224_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2226 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2225_o,
    o => gen4_n7_peres4_j_o);
  n2229_o <= gen4_n7_peres4_j_n2226 (2);
  n2230_o <= gen4_n7_peres4_j_n2226 (1);
  n2231_o <= gen4_n7_peres4_j_n2226 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2232_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2233_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2234_o <= n2232_o & n2233_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2235_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2236_o <= n2234_o & n2235_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2237 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2236_o,
    o => gen4_n6_peres4_j_o);
  n2240_o <= gen4_n6_peres4_j_n2237 (2);
  n2241_o <= gen4_n6_peres4_j_n2237 (1);
  n2242_o <= gen4_n6_peres4_j_n2237 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2243_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2244_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2245_o <= n2243_o & n2244_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2246_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2247_o <= n2245_o & n2246_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2248 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2247_o,
    o => gen4_n5_peres4_j_o);
  n2251_o <= gen4_n5_peres4_j_n2248 (2);
  n2252_o <= gen4_n5_peres4_j_n2248 (1);
  n2253_o <= gen4_n5_peres4_j_n2248 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2254_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2255_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2256_o <= n2254_o & n2255_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2257_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2258_o <= n2256_o & n2257_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2259 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2258_o,
    o => gen4_n4_peres4_j_o);
  n2262_o <= gen4_n4_peres4_j_n2259 (2);
  n2263_o <= gen4_n4_peres4_j_n2259 (1);
  n2264_o <= gen4_n4_peres4_j_n2259 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2265_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2266_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2267_o <= n2265_o & n2266_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2268_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2269_o <= n2267_o & n2268_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2270 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2269_o,
    o => gen4_n3_peres4_j_o);
  n2273_o <= gen4_n3_peres4_j_n2270 (2);
  n2274_o <= gen4_n3_peres4_j_n2270 (1);
  n2275_o <= gen4_n3_peres4_j_n2270 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2276_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2277_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2278_o <= n2276_o & n2277_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2279_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2280_o <= n2278_o & n2279_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2281 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2280_o,
    o => gen4_n2_peres4_j_o);
  n2284_o <= gen4_n2_peres4_j_n2281 (2);
  n2285_o <= gen4_n2_peres4_j_n2281 (1);
  n2286_o <= gen4_n2_peres4_j_n2281 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2287_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2288_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2289_o <= n2287_o & n2288_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2290_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2291_o <= n2289_o & n2290_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2292 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2291_o,
    o => gen4_n1_peres4_j_o);
  n2295_o <= gen4_n1_peres4_j_n2292 (2);
  n2296_o <= gen4_n1_peres4_j_n2292 (1);
  n2297_o <= gen4_n1_peres4_j_n2292 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2298_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2299_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2300_o <= n2298_o & n2299_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2301_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2302_o <= n2300_o & n2301_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2303 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2302_o,
    o => gen4_n0_peres4_j_o);
  n2306_o <= gen4_n0_peres4_j_n2303 (2);
  n2307_o <= gen4_n0_peres4_j_n2303 (1);
  n2308_o <= gen4_n0_peres4_j_n2303 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2309_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2310_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2311_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2312_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2313_o <= n2311_o & n2312_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2314 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2313_o,
    o => gen5_n1_cnot5_j_o);
  n2317_o <= gen5_n1_cnot5_j_n2314 (1);
  n2318_o <= gen5_n1_cnot5_j_n2314 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2319_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2320_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2321_o <= n2319_o & n2320_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2322 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2321_o,
    o => gen5_n2_cnot5_j_o);
  n2325_o <= gen5_n2_cnot5_j_n2322 (1);
  n2326_o <= gen5_n2_cnot5_j_n2322 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2327_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2328_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2329_o <= n2327_o & n2328_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2330 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2329_o,
    o => gen5_n3_cnot5_j_o);
  n2333_o <= gen5_n3_cnot5_j_n2330 (1);
  n2334_o <= gen5_n3_cnot5_j_n2330 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2335_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2336_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2337_o <= n2335_o & n2336_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2338 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2337_o,
    o => gen5_n4_cnot5_j_o);
  n2341_o <= gen5_n4_cnot5_j_n2338 (1);
  n2342_o <= gen5_n4_cnot5_j_n2338 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2343_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2344_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2345_o <= n2343_o & n2344_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2346 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2345_o,
    o => gen5_n5_cnot5_j_o);
  n2349_o <= gen5_n5_cnot5_j_n2346 (1);
  n2350_o <= gen5_n5_cnot5_j_n2346 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2351_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2352_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2353_o <= n2351_o & n2352_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2354 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2353_o,
    o => gen5_n6_cnot5_j_o);
  n2357_o <= gen5_n6_cnot5_j_n2354 (1);
  n2358_o <= gen5_n6_cnot5_j_n2354 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2359_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2360_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2361_o <= n2359_o & n2360_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2362 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2361_o,
    o => gen5_n7_cnot5_j_o);
  n2365_o <= gen5_n7_cnot5_j_n2362 (1);
  n2366_o <= gen5_n7_cnot5_j_n2362 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2367_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2368_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2369_o <= n2367_o & n2368_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2370 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2369_o,
    o => gen5_n8_cnot5_j_o);
  n2373_o <= gen5_n8_cnot5_j_n2370 (1);
  n2374_o <= gen5_n8_cnot5_j_n2370 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2375_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2376_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2377_o <= n2375_o & n2376_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2378 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2377_o,
    o => gen5_n9_cnot5_j_o);
  n2381_o <= gen5_n9_cnot5_j_n2378 (1);
  n2382_o <= gen5_n9_cnot5_j_n2378 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2383_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2384_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2385_o <= n2383_o & n2384_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n2386 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2385_o,
    o => gen5_n10_cnot5_j_o);
  n2389_o <= gen5_n10_cnot5_j_n2386 (1);
  n2390_o <= gen5_n10_cnot5_j_n2386 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2391_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2392_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2393_o <= n2391_o & n2392_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n2394 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n2393_o,
    o => gen5_n11_cnot5_j_o);
  n2397_o <= gen5_n11_cnot5_j_n2394 (1);
  n2398_o <= gen5_n11_cnot5_j_n2394 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2399_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2400_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2401_o <= n2399_o & n2400_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n2402 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n2401_o,
    o => gen5_n12_cnot5_j_o);
  n2405_o <= gen5_n12_cnot5_j_n2402 (1);
  n2406_o <= gen5_n12_cnot5_j_n2402 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2407_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2408_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2409_o <= n2407_o & n2408_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n2410 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n2409_o,
    o => gen5_n13_cnot5_j_o);
  n2413_o <= gen5_n13_cnot5_j_n2410 (1);
  n2414_o <= gen5_n13_cnot5_j_n2410 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2415_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2416_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2417_o <= n2415_o & n2416_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n2418 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n2417_o,
    o => gen5_n14_cnot5_j_o);
  n2421_o <= gen5_n14_cnot5_j_n2418 (1);
  n2422_o <= gen5_n14_cnot5_j_n2418 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2423_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2424_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2425_o <= n2423_o & n2424_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n2426 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n2425_o,
    o => gen5_n15_cnot5_j_o);
  n2429_o <= gen5_n15_cnot5_j_n2426 (1);
  n2430_o <= gen5_n15_cnot5_j_n2426 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2431_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2432_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2433_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2434_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2435_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2436_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2437_o <= n2435_o & n2436_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2438 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2437_o,
    o => gen6_n1_cnot1_j_o);
  n2441_o <= gen6_n1_cnot1_j_n2438 (1);
  n2442_o <= gen6_n1_cnot1_j_n2438 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2443_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2444_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2445_o <= n2443_o & n2444_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2446 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2445_o,
    o => gen6_n2_cnot1_j_o);
  n2449_o <= gen6_n2_cnot1_j_n2446 (1);
  n2450_o <= gen6_n2_cnot1_j_n2446 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2451_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2452_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2453_o <= n2451_o & n2452_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2454 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2453_o,
    o => gen6_n3_cnot1_j_o);
  n2457_o <= gen6_n3_cnot1_j_n2454 (1);
  n2458_o <= gen6_n3_cnot1_j_n2454 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2459_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2460_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2461_o <= n2459_o & n2460_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2462 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2461_o,
    o => gen6_n4_cnot1_j_o);
  n2465_o <= gen6_n4_cnot1_j_n2462 (1);
  n2466_o <= gen6_n4_cnot1_j_n2462 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2467_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2468_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2469_o <= n2467_o & n2468_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2470 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2469_o,
    o => gen6_n5_cnot1_j_o);
  n2473_o <= gen6_n5_cnot1_j_n2470 (1);
  n2474_o <= gen6_n5_cnot1_j_n2470 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2475_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2476_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2477_o <= n2475_o & n2476_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2478 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2477_o,
    o => gen6_n6_cnot1_j_o);
  n2481_o <= gen6_n6_cnot1_j_n2478 (1);
  n2482_o <= gen6_n6_cnot1_j_n2478 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2483_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2484_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2485_o <= n2483_o & n2484_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2486 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2485_o,
    o => gen6_n7_cnot1_j_o);
  n2489_o <= gen6_n7_cnot1_j_n2486 (1);
  n2490_o <= gen6_n7_cnot1_j_n2486 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2491_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2492_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2493_o <= n2491_o & n2492_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2494 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2493_o,
    o => gen6_n8_cnot1_j_o);
  n2497_o <= gen6_n8_cnot1_j_n2494 (1);
  n2498_o <= gen6_n8_cnot1_j_n2494 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2499_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2500_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2501_o <= n2499_o & n2500_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2502 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2501_o,
    o => gen6_n9_cnot1_j_o);
  n2505_o <= gen6_n9_cnot1_j_n2502 (1);
  n2506_o <= gen6_n9_cnot1_j_n2502 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2507_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2508_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2509_o <= n2507_o & n2508_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2510 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2509_o,
    o => gen6_n10_cnot1_j_o);
  n2513_o <= gen6_n10_cnot1_j_n2510 (1);
  n2514_o <= gen6_n10_cnot1_j_n2510 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2515_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2516_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2517_o <= n2515_o & n2516_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2518 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2517_o,
    o => gen6_n11_cnot1_j_o);
  n2521_o <= gen6_n11_cnot1_j_n2518 (1);
  n2522_o <= gen6_n11_cnot1_j_n2518 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2523_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2524_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2525_o <= n2523_o & n2524_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2526 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2525_o,
    o => gen6_n12_cnot1_j_o);
  n2529_o <= gen6_n12_cnot1_j_n2526 (1);
  n2530_o <= gen6_n12_cnot1_j_n2526 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2531_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2532_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2533_o <= n2531_o & n2532_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2534 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2533_o,
    o => gen6_n13_cnot1_j_o);
  n2537_o <= gen6_n13_cnot1_j_n2534 (1);
  n2538_o <= gen6_n13_cnot1_j_n2534 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2539_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2540_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2541_o <= n2539_o & n2540_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2542 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2541_o,
    o => gen6_n14_cnot1_j_o);
  n2545_o <= gen6_n14_cnot1_j_n2542 (1);
  n2546_o <= gen6_n14_cnot1_j_n2542 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2547_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2548_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2549_o <= n2547_o & n2548_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n2550 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n2549_o,
    o => gen6_n15_cnot1_j_o);
  n2553_o <= gen6_n15_cnot1_j_n2550 (1);
  n2554_o <= gen6_n15_cnot1_j_n2550 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2555_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2556_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2557_o <= n2555_o & n2556_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n2558 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n2557_o,
    o => gen6_n16_cnot1_j_o);
  n2561_o <= gen6_n16_cnot1_j_n2558 (1);
  n2562_o <= gen6_n16_cnot1_j_n2558 (0);
  n2563_o <= n1819_o & n1811_o & n1803_o & n1795_o & n1787_o & n1779_o & n1771_o & n1763_o & n1755_o & n1747_o & n1739_o & n1731_o & n1723_o & n1715_o & n1707_o & n1699_o & n1821_o;
  n2564_o <= n1820_o & n1812_o & n1804_o & n1796_o & n1788_o & n1780_o & n1772_o & n1764_o & n1756_o & n1748_o & n1740_o & n1732_o & n1724_o & n1716_o & n1708_o & n1700_o & n1822_o;
  n2565_o <= n1824_o & n1831_o & n1839_o & n1847_o & n1855_o & n1863_o & n1871_o & n1879_o & n1887_o & n1895_o & n1903_o & n1911_o & n1919_o & n1927_o & n1935_o & n1943_o & n1823_o;
  n2566_o <= n1832_o & n1840_o & n1848_o & n1856_o & n1864_o & n1872_o & n1880_o & n1888_o & n1896_o & n1904_o & n1912_o & n1920_o & n1928_o & n1936_o & n1944_o & n1945_o;
  n2567_o <= n2122_o & n2111_o & n2100_o & n2089_o & n2078_o & n2067_o & n2056_o & n2045_o & n2034_o & n2023_o & n2012_o & n2001_o & n1990_o & n1979_o & n1968_o & n1957_o & n1946_o;
  n2568_o <= n2123_o & n2121_o & n2110_o & n2099_o & n2088_o & n2077_o & n2066_o & n2055_o & n2044_o & n2033_o & n2022_o & n2011_o & n2000_o & n1989_o & n1978_o & n1967_o & n1956_o;
  n2569_o <= n2124_o & n2120_o & n2109_o & n2098_o & n2087_o & n2076_o & n2065_o & n2054_o & n2043_o & n2032_o & n2021_o & n2010_o & n1999_o & n1988_o & n1977_o & n1966_o & n1955_o;
  n2570_o <= n2131_o & n2141_o & n2152_o & n2163_o & n2174_o & n2185_o & n2196_o & n2207_o & n2218_o & n2229_o & n2240_o & n2251_o & n2262_o & n2273_o & n2284_o & n2295_o & n2306_o;
  n2571_o <= n2143_o & n2154_o & n2165_o & n2176_o & n2187_o & n2198_o & n2209_o & n2220_o & n2231_o & n2242_o & n2253_o & n2264_o & n2275_o & n2286_o & n2297_o & n2308_o & n2309_o;
  n2572_o <= n2132_o & n2142_o & n2153_o & n2164_o & n2175_o & n2186_o & n2197_o & n2208_o & n2219_o & n2230_o & n2241_o & n2252_o & n2263_o & n2274_o & n2285_o & n2296_o & n2307_o;
  n2573_o <= n2430_o & n2422_o & n2414_o & n2406_o & n2398_o & n2390_o & n2382_o & n2374_o & n2366_o & n2358_o & n2350_o & n2342_o & n2334_o & n2326_o & n2318_o & n2310_o;
  n2574_o <= n2432_o & n2429_o & n2421_o & n2413_o & n2405_o & n2397_o & n2389_o & n2381_o & n2373_o & n2365_o & n2357_o & n2349_o & n2341_o & n2333_o & n2325_o & n2317_o & n2431_o;
  n2575_o <= n2561_o & n2553_o & n2545_o & n2537_o & n2529_o & n2521_o & n2513_o & n2505_o & n2497_o & n2489_o & n2481_o & n2473_o & n2465_o & n2457_o & n2449_o & n2441_o & n2433_o;
  n2576_o <= n2562_o & n2554_o & n2546_o & n2538_o & n2530_o & n2522_o & n2514_o & n2506_o & n2498_o & n2490_o & n2482_o & n2474_o & n2466_o & n2458_o & n2450_o & n2442_o & n2434_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1682_o : std_logic;
  signal n1683_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1684 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal n1690_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1689_o;
  o <= n1688_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1690_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1682_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1683_o <= n1682_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1684 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1683_o,
    o => gen1_n0_cnot0_o);
  n1687_o <= gen1_n0_cnot0_n1684 (1);
  n1688_o <= gen1_n0_cnot0_n1684 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1689_o <= ctrl_prop (1);
  n1690_o <= n1687_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1536 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1544 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1552 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic;
  signal n1559_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1560 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1568 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1576 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1584 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n1592 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n1600 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n1608 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n1616 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n1624 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n1632 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n1635_o : std_logic;
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n1640 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n1648 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n1656 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n1664 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n1667_o : std_logic;
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n1672 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (17 downto 0);
  signal n1679_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n1677_o;
  o <= n1678_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1679_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1533_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1534_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1535_o <= n1533_o & n1534_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1536 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1535_o,
    o => gen1_n0_cnot0_o);
  n1539_o <= gen1_n0_cnot0_n1536 (1);
  n1540_o <= gen1_n0_cnot0_n1536 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1541_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1542_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1543_o <= n1541_o & n1542_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1544 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1543_o,
    o => gen1_n1_cnot0_o);
  n1547_o <= gen1_n1_cnot0_n1544 (1);
  n1548_o <= gen1_n1_cnot0_n1544 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1549_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1550_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1551_o <= n1549_o & n1550_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1552 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1551_o,
    o => gen1_n2_cnot0_o);
  n1555_o <= gen1_n2_cnot0_n1552 (1);
  n1556_o <= gen1_n2_cnot0_n1552 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1557_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1558_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1559_o <= n1557_o & n1558_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1560 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1559_o,
    o => gen1_n3_cnot0_o);
  n1563_o <= gen1_n3_cnot0_n1560 (1);
  n1564_o <= gen1_n3_cnot0_n1560 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1565_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1566_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1567_o <= n1565_o & n1566_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1568 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1567_o,
    o => gen1_n4_cnot0_o);
  n1571_o <= gen1_n4_cnot0_n1568 (1);
  n1572_o <= gen1_n4_cnot0_n1568 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1573_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1574_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1575_o <= n1573_o & n1574_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1576 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1575_o,
    o => gen1_n5_cnot0_o);
  n1579_o <= gen1_n5_cnot0_n1576 (1);
  n1580_o <= gen1_n5_cnot0_n1576 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1581_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1582_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1583_o <= n1581_o & n1582_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1584 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1583_o,
    o => gen1_n6_cnot0_o);
  n1587_o <= gen1_n6_cnot0_n1584 (1);
  n1588_o <= gen1_n6_cnot0_n1584 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1589_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1590_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1591_o <= n1589_o & n1590_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n1592 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n1591_o,
    o => gen1_n7_cnot0_o);
  n1595_o <= gen1_n7_cnot0_n1592 (1);
  n1596_o <= gen1_n7_cnot0_n1592 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1597_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1598_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1599_o <= n1597_o & n1598_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n1600 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n1599_o,
    o => gen1_n8_cnot0_o);
  n1603_o <= gen1_n8_cnot0_n1600 (1);
  n1604_o <= gen1_n8_cnot0_n1600 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1605_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1606_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1607_o <= n1605_o & n1606_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n1608 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n1607_o,
    o => gen1_n9_cnot0_o);
  n1611_o <= gen1_n9_cnot0_n1608 (1);
  n1612_o <= gen1_n9_cnot0_n1608 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1613_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1614_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1615_o <= n1613_o & n1614_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n1616 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n1615_o,
    o => gen1_n10_cnot0_o);
  n1619_o <= gen1_n10_cnot0_n1616 (1);
  n1620_o <= gen1_n10_cnot0_n1616 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1621_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1622_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n1624 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n1623_o,
    o => gen1_n11_cnot0_o);
  n1627_o <= gen1_n11_cnot0_n1624 (1);
  n1628_o <= gen1_n11_cnot0_n1624 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1629_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1630_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1631_o <= n1629_o & n1630_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n1632 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n1631_o,
    o => gen1_n12_cnot0_o);
  n1635_o <= gen1_n12_cnot0_n1632 (1);
  n1636_o <= gen1_n12_cnot0_n1632 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1637_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1638_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1639_o <= n1637_o & n1638_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n1640 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n1639_o,
    o => gen1_n13_cnot0_o);
  n1643_o <= gen1_n13_cnot0_n1640 (1);
  n1644_o <= gen1_n13_cnot0_n1640 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1645_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1646_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1647_o <= n1645_o & n1646_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n1648 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n1647_o,
    o => gen1_n14_cnot0_o);
  n1651_o <= gen1_n14_cnot0_n1648 (1);
  n1652_o <= gen1_n14_cnot0_n1648 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1653_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1654_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1655_o <= n1653_o & n1654_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n1656 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n1655_o,
    o => gen1_n15_cnot0_o);
  n1659_o <= gen1_n15_cnot0_n1656 (1);
  n1660_o <= gen1_n15_cnot0_n1656 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1661_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1662_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1663_o <= n1661_o & n1662_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n1664 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n1663_o,
    o => gen1_n16_cnot0_o);
  n1667_o <= gen1_n16_cnot0_n1664 (1);
  n1668_o <= gen1_n16_cnot0_n1664 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1669_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1670_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1671_o <= n1669_o & n1670_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n1672 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n1671_o,
    o => gen1_n17_cnot0_o);
  n1675_o <= gen1_n17_cnot0_n1672 (1);
  n1676_o <= gen1_n17_cnot0_n1672 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1677_o <= ctrl_prop (18);
  n1678_o <= n1676_o & n1668_o & n1660_o & n1652_o & n1644_o & n1636_o & n1628_o & n1620_o & n1612_o & n1604_o & n1596_o & n1588_o & n1580_o & n1572_o & n1564_o & n1556_o & n1548_o & n1540_o;
  n1679_o <= n1675_o & n1667_o & n1659_o & n1651_o & n1643_o & n1635_o & n1627_o & n1619_o & n1611_o & n1603_o & n1595_o & n1587_o & n1579_o & n1571_o & n1563_o & n1555_o & n1547_o & n1539_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n1519 : std_logic;
  signal cnotr_n1520 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n1525 : std_logic_vector (17 downto 0);
  signal add_n1526 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n1519;
  a_out <= add_n1525;
  s <= add_n1526;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1520; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1519 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1520 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1525 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1526 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n718_o : std_logic;
  signal n719_o : std_logic;
  signal n720_o : std_logic_vector (1 downto 0);
  signal cnota_n721 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n724_o : std_logic;
  signal n725_o : std_logic;
  signal n726_o : std_logic;
  signal n727_o : std_logic_vector (1 downto 0);
  signal cnotb_n728 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n731_o : std_logic;
  signal n732_o : std_logic;
  signal n733_o : std_logic_vector (1 downto 0);
  signal n734_o : std_logic;
  signal n735_o : std_logic_vector (2 downto 0);
  signal ccnotc_n736 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n739_o : std_logic;
  signal n740_o : std_logic;
  signal n741_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic_vector (1 downto 0);
  signal n745_o : std_logic;
  signal n746_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n747 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n750_o : std_logic;
  signal n751_o : std_logic;
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n757 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n760_o : std_logic;
  signal n761_o : std_logic;
  signal n762_o : std_logic;
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal n766_o : std_logic_vector (1 downto 0);
  signal n767_o : std_logic;
  signal n768_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n769 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n772_o : std_logic;
  signal n773_o : std_logic;
  signal n774_o : std_logic;
  signal n775_o : std_logic;
  signal n776_o : std_logic;
  signal n777_o : std_logic;
  signal n778_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n779 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n782_o : std_logic;
  signal n783_o : std_logic;
  signal n784_o : std_logic;
  signal n785_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic_vector (1 downto 0);
  signal n789_o : std_logic;
  signal n790_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n791 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n794_o : std_logic;
  signal n795_o : std_logic;
  signal n796_o : std_logic;
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic;
  signal n800_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n801 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n804_o : std_logic;
  signal n805_o : std_logic;
  signal n806_o : std_logic;
  signal n807_o : std_logic;
  signal n808_o : std_logic;
  signal n809_o : std_logic;
  signal n810_o : std_logic_vector (1 downto 0);
  signal n811_o : std_logic;
  signal n812_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n813 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n816_o : std_logic;
  signal n817_o : std_logic;
  signal n818_o : std_logic;
  signal n819_o : std_logic;
  signal n820_o : std_logic;
  signal n821_o : std_logic;
  signal n822_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n823 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n826_o : std_logic;
  signal n827_o : std_logic;
  signal n828_o : std_logic;
  signal n829_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n830_o : std_logic;
  signal n831_o : std_logic;
  signal n832_o : std_logic_vector (1 downto 0);
  signal n833_o : std_logic;
  signal n834_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n835 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n838_o : std_logic;
  signal n839_o : std_logic;
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n845 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n848_o : std_logic;
  signal n849_o : std_logic;
  signal n850_o : std_logic;
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic_vector (1 downto 0);
  signal n855_o : std_logic;
  signal n856_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n857 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n860_o : std_logic;
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n867 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n870_o : std_logic;
  signal n871_o : std_logic;
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic_vector (1 downto 0);
  signal n877_o : std_logic;
  signal n878_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n879 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n889 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n892_o : std_logic;
  signal n893_o : std_logic;
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic_vector (1 downto 0);
  signal n899_o : std_logic;
  signal n900_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n901 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n904_o : std_logic;
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n911 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n914_o : std_logic;
  signal n915_o : std_logic;
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic_vector (1 downto 0);
  signal n921_o : std_logic;
  signal n922_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n923 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n926_o : std_logic;
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic;
  signal n932_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n933 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n936_o : std_logic;
  signal n937_o : std_logic;
  signal n938_o : std_logic;
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic_vector (1 downto 0);
  signal n943_o : std_logic;
  signal n944_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n945 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal n953_o : std_logic;
  signal n954_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n955 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n958_o : std_logic;
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic_vector (1 downto 0);
  signal n965_o : std_logic;
  signal n966_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n967 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n977 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n980_o : std_logic;
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal n986_o : std_logic_vector (1 downto 0);
  signal n987_o : std_logic;
  signal n988_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n989 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal n997_o : std_logic;
  signal n998_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n999 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic_vector (1 downto 0);
  signal n1009_o : std_logic;
  signal n1010_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1011 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1021 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic_vector (1 downto 0);
  signal n1031_o : std_logic;
  signal n1032_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1033 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic;
  signal n1040_o : std_logic;
  signal n1041_o : std_logic;
  signal n1042_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1043 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic_vector (1 downto 0);
  signal n1053_o : std_logic;
  signal n1054_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n1055 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic;
  signal n1064_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n1065 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n1068_o : std_logic;
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic_vector (1 downto 0);
  signal n1075_o : std_logic;
  signal n1076_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n1077 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic;
  signal n1086_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n1087 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic_vector (1 downto 0);
  signal n1097_o : std_logic;
  signal n1098_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n1099 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic;
  signal n1108_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n1109 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic_vector (1 downto 0);
  signal n1119_o : std_logic;
  signal n1120_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n1121 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic;
  signal n1128_o : std_logic;
  signal n1129_o : std_logic;
  signal n1130_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n1131 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n1138_o : std_logic;
  signal n1139_o : std_logic;
  signal n1140_o : std_logic_vector (1 downto 0);
  signal n1141_o : std_logic;
  signal n1142_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1143 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic;
  signal n1152_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1153 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic;
  signal n1162_o : std_logic_vector (1 downto 0);
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1165 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal n1172_o : std_logic;
  signal n1173_o : std_logic;
  signal n1174_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1175 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1178_o : std_logic;
  signal n1179_o : std_logic;
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic_vector (1 downto 0);
  signal n1185_o : std_logic;
  signal n1186_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1187 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic;
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1197 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1200_o : std_logic;
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic_vector (1 downto 0);
  signal n1207_o : std_logic;
  signal n1208_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1209 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic;
  signal n1217_o : std_logic;
  signal n1218_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1219 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1226_o : std_logic;
  signal n1227_o : std_logic;
  signal n1228_o : std_logic_vector (1 downto 0);
  signal n1229_o : std_logic;
  signal n1230_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1231 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1241 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1244_o : std_logic;
  signal n1245_o : std_logic;
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic;
  signal n1250_o : std_logic_vector (1 downto 0);
  signal n1251_o : std_logic;
  signal n1252_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1253 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1263 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1270_o : std_logic;
  signal n1271_o : std_logic;
  signal n1272_o : std_logic_vector (1 downto 0);
  signal n1273_o : std_logic;
  signal n1274_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1275 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic;
  signal n1282_o : std_logic;
  signal n1283_o : std_logic;
  signal n1284_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1285 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1288_o : std_logic;
  signal n1289_o : std_logic;
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic_vector (1 downto 0);
  signal n1295_o : std_logic;
  signal n1296_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1297 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic;
  signal n1306_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1307 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1310_o : std_logic;
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic_vector (1 downto 0);
  signal n1317_o : std_logic;
  signal n1318_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1319 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic;
  signal n1327_o : std_logic;
  signal n1328_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1329 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic;
  signal n1338_o : std_logic_vector (1 downto 0);
  signal n1339_o : std_logic;
  signal n1340_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1341 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic;
  signal n1349_o : std_logic;
  signal n1350_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1351 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic_vector (1 downto 0);
  signal n1361_o : std_logic;
  signal n1362_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1363 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal n1371_o : std_logic;
  signal n1372_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1373 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic_vector (1 downto 0);
  signal n1383_o : std_logic;
  signal n1384_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1385 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1395 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic_vector (1 downto 0);
  signal n1405_o : std_logic;
  signal n1406_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n1407 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n1417 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (1 downto 0);
  signal n1427_o : std_logic;
  signal n1428_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n1429 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n1439 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1449 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic_vector (1 downto 0);
  signal cnotea_n1456 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic_vector (17 downto 0);
  signal n1462_o : std_logic_vector (17 downto 0);
  signal n1463_o : std_logic_vector (17 downto 0);
  signal n1464_o : std_logic_vector (16 downto 0);
  signal n1465_o : std_logic_vector (16 downto 0);
  signal n1466_o : std_logic_vector (16 downto 0);
  signal n1467_o : std_logic_vector (16 downto 0);
  signal n1468_o : std_logic_vector (3 downto 0);
  signal n1469_o : std_logic_vector (3 downto 0);
  signal n1470_o : std_logic_vector (3 downto 0);
  signal n1471_o : std_logic_vector (3 downto 0);
  signal n1472_o : std_logic_vector (3 downto 0);
  signal n1473_o : std_logic_vector (3 downto 0);
  signal n1474_o : std_logic_vector (3 downto 0);
  signal n1475_o : std_logic_vector (3 downto 0);
  signal n1476_o : std_logic_vector (3 downto 0);
  signal n1477_o : std_logic_vector (3 downto 0);
  signal n1478_o : std_logic_vector (3 downto 0);
  signal n1479_o : std_logic_vector (3 downto 0);
  signal n1480_o : std_logic_vector (3 downto 0);
  signal n1481_o : std_logic_vector (3 downto 0);
  signal n1482_o : std_logic_vector (3 downto 0);
  signal n1483_o : std_logic_vector (3 downto 0);
  signal n1484_o : std_logic_vector (3 downto 0);
  signal n1485_o : std_logic_vector (3 downto 0);
  signal n1486_o : std_logic_vector (3 downto 0);
  signal n1487_o : std_logic_vector (3 downto 0);
  signal n1488_o : std_logic_vector (3 downto 0);
  signal n1489_o : std_logic_vector (3 downto 0);
  signal n1490_o : std_logic_vector (3 downto 0);
  signal n1491_o : std_logic_vector (3 downto 0);
  signal n1492_o : std_logic_vector (3 downto 0);
  signal n1493_o : std_logic_vector (3 downto 0);
  signal n1494_o : std_logic_vector (3 downto 0);
  signal n1495_o : std_logic_vector (3 downto 0);
  signal n1496_o : std_logic_vector (3 downto 0);
  signal n1497_o : std_logic_vector (3 downto 0);
  signal n1498_o : std_logic_vector (3 downto 0);
  signal n1499_o : std_logic_vector (3 downto 0);
  signal n1500_o : std_logic_vector (3 downto 0);
  signal n1501_o : std_logic_vector (3 downto 0);
  signal n1502_o : std_logic_vector (3 downto 0);
  signal n1503_o : std_logic_vector (3 downto 0);
  signal n1504_o : std_logic_vector (3 downto 0);
  signal n1505_o : std_logic_vector (3 downto 0);
  signal n1506_o : std_logic_vector (3 downto 0);
  signal n1507_o : std_logic_vector (3 downto 0);
  signal n1508_o : std_logic_vector (3 downto 0);
  signal n1509_o : std_logic_vector (3 downto 0);
  signal n1510_o : std_logic_vector (3 downto 0);
  signal n1511_o : std_logic_vector (3 downto 0);
  signal n1512_o : std_logic_vector (3 downto 0);
  signal n1513_o : std_logic_vector (3 downto 0);
  signal n1514_o : std_logic_vector (3 downto 0);
  signal n1515_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1461_o;
  b_out <= n1462_o;
  s <= n1463_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1464_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1465_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1466_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1467_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n724_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n731_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n725_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1453_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n718_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n719_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n720_o <= n718_o & n719_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n721 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n720_o,
    o => cnota_o);
  n724_o <= cnota_n721 (1);
  n725_o <= cnota_n721 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n726_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n727_o <= n726_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n728 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n727_o,
    o => cnotb_o);
  n731_o <= cnotb_n728 (1);
  n732_o <= cnotb_n728 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n733_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n734_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n735_o <= n733_o & n734_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n736 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n735_o,
    o => ccnotc_o);
  n739_o <= ccnotc_n736 (2);
  -- vhdl_source/cordich.vhdl:20:16
  n740_o <= ccnotc_n736 (1);
  -- vhdl_source/cordich.vhdl:22:16
  n741_o <= ccnotc_n736 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1468_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1469_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1470_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n742_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n743_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n744_o <= n742_o & n743_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n745_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n746_o <= n744_o & n745_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n747 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n746_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n750_o <= gen1_n1_ccnot1_n747 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n751_o <= gen1_n1_ccnot1_n747 (1);
  n752_o <= gen1_n1_ccnot1_n747 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n753_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n754_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n755_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n756_o <= n754_o & n755_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n757 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n756_o,
    o => gen1_n1_cnot1_o);
  n760_o <= gen1_n1_cnot1_n757 (1);
  n761_o <= gen1_n1_cnot1_n757 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n762_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n763_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n764_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n765_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n766_o <= n764_o & n765_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n767_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n768_o <= n766_o & n767_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n769 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n768_o,
    o => gen1_n1_ccnot2_o);
  n772_o <= gen1_n1_ccnot2_n769 (2);
  n773_o <= gen1_n1_ccnot2_n769 (1);
  n774_o <= gen1_n1_ccnot2_n769 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n775_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n776_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n777_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n778_o <= n776_o & n777_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n779 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n778_o,
    o => gen1_n1_cnot2_o);
  n782_o <= gen1_n1_cnot2_n779 (1);
  n783_o <= gen1_n1_cnot2_n779 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n784_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n785_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1471_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1472_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1473_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n786_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n787_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n788_o <= n786_o & n787_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n789_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n790_o <= n788_o & n789_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n791 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n790_o,
    o => gen1_n2_ccnot1_o);
  n794_o <= gen1_n2_ccnot1_n791 (2);
  n795_o <= gen1_n2_ccnot1_n791 (1);
  n796_o <= gen1_n2_ccnot1_n791 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n797_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n798_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n799_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n800_o <= n798_o & n799_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n801 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n800_o,
    o => gen1_n2_cnot1_o);
  n804_o <= gen1_n2_cnot1_n801 (1);
  n805_o <= gen1_n2_cnot1_n801 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n806_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n807_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n808_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n809_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n810_o <= n808_o & n809_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n811_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n812_o <= n810_o & n811_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n813 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n812_o,
    o => gen1_n2_ccnot2_o);
  n816_o <= gen1_n2_ccnot2_n813 (2);
  n817_o <= gen1_n2_ccnot2_n813 (1);
  n818_o <= gen1_n2_ccnot2_n813 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n819_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n820_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n821_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n822_o <= n820_o & n821_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n823 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n822_o,
    o => gen1_n2_cnot2_o);
  n826_o <= gen1_n2_cnot2_n823 (1);
  n827_o <= gen1_n2_cnot2_n823 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n828_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n829_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1474_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1475_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1476_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n830_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n831_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n832_o <= n830_o & n831_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n833_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n834_o <= n832_o & n833_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n835 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n834_o,
    o => gen1_n3_ccnot1_o);
  n838_o <= gen1_n3_ccnot1_n835 (2);
  n839_o <= gen1_n3_ccnot1_n835 (1);
  n840_o <= gen1_n3_ccnot1_n835 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n841_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n842_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n843_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n844_o <= n842_o & n843_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n845 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n844_o,
    o => gen1_n3_cnot1_o);
  n848_o <= gen1_n3_cnot1_n845 (1);
  n849_o <= gen1_n3_cnot1_n845 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n850_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n851_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n852_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n853_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n854_o <= n852_o & n853_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n855_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n856_o <= n854_o & n855_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n857 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n856_o,
    o => gen1_n3_ccnot2_o);
  n860_o <= gen1_n3_ccnot2_n857 (2);
  n861_o <= gen1_n3_ccnot2_n857 (1);
  n862_o <= gen1_n3_ccnot2_n857 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n863_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n864_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n865_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n866_o <= n864_o & n865_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n867 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n866_o,
    o => gen1_n3_cnot2_o);
  n870_o <= gen1_n3_cnot2_n867 (1);
  n871_o <= gen1_n3_cnot2_n867 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n872_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n873_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1477_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1478_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1479_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n874_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n875_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n876_o <= n874_o & n875_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n877_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n878_o <= n876_o & n877_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n879 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n878_o,
    o => gen1_n4_ccnot1_o);
  n882_o <= gen1_n4_ccnot1_n879 (2);
  n883_o <= gen1_n4_ccnot1_n879 (1);
  n884_o <= gen1_n4_ccnot1_n879 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n885_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n886_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n887_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n888_o <= n886_o & n887_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n889 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n888_o,
    o => gen1_n4_cnot1_o);
  n892_o <= gen1_n4_cnot1_n889 (1);
  n893_o <= gen1_n4_cnot1_n889 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n894_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n895_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n896_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n897_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n898_o <= n896_o & n897_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n899_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n900_o <= n898_o & n899_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n901 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n900_o,
    o => gen1_n4_ccnot2_o);
  n904_o <= gen1_n4_ccnot2_n901 (2);
  n905_o <= gen1_n4_ccnot2_n901 (1);
  n906_o <= gen1_n4_ccnot2_n901 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n907_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n908_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n909_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n910_o <= n908_o & n909_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n911 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n910_o,
    o => gen1_n4_cnot2_o);
  n914_o <= gen1_n4_cnot2_n911 (1);
  n915_o <= gen1_n4_cnot2_n911 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n916_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n917_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1480_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1481_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1482_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n918_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n919_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n920_o <= n918_o & n919_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n921_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n922_o <= n920_o & n921_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n923 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n922_o,
    o => gen1_n5_ccnot1_o);
  n926_o <= gen1_n5_ccnot1_n923 (2);
  n927_o <= gen1_n5_ccnot1_n923 (1);
  n928_o <= gen1_n5_ccnot1_n923 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n929_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n930_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n931_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n932_o <= n930_o & n931_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n933 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n932_o,
    o => gen1_n5_cnot1_o);
  n936_o <= gen1_n5_cnot1_n933 (1);
  n937_o <= gen1_n5_cnot1_n933 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n938_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n939_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n940_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n941_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n942_o <= n940_o & n941_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n943_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n944_o <= n942_o & n943_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n945 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n944_o,
    o => gen1_n5_ccnot2_o);
  n948_o <= gen1_n5_ccnot2_n945 (2);
  n949_o <= gen1_n5_ccnot2_n945 (1);
  n950_o <= gen1_n5_ccnot2_n945 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n951_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n952_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n953_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n954_o <= n952_o & n953_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n955 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n954_o,
    o => gen1_n5_cnot2_o);
  n958_o <= gen1_n5_cnot2_n955 (1);
  n959_o <= gen1_n5_cnot2_n955 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n960_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n961_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1483_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1484_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1485_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n962_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n963_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n964_o <= n962_o & n963_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n965_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n966_o <= n964_o & n965_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n967 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n966_o,
    o => gen1_n6_ccnot1_o);
  n970_o <= gen1_n6_ccnot1_n967 (2);
  n971_o <= gen1_n6_ccnot1_n967 (1);
  n972_o <= gen1_n6_ccnot1_n967 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n973_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n974_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n975_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n976_o <= n974_o & n975_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n977 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n976_o,
    o => gen1_n6_cnot1_o);
  n980_o <= gen1_n6_cnot1_n977 (1);
  n981_o <= gen1_n6_cnot1_n977 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n982_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n983_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n984_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n985_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n986_o <= n984_o & n985_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n987_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n988_o <= n986_o & n987_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n989 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n988_o,
    o => gen1_n6_ccnot2_o);
  n992_o <= gen1_n6_ccnot2_n989 (2);
  n993_o <= gen1_n6_ccnot2_n989 (1);
  n994_o <= gen1_n6_ccnot2_n989 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n995_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n996_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n997_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n998_o <= n996_o & n997_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n999 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n998_o,
    o => gen1_n6_cnot2_o);
  n1002_o <= gen1_n6_cnot2_n999 (1);
  n1003_o <= gen1_n6_cnot2_n999 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1004_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1005_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1486_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1487_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1488_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1006_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1007_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1008_o <= n1006_o & n1007_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1009_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1010_o <= n1008_o & n1009_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1011 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1010_o,
    o => gen1_n7_ccnot1_o);
  n1014_o <= gen1_n7_ccnot1_n1011 (2);
  n1015_o <= gen1_n7_ccnot1_n1011 (1);
  n1016_o <= gen1_n7_ccnot1_n1011 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1017_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1018_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1019_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1020_o <= n1018_o & n1019_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1021 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1020_o,
    o => gen1_n7_cnot1_o);
  n1024_o <= gen1_n7_cnot1_n1021 (1);
  n1025_o <= gen1_n7_cnot1_n1021 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1026_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1027_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1028_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1029_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1030_o <= n1028_o & n1029_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1031_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1032_o <= n1030_o & n1031_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1033 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1032_o,
    o => gen1_n7_ccnot2_o);
  n1036_o <= gen1_n7_ccnot2_n1033 (2);
  n1037_o <= gen1_n7_ccnot2_n1033 (1);
  n1038_o <= gen1_n7_ccnot2_n1033 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1039_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1040_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1041_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1042_o <= n1040_o & n1041_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1043 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1042_o,
    o => gen1_n7_cnot2_o);
  n1046_o <= gen1_n7_cnot2_n1043 (1);
  n1047_o <= gen1_n7_cnot2_n1043 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1048_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1049_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1489_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1490_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1491_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1050_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1051_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1052_o <= n1050_o & n1051_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1053_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1054_o <= n1052_o & n1053_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n1055 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n1054_o,
    o => gen1_n8_ccnot1_o);
  n1058_o <= gen1_n8_ccnot1_n1055 (2);
  n1059_o <= gen1_n8_ccnot1_n1055 (1);
  n1060_o <= gen1_n8_ccnot1_n1055 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1061_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1062_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1063_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1064_o <= n1062_o & n1063_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n1065 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n1064_o,
    o => gen1_n8_cnot1_o);
  n1068_o <= gen1_n8_cnot1_n1065 (1);
  n1069_o <= gen1_n8_cnot1_n1065 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1070_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1071_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1072_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1073_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1074_o <= n1072_o & n1073_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1075_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1076_o <= n1074_o & n1075_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n1077 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n1076_o,
    o => gen1_n8_ccnot2_o);
  n1080_o <= gen1_n8_ccnot2_n1077 (2);
  n1081_o <= gen1_n8_ccnot2_n1077 (1);
  n1082_o <= gen1_n8_ccnot2_n1077 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1083_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1084_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1085_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1086_o <= n1084_o & n1085_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n1087 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n1086_o,
    o => gen1_n8_cnot2_o);
  n1090_o <= gen1_n8_cnot2_n1087 (1);
  n1091_o <= gen1_n8_cnot2_n1087 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1092_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1093_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1492_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1493_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1494_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1094_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1095_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1096_o <= n1094_o & n1095_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1097_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1098_o <= n1096_o & n1097_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n1099 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n1098_o,
    o => gen1_n9_ccnot1_o);
  n1102_o <= gen1_n9_ccnot1_n1099 (2);
  n1103_o <= gen1_n9_ccnot1_n1099 (1);
  n1104_o <= gen1_n9_ccnot1_n1099 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1105_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1106_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1107_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1108_o <= n1106_o & n1107_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n1109 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n1108_o,
    o => gen1_n9_cnot1_o);
  n1112_o <= gen1_n9_cnot1_n1109 (1);
  n1113_o <= gen1_n9_cnot1_n1109 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1114_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1115_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1116_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1117_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1118_o <= n1116_o & n1117_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1119_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1120_o <= n1118_o & n1119_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n1121 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n1120_o,
    o => gen1_n9_ccnot2_o);
  n1124_o <= gen1_n9_ccnot2_n1121 (2);
  n1125_o <= gen1_n9_ccnot2_n1121 (1);
  n1126_o <= gen1_n9_ccnot2_n1121 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1127_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1128_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1129_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1130_o <= n1128_o & n1129_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n1131 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n1130_o,
    o => gen1_n9_cnot2_o);
  n1134_o <= gen1_n9_cnot2_n1131 (1);
  n1135_o <= gen1_n9_cnot2_n1131 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1136_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1137_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1495_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1496_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1497_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1138_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1139_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1140_o <= n1138_o & n1139_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1141_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1142_o <= n1140_o & n1141_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1143 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1142_o,
    o => gen1_n10_ccnot1_o);
  n1146_o <= gen1_n10_ccnot1_n1143 (2);
  n1147_o <= gen1_n10_ccnot1_n1143 (1);
  n1148_o <= gen1_n10_ccnot1_n1143 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1149_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1150_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1151_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1152_o <= n1150_o & n1151_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1153 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1152_o,
    o => gen1_n10_cnot1_o);
  n1156_o <= gen1_n10_cnot1_n1153 (1);
  n1157_o <= gen1_n10_cnot1_n1153 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1158_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1159_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1160_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1161_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1162_o <= n1160_o & n1161_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1163_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1164_o <= n1162_o & n1163_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1165 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1164_o,
    o => gen1_n10_ccnot2_o);
  n1168_o <= gen1_n10_ccnot2_n1165 (2);
  n1169_o <= gen1_n10_ccnot2_n1165 (1);
  n1170_o <= gen1_n10_ccnot2_n1165 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1171_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1172_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1173_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1174_o <= n1172_o & n1173_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1175 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1174_o,
    o => gen1_n10_cnot2_o);
  n1178_o <= gen1_n10_cnot2_n1175 (1);
  n1179_o <= gen1_n10_cnot2_n1175 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1180_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1181_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1498_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1499_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1500_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1182_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1183_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1184_o <= n1182_o & n1183_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1185_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1186_o <= n1184_o & n1185_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1187 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1186_o,
    o => gen1_n11_ccnot1_o);
  n1190_o <= gen1_n11_ccnot1_n1187 (2);
  n1191_o <= gen1_n11_ccnot1_n1187 (1);
  n1192_o <= gen1_n11_ccnot1_n1187 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1193_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1194_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1195_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1196_o <= n1194_o & n1195_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1197 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1196_o,
    o => gen1_n11_cnot1_o);
  n1200_o <= gen1_n11_cnot1_n1197 (1);
  n1201_o <= gen1_n11_cnot1_n1197 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1202_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1203_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1204_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1205_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1206_o <= n1204_o & n1205_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1207_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1208_o <= n1206_o & n1207_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1209 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1208_o,
    o => gen1_n11_ccnot2_o);
  n1212_o <= gen1_n11_ccnot2_n1209 (2);
  n1213_o <= gen1_n11_ccnot2_n1209 (1);
  n1214_o <= gen1_n11_ccnot2_n1209 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1215_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1216_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1217_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1218_o <= n1216_o & n1217_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1219 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1218_o,
    o => gen1_n11_cnot2_o);
  n1222_o <= gen1_n11_cnot2_n1219 (1);
  n1223_o <= gen1_n11_cnot2_n1219 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1224_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1225_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1501_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1502_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1503_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1226_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1227_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1228_o <= n1226_o & n1227_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1229_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1230_o <= n1228_o & n1229_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1231 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1230_o,
    o => gen1_n12_ccnot1_o);
  n1234_o <= gen1_n12_ccnot1_n1231 (2);
  n1235_o <= gen1_n12_ccnot1_n1231 (1);
  n1236_o <= gen1_n12_ccnot1_n1231 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1237_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1238_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1239_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1240_o <= n1238_o & n1239_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1241 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1240_o,
    o => gen1_n12_cnot1_o);
  n1244_o <= gen1_n12_cnot1_n1241 (1);
  n1245_o <= gen1_n12_cnot1_n1241 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1246_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1247_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1248_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1249_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1250_o <= n1248_o & n1249_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1251_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1252_o <= n1250_o & n1251_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1253 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1252_o,
    o => gen1_n12_ccnot2_o);
  n1256_o <= gen1_n12_ccnot2_n1253 (2);
  n1257_o <= gen1_n12_ccnot2_n1253 (1);
  n1258_o <= gen1_n12_ccnot2_n1253 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1259_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1260_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1261_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1262_o <= n1260_o & n1261_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1263 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1262_o,
    o => gen1_n12_cnot2_o);
  n1266_o <= gen1_n12_cnot2_n1263 (1);
  n1267_o <= gen1_n12_cnot2_n1263 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1268_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1269_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1504_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1505_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1506_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1270_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1271_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1272_o <= n1270_o & n1271_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1273_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1274_o <= n1272_o & n1273_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1275 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1274_o,
    o => gen1_n13_ccnot1_o);
  n1278_o <= gen1_n13_ccnot1_n1275 (2);
  n1279_o <= gen1_n13_ccnot1_n1275 (1);
  n1280_o <= gen1_n13_ccnot1_n1275 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1281_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1282_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1283_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1284_o <= n1282_o & n1283_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1285 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1284_o,
    o => gen1_n13_cnot1_o);
  n1288_o <= gen1_n13_cnot1_n1285 (1);
  n1289_o <= gen1_n13_cnot1_n1285 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1290_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1291_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1292_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1293_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1294_o <= n1292_o & n1293_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1295_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1296_o <= n1294_o & n1295_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1297 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1296_o,
    o => gen1_n13_ccnot2_o);
  n1300_o <= gen1_n13_ccnot2_n1297 (2);
  n1301_o <= gen1_n13_ccnot2_n1297 (1);
  n1302_o <= gen1_n13_ccnot2_n1297 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1303_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1304_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1305_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1306_o <= n1304_o & n1305_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1307 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1306_o,
    o => gen1_n13_cnot2_o);
  n1310_o <= gen1_n13_cnot2_n1307 (1);
  n1311_o <= gen1_n13_cnot2_n1307 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1312_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1313_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1507_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1508_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1509_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1314_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1315_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1316_o <= n1314_o & n1315_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1317_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1318_o <= n1316_o & n1317_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1319 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1318_o,
    o => gen1_n14_ccnot1_o);
  n1322_o <= gen1_n14_ccnot1_n1319 (2);
  n1323_o <= gen1_n14_ccnot1_n1319 (1);
  n1324_o <= gen1_n14_ccnot1_n1319 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1325_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1326_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1327_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1328_o <= n1326_o & n1327_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1329 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1328_o,
    o => gen1_n14_cnot1_o);
  n1332_o <= gen1_n14_cnot1_n1329 (1);
  n1333_o <= gen1_n14_cnot1_n1329 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1334_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1335_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1336_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1337_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1338_o <= n1336_o & n1337_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1339_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1340_o <= n1338_o & n1339_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1341 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1340_o,
    o => gen1_n14_ccnot2_o);
  n1344_o <= gen1_n14_ccnot2_n1341 (2);
  n1345_o <= gen1_n14_ccnot2_n1341 (1);
  n1346_o <= gen1_n14_ccnot2_n1341 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1347_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1348_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1349_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1350_o <= n1348_o & n1349_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1351 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1350_o,
    o => gen1_n14_cnot2_o);
  n1354_o <= gen1_n14_cnot2_n1351 (1);
  n1355_o <= gen1_n14_cnot2_n1351 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1356_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1357_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1510_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1511_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1512_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1358_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1359_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1360_o <= n1358_o & n1359_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1361_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1362_o <= n1360_o & n1361_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1363 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1362_o,
    o => gen1_n15_ccnot1_o);
  n1366_o <= gen1_n15_ccnot1_n1363 (2);
  n1367_o <= gen1_n15_ccnot1_n1363 (1);
  n1368_o <= gen1_n15_ccnot1_n1363 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1369_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1370_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1371_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1372_o <= n1370_o & n1371_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1373 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1372_o,
    o => gen1_n15_cnot1_o);
  n1376_o <= gen1_n15_cnot1_n1373 (1);
  n1377_o <= gen1_n15_cnot1_n1373 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1378_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1379_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1380_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1381_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1382_o <= n1380_o & n1381_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1383_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1384_o <= n1382_o & n1383_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1385 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1384_o,
    o => gen1_n15_ccnot2_o);
  n1388_o <= gen1_n15_ccnot2_n1385 (2);
  n1389_o <= gen1_n15_ccnot2_n1385 (1);
  n1390_o <= gen1_n15_ccnot2_n1385 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1391_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1392_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1393_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1394_o <= n1392_o & n1393_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1395 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1394_o,
    o => gen1_n15_cnot2_o);
  n1398_o <= gen1_n15_cnot2_n1395 (1);
  n1399_o <= gen1_n15_cnot2_n1395 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1400_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1401_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n1513_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n1514_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n1515_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1402_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1403_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1404_o <= n1402_o & n1403_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1405_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1406_o <= n1404_o & n1405_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n1407 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n1406_o,
    o => gen1_n16_ccnot1_o);
  n1410_o <= gen1_n16_ccnot1_n1407 (2);
  n1411_o <= gen1_n16_ccnot1_n1407 (1);
  n1412_o <= gen1_n16_ccnot1_n1407 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1413_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1414_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1415_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1416_o <= n1414_o & n1415_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n1417 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n1416_o,
    o => gen1_n16_cnot1_o);
  n1420_o <= gen1_n16_cnot1_n1417 (1);
  n1421_o <= gen1_n16_cnot1_n1417 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1422_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1423_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1424_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1425_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1426_o <= n1424_o & n1425_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1427_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1428_o <= n1426_o & n1427_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n1429 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n1428_o,
    o => gen1_n16_ccnot2_o);
  n1432_o <= gen1_n16_ccnot2_n1429 (2);
  n1433_o <= gen1_n16_ccnot2_n1429 (1);
  n1434_o <= gen1_n16_ccnot2_n1429 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1435_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1436_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1437_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1438_o <= n1436_o & n1437_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n1439 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n1438_o,
    o => gen1_n16_cnot2_o);
  n1442_o <= gen1_n16_cnot2_n1439 (1);
  n1443_o <= gen1_n16_cnot2_n1439 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1444_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1445_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1446_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1447_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1448_o <= n1446_o & n1447_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1449 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1448_o,
    o => cnoteb_o);
  n1452_o <= cnoteb_n1449 (1);
  n1453_o <= cnoteb_n1449 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1454_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1455_o <= n1454_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1456 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1455_o,
    o => cnotea_o);
  n1459_o <= cnotea_n1456 (1);
  n1460_o <= cnotea_n1456 (0);
  n1461_o <= n1459_o & a_s;
  n1462_o <= n1452_o & b_s;
  n1463_o <= n1460_o & s_s;
  n1464_o <= n1442_o & n1398_o & n1354_o & n1310_o & n1266_o & n1222_o & n1178_o & n1134_o & n1090_o & n1046_o & n1002_o & n958_o & n914_o & n870_o & n826_o & n782_o & n739_o;
  n1465_o <= n1444_o & n1400_o & n1356_o & n1312_o & n1268_o & n1224_o & n1180_o & n1136_o & n1092_o & n1048_o & n1004_o & n960_o & n916_o & n872_o & n828_o & n784_o & n740_o;
  n1466_o <= n1443_o & n1399_o & n1355_o & n1311_o & n1267_o & n1223_o & n1179_o & n1135_o & n1091_o & n1047_o & n1003_o & n959_o & n915_o & n871_o & n827_o & n783_o & n732_o;
  n1467_o <= n1445_o & n1401_o & n1357_o & n1313_o & n1269_o & n1225_o & n1181_o & n1137_o & n1093_o & n1049_o & n1005_o & n961_o & n917_o & n873_o & n829_o & n785_o & n741_o;
  n1468_o <= n752_o & n751_o & n750_o & n753_o;
  n1469_o <= n763_o & n761_o & n760_o & n762_o;
  n1470_o <= n774_o & n773_o & n775_o & n772_o;
  n1471_o <= n796_o & n795_o & n794_o & n797_o;
  n1472_o <= n807_o & n805_o & n804_o & n806_o;
  n1473_o <= n818_o & n817_o & n819_o & n816_o;
  n1474_o <= n840_o & n839_o & n838_o & n841_o;
  n1475_o <= n851_o & n849_o & n848_o & n850_o;
  n1476_o <= n862_o & n861_o & n863_o & n860_o;
  n1477_o <= n884_o & n883_o & n882_o & n885_o;
  n1478_o <= n895_o & n893_o & n892_o & n894_o;
  n1479_o <= n906_o & n905_o & n907_o & n904_o;
  n1480_o <= n928_o & n927_o & n926_o & n929_o;
  n1481_o <= n939_o & n937_o & n936_o & n938_o;
  n1482_o <= n950_o & n949_o & n951_o & n948_o;
  n1483_o <= n972_o & n971_o & n970_o & n973_o;
  n1484_o <= n983_o & n981_o & n980_o & n982_o;
  n1485_o <= n994_o & n993_o & n995_o & n992_o;
  n1486_o <= n1016_o & n1015_o & n1014_o & n1017_o;
  n1487_o <= n1027_o & n1025_o & n1024_o & n1026_o;
  n1488_o <= n1038_o & n1037_o & n1039_o & n1036_o;
  n1489_o <= n1060_o & n1059_o & n1058_o & n1061_o;
  n1490_o <= n1071_o & n1069_o & n1068_o & n1070_o;
  n1491_o <= n1082_o & n1081_o & n1083_o & n1080_o;
  n1492_o <= n1104_o & n1103_o & n1102_o & n1105_o;
  n1493_o <= n1115_o & n1113_o & n1112_o & n1114_o;
  n1494_o <= n1126_o & n1125_o & n1127_o & n1124_o;
  n1495_o <= n1148_o & n1147_o & n1146_o & n1149_o;
  n1496_o <= n1159_o & n1157_o & n1156_o & n1158_o;
  n1497_o <= n1170_o & n1169_o & n1171_o & n1168_o;
  n1498_o <= n1192_o & n1191_o & n1190_o & n1193_o;
  n1499_o <= n1203_o & n1201_o & n1200_o & n1202_o;
  n1500_o <= n1214_o & n1213_o & n1215_o & n1212_o;
  n1501_o <= n1236_o & n1235_o & n1234_o & n1237_o;
  n1502_o <= n1247_o & n1245_o & n1244_o & n1246_o;
  n1503_o <= n1258_o & n1257_o & n1259_o & n1256_o;
  n1504_o <= n1280_o & n1279_o & n1278_o & n1281_o;
  n1505_o <= n1291_o & n1289_o & n1288_o & n1290_o;
  n1506_o <= n1302_o & n1301_o & n1303_o & n1300_o;
  n1507_o <= n1324_o & n1323_o & n1322_o & n1325_o;
  n1508_o <= n1335_o & n1333_o & n1332_o & n1334_o;
  n1509_o <= n1346_o & n1345_o & n1347_o & n1344_o;
  n1510_o <= n1368_o & n1367_o & n1366_o & n1369_o;
  n1511_o <= n1379_o & n1377_o & n1376_o & n1378_o;
  n1512_o <= n1390_o & n1389_o & n1391_o & n1388_o;
  n1513_o <= n1412_o & n1411_o & n1410_o & n1413_o;
  n1514_o <= n1423_o & n1421_o & n1420_o & n1422_o;
  n1515_o <= n1434_o & n1433_o & n1435_o & n1432_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n610_o : std_logic_vector (17 downto 0);
  signal add1_n611 : std_logic_vector (17 downto 0);
  signal add1_n612 : std_logic_vector (17 downto 0);
  signal add1_n613 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n620_o : std_logic;
  signal addsub_n621 : std_logic;
  signal addsub_n622 : std_logic_vector (17 downto 0);
  signal addsub_n623 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n630_o : std_logic;
  signal cnotr1_n631 : std_logic;
  signal cnotr1_n632 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n637_o : std_logic;
  signal cnotr2_n638 : std_logic;
  signal cnotr2_n639 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n644_o : std_logic;
  signal n645_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n646 : std_logic;
  signal gen0_cnotr3_n647 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n652_o : std_logic_vector (11 downto 0);
  signal n653_o : std_logic;
  signal n654_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n655 : std_logic;
  signal gen0_cnotr4_n656 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n661_o : std_logic_vector (11 downto 0);
  signal n662_o : std_logic_vector (4 downto 0);
  signal n663_o : std_logic_vector (16 downto 0);
  signal n664_o : std_logic;
  signal gen0_cnotr5_n665 : std_logic;
  signal gen0_cnotr5_n666 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n671_o : std_logic_vector (11 downto 0);
  signal n672_o : std_logic_vector (4 downto 0);
  signal n673_o : std_logic;
  signal n674_o : std_logic_vector (15 downto 0);
  signal n675_o : std_logic_vector (16 downto 0);
  signal add2_n676 : std_logic_vector (16 downto 0);
  signal add2_n677 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n682_o : std_logic;
  signal n683_o : std_logic;
  signal n684_o : std_logic;
  signal n685_o : std_logic;
  signal n686_o : std_logic;
  signal cnotr6_n687 : std_logic;
  signal cnotr6_n688 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n693_o : std_logic;
  signal n694_o : std_logic_vector (15 downto 0);
  signal cnotr7_n695 : std_logic;
  signal cnotr7_n696 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n701_o : std_logic;
  signal alut1_n702 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n705 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n708_o : std_logic_vector (23 downto 0);
  signal n709_o : std_logic_vector (16 downto 0);
  signal n710_o : std_logic_vector (17 downto 0);
  signal n711_o : std_logic_vector (17 downto 0);
  signal n712_o : std_logic_vector (17 downto 0);
  signal n713_o : std_logic_vector (5 downto 0);
begin
  g <= n708_o;
  a_out <= add2_n677;
  c_out <= n709_o;
  x_out <= add1_n613;
  y_out <= addsub_n623;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n611; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n710_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n711_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n632; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n612; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n639; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n712_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n713_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n702; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n688; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n676; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n705; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n656; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n675_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n610_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n611 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n612 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n613 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n610_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n620_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n621 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n622 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n623 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n620_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n630_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n631 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n632 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n630_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n637_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n638 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n639 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n637_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n644_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n645_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n646 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n647 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n644_o,
    i => n645_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n652_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n653_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n654_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n655 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n656 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n653_o,
    i => n654_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n661_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n662_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n663_o <= n661_o & n662_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n664_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n665 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n666 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n664_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n671_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n672_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n673_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n674_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n675_o <= n673_o & n674_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n676 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n677 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n682_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n683_o <= not n682_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n684_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n685_o <= not n684_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n686_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n687 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n688 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n686_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n693_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n694_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n695 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n696 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n693_o,
    i => n694_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n701_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n702 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n705 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n708_o <= n672_o & addsub_n622 & cnotr7_n695;
  n709_o <= cnotr7_n696 & n701_o;
  n710_o <= gen0_cnotr5_n666 & gen0_cnotr5_n665 & n671_o;
  n711_o <= gen0_cnotr3_n647 & gen0_cnotr3_n646 & n652_o;
  n712_o <= gen0_cnotr4_n655 & n663_o;
  n713_o <= n685_o & addsub_n621 & cnotr6_n687 & cnotr2_n638 & cnotr1_n631 & n683_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n500_o : std_logic_vector (17 downto 0);
  signal add1_n501 : std_logic_vector (17 downto 0);
  signal add1_n502 : std_logic_vector (17 downto 0);
  signal add1_n503 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n510_o : std_logic;
  signal addsub_n511 : std_logic;
  signal addsub_n512 : std_logic_vector (17 downto 0);
  signal addsub_n513 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n520_o : std_logic;
  signal cnotr1_n521 : std_logic;
  signal cnotr1_n522 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n527_o : std_logic;
  signal cnotr2_n528 : std_logic;
  signal cnotr2_n529 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n534_o : std_logic;
  signal n535_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n536 : std_logic;
  signal gen0_cnotr3_n537 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n542_o : std_logic_vector (12 downto 0);
  signal n543_o : std_logic;
  signal n544_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n545 : std_logic;
  signal gen0_cnotr4_n546 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n551_o : std_logic_vector (12 downto 0);
  signal n552_o : std_logic_vector (3 downto 0);
  signal n553_o : std_logic_vector (16 downto 0);
  signal n554_o : std_logic;
  signal gen0_cnotr5_n555 : std_logic;
  signal gen0_cnotr5_n556 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n561_o : std_logic_vector (12 downto 0);
  signal n562_o : std_logic_vector (3 downto 0);
  signal n563_o : std_logic;
  signal n564_o : std_logic_vector (15 downto 0);
  signal n565_o : std_logic_vector (16 downto 0);
  signal add2_n566 : std_logic_vector (16 downto 0);
  signal add2_n567 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n572_o : std_logic;
  signal n573_o : std_logic;
  signal n574_o : std_logic;
  signal n575_o : std_logic;
  signal n576_o : std_logic;
  signal cnotr6_n577 : std_logic;
  signal cnotr6_n578 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n583_o : std_logic;
  signal n584_o : std_logic_vector (15 downto 0);
  signal cnotr7_n585 : std_logic;
  signal cnotr7_n586 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n591_o : std_logic;
  signal alut1_n592 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n595 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n598_o : std_logic_vector (22 downto 0);
  signal n599_o : std_logic_vector (16 downto 0);
  signal n600_o : std_logic_vector (17 downto 0);
  signal n601_o : std_logic_vector (17 downto 0);
  signal n602_o : std_logic_vector (17 downto 0);
  signal n603_o : std_logic_vector (5 downto 0);
begin
  g <= n598_o;
  a_out <= add2_n567;
  c_out <= n599_o;
  x_out <= add1_n503;
  y_out <= addsub_n513;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n501; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n600_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n601_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n522; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n502; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n529; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n602_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n603_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n592; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n578; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n566; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n595; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n546; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n565_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n500_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n501 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n502 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n503 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n500_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n510_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n511 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n512 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n513 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n510_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n520_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n521 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n522 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n520_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n527_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n528 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n529 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n527_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n534_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n535_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n536 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n537 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n534_o,
    i => n535_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n542_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n543_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n544_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n545 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n546 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n543_o,
    i => n544_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n551_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n552_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n553_o <= n551_o & n552_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n554_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n555 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n556 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n554_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n561_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n562_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n563_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n564_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n565_o <= n563_o & n564_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n566 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n567 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n572_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n573_o <= not n572_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n574_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n575_o <= not n574_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n576_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n577 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n578 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n576_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n583_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n584_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n585 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n586 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n583_o,
    i => n584_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n591_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n592 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n595 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n598_o <= n562_o & addsub_n512 & cnotr7_n585;
  n599_o <= cnotr7_n586 & n591_o;
  n600_o <= gen0_cnotr5_n556 & gen0_cnotr5_n555 & n561_o;
  n601_o <= gen0_cnotr3_n537 & gen0_cnotr3_n536 & n542_o;
  n602_o <= gen0_cnotr4_n545 & n553_o;
  n603_o <= n575_o & addsub_n511 & cnotr6_n577 & cnotr2_n528 & cnotr1_n521 & n573_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n390_o : std_logic_vector (17 downto 0);
  signal add1_n391 : std_logic_vector (17 downto 0);
  signal add1_n392 : std_logic_vector (17 downto 0);
  signal add1_n393 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n400_o : std_logic;
  signal addsub_n401 : std_logic;
  signal addsub_n402 : std_logic_vector (17 downto 0);
  signal addsub_n403 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n410_o : std_logic;
  signal cnotr1_n411 : std_logic;
  signal cnotr1_n412 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n417_o : std_logic;
  signal cnotr2_n418 : std_logic;
  signal cnotr2_n419 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n424_o : std_logic;
  signal n425_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n426 : std_logic;
  signal gen0_cnotr3_n427 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n432_o : std_logic_vector (13 downto 0);
  signal n433_o : std_logic;
  signal n434_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n435 : std_logic;
  signal gen0_cnotr4_n436 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n441_o : std_logic_vector (13 downto 0);
  signal n442_o : std_logic_vector (2 downto 0);
  signal n443_o : std_logic_vector (16 downto 0);
  signal n444_o : std_logic;
  signal gen0_cnotr5_n445 : std_logic;
  signal gen0_cnotr5_n446 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n451_o : std_logic_vector (13 downto 0);
  signal n452_o : std_logic_vector (2 downto 0);
  signal n453_o : std_logic;
  signal n454_o : std_logic_vector (15 downto 0);
  signal n455_o : std_logic_vector (16 downto 0);
  signal add2_n456 : std_logic_vector (16 downto 0);
  signal add2_n457 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n462_o : std_logic;
  signal n463_o : std_logic;
  signal n464_o : std_logic;
  signal n465_o : std_logic;
  signal n466_o : std_logic;
  signal cnotr6_n467 : std_logic;
  signal cnotr6_n468 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n473_o : std_logic;
  signal n474_o : std_logic_vector (15 downto 0);
  signal cnotr7_n475 : std_logic;
  signal cnotr7_n476 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n481_o : std_logic;
  signal alut1_n482 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n485 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n488_o : std_logic_vector (21 downto 0);
  signal n489_o : std_logic_vector (16 downto 0);
  signal n490_o : std_logic_vector (17 downto 0);
  signal n491_o : std_logic_vector (17 downto 0);
  signal n492_o : std_logic_vector (17 downto 0);
  signal n493_o : std_logic_vector (5 downto 0);
begin
  g <= n488_o;
  a_out <= add2_n457;
  c_out <= n489_o;
  x_out <= add1_n393;
  y_out <= addsub_n403;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n391; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n490_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n491_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n412; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n392; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n419; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n492_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n493_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n482; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n468; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n456; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n485; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n436; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n455_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n390_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n391 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n392 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n393 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n390_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n400_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n401 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n402 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n403 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n400_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n410_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n411 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n412 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n410_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n417_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n418 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n419 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n417_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n424_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n425_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n426 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n427 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n424_o,
    i => n425_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n432_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n433_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n434_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n435 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n436 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n433_o,
    i => n434_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n441_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n442_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n443_o <= n441_o & n442_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n444_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n445 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n446 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n444_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n451_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n452_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n453_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n454_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n455_o <= n453_o & n454_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n456 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n457 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n462_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n463_o <= not n462_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n464_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n465_o <= not n464_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n466_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n467 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n468 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n466_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n473_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n474_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n475 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n476 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n473_o,
    i => n474_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n481_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n482 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n485 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n488_o <= n452_o & addsub_n402 & cnotr7_n475;
  n489_o <= cnotr7_n476 & n481_o;
  n490_o <= gen0_cnotr5_n446 & gen0_cnotr5_n445 & n451_o;
  n491_o <= gen0_cnotr3_n427 & gen0_cnotr3_n426 & n432_o;
  n492_o <= gen0_cnotr4_n435 & n443_o;
  n493_o <= n465_o & addsub_n401 & cnotr6_n467 & cnotr2_n418 & cnotr1_n411 & n463_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n280_o : std_logic_vector (17 downto 0);
  signal add1_n281 : std_logic_vector (17 downto 0);
  signal add1_n282 : std_logic_vector (17 downto 0);
  signal add1_n283 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n290_o : std_logic;
  signal addsub_n291 : std_logic;
  signal addsub_n292 : std_logic_vector (17 downto 0);
  signal addsub_n293 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n300_o : std_logic;
  signal cnotr1_n301 : std_logic;
  signal cnotr1_n302 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n307_o : std_logic;
  signal cnotr2_n308 : std_logic;
  signal cnotr2_n309 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n314_o : std_logic;
  signal n315_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n316 : std_logic;
  signal gen0_cnotr3_n317 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n322_o : std_logic_vector (14 downto 0);
  signal n323_o : std_logic;
  signal n324_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n325 : std_logic;
  signal gen0_cnotr4_n326 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n331_o : std_logic_vector (14 downto 0);
  signal n332_o : std_logic_vector (1 downto 0);
  signal n333_o : std_logic_vector (16 downto 0);
  signal n334_o : std_logic;
  signal gen0_cnotr5_n335 : std_logic;
  signal gen0_cnotr5_n336 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n341_o : std_logic_vector (14 downto 0);
  signal n342_o : std_logic_vector (1 downto 0);
  signal n343_o : std_logic;
  signal n344_o : std_logic_vector (15 downto 0);
  signal n345_o : std_logic_vector (16 downto 0);
  signal add2_n346 : std_logic_vector (16 downto 0);
  signal add2_n347 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n352_o : std_logic;
  signal n353_o : std_logic;
  signal n354_o : std_logic;
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal cnotr6_n357 : std_logic;
  signal cnotr6_n358 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n363_o : std_logic;
  signal n364_o : std_logic_vector (15 downto 0);
  signal cnotr7_n365 : std_logic;
  signal cnotr7_n366 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n371_o : std_logic;
  signal alut1_n372 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n375 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n378_o : std_logic_vector (20 downto 0);
  signal n379_o : std_logic_vector (16 downto 0);
  signal n380_o : std_logic_vector (17 downto 0);
  signal n381_o : std_logic_vector (17 downto 0);
  signal n382_o : std_logic_vector (17 downto 0);
  signal n383_o : std_logic_vector (5 downto 0);
begin
  g <= n378_o;
  a_out <= add2_n347;
  c_out <= n379_o;
  x_out <= add1_n283;
  y_out <= addsub_n293;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n281; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n380_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n381_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n302; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n282; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n309; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n382_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n383_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n372; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n358; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n346; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n375; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n326; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n345_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n280_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n281 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n282 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n283 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n280_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n290_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n291 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n292 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n293 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n290_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n300_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n301 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n302 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n300_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n307_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n308 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n309 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n307_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n314_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n315_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n316 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n317 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n314_o,
    i => n315_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n322_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n323_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n324_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n325 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n326 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n323_o,
    i => n324_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n331_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n332_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n333_o <= n331_o & n332_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n334_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n335 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n336 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n334_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n341_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n342_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n343_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n344_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n345_o <= n343_o & n344_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n346 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n347 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n352_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n353_o <= not n352_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n354_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n355_o <= not n354_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n356_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n357 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n358 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n356_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n363_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n364_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n365 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n366 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n363_o,
    i => n364_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n371_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n372 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n375 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n378_o <= n342_o & addsub_n292 & cnotr7_n365;
  n379_o <= cnotr7_n366 & n371_o;
  n380_o <= gen0_cnotr5_n336 & gen0_cnotr5_n335 & n341_o;
  n381_o <= gen0_cnotr3_n317 & gen0_cnotr3_n316 & n322_o;
  n382_o <= gen0_cnotr4_n325 & n333_o;
  n383_o <= n355_o & addsub_n291 & cnotr6_n357 & cnotr2_n308 & cnotr1_n301 & n353_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n170_o : std_logic_vector (17 downto 0);
  signal add1_n171 : std_logic_vector (17 downto 0);
  signal add1_n172 : std_logic_vector (17 downto 0);
  signal add1_n173 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n180_o : std_logic;
  signal addsub_n181 : std_logic;
  signal addsub_n182 : std_logic_vector (17 downto 0);
  signal addsub_n183 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n190_o : std_logic;
  signal cnotr1_n191 : std_logic;
  signal cnotr1_n192 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n197_o : std_logic;
  signal cnotr2_n198 : std_logic;
  signal cnotr2_n199 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal gen0_cnotr3_n206 : std_logic;
  signal gen0_cnotr3_n207 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n212_o : std_logic_vector (15 downto 0);
  signal n213_o : std_logic;
  signal n214_o : std_logic;
  signal gen0_cnotr4_n215 : std_logic;
  signal gen0_cnotr4_n216 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n221_o : std_logic_vector (15 downto 0);
  signal n222_o : std_logic;
  signal n223_o : std_logic_vector (16 downto 0);
  signal n224_o : std_logic;
  signal gen0_cnotr5_n225 : std_logic;
  signal gen0_cnotr5_n226 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n231_o : std_logic_vector (15 downto 0);
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic_vector (15 downto 0);
  signal n235_o : std_logic_vector (16 downto 0);
  signal add2_n236 : std_logic_vector (16 downto 0);
  signal add2_n237 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal n246_o : std_logic;
  signal cnotr6_n247 : std_logic;
  signal cnotr6_n248 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n253_o : std_logic;
  signal n254_o : std_logic_vector (15 downto 0);
  signal cnotr7_n255 : std_logic;
  signal cnotr7_n256 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n261_o : std_logic;
  signal alut1_n262 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n265 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n268_o : std_logic_vector (19 downto 0);
  signal n269_o : std_logic_vector (16 downto 0);
  signal n270_o : std_logic_vector (17 downto 0);
  signal n271_o : std_logic_vector (17 downto 0);
  signal n272_o : std_logic_vector (17 downto 0);
  signal n273_o : std_logic_vector (5 downto 0);
begin
  g <= n268_o;
  a_out <= add2_n237;
  c_out <= n269_o;
  x_out <= add1_n173;
  y_out <= addsub_n183;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n171; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n270_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n271_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n192; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n172; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n199; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n272_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n273_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n262; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n248; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n236; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n265; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n216; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n235_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n170_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n171 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n172 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n173 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n170_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n180_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n181 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n182 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n183 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n180_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:74
  n190_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n191 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n192 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n190_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n197_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n198 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n199 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n197_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:121:73
  n204_o <= y (17);
  -- vhdl_source/cordich_stage.vhdl:122:71
  n205_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:123:76
  gen0_cnotr3_n206 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:124:69
  gen0_cnotr3_n207 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:120:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n204_o,
    i => n205_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:125:46
  n212_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:129:75
  n213_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:130:73
  n214_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:131:76
  gen0_cnotr4_n215 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:131:91
  gen0_cnotr4_n216 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:128:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n213_o,
    i => n214_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:132:40
  n221_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:133:68
  n222_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:133:64
  n223_o <= n221_o & n222_o;
  -- vhdl_source/cordich_stage.vhdl:137:75
  n224_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:138:76
  gen0_cnotr5_n225 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:139:69
  gen0_cnotr5_n226 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:136:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n224_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:140:48
  n231_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:141:50
  n232_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:155:19
  n233_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:155:27
  n234_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:155:23
  n235_o <= n233_o & n234_o;
  -- vhdl_source/cordich_stage.vhdl:158:73
  add2_n236 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:158:83
  add2_n237 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:156:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:161:22
  n242_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:161:17
  n243_o <= not n242_o;
  -- vhdl_source/cordich_stage.vhdl:162:23
  n244_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:162:17
  n245_o <= not n244_o;
  -- vhdl_source/cordich_stage.vhdl:166:74
  n246_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:167:76
  cnotr6_n247 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:167:88
  cnotr6_n248 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n246_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:170:75
  n253_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:170:89
  n254_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:171:76
  cnotr7_n255 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:171:87
  cnotr7_n256 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:169:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n253_o,
    i => n254_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:172:21
  n261_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:176:77
  alut1_n262 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:175:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:178:79
  alut2_n265 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:177:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n268_o <= n232_o & addsub_n182 & cnotr7_n255;
  n269_o <= cnotr7_n256 & n261_o;
  n270_o <= gen0_cnotr5_n226 & gen0_cnotr5_n225 & n231_o;
  n271_o <= gen0_cnotr3_n207 & gen0_cnotr3_n206 & n212_o;
  n272_o <= gen0_cnotr4_n215 & n223_o;
  n273_o <= n245_o & addsub_n181 & cnotr6_n247 & cnotr2_n198 & cnotr1_n191 & n243_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_6;

architecture rtl of inith_lookup_17_6 is
  signal n142_o : std_logic;
  signal n143_o : std_logic;
  signal n144_o : std_logic;
  signal n145_o : std_logic;
  signal n146_o : std_logic;
  signal n147_o : std_logic;
  signal n148_o : std_logic;
  signal n149_o : std_logic;
  signal n150_o : std_logic;
  signal n151_o : std_logic;
  signal n152_o : std_logic;
  signal n153_o : std_logic;
  signal n154_o : std_logic;
  signal n155_o : std_logic;
  signal n156_o : std_logic;
  signal n157_o : std_logic;
  signal n158_o : std_logic;
  signal n159_o : std_logic;
  signal n160_o : std_logic;
  signal n161_o : std_logic;
  signal n162_o : std_logic;
  signal n163_o : std_logic;
  signal n164_o : std_logic_vector (16 downto 0);
begin
  o <= n164_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n142_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n143_o <= not n142_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n144_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n145_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n146_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n147_o <= not n146_o;
  -- vhdl_source/inith_lookup.vhdl:50:49
  n148_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n149_o <= not n148_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n150_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n151_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n152_o <= not n151_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n153_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n154_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:50:49
  n155_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:50:44
  n156_o <= not n155_o;
  -- vhdl_source/inith_lookup.vhdl:52:45
  n157_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n158_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n159_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n160_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n161_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n162_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:52:45
  n163_o <= i (0);
  n164_o <= n143_o & n144_o & n145_o & n147_o & n149_o & n150_o & n152_o & n153_o & n154_o & n156_o & n157_o & n158_o & n159_o & n160_o & n161_o & n162_o & n163_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (154 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (154 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (118 downto 0);
  signal as : std_logic_vector (118 downto 0);
  signal xs : std_logic_vector (125 downto 0);
  signal ys : std_logic_vector (125 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal n11_o : std_logic_vector (16 downto 0);
  signal n12_o : std_logic_vector (16 downto 0);
  signal n13_o : std_logic_vector (17 downto 0);
  signal n14_o : std_logic_vector (17 downto 0);
  signal n15_o : std_logic_vector (19 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n20 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n21 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n22 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n23 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n24 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n35_o : std_logic_vector (20 downto 0);
  signal n36_o : std_logic_vector (16 downto 0);
  signal n37_o : std_logic_vector (16 downto 0);
  signal n38_o : std_logic_vector (17 downto 0);
  signal n39_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n40 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n41 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n42 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n43 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n44 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n55_o : std_logic_vector (21 downto 0);
  signal n56_o : std_logic_vector (16 downto 0);
  signal n57_o : std_logic_vector (16 downto 0);
  signal n58_o : std_logic_vector (17 downto 0);
  signal n59_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n60 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n61 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n62 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n63 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n64 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n75_o : std_logic_vector (22 downto 0);
  signal n76_o : std_logic_vector (16 downto 0);
  signal n77_o : std_logic_vector (16 downto 0);
  signal n78_o : std_logic_vector (17 downto 0);
  signal n79_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n80 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n81 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n82 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n83 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n84 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n95_o : std_logic_vector (22 downto 0);
  signal n96_o : std_logic_vector (16 downto 0);
  signal n97_o : std_logic_vector (16 downto 0);
  signal n98_o : std_logic_vector (17 downto 0);
  signal n99_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n100 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n101 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n102 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n103 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n104 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n115_o : std_logic_vector (23 downto 0);
  signal n116_o : std_logic_vector (16 downto 0);
  signal n117_o : std_logic_vector (16 downto 0);
  signal n118_o : std_logic_vector (17 downto 0);
  signal n119_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n120 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n121 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n122 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n123 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n124 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n136_o : std_logic_vector (154 downto 0);
  signal n137_o : std_logic_vector (118 downto 0);
  signal n138_o : std_logic_vector (118 downto 0);
  signal n139_o : std_logic_vector (125 downto 0);
  signal n140_o : std_logic_vector (125 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n136_o;
  wrap_A_OUT <= n11_o;
  wrap_C_OUT <= n12_o;
  wrap_X_OUT <= n13_o;
  wrap_Y_OUT <= n14_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n137_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n138_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n139_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n140_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_6 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:108:17
  n10_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:109:19
  n11_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:110:19
  n12_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:111:19
  n13_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:112:19
  n14_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:117:71
  n15_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n16_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n17_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:119:71
  n18_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:83
  n19_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n0_stagex_n20 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n21 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n22 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n0_stagex_n23 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n0_stagex_n24 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n15_o,
    a => n16_o,
    c => n17_o,
    x => n18_o,
    y => n19_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n35_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:118:71
  n36_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:83
  n37_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:119:71
  n38_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:83
  n39_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n1_stagex_n40 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n41 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n42 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n1_stagex_n43 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n1_stagex_n44 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n35_o,
    a => n36_o,
    c => n37_o,
    x => n38_o,
    y => n39_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n55_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:118:71
  n56_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:83
  n57_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:119:71
  n58_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:83
  n59_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n2_stagex_n60 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n61 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n62 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n2_stagex_n63 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n2_stagex_n64 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n55_o,
    a => n56_o,
    c => n57_o,
    x => n58_o,
    y => n59_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n75_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:118:71
  n76_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:83
  n77_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:119:71
  n78_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:83
  n79_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n3_stagex_n80 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n81 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n82 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n3_stagex_n83 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n3_stagex_n84 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n75_o,
    a => n76_o,
    c => n77_o,
    x => n78_o,
    y => n79_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n95_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:118:71
  n96_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:83
  n97_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:119:71
  n98_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:83
  n99_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n4_stagex_n100 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n101 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n102 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n4_stagex_n103 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n4_stagex_n104 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n95_o,
    a => n96_o,
    c => n97_o,
    x => n98_o,
    y => n99_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:117:71
  n115_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:118:71
  n116_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:83
  n117_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:119:71
  n118_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:83
  n119_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:120:69
  gen1_n5_stagex_n120 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n121 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n122 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:73
  gen1_n5_stagex_n123 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:122:91
  gen1_n5_stagex_n124 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:116:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n115_o,
    a => n116_o,
    c => n117_o,
    x => n118_o,
    y => n119_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  n136_o <= (21 downto 0 => 'Z') & gen1_n5_stagex_n120 & gen1_n4_stagex_n100 & gen1_n3_stagex_n80 & gen1_n2_stagex_n60 & gen1_n1_stagex_n40 & gen1_n0_stagex_n20;
  n137_o <= gen1_n5_stagex_n122 & gen1_n4_stagex_n102 & gen1_n3_stagex_n82 & gen1_n2_stagex_n62 & gen1_n1_stagex_n42 & gen1_n0_stagex_n22 & wrap_C;
  n138_o <= gen1_n5_stagex_n121 & gen1_n4_stagex_n101 & gen1_n3_stagex_n81 & gen1_n2_stagex_n61 & gen1_n1_stagex_n41 & gen1_n0_stagex_n21 & n10_o;
  n139_o <= gen1_n5_stagex_n123 & gen1_n4_stagex_n103 & gen1_n3_stagex_n83 & gen1_n2_stagex_n63 & gen1_n1_stagex_n43 & gen1_n0_stagex_n23 & n9_o & initx_n6;
  n140_o <= gen1_n5_stagex_n124 & gen1_n4_stagex_n104 & gen1_n3_stagex_n84 & gen1_n2_stagex_n64 & gen1_n1_stagex_n44 & gen1_n0_stagex_n24 & wrap_Y;
end rtl;
