// Seed: 791300252
module module_0 (
    output tri1 id_0,
    output tri1 id_1
);
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd17,
    parameter id_3  = 32'd17
) (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wor _id_3,
    input tri id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri id_7,
    input wor id_8,
    output tri0 id_9,
    input tri0 id_10,
    output tri0 id_11
);
  assign id_11 = (id_5 / id_7);
  logic id_13;
  ;
  wire [id_3 : 1] _id_14;
  wire id_15;
  ;
  wire id_16;
  reg [id_14 : 1 'h0] id_17;
  always id_17 = -1;
  assign id_17 = id_10;
  module_0 modCall_1 (
      id_6,
      id_11
  );
  wire id_18 = 1;
  wire [-1 : 1] id_19;
  wire id_20;
endmodule
