module pipo(
	input clk,rst,
	parameter N = 4,
	input [N-1:0]din,
	output [N-1:0]dout);
	always@(posedge clk) begin
	if(rst) dout<=0;
	else dout<=din;
	end
endmodule
