# PC â€” Program Counter (í”„ë¡œê·¸ë¨ ì¹´ìš´í„°)

> Module: `PC`  
> Timescale: `1ns/1ps`  
> Nettype: ``default_nettype none``  
> Design Type: **Synchronous Up-Counter with Branch/Jump**

---

## ğŸ“˜ 1. Program Counter ê°œìš”

Program Counter(PC)ëŠ” CPUì—ì„œ **í˜„ì¬ ì‹¤í–‰ ì¤‘ì¸ ëª…ë ¹ì–´ì˜ ì£¼ì†Œë¥¼ ì €ì¥**í•˜ëŠ” ë ˆì§€ìŠ¤í„°ì…ë‹ˆë‹¤.  
ê° ëª…ë ¹ì–´ ì‹¤í–‰ì´ ëë‚  ë•Œë§ˆë‹¤ PCëŠ” ìë™ìœ¼ë¡œ ì¦ê°€í•˜ë©°, **ë¶„ê¸°(Branch)**ë‚˜ **ì í”„(Jump)** ëª…ë ¹ì´ ë°œìƒí•˜ë©´ ìƒˆë¡œìš´ ì£¼ì†Œë¡œ ë³€ê²½ë©ë‹ˆë‹¤.

```
[PC] â†’ [Instruction Memory] â†’ [Decoder] â†’ [ALU] â†’ [FSM]
```

> CPUì˜ ëª¨ë“  ì‹¤í–‰ íë¦„ì€ PC ê°’ìœ¼ë¡œ ê²°ì •ë©ë‹ˆë‹¤.  
> PCëŠ” â€œì–´ë–¤ ëª…ë ¹ì„ ë‹¤ìŒì— ì‹¤í–‰í• ì§€â€ë¥¼ ì•Œë ¤ì£¼ëŠ” **CPUì˜ ë‚˜ì¹¨ë°˜ ì—­í• **ì„ í•©ë‹ˆë‹¤.

---

## ğŸ§© 2. ì´ë¡  ë° ë™ì‘ ì›ë¦¬

### âš™ï¸ ê¸°ë³¸ ë™ì‘
1. **ìˆœì°¨ ì‹¤í–‰(Sequential Execution)**  
   - ê¸°ë³¸ì ìœ¼ë¡œ PCëŠ” ë§¤ í´ëŸ­ë§ˆë‹¤ +1ì”© ì¦ê°€í•©ë‹ˆë‹¤.  
   - ì˜ˆ: PC = 0x0000 â†’ 0x0001 â†’ 0x0002 â€¦

2. **ë¶„ê¸°(Branch)**  
   - ì¡°ê±´ì´ ì°¸ì¼ ê²½ìš° `PC = PC + offset` í˜•íƒœë¡œ ì´ë™.  
   - ì¡°ê±´ì´ ê±°ì§“ì¼ ê²½ìš° ê¸°ì¡´ ìˆœì°¨ ì¦ê°€ ìœ ì§€.

3. **ì í”„(Jump)**  
   - ì¦‰ì‹œê°’ ë˜ëŠ” ì ˆëŒ€ ì£¼ì†Œë¡œ ì´ë™ (`PC = target_addr`).

4. **ë¦¬ì…‹(Reset)**  
   - ì´ˆê¸° PCë¥¼ 0 ë˜ëŠ” ì§€ì •ëœ ì‹œì‘ ì£¼ì†Œ(`RESET_ADDR`)ë¡œ ë³µê·€.

---

## ğŸ§  3. êµ¬ì¡°ì  ì´í•´

```
                  +-----------------------+
        +-------->|    Program Counter    |--------+
        |         +----------+------------+        |
        |                    |                     |
        |                    v                     v
     [RESET]         +---------------+      +-------------+
                     | Branch Logic  | ---> | Instruction |
                     | (Adder/MUX)   |      |   Memory    |
                     +---------------+      +-------------+
```

### ë‚´ë¶€ ë™ì‘ ìš”ì•½
| ìš°ì„ ìˆœìœ„ | ì‹ í˜¸ | ë™ì‘ |
|-----------|-------|------|
| 1 | `!rst_n` | Reset: PC â† RESET_ADDR |
| 2 | `pc_load` | Jump: PC â† pc_next |
| 3 | `branch_taken` | Branch: PC â† PC + pc_offset |
| 4 | Default | Sequential: PC â† PC + STEP |

---

## ğŸ”§ 4. ì½”ë“œ êµ¬ì¡° ì˜ˆì‹œ

```verilog
// mode=1, program counter + rom
// í”„ë¡œê·¸ë¨ ì¹´ìš´í„° + ë¡¬ ( CPU ëª¨ë“œ 1 ì¸ ê²½ìš° )

`define default_netname none

(* keep_hierarchy *)
module PC (
    input wire clock,
    input wire reset,
    input wire ena,

    // ë””ë²„ê·¸ í¬íŠ¸ - JSilicon.v (TOP)ì—ì„œ ì‚¬ìš©í•˜ì§€ ì•Šë„ë¡ ì„¤ì •í•˜ì—¬ ì œê±°
    // output wire [3:0] pc_out,
    output wire [7:0] instr_out

    );

    reg [3:0] pc;
    // í•˜ë“œì½”ë”© ë¡¬ ì§€ì •
    // wire ì„ ì–¸ì‹œ ì˜¤ë¥˜ ë°œìƒ > regë¡œ ìˆ˜ì •
    reg [7:0] rom [0:15];

    // ë‚´ì¥ ë¡¬ ëª…ë ¹ì–´ ì§€ì‹œ (í”„ë¡œê·¸ë¨)
    // ëª…ë ¹êµ¬ì¡° : [7:5] = opcode, [4:0]=operand 
    // ex, ADD 3  = [000](opcode) + [00011](operand)
    // todo - FSM ëª…ë ¹ì–´ ì¶”ê°€í•˜ê¸° (25.10.06)  

    // ë£¨í”„ ë³€ìˆ˜ ì¶”ê°€
    integer i; 
    initial begin
        // ADD 3
        rom[0] = 8'b00000011;
        // SUB 2
        rom[1] = 8'b00100010;
        // MUL 5
        rom[2] = 8'b01000101;
        // NOP
        rom[3] = 8'b00000000;

        //  Sky130 í•©ì„±ì— ë§ì¶°ì„œ ì¡°ì •
        for (i = 4; i < 16; i = i + 1)
            // ë°ì´í„°ë¥¼ ì“°ê¸° ì „ì—ëŠ” 0ìœ¼ë¡œ ì±„ì›Œë‘ê¸°
            rom[i] = 8'b00000000;
    end

    always @(posedge clock or posedge reset) begin
        // ëª…ì‹œì  ë¹„íŠ¸í­(í•©ì„± ê²½ê³  í•´ê²°)ë¡œ ì§€ì •
        if (reset) pc <= 4'd0;
        else if (ena) begin
            // ë¡¬ ëª…ë ¹ì–´ ëê¹Œì§€ ë„ë‹¬í•˜ë©´ 0ìœ¼ë¡œ ë¡œë“œ
            if (pc == 4'd3)
                pc <= 4'd0;
            else
                pc <= pc + 1;
        end
    end

    // í¬íŠ¸ëª… ì˜¤ë¥˜ ìˆ˜ì •
    assign instr_out = rom[pc];

    // ë””ë²„ê·¸ í¬íŠ¸ - í•©ì„± ê³¼ì •ì—ì„œ pc_out í¬íŠ¸ ì œê±°ë¡œ ì¸í•œ ì œê±°
    // assign pc_out = pc;

endmodule
```

---

## â± 5. ë™ì‘ íƒ€ì´ë° ì˜ˆì‹œ

| Cycle | rst_n | pc_load | branch_taken | pc_next | pc_offset | pc_curr ê²°ê³¼ |
|--------|--------|----------|---------------|----------|------------|----------------|
| 1 | 0 | 0 | 0 | â€” | â€” | 0x0000 (Reset) |
| 2 | 1 | 0 | 0 | â€” | â€” | 0x0001 |
| 3 | 1 | 1 | 0 | 0x0100 | â€” | 0x0100 (Jump) |
| 4 | 1 | 0 | 1 | â€” | +2 | 0x0102 (Branch) |
| 5 | 1 | 0 | 1 | â€” | -1 | 0x0101 (Back Branch) |

> BranchëŠ” signed offsetì„ ì‚¬ìš©í•˜ë¯€ë¡œ ìŒìˆ˜ ì´ë™ë„ ê°€ëŠ¥í•©ë‹ˆë‹¤.

---

## ğŸ§ª 6. Testbench ì˜ˆì‹œ

```verilog
// PC (Program Counter + ROM) Testbench for Xcelsium (Verilog-1995)
// Tests program counter and ROM instruction fetch

`timescale 1ns/1ps

module tb_pc;

    // Inputs
    reg clock;
    reg reset;
    reg ena;

    // Outputs
    wire [7:0] instr_out;

    // Clock period (12 MHz = 83.33ns)
    parameter CLK_PERIOD = 83.33;

    // Instantiate the PC
    PC uut (
        .clock(clock),
        .reset(reset),
        .ena(ena),
        .instr_out(instr_out)
    );

    // Clock generation
    initial begin
        clock = 0;
        forever #(CLK_PERIOD/2) clock = ~clock;
    end

    // Test procedure
    initial begin
        // Initialize VCD dump
        $dumpfile("pc_wave.vcd");
        $dumpvars(0, tb_pc);

        // Display header
        $display("========================================");
        $display("PC (Program Counter + ROM) Testbench");
        $display("========================================");
        $display("Time\t PC\t Instruction\t Opcode\t Operand\t Description");
        $display("------------------------------------------------------------------------");

        // Initialize inputs
        reset = 1;
        ena = 0;
        #(CLK_PERIOD*5);

        // Release reset
        reset = 0;
        #(CLK_PERIOD*5);

        // Enable PC
        ena = 1;
        #(CLK_PERIOD*2);

        // Run through one complete cycle (4 instructions)
        repeat(4) begin
            #(CLK_PERIOD);
            $display("%0t\t %d\t 8'b%b\t %b\t %b\t\t %s", 
                     $time, 
                     uut.pc, 
                     instr_out, 
                     instr_out[7:5],
                     instr_out[3:0],
                     decode_instruction(instr_out));
        end

        // Run one more cycle to verify wrap-around
        $display("\n--- Testing PC wrap-around ---");
        repeat(4) begin
            #(CLK_PERIOD);
            $display("%0t\t %d\t 8'b%b\t %b\t %b\t\t %s", 
                     $time, 
                     uut.pc, 
                     instr_out, 
                     instr_out[7:5],
                     instr_out[3:0],
                     decode_instruction(instr_out));
        end

        // Test enable control
        $display("\n--- Testing Enable Control (ena=0) ---");
        ena = 0;
        #(CLK_PERIOD*5);
        $display("%0t\t %d\t 8'b%b\t %b\t %b\t\t ENA=0 (PC should not change)", 
                 $time, uut.pc, instr_out, instr_out[7:5], instr_out[3:0]);

        // Re-enable
        ena = 1;
        #(CLK_PERIOD);
        $display("%0t\t %d\t 8'b%b\t %b\t %b\t\t ENA=1 (PC resumed)", 
                 $time, uut.pc, instr_out, instr_out[7:5], instr_out[3:0]);

        // Test reset during operation
        $display("\n--- Testing Reset during operation ---");
        #(CLK_PERIOD*2);
        reset = 1;
        #(CLK_PERIOD*2);
        $display("%0t\t %d\t 8'b%b\t %b\t %b\t\t RESET (PC should go to 0)", 
                 $time, uut.pc, instr_out, instr_out[7:5], instr_out[3:0]);
        
        reset = 0;
        #(CLK_PERIOD*2);

        // End simulation
        $display("\n========================================");
        $display("PC Testbench Complete");
        $display("========================================");
        #(CLK_PERIOD*5);
        $finish;
    end

    // Function to decode instruction
    function [255:0] decode_instruction;
        input [7:0] instr;
        reg [2:0] opcode;
        reg [3:0] operand;
        begin
            opcode = instr[7:5];
            operand = instr[3:0];
            
            case(opcode)
                3'b000: decode_instruction = "ADD";
                3'b001: decode_instruction = "SUB";
                3'b010: decode_instruction = "MUL";
                3'b011: decode_instruction = "DIV";
                3'b100: decode_instruction = "MOD";
                3'b101: decode_instruction = "CMP";
                3'b110: decode_instruction = "GT";
                3'b111: decode_instruction = "LT";
                default: decode_instruction = "UNKNOWN";
            endcase
        end
    endfunction

endmodule

```

---

## ğŸ§° 7. ì„¤ê³„ì  ê³ ë ¤ì‚¬í•­

1. **ìš°ì„ ìˆœìœ„ ì¤‘ìš”ë„**: Reset > Jump > Branch > Increment ìˆœìœ¼ë¡œ ì •ì˜í•´ì•¼ í•¨.  
2. **Signed Offset ì²˜ë¦¬**: Branch ì´ë™ ì‹œ 2â€™s complementë¡œ ê³„ì‚°.  
3. **Pipeline êµ¬ì¡° í™•ì¥**: IF/ID ë‹¨ê³„ ë¶„ë¦¬ ì‹œ, PC ì—…ë°ì´íŠ¸ëŠ” Fetch Stageì—ì„œ ìˆ˜í–‰.  
4. **ë™ê¸°ì‹ ì„¤ê³„**: ëª¨ë“  ê°±ì‹ ì€ `posedge clk`ì—ì„œ ì¼ì–´ë‚˜ì•¼ í•¨.  
5. **Fetch Stall ì²˜ë¦¬**: Memory latencyê°€ ì¡´ì¬í•  ê²½ìš° PC Hold ë¡œì§ ì¶”ê°€ í•„ìš”.

---

## âš™ï¸ 8. í™•ì¥ êµ¬ì¡°

| ê¸°ëŠ¥ | ì„¤ëª… |
|------|------|
| **Interrupt/Exception ì§€ì›** | Interrupt ë°œìƒ ì‹œ PC â† ISR ì£¼ì†Œ |
| **PC+4 êµ¬ì¡°** | Word ë‹¨ìœ„ ëª…ë ¹ (32bit) CPUì—ì„œ +4 ì¦ê°€ |
| **Pipeline ì§€ì›** | Branch Prediction, Delay Slot í¬í•¨ ê°€ëŠ¥ |
| **Dual PC** | Shadow PC, Return Address Stack ë“± í™•ì¥ |

---

## ğŸ“‚ 9. í”„ë¡œì íŠ¸ êµ¬ì¡° ì˜ˆì‹œ

```
â”œâ”€ rtl/
â”‚  â””â”€ PC.v
â”œâ”€ sim/
â”‚  â””â”€ tb_pc.v
â””â”€ docs/
   â””â”€ README_PC_FULL.md
```

---

**ì‘ì„±ì:** MultiMix Tech (NAMWOO KIM)  
**ë²„ì „:** 1.0 (PC with Branch/Jump)  
**ì—…ë°ì´íŠ¸:** 2025-11-12 22:46
