Search.setIndex({"alltitles":{"370":[[20,null]],"478":[[21,null]],"754":[[0,null]],"939":[[1,null]],"940":[[2,null]],"A":[[3,null]],"AM1":[[4,null]],"AM2":[[5,null]],"AM2+":[[6,null]],"AM3":[[7,null]],"AM3+":[[8,null]],"AM4":[[9,null]],"AM5":[[10,null],[47,null]],"AMD APU:":[[50,null]],"AMD HEDT:":[[50,null]],"AMD Mainstream:":[[50,null]],"AMD Microarchitecures:":[[50,null]],"Arrow Lake":[[36,null]],"Bulldozer":[[14,null]],"Core":[[37,null]],"DDR":[[44,null]],"DDR2":[[45,null]],"DDR3":[[46,null]],"DDR5":[[48,null]],"FM1":[[11,null]],"FM2":[[12,null]],"FM2+":[[13,null]],"Haswell":[[38,null]],"Intel HEDT:":[[50,null]],"Intel Mainstream:":[[50,null]],"Intel Microarchitecures:":[[50,null]],"K10":[[15,null]],"K8":[[16,null]],"LGA1150":[[22,null]],"LGA1151v1":[[23,null]],"LGA1151v2":[[24,null]],"LGA1155":[[25,null]],"LGA1156":[[26,null]],"LGA1200":[[27,null]],"LGA1366":[[28,null]],"LGA1700":[[29,null]],"LGA2011":[[30,null]],"LGA2011v3":[[31,null]],"LGA2066":[[32,null]],"LGA4677":[[33,null]],"LGA775":[[34,null]],"Memory Standards:":[[50,null]],"Nehalem":[[39,null]],"NetBurst":[[40,null]],"Overclocking-Wiki documentation":[[50,null]],"Raptor Lake":[[41,null]],"Ryzen":[[17,null]],"SDR":[[49,null]],"Sandy Bridge":[[42,null]],"Skylake":[[43,null]],"TR4":[[18,null]],"sTR4":[[19,null]]},"docnames":["AMD/754","AMD/939","AMD/940","AMD/A","AMD/AM1","AMD/AM2","AMD/AM2+","AMD/AM3","AMD/AM3+","AMD/AM4","AMD/AM5","AMD/FM1","AMD/FM2","AMD/FM2+","AMD/Microarchs/Bulldozer","AMD/Microarchs/K10","AMD/Microarchs/K8","AMD/Microarchs/Ryzen","AMD/TR4","AMD/sTRX4","Intel/370","Intel/478","Intel/LGA1150","Intel/LGA1151v1","Intel/LGA1151v2","Intel/LGA1155","Intel/LGA1156","Intel/LGA1200","Intel/LGA1366","Intel/LGA1700","Intel/LGA2011","Intel/LGA2011v3","Intel/LGA2066","Intel/LGA4677","Intel/LGA775","Intel/Microarchs/Alder Lake","Intel/Microarchs/Arrow Lake","Intel/Microarchs/Core","Intel/Microarchs/Haswell","Intel/Microarchs/Nehalem","Intel/Microarchs/NetBurst","Intel/Microarchs/Raptor Lake","Intel/Microarchs/Sandy Bridge","Intel/Microarchs/Skylake","Memory/DDR","Memory/DDR2","Memory/DDR3","Memory/DDR4","Memory/DDR5","Memory/SDR","index"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2},"filenames":["AMD\\754.rst","AMD\\939.rst","AMD\\940.rst","AMD\\A.rst","AMD\\AM1.rst","AMD\\AM2.rst","AMD\\AM2+.rst","AMD\\AM3.rst","AMD\\AM3+.rst","AMD\\AM4.rst","AMD\\AM5.rst","AMD\\FM1.rst","AMD\\FM2.rst","AMD\\FM2+.rst","AMD\\Microarchs\\Bulldozer.rst","AMD\\Microarchs\\K10.rst","AMD\\Microarchs\\K8.rst","AMD\\Microarchs\\Ryzen.rst","AMD\\TR4.rst","AMD\\sTRX4.rst","Intel\\370.rst","Intel\\478.rst","Intel\\LGA1150.rst","Intel\\LGA1151v1.rst","Intel\\LGA1151v2.rst","Intel\\LGA1155.rst","Intel\\LGA1156.rst","Intel\\LGA1200.rst","Intel\\LGA1366.rst","Intel\\LGA1700.rst","Intel\\LGA2011.rst","Intel\\LGA2011v3.rst","Intel\\LGA2066.rst","Intel\\LGA4677.rst","Intel\\LGA775.rst","Intel\\Microarchs\\Alder Lake.rst","Intel\\Microarchs\\Arrow Lake.rst","Intel\\Microarchs\\Core.rst","Intel\\Microarchs\\Haswell.rst","Intel\\Microarchs\\Nehalem.rst","Intel\\Microarchs\\NetBurst.rst","Intel\\Microarchs\\Raptor Lake.rst","Intel\\Microarchs\\Sandy Bridge.rst","Intel\\Microarchs\\Skylake.rst","Memory\\DDR.rst","Memory\\DDR2.rst","Memory\\DDR3.rst","Memory\\DDR4.rst","Memory\\DDR5.rst","Memory\\SDR.rst","index.rst"],"indexentries":{},"objects":{},"objnames":{},"objtypes":{},"terms":{"370":[49,50],"478":[20,34,44,50],"754":[1,44,50],"939":[0,3,16,44,50],"940":50,"A":50,"It":[19,30,31,32],"The":[14,15,16,17,30,31,32,33],"add":[],"am1":[46,50],"am2":[16,45,50],"am3":[9,14,46,50],"am4":[17,18,19,47,50],"am5":[17,31,32,48,50],"amd":9,"apu":9,"ar":29,"arrow":50,"bridg":50,"built":29,"bulldoz":[15,50],"bullzod":17,"close":[0,1,6,8,12,18,19],"content":[],"core":[39,40,50],"ddr":[0,2,20,21,50],"ddr2":50,"ddr3":[22,23,24,25,26,28,30,50],"ddr4":[18,19,23,24,27,29],"ddr5":[29,33,50],"debut":9,"dedic":28,"detail":[],"doc":[14,15,16,17,18,19,33],"first":28,"fm1":[46,50],"fm2":[9,14,46,50],"haswel":[42,43,50],"hedt":28,"i":[3,18,19],"intel":28,"ipsum":41,"k10":[14,16,50],"k8":50,"lake":[29,50],"lanparti":[4,5,7,10,11,13],"lga1150":[23,46,50],"lga1151v1":[24,46,47,50],"lga1151v2":[27,46,47,50],"lga1155":[22,46,50],"lga1156":[25,46,50],"lga1200":[47,50],"lga1366":[30,50],"lga1700":[48,50],"lga2011":[28,31,50],"lga2011v3":[30,32,50],"lga2066":[31,33,50],"lga4677":50,"lga775":[26,45,46,50],"list":[44,45,46,47,48,49],"lore":41,"mainstream":9,"major":9,"memori":[0,2,3,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,44,45,46,47,48,49],"memoryddr":34,"memoryddr2":34,"memoryddr3":34,"microarchitectur":[9,14,15,16,17,29,36,37,38,39,40],"mileston":9,"nehalem":[37,42,50],"netburst":[37,50],"platform":9,"preced":[15,16,38],"preceed":[42,43],"predecessor":[3,20,21,37,40],"processor":29,"raptor":[29,36,50],"re":9,"relat":[0,1,6,8,12,18,19],"releas":9,"repres":9,"restructuredtext":[],"rule":[4,5,7,10,11,13],"ryzen":[14,50],"sandi":50,"sdr":[3,20,21,50],"see":[],"side":9,"skylak":[38,50],"socket":[0,1,2,3,6,8,9,12,14,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,44,45,46,47,48,49],"standard":[0,2,3,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,44,45,46,47,48,49],"str4":[17,50],"strx4":19,"succe":9,"succeed":[14,17,19,28,30,31,32,33,38,42,43],"successor":[20,22,23,24,25,26,27,29,34,36,37,39],"syntax":[],"thi":[2,9,14,16,17,29,44,45,46,47,48,49],"titl":[9,29,38,43],"tr4":[17,19,50],"unifi":9,"us":[0,2,3,14,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,44,45,46,47,48,49],"wa":[14,19,28,30,31,32],"your":[]},"titles":["754","939","940","A","AM1","AM2","AM2+","AM3","AM3+","AM4","AM5","FM1","FM2","FM2+","Bulldozer","K10","K8","Ryzen","TR4","sTR4","370","478","LGA1150","LGA1151v1","LGA1151v2","LGA1155","LGA1156","LGA1200","LGA1366","LGA1700","LGA2011","LGA2011v3","LGA2066","LGA4677","LGA775","&lt;no title&gt;","Arrow Lake","Core","Haswell","Nehalem","NetBurst","Raptor Lake","Sandy Bridge","Skylake","DDR","DDR2","DDR3","AM5","DDR5","SDR","Overclocking-Wiki documentation"],"titleterms":{"370":20,"478":21,"754":0,"939":1,"940":2,"A":3,"am1":4,"am2":[5,6],"am3":[7,8],"am4":9,"am5":[10,47],"amd":50,"apu":50,"arrow":36,"bridg":42,"bulldoz":14,"core":37,"ddr":44,"ddr2":45,"ddr3":46,"ddr5":48,"document":50,"fm1":11,"fm2":[12,13],"haswel":38,"hedt":50,"intel":50,"k10":15,"k8":16,"lake":[36,41],"lga1150":22,"lga1151v1":23,"lga1151v2":24,"lga1155":25,"lga1156":26,"lga1200":27,"lga1366":28,"lga1700":29,"lga2011":30,"lga2011v3":31,"lga2066":32,"lga4677":33,"lga775":34,"mainstream":50,"memori":50,"microarchitecur":50,"nehalem":39,"netburst":40,"overclock":50,"raptor":41,"ryzen":17,"sandi":42,"sdr":49,"skylak":43,"standard":50,"str4":19,"tr4":18,"wiki":50}})