* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001
python3 /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/vpr_arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm.xml /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/benchmarks/micro_benchmark/counters/counter_8bit_async_reset/counter.v --top_module counter --run_dir /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH --fpga_flow yosys_vpr --openfpga_shell_template /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_shell_scripts/full_testbench_bus_group_example_script.openfpga --openfpga_arch_file /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/k6_frac_N10_adder_chain_dpram8K_dsp36_fracff_40nm_openfpga.xml --openfpga_sim_setting_file /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml --openfpga_verilog_port_mapping  --yosys_tmpl /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/misc/ys_tmpl_yosys_vpr_dff_flow.ys --ys_rewrite_tmpl /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/misc/ys_tmpl_yosys_vpr_flow_with_rewrite.ys --vpr_fpga_verilog --vpr_fpga_verilog_dir /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --end_flow_with_test --debug --flow_config /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/task.conf --default_tool_path /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/scripts/../misc/fpgaflow_default_tool_path.conf --TOP counter --OPENFPGA_PIN_CONSTRAINTS_FILE /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/pin_constraints_reset.xml --OPENFPGA_BUS_GROUP_FILE /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/config/counter8_bus_group.xml --READ_VERILOG_OPTIONS -nolatches --YOSYS_BRAM_MAP_RULES /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_bram.txt --YOSYS_BRAM_MAP_VERILOG /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_bram_map.v --YOSYS_CELL_SIM_VERILOG /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm_cell_sim.v --YOSYS_DFF_MAP_VERILOG /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm_dff_map.v --YOSYS_DSP_MAP_PARAMETERS -D DSP_A_MAXWIDTH=36 -D DSP_B_MAXWIDTH=36 -D DSP_A_MINWIDTH=2 -D DSP_B_MINWIDTH=2 -D DSP_NAME=mult_36x36 --YOSYS_DSP_MAP_VERILOG /home/ubuntu/Desktop/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_dsp_map.v
* * * * * * * * * * * * * * * * * * * * 
INFO - Validating command line arguments
INFO - Setting loggger in debug mode
INFO - Run directory : /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH
INFO - Running "yosys_vpr" Flow
INFO - Extracted lut_size size from arch XML = 6
INFO - Running Yosys with lut_size = 6
INFO - Launching Run yosys 
INFO - Run yosys is written in file yosys_output.log
INFO - Extracted lut_size size from arch XML = 6
INFO - Running Yosys with lut_size = 6
INFO - Yosys rewrite iteration: 0
INFO - Launching Run yosys 
INFO - Run yosys is written in file yosys_rewrite_output_0.log
INFO - Running OpenFPGA Shell Engine 
INFO - Launching OpenFPGA Shell Run 
INFO - OpenFPGAShell Revision: v8.0.0-10893-g9eef18c4f Compiled: 2024-10-05T14:51:22
INFO - OpenFPGA Shell Run is written in file openfpgashell.log
INFO - vpr result extracted in file vpr_stat.result
INFO - Launching iverilog_verification 
INFO - iverilog_verification is written in file iverilog_output.txt
INFO - Launching vvp_verification 
INFO - vvp_verification is written in file vvp_sim_output.txt
ERROR - 
ERROR - Current working directory : /home/ubuntu/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/full_testbench_implicit_mapping/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm/counter/MIN_ROUTE_CHAN_WIDTH
ERROR - Failed to run VVP verification
ERROR - Exiting . . . . . .
