// Seed: 2474392400
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd0
) (
    input uwire _id_0,
    input tri0  id_1
);
  logic [7:0][id_0 : 1] id_3;
  assign id_3 = ~-1;
  wire id_4;
  assign id_3[-1] = -1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5
  );
  logic id_6;
  ;
endmodule
