#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 28 14:35:31 2024
# Process ID: 18200
# Current directory: C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.runs/synth_1
# Command line: vivado.exe -log top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrapper.tcl
# Log file: C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.runs/synth_1/top_wrapper.vds
# Journal file: C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
