{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644572648415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644572648418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 04:44:08 2022 " "Processing started: Fri Feb 11 04:44:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644572648418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644572648418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testBench_i2std -c testBench_i2std " "Command: quartus_map --read_settings_files=on --write_settings_files=off testBench_i2std -c testBench_i2std" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644572648418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644572648718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644572648718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "donotuse_testbench_i2std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file donotuse_testbench_i2std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountingLEDs-behave " "Found design unit 1: CountingLEDs-behave" {  } { { "donotuse_testBench_i2std.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/Question1/donotuse_testBench_i2std.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644572654394 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountingLEDs " "Found entity 1: CountingLEDs" {  } { { "donotuse_testBench_i2std.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/Question1/donotuse_testBench_i2std.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644572654394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644572654394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/musil/onedrive - ohio university/first year/winter/design of digital circuits/module 6/homework/testbench_i2std.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/musil/onedrive - ohio university/first year/winter/design of digital circuits/module 6/homework/testbench_i2std.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testBench_i2std-my_behavior " "Found design unit 1: testBench_i2std-my_behavior" {  } { { "../testBench_i2std.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/testBench_i2std.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644572654397 ""} { "Info" "ISGN_ENTITY_NAME" "1 testBench_i2std " "Found entity 1: testBench_i2std" {  } { { "../testBench_i2std.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/testBench_i2std.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644572654397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644572654397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testBench_i2std " "Elaborating entity \"testBench_i2std\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644572654418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "varStorage testBench_i2std.vhd(27) " "Verilog HDL or VHDL warning at testBench_i2std.vhd(27): object \"varStorage\" assigned a value but never read" {  } { { "../testBench_i2std.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/testBench_i2std.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644572654420 "|testBench_i2std"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "testBench_i2std.vhd(30) " "VHDL warning at testBench_i2std.vhd(30): synthesis ignores all but the first waveform" {  } { { "../testBench_i2std.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/testBench_i2std.vhd" 30 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Analysis & Synthesis" 0 -1 1644572654420 "|testBench_i2std"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "bits testBench_i2std.vhd(14) " "VHDL Variable Declaration warning at testBench_i2std.vhd(14): used initial value expression for variable \"bits\" because variable was never assigned a value" {  } { { "../testBench_i2std.vhd" "" { Text "C:/Users/musil/OneDrive - Ohio University/First Year/Winter/Design of Digital Circuits/Module 6/homework/testBench_i2std.vhd" 14 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1644572654420 "|testBench_i2std"}
{ "Warning" "WSGN_EMPTY_SHELL" "testBench_i2std " "Entity \"testBench_i2std\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1644572654421 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1644572654431 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644572654490 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 11 04:44:14 2022 " "Processing ended: Fri Feb 11 04:44:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644572654490 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644572654490 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644572654490 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644572654490 ""}
