GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\SPDIF_Transmitter_Top.v'
Analyzing included file 'spdif_tx_defines.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\SPDIF_Transmitter_Top.v":20)
Back to file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\SPDIF_Transmitter_Top.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\SPDIF_Transmitter_Top.v":20)
Analyzing included file 'spdif_tx_name.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\SPDIF_Transmitter_Top.v":21)
Back to file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\SPDIF_Transmitter_Top.v'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\SPDIF_Transmitter_Top.v":21)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\spdif_tx_top.vp'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\spdif_tx_top.vp":477)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\spdif_tx_top.vp":477)
Compiling module 'SPDIF_TX_Top'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\SPDIF_Transmitter_Top.v":23)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.03_x64\IDE\ipcore\SPDIF_TX\data\spdif_tx_top.vp":477)
NOTE  (EX0101) : Current top module is "SPDIF_TX_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\Tomo\Desktop\Development\00.MyProject\HALZ80PJ\HALMEM\TangNano9K\src\spdif_tx\temp\SPDIF_TX\spdif_tx.vg" completed
Generate template file "C:\Users\Tomo\Desktop\Development\00.MyProject\HALZ80PJ\HALMEM\TangNano9K\src\spdif_tx\temp\SPDIF_TX\spdif_tx_tmp.v" completed
[100%] Generate report file "C:\Users\Tomo\Desktop\Development\00.MyProject\HALZ80PJ\HALMEM\TangNano9K\src\spdif_tx\temp\SPDIF_TX\spdif_tx_syn.rpt.html" completed
GowinSynthesis finish
