\doxysection{DMA\+\_\+\+DESCRIPTOR\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def}{}\label{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def}\index{DMA\_DESCRIPTOR\_TypeDef@{DMA\_DESCRIPTOR\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM void \texorpdfstring{$\ast$}{*}\+\_\+\+\_\+\+IOM \mbox{\hyperlink{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_af9b9a56ee217269df715c20c69505495}{SRCEND}}
\item 
\+\_\+\+\_\+\+IOM void \texorpdfstring{$\ast$}{*}\+\_\+\+\_\+\+IOM \mbox{\hyperlink{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_a11b380df74d0c41e7e9dd82ee03b2c85}{DSTEND}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_afa34eed41d18b89292e46f58eb7e8244}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_ac59f4a979eb4f3eac7204af103cf8bea}{USER}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_afa34eed41d18b89292e46f58eb7e8244}\index{DMA\_DESCRIPTOR\_TypeDef@{DMA\_DESCRIPTOR\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!DMA\_DESCRIPTOR\_TypeDef@{DMA\_DESCRIPTOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_afa34eed41d18b89292e46f58eb7e8244} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+DESCRIPTOR\+\_\+\+Type\+Def\+::\+CTRL}

DMA control register \Hypertarget{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_a11b380df74d0c41e7e9dd82ee03b2c85}\index{DMA\_DESCRIPTOR\_TypeDef@{DMA\_DESCRIPTOR\_TypeDef}!DSTEND@{DSTEND}}
\index{DSTEND@{DSTEND}!DMA\_DESCRIPTOR\_TypeDef@{DMA\_DESCRIPTOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DSTEND}{DSTEND}}
{\footnotesize\ttfamily \label{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_a11b380df74d0c41e7e9dd82ee03b2c85} 
\+\_\+\+\_\+\+IOM void\texorpdfstring{$\ast$}{*} \+\_\+\+\_\+\+IOM DMA\+\_\+\+DESCRIPTOR\+\_\+\+Type\+Def\+::\+DSTEND}

DMA destination address end \Hypertarget{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_af9b9a56ee217269df715c20c69505495}\index{DMA\_DESCRIPTOR\_TypeDef@{DMA\_DESCRIPTOR\_TypeDef}!SRCEND@{SRCEND}}
\index{SRCEND@{SRCEND}!DMA\_DESCRIPTOR\_TypeDef@{DMA\_DESCRIPTOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SRCEND}{SRCEND}}
{\footnotesize\ttfamily \label{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_af9b9a56ee217269df715c20c69505495} 
\+\_\+\+\_\+\+IOM void\texorpdfstring{$\ast$}{*} \+\_\+\+\_\+\+IOM DMA\+\_\+\+DESCRIPTOR\+\_\+\+Type\+Def\+::\+SRCEND}

DMA source address end \Hypertarget{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_ac59f4a979eb4f3eac7204af103cf8bea}\index{DMA\_DESCRIPTOR\_TypeDef@{DMA\_DESCRIPTOR\_TypeDef}!USER@{USER}}
\index{USER@{USER}!DMA\_DESCRIPTOR\_TypeDef@{DMA\_DESCRIPTOR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{USER}{USER}}
{\footnotesize\ttfamily \label{struct_d_m_a___d_e_s_c_r_i_p_t_o_r___type_def_ac59f4a979eb4f3eac7204af103cf8bea} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+DESCRIPTOR\+\_\+\+Type\+Def\+::\+USER}

DMA padding register, available for user 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__dma__descriptor_8h}{efm32gg\+\_\+dma\+\_\+descriptor.\+h}}\end{DoxyCompactItemize}
