# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2023.12
# platform  : Linux 3.10.0-1160.88.1.el7.x86_64
# version   : 2023.12p001 64 bits
# build date: 2024.01.23 16:09:24 UTC
# ----------------------------------------
# started   : 2024-10-07 11:18:05 IDT
# hostname  : veri-xn123.qb.veriest.qb.veriest
# pid       : 8408
# arguments : '-label' 'session_1' '-console' '//127.0.0.1:34102' '-style' 'windows' '-data' 'AAAAxHicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpBkYFBhMGYwYLBgMGBwYyhhSGYoYMhl0GYqB7GSgmCmDCUQ/4wMIzWDDyIAKQHwmVJHABhSagYEVphlZkwzQrlKGPIZ4oE0FQFY8QxZDOoMeQwmQnwNWBQDUzxRl' '-proj' '/home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/scripts/jgproject/sessionLogs/session_1'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2023 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/scripts/jgproject/sessionLogs/session_1

% session -refresh
% include run_cpu_jg.tcl
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set proj_dir "/home/aleksadj/Desktop/RISC_V_PROJECT"
/home/aleksadj/Desktop/RISC_V_PROJECT
%% ## -------------- To Analyze VHDL Files ---------------- ##
%% # analyze -vhdl -lib neorv32 {/home/tivadarm/RISC_V_NEORV32/neorv32-main/rtl/core/neorv32_package.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_clockgate.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_intercon.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cache.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_dma.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_xbus.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_sdi.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_pwm.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_crc.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.legacy.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.legacy.vhd}
%% 
%% ## ----------------- ANALYZE COMMANDS ------------------ ##
%% ## -------------- To Analyze VHDL Files ---------------- ##
%% 
%% analyze -vhdl -lib neorv32 -f $proj_dir/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f
INFO (INL011): Processing "-f" file "/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f".
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd' into library 'neorv32'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(15): analyzing package 'neorv32_package'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(893): analyzing package body 'neorv32_package'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1227): analyzing package 'neorv32_bootloader_image'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1244): analyzing package 'neorv32_application_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(18): analyzing entity 'neorv32_fifo'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(43): analyzing architecture 'neorv32_fifo_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(18): analyzing entity 'neorv32_cpu_decompressor'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(25): analyzing architecture 'neorv32_cpu_decompressor_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(29): analyzing entity 'neorv32_cpu_control'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(102): analyzing architecture 'neorv32_cpu_control_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(26): analyzing entity 'neorv32_cpu_regfile'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(45): analyzing architecture 'neorv32_cpu_regfile_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(21): analyzing entity 'neorv32_cpu_cp_shifter'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(40): analyzing architecture 'neorv32_cpu_cp_shifter_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(23): analyzing entity 'neorv32_cpu_cp_muldiv'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(43): analyzing architecture 'neorv32_cpu_cp_muldiv_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(23): analyzing entity 'neorv32_cpu_cp_bitmanip'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(44): analyzing architecture 'neorv32_cpu_cp_bitmanip_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(33): analyzing entity 'neorv32_cpu_cp_fpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(60): analyzing architecture 'neorv32_cpu_cp_fpu_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1551): analyzing entity 'neorv32_cpu_cp_fpu_normalizer'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1578): analyzing architecture 'neorv32_cpu_cp_fpu_normalizer_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1995): analyzing entity 'neorv32_cpu_cp_fpu_f2i'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(2020): analyzing architecture 'neorv32_cpu_cp_fpu_f2i_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(19): analyzing entity 'neorv32_cpu_cp_cfu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(137): analyzing architecture 'neorv32_cpu_cp_cfu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(18): analyzing entity 'neorv32_cpu_cp_cond'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(34): analyzing architecture 'neorv32_cpu_cp_cond_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(18): analyzing entity 'neorv32_cpu_alu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(56): analyzing architecture 'neorv32_cpu_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(18): analyzing entity 'neorv32_cpu_lsu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(44): analyzing architecture 'neorv32_cpu_lsu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(21): analyzing entity 'neorv32_cpu_pmp'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(47): analyzing architecture 'neorv32_cpu_pmp_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(23): analyzing entity 'neorv32_cpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(82): analyzing architecture 'neorv32_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd' into library 'neorv32'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd(8): analyzing package body 'neorv32_bootloader_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd' into library 'neorv32'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd(8): analyzing package body 'neorv32_application_image'
%% analyze -vhdl -f $proj_dir/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f
INFO (INL011): Processing "-f" file "/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f".
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(15): analyzing package 'neorv32_package'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(893): analyzing package body 'neorv32_package'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1227): analyzing package 'neorv32_bootloader_image'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1244): analyzing package 'neorv32_application_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(18): analyzing entity 'neorv32_fifo'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(43): analyzing architecture 'neorv32_fifo_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(18): analyzing entity 'neorv32_cpu_decompressor'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(25): analyzing architecture 'neorv32_cpu_decompressor_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(29): analyzing entity 'neorv32_cpu_control'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(102): analyzing architecture 'neorv32_cpu_control_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(26): analyzing entity 'neorv32_cpu_regfile'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(45): analyzing architecture 'neorv32_cpu_regfile_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(21): analyzing entity 'neorv32_cpu_cp_shifter'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(40): analyzing architecture 'neorv32_cpu_cp_shifter_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(23): analyzing entity 'neorv32_cpu_cp_muldiv'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(43): analyzing architecture 'neorv32_cpu_cp_muldiv_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(23): analyzing entity 'neorv32_cpu_cp_bitmanip'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(44): analyzing architecture 'neorv32_cpu_cp_bitmanip_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(33): analyzing entity 'neorv32_cpu_cp_fpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(60): analyzing architecture 'neorv32_cpu_cp_fpu_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1551): analyzing entity 'neorv32_cpu_cp_fpu_normalizer'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1578): analyzing architecture 'neorv32_cpu_cp_fpu_normalizer_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1995): analyzing entity 'neorv32_cpu_cp_fpu_f2i'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(2020): analyzing architecture 'neorv32_cpu_cp_fpu_f2i_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(19): analyzing entity 'neorv32_cpu_cp_cfu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(137): analyzing architecture 'neorv32_cpu_cp_cfu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(18): analyzing entity 'neorv32_cpu_cp_cond'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(34): analyzing architecture 'neorv32_cpu_cp_cond_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(18): analyzing entity 'neorv32_cpu_alu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(56): analyzing architecture 'neorv32_cpu_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(18): analyzing entity 'neorv32_cpu_lsu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(44): analyzing architecture 'neorv32_cpu_lsu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(21): analyzing entity 'neorv32_cpu_pmp'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(47): analyzing architecture 'neorv32_cpu_pmp_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(23): analyzing entity 'neorv32_cpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(82): analyzing architecture 'neorv32_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd(8): analyzing package body 'neorv32_bootloader_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd(8): analyzing package body 'neorv32_application_image'
%% 
%% ## --------------- To Analyze SV Files ----------------- ##
%% 
%% analyze -sv $proj_dir/Jasper_RISC_V/env/checks/checker_cpu.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cdnc/jasper/23.12.001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv'
[WARN (VERI-2170)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(275): data object 'jalr_inst' is already declared
[INFO (VERI-1967)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(245): previous declaration of 'jalr_inst' is from here
[WARN (VERI-1329)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(275): second declaration of 'jalr_inst' is ignored
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(100): identifier 'tb_pc_next' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(100): identifier 'dut_pc_gbox' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(105): identifier 'XLEN' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(107): identifier 'tb_pc_next' is used before its declaration
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(134): parameter 'OPCODE_JAL' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(135): parameter 'OPCODE_JALR' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(136): parameter 'OPCODE_BRANCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(137): parameter 'OPCODE_ALU' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(139): parameter 'OPCODE_ALUI' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(140): parameter 'OPCODE_ALUR' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(146): parameter 'BEQ' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(147): parameter 'ADDI' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(149): parameter 'ADD_SUB' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(150): parameter 'OR_funct3' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(154): parameter 'SUB' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(155): parameter 'OR_funct7' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(160): parameter 'SUB_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(161): parameter 'OR_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(163): parameter 'ADDI_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(165): parameter 'BEQ_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(167): parameter 'JAL_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(168): parameter 'JALR_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(184): identifier 'opcode_gbox' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(184): identifier 'opcode_gbox' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(184): identifier 'opcode_gbox' is used before its declaration
%% analyze -sv $proj_dir/Jasper_RISC_V/env/cpu_bind.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/cpu_bind.sv'
%% 
%% check_cov -init
INFO (ICD011): Message "VERI-9104" has been changed from "error" to "warning" level.
true
%% set_prove_time_limit 0s
%% 
%% ## --------------- ELABORATION COMMANDS ---------------- ##
%% # Elaborate command with black-box modules and instances
%% # FAST_MUL_EN -> Disable FAST MULTI as it will be blackboxed anyway
%% # Pay attention to IMEM, DMEM, ICACHE and DCAHCE SIZE
%% 
%% # -param CPU_BOOT_ADDR 0
%% elaborate -vhdl -top {neorv32_cpu} \
-param HART_ID 0 \
-param VENDOR_ID 0 \
-param CPU_DEBUG_PARK_ADDR 0 \
-param CPU_DEBUG_EXC_ADDR 0 \
-param CPU_EXTENSION_RISCV_A 0 \
-param CPU_EXTENSION_RISCV_B 0 \
-param CPU_EXTENSION_RISCV_C 0 \
-param CPU_EXTENSION_RISCV_E 0 \
-param CPU_EXTENSION_RISCV_M 0 \
-param CPU_EXTENSION_RISCV_U 0 \
-param CPU_EXTENSION_RISCV_ZFINX 0 \
-param CPU_EXTENSION_RISCV_ZICNTR 0 \
-param CPU_EXTENSION_RISCV_ZICOND 0 \
-param CPU_EXTENSION_RISCV_ZIHPM 0 \
-param CPU_EXTENSION_RISCV_ZMMUL 0 \
-param CPU_EXTENSION_RISCV_ZXCFU 0 \
-param CPU_EXTENSION_RISCV_Sdext 0 \
-param CPU_EXTENSION_RISCV_Sdtrig 0 \
-param CPU_EXTENSION_RISCV_Smpmp 0 \
-param FAST_MUL_EN 0 \
-param FAST_SHIFT_EN 0 \
-param REGFILE_HW_RST 1 \
-param PMP_NUM_REGIONS 0 \
-param PMP_MIN_GRANULARITY 4 \
-param PMP_TOR_MODE_EN 1 \
-param PMP_NAP_MODE_EN 1 \
-param HPM_NUM_CNTS 0 \
-param HPM_CNT_WIDTH 40 
INFO (ISW003): Top module name is "neorv32_cpu".
[INFO (HIER-8002)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(80): Disabling old hierarchical reference handler
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(18): processing 'neorv32_fifo(fifo_depth=2,fifo_width=17,full_reset=true)(neorv32_fifo_rtl)' from library 'neorv32'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(29): processing 'neorv32_cpu_control(hart_id=0,vendor_id=0,cpu_boot_addr="00000000000000000000000000000000",cpu_debug_park_addr=0,cpu_debug_exc_addr=0,cpu_extension_riscv_a=false,cpu_extension_riscv_b=false,cpu_extension_riscv_c=false,cpu_extension_riscv_e=false,cpu_extension_riscv_m=false,cpu_extension_riscv_u=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zicntr=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zihpm=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zxcfu=false,cpu_extension_riscv_sdext=false,cpu_extension_riscv_sdtrig=false,cpu_extension_riscv_smpmp=false,fast_mul_en=false,fast_shift_en=false,regfile_hw_rst=true,hpm_num_cnts=0,hpm_cnt_width=40)(neorv32_cpu_control_rtl)' from library 'neorv32'
[INFO (VHDL-9046)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(119): creating type property for signal 'fetch_engine'
[INFO (VHDL-9046)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(173): creating type property for signal 'execute_engine'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(26): processing 'neorv32_cpu_regfile(rst_en=true,rve_en=false,rs3_en=false)(neorv32_cpu_regfile_rtl)' from library 'neorv32'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(21): processing 'neorv32_cpu_cp_shifter(fast_shift_en=false)(neorv32_cpu_cp_shifter_rtl)' from library 'neorv32'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(18): processing 'neorv32_cpu_alu(cpu_extension_riscv_b=false,cpu_extension_riscv_m=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zxcfu=false,fast_mul_en=false,fast_shift_en=false)(neorv32_cpu_cpu_rtl)' from library 'neorv32'
[INFO (VHDL-1172)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(135): 'others' clause is never selected
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(18): processing 'neorv32_cpu_lsu(amo_lrsc_enable=false)(neorv32_cpu_lsu_rtl)' from library 'neorv32'
[INFO (VERI-1018)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(2): compiling module 'checker_cpu:(HART_ID=32'b0,VENDOR_ID=32'b0,CPU_BOOT_ADDR=32'b0,CPU_DEBUG_PARK_ADDR=32'b0,CPU_DEBUG_EXC_ADDR=32'b0,CPU_EXTENSION_RISCV_A=1'b0,CPU_EXTENSION_RISCV_B=1'b0,CPU_EXTENSION_RISCV_C=1'b0,CPU_EXTENSION_RISCV_E=1'b0,CPU_EXTENSION_RISCV_M=1'b0,CPU_EXTENSION_RISCV_U=1'b0,CPU_EXTENSION_RISCV_ZFINX=1'b0,CPU_EXTENSION_RISCV_ZICNTR=1'b0,CPU_EXTENSION_RISCV_ZICOND=1'b0,CPU_EXTENSION_RISCV_ZIHPM=1'b0,CPU_EXTENSION_RISCV_ZMMUL=1'b0,CPU_EXTENSION_RISCV_ZXCFU=1'b0,CPU_EXTENSION_RISCV_Sdext=1'b0,CPU_EXTENSION_RISCV_Sdtrig=1'b0,CPU_EXTENSION_RISCV_Smpmp=1'b0,FAST_MUL_EN=1'b0,FAST_SHIFT_EN=1'b0,REGFILE_HW_RST=1'b1,PMP_NUM_REGIONS=5'b0,PMP_MIN_GRANULARITY=31'b0100,PMP_TOR_MODE_EN=1'b1,PMP_NAP_MODE_EN=1'b1,HPM_NUM_CNTS=4'b0,HPM_CNT_WIDTH=7'b0101000)'
[WARN (VDB-1002)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(211): net 'chosen_reg_ndc[4]' does not have a driver
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(23): processing 'neorv32_cpu(hart_id=0,vendor_id=0,cpu_debug_park_addr=0,cpu_debug_exc_addr=0,cpu_extension_riscv_a=false,cpu_extension_riscv_b=false,cpu_extension_riscv_c=false,cpu_extension_riscv_e=false,cpu_extension_riscv_m=false,cpu_extension_riscv_u=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zicntr=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zihpm=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zxcfu=false,cpu_extension_riscv_sdext=false,cpu_extension_riscv_sdtrig=false,cpu_extension_riscv_smpmp=false,fast_mul_en=false,fast_shift_en=false,regfile_hw_rst=true,pmp_num_regions=0,pmp_min_granularity=4,pmp_tor_mode_en=true,pmp_nap_mode_en=true,hpm_num_cnts=0,hpm_cnt_width=40)(neorv32_cpu_rtl)'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          12 (4 packages)
  Single run mode                         On
  Pipeline                                On (8 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        76 (10 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Statement
    include_x_cover_items = False
    exclude_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    
    statement_type_blocking = Falsestatement_type_non_blocking = False
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
neorv32_cpu(hart_id=0,vendor_id=0,cpu_debug_park_addr=0,cpu_debug_exc_addr=0,cpu_extension_riscv_a=false,cpu_extension_riscv_b=false,cpu_extension_riscv_c=false,cpu_extension_riscv_e=false,cpu_extension_riscv_m=false,cpu_extension_riscv_u=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zicntr=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zihpm=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zxcfu=false,cpu_extension_riscv_sdext=false,cpu_extension_riscv_sdtrig=false,cpu_extension_riscv_smpmp=false,fast_mul_en=false,fast_shift_en=false,regfile_hw_rst=true,pmp_num_regions=0,pmp_min_granularity=4,pmp_tor_mode_en=true,pmp_nap_mode_en=true,hpm_num_cnts=0,hpm_cnt_width=40)
%% 
%% # --------------- CLK + RST ---------------- ##
%% 
%% 
%% clock {clk_i}
%% clock {clk_aux_i} 
%% clock -list configuration
User-defined clocks:
------------
0:	clk_i clk_i 1 1
1:	clk_aux_i clk_aux_i 1 1
------------
Rated : 
------------

{clk_i clk_i 1 1} {clk_aux_i clk_aux_i 1 1}
%% reset {not rstn_i}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstn_i".
%% 
%% ## ------------------- Get design info ----------------- ##
%% 
%% # To list design summary
%% get_design_info
Statistics [for instance "neorv32_cpu"]
---------------------------
# Flops:         164 (2289) (13 property flop bits)
# Latches:       0 (0)
# Gates:         7982 (30188)
# Nets:          8381
# Ports:         34
# RTL Lines:     4273
# RTL Instances: 9
# Embedded Assumptions: 1
# Embedded Assertions:  3
# Embedded Covers:      4
2289
%% 
%% 
%% ## -------- Sanity check of Clock, Reset, Assumptions ------- ##
%% # To verify clock/reset setup
%% sanity_check
No errors found in clock analysis.
%% # To debug/analyze reset phase
%% # visualize -reset
%% # To check for assumption conflicts
%% check_assumptions
ERROR at line 78 in file run_cpu_jg.tcl, more info in Tcl-variable errorInfo
ERROR (ELC001): This feature cannot run without the "fpv" license.
    FlexNet error message: License feature excluded by previous fatal license checkout attempt
    Contact support@cadence.com for more information.


[<embedded>] % include run_cpu_jg.tcl
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set proj_dir "/home/aleksadj/Desktop/RISC_V_PROJECT"
/home/aleksadj/Desktop/RISC_V_PROJECT
%% ## -------------- To Analyze VHDL Files ---------------- ##
%% # analyze -vhdl -lib neorv32 {/home/tivadarm/RISC_V_NEORV32/neorv32-main/rtl/core/neorv32_package.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_clockgate.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_intercon.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cache.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_dma.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_xbus.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_sdi.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_pwm.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_crc.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.legacy.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.legacy.vhd}
%% 
%% ## ----------------- ANALYZE COMMANDS ------------------ ##
%% ## -------------- To Analyze VHDL Files ---------------- ##
%% 
%% analyze -vhdl -lib neorv32 -f $proj_dir/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f
INFO (INL011): Processing "-f" file "/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f".
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd' into library 'neorv32'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(15): analyzing package 'neorv32_package'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(893): analyzing package body 'neorv32_package'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1227): analyzing package 'neorv32_bootloader_image'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1244): analyzing package 'neorv32_application_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(18): analyzing entity 'neorv32_fifo'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(43): analyzing architecture 'neorv32_fifo_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(18): analyzing entity 'neorv32_cpu_decompressor'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(25): analyzing architecture 'neorv32_cpu_decompressor_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(29): analyzing entity 'neorv32_cpu_control'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(102): analyzing architecture 'neorv32_cpu_control_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(26): analyzing entity 'neorv32_cpu_regfile'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(45): analyzing architecture 'neorv32_cpu_regfile_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(21): analyzing entity 'neorv32_cpu_cp_shifter'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(40): analyzing architecture 'neorv32_cpu_cp_shifter_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(23): analyzing entity 'neorv32_cpu_cp_muldiv'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(43): analyzing architecture 'neorv32_cpu_cp_muldiv_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(23): analyzing entity 'neorv32_cpu_cp_bitmanip'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(44): analyzing architecture 'neorv32_cpu_cp_bitmanip_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(33): analyzing entity 'neorv32_cpu_cp_fpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(60): analyzing architecture 'neorv32_cpu_cp_fpu_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1551): analyzing entity 'neorv32_cpu_cp_fpu_normalizer'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1578): analyzing architecture 'neorv32_cpu_cp_fpu_normalizer_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1995): analyzing entity 'neorv32_cpu_cp_fpu_f2i'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(2020): analyzing architecture 'neorv32_cpu_cp_fpu_f2i_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(19): analyzing entity 'neorv32_cpu_cp_cfu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(137): analyzing architecture 'neorv32_cpu_cp_cfu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(18): analyzing entity 'neorv32_cpu_cp_cond'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(34): analyzing architecture 'neorv32_cpu_cp_cond_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(18): analyzing entity 'neorv32_cpu_alu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(56): analyzing architecture 'neorv32_cpu_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(18): analyzing entity 'neorv32_cpu_lsu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(44): analyzing architecture 'neorv32_cpu_lsu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(21): analyzing entity 'neorv32_cpu_pmp'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(47): analyzing architecture 'neorv32_cpu_pmp_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(23): analyzing entity 'neorv32_cpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(82): analyzing architecture 'neorv32_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd' into library 'neorv32'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd(8): analyzing package body 'neorv32_bootloader_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd' into library 'neorv32'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd(8): analyzing package body 'neorv32_application_image'
%% analyze -vhdl -f $proj_dir/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f
INFO (INL011): Processing "-f" file "/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f".
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(15): analyzing package 'neorv32_package'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(893): analyzing package body 'neorv32_package'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1227): analyzing package 'neorv32_bootloader_image'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1244): analyzing package 'neorv32_application_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(18): analyzing entity 'neorv32_fifo'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(43): analyzing architecture 'neorv32_fifo_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(18): analyzing entity 'neorv32_cpu_decompressor'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(25): analyzing architecture 'neorv32_cpu_decompressor_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(29): analyzing entity 'neorv32_cpu_control'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(102): analyzing architecture 'neorv32_cpu_control_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(26): analyzing entity 'neorv32_cpu_regfile'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(45): analyzing architecture 'neorv32_cpu_regfile_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(21): analyzing entity 'neorv32_cpu_cp_shifter'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(40): analyzing architecture 'neorv32_cpu_cp_shifter_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(23): analyzing entity 'neorv32_cpu_cp_muldiv'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(43): analyzing architecture 'neorv32_cpu_cp_muldiv_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(23): analyzing entity 'neorv32_cpu_cp_bitmanip'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(44): analyzing architecture 'neorv32_cpu_cp_bitmanip_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(33): analyzing entity 'neorv32_cpu_cp_fpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(60): analyzing architecture 'neorv32_cpu_cp_fpu_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1551): analyzing entity 'neorv32_cpu_cp_fpu_normalizer'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1578): analyzing architecture 'neorv32_cpu_cp_fpu_normalizer_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1995): analyzing entity 'neorv32_cpu_cp_fpu_f2i'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(2020): analyzing architecture 'neorv32_cpu_cp_fpu_f2i_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(19): analyzing entity 'neorv32_cpu_cp_cfu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(137): analyzing architecture 'neorv32_cpu_cp_cfu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(18): analyzing entity 'neorv32_cpu_cp_cond'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(34): analyzing architecture 'neorv32_cpu_cp_cond_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(18): analyzing entity 'neorv32_cpu_alu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(56): analyzing architecture 'neorv32_cpu_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(18): analyzing entity 'neorv32_cpu_lsu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(44): analyzing architecture 'neorv32_cpu_lsu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(21): analyzing entity 'neorv32_cpu_pmp'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(47): analyzing architecture 'neorv32_cpu_pmp_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(23): analyzing entity 'neorv32_cpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(82): analyzing architecture 'neorv32_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd(8): analyzing package body 'neorv32_bootloader_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd(8): analyzing package body 'neorv32_application_image'
%% 
%% ## --------------- To Analyze SV Files ----------------- ##
%% 
%% analyze -sv $proj_dir/Jasper_RISC_V/env/checks/checker_cpu.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cdnc/jasper/23.12.001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv'
[WARN (VERI-2170)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(275): data object 'jalr_inst' is already declared
[INFO (VERI-1967)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(245): previous declaration of 'jalr_inst' is from here
[WARN (VERI-1329)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(275): second declaration of 'jalr_inst' is ignored
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(100): identifier 'tb_pc_next' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(100): identifier 'dut_pc_gbox' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(105): identifier 'XLEN' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(107): identifier 'tb_pc_next' is used before its declaration
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(134): parameter 'OPCODE_JAL' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(135): parameter 'OPCODE_JALR' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(136): parameter 'OPCODE_BRANCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(137): parameter 'OPCODE_ALU' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(139): parameter 'OPCODE_ALUI' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(140): parameter 'OPCODE_ALUR' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(146): parameter 'BEQ' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(147): parameter 'ADDI' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(149): parameter 'ADD_SUB' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(150): parameter 'OR_funct3' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(154): parameter 'SUB' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(155): parameter 'OR_funct7' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(160): parameter 'SUB_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(161): parameter 'OR_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(163): parameter 'ADDI_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(165): parameter 'BEQ_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(167): parameter 'JAL_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(168): parameter 'JALR_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(184): identifier 'opcode_gbox' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(184): identifier 'opcode_gbox' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(184): identifier 'opcode_gbox' is used before its declaration
%% analyze -sv $proj_dir/Jasper_RISC_V/env/cpu_bind.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/cpu_bind.sv'
%% 
%% check_cov -init
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
true
%% set_prove_time_limit 0s
%% 
%% ## --------------- ELABORATION COMMANDS ---------------- ##
%% # Elaborate command with black-box modules and instances
%% # FAST_MUL_EN -> Disable FAST MULTI as it will be blackboxed anyway
%% # Pay attention to IMEM, DMEM, ICACHE and DCAHCE SIZE
%% 
%% # -param CPU_BOOT_ADDR 0
%% elaborate -vhdl -top {neorv32_cpu} \
-param HART_ID 0 \
-param VENDOR_ID 0 \
-param CPU_DEBUG_PARK_ADDR 0 \
-param CPU_DEBUG_EXC_ADDR 0 \
-param CPU_EXTENSION_RISCV_A 0 \
-param CPU_EXTENSION_RISCV_B 0 \
-param CPU_EXTENSION_RISCV_C 0 \
-param CPU_EXTENSION_RISCV_E 0 \
-param CPU_EXTENSION_RISCV_M 0 \
-param CPU_EXTENSION_RISCV_U 0 \
-param CPU_EXTENSION_RISCV_ZFINX 0 \
-param CPU_EXTENSION_RISCV_ZICNTR 0 \
-param CPU_EXTENSION_RISCV_ZICOND 0 \
-param CPU_EXTENSION_RISCV_ZIHPM 0 \
-param CPU_EXTENSION_RISCV_ZMMUL 0 \
-param CPU_EXTENSION_RISCV_ZXCFU 0 \
-param CPU_EXTENSION_RISCV_Sdext 0 \
-param CPU_EXTENSION_RISCV_Sdtrig 0 \
-param CPU_EXTENSION_RISCV_Smpmp 0 \
-param FAST_MUL_EN 0 \
-param FAST_SHIFT_EN 0 \
-param REGFILE_HW_RST 1 \
-param PMP_NUM_REGIONS 0 \
-param PMP_MIN_GRANULARITY 4 \
-param PMP_TOR_MODE_EN 1 \
-param PMP_NAP_MODE_EN 1 \
-param HPM_NUM_CNTS 0 \
-param HPM_CNT_WIDTH 40 
INFO (ISW003): Top module name is "neorv32_cpu".
[INFO (HIER-8002)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(80): Disabling old hierarchical reference handler
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(18): processing 'neorv32_fifo(fifo_depth=2,fifo_width=17,full_reset=true)(neorv32_fifo_rtl)' from library 'neorv32'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(29): processing 'neorv32_cpu_control(hart_id=0,vendor_id=0,cpu_boot_addr="00000000000000000000000000000000",cpu_debug_park_addr=0,cpu_debug_exc_addr=0,cpu_extension_riscv_a=false,cpu_extension_riscv_b=false,cpu_extension_riscv_c=false,cpu_extension_riscv_e=false,cpu_extension_riscv_m=false,cpu_extension_riscv_u=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zicntr=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zihpm=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zxcfu=false,cpu_extension_riscv_sdext=false,cpu_extension_riscv_sdtrig=false,cpu_extension_riscv_smpmp=false,fast_mul_en=false,fast_shift_en=false,regfile_hw_rst=true,hpm_num_cnts=0,hpm_cnt_width=40)(neorv32_cpu_control_rtl)' from library 'neorv32'
[INFO (VHDL-9046)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(119): creating type property for signal 'fetch_engine'
[INFO (VHDL-9046)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(173): creating type property for signal 'execute_engine'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(26): processing 'neorv32_cpu_regfile(rst_en=true,rve_en=false,rs3_en=false)(neorv32_cpu_regfile_rtl)' from library 'neorv32'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(21): processing 'neorv32_cpu_cp_shifter(fast_shift_en=false)(neorv32_cpu_cp_shifter_rtl)' from library 'neorv32'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(18): processing 'neorv32_cpu_alu(cpu_extension_riscv_b=false,cpu_extension_riscv_m=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zxcfu=false,fast_mul_en=false,fast_shift_en=false)(neorv32_cpu_cpu_rtl)' from library 'neorv32'
[INFO (VHDL-1172)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(135): 'others' clause is never selected
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(18): processing 'neorv32_cpu_lsu(amo_lrsc_enable=false)(neorv32_cpu_lsu_rtl)' from library 'neorv32'
[INFO (VERI-1018)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(2): compiling module 'checker_cpu:(HART_ID=32'b0,VENDOR_ID=32'b0,CPU_BOOT_ADDR=32'b0,CPU_DEBUG_PARK_ADDR=32'b0,CPU_DEBUG_EXC_ADDR=32'b0,CPU_EXTENSION_RISCV_A=1'b0,CPU_EXTENSION_RISCV_B=1'b0,CPU_EXTENSION_RISCV_C=1'b0,CPU_EXTENSION_RISCV_E=1'b0,CPU_EXTENSION_RISCV_M=1'b0,CPU_EXTENSION_RISCV_U=1'b0,CPU_EXTENSION_RISCV_ZFINX=1'b0,CPU_EXTENSION_RISCV_ZICNTR=1'b0,CPU_EXTENSION_RISCV_ZICOND=1'b0,CPU_EXTENSION_RISCV_ZIHPM=1'b0,CPU_EXTENSION_RISCV_ZMMUL=1'b0,CPU_EXTENSION_RISCV_ZXCFU=1'b0,CPU_EXTENSION_RISCV_Sdext=1'b0,CPU_EXTENSION_RISCV_Sdtrig=1'b0,CPU_EXTENSION_RISCV_Smpmp=1'b0,FAST_MUL_EN=1'b0,FAST_SHIFT_EN=1'b0,REGFILE_HW_RST=1'b1,PMP_NUM_REGIONS=5'b0,PMP_MIN_GRANULARITY=31'b0100,PMP_TOR_MODE_EN=1'b1,PMP_NAP_MODE_EN=1'b1,HPM_NUM_CNTS=4'b0,HPM_CNT_WIDTH=7'b0101000)'
[WARN (VDB-1002)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(211): net 'chosen_reg_ndc[4]' does not have a driver
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(23): processing 'neorv32_cpu(hart_id=0,vendor_id=0,cpu_debug_park_addr=0,cpu_debug_exc_addr=0,cpu_extension_riscv_a=false,cpu_extension_riscv_b=false,cpu_extension_riscv_c=false,cpu_extension_riscv_e=false,cpu_extension_riscv_m=false,cpu_extension_riscv_u=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zicntr=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zihpm=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zxcfu=false,cpu_extension_riscv_sdext=false,cpu_extension_riscv_sdtrig=false,cpu_extension_riscv_smpmp=false,fast_mul_en=false,fast_shift_en=false,regfile_hw_rst=true,pmp_num_regions=0,pmp_min_granularity=4,pmp_tor_mode_en=true,pmp_nap_mode_en=true,hpm_num_cnts=0,hpm_cnt_width=40)(neorv32_cpu_rtl)'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          12 (4 packages)
  Single run mode                         On
  Pipeline                                On (8 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        76 (10 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Statement
    include_x_cover_items = False
    exclude_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    
    statement_type_blocking = Falsestatement_type_non_blocking = False
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
neorv32_cpu(hart_id=0,vendor_id=0,cpu_debug_park_addr=0,cpu_debug_exc_addr=0,cpu_extension_riscv_a=false,cpu_extension_riscv_b=false,cpu_extension_riscv_c=false,cpu_extension_riscv_e=false,cpu_extension_riscv_m=false,cpu_extension_riscv_u=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zicntr=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zihpm=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zxcfu=false,cpu_extension_riscv_sdext=false,cpu_extension_riscv_sdtrig=false,cpu_extension_riscv_smpmp=false,fast_mul_en=false,fast_shift_en=false,regfile_hw_rst=true,pmp_num_regions=0,pmp_min_granularity=4,pmp_tor_mode_en=true,pmp_nap_mode_en=true,hpm_num_cnts=0,hpm_cnt_width=40)
%% 
%% # --------------- CLK + RST ---------------- ##
%% 
%% 
%% clock {clk_i}
%% clock {clk_aux_i} 
%% clock -list configuration
User-defined clocks:
------------
0:	clk_i clk_i 1 1
1:	clk_aux_i clk_aux_i 1 1
------------
Rated : 
------------

{clk_i clk_i 1 1} {clk_aux_i clk_aux_i 1 1}
%% reset {not rstn_i}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstn_i".
%% 
%% ## ------------------- Get design info ----------------- ##
%% 
%% # To list design summary
%% get_design_info
Statistics [for instance "neorv32_cpu"]
---------------------------
# Flops:         164 (2289) (13 property flop bits)
# Latches:       0 (0)
# Gates:         7982 (30188)
# Nets:          8381
# Ports:         34
# RTL Lines:     4273
# RTL Instances: 9
# Embedded Assumptions: 1
# Embedded Assertions:  3
# Embedded Covers:      4
2289
%% 
%% 
%% ## -------- Sanity check of Clock, Reset, Assumptions ------- ##
%% # To verify clock/reset setup
%% sanity_check
No errors found in clock analysis.
%% # To debug/analyze reset phase
%% # visualize -reset
%% # To check for assumption conflicts
%% check_assumptions
ERROR at line 78 in file run_cpu_jg.tcl, more info in Tcl-variable errorInfo
ERROR (ELC001): This feature cannot run without the "fpv" license.
    FlexNet error message: License feature excluded by previous fatal license checkout attempt
    Contact support@cadence.com for more information.


[<embedded>] % include run_cpu_jg.tcl
%% 
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% set proj_dir "/home/aleksadj/Desktop/RISC_V_PROJECT"
/home/aleksadj/Desktop/RISC_V_PROJECT
%% ## -------------- To Analyze VHDL Files ---------------- ##
%% # analyze -vhdl -lib neorv32 {/home/tivadarm/RISC_V_NEORV32/neorv32-main/rtl/core/neorv32_package.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_clockgate.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_intercon.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cache.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_dma.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_imem.entity.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_dmem.entity.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_boot_rom.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_xip.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_xbus.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cfs.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_sdi.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_gpio.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_wdt.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_mtime.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_uart.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_spi.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_twi.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_pwm.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_trng.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_neoled.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_xirq.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_gptmr.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_onewire.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_slink.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_crc.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_sysinfo.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dtm.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_debug_dm.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_top.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/mem/neorv32_imem.legacy.vhd /home/tivadarm/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/mem/neorv32_dmem.legacy.vhd}
%% 
%% ## ----------------- ANALYZE COMMANDS ------------------ ##
%% ## -------------- To Analyze VHDL Files ---------------- ##
%% 
%% analyze -vhdl -lib neorv32 -f $proj_dir/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f
INFO (INL011): Processing "-f" file "/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f".
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/standard.vhd' into library 'std'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/standard.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/textio.vhd' into library 'std'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/textio.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/std/textio.vhd(114): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(22): analyzing package 'vl_types'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/vl/mixed_lang_vltype.vhd(101): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(15): analyzing package 'std_logic_1164'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/std_1164.vhd(178): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(57): analyzing package 'numeric_std'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_std.vhd(874): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(54): analyzing package 'numeric_bit'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/numeric_bit.vhd(834): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(27): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_misc.vhd(110): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd' into library 'ieee'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(26): analyzing package 'std_logic_textio'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/ieee/syn_textio.vhd(78): analyzing package body 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/arithmetic/mgc_arit.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/vhdl_1993/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/tools/cdnc/jasper/23.12.001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /tools/cdnc/jasper/23.12.001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd' into library 'neorv32'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(15): analyzing package 'neorv32_package'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(893): analyzing package body 'neorv32_package'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1227): analyzing package 'neorv32_bootloader_image'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1244): analyzing package 'neorv32_application_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(18): analyzing entity 'neorv32_fifo'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(43): analyzing architecture 'neorv32_fifo_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(18): analyzing entity 'neorv32_cpu_decompressor'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(25): analyzing architecture 'neorv32_cpu_decompressor_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(29): analyzing entity 'neorv32_cpu_control'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(102): analyzing architecture 'neorv32_cpu_control_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(26): analyzing entity 'neorv32_cpu_regfile'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(45): analyzing architecture 'neorv32_cpu_regfile_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(21): analyzing entity 'neorv32_cpu_cp_shifter'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(40): analyzing architecture 'neorv32_cpu_cp_shifter_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(23): analyzing entity 'neorv32_cpu_cp_muldiv'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(43): analyzing architecture 'neorv32_cpu_cp_muldiv_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(23): analyzing entity 'neorv32_cpu_cp_bitmanip'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(44): analyzing architecture 'neorv32_cpu_cp_bitmanip_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(33): analyzing entity 'neorv32_cpu_cp_fpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(60): analyzing architecture 'neorv32_cpu_cp_fpu_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1551): analyzing entity 'neorv32_cpu_cp_fpu_normalizer'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1578): analyzing architecture 'neorv32_cpu_cp_fpu_normalizer_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1995): analyzing entity 'neorv32_cpu_cp_fpu_f2i'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(2020): analyzing architecture 'neorv32_cpu_cp_fpu_f2i_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(19): analyzing entity 'neorv32_cpu_cp_cfu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(137): analyzing architecture 'neorv32_cpu_cp_cfu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(18): analyzing entity 'neorv32_cpu_cp_cond'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(34): analyzing architecture 'neorv32_cpu_cp_cond_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(18): analyzing entity 'neorv32_cpu_alu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(56): analyzing architecture 'neorv32_cpu_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(18): analyzing entity 'neorv32_cpu_lsu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(44): analyzing architecture 'neorv32_cpu_lsu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(21): analyzing entity 'neorv32_cpu_pmp'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(47): analyzing architecture 'neorv32_cpu_pmp_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd' into library 'neorv32'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(23): analyzing entity 'neorv32_cpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(82): analyzing architecture 'neorv32_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd' into library 'neorv32'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd(8): analyzing package body 'neorv32_bootloader_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd' into library 'neorv32'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd(8): analyzing package body 'neorv32_application_image'
%% analyze -vhdl -f $proj_dir/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f
INFO (INL011): Processing "-f" file "/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/file_list_cpu.f".
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(15): analyzing package 'neorv32_package'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(893): analyzing package body 'neorv32_package'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1227): analyzing package 'neorv32_bootloader_image'
[INFO (VHDL-1014)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_package.vhd(1244): analyzing package 'neorv32_application_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(18): analyzing entity 'neorv32_fifo'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(43): analyzing architecture 'neorv32_fifo_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(18): analyzing entity 'neorv32_cpu_decompressor'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_decompressor.vhd(25): analyzing architecture 'neorv32_cpu_decompressor_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(29): analyzing entity 'neorv32_cpu_control'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(102): analyzing architecture 'neorv32_cpu_control_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(26): analyzing entity 'neorv32_cpu_regfile'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(45): analyzing architecture 'neorv32_cpu_regfile_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(21): analyzing entity 'neorv32_cpu_cp_shifter'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(40): analyzing architecture 'neorv32_cpu_cp_shifter_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(23): analyzing entity 'neorv32_cpu_cp_muldiv'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_muldiv.vhd(43): analyzing architecture 'neorv32_cpu_cp_muldiv_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(23): analyzing entity 'neorv32_cpu_cp_bitmanip'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_bitmanip.vhd(44): analyzing architecture 'neorv32_cpu_cp_bitmanip_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(33): analyzing entity 'neorv32_cpu_cp_fpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(60): analyzing architecture 'neorv32_cpu_cp_fpu_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1551): analyzing entity 'neorv32_cpu_cp_fpu_normalizer'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1578): analyzing architecture 'neorv32_cpu_cp_fpu_normalizer_rtl'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(1995): analyzing entity 'neorv32_cpu_cp_fpu_f2i'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_fpu.vhd(2020): analyzing architecture 'neorv32_cpu_cp_fpu_f2i_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(19): analyzing entity 'neorv32_cpu_cp_cfu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cfu.vhd(137): analyzing architecture 'neorv32_cpu_cp_cfu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(18): analyzing entity 'neorv32_cpu_cp_cond'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_cond.vhd(34): analyzing architecture 'neorv32_cpu_cp_cond_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(18): analyzing entity 'neorv32_cpu_alu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(56): analyzing architecture 'neorv32_cpu_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(18): analyzing entity 'neorv32_cpu_lsu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(44): analyzing architecture 'neorv32_cpu_lsu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(21): analyzing entity 'neorv32_cpu_pmp'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_pmp.vhd(47): analyzing architecture 'neorv32_cpu_pmp_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd'
[INFO (VHDL-1012)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(23): analyzing entity 'neorv32_cpu'
[INFO (VHDL-1010)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(82): analyzing architecture 'neorv32_cpu_rtl'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_bootloader_image.vhd(8): analyzing package body 'neorv32_bootloader_image'
[-- (VHDL-1481)] Analyzing VHDL file '/home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd'
[INFO (VHDL-1013)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_application_image.vhd(8): analyzing package body 'neorv32_application_image'
%% 
%% ## --------------- To Analyze SV Files ----------------- ##
%% 
%% analyze -sv $proj_dir/Jasper_RISC_V/env/checks/checker_cpu.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cdnc/jasper/23.12.001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv'
[WARN (VERI-2170)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(275): data object 'jalr_inst' is already declared
[INFO (VERI-1967)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(245): previous declaration of 'jalr_inst' is from here
[WARN (VERI-1329)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(275): second declaration of 'jalr_inst' is ignored
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(100): identifier 'tb_pc_next' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(100): identifier 'dut_pc_gbox' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(105): identifier 'XLEN' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(107): identifier 'tb_pc_next' is used before its declaration
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(134): parameter 'OPCODE_JAL' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(135): parameter 'OPCODE_JALR' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(136): parameter 'OPCODE_BRANCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(137): parameter 'OPCODE_ALU' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(139): parameter 'OPCODE_ALUI' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(140): parameter 'OPCODE_ALUR' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(146): parameter 'BEQ' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(147): parameter 'ADDI' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(149): parameter 'ADD_SUB' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(150): parameter 'OR_funct3' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(154): parameter 'SUB' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(155): parameter 'OR_funct7' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(160): parameter 'SUB_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(161): parameter 'OR_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(163): parameter 'ADDI_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(165): parameter 'BEQ_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(167): parameter 'JAL_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1199)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(168): parameter 'JALR_SWITCH' becomes localparam in 'checker_cpu' with formal parameter declaration list
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(184): identifier 'opcode_gbox' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(184): identifier 'opcode_gbox' is used before its declaration
[WARN (VERI-1875)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(184): identifier 'opcode_gbox' is used before its declaration
%% analyze -sv $proj_dir/Jasper_RISC_V/env/cpu_bind.sv
[-- (VERI-1482)] Analyzing Verilog file '/home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/cpu_bind.sv'
%% 
%% check_cov -init
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
true
%% set_prove_time_limit 0s
%% 
%% ## --------------- ELABORATION COMMANDS ---------------- ##
%% # Elaborate command with black-box modules and instances
%% # FAST_MUL_EN -> Disable FAST MULTI as it will be blackboxed anyway
%% # Pay attention to IMEM, DMEM, ICACHE and DCAHCE SIZE
%% 
%% # -param CPU_BOOT_ADDR 0
%% elaborate -vhdl -top {neorv32_cpu} \
-param HART_ID 0 \
-param VENDOR_ID 0 \
-param CPU_DEBUG_PARK_ADDR 0 \
-param CPU_DEBUG_EXC_ADDR 0 \
-param CPU_EXTENSION_RISCV_A 0 \
-param CPU_EXTENSION_RISCV_B 0 \
-param CPU_EXTENSION_RISCV_C 0 \
-param CPU_EXTENSION_RISCV_E 0 \
-param CPU_EXTENSION_RISCV_M 0 \
-param CPU_EXTENSION_RISCV_U 0 \
-param CPU_EXTENSION_RISCV_ZFINX 0 \
-param CPU_EXTENSION_RISCV_ZICNTR 0 \
-param CPU_EXTENSION_RISCV_ZICOND 0 \
-param CPU_EXTENSION_RISCV_ZIHPM 0 \
-param CPU_EXTENSION_RISCV_ZMMUL 0 \
-param CPU_EXTENSION_RISCV_ZXCFU 0 \
-param CPU_EXTENSION_RISCV_Sdext 0 \
-param CPU_EXTENSION_RISCV_Sdtrig 0 \
-param CPU_EXTENSION_RISCV_Smpmp 0 \
-param FAST_MUL_EN 0 \
-param FAST_SHIFT_EN 0 \
-param REGFILE_HW_RST 1 \
-param PMP_NUM_REGIONS 0 \
-param PMP_MIN_GRANULARITY 4 \
-param PMP_TOR_MODE_EN 1 \
-param PMP_NAP_MODE_EN 1 \
-param HPM_NUM_CNTS 0 \
-param HPM_CNT_WIDTH 40 
INFO (ISW003): Top module name is "neorv32_cpu".
[INFO (HIER-8002)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(80): Disabling old hierarchical reference handler
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_fifo.vhd(18): processing 'neorv32_fifo(fifo_depth=2,fifo_width=17,full_reset=true)(neorv32_fifo_rtl)' from library 'neorv32'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(29): processing 'neorv32_cpu_control(hart_id=0,vendor_id=0,cpu_boot_addr="00000000000000000000000000000000",cpu_debug_park_addr=0,cpu_debug_exc_addr=0,cpu_extension_riscv_a=false,cpu_extension_riscv_b=false,cpu_extension_riscv_c=false,cpu_extension_riscv_e=false,cpu_extension_riscv_m=false,cpu_extension_riscv_u=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zicntr=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zihpm=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zxcfu=false,cpu_extension_riscv_sdext=false,cpu_extension_riscv_sdtrig=false,cpu_extension_riscv_smpmp=false,fast_mul_en=false,fast_shift_en=false,regfile_hw_rst=true,hpm_num_cnts=0,hpm_cnt_width=40)(neorv32_cpu_control_rtl)' from library 'neorv32'
[INFO (VHDL-9046)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(119): creating type property for signal 'fetch_engine'
[INFO (VHDL-9046)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_control.vhd(173): creating type property for signal 'execute_engine'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_regfile.vhd(26): processing 'neorv32_cpu_regfile(rst_en=true,rve_en=false,rs3_en=false)(neorv32_cpu_regfile_rtl)' from library 'neorv32'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_cp_shifter.vhd(21): processing 'neorv32_cpu_cp_shifter(fast_shift_en=false)(neorv32_cpu_cp_shifter_rtl)' from library 'neorv32'
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(18): processing 'neorv32_cpu_alu(cpu_extension_riscv_b=false,cpu_extension_riscv_m=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zxcfu=false,fast_mul_en=false,fast_shift_en=false)(neorv32_cpu_cpu_rtl)' from library 'neorv32'
[INFO (VHDL-1172)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_alu.vhd(135): 'others' clause is never selected
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu_lsu.vhd(18): processing 'neorv32_cpu_lsu(amo_lrsc_enable=false)(neorv32_cpu_lsu_rtl)' from library 'neorv32'
[INFO (VERI-1018)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(2): compiling module 'checker_cpu:(HART_ID=32'b0,VENDOR_ID=32'b0,CPU_BOOT_ADDR=32'b0,CPU_DEBUG_PARK_ADDR=32'b0,CPU_DEBUG_EXC_ADDR=32'b0,CPU_EXTENSION_RISCV_A=1'b0,CPU_EXTENSION_RISCV_B=1'b0,CPU_EXTENSION_RISCV_C=1'b0,CPU_EXTENSION_RISCV_E=1'b0,CPU_EXTENSION_RISCV_M=1'b0,CPU_EXTENSION_RISCV_U=1'b0,CPU_EXTENSION_RISCV_ZFINX=1'b0,CPU_EXTENSION_RISCV_ZICNTR=1'b0,CPU_EXTENSION_RISCV_ZICOND=1'b0,CPU_EXTENSION_RISCV_ZIHPM=1'b0,CPU_EXTENSION_RISCV_ZMMUL=1'b0,CPU_EXTENSION_RISCV_ZXCFU=1'b0,CPU_EXTENSION_RISCV_Sdext=1'b0,CPU_EXTENSION_RISCV_Sdtrig=1'b0,CPU_EXTENSION_RISCV_Smpmp=1'b0,FAST_MUL_EN=1'b0,FAST_SHIFT_EN=1'b0,REGFILE_HW_RST=1'b1,PMP_NUM_REGIONS=5'b0,PMP_MIN_GRANULARITY=31'b0100,PMP_TOR_MODE_EN=1'b1,PMP_NAP_MODE_EN=1'b1,HPM_NUM_CNTS=4'b0,HPM_CNT_WIDTH=7'b0101000)'
[WARN (VDB-1002)] /home/aleksadj/Desktop/RISC_V_PROJECT/Jasper_RISC_V/env/checks/checker_cpu.sv(211): net 'chosen_reg_ndc[4]' does not have a driver
[INFO (VHDL-1067)] /home/aleksadj/Desktop/RISC_V_PROJECT/RISC_V_NEORV32/neorv32-main/neorv32-main/rtl/core/neorv32_cpu.vhd(23): processing 'neorv32_cpu(hart_id=0,vendor_id=0,cpu_debug_park_addr=0,cpu_debug_exc_addr=0,cpu_extension_riscv_a=false,cpu_extension_riscv_b=false,cpu_extension_riscv_c=false,cpu_extension_riscv_e=false,cpu_extension_riscv_m=false,cpu_extension_riscv_u=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zicntr=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zihpm=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zxcfu=false,cpu_extension_riscv_sdext=false,cpu_extension_riscv_sdtrig=false,cpu_extension_riscv_smpmp=false,fast_mul_en=false,fast_shift_en=false,regfile_hw_rst=true,pmp_num_regions=0,pmp_min_granularity=4,pmp_tor_mode_en=true,pmp_nap_mode_en=true,hpm_num_cnts=0,hpm_cnt_width=40)(neorv32_cpu_rtl)'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          12 (4 packages)
  Single run mode                         On
  Pipeline                                On (8 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      2 (2 synthesized)
  Number of analyzed VHDL entities        76 (10 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Functional Expression Statement
    include_x_cover_items = False
    exclude_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    
    statement_type_blocking = Falsestatement_type_non_blocking = False
WARNING (WCOV007): Branch Cover items for Continuous Assignments in verilog are not generated by default. Use 'set_assign_scoring' ccf-command or '-include_assign_scoring' switch in 'check_cov -init' tcl command.
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
neorv32_cpu(hart_id=0,vendor_id=0,cpu_debug_park_addr=0,cpu_debug_exc_addr=0,cpu_extension_riscv_a=false,cpu_extension_riscv_b=false,cpu_extension_riscv_c=false,cpu_extension_riscv_e=false,cpu_extension_riscv_m=false,cpu_extension_riscv_u=false,cpu_extension_riscv_zfinx=false,cpu_extension_riscv_zicntr=false,cpu_extension_riscv_zicond=false,cpu_extension_riscv_zihpm=false,cpu_extension_riscv_zmmul=false,cpu_extension_riscv_zxcfu=false,cpu_extension_riscv_sdext=false,cpu_extension_riscv_sdtrig=false,cpu_extension_riscv_smpmp=false,fast_mul_en=false,fast_shift_en=false,regfile_hw_rst=true,pmp_num_regions=0,pmp_min_granularity=4,pmp_tor_mode_en=true,pmp_nap_mode_en=true,hpm_num_cnts=0,hpm_cnt_width=40)
%% 
%% # --------------- CLK + RST ---------------- ##
%% 
%% 
%% clock {clk_i}
%% clock {clk_aux_i} 
%% clock -list configuration
User-defined clocks:
------------
0:	clk_i clk_i 1 1
1:	clk_aux_i clk_aux_i 1 1
------------
Rated : 
------------

{clk_i clk_i 1 1} {clk_aux_i clk_aux_i 1 1}
%% reset {not rstn_i}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstn_i".
%% 
%% ## ------------------- Get design info ----------------- ##
%% 
%% # To list design summary
%% get_design_info
Statistics [for instance "neorv32_cpu"]
---------------------------
# Flops:         164 (2289) (13 property flop bits)
# Latches:       0 (0)
# Gates:         7982 (30188)
# Nets:          8381
# Ports:         34
# RTL Lines:     4273
# RTL Instances: 9
# Embedded Assumptions: 1
# Embedded Assertions:  3
# Embedded Covers:      4
2289
%% 
%% 
%% ## -------- Sanity check of Clock, Reset, Assumptions ------- ##
%% # To verify clock/reset setup
%% sanity_check
No errors found in clock analysis.
%% # To debug/analyze reset phase
%% # visualize -reset
%% # To check for assumption conflicts
%% check_assumptions
ERROR at line 78 in file run_cpu_jg.tcl, more info in Tcl-variable errorInfo
ERROR (ELC001): This feature cannot run without the "fpv" license.
    FlexNet error message: License feature excluded by previous fatal license checkout attempt
    Contact support@cadence.com for more information.


INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL018): The peak resident set memory use for this session was 0.361 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
