{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 10:35:54 2014 " "Info: Processing started: Wed Sep 24 10:35:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off three_bit_alu -c three_bit_alu --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off three_bit_alu -c three_bit_alu --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_bit_alu.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file three_bit_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_bit_alu " "Info: Found entity 1: three_bit_alu" {  } { { "three_bit_alu.v" "" { Text "U:/ECE450/Lab2/three_bit_alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 conversion " "Info: Found entity 2: conversion" {  } { { "three_bit_alu.v" "" { Text "U:/ECE450/Lab2/three_bit_alu.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 slice " "Info: Found entity 3: slice" {  } { { "three_bit_alu.v" "" { Text "U:/ECE450/Lab2/three_bit_alu.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 three_bit_out " "Info: Found entity 4: three_bit_out" {  } { { "three_bit_alu.v" "" { Text "U:/ECE450/Lab2/three_bit_alu.v" 77 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "three_bit_alu.v(83) " "Critical Warning (10846): Verilog HDL Instantiation warning at three_bit_alu.v(83): instance has no name" {  } { { "three_bit_alu.v" "" { Text "U:/ECE450/Lab2/three_bit_alu.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "three_bit_alu.v(84) " "Critical Warning (10846): Verilog HDL Instantiation warning at three_bit_alu.v(84): instance has no name" {  } { { "three_bit_alu.v" "" { Text "U:/ECE450/Lab2/three_bit_alu.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "three_bit_alu.v(85) " "Critical Warning (10846): Verilog HDL Instantiation warning at three_bit_alu.v(85): instance has no name" {  } { { "three_bit_alu.v" "" { Text "U:/ECE450/Lab2/three_bit_alu.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "three_bit_alu.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at three_bit_alu.v(6): instance has no name" {  } { { "three_bit_alu.v" "" { Text "U:/ECE450/Lab2/three_bit_alu.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "three_bit_alu.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at three_bit_alu.v(7): instance has no name" {  } { { "three_bit_alu.v" "" { Text "U:/ECE450/Lab2/three_bit_alu.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "three_bit_alu " "Info: Elaborating entity \"three_bit_alu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_bit_out three_bit_out:comb_3 " "Info: Elaborating entity \"three_bit_out\" for hierarchy \"three_bit_out:comb_3\"" {  } { { "three_bit_alu.v" "comb_3" { Text "U:/ECE450/Lab2/three_bit_alu.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slice three_bit_out:comb_3\|slice:comb_3 " "Info: Elaborating entity \"slice\" for hierarchy \"three_bit_out:comb_3\|slice:comb_3\"" {  } { { "three_bit_alu.v" "comb_3" { Text "U:/ECE450/Lab2/three_bit_alu.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversion conversion:comb_4 " "Info: Elaborating entity \"conversion\" for hierarchy \"conversion:comb_4\"" {  } { { "three_bit_alu.v" "comb_4" { Text "U:/ECE450/Lab2/three_bit_alu.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 10:35:55 2014 " "Info: Processing ended: Wed Sep 24 10:35:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
