$date
	Sun Feb 09 23:59:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_data_memory $end
$var wire 32 ! read_data [31:0] $end
$var reg 10 " address [9:0] $end
$var reg 1 # clk $end
$var reg 1 $ mem_read $end
$var reg 1 % mem_write $end
$var reg 32 & write_data [31:0] $end
$scope module uut $end
$var wire 10 ' address [9:0] $end
$var wire 1 # clk $end
$var wire 1 $ mem_read $end
$var wire 1 % mem_write $end
$var wire 32 ( write_data [31:0] $end
$var reg 32 ) read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
0$
0#
b0 "
b0 !
$end
#10000
1#
#15000
1%
b11011110101011011011111011101111 &
b11011110101011011011111011101111 (
b101 "
b101 '
#20000
0#
#30000
1#
#35000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 )
1$
0%
#40000
0#
#50000
1#
#55000
b0 !
b0 )
1%
b10010001101000101011001111000 &
b10010001101000101011001111000 (
b1010 "
b1010 '
0$
#60000
0#
#70000
1#
#75000
b10010001101000101011001111000 !
b10010001101000101011001111000 )
1$
0%
#80000
0#
#90000
1#
#95000
b0 !
b0 )
0$
#100000
0#
#110000
1#
#120000
0#
#130000
1#
#140000
0#
#145000
