INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sources_1/new/binary_up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sources_1/new/lab3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_3/lab3_3.srcs/sim_1/new/lab3_3_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_3_test
