{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735110535514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735110535528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 14:08:55 2024 " "Processing started: Wed Dec 25 14:08:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735110535528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735110535528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c -c i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735110535528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735110537284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735110537284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-initialization " "Found design unit 1: i2c-initialization" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735110560379 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735110560379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735110560379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c " "Elaborating entity \"i2c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735110560536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done VCC " "Pin \"done\" is stuck at VCC" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735110561952 "|i2c|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735110561952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735110562110 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735110562488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735110563027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735110563027 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[11\] " "No output dependent on input pin \"SAMPLE_CTRL\[11\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[10\] " "No output dependent on input pin \"SAMPLE_CTRL\[10\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[9\] " "No output dependent on input pin \"SAMPLE_CTRL\[9\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[8\] " "No output dependent on input pin \"SAMPLE_CTRL\[8\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[15\] " "No output dependent on input pin \"SAMPLE_CTRL\[15\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[14\] " "No output dependent on input pin \"SAMPLE_CTRL\[14\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[13\] " "No output dependent on input pin \"SAMPLE_CTRL\[13\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[12\] " "No output dependent on input pin \"SAMPLE_CTRL\[12\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[3\] " "No output dependent on input pin \"SAMPLE_CTRL\[3\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[2\] " "No output dependent on input pin \"SAMPLE_CTRL\[2\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[1\] " "No output dependent on input pin \"SAMPLE_CTRL\[1\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[0\] " "No output dependent on input pin \"SAMPLE_CTRL\[0\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[7\] " "No output dependent on input pin \"SAMPLE_CTRL\[7\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[6\] " "No output dependent on input pin \"SAMPLE_CTRL\[6\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[5\] " "No output dependent on input pin \"SAMPLE_CTRL\[5\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SAMPLE_CTRL\[4\] " "No output dependent on input pin \"SAMPLE_CTRL\[4\]\"" {  } { { "i2c.vhd" "" { Text "C:/Source Code TA/HDL/AudioCodec/i2c/quartus/i2c.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1735110563461 "|i2c|SAMPLE_CTRL[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1735110563461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735110563467 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735110563467 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1735110563467 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735110563467 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735110563467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735110563505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 14:09:23 2024 " "Processing ended: Wed Dec 25 14:09:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735110563505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735110563505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735110563505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735110563505 ""}
