// Seed: 3644317493
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_2 = 0;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_7;
  logic id_8 = id_6;
  assign id_3 = id_8;
  logic id_9;
  ;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    output tri0 id_5,
    output wor id_6,
    input wire id_7,
    output uwire id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wor id_11
    , id_15,
    output supply0 id_12
    , id_16,
    input tri id_13[-1 'b0 : 1]
);
  logic id_17;
  ;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15,
      id_17,
      id_16,
      id_15
  );
endmodule
