$date
	Sun Oct 23 09:34:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#841798
b1000 &
b1000 %
1$
b1000 !
1"
#841799
0"
#841802
b100 &
b100 %
#841806
b10 &
b10 %
#841810
b1 &
b1 %
1#
#841814
b0 &
0#
b0 %
0$
#1877571
b10110 !
1"
#1877574
b10110 &
b10110 %
1$
#1877575
0"
#1877578
b1011 &
b1011 %
#1877582
b100010 &
b100010 %
#1877586
b10001 &
b10001 %
#1877590
b110100 &
b110100 %
#1877594
b11010 &
b11010 %
#1877598
b1101 &
b1101 %
#1877602
b101000 &
b101000 %
#1877606
b10100 &
b10100 %
#1877610
b1010 &
b1010 %
#1877614
b101 &
b101 %
#1877618
b10000 &
b10000 %
#1877622
b1000 &
b1000 %
#1877626
b100 &
b100 %
#1877630
b10 &
b10 %
#1877634
b1 &
b1 %
1#
#1877638
b0 &
0#
b0 %
0$
#2828579
b11000 !
1"
#2828582
b11000 &
b11000 %
1$
#2828583
0"
#2828586
b1100 &
b1100 %
#2828590
b110 &
b110 %
#2828594
b11 &
b11 %
#2828598
b1010 &
b1010 %
#2828602
b101 &
b101 %
#2828606
b10000 &
b10000 %
#2828610
b1000 &
b1000 %
#2828614
b100 &
b100 %
#2828618
b10 &
b10 %
#2828622
b1 &
1#
b1 %
#2828626
b0 &
b0 %
0#
0$
#4500012
