
/*
    | è™šåœ°å?åŒºé—´            | è¯´æ˜           |
    | 0x80000000-0x800FFFFF | ç›‘æ§ç¨‹åºä»£ç    |
    | 0x80100000-0x803FFFFF | ç”¨æˆ·ä»£ç ç©ºé—´   |
    | 0x80400000-0x807EFFFF | ç”¨æˆ·æ•°æ®ç©ºé—´   |
    | 0x807F0000-0x807FFFFF | ç›‘æ§ç¨‹åºæ•°æ®   |
    | 0xBFD003F8-0xBFD003FD | ä¸²å£æ•°æ®åŠçŠ¶æ€? |

    | åœ°å€       | ä½?    | è¯´æ˜                                               |
    | 0xBFD003F8 | [7:0] | ä¸²å£æ•°æ®ï¼Œè¯»ã€å†™åœ°å€åˆ†åˆ«è¡¨ç¤ºä¸²å£æ¥æ”¶ã€å‘é€ä¸€ä¸ªå­—èŠ? |
    | 0xBFD003FC | [0]   | åªè¯»ï¼Œä¸º1æ—¶è¡¨ç¤ºä¸²å£ç©ºé—²ï¼Œå¯å‘é€æ•°æ?                |
    | 0xBFD003FC | [1]   | åªè¯»ï¼Œä¸º1æ—¶è¡¨ç¤ºä¸²å£æ”¶åˆ°æ•°æ?                        |
*/

`include "defines.v"

`define SerialState 32'hBFD003FC    //ä¸²å£çŠ¶æ?åœ°å?
`define SerialData  32'hBFD003F8    //ä¸²å£æ•°æ®åœ°å€
module sram_ctrl_double_try (
    input wire clk,
    input wire rst,

    //ifé˜¶æ®µè¾“å…¥çš„ä¿¡æ¯å’Œè·å¾—çš„æŒ‡ä»?
    input    wire[31:0]  rom_addr_i,        //è¯»å–æŒ‡ä»¤çš„åœ°å?
    input    wire        rom_ce_i,          //æŒ‡ä»¤å­˜å‚¨å™¨ä½¿èƒ½ä¿¡å?
    output   reg [31:0]  inst_o,            //è·å–åˆ°çš„æŒ‡ä»¤
	
	input wire pre_stall,

    //memé˜¶æ®µä¼ é?’çš„ä¿¡æ¯å’Œå–å¾—çš„æ•°æ®
    (*mark_debug = "true"*)output   reg[31:0]   ram_data_o,        //è¯»å–çš„æ•°æ?
    (*mark_debug = "true"*)input    wire[31:0]  mem_addr_i,        //è¯»ï¼ˆå†™ï¼‰åœ°å€
    (*mark_debug = "true"*)input    wire[31:0]  mem_data_i,        //å†™å…¥çš„æ•°æ?
    (*mark_debug = "true"*)input    wire        mem_we_n,          //å†™ä½¿èƒ½ï¼Œä½æœ‰æ•?
    (*mark_debug = "true"*)input    wire[3:0]   mem_sel_n,         //å­—èŠ‚é€‰æ‹©ä¿¡å·
    (*mark_debug = "true"*)input    wire        mem_ce_i,          //ç‰‡é?‰ä¿¡å?

    //BaseRAMä¿¡å·
    (*mark_debug = "true"*)inout    wire[31:0]  base_ram_data,     //BaseRAMæ•°æ®
    (*mark_debug = "true"*)output   reg [19:0]  base_ram_addr,     //BaseRAMåœ°å€
    (*mark_debug = "true"*)output   reg [3:0]   base_ram_be_n,     //BaseRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€?
    (*mark_debug = "true"*)output   reg         base_ram_ce_n,     //BaseRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    (*mark_debug = "true"*)output   reg         base_ram_oe_n,     //BaseRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    (*mark_debug = "true"*)output   reg         base_ram_we_n,     //BaseRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?

    //ExtRAMä¿¡å·
    (*mark_debug = "true"*)inout    wire[31:0]  ext_ram_data,      //ExtRAMæ•°æ®
    (*mark_debug = "true"*)output   reg [19:0]  ext_ram_addr,      //ExtRAMåœ°å€
    (*mark_debug = "true"*)output   reg [3:0]   ext_ram_be_n,      //ExtRAMå­—èŠ‚ä½¿èƒ½ï¼Œä½æœ‰æ•ˆã€?
    (*mark_debug = "true"*)output   reg         ext_ram_ce_n,      //ExtRAMç‰‡é?‰ï¼Œä½æœ‰æ•?
    (*mark_debug = "true"*)output   reg         ext_ram_oe_n,      //ExtRAMè¯»ä½¿èƒ½ï¼Œä½æœ‰æ•?
    (*mark_debug = "true"*)output   reg         ext_ram_we_n,      //ExtRAMå†™ä½¿èƒ½ï¼Œä½æœ‰æ•?
	input wire is_base_ram,
	input wire is_ext_ram,
	input wire will_be_baseram,
	output reg baseram_finish,
	input  wire stallreq,
	input  wire this_inst_is_load,
	input  wire [31:0] load_addr,
	input  wire load_we,
	input  wire [31:0]load_data,
	input  wire load_ce,
	input  wire [3:0] load_sel,
	output wire load_baseram,
	input wire branch_flag_i,
	input wire[`RegBus] branch_target_address_i,
	input wire store_baseram,
    //ç›´è¿ä¸²å£ä¿¡å·
    (*mark_debug = "true"*)output   wire        txd,                //ç›´è¿ä¸²å£å‘é?ç«¯
    (*mark_debug = "true"*)input    wire        rxd                 //ç›´è¿ä¸²å£æ¥æ”¶ç«?

);
// //ç›´è¿ä¸²å£æ¥æ”¶å‘é?æ¼”ç¤ºï¼Œä»ç›´è¿ä¸²å£æ”¶åˆ°çš„æ•°æ®å†å‘é€å‡ºå?
(*mark_debug = "true"*)wire [7:0] ext_uart_rx;//æ¥æ”¶çš„æ•°æ?
(*mark_debug = "true"*)reg  [7:0] ext_uart_buffer;//ç¼“å†²æ ?
(*mark_debug = "true"*)wire  [7:0] ext_uart_tx;//å‘é?çš„æ•°æ®
					   wire [7:0] trance_tx;
(*mark_debug = "true"*)wire ext_uart_ready;//æ•°æ®æ¥æ”¶æ ‡å¿—ï¼ˆé«˜æœ‰æ•ˆï¼?
(*mark_debug = "true"*)reg ext_uart_clear_notyet;//é«˜æœ‰æ•ˆæ¸…é™?
(*mark_debug = "true"*)reg ext_uart_clear;//é«˜æœ‰æ•ˆæ¸…é™?
(*mark_debug = "true"*)wire ext_uart_busy;//é«˜å¿™
(*mark_debug = "true"*)reg ext_uart_start;//å‘é?æ ‡å¿—ï¼Œé«˜æœ‰æ•?
(*mark_debug = "true"*)reg ext_uart_avai;//ç¼“å†²åŒºå¯ç”¨ä¿¡å·ï¼Œé«˜æœ‰æ•?
(*mark_debug = "true"*)	wire read_full;
(*mark_debug = "true"*)	wire read_clear;
(*mark_debug = "true"*)	wire read_rd_en;
(*mark_debug = "true"*)	wire [7:0]read_dout;
(*mark_debug = "true"*)	wire read_empty;
(*mark_debug = "true"*)	reg [7:0]trance_din;
(*mark_debug = "true"*)	wire trance_start;//ä¸å¿™ä¸ç©º
(*mark_debug = "true"*)	wire trance_wr_en;
(*mark_debug = "true"*)	wire trance_rd_en; 
(*mark_debug = "true"*)	wire trance_empty;
(*mark_debug = "true"*)	wire [7:0]trance_data;
(*mark_debug = "true"*)	wire trance_full;
(*mark_debug = "true"*)	wire read_wr_en;
	reg [2:0] cnt;//æ—¶é’Ÿè®¡æ•°
	reg [1:0]state;
	reg [1:0]next_state;   
	reg [31:0] rom_addr_clk;        //è¯»å–æŒ‡ä»¤çš„åœ°å?
    reg        rom_ce_clk;
	reg load_baseram_delay;
	reg load_extram_delay;
	reg load_extram_delay_use;
	reg load_baseram_delay_use;
	reg [31:0]sbaseram_buffer;
	reg [3:0] mem_sel_n_delay;
	wire load_extram;
	//å†…å­˜æ˜ å°„
wire is_SerialState = (mem_addr_i ==  `SerialState); 
wire is_SerialData  = (mem_addr_i == `SerialData);
// wire is_SerialState = (load_addr ==  `SerialState); 
// wire is_SerialData  = (load_addr == `SerialData);
assign load_baseram    = (load_addr >= 32'h80000000) 
                    && (load_addr < 32'h80400000);
assign load_extram    = (load_addr >= 32'h80400000) 
                    && (load_addr < 32'h80800000);
// wire is_ext_ram     = (mem_addr_i >= 32'h80400000)
                    // && (mem_addr_i < 32'h80800000);
		reg is_base_ram_delay;
		reg is_ext_ram_delay;
		reg is_base_ram_delay2;
	always @(posedge clk or negedge rst)begin
		if(rst == `RstEnable)begin
			is_base_ram_delay <= 1'b0;
			is_ext_ram_delay <= 1'b0;
			mem_sel_n_delay <= 4'b0000;
		end else if(is_base_ram)begin
			is_base_ram_delay <= 1'b1;
			is_ext_ram_delay <= 1'b0;
			mem_sel_n_delay <= mem_sel_n;
		end else if(is_ext_ram)begin
			is_base_ram_delay <= 1'b0;
			is_ext_ram_delay <= 1'b1;
			mem_sel_n_delay <= mem_sel_n;
		end else begin 
			is_base_ram_delay <= 1'b0;
			is_ext_ram_delay <= 1'b0;
			mem_sel_n_delay <= 4'b0000;
		end
	end
	
	always @(posedge clk or negedge rst)begin
		if(rst == `RstEnable)begin
			is_base_ram_delay2 <= 1'b0;
		end else if(is_base_ram_delay)begin
			is_base_ram_delay2 <= 1'b1;
		// end else if(cnt == 3'd1)begin
			// is_base_ram_delay <= is_base_ram_delay;
		end else begin 
			is_base_ram_delay2 <= 1'b0;
		end
	end
	
		// //å»¶æ—¶è®¡æ•°å™?
	// always@(posedge clk or negedge rst)begin//ä¸¤ä¸ªæ—¶é’Ÿå‘¨æœŸä»¥ä¿è¯è¯»å–æ•°æ®å‡†ç¡?
		// if(rst==`RstEnable)begin
			// cnt<=3'b000;
		// end
		// else if(cnt==3'd1 || load_baseram ||baseram_finish)begin//æ¯æ¬¡å¯¹sramæ‰§è¡Œæ“ä½œéƒ½å…ˆé‡ç½®è®¡æ•°ï¼ˆå®é™…æ¯æ¬¡è®¡æ•°æ˜¯0->0->1->0ï¼?
			// cnt<=3'b000;
		// else begin
			// cnt<=cnt+1'b1;
		// end
	// end

	// //å»¶æ—¶è®¡æ•°å™?
	// always@(posedge clk or negedge rst)begin//ä¸¤ä¸ªæ—¶é’Ÿå‘¨æœŸä»¥ä¿è¯è¯»å–æ•°æ®å‡†ç¡?
		// if(rst==`RstEnable)begin
			// cnt<=3'b000;
		// end
		// else if(cnt==3'd1 || load_baseram ||baseram_finish)begin//æ¯æ¬¡å¯¹sramæ‰§è¡Œæ“ä½œéƒ½å…ˆé‡ç½®è®¡æ•°ï¼ˆå®é™…æ¯æ¬¡è®¡æ•°æ˜¯0->0->1->0ï¼?
			// cnt<=3'b000;
		// else begin
			// cnt<=cnt+1'b1;
		// end
	// end

	always @(posedge clk ) begin //çŠ¶æ?æœºçŠ¶æ?è½¬å?
        if(rst==`RstEnable) begin 
            state <= 2'b00;//åˆå§‹//åˆå§‹
			load_baseram_delay <= 1'b0;
			load_extram_delay <= 1'b0;
			load_baseram_delay_use <= 1'b0;
			load_extram_delay_use <= 1'b0;
			sbaseram_buffer <= `ZeroWord;
        end else begin 
            state<=next_state;
			load_baseram_delay <= load_baseram;
			load_extram_delay <= load_extram;
			load_extram_delay_use <= load_extram_delay;
			load_baseram_delay_use <= load_baseram_delay;
			sbaseram_buffer <= mem_data_i;
        end 
    end
	
	always @ (posedge clk) begin 
        if(rst == `RstEnable) begin 
                next_state<=2'b00;//åˆå§‹
        end else begin 
                case(next_state)
                2'b00: begin //åˆå§‹
                    if(load_we==1'b0 && load_ce && load_baseram) begin//sramå†™å…¥
                         next_state<=2'b10;//
						 baseram_finish <= 1'b1;
                    end
                    else if(load_baseram)begin 
                        next_state<=2'b01;//ä¸å†™å³è¯»
						baseram_finish <= 1'b1;
                    end else begin
						next_state<=2'b00;//ä¸å†™å³è¯»
						baseram_finish <= 1'b0;
					end
                end
				2'b01: begin //
                    // if(cnt==3'd0) begin 
                        // next_state<=2'b00;//åˆå§‹
						// baseram_finish <= 1'b1;
                    // end
                    // else begin 
                        next_state<=2'b11;//
						baseram_finish <= 1'b0;
                end
                2'b10:begin //å†?
                    // if(cnt==3'd0) begin 
                        // next_state<=2'b00;//åˆå§‹
						// baseram_finish <= 1'b1;
                    // end
                    // else begin 
                        next_state<=2'b11;//
						baseram_finish <= 1'b0;
                    // end
                end
				2'b11:begin //ç‰¹æ®Š
                        next_state<=2'b00;//åˆå§‹
						baseram_finish <= 1'b0;
                end
                default: begin
						next_state<=2'b00;//åˆå§‹
						baseram_finish <= 1'b0;
				end
            endcase
			
            end
            
            
    end

//assign number = ext_uart_buffer;


(*mark_debug = "true"*)wire[31:0] base_ram_o;      //baseramè¾“å‡ºæ•°æ®
(*mark_debug = "true"*)wire[31:0] ext_ram_o;       //extramè¾“å‡ºæ•°æ®

async_receiver #(.ClkFrequency(60000000),.Baud(9600)) //æ¥æ”¶æ¨¡å—ï¼?9600æ— æ£€éªŒä½
    ext_uart_r(
        .clk(clk),                       //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
        .RxD(rxd),                           //å¤–éƒ¨ä¸²è¡Œä¿¡å·è¾“å…¥
        .RxD_data_ready(ext_uart_ready),  //æ•°æ®æ¥æ”¶åˆ°æ ‡å¿?>out
        .RxD_clear(ext_uart_clear),       //æ¸…é™¤æ¥æ”¶æ ‡å¿—
        .RxD_data(ext_uart_rx)             //æ¥æ”¶åˆ°çš„ä¸?å­—èŠ‚æ•°æ®>out
    );
	
async_transmitter #(.ClkFrequency(60000000),.Baud(9600)) //å‘é?æ¨¡å—ï¼Œ9600æ— æ£€éªŒä½
    ext_uart_t(
        .clk(clk),                  //å¤–éƒ¨æ—¶é’Ÿä¿¡å·
        .TxD(txd),                      //ä¸²è¡Œä¿¡å·è¾“å‡º	>out
        .TxD_busy(ext_uart_busy),       //å‘é?å™¨å¿™çŠ¶æ€æŒ‡ç¤? >out
        .TxD_start(trance_start),    //å¼?å§‹å‘é€ä¿¡å?
        .TxD_data(ext_uart_tx)        //å¾…å‘é€çš„æ•°æ®
    );
	
	
	assign read_wr_en = ext_uart_ready;//æ¸…ç©ºå³å†™å…?
    //assign read_din = ext_uart_rx;//æ¥æ”¶ç«¯çš„æ•°æ®
	
	// assign read_rd_en = ((mem_addr_i == `SerialData)&&(mem_we_n == `WriteDisable_low)) || ((load_addr == `SerialData)&&(load_we == `WriteDisable_low));
	assign read_rd_en = (mem_addr_i == `SerialData)&&(mem_we_n == `WriteDisable_low);
    // assign read_rd_en = (load_addr == `SerialData)&&(load_we == `WriteDisable_low);
	
	// assign ext_uart_clear = 
fifo_generator_0 read (
  .clk(clk),      // input wire clk
  .rst(rst),      // input wire rst
  .din(ext_uart_rx),      // input wire [7 : 0] din
  .wr_en(read_wr_en),  // input wire wr_en
  .rd_en(read_rd_en),  // input wire rd_en
  .dout(read_dout),    // output wire [7 : 0] dout
  .full(read_full),    // output wire full
  .empty(read_empty)  // output wire empty
);


   	// assign	trance_din   = mem_data_i[7:0];
	assign 	trance_start = (~ext_uart_busy) &&(~trance_empty);//ä¸å¿™ä¸ç©º
	
	// assign 	trance_wr_en = ((mem_addr_i == `SerialData)&&(mem_we_n == `WriteDisable_low)) || ((load_addr == `SerialData)&&(load_we == `WriteDisable_low));
	assign 	trance_wr_en = (mem_addr_i == `SerialData)&&(mem_we_n == `WriteEnable_low);
		// assign 	trance_wr_en = (load_addr == `SerialData)&&(load_we == `WriteEnable_low);
	assign  trance_rd_en = trance_start;
	assign	ext_uart_tx = trance_data;
	
fifo_generator_0 trance (
  .clk(clk),      // input wire clk
  .rst(rst),      // input wire rst
  .din(trance_din),      // input wire [7 : 0] din
  .wr_en(trance_wr_en),  // input wire wr_en
  .rd_en(trance_rd_en),  // input wire rd_en
  .dout(trance_data),    // output wire [7 : 0] dout
  .full(trance_full),    // output wire full
  .empty(trance_empty)  // output wire empty
);     

	always @(negedge clk) begin
		if(rst) begin
			ext_uart_clear <= 1'b1;
		end
		else begin
			if(ext_uart_ready && (~read_full) && mem_addr_i == `SerialData) begin
		// if(ext_uart_ready && (~read_full) && load_addr == `SerialData) begin
				ext_uart_clear <= 1'b1;
			end
			else begin
				ext_uart_clear <= 1'b0;
			end
		end
	end
(*mark_debug = "true"*)reg [31:0] serial_o;        //ä¸²å£çŠ¶æ?ã?æ•°æ®è¯»å?

	always @(*) begin
		if(rst) begin
			// ext_uart_start <= 1'b0;
			serial_o <= `ZeroWord;
			trance_din <= 8'h00;
			
		end
		else begin
			if(is_SerialState) begin                                     // è·å–ä¸²å£çŠ¶æ??
				serial_o <= {{30{1'b0}}, {ext_uart_ready, !ext_uart_busy}};//å‘é?çŠ¶æ€?
				// ext_uart_start <= 1'b0;//ä¸å‘é€?
				trance_din <= 8'h00;
			end
			else if(is_SerialData) begin                   // è·å–ï¼ˆæˆ–å‘é?ï¼‰ä¸²å£æ•°æ®
				if(mem_we_n) begin                    // ä¸å†™å³è¯»
				// if(mem_we_n) begin                    
					serial_o <= {24'h000000, ext_uart_rx};//æ‹¼ä¸Šä¸²å£æ•°æ®
					// ext_uart_start <= 1'b0;//ä¸å‘é€?
					trance_din <= 8'h00;
				end
				else begin            //å†?
					trance_din <= mem_data_i[7:0];
					// trance_din <= load_data[7:0];
					// ext_uart_start <= 1'b1;//å‘é??
					serial_o <= `ZeroWord;
				end
			end
			else begin
				// ext_uart_start <= 1'b0;
				serial_o <= 32'h0000_0000;
				trance_din <= 8'h00;
			end
		end
	end

//å¤„ç†BaseRamï¼ˆæŒ‡ä»¤å­˜å‚¨å™¨ï¼?//load_data
// assign base_ram_data = is_base_ram_delay ? ((state == 2'b10) ? sbaseram_buffer : 32'hzzzzzzzz) : 32'hzzzzzzzz;
assign base_ram_data = is_base_ram ? ((mem_we_n == `WriteEnable_n) ? mem_data_i : 32'hzzzzzzzz) : 32'hzzzzzzzz;
assign base_ram_o = base_ram_data;      //è¯»å–åˆ°çš„BaseRamæ•°æ®




//å½“memé˜¶æ®µéœ?è¦å‘BaseRamçš„åœ°å?å†™å…¥æˆ–è¯»å–æ•°æ®æ—¶ï¼Œå‘ç”Ÿç»“æ„å†’é™?
always @(posedge clk or negedge rst) begin
    if(rst)begin
        base_ram_addr <= 20'h00000;
        base_ram_be_n <= 4'b0000;
        base_ram_ce_n <= 1'b0;
        base_ram_oe_n <= 1'b1;
        base_ram_we_n <= 1'b1;
    end else if((is_base_ram && stallreq == `NoStop)) begin           //baseramå†™ï¼Œmemæ¨¡å—å·²å«æš‚åœ
        // base_ram_addr <= mem_addr_i[21:2];   //æœ‰å¯¹é½è¦æ±‚ï¼Œä½ä¸¤ä½èˆå?
        // base_ram_be_n <= mem_sel_n;
		base_ram_addr <= load_addr[21:2];   //æœ‰å¯¹é½è¦æ±‚ï¼Œä½ä¸¤ä½èˆå?
        base_ram_be_n <= load_sel;
        base_ram_ce_n <= 1'b0;
        base_ram_oe_n <= !load_we;
        base_ram_we_n <= load_we;
	end else if(load_baseram) begin //baseramå†™ï¼Œmemæ¨¡å—å·²å«æš‚åœ (this_inst_is_load && is_base_ram)&&
        base_ram_addr <= load_addr[21:2];   //æœ‰å¯¹é½è¦æ±‚ï¼Œä½ä¸¤ä½èˆå?
        base_ram_be_n <= load_sel;
        base_ram_ce_n <= 1'b0;
        base_ram_oe_n <= !load_we;
        base_ram_we_n <= load_we;
    end else if(stallreq || load_baseram_delay) begin        //ä¸å†™å³è¯» if(state == 2'b01 ||state == 2'b11)
		base_ram_addr <= base_ram_addr;   //æœ‰å¯¹é½è¦æ±‚ï¼Œä½ä¸¤ä½èˆå?
        base_ram_be_n <= base_ram_be_n;
        base_ram_ce_n <= 1'b0;
        base_ram_oe_n <= !load_we;
        base_ram_we_n <= load_we;
	end else if( branch_flag_i && !load_baseram_delay_use)begin 
		base_ram_addr <= branch_target_address_i[21:2];   //æœ‰å¯¹é½è¦æ±‚ï¼Œä½ä¸¤ä½èˆå?
        base_ram_be_n <= 4'b0000;
        base_ram_ce_n <= 1'b0;
        base_ram_oe_n <= 1'b0;
        base_ram_we_n <= 1'b1;
    end else begin
		base_ram_addr <= rom_addr_i[21:2];   //æœ‰å¯¹é½è¦æ±‚ï¼Œä½ä¸¤ä½èˆå?
        base_ram_be_n <= 4'b0000;
        base_ram_ce_n <= 1'b0;
        base_ram_oe_n <= 1'b0;
        base_ram_we_n <= 1'b1;
	end
end

always @(*) begin
    // inst_o = `ZeroWord;
    // if(is_base_ram ) begin           //baseramå†™ï¼Œmemæ¨¡å—å·²å«æš‚åœ
        // inst_o = base_ram_o;
    // end
    // end else begin  
	if(rst == `NoStop)begin//ä¸å†™å³è¯» if(state == 2'b01 ||state == 2'b11)
        inst_o = base_ram_o;
    end
end


//å¤„ç†ExtRamï¼ˆæ•°æ®å­˜å‚¨å™¨ï¼?
assign ext_ram_data = is_ext_ram ? ((mem_we_n == `WriteEnable_n) ? mem_data_i : 32'hzzzzzzzz) : 32'hzzzzzzzz;
assign ext_ram_o = ext_ram_data;

// always @(*) begin
    // ext_ram_addr = 20'h00000;
    // ext_ram_be_n = 4'b0000;
    // ext_ram_ce_n = 1'b0;
    // ext_ram_oe_n = 1'b1;
    // ext_ram_we_n = 1'b1;
    // if(is_ext_ram) begin           //æ¶‰åŠåˆ°extRamçš„ç›¸å…³æ•°æ®æ“ä½?
        // ext_ram_addr = mem_addr_i[21:2];    //æœ‰å¯¹é½è¦æ±‚ï¼Œä½ä¸¤ä½èˆå?
        // ext_ram_be_n = mem_sel_n;
        // ext_ram_ce_n = 1'b0;
        // ext_ram_oe_n = !mem_we_n;
        // ext_ram_we_n = mem_we_n;
    // end else begin
        // ext_ram_addr = 20'h00000;
        // ext_ram_be_n = 4'b0000;
        // ext_ram_ce_n = 1'b0;
        // ext_ram_oe_n = 1'b1;
        // ext_ram_we_n = 1'b1;
    // end
// end

always @(posedge clk or negedge rst) begin
    if(rst)begin
        ext_ram_addr <= 20'h00000;
        ext_ram_be_n <= 4'b0000;
        ext_ram_ce_n <= 1'b0;
        ext_ram_oe_n <= 1'b1;
        ext_ram_we_n <= 1'b1;
	end else if(load_extram_delay) begin        //ä¸å†™å³è¯» if(state == 2'b01 ||state == 2'b11)
		ext_ram_addr <= ext_ram_addr;   //æœ‰å¯¹é½è¦æ±‚ï¼Œä½ä¸¤ä½èˆå?
        ext_ram_be_n <= ext_ram_be_n;
        ext_ram_ce_n <= 1'b0;
        ext_ram_oe_n <= !load_we;
        ext_ram_we_n <= load_we;
    end else if((is_ext_ram && stallreq == `NoStop)) begin           //extramå†™ï¼Œmemæ¨¡å—å·²å«æš‚åœ
        // ext_ram_addr <= mem_addr_i[21:2];   //æœ‰å¯¹é½è¦æ±‚ï¼Œä½ä¸¤ä½èˆå?
        // ext_ram_be_n <= mem_sel_n;
		ext_ram_addr <= load_addr[21:2];   //æœ‰å¯¹é½è¦æ±‚ï¼Œä½ä¸¤ä½èˆå?
        ext_ram_be_n <= load_sel;
        ext_ram_ce_n <= 1'b0;
        ext_ram_oe_n <= !load_we;
        ext_ram_we_n <= load_we;
	end else if(load_extram) begin //extramå†™ï¼Œmemæ¨¡å—å·²å«æš‚åœ (this_inst_is_load && is_ext_ram)&&
        ext_ram_addr <= load_addr[21:2];   //æœ‰å¯¹é½è¦æ±‚ï¼Œä½ä¸¤ä½èˆå?
        ext_ram_be_n <= load_sel;
        ext_ram_ce_n <= 1'b0;
        ext_ram_oe_n <= !load_we;
        ext_ram_we_n <= load_we;
    end else begin
        ext_ram_addr = 20'h00000;
        ext_ram_be_n = 4'b0000;
        ext_ram_ce_n = 1'b0;
        ext_ram_oe_n = 1'b1;
        ext_ram_we_n = 1'b1;
    end
end

//11011101100010100001
//0000 0000 0010 0001 0011 1101 0000 0101

//ç¡®è®¤è¾“å‡ºçš„æ•°æ?
always @(*) begin
    ram_data_o = `ZeroWord;
    if(is_SerialState || is_SerialData ) begin
        ram_data_o = serial_o;
    end else if (is_base_ram) begin//|| is_base_ram_delay ||is_base_ram_delay2
        case (mem_sel_n)
            4'b1110: begin
                ram_data_o = {{24{base_ram_o[7]}}, base_ram_o[7:0]};
            end
            4'b1101: begin
                ram_data_o = {{24{base_ram_o[15]}}, base_ram_o[15:8]};
            end
            4'b1011: begin
                ram_data_o = {{24{base_ram_o[23]}}, base_ram_o[23:16]};
            end
            4'b0111: begin
                ram_data_o = {{24{base_ram_o[31]}}, base_ram_o[31:24]};
            end
            4'b0000: begin
                ram_data_o = base_ram_o;
            end
            default: begin
                ram_data_o = base_ram_o;
            end
        endcase
   end else if (is_base_ram_delay ||is_base_ram_delay2) begin
        case (mem_sel_n_delay)
            4'b1110: begin
                ram_data_o = {{24{base_ram_o[7]}}, base_ram_o[7:0]};
            end
            4'b1101: begin
                ram_data_o = {{24{base_ram_o[15]}}, base_ram_o[15:8]};
            end
            4'b1011: begin
                ram_data_o = {{24{base_ram_o[23]}}, base_ram_o[23:16]};
            end
            4'b0111: begin
                ram_data_o = {{24{base_ram_o[31]}}, base_ram_o[31:24]};
            end
            4'b0000: begin
                ram_data_o = base_ram_o;
            end
            default: begin
                ram_data_o = base_ram_o;
            end
        endcase
    end else if (is_ext_ram) begin
        case (mem_sel_n)
            4'b1110: begin
                ram_data_o = {{24{ext_ram_o[7]}}, ext_ram_o[7:0]};
            end
            4'b1101: begin
                ram_data_o = {{24{ext_ram_o[15]}}, ext_ram_o[15:8]};
            end
            4'b1011: begin
                ram_data_o = {{24{ext_ram_o[23]}}, ext_ram_o[23:16]};
            end
            4'b0111: begin
                ram_data_o = {{24{ext_ram_o[31]}}, ext_ram_o[31:24]};
            end
            4'b0000: begin
                ram_data_o = ext_ram_o;
            end
            default: begin
                ram_data_o = ext_ram_o;
            end
        endcase
	end else if (is_ext_ram_delay) begin
        case (mem_sel_n_delay)
            4'b1110: begin
                ram_data_o = {{24{ext_ram_o[7]}}, ext_ram_o[7:0]};
            end
            4'b1101: begin
                ram_data_o = {{24{ext_ram_o[15]}}, ext_ram_o[15:8]};
            end
            4'b1011: begin
                ram_data_o = {{24{ext_ram_o[23]}}, ext_ram_o[23:16]};
            end
            4'b0111: begin
                ram_data_o = {{24{ext_ram_o[31]}}, ext_ram_o[31:24]};
            end
            4'b0000: begin
                ram_data_o = ext_ram_o;
            end
            default: begin
                ram_data_o = ext_ram_o;
            end
        endcase
    end else begin
        ram_data_o = `ZeroWord;
    end
end


endmodule //ram
