![image](https://github.com/user-attachments/assets/b688373c-b53e-40b7-aaa0-fde060bcbf48)# XOR Gate Simulation (Verilog + ModelSim)

This project demonstrates the implementation and simulation of an XOR logic gate using Verilog HDL and ModelSim. It includes the gate module, a testbench, simulation outputs, and a waveform screenshot.

---

## ğŸ“ File Structure
.  
â”œâ”€â”€ xor_gate.v         # XOR gate logic in Verilog  
â”œâ”€â”€ xor_gate_tb.v      # Testbench to simulate the XOR gate  
â”œâ”€â”€ monitor_log_xor.txt  # Textual output from the simulation  
â””â”€â”€ wave_xor_tb.png    # Screenshot of waveform output in ModelSim  

---

## âœ… Test Cases

| a | b | y (a ^ b) |
|---|---|-----------|
| 0 | 0 | 0         |
| 0 | 1 | 1         |
| 1 | 0 | 1         |
| 1 | 1 | 0         |

---

## ğŸ–¥ï¸ Simulation Commands (ModelSim)

```tcl
vlib work
vlog src/xor_gate.v tb/xor_gate_tb.v
vsim work.xor_gate_tb
add wave *
run -all
```
## ğŸ“· Waveform

![XOR Gate Waveform](wave_xor_tb.png)

### ğŸ“ Notes

- Run the testbench in ModelSim to generate `monitor_log_xor.txt` and `wave_xor_tb.png`.
- Make sure `xor_gate.v` and `xor_gate_tb.v` paths are correctly set.
- For waveform output, use `$dumpfile` and `$dumpvars` in your testbench.
