* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Dec 6 2018 15:12:23

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uart_rx_inst.prescale_reg_9
T_8_5_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_42
T_8_7_lc_trk_g0_2
T_8_7_input_2_6
T_8_7_wire_logic_cluster/lc_6/in_2

T_8_5_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g2_5
T_9_6_input_2_1
T_9_6_wire_logic_cluster/lc_1/in_2

End 

Net : uart_rx_inst.n33
T_8_7_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_5/in_0

End 

Net : uart_rx_inst.n1581
T_9_7_wire_logic_cluster/lc_1/cout
T_9_7_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx_inst.n729
T_9_7_wire_logic_cluster/lc_2/out
T_9_3_sp4_v_t_41
T_8_5_lc_trk_g0_4
T_8_5_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx_inst.n712
T_8_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_input_2_1
T_9_5_wire_logic_cluster/lc_1/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_input_2_3
T_9_5_wire_logic_cluster/lc_3/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_wire_logic_cluster/lc_4/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_input_2_5
T_9_5_wire_logic_cluster/lc_5/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_input_2_7
T_9_5_wire_logic_cluster/lc_7/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_input_2_2
T_9_6_wire_logic_cluster/lc_2/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_input_2_4
T_9_6_wire_logic_cluster/lc_4/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_input_2_6
T_9_6_wire_logic_cluster/lc_6/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_7/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g3_7
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_2/in_0

End 

Net : output_axis_tvalid_N_175_cascade_
T_8_6_wire_logic_cluster/lc_5/ltout
T_8_6_wire_logic_cluster/lc_6/in_2

End 

Net : uart_rx_inst.n509_cascade_
T_8_6_wire_logic_cluster/lc_6/ltout
T_8_6_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx_inst.n34
T_8_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g1_3
T_8_6_wire_logic_cluster/lc_5/in_3

End 

Net : uart_rx_inst.prescale_reg_18
T_8_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_2/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_46
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx_inst.n30_cascade_
T_8_6_wire_logic_cluster/lc_2/ltout
T_8_6_wire_logic_cluster/lc_3/in_2

End 

Net : uart_rx_inst.prescale_reg_3
T_8_5_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_2/in_1

T_8_5_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g0_0
T_9_5_wire_logic_cluster/lc_3/in_1

End 

Net : uart_rx_inst.prescale_reg_10
T_8_5_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_input_2_2
T_8_6_wire_logic_cluster/lc_2/in_2

T_8_5_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx_inst.prescale_reg_6
T_8_5_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g0_7
T_8_6_wire_logic_cluster/lc_2/in_3

T_8_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g1_7
T_9_5_input_2_6
T_9_5_wire_logic_cluster/lc_6/in_2

End 

Net : uart_rx_inst.n509
T_8_6_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g3_6
T_9_5_wire_logic_cluster/lc_0/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g2_6
T_7_5_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g2_6
T_7_5_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx_inst.prescale_reg_1
T_8_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_6/in_0

T_8_7_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_38
T_10_5_sp4_h_l_3
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_1/in_1

End 

Net : uart_rx_inst.n31
T_8_7_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_5/in_1

End 

Net : uart_rx_inst.prescale_reg_17
T_8_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_3/out
T_8_7_sp4_h_l_11
T_9_7_lc_trk_g2_3
T_9_7_input_2_1
T_9_7_wire_logic_cluster/lc_1/in_2

End 

Net : uart_rx_inst.prescale_reg_2
T_7_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g0_1
T_8_7_wire_logic_cluster/lc_6/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_7_5_sp4_v_t_47
T_8_5_sp4_h_l_3
T_9_5_lc_trk_g3_3
T_9_5_input_2_2
T_9_5_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx_inst.prescale_reg_15
T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g3_2
T_8_7_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g3_2
T_9_6_input_2_7
T_9_6_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx_inst.prescale_reg_16
T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g2_4
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g1_4
T_9_7_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx_inst.n677
T_7_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_46
T_8_6_lc_trk_g2_3
T_8_6_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_43
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_2/in_1

T_7_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_46
T_8_6_lc_trk_g2_3
T_8_6_wire_logic_cluster/lc_0/in_1

T_7_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g1_5
T_7_8_wire_logic_cluster/lc_3/in_1

T_7_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx_inst.bit_cnt_3
T_7_9_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g0_1
T_7_8_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g2_1
T_8_8_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_0/in_0

End 

Net : uart_rx_inst.prescale_reg_11
T_8_5_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g0_3
T_8_6_wire_logic_cluster/lc_3/in_0

T_8_5_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g2_3
T_9_6_input_2_3
T_9_6_wire_logic_cluster/lc_3/in_2

End 

Net : uart_rx_inst.prescale_reg_12
T_8_7_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_6/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_4/in_1

End 

Net : uart_rx_inst.prescale_reg_13
T_8_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_0/in_3

T_8_7_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g2_1
T_9_6_input_2_5
T_9_6_wire_logic_cluster/lc_5/in_2

End 

Net : uart_rx_inst.bit_cnt_2
T_8_9_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g0_0
T_8_8_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g3_0
T_7_9_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g3_0
T_7_9_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx_inst.bit_cnt_1
T_7_9_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g1_3
T_7_8_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g3_3
T_8_8_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g0_3
T_7_9_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g0_3
T_7_9_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_input_2_0
T_7_9_wire_logic_cluster/lc_0/in_2

T_7_9_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g0_3
T_8_9_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx_inst.prescale_reg_7
T_8_5_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_3/in_1

T_8_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_7/in_1

End 

Net : uart_rx_inst.n1580
T_9_7_wire_logic_cluster/lc_0/cout
T_9_7_wire_logic_cluster/lc_1/in_3

Net : uart_rx_inst.n739
T_9_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx_inst.prescale_reg_14
T_8_5_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_3/in_3

T_8_5_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_37
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_9_7_0_
T_9_7_wire_logic_cluster/carry_in_mux/cout
T_9_7_wire_logic_cluster/lc_0/in_3

Net : uart_rx_inst.n744
T_9_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_4/in_3

End 

Net : uart_rx_inst.prescale_reg_0
T_9_5_wire_logic_cluster/lc_0/out
T_9_3_sp4_v_t_45
T_8_6_lc_trk_g3_5
T_8_6_wire_logic_cluster/lc_4/in_0

T_9_5_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g2_0
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

End 

Net : uart_rx_inst.n32_cascade_
T_8_6_wire_logic_cluster/lc_4/ltout
T_8_6_wire_logic_cluster/lc_5/in_2

End 

Net : rxd_reg
T_8_14_wire_logic_cluster/lc_4/out
T_9_14_sp12_h_l_0
T_8_2_sp12_v_t_23
T_8_6_lc_trk_g3_0
T_8_6_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_8_6_sp12_v_t_23
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_4/in_3

T_8_14_wire_logic_cluster/lc_4/out
T_8_6_sp12_v_t_23
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_45
T_8_6_sp4_v_t_41
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_3/in_0

T_8_14_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_45
T_8_11_lc_trk_g2_5
T_8_11_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_8_6_sp12_v_t_23
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_8_6_sp12_v_t_23
T_0_6_span12_horz_8
T_6_6_lc_trk_g1_4
T_6_6_wire_logic_cluster/lc_6/in_3

T_8_14_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_45
T_8_6_sp4_v_t_45
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_3/in_3

T_8_14_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_45
T_8_6_sp4_v_t_45
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_1/in_3

T_8_14_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_45
T_9_10_sp4_h_l_1
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_3/in_3

T_8_14_wire_logic_cluster/lc_4/out
T_8_6_sp12_v_t_23
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx_inst.n1578
T_9_6_wire_logic_cluster/lc_6/cout
T_9_6_wire_logic_cluster/lc_7/in_3

Net : uart_rx_inst.n749
T_9_6_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g0_7
T_8_7_wire_logic_cluster/lc_2/in_3

End 

Net : bit_cnt_0
T_7_8_wire_logic_cluster/lc_2/out
T_5_8_sp4_h_l_1
T_8_4_sp4_v_t_36
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_6/in_0

T_7_8_wire_logic_cluster/lc_2/out
T_8_7_sp4_v_t_37
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_2/out
T_5_8_sp4_h_l_1
T_8_4_sp4_v_t_36
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_input_2_3
T_7_8_wire_logic_cluster/lc_3/in_2

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g0_2
T_8_8_wire_logic_cluster/lc_1/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_2/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g2_2
T_8_9_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx_inst.prescale_reg_4
T_7_5_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g3_2
T_8_6_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_2/out
T_7_5_sp4_h_l_9
T_9_5_lc_trk_g2_4
T_9_5_input_2_4
T_9_5_wire_logic_cluster/lc_4/in_2

End 

Net : uart_rx_inst.n681
T_8_3_wire_logic_cluster/lc_0/out
T_8_1_sp4_v_t_45
T_7_4_lc_trk_g3_5
T_7_4_wire_logic_cluster/lc_5/s_r

End 

Net : output_axis_tvalid_N_175
T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_8_9_sp4_v_t_38
T_8_11_lc_trk_g2_3
T_8_11_wire_logic_cluster/lc_6/in_3

T_8_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_0/in_3

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_8_8_lc_trk_g1_2
T_8_8_wire_logic_cluster/lc_6/in_3

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_8_9_sp4_v_t_38
T_8_10_lc_trk_g2_6
T_8_10_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_7_8_lc_trk_g3_2
T_7_8_wire_logic_cluster/lc_0/in_3

End 

Net : n680
T_8_11_wire_logic_cluster/lc_6/out
T_8_5_sp12_v_t_23
T_8_0_span12_vert_8
T_8_3_lc_trk_g3_4
T_8_3_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g1_6
T_8_12_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_8_5_sp12_v_t_23
T_8_0_span12_vert_8
T_8_4_lc_trk_g3_3
T_8_4_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx_inst.prescale_reg_8
T_7_5_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g3_3
T_8_6_input_2_4
T_8_6_wire_logic_cluster/lc_4/in_2

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_sp4_h_l_11
T_10_5_sp4_v_t_46
T_9_6_lc_trk_g3_6
T_9_6_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx_inst.n1577
T_9_6_wire_logic_cluster/lc_5/cout
T_9_6_wire_logic_cluster/lc_6/in_3

Net : uart_rx_inst.n754
T_9_6_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx_inst.prescale_reg_5
T_7_5_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g2_1
T_8_6_wire_logic_cluster/lc_4/in_3

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_sp4_h_l_7
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_9_6_0_
T_9_6_wire_logic_cluster/carry_in_mux/cout
T_9_6_wire_logic_cluster/lc_0/in_3

Net : uart_rx_inst.n784
T_9_6_wire_logic_cluster/lc_0/out
T_9_6_sp4_h_l_5
T_8_2_sp4_v_t_47
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_3/in_3

End 

Net : n703
T_8_12_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_40
T_8_15_sp4_v_t_45
T_8_11_sp4_v_t_46
T_8_13_lc_trk_g3_3
T_8_13_wire_logic_cluster/lc_2/cen

T_8_12_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_41
T_9_15_sp4_v_t_42
T_9_11_sp4_v_t_47
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_8_12_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_41
T_9_15_sp4_v_t_42
T_9_11_sp4_v_t_47
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_0/cen

T_8_12_wire_logic_cluster/lc_4/out
T_9_12_sp12_h_l_0
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_1/cen

T_8_12_wire_logic_cluster/lc_4/out
T_9_12_sp12_h_l_0
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_1/cen

T_8_12_wire_logic_cluster/lc_4/out
T_9_12_sp12_h_l_0
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_1/cen

T_8_12_wire_logic_cluster/lc_4/out
T_9_12_sp12_h_l_0
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_1/cen

T_8_12_wire_logic_cluster/lc_4/out
T_9_12_sp12_h_l_0
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_1/cen

End 

Net : uart_rx_inst.n1576
T_9_6_wire_logic_cluster/lc_4/cout
T_9_6_wire_logic_cluster/lc_5/in_3

Net : uart_rx_inst.n759
T_9_6_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx_inst.n1575
T_9_6_wire_logic_cluster/lc_3/cout
T_9_6_wire_logic_cluster/lc_4/in_3

Net : uart_rx_inst.n764
T_9_6_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g1_4
T_8_7_input_2_7
T_8_7_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx_inst.n769
T_9_6_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g3_3
T_8_5_wire_logic_cluster/lc_3/in_3

End 

Net : uart_rx_inst.n1574
T_9_6_wire_logic_cluster/lc_2/cout
T_9_6_wire_logic_cluster/lc_3/in_3

Net : uart_rx_inst.n1573
T_9_6_wire_logic_cluster/lc_1/cout
T_9_6_wire_logic_cluster/lc_2/in_3

Net : uart_rx_inst.n774
T_9_6_wire_logic_cluster/lc_2/out
T_8_5_lc_trk_g3_2
T_8_5_wire_logic_cluster/lc_4/in_3

End 

Net : uart_tx_inst.n485
T_8_1_wire_logic_cluster/lc_0/out
T_9_1_lc_trk_g1_0
T_9_1_wire_logic_cluster/lc_7/in_0

T_8_1_wire_logic_cluster/lc_0/out
T_5_1_sp12_h_l_0
T_11_1_lc_trk_g1_7
T_11_1_wire_logic_cluster/lc_7/in_1

T_8_1_wire_logic_cluster/lc_0/out
T_7_1_sp4_h_l_8
T_10_1_sp4_v_t_36
T_9_4_lc_trk_g2_4
T_9_4_wire_logic_cluster/lc_4/in_0

T_8_1_wire_logic_cluster/lc_0/out
T_7_1_sp4_h_l_8
T_10_1_sp4_v_t_36
T_9_4_lc_trk_g2_4
T_9_4_wire_logic_cluster/lc_1/in_3

T_8_1_wire_logic_cluster/lc_0/out
T_7_1_sp4_h_l_8
T_10_1_sp4_v_t_36
T_9_3_lc_trk_g1_1
T_9_3_wire_logic_cluster/lc_5/in_3

T_8_1_wire_logic_cluster/lc_0/out
T_5_1_sp12_h_l_0
T_11_1_lc_trk_g1_7
T_11_1_wire_logic_cluster/lc_2/in_0

T_8_1_wire_logic_cluster/lc_0/out
T_5_1_sp12_h_l_0
T_11_1_lc_trk_g1_7
T_11_1_wire_logic_cluster/lc_0/in_0

T_8_1_wire_logic_cluster/lc_0/out
T_5_1_sp12_h_l_0
T_12_1_lc_trk_g1_0
T_12_1_wire_logic_cluster/lc_4/in_1

T_8_1_wire_logic_cluster/lc_0/out
T_5_1_sp12_h_l_0
T_12_1_lc_trk_g1_0
T_12_1_wire_logic_cluster/lc_6/in_1

T_8_1_wire_logic_cluster/lc_0/out
T_5_1_sp12_h_l_0
T_11_1_lc_trk_g1_7
T_11_1_wire_logic_cluster/lc_5/in_3

T_8_1_wire_logic_cluster/lc_0/out
T_5_1_sp12_h_l_0
T_12_1_lc_trk_g1_0
T_12_1_input_2_1
T_12_1_wire_logic_cluster/lc_1/in_2

T_8_1_wire_logic_cluster/lc_0/out
T_9_0_span4_vert_17
T_10_2_sp4_h_l_10
T_11_2_lc_trk_g3_2
T_11_2_wire_logic_cluster/lc_1/in_0

T_8_1_wire_logic_cluster/lc_0/out
T_9_0_span4_vert_17
T_10_2_sp4_h_l_10
T_11_2_lc_trk_g2_2
T_11_2_wire_logic_cluster/lc_0/in_0

T_8_1_wire_logic_cluster/lc_0/out
T_9_0_span4_vert_17
T_10_2_sp4_h_l_10
T_11_2_lc_trk_g2_2
T_11_2_wire_logic_cluster/lc_2/in_0

T_8_1_wire_logic_cluster/lc_0/out
T_9_1_lc_trk_g1_0
T_9_1_wire_logic_cluster/lc_0/in_3

T_8_1_wire_logic_cluster/lc_0/out
T_9_1_lc_trk_g1_0
T_9_1_wire_logic_cluster/lc_2/in_3

T_8_1_wire_logic_cluster/lc_0/out
T_9_1_lc_trk_g1_0
T_9_1_wire_logic_cluster/lc_4/in_3

T_8_1_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_1/in_3

T_8_1_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_3/in_3

T_8_1_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_5/in_3

End 

Net : uart_tx_inst.n873
T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_13_1_span4_horz_6
T_9_1_sp4_h_l_6
T_12_1_sp4_v_t_43
T_11_2_lc_trk_g3_3
T_11_2_wire_logic_cluster/lc_7/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_13_1_span4_horz_6
T_9_1_sp4_h_l_6
T_12_1_sp4_v_t_43
T_11_2_lc_trk_g3_3
T_11_2_wire_logic_cluster/lc_7/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_13_1_span4_horz_6
T_9_1_sp4_h_l_6
T_12_1_sp4_v_t_43
T_11_2_lc_trk_g3_3
T_11_2_wire_logic_cluster/lc_7/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_13_1_span4_horz_6
T_9_1_sp4_h_l_6
T_9_1_lc_trk_g1_3
T_9_1_wire_logic_cluster/lc_3/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_13_1_span4_horz_6
T_9_1_sp4_h_l_6
T_9_1_lc_trk_g1_3
T_9_1_wire_logic_cluster/lc_3/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_13_1_span4_horz_6
T_9_1_sp4_h_l_6
T_9_1_lc_trk_g1_3
T_9_1_wire_logic_cluster/lc_3/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_13_1_span4_horz_6
T_9_1_sp4_h_l_6
T_11_1_lc_trk_g3_3
T_11_1_wire_logic_cluster/lc_3/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_13_1_span4_horz_6
T_9_1_sp4_h_l_6
T_11_1_lc_trk_g3_3
T_11_1_wire_logic_cluster/lc_3/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_13_1_span4_horz_6
T_9_1_sp4_h_l_6
T_11_1_lc_trk_g3_3
T_11_1_wire_logic_cluster/lc_3/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_12_0_span4_vert_3
T_12_1_lc_trk_g1_3
T_12_1_wire_logic_cluster/lc_0/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_12_0_span4_vert_3
T_12_1_lc_trk_g1_3
T_12_1_wire_logic_cluster/lc_0/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_12_0_span4_vert_3
T_12_1_lc_trk_g1_3
T_12_1_wire_logic_cluster/lc_0/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span12_vert_14
T_9_3_lc_trk_g2_2
T_9_3_wire_logic_cluster/lc_4/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span12_vert_14
T_9_3_lc_trk_g2_2
T_9_3_wire_logic_cluster/lc_4/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span12_vert_14
T_9_3_lc_trk_g2_2
T_9_3_wire_logic_cluster/lc_4/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_0/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_0/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_0/cen

T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_46
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_0/cen

End 

Net : uart_tx_inst.prescale_reg_4
T_12_1_wire_logic_cluster/lc_2/out
T_12_1_lc_trk_g0_2
T_12_1_wire_logic_cluster/lc_0/in_0

T_12_1_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g0_2
T_11_2_input_2_4
T_11_2_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx_inst.n32_adj_197
T_12_1_wire_logic_cluster/lc_0/out
T_9_1_sp12_h_l_0
T_8_1_lc_trk_g0_0
T_8_1_wire_logic_cluster/lc_5/in_1

End 

Net : input_axis_tready_N_72
T_8_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g2_5
T_8_1_wire_logic_cluster/lc_0/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_8_0_span4_vert_26
T_8_3_lc_trk_g1_2
T_8_3_wire_logic_cluster/lc_6/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_7/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_7_1_sp4_h_l_2
T_6_1_lc_trk_g1_2
T_6_1_wire_logic_cluster/lc_0/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g1_5
T_7_2_wire_logic_cluster/lc_1/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_sp4_h_l_10
T_11_1_lc_trk_g3_7
T_11_1_wire_logic_cluster/lc_7/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_7_1_sp4_h_l_2
T_6_1_lc_trk_g1_2
T_6_1_wire_logic_cluster/lc_1/in_0

T_8_1_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g0_5
T_8_2_wire_logic_cluster/lc_0/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_7_1_sp4_h_l_2
T_6_1_lc_trk_g1_2
T_6_1_wire_logic_cluster/lc_4/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_sp4_h_l_10
T_13_1_span4_horz_10
T_12_1_lc_trk_g1_2
T_12_1_wire_logic_cluster/lc_5/in_0

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_sp4_h_l_10
T_13_1_span4_horz_10
T_12_1_lc_trk_g1_2
T_12_1_wire_logic_cluster/lc_7/in_0

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_sp4_h_l_10
T_11_1_lc_trk_g3_7
T_11_1_wire_logic_cluster/lc_6/in_0

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_sp4_h_l_10
T_13_1_span4_horz_10
T_12_1_lc_trk_g1_2
T_12_1_wire_logic_cluster/lc_2/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_sp4_h_l_10
T_11_1_lc_trk_g3_7
T_11_1_wire_logic_cluster/lc_1/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_sp4_h_l_10
T_11_1_lc_trk_g3_7
T_11_1_wire_logic_cluster/lc_3/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_0_span4_vert_27
T_9_3_lc_trk_g0_3
T_9_3_wire_logic_cluster/lc_6/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_0_span4_vert_27
T_9_3_lc_trk_g0_3
T_9_3_wire_logic_cluster/lc_2/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_0_span4_vert_27
T_9_3_lc_trk_g0_3
T_9_3_wire_logic_cluster/lc_4/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_1/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_3/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_5/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g2_5
T_9_2_wire_logic_cluster/lc_6/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g2_5
T_9_2_wire_logic_cluster/lc_0/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g2_5
T_9_2_wire_logic_cluster/lc_2/in_3

T_8_1_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g2_5
T_9_2_wire_logic_cluster/lc_4/in_3

End 

Net : uart_tx_inst.prescale_reg_0
T_11_2_wire_logic_cluster/lc_0/out
T_12_1_lc_trk_g3_0
T_12_1_wire_logic_cluster/lc_0/in_1

T_11_2_wire_logic_cluster/lc_0/out
T_11_2_lc_trk_g3_0
T_11_2_wire_logic_cluster/lc_0/in_1

End 

Net : uart_tx_inst.prescale_reg_8
T_12_1_wire_logic_cluster/lc_7/out
T_12_1_lc_trk_g1_7
T_12_1_input_2_0
T_12_1_wire_logic_cluster/lc_0/in_2

T_12_1_wire_logic_cluster/lc_7/out
T_12_0_span4_vert_30
T_11_3_lc_trk_g1_6
T_11_3_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx_inst.n1572
T_9_6_wire_logic_cluster/lc_0/cout
T_9_6_wire_logic_cluster/lc_1/in_3

Net : uart_rx_inst.n779
T_9_6_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_5/in_3

End 

Net : n695
T_8_10_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_6/in_0

End 

Net : uart_tx_inst.prescale_reg_5
T_12_1_wire_logic_cluster/lc_5/out
T_12_1_lc_trk_g2_5
T_12_1_wire_logic_cluster/lc_0/in_3

T_12_1_wire_logic_cluster/lc_5/out
T_11_2_lc_trk_g1_5
T_11_2_wire_logic_cluster/lc_5/in_1

End 

Net : uart_rx_inst.output_axis_tvalid_N_172
T_8_8_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_38
T_8_10_lc_trk_g0_6
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_7/in_1

End 

Net : uart_tx_inst.n1170
T_11_1_wire_logic_cluster/lc_7/out
T_11_0_span12_vert_14
T_11_2_lc_trk_g3_5
T_11_2_wire_logic_cluster/lc_5/s_r

T_11_1_wire_logic_cluster/lc_7/out
T_11_0_span12_vert_14
T_11_2_lc_trk_g3_5
T_11_2_wire_logic_cluster/lc_5/s_r

T_11_1_wire_logic_cluster/lc_7/out
T_11_0_span12_vert_14
T_11_2_lc_trk_g3_5
T_11_2_wire_logic_cluster/lc_5/s_r

End 

Net : uart_tx_inst.n31_adj_199
T_9_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g3_6
T_8_1_wire_logic_cluster/lc_5/in_0

End 

Net : uart_tx_inst.prescale_reg_16
T_9_3_wire_logic_cluster/lc_2/out
T_9_0_span4_vert_28
T_9_1_lc_trk_g2_4
T_9_1_input_2_6
T_9_1_wire_logic_cluster/lc_6/in_2

T_9_3_wire_logic_cluster/lc_2/out
T_10_0_span4_vert_45
T_11_4_sp4_h_l_2
T_11_4_lc_trk_g0_7
T_11_4_wire_logic_cluster/lc_0/in_1

End 

Net : uart_tx_inst.n935
T_9_4_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g1_4
T_9_3_wire_logic_cluster/lc_4/in_1

End 

Net : uart_tx_inst.n18
T_11_4_wire_logic_cluster/lc_2/out
T_9_4_sp4_h_l_1
T_9_4_lc_trk_g1_4
T_9_4_wire_logic_cluster/lc_4/in_3

End 

Net : uart_tx_inst.n1563
T_11_4_wire_logic_cluster/lc_1/cout
T_11_4_wire_logic_cluster/lc_2/in_3

End 

Net : uart_tx_inst.prescale_reg_1
T_11_2_wire_logic_cluster/lc_1/out
T_11_1_lc_trk_g1_1
T_11_1_wire_logic_cluster/lc_4/in_0

T_11_2_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g3_1
T_11_2_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx_inst.n33_adj_198
T_11_1_wire_logic_cluster/lc_4/out
T_9_1_sp4_h_l_5
T_8_1_lc_trk_g1_5
T_8_1_wire_logic_cluster/lc_5/in_3

End 

Net : uart_rx_inst.n1141
T_7_5_wire_logic_cluster/lc_7/out
T_6_5_sp4_h_l_6
T_9_5_sp4_v_t_46
T_10_5_sp4_h_l_4
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_5/s_r

End 

Net : uart_rx_inst.n1479
T_8_6_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_7/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g2_0
T_7_5_input_2_6
T_7_5_wire_logic_cluster/lc_6/in_2

T_8_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g2_0
T_7_6_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g2_0
T_7_6_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_3/in_0

T_8_6_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_2/in_0

T_8_6_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_1/in_0

T_8_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_7/in_0

T_8_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_5/in_0

T_8_6_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_2/in_0

T_8_6_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_4/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_7/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_0/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g0_0
T_7_7_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_3/in_1

End 

Net : n1167
T_7_8_wire_logic_cluster/lc_1/out
T_7_5_sp4_v_t_42
T_8_9_sp4_h_l_1
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_5/s_r

End 

Net : n705_cascade_
T_7_8_wire_logic_cluster/lc_0/ltout
T_7_8_wire_logic_cluster/lc_1/in_2

End 

Net : uart_rx_inst.n1468
T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_42
T_7_5_lc_trk_g0_7
T_7_5_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_42
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_3/in_0

End 

Net : n1698
T_7_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx_inst.output_axis_tvalid_N_173
T_7_9_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx_inst.n232_cascade_
T_8_8_wire_logic_cluster/lc_4/ltout
T_8_8_wire_logic_cluster/lc_5/in_2

End 

Net : uart_tx_inst.prescale_reg_2
T_11_2_wire_logic_cluster/lc_2/out
T_11_1_lc_trk_g1_2
T_11_1_wire_logic_cluster/lc_4/in_1

T_11_2_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g1_2
T_11_2_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx_inst.prescale_reg_9
T_11_1_wire_logic_cluster/lc_3/out
T_11_1_lc_trk_g1_3
T_11_1_input_2_4
T_11_1_wire_logic_cluster/lc_4/in_2

T_11_1_wire_logic_cluster/lc_3/out
T_12_0_span4_vert_39
T_11_3_lc_trk_g2_7
T_11_3_input_2_1
T_11_3_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx_inst.n7
T_7_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_4/in_0

T_7_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_6/in_0

T_7_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g3_3
T_7_2_wire_logic_cluster/lc_2/in_0

T_7_2_wire_logic_cluster/lc_3/out
T_6_1_lc_trk_g2_3
T_6_1_wire_logic_cluster/lc_0/in_1

T_7_2_wire_logic_cluster/lc_3/out
T_6_1_lc_trk_g3_3
T_6_1_wire_logic_cluster/lc_1/in_3

T_7_2_wire_logic_cluster/lc_3/out
T_0_2_span12_horz_1
T_12_2_sp12_v_t_22
T_12_3_lc_trk_g3_6
T_12_3_wire_logic_cluster/lc_0/in_1

T_7_2_wire_logic_cluster/lc_3/out
T_8_2_sp4_h_l_6
T_12_2_sp4_h_l_9
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_1/in_0

T_7_2_wire_logic_cluster/lc_3/out
T_8_2_sp4_h_l_6
T_12_2_sp4_h_l_9
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_3/in_0

T_7_2_wire_logic_cluster/lc_3/out
T_8_2_sp4_h_l_6
T_12_2_sp4_h_l_9
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_5/in_0

T_7_2_wire_logic_cluster/lc_3/out
T_8_2_sp4_h_l_6
T_12_2_sp4_h_l_9
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_7/in_0

T_7_2_wire_logic_cluster/lc_3/out
T_8_2_sp4_h_l_6
T_12_2_sp4_h_l_9
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_0/in_3

T_7_2_wire_logic_cluster/lc_3/out
T_8_2_sp4_h_l_6
T_12_2_sp4_h_l_9
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_2/in_3

T_7_2_wire_logic_cluster/lc_3/out
T_8_2_sp4_h_l_6
T_12_2_sp4_h_l_9
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_4/in_3

T_7_2_wire_logic_cluster/lc_3/out
T_8_2_sp4_h_l_6
T_12_2_sp4_h_l_9
T_12_2_lc_trk_g1_4
T_12_2_wire_logic_cluster/lc_6/in_3

T_7_2_wire_logic_cluster/lc_3/out
T_7_1_sp4_v_t_38
T_7_3_lc_trk_g3_3
T_7_3_wire_logic_cluster/lc_3/in_1

T_7_2_wire_logic_cluster/lc_3/out
T_7_1_sp4_v_t_38
T_7_3_lc_trk_g3_3
T_7_3_wire_logic_cluster/lc_1/in_3

T_7_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx_inst.bit_cnt_1
T_7_1_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g0_1
T_7_2_wire_logic_cluster/lc_3/in_0

T_7_1_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g2_1
T_8_2_wire_logic_cluster/lc_3/in_0

T_7_1_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g2_1
T_8_2_wire_logic_cluster/lc_2/in_3

T_7_1_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g0_1
T_7_2_wire_logic_cluster/lc_0/in_1

T_7_1_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g0_1
T_7_2_wire_logic_cluster/lc_7/in_0

T_7_1_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g0_1
T_7_2_wire_logic_cluster/lc_6/in_1

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_lc_trk_g3_1
T_7_1_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx_inst.n165
T_8_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_0/in_0

T_8_2_wire_logic_cluster/lc_4/out
T_9_2_sp4_h_l_8
T_12_0_span4_vert_15
T_11_1_lc_trk_g2_7
T_11_1_wire_logic_cluster/lc_7/in_0

T_8_2_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_input_2_7
T_9_1_wire_logic_cluster/lc_7/in_2

T_8_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g1_4
T_8_2_wire_logic_cluster/lc_0/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_9_2_sp4_h_l_8
T_12_0_span4_vert_15
T_11_1_lc_trk_g2_7
T_11_1_wire_logic_cluster/lc_1/in_0

T_8_2_wire_logic_cluster/lc_4/out
T_9_2_sp4_h_l_8
T_12_0_span4_vert_15
T_11_1_lc_trk_g2_7
T_11_1_wire_logic_cluster/lc_3/in_0

T_8_2_wire_logic_cluster/lc_4/out
T_9_2_sp4_h_l_8
T_13_2_span4_horz_4
T_12_0_span4_vert_20
T_12_1_lc_trk_g0_4
T_12_1_wire_logic_cluster/lc_5/in_3

T_8_2_wire_logic_cluster/lc_4/out
T_9_2_sp4_h_l_8
T_13_2_span4_horz_4
T_12_0_span4_vert_20
T_12_1_lc_trk_g0_4
T_12_1_wire_logic_cluster/lc_7/in_3

T_8_2_wire_logic_cluster/lc_4/out
T_9_2_sp4_h_l_8
T_12_0_span4_vert_15
T_12_1_lc_trk_g0_7
T_12_1_wire_logic_cluster/lc_2/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_9_2_sp4_h_l_8
T_12_0_span4_vert_15
T_11_1_lc_trk_g2_7
T_11_1_wire_logic_cluster/lc_6/in_3

T_8_2_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g0_4
T_9_2_wire_logic_cluster/lc_0/in_0

T_8_2_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_1/in_0

T_8_2_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_3/in_0

T_8_2_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g2_4
T_9_3_wire_logic_cluster/lc_2/in_0

T_8_2_wire_logic_cluster/lc_4/out
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_5/in_0

T_8_2_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g2_4
T_9_3_wire_logic_cluster/lc_4/in_0

T_8_2_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g1_4
T_9_2_wire_logic_cluster/lc_6/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g1_4
T_9_2_wire_logic_cluster/lc_2/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g1_4
T_9_2_wire_logic_cluster/lc_4/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g3_4
T_9_3_wire_logic_cluster/lc_6/in_1

End 

Net : uart_rx_inst.n1502
T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_0/in_3

End 

Net : n1711_cascade_
T_8_8_wire_logic_cluster/lc_0/ltout
T_8_8_wire_logic_cluster/lc_1/in_2

End 

Net : n1220
T_8_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_47
T_8_10_lc_trk_g1_2
T_8_10_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g3_1
T_9_9_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx_inst.prescale_reg_12
T_11_1_wire_logic_cluster/lc_1/out
T_11_1_lc_trk_g2_1
T_11_1_wire_logic_cluster/lc_4/in_3

T_11_1_wire_logic_cluster/lc_1/out
T_11_0_span4_vert_34
T_11_3_lc_trk_g1_2
T_11_3_wire_logic_cluster/lc_4/in_1

End 

Net : bit_cnt_2
T_7_2_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g3_5
T_7_2_wire_logic_cluster/lc_3/in_1

T_7_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_3/in_1

T_7_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g1_5
T_8_2_input_2_2
T_8_2_wire_logic_cluster/lc_2/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_5/in_1

T_7_2_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g3_5
T_7_2_input_2_0
T_7_2_wire_logic_cluster/lc_0/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g3_5
T_7_2_input_2_6
T_7_2_wire_logic_cluster/lc_6/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g3_5
T_7_2_wire_logic_cluster/lc_5/in_1

End 

Net : uart_tx_inst.bit_cnt_0
T_7_3_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g0_3
T_7_2_input_2_3
T_7_2_wire_logic_cluster/lc_3/in_2

T_7_3_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g2_3
T_8_2_wire_logic_cluster/lc_2/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g1_3
T_7_2_wire_logic_cluster/lc_7/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g0_3
T_7_2_wire_logic_cluster/lc_6/in_3

T_7_3_wire_logic_cluster/lc_3/out
T_7_0_span4_vert_30
T_7_1_lc_trk_g2_6
T_7_1_wire_logic_cluster/lc_1/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g1_3
T_7_3_wire_logic_cluster/lc_3/in_3

End 

Net : uart_tx_inst.prescale_reg_17
T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g3_5
T_9_1_wire_logic_cluster/lc_6/in_0

T_9_1_wire_logic_cluster/lc_5/out
T_10_0_span4_vert_43
T_11_4_sp4_h_l_0
T_11_4_lc_trk_g0_5
T_11_4_input_2_1
T_11_4_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx_inst.bit_cnt_3
T_7_3_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g1_1
T_7_2_wire_logic_cluster/lc_3/in_3

T_7_3_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g3_1
T_8_2_wire_logic_cluster/lc_3/in_3

T_7_3_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g3_1
T_8_2_wire_logic_cluster/lc_2/in_0

T_7_3_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g3_1
T_8_2_wire_logic_cluster/lc_5/in_3

T_7_3_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g1_1
T_7_2_wire_logic_cluster/lc_0/in_0

T_7_3_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g1_1
T_7_2_wire_logic_cluster/lc_6/in_0

End 

Net : uart_tx_inst.n925
T_9_4_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g0_1
T_9_3_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx_inst.n1568
T_9_5_wire_logic_cluster/lc_4/cout
T_9_5_wire_logic_cluster/lc_5/in_3

Net : uart_rx_inst.n799
T_9_5_wire_logic_cluster/lc_5/out
T_8_5_sp4_h_l_2
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_1/in_3

End 

Net : uart_rx_inst.n1746
T_11_8_wire_logic_cluster/lc_1/out
T_11_6_sp4_v_t_47
T_8_6_sp4_h_l_10
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_4/in_0

End 

Net : uart_rx_inst.n232
T_8_8_wire_logic_cluster/lc_4/out
T_9_8_sp4_h_l_8
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_1/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_41
T_9_3_sp4_v_t_42
T_9_5_lc_trk_g3_7
T_9_5_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_44
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_1/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_41
T_9_3_sp4_v_t_42
T_9_5_lc_trk_g3_7
T_9_5_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx_inst.prescale_reg_15
T_9_1_wire_logic_cluster/lc_3/out
T_9_1_lc_trk_g0_3
T_9_1_wire_logic_cluster/lc_6/in_1

T_9_1_wire_logic_cluster/lc_3/out
T_9_1_sp4_h_l_11
T_12_1_sp4_v_t_46
T_11_3_lc_trk_g2_3
T_11_3_input_2_7
T_11_3_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx_inst.n1565
T_9_5_wire_logic_cluster/lc_1/cout
T_9_5_wire_logic_cluster/lc_2/in_3

Net : uart_rx_inst.n814
T_9_5_wire_logic_cluster/lc_2/out
T_9_5_sp4_h_l_9
T_8_5_sp4_v_t_44
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx_inst.n20
T_11_4_wire_logic_cluster/lc_0/out
T_10_4_sp4_h_l_8
T_9_4_lc_trk_g0_0
T_9_4_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_11_4_0_
T_11_4_wire_logic_cluster/carry_in_mux/cout
T_11_4_wire_logic_cluster/lc_0/in_3

Net : uart_tx_inst.n34_cascade_
T_8_1_wire_logic_cluster/lc_4/ltout
T_8_1_wire_logic_cluster/lc_5/in_2

End 

Net : uart_tx_inst.n30_adj_196_cascade_
T_8_1_wire_logic_cluster/lc_3/ltout
T_8_1_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx_inst.prescale_reg_18
T_9_3_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_32
T_8_1_lc_trk_g0_3
T_8_1_input_2_3
T_8_1_wire_logic_cluster/lc_3/in_2

T_9_3_wire_logic_cluster/lc_4/out
T_8_3_sp4_h_l_0
T_11_3_sp4_v_t_37
T_11_4_lc_trk_g2_5
T_11_4_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx_inst.n1648
T_7_5_wire_logic_cluster/lc_6/out
T_6_5_sp4_h_l_4
T_9_1_sp4_v_t_47
T_9_5_lc_trk_g0_2
T_9_5_wire_logic_cluster/lc_4/cen

End 

Net : n1711
T_8_8_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_44
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_6/in_3

End 

Net : uart_rx_inst.n1570
T_9_5_wire_logic_cluster/lc_6/cout
T_9_5_wire_logic_cluster/lc_7/in_3

Net : uart_rx_inst.n789
T_9_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g2_7
T_8_5_wire_logic_cluster/lc_6/in_3

End 

Net : uart_tx_inst.prescale_reg_13
T_9_1_wire_logic_cluster/lc_1/out
T_9_1_lc_trk_g2_1
T_9_1_wire_logic_cluster/lc_6/in_3

T_9_1_wire_logic_cluster/lc_1/out
T_10_0_span4_vert_35
T_11_3_sp4_h_l_5
T_11_3_lc_trk_g1_0
T_11_3_input_2_5
T_11_3_wire_logic_cluster/lc_5/in_2

End 

Net : uart_rx_inst.n1756
T_7_7_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_36
T_9_5_sp4_h_l_6
T_9_5_lc_trk_g0_3
T_9_5_wire_logic_cluster/lc_5/in_0

End 

Net : uart_tx_inst.prescale_reg_3
T_11_1_wire_logic_cluster/lc_6/out
T_9_1_sp4_h_l_9
T_8_1_lc_trk_g1_1
T_8_1_wire_logic_cluster/lc_3/in_3

T_11_1_wire_logic_cluster/lc_6/out
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_3/in_1

End 

Net : uart_rx_inst.n1567
T_9_5_wire_logic_cluster/lc_3/cout
T_9_5_wire_logic_cluster/lc_4/in_3

Net : uart_rx_inst.n804
T_9_5_wire_logic_cluster/lc_4/out
T_8_5_sp4_h_l_0
T_7_5_lc_trk_g1_0
T_7_5_wire_logic_cluster/lc_2/in_3

End 

Net : uart_tx_inst.prescale_reg_6
T_9_2_wire_logic_cluster/lc_2/out
T_9_2_sp4_h_l_9
T_11_2_lc_trk_g2_4
T_11_2_input_2_6
T_11_2_wire_logic_cluster/lc_6/in_2

T_9_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g3_2
T_8_1_wire_logic_cluster/lc_3/in_0

End 

Net : uart_tx_inst.n22
T_11_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_9
T_8_0_span4_vert_33
T_8_1_lc_trk_g3_1
T_8_1_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx_inst.n1559
T_11_3_wire_logic_cluster/lc_5/cout
T_11_3_wire_logic_cluster/lc_6/in_3

Net : uart_tx_inst.n915
T_8_1_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g2_1
T_9_2_wire_logic_cluster/lc_0/in_1

End 

Net : n1471
T_7_2_wire_logic_cluster/lc_4/out
T_8_0_span4_vert_20
T_8_1_lc_trk_g1_4
T_8_1_wire_logic_cluster/lc_0/in_1

T_7_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g0_4
T_7_2_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx_inst.n7_cascade_
T_7_2_wire_logic_cluster/lc_3/ltout
T_7_2_wire_logic_cluster/lc_4/in_2

End 

Net : n705
T_7_8_wire_logic_cluster/lc_0/out
T_7_5_sp4_v_t_40
T_8_9_sp4_h_l_11
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_0/cen

T_7_8_wire_logic_cluster/lc_0/out
T_7_5_sp4_v_t_40
T_8_9_sp4_h_l_11
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_0/cen

T_7_8_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_41
T_9_9_sp4_h_l_10
T_8_9_lc_trk_g0_2
T_8_9_wire_logic_cluster/lc_2/cen

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_2/in_3

End 

Net : uart_rx_inst.n984
T_7_6_wire_logic_cluster/lc_6/out
T_6_6_sp12_h_l_0
T_6_6_lc_trk_g1_3
T_6_6_wire_logic_cluster/lc_2/cen

End 

Net : uart_rx_inst.n1757
T_9_8_wire_logic_cluster/lc_7/out
T_9_3_sp12_v_t_22
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_4/in_0

End 

Net : uart_rx_inst.n794
T_9_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g2_6
T_8_5_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx_inst.n1569
T_9_5_wire_logic_cluster/lc_5/cout
T_9_5_wire_logic_cluster/lc_6/in_3

Net : uart_tx_inst.prescale_reg_7
T_9_2_wire_logic_cluster/lc_4/out
T_10_2_sp4_h_l_8
T_11_2_lc_trk_g2_0
T_11_2_wire_logic_cluster/lc_7/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g3_4
T_8_1_wire_logic_cluster/lc_4/in_1

End 

Net : uart_tx_inst.n1562
T_11_4_wire_logic_cluster/lc_0/cout
T_11_4_wire_logic_cluster/lc_1/in_3

Net : uart_tx_inst.n19
T_11_4_wire_logic_cluster/lc_1/out
T_11_1_sp4_v_t_42
T_8_1_sp4_h_l_7
T_9_1_lc_trk_g2_7
T_9_1_wire_logic_cluster/lc_4/in_1

End 

Net : uart_tx_inst.n930_cascade_
T_9_1_wire_logic_cluster/lc_4/ltout
T_9_1_wire_logic_cluster/lc_5/in_2

End 

Net : n697
T_8_10_wire_logic_cluster/lc_3/out
T_8_6_sp4_v_t_43
T_9_10_sp4_h_l_0
T_9_10_lc_trk_g1_5
T_9_10_wire_logic_cluster/lc_5/s_r

End 

Net : uart_tx_inst.prescale_reg_11
T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_36
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_4/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_11_3_lc_trk_g3_4
T_11_3_input_2_3
T_11_3_wire_logic_cluster/lc_3/in_2

End 

Net : uart_rx_inst.n1741
T_9_7_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_0/in_0

End 

Net : uart_tx_inst.prescale_reg_10
T_9_2_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g2_6
T_8_1_wire_logic_cluster/lc_3/in_1

T_9_2_wire_logic_cluster/lc_6/out
T_10_0_span4_vert_24
T_11_3_sp4_h_l_0
T_11_3_lc_trk_g0_5
T_11_3_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx_inst.n719
T_8_3_wire_logic_cluster/lc_6/out
T_7_3_sp12_h_l_0
T_12_3_sp4_h_l_7
T_12_3_lc_trk_g0_2
T_12_3_wire_logic_cluster/lc_1/cen

End 

Net : uart_rx_inst.n1045
T_7_6_wire_logic_cluster/lc_3/out
T_8_3_sp4_v_t_47
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_3_sp4_v_t_47
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_3_sp4_v_t_47
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_3_sp4_v_t_47
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_3_sp4_v_t_47
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_3_sp4_v_t_47
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_3_sp4_v_t_47
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_3_sp4_v_t_47
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_0/cen

T_7_6_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_0/cen

T_7_6_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_0/cen

T_7_6_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_2/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

T_7_6_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_3/cen

End 

Net : uart_rx_inst.n1744
T_7_7_wire_logic_cluster/lc_7/out
T_7_6_sp4_v_t_46
T_8_6_sp4_h_l_11
T_9_6_lc_trk_g3_3
T_9_6_wire_logic_cluster/lc_2/in_0

End 

Net : uart_rx_inst.output_axis_tvalid_N_172_cascade_
T_8_8_wire_logic_cluster/lc_3/ltout
T_8_8_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx_inst.n15_cascade_
T_8_2_wire_logic_cluster/lc_3/ltout
T_8_2_wire_logic_cluster/lc_4/in_2

End 

Net : uart_rx_inst.n1566
T_9_5_wire_logic_cluster/lc_2/cout
T_9_5_wire_logic_cluster/lc_3/in_3

Net : uart_rx_inst.n809
T_9_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g2_3
T_8_5_wire_logic_cluster/lc_0/in_3

End 

Net : uart_rx_inst.n1739
T_9_8_wire_logic_cluster/lc_6/out
T_9_2_sp12_v_t_23
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_7/in_0

End 

Net : uart_tx_inst.n701
T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_16
T_7_2_sp4_h_l_11
T_6_2_lc_trk_g1_3
T_6_2_wire_logic_cluster/lc_3/cen

End 

Net : uart_tx_inst.n900_cascade_
T_9_3_wire_logic_cluster/lc_5/ltout
T_9_3_wire_logic_cluster/lc_6/in_2

End 

Net : uart_rx_inst.n1755
T_9_8_wire_logic_cluster/lc_1/out
T_10_4_sp4_v_t_38
T_9_5_lc_trk_g2_6
T_9_5_wire_logic_cluster/lc_6/in_0

End 

Net : uart_rx_inst.n1751
T_9_8_wire_logic_cluster/lc_3/out
T_10_5_sp4_v_t_47
T_9_7_lc_trk_g0_1
T_9_7_wire_logic_cluster/lc_1/in_0

End 

Net : uart_rx_inst.n1750
T_9_8_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_40
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_6/in_0

End 

Net : uart_rx_inst.n1758
T_9_8_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_45
T_9_5_lc_trk_g2_5
T_9_5_wire_logic_cluster/lc_3/in_0

End 

Net : n707_cascade_
T_7_2_wire_logic_cluster/lc_1/ltout
T_7_2_wire_logic_cluster/lc_2/in_2

End 

Net : uart_rx_inst.n819
T_9_5_wire_logic_cluster/lc_1/out
T_9_3_sp4_v_t_47
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_5/in_3

End 

Net : n1165
T_7_2_wire_logic_cluster/lc_2/out
T_7_1_sp4_v_t_36
T_7_0_span4_vert_4
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_5/s_r

T_7_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g0_2
T_7_2_wire_logic_cluster/lc_5/in_3

End 

Net : uart_rx_inst.n1564
T_9_5_wire_logic_cluster/lc_0/cout
T_9_5_wire_logic_cluster/lc_1/in_3

Net : n1220_cascade_
T_8_8_wire_logic_cluster/lc_1/ltout
T_8_8_wire_logic_cluster/lc_2/in_2

End 

Net : uart_tx_inst.n920_cascade_
T_9_1_wire_logic_cluster/lc_2/ltout
T_9_1_wire_logic_cluster/lc_3/in_2

End 

Net : uart_tx_inst.n21
T_11_3_wire_logic_cluster/lc_7/out
T_10_3_sp4_h_l_6
T_9_0_span4_vert_35
T_9_1_lc_trk_g2_3
T_9_1_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx_inst.n1560
T_11_3_wire_logic_cluster/lc_6/cout
T_11_3_wire_logic_cluster/lc_7/in_3

Net : uart_tx_inst.prescale_reg_14
T_9_2_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g3_0
T_8_1_wire_logic_cluster/lc_4/in_3

T_9_2_wire_logic_cluster/lc_0/out
T_10_0_span4_vert_28
T_11_3_sp4_h_l_10
T_11_3_lc_trk_g0_7
T_11_3_wire_logic_cluster/lc_6/in_1

End 

Net : n707
T_7_2_wire_logic_cluster/lc_1/out
T_8_2_sp4_h_l_2
T_7_0_span4_vert_18
T_7_2_sp4_v_t_42
T_7_3_lc_trk_g2_2
T_7_3_wire_logic_cluster/lc_2/cen

T_7_2_wire_logic_cluster/lc_1/out
T_8_2_sp4_h_l_2
T_7_0_span4_vert_18
T_7_2_sp4_v_t_42
T_7_3_lc_trk_g2_2
T_7_3_wire_logic_cluster/lc_2/cen

T_7_2_wire_logic_cluster/lc_1/out
T_8_2_sp4_h_l_2
T_7_0_span4_vert_18
T_7_1_lc_trk_g0_2
T_7_1_wire_logic_cluster/lc_0/cen

T_7_2_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g2_1
T_7_2_wire_logic_cluster/lc_5/in_0

End 

Net : uart_rx_inst.n1754
T_9_8_wire_logic_cluster/lc_2/out
T_9_7_lc_trk_g0_2
T_9_7_input_2_2
T_9_7_wire_logic_cluster/lc_2/in_2

End 

Net : uart_tx_inst.n890_cascade_
T_11_1_wire_logic_cluster/lc_2/ltout
T_11_1_wire_logic_cluster/lc_3/in_2

End 

Net : uart_tx_inst.n905_cascade_
T_11_1_wire_logic_cluster/lc_0/ltout
T_11_1_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx_inst.n885_cascade_
T_12_1_wire_logic_cluster/lc_6/ltout
T_12_1_wire_logic_cluster/lc_7/in_2

End 

Net : uart_tx_inst.n870_cascade_
T_12_1_wire_logic_cluster/lc_4/ltout
T_12_1_wire_logic_cluster/lc_5/in_2

End 

Net : uart_tx_inst.n721
T_6_1_wire_logic_cluster/lc_1/out
T_6_0_span4_vert_34
T_5_1_lc_trk_g2_2
T_5_1_wire_logic_cluster/lc_2/cen

End 

Net : uart_tx_inst.n865_cascade_
T_12_1_wire_logic_cluster/lc_1/ltout
T_12_1_wire_logic_cluster/lc_2/in_2

End 

Net : uart_tx_inst.n860_cascade_
T_11_1_wire_logic_cluster/lc_5/ltout
T_11_1_wire_logic_cluster/lc_6/in_2

End 

Net : uart_tx_inst.n7_adj_195
T_8_2_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g0_2
T_8_1_input_2_0
T_8_1_wire_logic_cluster/lc_0/in_2

End 

Net : uart_tx_inst.n910_cascade_
T_9_1_wire_logic_cluster/lc_0/ltout
T_9_1_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx_inst.n1558
T_11_3_wire_logic_cluster/lc_4/cout
T_11_3_wire_logic_cluster/lc_5/in_3

Net : uart_tx_inst.n23
T_11_3_wire_logic_cluster/lc_5/out
T_10_3_sp4_h_l_2
T_9_0_span4_vert_26
T_9_1_lc_trk_g3_2
T_9_1_wire_logic_cluster/lc_0/in_1

End 

Net : uart_rx_inst.n1742
T_9_8_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_0/in_0

End 

Net : uart_rx_inst.n1743
T_9_7_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_1/in_0

End 

Net : uart_rx_inst.n1745
T_9_7_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g0_7
T_9_6_wire_logic_cluster/lc_3/in_0

End 

Net : uart_rx_inst.n1740
T_9_7_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g1_4
T_9_6_wire_logic_cluster/lc_7/in_0

End 

Net : uart_rx_inst.n1747
T_9_7_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_5/in_0

End 

Net : n1167_cascade_
T_7_8_wire_logic_cluster/lc_1/ltout
T_7_8_wire_logic_cluster/lc_2/in_2

End 

Net : uart_tx_inst.n189
T_8_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_0
T_13_2_span4_horz_3
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_0
T_13_2_span4_horz_3
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_0
T_13_2_span4_horz_3
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_0
T_13_2_span4_horz_3
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_0
T_13_2_span4_horz_3
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_0
T_13_2_span4_horz_3
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_0
T_13_2_span4_horz_3
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_0/out
T_9_2_sp4_h_l_0
T_13_2_span4_horz_3
T_12_2_lc_trk_g1_3
T_12_2_wire_logic_cluster/lc_0/cen

End 

Net : uart_tx_inst.n13
T_8_2_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g1_6
T_8_3_wire_logic_cluster/lc_6/in_1

End 

Net : uart_tx_inst.n535
T_6_1_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g0_4
T_6_2_wire_logic_cluster/lc_5/s_r

End 

Net : uart_tx_inst.n15
T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g0_3
T_8_2_wire_logic_cluster/lc_6/in_3

T_8_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g2_3
T_7_2_wire_logic_cluster/lc_0/in_3

T_8_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g2_3
T_7_2_wire_logic_cluster/lc_2/in_3

T_8_2_wire_logic_cluster/lc_3/out
T_9_0_span4_vert_34
T_10_3_sp4_h_l_4
T_12_3_lc_trk_g2_1
T_12_3_wire_logic_cluster/lc_0/in_3

T_8_2_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g0_3
T_7_3_wire_logic_cluster/lc_3/in_0

T_8_2_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g0_3
T_7_3_wire_logic_cluster/lc_1/in_0

End 

Net : uart_tx_inst.n485_cascade_
T_8_1_wire_logic_cluster/lc_0/ltout
T_8_1_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx_inst.n880_cascade_
T_9_2_wire_logic_cluster/lc_3/ltout
T_9_2_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx_inst.n895_cascade_
T_9_2_wire_logic_cluster/lc_5/ltout
T_9_2_wire_logic_cluster/lc_6/in_2

End 

Net : uart_tx_inst.n875_cascade_
T_9_2_wire_logic_cluster/lc_1/ltout
T_9_2_wire_logic_cluster/lc_2/in_2

End 

Net : uart_tx_inst.n1557
T_11_3_wire_logic_cluster/lc_3/cout
T_11_3_wire_logic_cluster/lc_4/in_3

Net : uart_tx_inst.n24
T_11_3_wire_logic_cluster/lc_4/out
T_11_0_span4_vert_32
T_11_1_lc_trk_g3_0
T_11_1_wire_logic_cluster/lc_0/in_3

End 

Net : uart_tx_inst.n26
T_11_3_wire_logic_cluster/lc_2/out
T_11_3_sp4_h_l_9
T_10_0_span4_vert_33
T_9_2_lc_trk_g3_4
T_9_2_wire_logic_cluster/lc_5/in_0

End 

Net : uart_tx_inst.n1555
T_11_3_wire_logic_cluster/lc_1/cout
T_11_3_wire_logic_cluster/lc_2/in_3

Net : uart_rx_inst.n235
T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g2_7
T_8_8_wire_logic_cluster/lc_1/in_0

End 

Net : uart_tx_inst.n1556
T_11_3_wire_logic_cluster/lc_2/cout
T_11_3_wire_logic_cluster/lc_3/in_3

Net : uart_tx_inst.n25
T_11_3_wire_logic_cluster/lc_3/out
T_9_3_sp4_h_l_3
T_9_3_lc_trk_g0_6
T_9_3_wire_logic_cluster/lc_5/in_1

End 

Net : n695_cascade_
T_8_10_wire_logic_cluster/lc_2/ltout
T_8_10_wire_logic_cluster/lc_3/in_2

End 

Net : uart_tx_inst.n27
T_11_3_wire_logic_cluster/lc_1/out
T_11_0_span4_vert_42
T_11_1_lc_trk_g3_2
T_11_1_wire_logic_cluster/lc_2/in_3

End 

Net : uart_tx_inst.n1554
T_11_3_wire_logic_cluster/lc_0/cout
T_11_3_wire_logic_cluster/lc_1/in_3

Net : uart_tx_inst.n1723_cascade_
T_8_2_wire_logic_cluster/lc_5/ltout
T_8_2_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_11_3_0_
T_11_3_wire_logic_cluster/carry_in_mux/cout
T_11_3_wire_logic_cluster/lc_0/in_3

Net : uart_tx_inst.n28
T_11_3_wire_logic_cluster/lc_0/out
T_12_0_span4_vert_25
T_12_1_lc_trk_g2_1
T_12_1_wire_logic_cluster/lc_6/in_3

End 

Net : n588_cascade_
T_7_2_wire_logic_cluster/lc_0/ltout
T_7_2_wire_logic_cluster/lc_1/in_2

End 

Net : uart_rx_inst.output_axis_tvalid_N_174
T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_1/in_1

T_7_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g0_6
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_3/in_0

T_7_8_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_1/in_0

End 

Net : uart_rx_inst.n677_cascade_
T_7_8_wire_logic_cluster/lc_5/ltout
T_7_8_wire_logic_cluster/lc_6/in_2

End 

Net : uart_tx_inst.n1551
T_11_2_wire_logic_cluster/lc_5/cout
T_11_2_wire_logic_cluster/lc_6/in_3

Net : uart_tx_inst.n30
T_11_2_wire_logic_cluster/lc_6/out
T_10_2_sp12_h_l_0
T_9_2_lc_trk_g0_0
T_9_2_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx_inst.n29
T_11_2_wire_logic_cluster/lc_7/out
T_10_2_sp4_h_l_6
T_9_2_lc_trk_g0_6
T_9_2_wire_logic_cluster/lc_3/in_1

End 

Net : uart_tx_inst.n1552
T_11_2_wire_logic_cluster/lc_6/cout
T_11_2_wire_logic_cluster/lc_7/in_3

Net : uart_tx_inst.n189_cascade_
T_8_2_wire_logic_cluster/lc_0/ltout
T_8_2_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx_inst.n31
T_11_2_wire_logic_cluster/lc_5/out
T_12_1_lc_trk_g3_5
T_12_1_input_2_4
T_12_1_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx_inst.n1550
T_11_2_wire_logic_cluster/lc_4/cout
T_11_2_wire_logic_cluster/lc_5/in_3

Net : uart_tx_inst.n32
T_11_2_wire_logic_cluster/lc_4/out
T_12_1_lc_trk_g2_4
T_12_1_wire_logic_cluster/lc_1/in_1

End 

Net : uart_tx_inst.n1549
T_11_2_wire_logic_cluster/lc_3/cout
T_11_2_wire_logic_cluster/lc_4/in_3

Net : uart_tx_inst.n33
T_11_2_wire_logic_cluster/lc_3/out
T_11_1_lc_trk_g0_3
T_11_1_wire_logic_cluster/lc_5/in_0

End 

Net : uart_tx_inst.n1548
T_11_2_wire_logic_cluster/lc_2/cout
T_11_2_wire_logic_cluster/lc_3/in_3

Net : uart_tx_inst.n613
T_7_2_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g0_6
T_7_3_wire_logic_cluster/lc_1/in_1

End 

Net : n4
T_7_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g2_7
T_7_2_input_2_5
T_7_2_wire_logic_cluster/lc_5/in_2

End 

Net : data_reg_7
T_8_8_wire_logic_cluster/lc_2/out
T_6_8_sp4_h_l_1
T_9_8_sp4_v_t_43
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g2_2
T_8_8_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g2_2
T_9_9_input_2_6
T_9_9_wire_logic_cluster/lc_6/in_2

End 

Net : data_reg_1
T_9_9_wire_logic_cluster/lc_5/out
T_9_2_sp12_v_t_22
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_3/in_0

T_9_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_42
T_8_10_lc_trk_g1_7
T_8_10_input_2_6
T_8_10_wire_logic_cluster/lc_6/in_2

T_9_9_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g2_5
T_9_9_wire_logic_cluster/lc_5/in_0

End 

Net : uart_tx_inst.n1547
T_11_2_wire_logic_cluster/lc_1/cout
T_11_2_wire_logic_cluster/lc_2/in_3

Net : data_reg_0
T_8_10_wire_logic_cluster/lc_6/out
T_8_10_sp4_h_l_1
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_6/in_0

T_8_10_wire_logic_cluster/lc_6/out
T_8_9_sp4_v_t_44
T_8_13_lc_trk_g1_1
T_8_13_wire_logic_cluster/lc_3/in_3

End 

Net : uart_tx_inst.n1546
T_11_2_wire_logic_cluster/lc_0/cout
T_11_2_wire_logic_cluster/lc_1/in_3

Net : uart_tx_inst.data_reg_8
T_8_2_wire_logic_cluster/lc_1/out
T_9_2_sp4_h_l_2
T_13_2_span4_horz_5
T_12_2_lc_trk_g1_5
T_12_2_wire_logic_cluster/lc_7/in_3

T_8_2_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g1_1
T_8_2_wire_logic_cluster/lc_1/in_1

End 

Net : data_reg_2
T_9_9_wire_logic_cluster/lc_0/out
T_9_5_sp12_v_t_23
T_9_12_lc_trk_g2_3
T_9_12_wire_logic_cluster/lc_2/in_3

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g0_0
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g1_0
T_9_9_input_2_5
T_9_9_wire_logic_cluster/lc_5/in_2

End 

Net : data_reg_3
T_9_9_wire_logic_cluster/lc_2/out
T_9_7_sp12_v_t_23
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_7/in_3

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_0/in_1

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_input_2_2
T_9_9_wire_logic_cluster/lc_2/in_2

End 

Net : data_reg_5
T_9_9_wire_logic_cluster/lc_1/out
T_9_6_sp12_v_t_22
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_5/in_3

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_1/in_0

T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g0_1
T_9_9_input_2_7
T_9_9_wire_logic_cluster/lc_7/in_2

End 

Net : uart_rx_inst.n603_cascade_
T_7_9_wire_logic_cluster/lc_2/ltout
T_7_9_wire_logic_cluster/lc_3/in_2

End 

Net : uart_rx_inst.n607_cascade_
T_7_9_wire_logic_cluster/lc_0/ltout
T_7_9_wire_logic_cluster/lc_1/in_2

End 

Net : data_reg_4
T_9_9_wire_logic_cluster/lc_7/out
T_9_8_sp4_v_t_46
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_4/in_3

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g2_7
T_9_9_wire_logic_cluster/lc_7/in_0

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g2_7
T_9_9_wire_logic_cluster/lc_2/in_1

End 

Net : data_reg_6
T_9_9_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_44
T_9_12_lc_trk_g1_1
T_9_12_wire_logic_cluster/lc_1/in_3

T_9_9_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_6/in_1

T_9_9_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g3_6
T_9_9_input_2_1
T_9_9_wire_logic_cluster/lc_1/in_2

End 

Net : uart_tx_inst.data_reg_0
T_12_2_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g0_0
T_12_3_wire_logic_cluster/lc_0/in_0

End 

Net : uart_tx_inst.data_reg_7
T_12_2_wire_logic_cluster/lc_7/out
T_12_2_lc_trk_g2_7
T_12_2_wire_logic_cluster/lc_6/in_1

End 

Net : uart_tx_inst.data_reg_3
T_12_2_wire_logic_cluster/lc_3/out
T_12_2_lc_trk_g0_3
T_12_2_wire_logic_cluster/lc_2/in_1

End 

Net : uart_tx_inst.data_reg_1
T_12_2_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g2_1
T_12_2_wire_logic_cluster/lc_0/in_1

End 

Net : output_axis_tvalid_c
T_8_4_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g1_3
T_8_4_wire_logic_cluster/lc_3/in_1

T_8_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g2_3
T_7_4_wire_logic_cluster/lc_0/in_3

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_sp4_h_l_11
T_7_0_span4_vert_46
T_7_0_lc_trk_g1_6
T_7_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : uart_tx_inst.data_reg_5
T_12_2_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g3_5
T_12_2_input_2_4
T_12_2_wire_logic_cluster/lc_4/in_2

End 

Net : uart_tx_inst.data_reg_2
T_12_2_wire_logic_cluster/lc_2/out
T_12_2_lc_trk_g0_2
T_12_2_wire_logic_cluster/lc_1/in_3

End 

Net : uart_tx_inst.data_reg_4
T_12_2_wire_logic_cluster/lc_4/out
T_12_2_lc_trk_g0_4
T_12_2_wire_logic_cluster/lc_3/in_3

End 

Net : uart_tx_inst.data_reg_6
T_12_2_wire_logic_cluster/lc_6/out
T_12_2_lc_trk_g2_6
T_12_2_wire_logic_cluster/lc_5/in_3

End 

Net : input_axis_tready_c
T_6_2_wire_logic_cluster/lc_0/out
T_6_2_lc_trk_g1_0
T_6_2_wire_logic_cluster/lc_0/in_3

T_6_2_wire_logic_cluster/lc_0/out
T_5_2_sp4_h_l_8
T_8_0_span4_vert_15
T_8_0_lc_trk_g0_7
T_8_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : uart_rx_inst.n312
T_11_7_wire_logic_cluster/lc_0/out
T_10_7_sp4_h_l_8
T_9_3_sp4_v_t_36
T_8_5_lc_trk_g1_1
T_8_5_wire_logic_cluster/lc_1/in_1

End 

Net : uart_rx_inst.n313
T_11_6_wire_logic_cluster/lc_7/out
T_10_6_sp4_h_l_6
T_9_6_sp4_v_t_37
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_3/in_0

End 

Net : uart_rx_inst.n314
T_11_6_wire_logic_cluster/lc_6/out
T_11_3_sp4_v_t_36
T_8_7_sp4_h_l_6
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_4/in_1

End 

Net : uart_rx_inst.n315
T_11_6_wire_logic_cluster/lc_5/out
T_9_6_sp4_h_l_7
T_8_6_sp4_v_t_36
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx_inst.n316
T_11_6_wire_logic_cluster/lc_4/out
T_11_5_sp4_v_t_40
T_8_5_sp4_h_l_11
T_8_5_lc_trk_g0_6
T_8_5_wire_logic_cluster/lc_2/in_0

End 

Net : uart_rx_inst.n317
T_11_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_3
T_8_6_sp4_v_t_38
T_8_7_lc_trk_g3_6
T_8_7_wire_logic_cluster/lc_1/in_0

End 

Net : uart_rx_inst.n318
T_11_6_wire_logic_cluster/lc_2/out
T_11_3_sp4_v_t_44
T_8_7_sp4_h_l_2
T_8_7_lc_trk_g1_7
T_8_7_wire_logic_cluster/lc_7/in_3

End 

Net : uart_rx_inst.n319
T_11_6_wire_logic_cluster/lc_1/out
T_10_6_sp4_h_l_10
T_9_2_sp4_v_t_47
T_8_5_lc_trk_g3_7
T_8_5_wire_logic_cluster/lc_3/in_1

End 

Net : uart_rx_inst.n320
T_11_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_8
T_9_2_sp4_v_t_45
T_8_5_lc_trk_g3_5
T_8_5_wire_logic_cluster/lc_4/in_0

End 

Net : uart_rx_inst.n321
T_11_5_wire_logic_cluster/lc_7/out
T_9_5_sp4_h_l_11
T_8_5_lc_trk_g1_3
T_8_5_wire_logic_cluster/lc_5/in_1

End 

Net : uart_rx_inst.n322
T_11_5_wire_logic_cluster/lc_6/out
T_11_5_sp4_h_l_1
T_7_5_sp4_h_l_4
T_7_5_lc_trk_g0_1
T_7_5_wire_logic_cluster/lc_3/in_0

End 

Net : uart_rx_inst.n323
T_11_5_wire_logic_cluster/lc_5/out
T_9_5_sp4_h_l_7
T_8_5_lc_trk_g1_7
T_8_5_wire_logic_cluster/lc_6/in_0

End 

Net : uart_rx_inst.n324
T_11_5_wire_logic_cluster/lc_4/out
T_9_5_sp4_h_l_5
T_8_5_lc_trk_g0_5
T_8_5_input_2_7
T_8_5_wire_logic_cluster/lc_7/in_2

End 

Net : input_axis_tdata_c_0
T_13_3_wire_io_cluster/io_1/D_IN_0
T_12_2_lc_trk_g2_2
T_12_2_input_2_0
T_12_2_wire_logic_cluster/lc_0/in_2

T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_12_3_sp4_v_t_41
T_12_5_lc_trk_g3_4
T_12_5_wire_logic_cluster/lc_0/in_1

T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_9_3_sp4_h_l_0
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_6/in_0

T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_12_3_sp4_v_t_41
T_11_5_lc_trk_g1_4
T_11_5_wire_logic_cluster/lc_0/in_1

T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_12_3_sp4_v_t_41
T_12_0_span4_vert_31
T_11_1_lc_trk_g0_7
T_11_1_wire_logic_cluster/lc_6/in_1

T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_12_3_sp4_v_t_41
T_12_6_lc_trk_g1_1
T_12_6_input_2_0
T_12_6_wire_logic_cluster/lc_0/in_2

T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_12_3_sp4_v_t_41
T_11_6_lc_trk_g3_1
T_11_6_input_2_0
T_11_6_wire_logic_cluster/lc_0/in_2

End 

Net : uart_rx_inst.n326
T_11_5_wire_logic_cluster/lc_2/out
T_6_5_sp12_h_l_0
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_2/in_1

End 

Net : uart_rx_inst.n1543
Net : uart_rx_inst.n1542
Net : uart_rx_inst.n1541
Net : uart_rx_inst.n1540
Net : uart_rx_inst.n1539
Net : uart_rx_inst.n1538
Net : uart_rx_inst.n1536
Net : input_axis_tdata_c_7
T_13_8_wire_io_cluster/io_0/D_IN_0
T_13_8_span4_horz_8
T_12_4_sp4_v_t_36
T_12_6_lc_trk_g2_1
T_12_6_wire_logic_cluster/lc_7/in_0

T_13_8_wire_io_cluster/io_0/D_IN_0
T_13_8_span4_horz_8
T_12_4_sp4_v_t_36
T_11_6_lc_trk_g0_1
T_11_6_input_2_7
T_11_6_wire_logic_cluster/lc_7/in_2

T_13_8_wire_io_cluster/io_0/D_IN_0
T_13_8_span12_horz_0
T_12_0_span12_vert_15
T_12_5_lc_trk_g2_7
T_12_5_input_2_7
T_12_5_wire_logic_cluster/lc_7/in_2

T_13_8_wire_io_cluster/io_0/D_IN_0
T_13_8_span12_horz_0
T_12_0_span12_vert_15
T_12_2_sp4_v_t_39
T_11_5_lc_trk_g2_7
T_11_5_input_2_7
T_11_5_wire_logic_cluster/lc_7/in_2

T_13_8_wire_io_cluster/io_0/D_IN_0
T_13_8_span12_horz_0
T_12_0_span12_vert_15
T_12_2_lc_trk_g3_4
T_12_2_input_2_7
T_12_2_wire_logic_cluster/lc_7/in_2

T_13_8_wire_io_cluster/io_0/D_IN_0
T_11_8_sp4_h_l_0
T_10_4_sp4_v_t_37
T_10_0_span4_vert_38
T_9_3_lc_trk_g2_6
T_9_3_input_2_4
T_9_3_wire_logic_cluster/lc_4/in_2

T_13_8_wire_io_cluster/io_0/D_IN_0
T_11_8_sp4_h_l_0
T_10_4_sp4_v_t_37
T_10_0_span4_vert_38
T_9_2_lc_trk_g1_3
T_9_2_wire_logic_cluster/lc_6/in_0

End 

Net : input_axis_tdata_c_6
T_13_7_wire_io_cluster/io_1/D_IN_0
T_12_6_lc_trk_g2_2
T_12_6_input_2_6
T_12_6_wire_logic_cluster/lc_6/in_2

T_13_7_wire_io_cluster/io_1/D_IN_0
T_12_7_sp4_h_l_1
T_11_3_sp4_v_t_43
T_11_6_lc_trk_g1_3
T_11_6_input_2_6
T_11_6_wire_logic_cluster/lc_6/in_2

T_13_7_wire_io_cluster/io_1/D_IN_0
T_13_7_span4_horz_4
T_12_3_sp4_v_t_44
T_12_5_lc_trk_g3_1
T_12_5_input_2_6
T_12_5_wire_logic_cluster/lc_6/in_2

T_13_7_wire_io_cluster/io_1/D_IN_0
T_13_7_span4_horz_4
T_12_3_sp4_v_t_44
T_11_5_lc_trk_g0_2
T_11_5_input_2_6
T_11_5_wire_logic_cluster/lc_6/in_2

T_13_7_wire_io_cluster/io_1/D_IN_0
T_13_7_span4_horz_4
T_12_3_sp4_v_t_44
T_12_0_span4_vert_29
T_12_2_lc_trk_g0_0
T_12_2_input_2_6
T_12_2_wire_logic_cluster/lc_6/in_2

T_13_7_wire_io_cluster/io_1/D_IN_0
T_13_7_span4_horz_4
T_12_3_sp4_v_t_44
T_12_0_span4_vert_29
T_11_1_lc_trk_g1_5
T_11_1_wire_logic_cluster/lc_3/in_1

T_13_7_wire_io_cluster/io_1/D_IN_0
T_11_7_sp4_h_l_4
T_10_3_sp4_v_t_41
T_10_0_span4_vert_31
T_9_1_lc_trk_g1_7
T_9_1_wire_logic_cluster/lc_5/in_1

End 

Net : input_axis_tdata_c_5
T_13_7_wire_io_cluster/io_0/D_IN_0
T_12_6_lc_trk_g3_0
T_12_6_input_2_5
T_12_6_wire_logic_cluster/lc_5/in_2

T_13_7_wire_io_cluster/io_0/D_IN_0
T_13_7_span4_horz_0
T_12_3_sp4_v_t_37
T_11_6_lc_trk_g2_5
T_11_6_input_2_5
T_11_6_wire_logic_cluster/lc_5/in_2

T_13_7_wire_io_cluster/io_0/D_IN_0
T_13_7_span4_horz_0
T_12_3_sp4_v_t_40
T_12_5_lc_trk_g2_5
T_12_5_input_2_5
T_12_5_wire_logic_cluster/lc_5/in_2

T_13_7_wire_io_cluster/io_0/D_IN_0
T_13_7_span4_horz_0
T_12_3_sp4_v_t_40
T_11_5_lc_trk_g0_5
T_11_5_input_2_5
T_11_5_wire_logic_cluster/lc_5/in_2

T_13_7_wire_io_cluster/io_0/D_IN_0
T_13_7_span4_horz_0
T_12_3_sp4_v_t_37
T_12_0_span4_vert_24
T_12_2_lc_trk_g0_5
T_12_2_input_2_5
T_12_2_wire_logic_cluster/lc_5/in_2

T_13_7_wire_io_cluster/io_0/D_IN_0
T_13_7_span4_horz_0
T_12_3_sp4_v_t_37
T_12_0_span4_vert_27
T_12_1_lc_trk_g3_3
T_12_1_wire_logic_cluster/lc_7/in_1

T_13_7_wire_io_cluster/io_0/D_IN_0
T_13_7_span4_horz_0
T_12_3_sp4_v_t_40
T_9_3_sp4_h_l_5
T_9_3_lc_trk_g0_0
T_9_3_input_2_2
T_9_3_wire_logic_cluster/lc_2/in_2

End 

Net : input_axis_tdata_c_4
T_13_6_wire_io_cluster/io_1/D_IN_0
T_12_6_lc_trk_g2_6
T_12_6_input_2_4
T_12_6_wire_logic_cluster/lc_4/in_2

T_13_6_wire_io_cluster/io_1/D_IN_0
T_12_6_sp4_h_l_9
T_11_6_lc_trk_g1_1
T_11_6_input_2_4
T_11_6_wire_logic_cluster/lc_4/in_2

T_13_6_wire_io_cluster/io_1/D_IN_0
T_12_5_lc_trk_g2_6
T_12_5_input_2_4
T_12_5_wire_logic_cluster/lc_4/in_2

T_13_6_wire_io_cluster/io_1/D_IN_0
T_12_6_sp4_h_l_9
T_11_2_sp4_v_t_39
T_11_5_lc_trk_g1_7
T_11_5_input_2_4
T_11_5_wire_logic_cluster/lc_4/in_2

T_13_6_wire_io_cluster/io_1/D_IN_0
T_12_6_sp4_h_l_9
T_11_2_sp4_v_t_39
T_12_2_sp4_h_l_7
T_12_2_lc_trk_g1_2
T_12_2_wire_logic_cluster/lc_4/in_1

T_13_6_wire_io_cluster/io_1/D_IN_0
T_12_6_sp4_h_l_9
T_11_2_sp4_v_t_39
T_12_2_sp4_h_l_7
T_8_2_sp4_h_l_10
T_9_2_lc_trk_g2_2
T_9_2_wire_logic_cluster/lc_4/in_0

T_13_6_wire_io_cluster/io_1/D_IN_0
T_13_4_span4_vert_t_14
T_10_4_sp4_h_l_0
T_9_0_span4_vert_40
T_9_1_lc_trk_g2_0
T_9_1_wire_logic_cluster/lc_3/in_1

End 

Net : input_axis_tdata_c_3
T_13_6_wire_io_cluster/io_0/D_IN_0
T_12_6_lc_trk_g3_4
T_12_6_input_2_3
T_12_6_wire_logic_cluster/lc_3/in_2

T_13_6_wire_io_cluster/io_0/D_IN_0
T_12_6_sp4_h_l_5
T_11_6_lc_trk_g0_5
T_11_6_input_2_3
T_11_6_wire_logic_cluster/lc_3/in_2

T_13_6_wire_io_cluster/io_0/D_IN_0
T_12_5_lc_trk_g3_0
T_12_5_input_2_3
T_12_5_wire_logic_cluster/lc_3/in_2

T_13_6_wire_io_cluster/io_0/D_IN_0
T_12_6_sp4_h_l_5
T_11_2_sp4_v_t_40
T_11_5_lc_trk_g1_0
T_11_5_input_2_3
T_11_5_wire_logic_cluster/lc_3/in_2

T_13_6_wire_io_cluster/io_0/D_IN_0
T_12_6_sp4_h_l_5
T_11_2_sp4_v_t_40
T_12_2_sp4_h_l_10
T_12_2_lc_trk_g0_7
T_12_2_input_2_3
T_12_2_wire_logic_cluster/lc_3/in_2

T_13_6_wire_io_cluster/io_0/D_IN_0
T_12_6_sp4_h_l_5
T_11_2_sp4_v_t_40
T_12_2_sp4_h_l_10
T_8_2_sp4_h_l_1
T_9_2_lc_trk_g3_1
T_9_2_input_2_0
T_9_2_wire_logic_cluster/lc_0/in_2

T_13_6_wire_io_cluster/io_0/D_IN_0
T_12_6_sp4_h_l_5
T_11_2_sp4_v_t_40
T_12_2_sp4_h_l_10
T_8_2_sp4_h_l_1
T_9_2_lc_trk_g3_1
T_9_2_wire_logic_cluster/lc_2/in_0

End 

Net : input_axis_tdata_c_2
T_13_4_wire_io_cluster/io_1/D_IN_0
T_12_5_lc_trk_g0_2
T_12_5_input_2_2
T_12_5_wire_logic_cluster/lc_2/in_2

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_4_span4_horz_4
T_12_4_sp4_v_t_41
T_11_5_lc_trk_g3_1
T_11_5_input_2_2
T_11_5_wire_logic_cluster/lc_2/in_2

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_4_span4_horz_4
T_12_0_span4_vert_41
T_12_2_lc_trk_g2_4
T_12_2_input_2_2
T_12_2_wire_logic_cluster/lc_2/in_2

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_4_span4_horz_4
T_12_4_sp4_v_t_41
T_12_6_lc_trk_g2_4
T_12_6_input_2_2
T_12_6_wire_logic_cluster/lc_2/in_2

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_4_span4_horz_4
T_12_4_sp4_v_t_41
T_11_6_lc_trk_g0_4
T_11_6_input_2_2
T_11_6_wire_logic_cluster/lc_2/in_2

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_4_span4_horz_4
T_12_4_sp4_v_t_41
T_12_0_span4_vert_42
T_12_1_lc_trk_g2_2
T_12_1_wire_logic_cluster/lc_5/in_1

T_13_4_wire_io_cluster/io_1/D_IN_0
T_13_1_span4_vert_t_14
T_10_1_sp4_h_l_0
T_9_1_lc_trk_g0_0
T_9_1_wire_logic_cluster/lc_1/in_1

End 

Net : input_axis_tdata_c_1
T_13_4_wire_io_cluster/io_0/D_IN_0
T_12_5_lc_trk_g1_0
T_12_5_input_2_1
T_12_5_wire_logic_cluster/lc_1/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_0
T_12_4_sp4_v_t_37
T_11_5_lc_trk_g2_5
T_11_5_input_2_1
T_11_5_wire_logic_cluster/lc_1/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_0
T_12_0_span4_vert_40
T_12_2_lc_trk_g2_5
T_12_2_input_2_1
T_12_2_wire_logic_cluster/lc_1/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_0
T_12_4_sp4_v_t_43
T_12_6_lc_trk_g3_6
T_12_6_input_2_1
T_12_6_wire_logic_cluster/lc_1/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_0
T_12_4_sp4_v_t_37
T_11_6_lc_trk_g1_0
T_11_6_input_2_1
T_11_6_wire_logic_cluster/lc_1/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_0
T_12_0_span4_vert_40
T_12_1_lc_trk_g2_0
T_12_1_wire_logic_cluster/lc_2/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_0
T_12_4_sp4_v_t_37
T_12_0_span4_vert_38
T_11_1_lc_trk_g2_6
T_11_1_wire_logic_cluster/lc_1/in_1

End 

Net : uart_rx_inst.n325
T_11_5_wire_logic_cluster/lc_3/out
T_5_5_sp12_h_l_1
T_7_5_lc_trk_g1_6
T_7_5_wire_logic_cluster/lc_1/in_0

End 

Net : rx_frame_error_c
T_9_10_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_38
T_10_9_sp4_h_l_8
T_13_9_lc_trk_g0_5
T_13_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : rx_overrun_error_c
T_7_4_wire_logic_cluster/lc_0/out
T_7_1_sp4_v_t_40
T_7_0_span4_vert_1
T_3_0_span4_horz_r_0
T_4_0_lc_trk_g0_4
T_4_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : rxd_c
T_13_15_wire_io_cluster/io_0/D_IN_0
T_10_15_sp4_h_l_5
T_9_11_sp4_v_t_40
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_4/in_3

End 

Net : tx_busy_c
T_5_1_wire_logic_cluster/lc_0/out
T_5_0_lc_trk_g0_0
T_5_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : txd_c
T_12_3_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_45
T_12_5_sp4_v_t_41
T_12_9_sp4_v_t_41
T_12_13_sp4_v_t_42
T_12_17_span4_horz_r_1
T_13_14_lc_trk_g0_5
T_13_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : uart_rx_inst.n1530
Net : uart_rx_inst.n1531
Net : uart_rx_inst.n1532
Net : uart_rx_inst.n1533
Net : uart_rx_inst.n1534
Net : uart_rx_inst.n327
T_11_5_wire_logic_cluster/lc_1/out
T_7_5_sp12_h_l_1
T_8_5_lc_trk_g1_5
T_8_5_wire_logic_cluster/lc_0/in_0

End 

Net : uart_rx_inst.n328
T_11_5_wire_logic_cluster/lc_0/out
T_11_3_sp4_v_t_45
T_8_7_sp4_h_l_1
T_7_7_lc_trk_g0_1
T_7_7_wire_logic_cluster/lc_1/in_0

End 

Net : output_axis_tdata_c_2
T_9_12_wire_logic_cluster/lc_2/out
T_9_11_sp4_v_t_36
T_9_15_sp4_v_t_36
T_9_17_span4_horz_r_0
T_11_17_lc_trk_g1_0
T_11_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : output_axis_tdata_c_3
T_9_13_wire_logic_cluster/lc_7/out
T_8_13_sp4_h_l_6
T_11_13_sp4_v_t_46
T_11_17_lc_trk_g1_3
T_11_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : output_axis_tdata_c_4
T_9_12_wire_logic_cluster/lc_4/out
T_10_11_sp4_v_t_41
T_10_15_sp4_v_t_41
T_10_17_lc_trk_g1_4
T_10_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : output_axis_tdata_c_5
T_9_12_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_43
T_10_15_sp4_v_t_39
T_10_17_lc_trk_g0_2
T_10_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : output_axis_tdata_c_6
T_9_12_wire_logic_cluster/lc_1/out
T_9_9_sp12_v_t_22
T_9_17_lc_trk_g0_1
T_9_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : output_axis_tdata_c_7
T_9_12_wire_logic_cluster/lc_3/out
T_9_11_sp12_v_t_22
T_9_17_lc_trk_g1_5
T_9_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : output_axis_tready_c
T_5_0_wire_io_cluster/io_1/D_IN_0
T_5_0_span4_vert_44
T_6_4_sp4_h_l_3
T_8_4_lc_trk_g3_6
T_8_4_wire_logic_cluster/lc_3/in_0

End 

Net : rst_c
T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_9_1_lc_trk_g0_4
T_9_1_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_9_1_lc_trk_g0_4
T_9_1_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_9_1_lc_trk_g0_4
T_9_1_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_9_1_lc_trk_g0_4
T_9_1_wire_logic_cluster/lc_7/in_1

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_37
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_37
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_37
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_37
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_10_1_sp4_h_l_4
T_11_1_lc_trk_g2_4
T_11_1_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_10_1_sp4_h_l_4
T_11_1_lc_trk_g2_4
T_11_1_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_10_1_sp4_h_l_4
T_11_1_lc_trk_g2_4
T_11_1_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_10_1_sp4_h_l_4
T_11_1_lc_trk_g3_4
T_11_1_input_2_7
T_11_1_wire_logic_cluster/lc_7/in_2

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_8_2_lc_trk_g0_2
T_8_2_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_8_0_span4_horz_r_2
T_12_0_span4_vert_13
T_12_1_lc_trk_g1_5
T_12_1_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_8_0_span4_horz_r_2
T_12_0_span4_vert_13
T_12_1_lc_trk_g1_5
T_12_1_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_8_0_span4_horz_r_2
T_12_0_span4_vert_13
T_12_1_lc_trk_g1_5
T_12_1_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_6_2_sp4_h_l_6
T_7_2_lc_trk_g3_6
T_7_2_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_37
T_8_3_lc_trk_g1_0
T_8_3_wire_logic_cluster/lc_0/in_1

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_6_2_sp4_h_l_6
T_7_2_lc_trk_g3_6
T_7_2_wire_logic_cluster/lc_2/in_1

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_6_1_sp4_h_l_9
T_6_1_lc_trk_g0_4
T_6_1_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_37
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_6_1_sp4_h_l_9
T_6_1_lc_trk_g0_4
T_6_1_wire_logic_cluster/lc_1/in_1

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_6_1_sp4_h_l_9
T_6_1_lc_trk_g0_4
T_6_1_wire_logic_cluster/lc_4/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_6_1_sp4_h_l_4
T_5_1_lc_trk_g0_4
T_5_1_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_4
T_0_3_span12_horz_7
T_7_3_lc_trk_g0_4
T_7_3_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_4
T_0_3_span12_horz_7
T_7_3_lc_trk_g0_4
T_7_3_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_9_2_sp4_v_t_41
T_8_4_lc_trk_g0_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_8_0_span4_horz_r_2
T_12_0_span4_vert_13
T_12_2_sp4_v_t_37
T_12_3_lc_trk_g3_5
T_12_3_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_37
T_6_5_sp4_h_l_5
T_7_5_lc_trk_g3_5
T_7_5_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_37
T_6_5_sp4_h_l_5
T_7_5_lc_trk_g3_5
T_7_5_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_37
T_6_5_sp4_h_l_5
T_7_5_lc_trk_g3_5
T_7_5_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_6_5_sp4_h_l_9
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_7/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_6_5_sp4_h_l_9
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_6/in_1

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_9_5_sp4_v_t_41
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_9_5_sp4_v_t_41
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_9_5_sp4_v_t_41
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_9_5_sp4_v_t_41
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_9_5_sp4_v_t_41
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_9_5_sp4_v_t_41
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_9_2_sp4_v_t_41
T_6_6_sp4_h_l_9
T_7_6_lc_trk_g2_1
T_7_6_input_2_3
T_7_6_wire_logic_cluster/lc_3/in_2

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_9_2_sp4_v_t_41
T_6_6_sp4_h_l_9
T_7_6_lc_trk_g2_1
T_7_6_wire_logic_cluster/lc_6/in_3

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_9_2_sp4_v_t_41
T_6_6_sp4_h_l_9
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_12
T_0_7_span12_horz_7
T_7_7_lc_trk_g0_4
T_7_7_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_9_5_sp4_v_t_41
T_8_8_lc_trk_g3_1
T_8_8_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_6_8_sp4_h_l_10
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_6_8_sp4_h_l_5
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_9_5_sp4_v_t_41
T_6_9_sp4_h_l_4
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_9_5_sp4_v_t_41
T_6_9_sp4_h_l_4
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_12
T_9_2_sp4_v_t_41
T_9_6_sp4_v_t_41
T_8_10_lc_trk_g1_4
T_8_10_wire_logic_cluster/lc_3/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_9_8_sp4_v_t_40
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_9_8_sp4_v_t_40
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_9_8_sp4_v_t_40
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_9_8_sp4_v_t_40
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_9_8_sp4_v_t_40
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_9_1_sp4_v_t_41
T_9_5_sp4_v_t_41
T_9_9_sp4_v_t_41
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_9_8_sp4_v_t_40
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_4/in_0

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_9_8_sp4_v_t_40
T_9_12_sp4_v_t_36
T_8_13_lc_trk_g2_4
T_8_13_wire_logic_cluster/lc_5/s_r

T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_44
T_9_4_sp4_v_t_40
T_9_8_sp4_v_t_40
T_9_12_sp4_v_t_40
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_5/s_r

End 

Net : rx_busy_c
T_6_6_wire_logic_cluster/lc_6/out
T_5_6_sp12_h_l_0
T_4_0_span12_vert_11
T_4_0_lc_trk_g0_3
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : n96
T_12_6_wire_logic_cluster/lc_4/out
T_11_6_sp4_h_l_0
T_10_6_sp4_v_t_43
T_9_7_lc_trk_g3_3
T_9_7_wire_logic_cluster/lc_4/in_0

T_12_6_wire_logic_cluster/lc_4/out
T_11_6_sp4_h_l_0
T_10_2_sp4_v_t_37
T_10_0_span4_vert_14
T_9_1_lc_trk_g2_6
T_9_1_wire_logic_cluster/lc_2/in_0

End 

Net : uart_rx_inst.n1535
Net : input_axis_tvalid_c
T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_24
T_8_2_lc_trk_g2_5
T_8_2_wire_logic_cluster/lc_1/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_24
T_8_2_lc_trk_g2_5
T_8_2_wire_logic_cluster/lc_4/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_24
T_8_2_lc_trk_g2_5
T_8_2_wire_logic_cluster/lc_6/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_6_2_sp4_h_l_5
T_7_2_lc_trk_g2_5
T_7_2_wire_logic_cluster/lc_4/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_24
T_6_3_sp4_h_l_0
T_7_3_lc_trk_g3_0
T_7_3_input_2_3
T_7_3_wire_logic_cluster/lc_3/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_24
T_6_3_sp4_h_l_0
T_7_3_lc_trk_g3_0
T_7_3_input_2_1
T_7_3_wire_logic_cluster/lc_1/in_2

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_6_2_sp4_h_l_5
T_5_0_span4_vert_16
T_5_1_lc_trk_g1_0
T_5_1_wire_logic_cluster/lc_0/in_3

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_10_2_sp4_h_l_5
T_12_2_lc_trk_g2_0
T_12_2_wire_logic_cluster/lc_0/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_10_2_sp4_h_l_5
T_12_2_lc_trk_g2_0
T_12_2_wire_logic_cluster/lc_1/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_10_2_sp4_h_l_5
T_12_2_lc_trk_g2_0
T_12_2_wire_logic_cluster/lc_2/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_10_2_sp4_h_l_5
T_12_2_lc_trk_g2_0
T_12_2_wire_logic_cluster/lc_3/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_10_2_sp4_h_l_5
T_12_2_lc_trk_g2_0
T_12_2_wire_logic_cluster/lc_4/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_10_2_sp4_h_l_5
T_12_2_lc_trk_g2_0
T_12_2_wire_logic_cluster/lc_5/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_10_2_sp4_h_l_5
T_12_2_lc_trk_g2_0
T_12_2_wire_logic_cluster/lc_6/in_0

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_10_2_sp4_h_l_5
T_12_2_lc_trk_g2_0
T_12_2_wire_logic_cluster/lc_7/in_1

T_9_0_wire_io_cluster/io_0/D_IN_0
T_9_0_span4_vert_16
T_6_2_sp4_h_l_5
T_6_2_lc_trk_g0_0
T_6_2_wire_logic_cluster/lc_0/in_0

End 

Net : n100
T_12_6_wire_logic_cluster/lc_0/out
T_11_6_sp4_h_l_8
T_10_6_sp4_v_t_45
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_7/in_3

T_12_6_wire_logic_cluster/lc_0/out
T_11_6_sp4_h_l_8
T_10_6_sp4_v_t_45
T_10_2_sp4_v_t_46
T_9_3_lc_trk_g3_6
T_9_3_wire_logic_cluster/lc_5/in_0

End 

Net : n101
T_12_5_wire_logic_cluster/lc_7/out
T_10_5_sp12_h_l_1
T_9_0_span12_vert_9
T_9_2_lc_trk_g2_6
T_9_2_wire_logic_cluster/lc_5/in_1

T_12_5_wire_logic_cluster/lc_7/out
T_12_5_sp4_h_l_3
T_8_5_sp4_h_l_6
T_7_5_sp4_v_t_43
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_7/in_3

End 

Net : n102
T_12_5_wire_logic_cluster/lc_6/out
T_11_5_sp4_h_l_4
T_10_5_sp4_v_t_41
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_3/in_3

T_12_5_wire_logic_cluster/lc_6/out
T_12_4_sp4_v_t_44
T_12_0_span4_vert_37
T_11_1_lc_trk_g2_5
T_11_1_wire_logic_cluster/lc_2/in_1

End 

Net : n103
T_12_5_wire_logic_cluster/lc_5/out
T_12_4_sp4_v_t_42
T_12_0_span4_vert_47
T_12_1_lc_trk_g3_7
T_12_1_wire_logic_cluster/lc_6/in_0

T_12_5_wire_logic_cluster/lc_5/out
T_11_5_sp4_h_l_2
T_10_5_sp4_v_t_45
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_5/in_3

End 

Net : n104
T_12_5_wire_logic_cluster/lc_4/out
T_11_5_sp4_h_l_0
T_10_5_sp4_v_t_37
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_6/in_1

T_12_5_wire_logic_cluster/lc_4/out
T_11_5_sp4_h_l_0
T_10_1_sp4_v_t_40
T_9_2_lc_trk_g3_0
T_9_2_wire_logic_cluster/lc_3/in_0

End 

Net : n105
T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_9_8_sp4_h_l_3
T_9_8_lc_trk_g0_6
T_9_8_wire_logic_cluster/lc_1/in_3

T_12_5_wire_logic_cluster/lc_3/out
T_12_2_sp4_v_t_46
T_9_2_sp4_h_l_11
T_9_2_lc_trk_g1_6
T_9_2_wire_logic_cluster/lc_1/in_0

End 

Net : n106
T_12_5_wire_logic_cluster/lc_2/out
T_12_0_span12_vert_12
T_12_1_lc_trk_g3_4
T_12_1_wire_logic_cluster/lc_4/in_3

T_12_5_wire_logic_cluster/lc_2/out
T_12_5_sp4_h_l_9
T_8_5_sp4_h_l_5
T_7_5_sp4_v_t_46
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_4/in_0

End 

Net : n107
T_12_5_wire_logic_cluster/lc_1/out
T_12_2_sp4_v_t_42
T_12_0_span4_vert_14
T_12_1_lc_trk_g0_6
T_12_1_wire_logic_cluster/lc_1/in_3

T_12_5_wire_logic_cluster/lc_1/out
T_11_5_sp4_h_l_10
T_7_5_sp4_h_l_1
T_10_5_sp4_v_t_36
T_9_8_lc_trk_g2_4
T_9_8_wire_logic_cluster/lc_7/in_3

End 

Net : n108
T_12_5_wire_logic_cluster/lc_0/out
T_12_3_sp4_v_t_45
T_12_0_span4_vert_28
T_11_1_lc_trk_g0_4
T_11_1_wire_logic_cluster/lc_5/in_1

T_12_5_wire_logic_cluster/lc_0/out
T_11_5_sp4_h_l_8
T_10_5_sp4_v_t_39
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_4/in_1

End 

Net : n93
T_12_6_wire_logic_cluster/lc_7/out
T_11_6_sp4_h_l_6
T_10_6_sp4_v_t_37
T_9_8_lc_trk_g1_0
T_9_8_wire_logic_cluster/lc_2/in_1

T_12_6_wire_logic_cluster/lc_7/out
T_11_6_sp4_h_l_6
T_10_2_sp4_v_t_43
T_9_4_lc_trk_g1_6
T_9_4_wire_logic_cluster/lc_4/in_1

End 

Net : n94
T_12_6_wire_logic_cluster/lc_6/out
T_11_6_sp4_h_l_4
T_10_6_sp4_v_t_41
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_3/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_11_6_sp4_h_l_4
T_10_2_sp4_v_t_41
T_10_0_span4_vert_17
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_4/in_0

End 

Net : uart_tx_inst.n1596
T_12_6_wire_logic_cluster/lc_6/cout
T_12_6_wire_logic_cluster/lc_7/in_3

End 

Net : uart_tx_inst.n1595
Net : uart_tx_inst.n1594
Net : uart_tx_inst.n1593
Net : uart_tx_inst.n1592
Net : uart_tx_inst.n1591
Net : uart_tx_inst.n1590
Net : uart_tx_inst.n1588
Net : uart_tx_inst.n1587
Net : uart_tx_inst.n1586
Net : uart_tx_inst.n1585
Net : uart_tx_inst.n1584
Net : uart_tx_inst.n1583
Net : uart_tx_inst.n1582
Net : bfn_11_2_0_
Net : n95
T_12_6_wire_logic_cluster/lc_5/out
T_11_6_sp4_h_l_2
T_10_6_sp4_v_t_39
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_5/in_3

T_12_6_wire_logic_cluster/lc_5/out
T_11_6_sp4_h_l_2
T_10_2_sp4_v_t_39
T_9_4_lc_trk_g1_2
T_9_4_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_11_6_0_
Net : bfn_11_7_0_
T_11_7_wire_logic_cluster/carry_in_mux/cout
T_11_7_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_12_5_0_
Net : bfn_12_6_0_
Net : bfn_9_5_0_
Net : clk_c
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_14_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_13_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_1_wire_logic_cluster/lc_3/clk

End 

Net : n97
T_12_6_wire_logic_cluster/lc_3/out
T_10_6_sp4_h_l_3
T_9_6_sp4_v_t_38
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_0/in_0

T_12_6_wire_logic_cluster/lc_3/out
T_10_6_sp4_h_l_3
T_9_2_sp4_v_t_38
T_9_0_span4_vert_19
T_8_1_lc_trk_g3_3
T_8_1_wire_logic_cluster/lc_1/in_1

End 

Net : uart_rx_inst.n1544
Net : CONSTANT_ONE_NET
T_6_7_wire_logic_cluster/lc_2/out
T_0_7_span12_horz_0
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_0/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_1
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_0/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_11_6_sp4_h_l_7
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_1
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_11_6_sp4_h_l_7
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_1
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_11_6_sp4_h_l_7
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_5/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_1
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_11_6_sp4_h_l_7
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_11_5_lc_trk_g0_3
T_11_5_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_11_5_lc_trk_g0_3
T_11_5_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_5/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_11_5_lc_trk_g0_3
T_11_5_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_11_6_sp4_h_l_7
T_12_6_lc_trk_g2_7
T_12_6_wire_logic_cluster/lc_0/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_1
T_12_6_lc_trk_g3_1
T_12_6_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_11_6_sp4_h_l_7
T_12_6_lc_trk_g2_7
T_12_6_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_1
T_12_6_lc_trk_g3_1
T_12_6_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_11_6_sp4_h_l_7
T_12_6_lc_trk_g2_7
T_12_6_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_1
T_12_6_lc_trk_g3_1
T_12_6_wire_logic_cluster/lc_5/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_11_6_sp4_h_l_7
T_12_6_lc_trk_g2_7
T_12_6_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_11_6_sp4_h_l_1
T_12_6_lc_trk_g3_1
T_12_6_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_4_lc_trk_g1_5
T_11_4_input_2_0
T_11_4_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_4_lc_trk_g1_5
T_11_4_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_4_lc_trk_g1_5
T_11_4_wire_logic_cluster/lc_2/in_0

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_lc_trk_g1_4
T_12_5_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_lc_trk_g1_4
T_12_5_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_5/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_lc_trk_g1_4
T_12_5_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_3_lc_trk_g2_0
T_11_3_input_2_0
T_11_3_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_3_lc_trk_g2_0
T_11_3_input_2_2
T_11_3_wire_logic_cluster/lc_2/in_2

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_3_lc_trk_g2_0
T_11_3_input_2_4
T_11_3_wire_logic_cluster/lc_4/in_2

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_5/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_3_lc_trk_g2_0
T_11_3_input_2_6
T_11_3_wire_logic_cluster/lc_6/in_2

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_2_lc_trk_g2_5
T_11_2_input_2_1
T_11_2_wire_logic_cluster/lc_1/in_2

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_11_2_sp4_h_l_6
T_11_2_lc_trk_g1_3
T_11_2_input_2_2
T_11_2_wire_logic_cluster/lc_2/in_2

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_2_lc_trk_g2_5
T_11_2_input_2_3
T_11_2_wire_logic_cluster/lc_3/in_2

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_2_lc_trk_g2_5
T_11_2_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_2_lc_trk_g2_5
T_11_2_input_2_5
T_11_2_wire_logic_cluster/lc_5/in_2

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_2_lc_trk_g2_5
T_11_2_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_2/out
T_6_5_sp12_v_t_23
T_7_5_sp12_h_l_0
T_12_5_sp4_h_l_7
T_11_1_sp4_v_t_37
T_11_2_lc_trk_g2_5
T_11_2_input_2_7
T_11_2_wire_logic_cluster/lc_7/in_2

End 

Net : output_axis_tdata_c_1
T_9_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_11
T_12_13_sp4_v_t_41
T_12_17_lc_trk_g0_4
T_12_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : output_axis_tdata_c_0
T_8_13_wire_logic_cluster/lc_3/out
T_9_13_sp4_h_l_6
T_12_13_sp4_v_t_46
T_12_17_lc_trk_g0_3
T_12_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : n99
T_12_6_wire_logic_cluster/lc_1/out
T_12_4_sp4_v_t_47
T_11_8_lc_trk_g2_2
T_11_8_wire_logic_cluster/lc_1/in_1

T_12_6_wire_logic_cluster/lc_1/out
T_12_3_sp4_v_t_42
T_12_0_span4_vert_34
T_11_1_lc_trk_g0_1
T_11_1_wire_logic_cluster/lc_0/in_1

End 

Net : n98
T_12_6_wire_logic_cluster/lc_2/out
T_10_6_sp4_h_l_1
T_9_6_sp4_v_t_42
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_6/in_0

T_12_6_wire_logic_cluster/lc_2/out
T_10_6_sp4_h_l_1
T_9_6_sp4_v_t_42
T_9_2_sp4_v_t_42
T_9_0_span4_vert_14
T_9_1_lc_trk_g0_6
T_9_1_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_11_5_0_
