AArch64 LB+dmb.stal+datapl
"DMB.STdRWAL RfeLP DpDatadWPL RfeLA"
Cycle=RfeLP DpDatadWPL RfeLA DMB.STdRWAL
Relax=
Safe=DMB.STdRW DpDatadW RfeLP RfeLA
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf
Orig=DMB.STdRWAL RfeLP DpDatadWPL RfeLA
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 LDAR W0,[X1] | LDR W0,[X1]  ;
 DMB ST       | EOR W2,W0,W0 ;
 MOV W2,#1    | ADD W2,W2,#1 ;
 STLR W2,[X3] | STLR W2,[X3] ;
exists
(0:X0=1 /\ 1:X0=1)
