
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035368                       # Number of seconds simulated
sim_ticks                                 35368008456                       # Number of ticks simulated
final_tick                               564932388393                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143575                       # Simulator instruction rate (inst/s)
host_op_rate                                   188651                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2395344                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906048                       # Number of bytes of host memory used
host_seconds                                 14765.31                       # Real time elapsed on the host
sim_insts                                  2119933651                       # Number of instructions simulated
sim_ops                                    2785487065                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       771712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1348736                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2123648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       976896                       # Number of bytes written to this memory
system.physmem.bytes_written::total            976896                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6029                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10537                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16591                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7632                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7632                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36191                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21819493                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     38134350                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                60044320                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36191                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54286                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              90477                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27620894                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27620894                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27620894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21819493                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     38134350                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               87665213                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84815369                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30981996                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25412325                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013664                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13171966                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12094887                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162592                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87282                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32019192                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170103639                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30981996                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15257479                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36573091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10798353                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6320896                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15666973                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83665410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.499027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47092319     56.29%     56.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648450      4.36%     60.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3197285      3.82%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438128      4.11%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3023124      3.61%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579668      1.89%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028604      1.23%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2700422      3.23%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17957410     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83665410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365288                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.005576                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33683702                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5903386                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34788264                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544271                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8745778                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075609                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6908                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201777657                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51051                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8745778                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35343337                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2442682                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       769956                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33638235                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2725414                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194962641                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12008                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1702185                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          146                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270709144                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909160300                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909160300                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102449880                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33913                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17886                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7237004                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19252352                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10031445                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240124                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3345412                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183876860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33898                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147757270                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281895                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60971913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186374254                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1854                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83665410                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766050                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908856                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29458338     35.21%     35.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17793288     21.27%     56.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12044378     14.40%     70.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7643035      9.14%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7510099      8.98%     88.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4441915      5.31%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3377527      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       743652      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653178      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83665410                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084008     69.93%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            43      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205368     13.25%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260702     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121564482     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013625      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15738895     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8424246      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147757270                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742105                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1550121                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010491                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381011962                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244883729                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143615611                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149307391                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264677                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7040223                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          441                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1076                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2289772                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          570                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8745778                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1704186                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156500                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183910758                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19252352                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10031445                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17876                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        112585                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6664                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1076                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231161                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127394                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358555                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145179882                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14795304                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577384                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22983271                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582296                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8187967                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711717                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143762437                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143615611                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93706311                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261703424                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693273                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358063                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61491876                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038918                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74919632                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.634043                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173737                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29611154     39.52%     39.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20447773     27.29%     66.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8375876     11.18%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4286481      5.72%     83.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3690391      4.93%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1815528      2.42%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2001813      2.67%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1012058      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3678558      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74919632                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3678558                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255154870                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376581681                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1149959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848154                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848154                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.179032                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.179032                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655503420                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196991637                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189222374                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84815369                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30796759                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26927260                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1948640                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15432277                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14814824                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2212749                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61447                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36313476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             171370586                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30796759                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17027573                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35280385                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9560499                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3981576                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17899712                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       771939                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83176252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.371419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47895867     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1746779      2.10%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3198731      3.85%     63.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3001042      3.61%     67.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4947716      5.95%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5144070      6.18%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1216892      1.46%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          915394      1.10%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15109761     18.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83176252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363104                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.020513                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37448991                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3850931                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34143777                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137365                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7595187                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3348104                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5613                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191713453                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7595187                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39015112                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1274354                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       446699                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32696734                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2148165                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     186682803                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        745704                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       848827                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    247820729                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    849704428                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    849704428                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161450423                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86370281                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21960                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10744                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5787484                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28746199                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6239919                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       103576                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2162999                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         176678672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21478                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149185450                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       198118                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52883705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    145228219                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83176252                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.793606                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.840650                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28636327     34.43%     34.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15509620     18.65%     53.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13613877     16.37%     69.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8316835     10.00%     79.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8697029     10.46%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5133971      6.17%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2254647      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       599850      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       414096      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83176252                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         587735     66.41%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188291     21.28%     87.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108991     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117000126     78.43%     78.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1174545      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10736      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25704253     17.23%     96.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5295790      3.55%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149185450                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.758944                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             885017                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005932                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    382630285                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229584301                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144339423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150070467                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       364401                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8172188                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          948                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          447                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1524562                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7595187                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         686687                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57178                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    176700154                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208451                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28746199                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6239919                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10744                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          204                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          447                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1039834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1145201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2185035                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146411216                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24709547                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2774232                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29877640                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22138048                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5168093                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.726234                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144499787                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144339423                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88700542                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216375605                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701807                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409938                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108499773                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123228908                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53471928                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1953788                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75581065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630420                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322812                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34601120     45.78%     45.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16080594     21.28%     67.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9000114     11.91%     78.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3043198      4.03%     82.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2919101      3.86%     86.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1221971      1.62%     88.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3269606      4.33%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       948291      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4497070      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75581065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108499773                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123228908                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25289362                       # Number of memory references committed
system.switch_cpus1.commit.loads             20574005                       # Number of loads committed
system.switch_cpus1.commit.membars              10734                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19299711                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107564932                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1663815                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4497070                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           247784831                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          361003456                       # The number of ROB writes
system.switch_cpus1.timesIdled                  27779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1639117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108499773                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123228908                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108499773                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.781710                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.781710                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.279247                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.279247                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677333864                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189156677                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197665205                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21468                       # number of misc regfile writes
system.l20.replacements                          6039                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1072845                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38807                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.645657                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11950.196624                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.997532                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3078.682031                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088223                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17725.035590                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364691                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000305                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093954                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540925                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89227                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89227                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           36829                       # number of Writeback hits
system.l20.Writeback_hits::total                36829                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89227                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89227                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89227                       # number of overall hits
system.l20.overall_hits::total                  89227                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6029                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6039                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6029                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6039                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6029                       # number of overall misses
system.l20.overall_misses::total                 6039                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       767965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    588316475                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      589084440                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       767965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    588316475                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       589084440                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       767965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    588316475                       # number of overall miss cycles
system.l20.overall_miss_latency::total      589084440                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95256                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95266                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        36829                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            36829                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95256                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95266                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95256                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95266                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.063293                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.063391                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.063293                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.063391                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.063293                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.063391                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 97581.103831                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 97546.686538                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 97581.103831                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 97546.686538                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 97581.103831                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 97546.686538                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4344                       # number of writebacks
system.l20.writebacks::total                     4344                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6029                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6039                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6029                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6039                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6029                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6039                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       693962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    543299510                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    543993472                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       693962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    543299510                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    543993472                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       693962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    543299510                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    543993472                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.063293                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.063391                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.063293                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.063391                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.063293                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.063391                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90114.365566                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90080.058288                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 90114.365566                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90080.058288                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 90114.365566                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90080.058288                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10552                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          272666                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43320                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.294229                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6144.858109                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.993638                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5368.601834                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.213148                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21236.333271                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.187526                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.163837                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000098                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.648081                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        43080                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  43080                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15815                       # number of Writeback hits
system.l21.Writeback_hits::total                15815                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        43080                       # number of demand (read+write) hits
system.l21.demand_hits::total                   43080                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        43080                       # number of overall hits
system.l21.overall_hits::total                  43080                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10537                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10552                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10537                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10552                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10537                       # number of overall misses
system.l21.overall_misses::total                10552                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1657417                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    964781958                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      966439375                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1657417                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    964781958                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       966439375                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1657417                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    964781958                       # number of overall miss cycles
system.l21.overall_miss_latency::total      966439375                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53617                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53632                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15815                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15815                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53617                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53632                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53617                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53632                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.196523                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.196748                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.196523                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.196748                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.196523                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.196748                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 110494.466667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91561.351238                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91588.265258                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 110494.466667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91561.351238                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91588.265258                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 110494.466667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91561.351238                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91588.265258                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3288                       # number of writebacks
system.l21.writebacks::total                     3288                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10537                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10552                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10537                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10552                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10537                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10552                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1539983                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    882943889                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    884483872                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1539983                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    882943889                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    884483872                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1539983                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    882943889                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    884483872                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.196523                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.196748                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.196523                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.196748                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.196523                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.196748                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102665.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83794.617918                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 83821.443518                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 102665.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83794.617918                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 83821.443518                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 102665.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83794.617918                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 83821.443518                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997530                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015674623                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846681.132727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997530                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15666962                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15666962                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15666962                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15666962                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15666962                       # number of overall hits
system.cpu0.icache.overall_hits::total       15666962                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       931286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       931286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       931286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       931286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       931286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       931286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15666973                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15666973                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15666973                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15666973                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15666973                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15666973                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84662.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84662.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84662.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       777965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       777965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       777965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       777965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       777965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       777965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77796.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95256                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191900477                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95512                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2009.176617                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.487024                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.512976                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915965                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084035                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11636167                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11636167                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17051                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17051                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19345582                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19345582                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19345582                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19345582                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       350156                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       350156                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       350266                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        350266                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       350266                       # number of overall misses
system.cpu0.dcache.overall_misses::total       350266                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9494521193                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9494521193                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5723868                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5723868                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9500245061                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9500245061                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9500245061                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9500245061                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11986323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11986323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19695848                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19695848                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19695848                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19695848                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029213                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029213                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017784                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017784                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017784                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017784                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27115.117813                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27115.117813                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 52035.163636                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52035.163636                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27122.943880                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27122.943880                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27122.943880                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27122.943880                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36829                       # number of writebacks
system.cpu0.dcache.writebacks::total            36829                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       254900                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       254900                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       255010                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       255010                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       255010                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       255010                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95256                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95256                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95256                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95256                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95256                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95256                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1426926308                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1426926308                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1426926308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1426926308                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1426926308                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1426926308                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007947                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004836                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004836                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004836                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004836                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14979.910011                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14979.910011                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14979.910011                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14979.910011                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14979.910011                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14979.910011                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993634                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929365686                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714696.837638                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993634                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17899696                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17899696                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17899696                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17899696                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17899696                       # number of overall hits
system.cpu1.icache.overall_hits::total       17899696                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1825187                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1825187                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1825187                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1825187                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1825187                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1825187                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17899712                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17899712                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17899712                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17899712                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17899712                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17899712                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 114074.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 114074.187500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 114074.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 114074.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 114074.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 114074.187500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1684431                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1684431                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1684431                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1684431                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1684431                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1684431                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 112295.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 112295.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 112295.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 112295.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 112295.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 112295.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53617                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232139881                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53873                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4309.020864                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.247209                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.752791                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829091                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170909                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22455331                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22455331                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4693869                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4693869                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10743                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10743                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10734                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10734                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27149200                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27149200                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27149200                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27149200                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153818                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153818                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153818                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153818                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153818                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153818                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7836466961                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7836466961                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7836466961                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7836466961                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7836466961                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7836466961                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22609149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22609149                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4693869                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4693869                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10734                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27303018                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27303018                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27303018                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27303018                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006803                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006803                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005634                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005634                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005634                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005634                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50946.358430                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50946.358430                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50946.358430                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50946.358430                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50946.358430                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50946.358430                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15815                       # number of writebacks
system.cpu1.dcache.writebacks::total            15815                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       100201                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       100201                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100201                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100201                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100201                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100201                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53617                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53617                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53617                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53617                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53617                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1267449937                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1267449937                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1267449937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1267449937                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1267449937                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1267449937                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23638.956618                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23638.956618                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23638.956618                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23638.956618                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23638.956618                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23638.956618                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
