Model Technology ModelSim SE vlog 5.8b Compiler 2004.01 Jan 26 2004
-- Compiling module ALU_ANDN
-- Compiling module ALU_Bit4_CLA
-- Compiling module ALU_CLA_FA
-- Compiling module ALU_CLA
-- Compiling module ALU_Shifter_1
-- Compiling module ALU_Shifter_2
-- Compiling module ALU_Shifter_4
-- Compiling module ALU_Shifter_8
-- Compiling module ALU_Shifter
-- Compiling module ALU
-- Compiling module ALU_XOR
-- Compiling module Bit16_Mux4_1
-- Compiling module Bit16_Mux8_1
-- Compiling module Bit1_Mux2_1
-- Compiling module Bit1_Mux4_1
-- Compiling module Bit4_CLA
-- Compiling module Bits11_SExt
-- Compiling module Bits5_SExt
-- Compiling module Bits5_ZExt
-- Compiling module Bits8_SExt
-- Compiling module Branch_Logic
-- Compiling module cache
-- Compiling module CLA_FA
-- Compiling module CLA
-- Compiling module clkrst
-- Compiling module Decode_Execute_Blade
-- Compiling module Decode
-- Compiling module dff_pipe_p
-- Compiling module dff_pipe
-- Compiling module dff
-- Compiling module Execute_Memory_Blade
-- Compiling module Execute
-- Compiling module Extender
-- Compiling module Extra_Logic2
-- Compiling module Fetch_Decode_Blade
-- Compiling module Fetch
-- Compiling module final_memory
-- Compiling module Forward_Logic
-- Compiling module four_bank_mem
-- Compiling module imem_system
-- Compiling module Imm_Selecter
-- Compiling module memc
-- Compiling module memory2c_align
-- Compiling module memory2c
-- Compiling module Memory
-- Compiling module Memory_Writeback_Blade
-- Compiling module mem_system
-- Compiling module memv
-- Compiling module PC_inc
-- Compiling module PC_Logic
-- Compiling module PC
-- Compiling module Processor_Control
-- Compiling module proc_hier_pbench
-- Compiling module proc_hier
-- Compiling module proc
-- Compiling module Register_File_Bypass
-- Compiling module Register_File_Input
-- Compiling module Register_File
-- Compiling module Register
-- Compiling module stallmem
-- Compiling module Write_Back

Top level modules:
	Bit16_Mux8_1
	Extender
	Forward_Logic
	memory2c_align
	memory2c
	proc_hier_pbench
	stallmem
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4905 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4105 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2305 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3005 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4205 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3105 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5105 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 4005 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2905 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3905 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 5805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3805 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 10405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 10405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 21405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 11305 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3705 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3205 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 3405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2405 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 2505 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading /afs/cs.wisc.edu/s/mentor-2004/common/modeltech-5.8b/tcl/vsim/pref.tcl 

# 5.8b

# vsim -lib __work -c proc_hier_pbench 
# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.Extra_Logic2
# Loading __work.Fetch
# Loading __work.imem_system
# Loading __work.dff
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.PC_inc
# Loading __work.CLA
# Loading __work.Bit4_CLA
# Loading __work.CLA_FA
# Loading __work.PC
# Loading __work.Fetch_Decode_Blade
# Loading __work.dff_pipe
# Loading __work.dff_pipe_p
# Loading __work.Decode
# Loading __work.Processor_Control
# Loading __work.Register_File_Input
# Loading __work.Imm_Selecter
# Loading __work.Bits5_SExt
# Loading __work.Bits5_ZExt
# Loading __work.Bits8_SExt
# Loading __work.Bits11_SExt
# Loading __work.Bit16_Mux4_1
# Loading __work.Register_File_Bypass
# Loading __work.Register_File
# Loading __work.Register
# Loading __work.PC_Logic
# Loading __work.Branch_Logic
# Loading __work.Decode_Execute_Blade
# Loading __work.Execute
# Loading __work.ALU
# Loading __work.ALU_XOR
# Loading __work.ALU_ANDN
# Loading __work.ALU_Shifter
# Loading __work.ALU_Shifter_1
# Loading __work.Bit1_Mux4_1
# Loading __work.Bit1_Mux2_1
# Loading __work.ALU_Shifter_2
# Loading __work.ALU_Shifter_4
# Loading __work.ALU_Shifter_8
# Loading __work.ALU_CLA
# Loading __work.ALU_Bit4_CLA
# Loading __work.ALU_CLA_FA
# Loading __work.Execute_Memory_Blade
# Loading __work.Memory
# Loading __work.mem_system
# Loading __work.Memory_Writeback_Blade
# Loading __work.Write_Back
VSIM 1> run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(115)
#    Time: 1605 ns  Iteration: 0  Instance: /proc_hier_pbench
