$comment
	File created using the following command:
		vcd file THR2023063114.msim.vcd -direction
$end
$date
	Fri Nov 29 19:35:42 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module test_74138_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ G1 $end
$var reg 1 % G2AN $end
$var reg 1 & G2BN $end
$var wire 1 ' Y0N $end
$var wire 1 ( Y1N $end
$var wire 1 ) Y2N $end
$var wire 1 * Y3N $end
$var wire 1 + Y4N $end
$var wire 1 , Y5N $end
$var wire 1 - Y6N $end
$var wire 1 . Y7N $end
$var wire 1 / sampler $end
$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 Y0N~output_o $end
$var wire 1 7 Y1N~output_o $end
$var wire 1 8 Y2N~output_o $end
$var wire 1 9 Y3N~output_o $end
$var wire 1 : Y4N~output_o $end
$var wire 1 ; Y5N~output_o $end
$var wire 1 < Y6N~output_o $end
$var wire 1 = Y7N~output_o $end
$var wire 1 > A~input_o $end
$var wire 1 ? G1~input_o $end
$var wire 1 @ G2AN~input_o $end
$var wire 1 A G2BN~input_o $end
$var wire 1 B B~input_o $end
$var wire 1 C C~input_o $end
$var wire 1 D inst|15~combout $end
$var wire 1 E inst|16~combout $end
$var wire 1 F inst|17~combout $end
$var wire 1 G inst|18~combout $end
$var wire 1 H inst|19~combout $end
$var wire 1 I inst|20~combout $end
$var wire 1 J inst|21~combout $end
$var wire 1 K inst|22~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
0&
0'
1(
1)
1*
1+
1,
1-
1.
x/
00
11
x2
13
14
15
06
17
18
19
1:
1;
1<
1=
0>
1?
0@
0A
0B
0C
1D
0E
0F
0G
0H
0I
0J
0K
$end
#100000
1!
1>
0/
0D
1E
16
07
1'
0(
#200000
1"
0!
1B
0>
1/
0E
1F
17
08
1(
0)
#300000
1!
1>
0/
0F
1G
18
09
1)
0*
#400000
1#
0"
0!
1C
0B
0>
1/
0G
1H
19
0:
1*
0+
#500000
1!
1>
0/
0H
1I
1:
0;
1+
0,
#600000
1"
0!
1B
0>
1/
0I
1J
1;
0<
1,
0-
#700000
1!
1>
0/
0J
1K
1<
0=
1-
0.
#800000
0#
0"
0!
0C
0B
0>
1/
1D
0K
06
1=
0'
1.
#900000
1!
1>
0/
0D
1E
16
07
1'
0(
#1000000
