{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78416,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79797,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0158355,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0188527,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00210362,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0188527,
	"finish__design__instance__count__class:fill_cell": 53296,
	"finish__design__instance__area__class:fill_cell": 349480,
	"finish__design__instance__count__class:tap_cell": 8092,
	"finish__design__instance__area__class:tap_cell": 10124.7,
	"finish__design__instance__count__class:antenna_cell": 334,
	"finish__design__instance__area__class:antenna_cell": 835.802,
	"finish__design__instance__count__class:clock_buffer": 398,
	"finish__design__instance__area__class:clock_buffer": 8881.02,
	"finish__design__instance__count__class:timing_repair_buffer": 1129,
	"finish__design__instance__area__class:timing_repair_buffer": 8767.16,
	"finish__design__instance__count__class:inverter": 635,
	"finish__design__instance__area__class:inverter": 2771.41,
	"finish__design__instance__count__class:clock_inverter": 200,
	"finish__design__instance__area__class:clock_inverter": 2402.3,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78954.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11661,
	"finish__design__instance__area__class:multi_input_combinational_cell": 148243,
	"finish__design__instance__count": 78532,
	"finish__design__instance__area": 610460,
	"finish__timing__setup__tns": -6.70702,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.686588,
	"finish__timing__hold__ws": 0.326383,
	"finish__clock__skew__setup": 0.158031,
	"finish__clock__skew__hold": 0.158031,
	"finish__timing__drv__max_slew_limit": -0.926409,
	"finish__timing__drv__max_slew": 100,
	"finish__timing__drv__max_cap_limit": -0.953618,
	"finish__timing__drv__max_cap": 5,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 23,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.217768,
	"finish__power__switching__total": 0.267913,
	"finish__power__leakage__total": 8.76687e-08,
	"finish__power__total": 0.485681,
	"finish__design__io": 771,
	"finish__design__die__area": 615385,
	"finish__design__core__area": 610460,
	"finish__design__instance__count": 25236,
	"finish__design__instance__area": 260980,
	"finish__design__instance__count__stdcell": 25236,
	"finish__design__instance__area__stdcell": 260980,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.427514,
	"finish__design__instance__utilization__stdcell": 0.427514,
	"finish__design__rows": 287,
	"finish__design__rows:unithd": 287,
	"finish__design__sites": 487900,
	"finish__design__sites:unithd": 487900,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}