<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>William Lazcano | Computer &amp; Electrical Engineering</title><link>https://will-l10.github.io/</link><description>Recent content on William Lazcano | Computer &amp; Electrical Engineering</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Fri, 01 Nov 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://will-l10.github.io/index.xml" rel="self" type="application/rss+xml"/><item><title>Construction &amp; Renovation Portfolio</title><link>https://will-l10.github.io/blogs/construction-portfolio/</link><pubDate>Fri, 01 Nov 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/construction-portfolio/</guid><description>&lt;h2 id="overview"&gt;Overview&lt;/h2&gt;
&lt;p&gt;Since 2019, I&amp;rsquo;ve worked on residential construction and renovation projects through my family business, gaining practical experience in electrical installation, flooring, and full bathroom remodeling.&lt;/p&gt;
&lt;h2 id="experience--skills"&gt;Experience &amp;amp; Skills&lt;/h2&gt;
&lt;h3 id="electrical-installation"&gt;Electrical Installation&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Residential wiring and circuit installation&lt;/li&gt;
&lt;li&gt;Electrical panel upgrades&lt;/li&gt;
&lt;li&gt;Lighting fixture installation&lt;/li&gt;
&lt;li&gt;Code compliance and safety standards&lt;/li&gt;
&lt;li&gt;Troubleshooting electrical systems&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="flooring-installation"&gt;Flooring Installation&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Hardwood floor installation and refinishing&lt;/li&gt;
&lt;li&gt;Subfloor preparation and leveling&lt;/li&gt;
&lt;li&gt;Precision measuring and cutting&lt;/li&gt;
&lt;li&gt;Quality finishing techniques&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="bathroom-remodeling"&gt;Bathroom Remodeling&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Complete bathroom renovations&lt;/li&gt;
&lt;li&gt;Plumbing fixture installation&lt;/li&gt;
&lt;li&gt;Tile work and waterproofing&lt;/li&gt;
&lt;li&gt;Finish carpentry and trim work&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="key-projects"&gt;Key Projects&lt;/h2&gt;
&lt;h3 id="full-home-renovation-2023-2024"&gt;Full Home Renovation (2023-2024)&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Complete electrical rewiring of 2,000 sq ft home&lt;/li&gt;
&lt;li&gt;Installed new 200A electrical panel&lt;/li&gt;
&lt;li&gt;Coordinated with inspectors for code compliance&lt;/li&gt;
&lt;li&gt;Managed project timeline and material procurement&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="bathroom-renovation-series-2022-2023"&gt;Bathroom Renovation Series (2022-2023)&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Completed 5 full bathroom remodels&lt;/li&gt;
&lt;li&gt;Custom tile work and shower installations&lt;/li&gt;
&lt;li&gt;Modern fixture upgrades&lt;/li&gt;
&lt;li&gt;Waterproofing and ventilation systems&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="hardwood-flooring-projects-2021-2022"&gt;Hardwood Flooring Projects (2021-2022)&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Installed 3,000+ sq ft of hardwood flooring&lt;/li&gt;
&lt;li&gt;Refinished existing hardwood in historic homes&lt;/li&gt;
&lt;li&gt;Pattern designs and custom inlays&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="safety--quality-standards"&gt;Safety &amp;amp; Quality Standards&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;OSHA safety training certified&lt;/li&gt;
&lt;li&gt;Strict adherence to building codes&lt;/li&gt;
&lt;li&gt;Quality control at every project phase&lt;/li&gt;
&lt;li&gt;Professional tool maintenance and safety practices&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="skills-transferable-to-engineering"&gt;Skills Transferable to Engineering&lt;/h2&gt;
&lt;h3 id="problem-solving"&gt;Problem-Solving&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Troubleshooting complex installation challenges&lt;/li&gt;
&lt;li&gt;Adapting plans based on site conditions&lt;/li&gt;
&lt;li&gt;Finding creative solutions to unique problems&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="project-management"&gt;Project Management&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Timeline planning and coordination&lt;/li&gt;
&lt;li&gt;Material estimation and procurement&lt;/li&gt;
&lt;li&gt;Budget management&lt;/li&gt;
&lt;li&gt;Communication with clients and inspectors&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="attention-to-detail"&gt;Attention to Detail&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Precision measurements and installations&lt;/li&gt;
&lt;li&gt;Quality assurance processes&lt;/li&gt;
&lt;li&gt;Code compliance verification&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="hands-on-technical-skills"&gt;Hands-On Technical Skills&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Understanding of electrical systems (directly applicable to EE)&lt;/li&gt;
&lt;li&gt;Spatial reasoning and 3D visualization&lt;/li&gt;
&lt;li&gt;Tool proficiency and manual dexterity&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="why-this-matters-for-engineering"&gt;Why This Matters for Engineering&lt;/h2&gt;
&lt;p&gt;My construction background provides me with:&lt;/p&gt;</description></item><item><title>ARM Processor Implementation</title><link>https://will-l10.github.io/blogs/arm-processor/</link><pubDate>Tue, 15 Oct 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/arm-processor/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Implemented an ARM processor with extended instruction set on FPGA hardware, demonstrating proficiency in computer architecture and hardware description languages.&lt;/p&gt;
&lt;h2 id="technical-details"&gt;Technical Details&lt;/h2&gt;
&lt;h3 id="architecture"&gt;Architecture&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Instruction Set&lt;/strong&gt;: Extended ARM ISA with custom instructions&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Pipeline&lt;/strong&gt;: Multi-stage pipeline design&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Memory&lt;/strong&gt;: Harvard architecture with separate instruction and data memory&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="implementation"&gt;Implementation&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Developed using Verilog HDL&lt;/li&gt;
&lt;li&gt;Synthesized and tested on Altera DE2-115 FPGA board&lt;/li&gt;
&lt;li&gt;Clock frequency: 50 MHz&lt;/li&gt;
&lt;li&gt;Verified functionality through comprehensive testbenches&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="key-features"&gt;Key Features&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Implemented standard ARM instructions (ADD, SUB, AND, ORR, etc.)&lt;/li&gt;
&lt;li&gt;Added custom instructions for specialized operations&lt;/li&gt;
&lt;li&gt;Integrated memory-mapped I/O&lt;/li&gt;
&lt;li&gt;Hardware debugging using SignalTap II&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="code-example"&gt;Code Example&lt;/h2&gt;
&lt;div class="highlight"&gt;&lt;pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"&gt;&lt;code class="language-verilog" data-lang="verilog"&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#66d9ef"&gt;module&lt;/span&gt; arm_processor (
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;input&lt;/span&gt; clk,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;input&lt;/span&gt; reset,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;output&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;31&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] pc,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;output&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;31&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] instr
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;);
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#75715e"&gt;// Datapath components
&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#75715e"&gt;&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;wire&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;31&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] alu_result;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;wire&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;3&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] alu_flags;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; 
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#75715e"&gt;// Control signals
&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#75715e"&gt;&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;wire&lt;/span&gt; reg_write;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;wire&lt;/span&gt; mem_write;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;wire&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;1&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] alu_op;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; 
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#75715e"&gt;// Instantiate datapath and control unit
&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#75715e"&gt;&lt;/span&gt; datapath dp(
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .clk(clk),
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .reset(reset),
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .reg_write(reg_write),
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .alu_result(alu_result)
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; );
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; 
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; control_unit cu(
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .opcode(instr[&lt;span style="color:#ae81ff"&gt;27&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;25&lt;/span&gt;]),
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .reg_write(reg_write),
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; .mem_write(mem_write)
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; );
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#66d9ef"&gt;endmodule&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;&lt;h2 id="testing--verification"&gt;Testing &amp;amp; Verification&lt;/h2&gt;
&lt;p&gt;Comprehensive testing methodology:&lt;/p&gt;</description></item><item><title>MIPS Processor with Extended ISA</title><link>https://will-l10.github.io/blogs/mips-processor/</link><pubDate>Fri, 20 Sep 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/mips-processor/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Designed and implemented a 5-stage pipelined MIPS processor with hazard detection, data forwarding, and an extended instruction set on FPGA.&lt;/p&gt;
&lt;h2 id="architecture"&gt;Architecture&lt;/h2&gt;
&lt;h3 id="pipeline-stages"&gt;Pipeline Stages&lt;/h3&gt;
&lt;ol&gt;
&lt;li&gt;&lt;strong&gt;Instruction Fetch (IF)&lt;/strong&gt;: Retrieves instruction from memory&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Instruction Decode (ID)&lt;/strong&gt;: Decodes instruction and reads registers&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Execute (EX)&lt;/strong&gt;: Performs ALU operations&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Memory (MEM)&lt;/strong&gt;: Accesses data memory&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Write Back (WB)&lt;/strong&gt;: Writes results to register file&lt;/li&gt;
&lt;/ol&gt;
&lt;h3 id="hazard-handling"&gt;Hazard Handling&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Data Hazards&lt;/strong&gt;: Implemented forwarding paths to eliminate stalls&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Control Hazards&lt;/strong&gt;: Branch prediction with flush mechanism&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Structural Hazards&lt;/strong&gt;: Resolved through separate instruction/data memory&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="implementation-details"&gt;Implementation Details&lt;/h2&gt;
&lt;h3 id="extended-instructions"&gt;Extended Instructions&lt;/h3&gt;
&lt;p&gt;Added custom instructions beyond standard MIPS ISA:&lt;/p&gt;</description></item><item><title>GCD Algorithm Hardware Implementation</title><link>https://will-l10.github.io/blogs/gcd-algorithm/</link><pubDate>Sat, 10 Aug 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/gcd-algorithm/</guid><description>&lt;h2 id="project-overview"&gt;Project Overview&lt;/h2&gt;
&lt;p&gt;Implemented the Greatest Common Divisor (GCD) algorithm using a Finite State Machine (FSM) approach in hardware, demonstrating algorithm optimization for digital circuits.&lt;/p&gt;
&lt;h2 id="algorithm"&gt;Algorithm&lt;/h2&gt;
&lt;h3 id="euclidean-algorithm"&gt;Euclidean Algorithm&lt;/h3&gt;
&lt;p&gt;The GCD algorithm uses the principle:&lt;/p&gt;
&lt;pre tabindex="0"&gt;&lt;code&gt;GCD(a, b) = GCD(b, a mod b)
&lt;/code&gt;&lt;/pre&gt;&lt;p&gt;Continues until &lt;code&gt;b = 0&lt;/code&gt;, at which point &lt;code&gt;a&lt;/code&gt; is the GCD.&lt;/p&gt;
&lt;h2 id="fsm-design"&gt;FSM Design&lt;/h2&gt;
&lt;h3 id="state-diagram"&gt;State Diagram&lt;/h3&gt;
&lt;p&gt;The implementation uses 4 states:&lt;/p&gt;
&lt;ol&gt;
&lt;li&gt;&lt;strong&gt;IDLE&lt;/strong&gt;: Waiting for input&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;LOAD&lt;/strong&gt;: Load operands into registers&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;COMPUTE&lt;/strong&gt;: Perform modulo operation&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;DONE&lt;/strong&gt;: Output result&lt;/li&gt;
&lt;/ol&gt;
&lt;h3 id="state-transitions"&gt;State Transitions&lt;/h3&gt;
&lt;pre tabindex="0"&gt;&lt;code&gt;IDLE → LOAD (when start signal asserted)
LOAD → COMPUTE (after loading operands)
COMPUTE → COMPUTE (while b ≠ 0)
COMPUTE → DONE (when b = 0)
DONE → IDLE (when acknowledged)
&lt;/code&gt;&lt;/pre&gt;&lt;h2 id="implementation"&gt;Implementation&lt;/h2&gt;
&lt;div class="highlight"&gt;&lt;pre tabindex="0" style="color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4;"&gt;&lt;code class="language-verilog" data-lang="verilog"&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#66d9ef"&gt;module&lt;/span&gt; gcd_fsm (
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;input&lt;/span&gt; clk,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;input&lt;/span&gt; reset,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;input&lt;/span&gt; start,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;input&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;31&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] a_in,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;input&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;31&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] b_in,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;output&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;reg&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;31&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] gcd_out,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;output&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;reg&lt;/span&gt; done
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;);
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#75715e"&gt;// State encoding
&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#75715e"&gt;&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;typedef&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;enum&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;logic&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;1&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] {
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; IDLE &lt;span style="color:#f92672"&gt;=&lt;/span&gt; &lt;span style="color:#ae81ff"&gt;2&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;&amp;#39;b00&lt;/span&gt;,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; LOAD &lt;span style="color:#f92672"&gt;=&lt;/span&gt; &lt;span style="color:#ae81ff"&gt;2&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;&amp;#39;b01&lt;/span&gt;,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; COMPUTE &lt;span style="color:#f92672"&gt;=&lt;/span&gt; &lt;span style="color:#ae81ff"&gt;2&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;&amp;#39;b10&lt;/span&gt;,
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; DONE_STATE &lt;span style="color:#f92672"&gt;=&lt;/span&gt; &lt;span style="color:#ae81ff"&gt;2&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;&amp;#39;b11&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; } state_t;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; 
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; state_t current_state, next_state;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;reg&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;31&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] a_reg, b_reg;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;reg&lt;/span&gt; [&lt;span style="color:#ae81ff"&gt;31&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt;&lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;] remainder;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; 
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#75715e"&gt;// State register
&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#75715e"&gt;&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;always_ff&lt;/span&gt; @(&lt;span style="color:#66d9ef"&gt;posedge&lt;/span&gt; clk &lt;span style="color:#66d9ef"&gt;or&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;posedge&lt;/span&gt; reset) &lt;span style="color:#66d9ef"&gt;begin&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;if&lt;/span&gt; (reset)
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; current_state &lt;span style="color:#f92672"&gt;&amp;lt;=&lt;/span&gt; IDLE;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;else&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; current_state &lt;span style="color:#f92672"&gt;&amp;lt;=&lt;/span&gt; next_state;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;end&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; 
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#75715e"&gt;// Next state logic
&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#75715e"&gt;&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;always_comb&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;begin&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;case&lt;/span&gt; (current_state)
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; IDLE: next_state &lt;span style="color:#f92672"&gt;=&lt;/span&gt; start &lt;span style="color:#f92672"&gt;?&lt;/span&gt; LOAD &lt;span style="color:#f92672"&gt;:&lt;/span&gt; IDLE;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; LOAD: next_state &lt;span style="color:#f92672"&gt;=&lt;/span&gt; COMPUTE;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; COMPUTE: next_state &lt;span style="color:#f92672"&gt;=&lt;/span&gt; (b_reg &lt;span style="color:#f92672"&gt;==&lt;/span&gt; &lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;) &lt;span style="color:#f92672"&gt;?&lt;/span&gt; DONE_STATE &lt;span style="color:#f92672"&gt;:&lt;/span&gt; COMPUTE;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; DONE_STATE: next_state &lt;span style="color:#f92672"&gt;=&lt;/span&gt; IDLE;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;default&lt;/span&gt;&lt;span style="color:#f92672"&gt;:&lt;/span&gt; next_state &lt;span style="color:#f92672"&gt;=&lt;/span&gt; IDLE;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;endcase&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;end&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; 
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#75715e"&gt;// Datapath
&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#75715e"&gt;&lt;/span&gt; &lt;span style="color:#66d9ef"&gt;always_ff&lt;/span&gt; @(&lt;span style="color:#66d9ef"&gt;posedge&lt;/span&gt; clk) &lt;span style="color:#66d9ef"&gt;begin&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;case&lt;/span&gt; (current_state)
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; LOAD: &lt;span style="color:#66d9ef"&gt;begin&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; a_reg &lt;span style="color:#f92672"&gt;&amp;lt;=&lt;/span&gt; a_in;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; b_reg &lt;span style="color:#f92672"&gt;&amp;lt;=&lt;/span&gt; b_in;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; done &lt;span style="color:#f92672"&gt;&amp;lt;=&lt;/span&gt; &lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;end&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; COMPUTE: &lt;span style="color:#66d9ef"&gt;begin&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;if&lt;/span&gt; (b_reg &lt;span style="color:#f92672"&gt;!=&lt;/span&gt; &lt;span style="color:#ae81ff"&gt;0&lt;/span&gt;) &lt;span style="color:#66d9ef"&gt;begin&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; remainder &lt;span style="color:#f92672"&gt;=&lt;/span&gt; a_reg &lt;span style="color:#f92672"&gt;%&lt;/span&gt; b_reg;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; a_reg &lt;span style="color:#f92672"&gt;&amp;lt;=&lt;/span&gt; b_reg;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; b_reg &lt;span style="color:#f92672"&gt;&amp;lt;=&lt;/span&gt; remainder;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;end&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;end&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; DONE_STATE: &lt;span style="color:#66d9ef"&gt;begin&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; gcd_out &lt;span style="color:#f92672"&gt;&amp;lt;=&lt;/span&gt; a_reg;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; done &lt;span style="color:#f92672"&gt;&amp;lt;=&lt;/span&gt; &lt;span style="color:#ae81ff"&gt;1&lt;/span&gt;;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;end&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;endcase&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt; &lt;span style="color:#66d9ef"&gt;end&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;span style="display:flex;"&gt;&lt;span&gt;&lt;span style="color:#66d9ef"&gt;endmodule&lt;/span&gt;
&lt;/span&gt;&lt;/span&gt;&lt;/code&gt;&lt;/pre&gt;&lt;/div&gt;&lt;h2 id="optimization"&gt;Optimization&lt;/h2&gt;
&lt;h3 id="hardware-efficiency"&gt;Hardware Efficiency&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;&lt;strong&gt;Area&lt;/strong&gt;: Minimal register usage (2 data registers + state register)&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Timing&lt;/strong&gt;: Completes in O(log(min(a,b))) clock cycles&lt;/li&gt;
&lt;li&gt;&lt;strong&gt;Power&lt;/strong&gt;: Low power consumption through efficient state transitions&lt;/li&gt;
&lt;/ul&gt;
&lt;h3 id="performance"&gt;Performance&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;Synthesized to run at 100 MHz on FPGA&lt;/li&gt;
&lt;li&gt;Average computation time: 5-15 clock cycles for typical inputs&lt;/li&gt;
&lt;li&gt;Maximum latency: ~50 cycles for worst-case inputs&lt;/li&gt;
&lt;/ul&gt;
&lt;h2 id="verification"&gt;Verification&lt;/h2&gt;
&lt;h3 id="testbench-results"&gt;Testbench Results&lt;/h3&gt;
&lt;pre tabindex="0"&gt;&lt;code&gt;Test Case 1: GCD(48, 18) = 6 ✓
Test Case 2: GCD(100, 75) = 25 ✓
Test Case 3: GCD(17, 19) = 1 ✓
Test Case 4: GCD(1024, 256) = 256 ✓
&lt;/code&gt;&lt;/pre&gt;&lt;h3 id="waveform-analysis"&gt;Waveform Analysis&lt;/h3&gt;
&lt;p&gt;Verified correct state transitions and data flow using ModelSim simulation.&lt;/p&gt;</description></item><item><title>Custom 8-Bit Multicycle Processor</title><link>https://will-l10.github.io/blogs/custom-processor/</link><pubDate>Thu, 01 Aug 2024 00:00:00 +0000</pubDate><guid>https://will-l10.github.io/blogs/custom-processor/</guid><description>&lt;p&gt;## Project Overview&lt;/p&gt;
&lt;p&gt;Designed and implemented a complete custom 8-bit multicycle processor from scratch as my final project for CPE 300L. The processor features a 16-instruction ISA, finite state machine-based control unit, and the ability to perform 2×2 matrix operations.&lt;/p&gt;
&lt;p&gt;![Processor Datapath](/images/projects/processor.jpg)&lt;/p&gt;
&lt;p&gt;## Technical Specifications&lt;/p&gt;
&lt;p&gt;**Architecture:**&lt;/p&gt;
&lt;p&gt;- **Instruction Set:** 16 custom instructions&lt;/p&gt;
&lt;p&gt;- **Memory:** 512-byte unified memory&lt;/p&gt;
&lt;p&gt;- **Data Width:** 8-bit operations&lt;/p&gt;
&lt;p&gt;- **Execution:** Multicycle (1-4 cycles)&lt;/p&gt;
&lt;p&gt;- **Platform:** Altera DE2-115 FPGA&lt;/p&gt;</description></item></channel></rss>