INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H4/H4_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H4
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module H4_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/h3/h3_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h3
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module h3_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H2/H2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H2
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module H2_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H1/H1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H1
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module H1_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_gray__1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_single__1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_0_xpm_cdc_sync_rst__1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_compare_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_1_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_0_wr_status_flags_as
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/Desktop/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/new/fifo_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ldpc_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sources_1/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2421] module glbl is previously defined, ignoring this definition [C:/Users/doinc/Desktop/其它文件/my_ldpc/ldpc_fifo/ldpc_fifo.sim/sim_1/behav/xsim/glbl.v:6]
