{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 01 10:49:05 2021 " "Info: Processing started: Fri Jan 01 10:49:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off CPU -c CPU --speed=6 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off CPU -c CPU --speed=6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 504 104 272 520 "clk" "" } { 200 56 104 216 "clk" "" } { 496 272 352 512 "clk" "" } { -96 -296 -240 -80 "clk" "" } { 64 384 432 80 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { -120 1256 1304 -104 "clk" "" } { -120 1024 1072 -104 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register instruction_register:inst\|i\[3\] memory lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6 46.71 MHz 21.41 ns Internal " "Info: Clock \"clk\" has Internal fmax of 46.71 MHz between source register \"instruction_register:inst\|i\[3\]\" and destination memory \"lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6\" (period= 21.41 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.469 ns + Longest register memory " "Info: + Longest register to memory delay is 10.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_register:inst\|i\[3\] 1 REG LC_X17_Y8_N0 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y8_N0; Fanout = 25; REG Node = 'instruction_register:inst\|i\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register:inst|i[3] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(0.340 ns) 2.328 ns general_registers:inst3\|d\[0\]~30 2 COMB LC_X18_Y9_N4 1 " "Info: 2: + IC(1.988 ns) + CELL(0.340 ns) = 2.328 ns; Loc. = LC_X18_Y9_N4; Fanout = 1; COMB Node = 'general_registers:inst3\|d\[0\]~30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { instruction_register:inst|i[3] general_registers:inst3|d[0]~30 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.088 ns) 3.363 ns general_registers:inst3\|d\[0\]~31 3 COMB LC_X17_Y8_N0 10 " "Info: 3: + IC(0.947 ns) + CELL(0.088 ns) = 3.363 ns; Loc. = LC_X17_Y8_N0; Fanout = 10; COMB Node = 'general_registers:inst3\|d\[0\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { general_registers:inst3|d[0]~30 general_registers:inst3|d[0]~31 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.225 ns) 5.302 ns alu:inst1\|outbus\[0\]~78 4 COMB LC_X18_Y7_N0 1 " "Info: 4: + IC(1.714 ns) + CELL(0.225 ns) = 5.302 ns; Loc. = LC_X18_Y7_N0; Fanout = 1; COMB Node = 'alu:inst1\|outbus\[0\]~78'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { general_registers:inst3|d[0]~31 alu:inst1|outbus[0]~78 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.225 ns) 6.501 ns alu:inst1\|outbus\[0\]~79 5 COMB LC_X18_Y9_N2 4 " "Info: 5: + IC(0.974 ns) + CELL(0.225 ns) = 6.501 ns; Loc. = LC_X18_Y9_N2; Fanout = 4; COMB Node = 'alu:inst1\|outbus\[0\]~79'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.199 ns" { alu:inst1|outbus[0]~78 alu:inst1|outbus[0]~79 } "NODE_NAME" } } { "block_vhd/alu.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/alu.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.347 ns) + CELL(0.225 ns) 7.073 ns rslogic:inst10\|outbus2\[1\]~46 6 COMB LC_X18_Y9_N6 1 " "Info: 6: + IC(0.347 ns) + CELL(0.225 ns) = 7.073 ns; Loc. = LC_X18_Y9_N6; Fanout = 1; COMB Node = 'rslogic:inst10\|outbus2\[1\]~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { alu:inst1|outbus[0]~79 rslogic:inst10|outbus2[1]~46 } "NODE_NAME" } } { "block_vhd/rslogic.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/rslogic.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.454 ns) 8.089 ns inst15\[1\]~38 7 COMB LC_X19_Y9_N2 2 " "Info: 7: + IC(0.562 ns) + CELL(0.454 ns) = 8.089 ns; Loc. = LC_X19_Y9_N2; Fanout = 2; COMB Node = 'inst15\[1\]~38'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { rslogic:inst10|outbus2[1]~46 inst15[1]~38 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 416 280 328 448 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.088 ns) 9.145 ns inst15\[1\]~47 8 COMB LC_X18_Y8_N8 6 " "Info: 8: + IC(0.968 ns) + CELL(0.088 ns) = 9.145 ns; Loc. = LC_X18_Y8_N8; Fanout = 6; COMB Node = 'inst15\[1\]~47'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { inst15[1]~38 inst15[1]~47 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 416 280 328 448 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.274 ns) 10.469 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6 9 MEM M4K_X15_Y8 1 " "Info: 9: + IC(1.050 ns) + CELL(0.274 ns) = 10.469 ns; Loc. = M4K_X15_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inst15[1]~47 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 18.33 % ) " "Info: Total cell delay = 1.919 ns ( 18.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.550 ns ( 81.67 % ) " "Info: Total interconnect delay = 8.550 ns ( 81.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.469 ns" { instruction_register:inst|i[3] general_registers:inst3|d[0]~30 general_registers:inst3|d[0]~31 alu:inst1|outbus[0]~78 alu:inst1|outbus[0]~79 rslogic:inst10|outbus2[1]~46 inst15[1]~38 inst15[1]~47 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.469 ns" { instruction_register:inst|i[3] {} general_registers:inst3|d[0]~30 {} general_registers:inst3|d[0]~31 {} alu:inst1|outbus[0]~78 {} alu:inst1|outbus[0]~79 {} rslogic:inst10|outbus2[1]~46 {} inst15[1]~38 {} inst15[1]~47 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 1.988ns 0.947ns 1.714ns 0.974ns 0.347ns 0.562ns 0.968ns 1.050ns } { 0.000ns 0.340ns 0.088ns 0.225ns 0.225ns 0.225ns 0.454ns 0.088ns 0.274ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.440 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_K6 68 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 504 104 272 520 "clk" "" } { 200 56 104 216 "clk" "" } { 496 272 352 512 "clk" "" } { -96 -296 -240 -80 "clk" "" } { 64 384 432 80 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { -120 1256 1304 -104 "clk" "" } { -120 1024 1072 -104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.556 ns) 2.440 ns lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6 2 MEM M4K_X15_Y8 1 " "Info: 2: + IC(0.754 ns) + CELL(0.556 ns) = 2.440 ns; Loc. = M4K_X15_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:inst4\|altram:sram\|altsyncram:ram_block\|altsyncram_4591:auto_generated\|ram_block1a7~porta_datain_reg6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 69.10 % ) " "Info: Total cell delay = 1.686 ns ( 69.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.754 ns ( 30.90 % ) " "Info: Total interconnect delay = 0.754 ns ( 30.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { clk {} clk~out0 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.754ns } { 0.000ns 1.130ns 0.556ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.431 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_K6 68 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 504 104 272 520 "clk" "" } { 200 56 104 216 "clk" "" } { 496 272 352 512 "clk" "" } { -96 -296 -240 -80 "clk" "" } { 64 384 432 80 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { -120 1256 1304 -104 "clk" "" } { -120 1024 1072 -104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.547 ns) 2.431 ns instruction_register:inst\|i\[3\] 2 REG LC_X17_Y8_N0 25 " "Info: 2: + IC(0.754 ns) + CELL(0.547 ns) = 2.431 ns; Loc. = LC_X17_Y8_N0; Fanout = 25; REG Node = 'instruction_register:inst\|i\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { clk instruction_register:inst|i[3] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 68.98 % ) " "Info: Total cell delay = 1.677 ns ( 68.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.754 ns ( 31.02 % ) " "Info: Total interconnect delay = 0.754 ns ( 31.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { clk instruction_register:inst|i[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.431 ns" { clk {} clk~out0 {} instruction_register:inst|i[3] {} } { 0.000ns 0.000ns 0.754ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { clk {} clk~out0 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.754ns } { 0.000ns 1.130ns 0.556ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { clk instruction_register:inst|i[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.431 ns" { clk {} clk~out0 {} instruction_register:inst|i[3] {} } { 0.000ns 0.000ns 0.754ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.072 ns + " "Info: + Micro setup delay of destination is 0.072 ns" {  } { { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/instruction_register.vhd" 17 -1 0 } } { "db/altsyncram_4591.tdf" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/db/altsyncram_4591.tdf" 183 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.469 ns" { instruction_register:inst|i[3] general_registers:inst3|d[0]~30 general_registers:inst3|d[0]~31 alu:inst1|outbus[0]~78 alu:inst1|outbus[0]~79 rslogic:inst10|outbus2[1]~46 inst15[1]~38 inst15[1]~47 lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.469 ns" { instruction_register:inst|i[3] {} general_registers:inst3|d[0]~30 {} general_registers:inst3|d[0]~31 {} alu:inst1|outbus[0]~78 {} alu:inst1|outbus[0]~79 {} rslogic:inst10|outbus2[1]~46 {} inst15[1]~38 {} inst15[1]~47 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 1.988ns 0.947ns 1.714ns 0.974ns 0.347ns 0.562ns 0.968ns 1.050ns } { 0.000ns 0.340ns 0.088ns 0.225ns 0.225ns 0.225ns 0.454ns 0.088ns 0.274ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { clk lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { clk {} clk~out0 {} lpm_ram_io:inst4|altram:sram|altsyncram:ram_block|altsyncram_4591:auto_generated|ram_block1a7~porta_datain_reg6 {} } { 0.000ns 0.000ns 0.754ns } { 0.000ns 1.130ns 0.556ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { clk instruction_register:inst|i[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.431 ns" { clk {} clk~out0 {} instruction_register:inst|i[3] {} } { 0.000ns 0.000ns 0.754ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "general_registers:inst3\|c\[4\] IN\[3\] clk 7.382 ns register " "Info: tsu for register \"general_registers:inst3\|c\[4\]\" (data pin = \"IN\[3\]\", clock pin = \"clk\") is 7.382 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.775 ns + Longest pin register " "Info: + Longest pin to register delay is 9.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IN\[3\] 1 PIN PIN_L13 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_L13; Fanout = 1; PIN Node = 'IN\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 424 104 272 440 "IN\[0..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.385 ns) + CELL(0.340 ns) 5.855 ns inst15\[4\]~31 2 COMB LC_X20_Y8_N8 1 " "Info: 2: + IC(4.385 ns) + CELL(0.340 ns) = 5.855 ns; Loc. = LC_X20_Y8_N8; Fanout = 1; COMB Node = 'inst15\[4\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.725 ns" { IN[3] inst15[4]~31 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 416 280 328 448 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.340 ns) 7.057 ns inst15\[4\]~32 3 COMB LC_X17_Y8_N6 3 " "Info: 3: + IC(0.862 ns) + CELL(0.340 ns) = 7.057 ns; Loc. = LC_X17_Y8_N6; Fanout = 3; COMB Node = 'inst15\[4\]~32'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { inst15[4]~31 inst15[4]~32 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 416 280 328 448 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.225 ns) 8.270 ns inst15\[4\]~44 4 COMB LC_X14_Y8_N0 5 " "Info: 4: + IC(0.988 ns) + CELL(0.225 ns) = 8.270 ns; Loc. = LC_X14_Y8_N0; Fanout = 5; COMB Node = 'inst15\[4\]~44'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { inst15[4]~32 inst15[4]~44 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 416 280 328 448 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.089 ns) 9.775 ns general_registers:inst3\|c\[4\] 5 REG LC_X14_Y10_N3 3 " "Info: 5: + IC(1.416 ns) + CELL(0.089 ns) = 9.775 ns; Loc. = LC_X14_Y10_N3; Fanout = 3; REG Node = 'general_registers:inst3\|c\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { inst15[4]~44 general_registers:inst3|c[4] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/general_registers.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 21.73 % ) " "Info: Total cell delay = 2.124 ns ( 21.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.651 ns ( 78.27 % ) " "Info: Total interconnect delay = 7.651 ns ( 78.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.775 ns" { IN[3] inst15[4]~31 inst15[4]~32 inst15[4]~44 general_registers:inst3|c[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.775 ns" { IN[3] {} IN[3]~out0 {} inst15[4]~31 {} inst15[4]~32 {} inst15[4]~44 {} general_registers:inst3|c[4] {} } { 0.000ns 0.000ns 4.385ns 0.862ns 0.988ns 1.416ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.225ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/general_registers.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.422 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_K6 68 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 504 104 272 520 "clk" "" } { 200 56 104 216 "clk" "" } { 496 272 352 512 "clk" "" } { -96 -296 -240 -80 "clk" "" } { 64 384 432 80 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { -120 1256 1304 -104 "clk" "" } { -120 1024 1072 -104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.547 ns) 2.422 ns general_registers:inst3\|c\[4\] 2 REG LC_X14_Y10_N3 3 " "Info: 2: + IC(0.745 ns) + CELL(0.547 ns) = 2.422 ns; Loc. = LC_X14_Y10_N3; Fanout = 3; REG Node = 'general_registers:inst3\|c\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { clk general_registers:inst3|c[4] } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/general_registers.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 69.24 % ) " "Info: Total cell delay = 1.677 ns ( 69.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.745 ns ( 30.76 % ) " "Info: Total interconnect delay = 0.745 ns ( 30.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { clk general_registers:inst3|c[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.422 ns" { clk {} clk~out0 {} general_registers:inst3|c[4] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.775 ns" { IN[3] inst15[4]~31 inst15[4]~32 inst15[4]~44 general_registers:inst3|c[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.775 ns" { IN[3] {} IN[3]~out0 {} inst15[4]~31 {} inst15[4]~32 {} inst15[4]~44 {} general_registers:inst3|c[4] {} } { 0.000ns 0.000ns 4.385ns 0.862ns 0.988ns 1.416ns } { 0.000ns 1.130ns 0.340ns 0.340ns 0.225ns 0.089ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { clk general_registers:inst3|c[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.422 ns" { clk {} clk~out0 {} general_registers:inst3|c[4] {} } { 0.000ns 0.000ns 0.745ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Cf instruction_register:inst\|i\[3\] 16.232 ns register " "Info: tco from clock \"clk\" to destination pin \"Cf\" through register \"instruction_register:inst\|i\[3\]\" is 16.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.431 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_K6 68 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 504 104 272 520 "clk" "" } { 200 56 104 216 "clk" "" } { 496 272 352 512 "clk" "" } { -96 -296 -240 -80 "clk" "" } { 64 384 432 80 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { -120 1256 1304 -104 "clk" "" } { -120 1024 1072 -104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.547 ns) 2.431 ns instruction_register:inst\|i\[3\] 2 REG LC_X17_Y8_N0 25 " "Info: 2: + IC(0.754 ns) + CELL(0.547 ns) = 2.431 ns; Loc. = LC_X17_Y8_N0; Fanout = 25; REG Node = 'instruction_register:inst\|i\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { clk instruction_register:inst|i[3] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 68.98 % ) " "Info: Total cell delay = 1.677 ns ( 68.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.754 ns ( 31.02 % ) " "Info: Total interconnect delay = 0.754 ns ( 31.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { clk instruction_register:inst|i[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.431 ns" { clk {} clk~out0 {} instruction_register:inst|i[3] {} } { 0.000ns 0.000ns 0.754ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.628 ns + Longest register pin " "Info: + Longest register to pin delay is 13.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_register:inst\|i\[3\] 1 REG LC_X17_Y8_N0 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y8_N0; Fanout = 25; REG Node = 'instruction_register:inst\|i\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_register:inst|i[3] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(0.340 ns) 2.328 ns general_registers:inst3\|d\[0\]~30 2 COMB LC_X18_Y9_N4 1 " "Info: 2: + IC(1.988 ns) + CELL(0.340 ns) = 2.328 ns; Loc. = LC_X18_Y9_N4; Fanout = 1; COMB Node = 'general_registers:inst3\|d\[0\]~30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { instruction_register:inst|i[3] general_registers:inst3|d[0]~30 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.088 ns) 3.363 ns general_registers:inst3\|d\[0\]~31 3 COMB LC_X17_Y8_N0 10 " "Info: 3: + IC(0.947 ns) + CELL(0.088 ns) = 3.363 ns; Loc. = LC_X17_Y8_N0; Fanout = 10; COMB Node = 'general_registers:inst3\|d\[0\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.035 ns" { general_registers:inst3|d[0]~30 general_registers:inst3|d[0]~31 } "NODE_NAME" } } { "block_vhd/general_registers.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/general_registers.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.326 ns) 4.947 ns alu:inst1\|Add0~5 4 COMB LC_X17_Y9_N1 2 " "Info: 4: + IC(1.258 ns) + CELL(0.326 ns) = 4.947 ns; Loc. = LC_X17_Y9_N1; Fanout = 2; COMB Node = 'alu:inst1\|Add0~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { general_registers:inst3|d[0]~31 alu:inst1|Add0~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 5.007 ns alu:inst1\|Add0~17 5 COMB LC_X17_Y9_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.060 ns) = 5.007 ns; Loc. = LC_X17_Y9_N2; Fanout = 2; COMB Node = 'alu:inst1\|Add0~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.060 ns" { alu:inst1|Add0~5 alu:inst1|Add0~17 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.060 ns) 5.067 ns alu:inst1\|Add0~15 6 COMB LC_X17_Y9_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.060 ns) = 5.067 ns; Loc. = LC_X17_Y9_N3; Fanout = 2; COMB Node = 'alu:inst1\|Add0~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.060 ns" { alu:inst1|Add0~17 alu:inst1|Add0~15 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.137 ns) 5.204 ns alu:inst1\|Add0~13 7 COMB LC_X17_Y9_N4 4 " "Info: 7: + IC(0.000 ns) + CELL(0.137 ns) = 5.204 ns; Loc. = LC_X17_Y9_N4; Fanout = 4; COMB Node = 'alu:inst1\|Add0~13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.137 ns" { alu:inst1|Add0~15 alu:inst1|Add0~13 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 5.682 ns alu:inst1\|Add0~1 8 COMB LC_X17_Y9_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.478 ns) = 5.682 ns; Loc. = LC_X17_Y9_N8; Fanout = 2; COMB Node = 'alu:inst1\|Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.478 ns" { alu:inst1|Add0~13 alu:inst1|Add0~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(0.088 ns) 7.062 ns alu:inst1\|Add0~3 9 COMB LC_X14_Y8_N5 2 " "Info: 9: + IC(1.292 ns) + CELL(0.088 ns) = 7.062 ns; Loc. = LC_X14_Y8_N5; Fanout = 2; COMB Node = 'alu:inst1\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.380 ns" { alu:inst1|Add0~1 alu:inst1|Add0~3 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.088 ns) 8.106 ns rslogic:inst10\|Cf~3 10 COMB LC_X14_Y7_N8 1 " "Info: 10: + IC(0.956 ns) + CELL(0.088 ns) = 8.106 ns; Loc. = LC_X14_Y7_N8; Fanout = 1; COMB Node = 'rslogic:inst10\|Cf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { alu:inst1|Add0~3 rslogic:inst10|Cf~3 } "NODE_NAME" } } { "block_vhd/rslogic.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/rslogic.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.225 ns) 9.901 ns rslogic:inst10\|Cf~4 11 COMB LC_X20_Y8_N3 1 " "Info: 11: + IC(1.570 ns) + CELL(0.225 ns) = 9.901 ns; Loc. = LC_X20_Y8_N3; Fanout = 1; COMB Node = 'rslogic:inst10\|Cf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { rslogic:inst10|Cf~3 rslogic:inst10|Cf~4 } "NODE_NAME" } } { "block_vhd/rslogic.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/rslogic.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.088 ns) 10.307 ns twoin_xor:inst14\|c 12 COMB LC_X20_Y8_N0 2 " "Info: 12: + IC(0.318 ns) + CELL(0.088 ns) = 10.307 ns; Loc. = LC_X20_Y8_N0; Fanout = 2; COMB Node = 'twoin_xor:inst14\|c'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { rslogic:inst10|Cf~4 twoin_xor:inst14|c } "NODE_NAME" } } { "block_vhd/twoin_xor.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/twoin_xor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(1.622 ns) 13.628 ns Cf 13 PIN PIN_F12 0 " "Info: 13: + IC(1.699 ns) + CELL(1.622 ns) = 13.628 ns; Loc. = PIN_F12; Fanout = 0; PIN Node = 'Cf'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { twoin_xor:inst14|c Cf } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { -272 1448 1624 -256 "Cf" "" } { -152 1640 1680 -136 "Cf" "" } { -152 1256 1304 -136 "Cf" "" } { -280 1304 1448 -264 "Cf" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.600 ns ( 26.42 % ) " "Info: Total cell delay = 3.600 ns ( 26.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.028 ns ( 73.58 % ) " "Info: Total interconnect delay = 10.028 ns ( 73.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.628 ns" { instruction_register:inst|i[3] general_registers:inst3|d[0]~30 general_registers:inst3|d[0]~31 alu:inst1|Add0~5 alu:inst1|Add0~17 alu:inst1|Add0~15 alu:inst1|Add0~13 alu:inst1|Add0~1 alu:inst1|Add0~3 rslogic:inst10|Cf~3 rslogic:inst10|Cf~4 twoin_xor:inst14|c Cf } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.628 ns" { instruction_register:inst|i[3] {} general_registers:inst3|d[0]~30 {} general_registers:inst3|d[0]~31 {} alu:inst1|Add0~5 {} alu:inst1|Add0~17 {} alu:inst1|Add0~15 {} alu:inst1|Add0~13 {} alu:inst1|Add0~1 {} alu:inst1|Add0~3 {} rslogic:inst10|Cf~3 {} rslogic:inst10|Cf~4 {} twoin_xor:inst14|c {} Cf {} } { 0.000ns 1.988ns 0.947ns 1.258ns 0.000ns 0.000ns 0.000ns 0.000ns 1.292ns 0.956ns 1.570ns 0.318ns 1.699ns } { 0.000ns 0.340ns 0.088ns 0.326ns 0.060ns 0.060ns 0.137ns 0.478ns 0.088ns 0.088ns 0.225ns 0.088ns 1.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { clk instruction_register:inst|i[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.431 ns" { clk {} clk~out0 {} instruction_register:inst|i[3] {} } { 0.000ns 0.000ns 0.754ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.628 ns" { instruction_register:inst|i[3] general_registers:inst3|d[0]~30 general_registers:inst3|d[0]~31 alu:inst1|Add0~5 alu:inst1|Add0~17 alu:inst1|Add0~15 alu:inst1|Add0~13 alu:inst1|Add0~1 alu:inst1|Add0~3 rslogic:inst10|Cf~3 rslogic:inst10|Cf~4 twoin_xor:inst14|c Cf } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.628 ns" { instruction_register:inst|i[3] {} general_registers:inst3|d[0]~30 {} general_registers:inst3|d[0]~31 {} alu:inst1|Add0~5 {} alu:inst1|Add0~17 {} alu:inst1|Add0~15 {} alu:inst1|Add0~13 {} alu:inst1|Add0~1 {} alu:inst1|Add0~3 {} rslogic:inst10|Cf~3 {} rslogic:inst10|Cf~4 {} twoin_xor:inst14|c {} Cf {} } { 0.000ns 1.988ns 0.947ns 1.258ns 0.000ns 0.000ns 0.000ns 0.000ns 1.292ns 0.956ns 1.570ns 0.318ns 1.699ns } { 0.000ns 0.340ns 0.088ns 0.326ns 0.060ns 0.060ns 0.137ns 0.478ns 0.088ns 0.088ns 0.225ns 0.088ns 1.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[1\] DataBus\[6\] 10.923 ns Longest " "Info: Longest tpd from source pin \"IN\[1\]\" to destination pin \"DataBus\[6\]\" is 10.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns IN\[1\] 1 PIN PIN_V13 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_V13; Fanout = 1; PIN Node = 'IN\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 424 104 272 440 "IN\[0..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.717 ns) + CELL(0.454 ns) 6.306 ns inst15\[6\]~27 2 COMB LC_X20_Y8_N6 1 " "Info: 2: + IC(4.717 ns) + CELL(0.454 ns) = 6.306 ns; Loc. = LC_X20_Y8_N6; Fanout = 1; COMB Node = 'inst15\[6\]~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { IN[1] inst15[6]~27 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 416 280 328 448 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.340 ns) 7.848 ns inst15\[6\]~28 3 COMB LC_X14_Y8_N8 3 " "Info: 3: + IC(1.202 ns) + CELL(0.340 ns) = 7.848 ns; Loc. = LC_X14_Y8_N8; Fanout = 3; COMB Node = 'inst15\[6\]~28'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { inst15[6]~27 inst15[6]~28 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 416 280 328 448 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(1.622 ns) 10.923 ns DataBus\[6\] 4 PIN PIN_W11 0 " "Info: 4: + IC(1.453 ns) + CELL(1.622 ns) = 10.923 ns; Loc. = PIN_W11; Fanout = 0; PIN Node = 'DataBus\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.075 ns" { inst15[6]~28 DataBus[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 312 40 216 328 "DataBus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.551 ns ( 32.51 % ) " "Info: Total cell delay = 3.551 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.372 ns ( 67.49 % ) " "Info: Total interconnect delay = 7.372 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.923 ns" { IN[1] inst15[6]~27 inst15[6]~28 DataBus[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.923 ns" { IN[1] {} IN[1]~out0 {} inst15[6]~27 {} inst15[6]~28 {} DataBus[6] {} } { 0.000ns 0.000ns 4.717ns 1.202ns 1.453ns } { 0.000ns 1.135ns 0.454ns 0.340ns 1.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "instruction_register:inst\|i\[2\] IN\[5\] clk -4.783 ns register " "Info: th for register \"instruction_register:inst\|i\[2\]\" (data pin = \"IN\[5\]\", clock pin = \"clk\") is -4.783 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.431 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK PIN_K6 68 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_K6; Fanout = 68; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 504 104 272 520 "clk" "" } { 200 56 104 216 "clk" "" } { 496 272 352 512 "clk" "" } { -96 -296 -240 -80 "clk" "" } { 64 384 432 80 "clk" "" } { -112 352 472 -96 "clk" "" } { -264 920 976 -248 "clk" "" } { -120 1256 1304 -104 "clk" "" } { -120 1024 1072 -104 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.547 ns) 2.431 ns instruction_register:inst\|i\[2\] 2 REG LC_X18_Y8_N5 16 " "Info: 2: + IC(0.754 ns) + CELL(0.547 ns) = 2.431 ns; Loc. = LC_X18_Y8_N5; Fanout = 16; REG Node = 'instruction_register:inst\|i\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { clk instruction_register:inst|i[2] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 68.98 % ) " "Info: Total cell delay = 1.677 ns ( 68.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.754 ns ( 31.02 % ) " "Info: Total interconnect delay = 0.754 ns ( 31.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { clk instruction_register:inst|i[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.431 ns" { clk {} clk~out0 {} instruction_register:inst|i[2] {} } { 0.000ns 0.000ns 0.754ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.226 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns IN\[5\] 1 PIN PIN_T13 1 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_T13; Fanout = 1; PIN Node = 'IN\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 424 104 272 440 "IN\[0..7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.234 ns) + CELL(0.088 ns) 5.457 ns inst15\[2\]~35 2 COMB LC_X20_Y8_N2 1 " "Info: 2: + IC(4.234 ns) + CELL(0.088 ns) = 5.457 ns; Loc. = LC_X20_Y8_N2; Fanout = 1; COMB Node = 'inst15\[2\]~35'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.322 ns" { IN[5] inst15[2]~35 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 416 280 328 448 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.225 ns) 6.564 ns inst15\[2\]~36 3 COMB LC_X18_Y8_N6 2 " "Info: 3: + IC(0.882 ns) + CELL(0.225 ns) = 6.564 ns; Loc. = LC_X18_Y8_N6; Fanout = 2; COMB Node = 'inst15\[2\]~36'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { inst15[2]~35 inst15[2]~36 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 416 280 328 448 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 6.792 ns inst15\[2\]~46 4 COMB LC_X18_Y8_N7 6 " "Info: 4: + IC(0.140 ns) + CELL(0.088 ns) = 6.792 ns; Loc. = LC_X18_Y8_N7; Fanout = 6; COMB Node = 'inst15\[2\]~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.228 ns" { inst15[2]~36 inst15[2]~46 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/CPU.bdf" { { 416 280 328 448 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.089 ns) 7.226 ns instruction_register:inst\|i\[2\] 5 REG LC_X18_Y8_N5 16 " "Info: 5: + IC(0.345 ns) + CELL(0.089 ns) = 7.226 ns; Loc. = LC_X18_Y8_N5; Fanout = 16; REG Node = 'instruction_register:inst\|i\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { inst15[2]~46 instruction_register:inst|i[2] } "NODE_NAME" } } { "block_vhd/instruction_register.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/vscode-c++/logic and computer design fundamentals/CPU/block_vhd/instruction_register.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.625 ns ( 22.49 % ) " "Info: Total cell delay = 1.625 ns ( 22.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.601 ns ( 77.51 % ) " "Info: Total interconnect delay = 5.601 ns ( 77.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.226 ns" { IN[5] inst15[2]~35 inst15[2]~36 inst15[2]~46 instruction_register:inst|i[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.226 ns" { IN[5] {} IN[5]~out0 {} inst15[2]~35 {} inst15[2]~36 {} inst15[2]~46 {} instruction_register:inst|i[2] {} } { 0.000ns 0.000ns 4.234ns 0.882ns 0.140ns 0.345ns } { 0.000ns 1.135ns 0.088ns 0.225ns 0.088ns 0.089ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { clk instruction_register:inst|i[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.431 ns" { clk {} clk~out0 {} instruction_register:inst|i[2] {} } { 0.000ns 0.000ns 0.754ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.226 ns" { IN[5] inst15[2]~35 inst15[2]~36 inst15[2]~46 instruction_register:inst|i[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.226 ns" { IN[5] {} IN[5]~out0 {} inst15[2]~35 {} inst15[2]~36 {} inst15[2]~46 {} instruction_register:inst|i[2] {} } { 0.000ns 0.000ns 4.234ns 0.882ns 0.140ns 0.345ns } { 0.000ns 1.135ns 0.088ns 0.225ns 0.088ns 0.089ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 01 10:49:06 2021 " "Info: Processing ended: Fri Jan 01 10:49:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
