# AArch64 EL2 システムレジスタ

- [ACTLR_EL2: Auxiliary Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ACTLR-EL2--Auxiliary-Control-Register--EL2-)
- [AFSR0_EL2: Auxiliary Fault Status Register 0 (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR0-EL2--Auxiliary-Fault-Status-Register-0--EL2-)
- [AFSR1_EL2: Auxiliary Fault Status Register 1 (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR1-EL2--Auxiliary-Fault-Status-Register-1--EL2-)
- [AMAIR_EL2: Auxiliary Memory Attribute Indirection Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMAIR-EL2--Auxiliary-Memory-Attribute-Indirection-Register--EL2-)
- [AMEVCNTVOFF0&lt;n&gt;_EL2: Activity Monitors Event Counter Virtual Offset Registers 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVCNTVOFF0-n--EL2--Activity-Monitors-Event-Counter-Virtual-Offset-Registers-0)
- [AMEVCNTVOFF1&lt;n&gt;_EL2: Activity Monitors Event Counter Virtual Offset Registers 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMEVCNTVOFF1-n--EL2--Activity-Monitors-Event-Counter-Virtual-Offset-Registers-1)
- [CNTHCTL_EL2: Counter-timer Hypervisor Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHCTL-EL2--Counter-timer-Hypervisor-Control-register)
- [CNTHPS_CTL_EL2: Counter-timer Secure Physical Timer Control register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHPS-CTL-EL2--Counter-timer-Secure-Physical-Timer-Control-register--EL2-)
- [CNTHPS_CVAL_EL2: Counter-timer Secure Physical Timer CompareValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHPS-CVAL-EL2--Counter-timer-Secure-Physical-Timer-CompareValue-register--EL2-)
- [CNTHPS_TVAL_EL2: Counter-timer Secure Physical Timer TimerValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHPS-TVAL-EL2--Counter-timer-Secure-Physical-Timer-TimerValue-register--EL2-)
- [CNTHP_CTL_EL2: Counter-timer Hypervisor Physical Timer Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHP-CTL-EL2--Counter-timer-Hypervisor-Physical-Timer-Control-register)
- [CNTHP_CVAL_EL2: Counter-timer Physical Timer CompareValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHP-CVAL-EL2--Counter-timer-Physical-Timer-CompareValue-register--EL2-)
- [CNTHP_TVAL_EL2: Counter-timer Physical Timer TimerValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHP-TVAL-EL2--Counter-timer-Physical-Timer-TimerValue-register--EL2-)
- [CNTHVS_CTL_EL2: Counter-timer Secure Virtual Timer Control register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHVS-CTL-EL2--Counter-timer-Secure-Virtual-Timer-Control-register--EL2-)
- [CNTHVS_CVAL_EL2: Counter-timer Secure Virtual Timer CompareValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHVS-CVAL-EL2--Counter-timer-Secure-Virtual-Timer-CompareValue-register--EL2-)
- [CNTHVS_TVAL_EL2: Counter-timer Secure Virtual Timer TimerValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHVS-TVAL-EL2--Counter-timer-Secure-Virtual-Timer-TimerValue-register--EL2-)
- [CNTHV_CTL_EL2: Counter-timer Virtual Timer Control register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHV-CTL-EL2--Counter-timer-Virtual-Timer-Control-register--EL2-)
- [CNTHV_CVAL_EL2: Counter-timer Virtual Timer CompareValue register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHV-CVAL-EL2--Counter-timer-Virtual-Timer-CompareValue-register--EL2-)
- [CNTHV_TVAL_EL2: Counter-timer Virtual Timer TimerValue Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTHV-TVAL-EL2--Counter-timer-Virtual-Timer-TimerValue-Register--EL2-)
- [CNTPOFF_EL2: Counter-timer Physical Offset register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTPOFF-EL2--Counter-timer-Physical-Offset-register)
- [CNTVOFF_EL2: Counter-timer Virtual Offset register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CNTVOFF-EL2--Counter-timer-Virtual-Offset-register)
- [CONTEXTIDR_EL2: Context ID Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CONTEXTIDR-EL2--Context-ID-Register--EL2-)
- [CPTR_EL2: Architectural Feature Trap Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CPTR-EL2--Architectural-Feature-Trap-Register--EL2-)
- [DACR32_EL2: Domain Access Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DACR32-EL2--Domain-Access-Control-Register)
- [DBGVCR32_EL2: Debug Vector Catch Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/DBGVCR32-EL2--Debug-Vector-Catch-Register)
- [ELR_EL2: Exception Link Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ELR-EL2--Exception-Link-Register--EL2-)
- [ESR_EL2: Exception Syndrome Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ESR-EL2--Exception-Syndrome-Register--EL2-)
- [FAR_EL2: Fault Address Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FAR-EL2--Fault-Address-Register--EL2-)
- [FPEXC32_EL2: Floating-Point Exception Control register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FPEXC32-EL2--Floating-Point-Exception-Control-register)
- [HACR_EL2: Hypervisor Auxiliary Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HACR-EL2--Hypervisor-Auxiliary-Control-Register)
- [HAFGRTR_EL2: Hypervisor Activity Monitors Fine-Grained Read Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HAFGRTR-EL2--Hypervisor-Activity-Monitors-Fine-Grained-Read-Trap-Register)
- [HCRX_EL2: Extended Hypervisor Configuration Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HCRX-EL2--Extended-Hypervisor-Configuration-Register)
- [HCR_EL2: Hypervisor Configuration Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HCR-EL2--Hypervisor-Configuration-Register)
- [HDFGRTR_EL2: Hypervisor Debug Fine-Grained Read Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HDFGRTR-EL2--Hypervisor-Debug-Fine-Grained-Read-Trap-Register)
- [HDFGWTR_EL2: Hypervisor Debug Fine-Grained Write Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HDFGWTR-EL2--Hypervisor-Debug-Fine-Grained-Write-Trap-Register)
- [HFGITR_EL2: Hypervisor Fine-Grained Instruction Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HFGITR-EL2--Hypervisor-Fine-Grained-Instruction-Trap-Register)
- [HFGRTR_EL2: Hypervisor Fine-Grained Read Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HFGRTR-EL2--Hypervisor-Fine-Grained-Read-Trap-Register)
- [HFGWTR_EL2: Hypervisor Fine-Grained Write Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HFGWTR-EL2--Hypervisor-Fine-Grained-Write-Trap-Register)
- [HPFAR_EL2: Hypervisor IPA Fault Address Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HPFAR-EL2--Hypervisor-IPA-Fault-Address-Register)
- [HSTR_EL2: Hypervisor System Trap Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/HSTR-EL2--Hypervisor-System-Trap-Register)
- [ICC_SRE_EL2: Interrupt Controller System Register Enable register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-SRE-EL2--Interrupt-Controller-System-Register-Enable-register--EL2-)
- [ICH_AP0R&lt;n&gt;_EL2: Interrupt Controller Hyp Active Priorities Group 0 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-AP0R-n--EL2--Interrupt-Controller-Hyp-Active-Priorities-Group-0-Registers)
- [ICH_AP1R&lt;n&gt;_EL2: Interrupt Controller Hyp Active Priorities Group 1 Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-AP1R-n--EL2--Interrupt-Controller-Hyp-Active-Priorities-Group-1-Registers)
- [ICH_EISR_EL2: Interrupt Controller End of Interrupt Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-EISR-EL2--Interrupt-Controller-End-of-Interrupt-Status-Register)
- [ICH_ELRSR_EL2: Interrupt Controller Empty List Register Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-ELRSR-EL2--Interrupt-Controller-Empty-List-Register-Status-Register)
- [ICH_HCR_EL2: Interrupt Controller Hyp Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-HCR-EL2--Interrupt-Controller-Hyp-Control-Register)
- [ICH_LR&lt;n&gt;_EL2: Interrupt Controller List Registers](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-LR-n--EL2--Interrupt-Controller-List-Registers)
- [ICH_MISR_EL2: Interrupt Controller Maintenance Interrupt State Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-MISR-EL2--Interrupt-Controller-Maintenance-Interrupt-State-Register)
- [ICH_VMCR_EL2: Interrupt Controller Virtual Machine Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-VMCR-EL2--Interrupt-Controller-Virtual-Machine-Control-Register)
- [ICH_VTR_EL2: Interrupt Controller VGIC Type Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICH-VTR-EL2--Interrupt-Controller-VGIC-Type-Register)
- [IFSR32_EL2: Instruction Fault Status Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/IFSR32-EL2--Instruction-Fault-Status-Register--EL2-)
- [MAIR_EL2: Memory Attribute Indirection Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MAIR-EL2--Memory-Attribute-Indirection-Register--EL2-)
- [MDCR_EL2: Monitor Debug Configuration Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDCR-EL2--Monitor-Debug-Configuration-Register--EL2-)
- [MPAM2_EL2: MPAM2 Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAM2-EL2--MPAM2-Register--EL2-)
- [MPAMHCR_EL2: MPAM Hypervisor Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMHCR-EL2--MPAM-Hypervisor-Control-Register--EL2-)
- [MPAMVPM0_EL2: MPAM Virtual PARTID Mapping Register 0](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM0-EL2--MPAM-Virtual-PARTID-Mapping-Register-0)
- [MPAMVPM1_EL2: MPAM Virtual PARTID Mapping Register 1](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM1-EL2--MPAM-Virtual-PARTID-Mapping-Register-1)
- [MPAMVPM2_EL2: MPAM Virtual PARTID Mapping Register 2](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM2-EL2--MPAM-Virtual-PARTID-Mapping-Register-2)
- [MPAMVPM3_EL2: MPAM Virtual PARTID Mapping Register 3](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM3-EL2--MPAM-Virtual-PARTID-Mapping-Register-3)
- [MPAMVPM4_EL2: MPAM Virtual PARTID Mapping Register 4](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM4-EL2--MPAM-Virtual-PARTID-Mapping-Register-4)
- [MPAMVPM5_EL2: MPAM Virtual PARTID Mapping Register 5](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM5-EL2--MPAM-Virtual-PARTID-Mapping-Register-5)
- [MPAMVPM6_EL2: MPAM Virtual PARTID Mapping Register 6](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM6-EL2--MPAM-Virtual-PARTID-Mapping-Register-6)
- [MPAMVPM7_EL2: MPAM Virtual PARTID Mapping Register 7](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPM7-EL2--MPAM-Virtual-PARTID-Mapping-Register-7)
- [MPAMVPMV_EL2: MPAM Virtual Partition Mapping Valid Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAMVPMV-EL2--MPAM-Virtual-Partition-Mapping-Valid-Register)
- [PMSCR_EL2: Statistical Profiling Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/PMSCR-EL2--Statistical-Profiling-Control-Register--EL2-)
- [RMR_EL2: Reset Management Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RMR-EL2--Reset-Management-Register--EL2-)
- [RVBAR_EL2: Reset Vector Base Address Register (if EL3 not implemented)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RVBAR-EL2--Reset-Vector-Base-Address-Register--if-EL3-not-implemented-)
- [SCTLR_EL2: System Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCTLR-EL2--System-Control-Register--EL2-)
- [SCXTNUM_EL2: EL2 Read/Write Software Context Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCXTNUM-EL2--EL2-Read-Write-Software-Context-Number)
- [SDER32_EL2: AArch32 Secure Debug Enable Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SDER32-EL2--AArch32-Secure-Debug-Enable-Register)
- [SPSR_EL2: Saved Program Status Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-EL2--Saved-Program-Status-Register--EL2-)
- [SP_EL2: Stack Pointer (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SP-EL2--Stack-Pointer--EL2-)
- [TCR_EL2: Translation Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TCR-EL2--Translation-Control-Register--EL2-)
- [TFSR_EL2: Tag Fault Status Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TFSR-EL2--Tag-Fault-Status-Register--EL2-)
- [TPIDR_EL2: EL2 Software Thread ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TPIDR-EL2--EL2-Software-Thread-ID-Register)
- [TRFCR_EL2: Trace Filter Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TRFCR-EL2--Trace-Filter-Control-Register--EL2-)
- [TTBR0_EL2: Translation Table Base Register 0 (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TTBR0-EL2--Translation-Table-Base-Register-0--EL2-)
- [TTBR1_EL2: Translation Table Base Register 1 (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TTBR1-EL2--Translation-Table-Base-Register-1--EL2-)
- [VBAR_EL2: Vector Base Address Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VBAR-EL2--Vector-Base-Address-Register--EL2-)
- [VDISR_EL2: Virtual Deferred Interrupt Status Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VDISR-EL2--Virtual-Deferred-Interrupt-Status-Register)
- [VMPIDR_EL2: Virtualization Multiprocessor ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VMPIDR-EL2--Virtualization-Multiprocessor-ID-Register)
- [VNCR_EL2: Virtual Nested Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VNCR-EL2--Virtual-Nested-Control-Register)
- [VPIDR_EL2: Virtualization Processor ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VPIDR-EL2--Virtualization-Processor-ID-Register)
- [VSESR_EL2: Virtual SError Exception Syndrome Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VSESR-EL2--Virtual-SError-Exception-Syndrome-Register)
- [VSTCR_EL2: Virtualization Secure Translation Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VSTCR-EL2--Virtualization-Secure-Translation-Control-Register)
- [VSTTBR_EL2: Virtualization Secure Translation Table Base Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VSTTBR-EL2--Virtualization-Secure-Translation-Table-Base-Register)
- [VTCR_EL2: Virtualization Translation Control Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VTCR-EL2--Virtualization-Translation-Control-Register)
- [VTTBR_EL2: Virtualization Translation Table Base Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VTTBR-EL2--Virtualization-Translation-Table-Base-Register)
- [ZCR_EL2: SVE Control Register (EL2)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ZCR-EL2--SVE-Control-Register--EL2-)
