(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h22):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire3;
  input wire [(3'h7):(1'h0)] wire2;
  input wire signed [(4'h8):(1'h0)] wire1;
  input wire [(3'h6):(1'h0)] wire0;
  wire [(4'h8):(1'h0)] wire21;
  wire [(4'h8):(1'h0)] wire20;
  wire [(4'hb):(1'h0)] wire19;
  wire signed [(3'h6):(1'h0)] wire17;
  assign y = {wire21, wire20, wire19, wire17, (1'h0)};
  module4 #() modinst18 (wire17, clk, wire2, wire3, wire1, wire0);
  assign wire19 = ((+(8'ha1)) ?
                      $unsigned({((8'ha8) - (8'hac))}) : $signed(wire2));
  assign wire20 = wire17[(3'h4):(1'h0)];
  assign wire21 = $unsigned((wire0 - (^wire0[(2'h2):(1'h1)])));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module4  (y, clk, wire8, wire7, wire6, wire5);
  output wire [(32'h3e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire8;
  input wire signed [(4'hb):(1'h0)] wire7;
  input wire [(4'h8):(1'h0)] wire6;
  input wire [(3'h5):(1'h0)] wire5;
  wire signed [(3'h6):(1'h0)] wire16;
  wire [(4'ha):(1'h0)] wire15;
  wire [(4'h8):(1'h0)] wire14;
  wire signed [(4'hb):(1'h0)] wire13;
  wire [(3'h4):(1'h0)] wire12;
  wire [(2'h3):(1'h0)] wire11;
  wire [(4'hb):(1'h0)] wire10;
  wire signed [(4'h8):(1'h0)] wire9;
  assign y = {wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 (1'h0)};
  assign wire9 = wire5[(2'h2):(2'h2)];
  assign wire10 = $unsigned(wire7);
  assign wire11 = (wire5 ? (-$unsigned($unsigned((8'haf)))) : wire10);
  assign wire12 = wire8;
  assign wire13 = {$signed((8'haf))};
  assign wire14 = {($signed(wire10[(4'h8):(3'h5)]) * $unsigned(((8'ha6) ?
                          wire7 : (8'ha9))))};
  assign wire15 = (((-{wire5}) != $signed((|wire14))) | ($unsigned((~&wire6)) ?
                      wire10[(4'h9):(1'h0)] : $signed({wire12})));
  assign wire16 = $unsigned(wire8[(3'h4):(2'h2)]);
endmodule