{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460132444860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460132444860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 12:20:44 2016 " "Processing started: Fri Apr 08 12:20:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460132444860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460132444860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g47_enigma -c g47_enigma " "Command: quartus_map --read_settings_files=on --write_settings_files=off g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460132444860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1460132446470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_ui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_ui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_ui-arch " "Found design unit 1: g47_ui-arch" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447286 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_ui " "Found entity 1: g47_ui" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_stecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_stecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_stecker-arch " "Found design unit 1: g47_stecker-arch" {  } { { "g47_stecker.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_stecker.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447302 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_stecker " "Found entity 1: g47_stecker" {  } { { "g47_stecker.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_stecker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_rotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_rotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_rotor-arch " "Found design unit 1: g47_rotor-arch" {  } { { "g47_rotor.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447317 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_rotor " "Found entity 1: g47_rotor" {  } { { "g47_rotor.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_reflector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_reflector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_reflector-arch " "Found design unit 1: g47_reflector-arch" {  } { { "g47_reflector.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_reflector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447333 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_reflector " "Found entity 1: g47_reflector" {  } { { "g47_reflector.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_reflector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_permutation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_permutation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_permutation-arch " "Found design unit 1: g47_permutation-arch" {  } { { "g47_permutation.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_permutation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447348 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_permutation " "Found entity 1: g47_permutation" {  } { { "g47_permutation.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_permutation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_fsm-arch " "Found design unit 1: g47_fsm-arch" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447364 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_fsm " "Found entity 1: g47_fsm" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_enigma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_enigma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_enigma-arch " "Found design unit 1: g47_enigma-arch" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447380 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_enigma " "Found entity 1: g47_enigma" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_26_barrelshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_26_barrelshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_26_barrelshift-arch " "Found design unit 1: g47_26_barrelshift-arch" {  } { { "g47_26_barrelshift.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_26_barrelshift.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447395 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_26_barrelshift " "Found entity 1: g47_26_barrelshift" {  } { { "g47_26_barrelshift.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_26_barrelshift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_26_5_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_26_5_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_26_5_encoder-arch " "Found design unit 1: g47_26_5_encoder-arch" {  } { { "g47_26_5_encoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_26_5_encoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447411 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_26_5_encoder " "Found entity 1: g47_26_5_encoder" {  } { { "g47_26_5_encoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_26_5_encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_7_segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_7_segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_7_segmentdecoder-arch " "Found design unit 1: g47_7_segmentdecoder-arch" {  } { { "g47_7_segmentdecoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_7_segmentdecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447411 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_7_segmentdecoder " "Found entity 1: g47_7_segmentdecoder" {  } { { "g47_7_segmentdecoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_7_segmentdecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_5_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_5_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_5_comp-arch " "Found design unit 1: g47_5_comp-arch" {  } { { "g47_5_comp.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_5_comp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447427 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_5_comp " "Found entity 1: g47_5_comp" {  } { { "g47_5_comp.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_5_comp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_5_26_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_5_26_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_5_26_decoder-arch " "Found design unit 1: g47_5_26_decoder-arch" {  } { { "g47_5_26_decoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_5_26_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447442 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_5_26_decoder " "Found entity 1: g47_5_26_decoder" {  } { { "g47_5_26_decoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_5_26_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_0_25_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_0_25_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_0_25_counter-arch " "Found design unit 1: g47_0_25_counter-arch" {  } { { "g47_0_25_counter.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_0_25_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447458 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_0_25_counter " "Found entity 1: g47_0_25_counter" {  } { { "g47_0_25_counter.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_0_25_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460132447458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460132447458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g47_ui " "Elaborating entity \"g47_ui\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460132447552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_enigma g47_enigma:ENIGMA " "Elaborating entity \"g47_enigma\" for hierarchy \"g47_enigma:ENIGMA\"" {  } { { "g47_ui.vhd" "ENIGMA" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132447567 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prev_output_code g47_enigma.vhd(164) " "VHDL Process Statement warning at g47_enigma.vhd(164): inferring latch(es) for signal or variable \"prev_output_code\", which holds its previous value in one or more paths through the process" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1460132447583 "|g47_ui|g47_enigma:ENIGMA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state g47_enigma.vhd(164) " "VHDL Process Statement warning at g47_enigma.vhd(164): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1460132447583 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] g47_enigma.vhd(164) " "Inferred latch for \"state\[0\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460132447583 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] g47_enigma.vhd(164) " "Inferred latch for \"state\[1\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460132447583 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_output_code\[0\] g47_enigma.vhd(164) " "Inferred latch for \"prev_output_code\[0\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460132447583 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_output_code\[1\] g47_enigma.vhd(164) " "Inferred latch for \"prev_output_code\[1\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460132447583 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_output_code\[2\] g47_enigma.vhd(164) " "Inferred latch for \"prev_output_code\[2\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460132447583 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_output_code\[3\] g47_enigma.vhd(164) " "Inferred latch for \"prev_output_code\[3\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460132447583 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_output_code\[4\] g47_enigma.vhd(164) " "Inferred latch for \"prev_output_code\[4\]\" at g47_enigma.vhd(164)" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460132447583 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_5_comp g47_enigma:ENIGMA\|g47_5_comp:COMP_MIDDLE " "Elaborating entity \"g47_5_comp\" for hierarchy \"g47_enigma:ENIGMA\|g47_5_comp:COMP_MIDDLE\"" {  } { { "g47_enigma.vhd" "COMP_MIDDLE" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132447583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_fsm g47_enigma:ENIGMA\|g47_fsm:FSM " "Elaborating entity \"g47_fsm\" for hierarchy \"g47_enigma:ENIGMA\|g47_fsm:FSM\"" {  } { { "g47_enigma.vhd" "FSM" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132447614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_reflector g47_enigma:ENIGMA\|g47_reflector:REFLECTOR " "Elaborating entity \"g47_reflector\" for hierarchy \"g47_enigma:ENIGMA\|g47_reflector:REFLECTOR\"" {  } { { "g47_enigma.vhd" "REFLECTOR" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132447614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_rotor g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT " "Elaborating entity \"g47_rotor\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\"" {  } { { "g47_enigma.vhd" "ROTOR_LEFT" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132447630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_0_25_counter g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_0_25_counter:ROTOR_SHIFT_COUNTER " "Elaborating entity \"g47_0_25_counter\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_0_25_counter:ROTOR_SHIFT_COUNTER\"" {  } { { "g47_rotor.vhd" "ROTOR_SHIFT_COUNTER" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132447645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_5_26_decoder g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_5_26_decoder:RTL_IN_LETTER " "Elaborating entity \"g47_5_26_decoder\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_5_26_decoder:RTL_IN_LETTER\"" {  } { { "g47_rotor.vhd" "RTL_IN_LETTER" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132447645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_26_barrelshift g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_barrelshift:RTL_IN_ROTOR " "Elaborating entity \"g47_26_barrelshift\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_barrelshift:RTL_IN_ROTOR\"" {  } { { "g47_rotor.vhd" "RTL_IN_ROTOR" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132447661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_26_5_encoder g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_5_encoder:RTL_IN_ENCODER " "Elaborating entity \"g47_26_5_encoder\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_5_encoder:RTL_IN_ENCODER\"" {  } { { "g47_rotor.vhd" "RTL_IN_ENCODER" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132447677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_permutation g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_permutation:RTL_PERMUTATION " "Elaborating entity \"g47_permutation\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_permutation:RTL_PERMUTATION\"" {  } { { "g47_rotor.vhd" "RTL_PERMUTATION" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132447692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_stecker g47_enigma:ENIGMA\|g47_stecker:STECKER_IN " "Elaborating entity \"g47_stecker\" for hierarchy \"g47_enigma:ENIGMA\|g47_stecker:STECKER_IN\"" {  } { { "g47_enigma.vhd" "STECKER_IN" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132448026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_7_segmentdecoder g47_7_segmentdecoder:DISPLAY_I " "Elaborating entity \"g47_7_segmentdecoder\" for hierarchy \"g47_7_segmentdecoder:DISPLAY_I\"" {  } { { "g47_ui.vhd" "DISPLAY_I" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460132448041 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "g47_enigma:ENIGMA\|state\[1\] " "Latch g47_enigma:ENIGMA\|state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA g47_enigma:ENIGMA\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal g47_enigma:ENIGMA\|state\[1\]" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460132519318 ""}  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460132519318 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 66 -1 0 } } { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1460132519349 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1460132519349 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypress_enable keypress_enable~_emulated keypress_enable~1 " "Register \"keypress_enable\" is converted into an equivalent circuit using register \"keypress_enable~_emulated\" and latch \"keypress_enable~1\"" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460132519349 "|g47_ui|keypress_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state\[1\] state\[1\]~_emulated state\[1\]~1 " "Register \"state\[1\]\" is converted into an equivalent circuit using register \"state\[1\]~_emulated\" and latch \"state\[1\]~1\"" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460132519349 "|g47_ui|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state\[0\] state\[0\]~_emulated state\[0\]~6 " "Register \"state\[0\]\" is converted into an equivalent circuit using register \"state\[0\]~_emulated\" and latch \"state\[0\]~6\"" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460132519349 "|g47_ui|state[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "input_enable input_enable~_emulated input_enable~1 " "Register \"input_enable\" is converted into an equivalent circuit using register \"input_enable~_emulated\" and latch \"input_enable~1\"" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460132519349 "|g47_ui|input_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|load g47_enigma:ENIGMA\|g47_fsm:FSM\|load~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|load~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|load\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|load~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|load~1\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460132519349 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|load"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460132519349 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|en_r"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~1\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460132519349 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|en_m"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~1\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460132519349 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|en_l"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\] g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460132519349 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\] g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1460132519349 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|state[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1460132519349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_error\[1\] GND " "Pin \"led_error\[1\]\" is stuck at GND" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460132532708 "|g47_ui|led_error[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460132532708 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hold High " "Register hold will power up to High" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1460132533239 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g47_enigma:ENIGMA\|g47_fsm:FSM\|hold High " "Register g47_enigma:ENIGMA\|g47_fsm:FSM\|hold will power up to High" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1460132533239 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1460132533239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460132549864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132549864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5884 " "Implemented 5884 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460132550443 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460132550443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5838 " "Implemented 5838 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460132550443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460132550443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "529 " "Peak virtual memory: 529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460132550536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 12:22:30 2016 " "Processing ended: Fri Apr 08 12:22:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460132550536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460132550536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460132550536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460132550536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460132551927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460132551927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 12:22:31 2016 " "Processing started: Fri Apr 08 12:22:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460132551927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1460132551927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1460132551943 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1460132552052 ""}
{ "Info" "0" "" "Project  = g47_enigma" {  } {  } 0 0 "Project  = g47_enigma" 0 0 "Fitter" 0 0 1460132552068 ""}
{ "Info" "0" "" "Revision = g47_enigma" {  } {  } 0 0 "Revision = g47_enigma" 0 0 "Fitter" 0 0 1460132552068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1460132552536 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g47_enigma EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"g47_enigma\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1460132552584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460132552630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1460132552630 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1460132552897 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1460132552927 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460132553458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460132553458 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1460132553458 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1460132553458 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 6904 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1460132553489 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 6905 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1460132553489 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 6906 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1460132553489 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1460132553489 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1460132554411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g47_enigma.sdc " "Synopsys Design Constraints File file not found: 'g47_enigma.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1460132554427 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1460132554427 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENIGMA\|state\[0\]~2\|combout " "Node \"ENIGMA\|state\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554458 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|state\[0\]~2\|dataa " "Node \"ENIGMA\|state\[0\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554458 ""}  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1460132554458 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "keypress_enable~5\|combout " "Node \"keypress_enable~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datad " "Node \"state\[0\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|combout " "Node \"state\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~16\|dataa " "Node \"state\[1\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~16\|combout " "Node \"state\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datac " "Node \"state\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|combout " "Node \"state\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datab " "Node \"state\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "keypress_enable~5\|dataa " "Node \"keypress_enable~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datab " "Node \"state\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|dataa " "Node \"state\[0\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|combout " "Node \"state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datac " "Node \"state\[0\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|datab " "Node \"state\[0\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "keypress_enable~5\|datad " "Node \"keypress_enable~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datad " "Node \"state\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""}  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1460132554474 ""}
{ "Warning" "WSTA_SCC_LOOP" "38 " "Found combinational loop of 38 nodes" { { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|dataa " "Node \"ENIGMA\|FSM\|en_l~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|combout " "Node \"ENIGMA\|FSM\|en_l~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|dataa " "Node \"ENIGMA\|FSM\|state\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~16\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~16\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|datad " "Node \"ENIGMA\|FSM\|en_l~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132554474 ""}  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1460132554474 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ENIGMA\|FSM\|state\[0\]~17\|datad  to: ENIGMA\|FSM\|state\[1\]~15\|combout " "From: ENIGMA\|FSM\|state\[0\]~17\|datad  to: ENIGMA\|FSM\|state\[1\]~15\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132554490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ENIGMA\|FSM\|state\[1\]~16\|dataa  to: ENIGMA\|FSM\|state\[1\]~15\|combout " "From: ENIGMA\|FSM\|state\[1\]~16\|dataa  to: ENIGMA\|FSM\|state\[1\]~15\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132554490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ENIGMA\|state\[1\]~1  from: datab  to: combout " "Cell: ENIGMA\|state\[1\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132554490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ENIGMA\|state\[1\]~1  from: datac  to: combout " "Cell: ENIGMA\|state\[1\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132554490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: state\[0\]~17\|datac  to: state\[1\]~2\|combout " "From: state\[0\]~17\|datac  to: state\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132554490 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: state\[1\]~16\|datab  to: state\[0\]~17\|combout " "From: state\[1\]~16\|datab  to: state\[0\]~17\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132554490 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1460132554490 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1460132554521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[1\]~_emulated " "Destination node state\[1\]~_emulated" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1070 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[0\]~_emulated " "Destination node state\[0\]~_emulated" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1074 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1098 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1102 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460132554864 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460132554864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g47_enigma:ENIGMA\|prev_output_code\[4\]~0  " "Automatically promoted node g47_enigma:ENIGMA\|prev_output_code\[4\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""}  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|prev_output_code[4]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 5822 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460132554864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~7  " "Automatically promoted node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~0 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~0" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_r~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1082 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~2" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_r~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1084 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~2" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_m~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1087 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~2" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_l~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1091 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~2 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~2" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1096 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~7 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~7" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1094 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_r~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1095 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1099 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460132554864 ""}  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|en_l~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 5899 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460132554864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~15  " "Automatically promoted node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~0" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1094 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~3 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~3" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1097 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~8 " "Destination node g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~8" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1101 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460132554864 ""}  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 5909 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460132554864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state\[1\]~2  " "Automatically promoted node state\[1\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Equal1~0 " "Destination node Equal1~0" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 462 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Equal1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1171 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypress_enable~5 " "Destination node keypress_enable~5" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypress_enable~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypress_enable~0 " "Destination node keypress_enable~0" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypress_enable~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypress_enable~2 " "Destination node keypress_enable~2" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypress_enable~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1064 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[1\]~2 " "Destination node state\[1\]~2" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1068 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[0\]~7 " "Destination node state\[0\]~7" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1072 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hold~0 " "Destination node hold~0" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 66 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hold~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 5836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[1\]~0 " "Destination node state\[1\]~0" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1066 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "input_enable~2 " "Destination node input_enable~2" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 65 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_enable~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1076 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state\[0\]~17 " "Destination node state\[0\]~17" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 6840 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1460132554864 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1460132554864 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1460132554864 ""}  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 0 { 0 ""} 0 1068 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1460132554864 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1460132555427 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1460132555427 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1460132555427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460132555443 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1460132555443 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1460132555443 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1460132555443 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1460132555443 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1460132555662 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1460132555662 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1460132555662 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460132555756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1460132556943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460132559256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1460132559318 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1460132572302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460132572302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1460132573052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "Y:/DSD/src/g47_enigma/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1460132586334 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1460132586334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:03 " "Fitter routing operations ending: elapsed time is 00:01:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460132636677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1460132636693 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1460132636693 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "11.52 " "Total time spent on timing analysis during the Fitter is 11.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1460132636896 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1460132636912 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "33 " "Found 33 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[0\] 0 " "Pin \"segments_i\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[1\] 0 " "Pin \"segments_i\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[2\] 0 " "Pin \"segments_i\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[3\] 0 " "Pin \"segments_i\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[4\] 0 " "Pin \"segments_i\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[5\] 0 " "Pin \"segments_i\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_i\[6\] 0 " "Pin \"segments_i\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[0\] 0 " "Pin \"segments_l\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[1\] 0 " "Pin \"segments_l\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[2\] 0 " "Pin \"segments_l\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[3\] 0 " "Pin \"segments_l\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[4\] 0 " "Pin \"segments_l\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[5\] 0 " "Pin \"segments_l\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_l\[6\] 0 " "Pin \"segments_l\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[0\] 0 " "Pin \"segments_m\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[1\] 0 " "Pin \"segments_m\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[2\] 0 " "Pin \"segments_m\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[3\] 0 " "Pin \"segments_m\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[4\] 0 " "Pin \"segments_m\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[5\] 0 " "Pin \"segments_m\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_m\[6\] 0 " "Pin \"segments_m\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[0\] 0 " "Pin \"segments_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[1\] 0 " "Pin \"segments_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[2\] 0 " "Pin \"segments_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[3\] 0 " "Pin \"segments_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[4\] 0 " "Pin \"segments_r\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[5\] 0 " "Pin \"segments_r\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segments_r\[6\] 0 " "Pin \"segments_r\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[0\] 0 " "Pin \"led_error\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[1\] 0 " "Pin \"led_error\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[2\] 0 " "Pin \"led_error\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[3\] 0 " "Pin \"led_error\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_error\[4\] 0 " "Pin \"led_error\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1460132637083 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1460132637083 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1460132638349 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1460132638708 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1460132640224 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460132640661 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1460132640896 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/DSD/src/g47_enigma/output_files/g47_enigma.fit.smsg " "Generated suppressed messages file Y:/DSD/src/g47_enigma/output_files/g47_enigma.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1460132641490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460132642974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 12:24:02 2016 " "Processing ended: Fri Apr 08 12:24:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460132642974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460132642974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460132642974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460132642974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1460132644333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460132644333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 12:24:04 2016 " "Processing started: Fri Apr 08 12:24:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460132644333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1460132644333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma " "Command: quartus_asm --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1460132644333 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1460132645694 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1460132645739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460132646411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 12:24:06 2016 " "Processing ended: Fri Apr 08 12:24:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460132646411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460132646411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460132646411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1460132646411 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1460132647083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1460132647772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460132647772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 12:24:07 2016 " "Processing started: Fri Apr 08 12:24:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460132647772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460132647772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta g47_enigma -c g47_enigma " "Command: quartus_sta g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460132647772 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1460132647880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1460132648208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1460132648255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1460132648255 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1460132648630 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g47_enigma.sdc " "Synopsys Design Constraints File file not found: 'g47_enigma.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1460132648708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1460132648708 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648724 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name keypress keypress " "create_clock -period 1.000 -name keypress keypress" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648724 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648724 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ENIGMA\|state\[0\]~2\|combout " "Node \"ENIGMA\|state\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|state\[0\]~2\|datab " "Node \"ENIGMA\|state\[0\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""}  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 164 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1460132648739 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "keypress_enable~5\|combout " "Node \"keypress_enable~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|dataa " "Node \"state\[0\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|combout " "Node \"state\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|datab " "Node \"state\[0\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|combout " "Node \"state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datab " "Node \"state\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~16\|datac " "Node \"state\[1\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~16\|combout " "Node \"state\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|dataa " "Node \"state\[1\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|combout " "Node \"state\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "keypress_enable~5\|datab " "Node \"keypress_enable~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~7\|datac " "Node \"state\[0\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datab " "Node \"state\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[0\]~17\|datac " "Node \"state\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "keypress_enable~5\|datad " "Node \"keypress_enable~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "state\[1\]~2\|datac " "Node \"state\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""}  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 485 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1460132648739 ""}
{ "Warning" "WSTA_SCC_LOOP" "40 " "Found combinational loop of 40 nodes" { { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|combout " "Node \"ENIGMA\|FSM\|en_l~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|dataa " "Node \"ENIGMA\|FSM\|state\[1\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~2\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|datab " "Node \"ENIGMA\|FSM\|en_l~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|combout " "Node \"ENIGMA\|FSM\|state\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|dataa " "Node \"ENIGMA\|FSM\|state\[0\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~8\|datad " "Node \"ENIGMA\|FSM\|state\[0\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~16\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~16\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|combout " "Node \"ENIGMA\|FSM\|state\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datab " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~3\|datad " "Node \"ENIGMA\|FSM\|state\[1\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15clkctrl\|inclk\[0\] " "Node \"ENIGMA\|FSM\|state\[1\]~15clkctrl\|inclk\[0\]\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~15clkctrl\|outclk " "Node \"ENIGMA\|FSM\|state\[1\]~15clkctrl\|outclk\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~18\|datac " "Node \"ENIGMA\|FSM\|state\[1\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~19\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|en_l~7\|dataa " "Node \"ENIGMA\|FSM\|en_l~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~17\|datac " "Node \"ENIGMA\|FSM\|state\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[1\]~1\|dataa " "Node \"ENIGMA\|FSM\|state\[1\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~7\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""} { "Warning" "WSTA_SCC_NODE" "ENIGMA\|FSM\|state\[0\]~6\|datab " "Node \"ENIGMA\|FSM\|state\[0\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460132648739 ""}  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 11 -1 0 } } { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1460132648739 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ENIGMA\|FSM\|state\[0\]~17\|datad  to: ENIGMA\|FSM\|state\[1\]~1\|combout " "From: ENIGMA\|FSM\|state\[0\]~17\|datad  to: ENIGMA\|FSM\|state\[1\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ENIGMA\|FSM\|state\[1\]~16\|datad  to: ENIGMA\|FSM\|state\[1\]~1\|combout " "From: ENIGMA\|FSM\|state\[1\]~16\|datad  to: ENIGMA\|FSM\|state\[1\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ENIGMA\|state\[1\]~1  from: datac  to: combout " "Cell: ENIGMA\|state\[1\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ENIGMA\|state\[1\]~1  from: datad  to: combout " "Cell: ENIGMA\|state\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: state\[0\]~17\|datad  to: state\[1\]~2\|combout " "From: state\[0\]~17\|datad  to: state\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648755 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: state\[1\]~16\|datad  to: state\[0\]~17\|combout " "From: state\[1\]~16\|datad  to: state\[0\]~17\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648755 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1460132648755 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1460132648771 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1460132648802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1460132648833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -198.453 " "Worst-case setup slack is -198.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -198.453     -1005.702 keypress  " " -198.453     -1005.702 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.246      -990.232 clock  " "  -23.246      -990.232 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460132648849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -15.427 " "Worst-case hold slack is -15.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.427       -54.758 keypress  " "  -15.427       -54.758 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clock  " "    0.445         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460132648864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -18.258 " "Worst-case recovery slack is -18.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.258      -174.960 clock  " "  -18.258      -174.960 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.483       -31.850 keypress  " "   -8.483       -31.850 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460132648880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -14.771 " "Worst-case removal slack is -14.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.771       -37.313 keypress  " "  -14.771       -37.313 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.172         0.000 clock  " "    2.172         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460132648880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.709 " "Worst-case minimum pulse width slack is -10.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.709      -173.795 keypress  " "  -10.709      -173.795 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -104.279 clock  " "   -1.631      -104.279 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132648896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460132648896 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1460132654177 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1460132654177 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ENIGMA\|FSM\|state\[0\]~17\|datad  to: ENIGMA\|FSM\|state\[1\]~1\|combout " "From: ENIGMA\|FSM\|state\[0\]~17\|datad  to: ENIGMA\|FSM\|state\[1\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ENIGMA\|FSM\|state\[1\]~16\|datad  to: ENIGMA\|FSM\|state\[1\]~1\|combout " "From: ENIGMA\|FSM\|state\[1\]~16\|datad  to: ENIGMA\|FSM\|state\[1\]~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ENIGMA\|state\[1\]~1  from: datac  to: combout " "Cell: ENIGMA\|state\[1\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ENIGMA\|state\[1\]~1  from: datad  to: combout " "Cell: ENIGMA\|state\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: state\[0\]~17\|datad  to: state\[1\]~2\|combout " "From: state\[0\]~17\|datad  to: state\[1\]~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: state\[1\]~16\|datad  to: state\[0\]~17\|combout " "From: state\[1\]~16\|datad  to: state\[0\]~17\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654380 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1460132654380 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1460132654396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -72.231 " "Worst-case setup slack is -72.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -72.231      -364.192 keypress  " "  -72.231      -364.192 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.736      -336.035 clock  " "   -8.736      -336.035 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460132654411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.661 " "Worst-case hold slack is -5.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.661       -21.584 keypress  " "   -5.661       -21.584 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022         0.000 clock  " "    0.022         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460132654443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.870 " "Worst-case recovery slack is -6.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.870       -62.106 clock  " "   -6.870       -62.106 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.187        -8.427 keypress  " "   -2.187        -8.427 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460132654443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -6.329 " "Worst-case removal slack is -6.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.329       -16.553 keypress  " "   -6.329       -16.553 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630         0.000 clock  " "    0.630         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460132654458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.969 " "Worst-case minimum pulse width slack is -3.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.969       -60.848 keypress  " "   -3.969       -60.848 keypress " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -85.380 clock  " "   -1.380       -85.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1460132654474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1460132654474 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1460132659771 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1460132660255 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1460132660255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460132660521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 12:24:20 2016 " "Processing ended: Fri Apr 08 12:24:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460132660521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460132660521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460132660521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460132660521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460132661880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460132661880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 08 12:24:21 2016 " "Processing started: Fri Apr 08 12:24:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460132661880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460132661880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma " "Command: quartus_eda --read_settings_files=off --write_settings_files=off g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460132661880 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "g47_enigma.vho\", \"g47_enigma_fast.vho g47_enigma_vhd.sdo g47_enigma_vhd_fast.sdo Y:/DSD/src/g47_enigma/simulation/modelsim/ simulation " "Generated files \"g47_enigma.vho\", \"g47_enigma_fast.vho\", \"g47_enigma_vhd.sdo\" and \"g47_enigma_vhd_fast.sdo\" in directory \"Y:/DSD/src/g47_enigma/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1460132666786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460132666943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 08 12:24:26 2016 " "Processing ended: Fri Apr 08 12:24:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460132666943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460132666943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460132666943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460132666943 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Quartus II Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460132667646 ""}
