

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Tue May 10 10:12:18 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.526 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 14 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 11 13 
11 --> 12 
12 --> 13 
13 --> 
14 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%outNeurons = alloca i32 1"   --->   Operation 15 'alloca' 'outNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%activation_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %activation"   --->   Operation 16 'read' 'activation_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%numOfOutputNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfOutputNeurons"   --->   Operation 17 'read' 'numOfOutputNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%numOfInputNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfInputNeurons"   --->   Operation 18 'read' 'numOfInputNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sum_V_loc = alloca i64 1"   --->   Operation 19 'alloca' 'sum_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%overflow_4_loc = alloca i64 1"   --->   Operation 20 'alloca' 'overflow_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lhs_loc = alloca i64 1"   --->   Operation 21 'alloca' 'lhs_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 22 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias, i64 666, i64 207, i64 1"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfInputNeurons"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInputNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInputNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfOutputNeurons"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfOutputNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %activation"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %activation, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%resArray_V = alloca i64 1" [HLS_Project/neural_layer.cpp:42]   --->   Operation 49 'alloca' 'resArray_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty = trunc i16 %numOfInputNeurons_read"   --->   Operation 50 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (2.42ns)   --->   "%icmp_ln83 = icmp_eq  i16 %numOfOutputNeurons_read, i16 0" [HLS_Project/neural_layer.cpp:83]   --->   Operation 51 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln83 = store i16 0, i16 %outNeurons" [HLS_Project/neural_layer.cpp:83]   --->   Operation 52 'store' 'store_ln83' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_Project/neural_layer.cpp:83]   --->   Operation 53 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.44>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%outNeurons_1 = load i16 %outNeurons"   --->   Operation 54 'load' 'outNeurons_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.42ns)   --->   "%icmp_ln83_1 = icmp_eq  i16 %outNeurons_1, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:83]   --->   Operation 55 'icmp' 'icmp_ln83_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.07ns)   --->   "%outNeurons_2 = add i16 %outNeurons_1, i16 1" [HLS_Project/neural_layer.cpp:83]   --->   Operation 56 'add' 'outNeurons_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83_1, void %.split19, void %_Z8runLayerP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_tt.exit.loopexit" [HLS_Project/neural_layer.cpp:83]   --->   Operation 57 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty_35 = trunc i16 %outNeurons_1"   --->   Operation 58 'trunc' 'empty_35' <Predicate = (!icmp_ln83_1)> <Delay = 0.00>
ST_2 : Operation 59 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 59 'mul' 'mul_i' <Predicate = (!icmp_ln83_1)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln83 = store i16 %outNeurons_2, i16 %outNeurons" [HLS_Project/neural_layer.cpp:83]   --->   Operation 60 'store' 'store_ln83' <Predicate = (!icmp_ln83_1)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.30ns)   --->   "%switch_ln95 = switch i8 %activation_read, void %.lr.ph874.preheader, i8 1, void %_ZltILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.i.preheader, i8 2, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.preheader, i8 3, void %._crit_edge" [HLS_Project/neural_layer.cpp:95]   --->   Operation 61 'switch' 'switch_ln95' <Predicate = (icmp_ln83_1)> <Delay = 1.30>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%resArray_V_addr = getelementptr i32 %resArray_V, i64 0, i64 0"   --->   Operation 62 'getelementptr' 'resArray_V_addr' <Predicate = (icmp_ln83_1 & activation_read == 3)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln740 = store i32 0, i7 %resArray_V_addr"   --->   Operation 63 'store' 'store_ln740' <Predicate = (icmp_ln83_1 & activation_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 64 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_45_1, i16 %numOfOutputNeurons_read, i8 %overflow_4_loc, i16 %output_V"   --->   Operation 64 'call' 'call_ln0' <Predicate = (icmp_ln83_1 & activation_read == 3)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_30_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 65 'call' 'call_ln0' <Predicate = (icmp_ln83_1 & activation_read == 2)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_16_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 66 'call' 'call_ln0' <Predicate = (icmp_ln83_1 & activation_read == 1)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_105_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 67 'call' 'call_ln0' <Predicate = (icmp_ln83_1 & activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 68 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 68 'mul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 69 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 69 'mul' 'mul_i' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i16 %outNeurons_1" [HLS_Project/neural_layer.cpp:85]   --->   Operation 70 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr i16 %bias, i64 0, i64 %zext_ln85" [HLS_Project/neural_layer.cpp:85]   --->   Operation 71 'getelementptr' 'bias_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%bias_load = load i7 %bias_addr" [HLS_Project/neural_layer.cpp:85]   --->   Operation 72 'load' 'bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 73 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_i = mul i14 %empty_35, i14 %empty"   --->   Operation 73 'mul' 'mul_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 8.32>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%bias_load = load i7 %bias_addr" [HLS_Project/neural_layer.cpp:85]   --->   Operation 74 'load' 'bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_6 : Operation 75 [2/2] (5.06ns)   --->   "%call_ln85 = call void @nnlayer_Pipeline_VITIS_LOOP_86_2, i16 %bias_load, i16 %numOfInputNeurons_read, i14 %mul_i, i16 %weights, i16 %input_r, i16 %lhs_loc" [HLS_Project/neural_layer.cpp:85]   --->   Operation 75 'call' 'call_ln85' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln85 = call void @nnlayer_Pipeline_VITIS_LOOP_86_2, i16 %bias_load, i16 %numOfInputNeurons_read, i14 %mul_i, i16 %weights, i16 %input_r, i16 %lhs_loc" [HLS_Project/neural_layer.cpp:85]   --->   Operation 76 'call' 'call_ln85' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS_Project/neural_layer.cpp:83]   --->   Operation 77 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i16 %output_V, i64 0, i64 %zext_ln85" [HLS_Project/neural_layer.cpp:85]   --->   Operation 78 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_loc_load = load i16 %lhs_loc"   --->   Operation 79 'load' 'lhs_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln1318 = store i16 %lhs_loc_load, i7 %output_V_addr"   --->   Operation 80 'store' 'store_ln1318' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_45_1, i16 %numOfOutputNeurons_read, i8 %overflow_4_loc, i16 %output_V"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 3> <Delay = 4.01>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%overflow_4_loc_load = load i8 %overflow_4_loc"   --->   Operation 83 'load' 'overflow_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%rhs_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %overflow_4_loc_load, i8 0"   --->   Operation 84 'bitconcatenate' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln83, void %_ZN13ap_fixed_baseILi17ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i335.i.i.preheader, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i" [HLS_Project/neural_layer.cpp:51]   --->   Operation 85 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [2/2] (4.01ns)   --->   "%call_ln1246 = call void @nnlayer_Pipeline_VITIS_LOOP_51_2, i16 %numOfOutputNeurons_read, i16 %rhs_2, i32 %resArray_V, i16 %rhs_2, i64 %sum_V_loc, i16 %output_V"   --->   Operation 86 'call' 'call_ln1246' <Predicate = (!icmp_ln83)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln1246 = call void @nnlayer_Pipeline_VITIS_LOOP_51_2, i16 %numOfOutputNeurons_read, i16 %rhs_2, i32 %resArray_V, i16 %rhs_2, i64 %sum_V_loc, i16 %output_V"   --->   Operation 87 'call' 'call_ln1246' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 5> <Delay = 6.79>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%sum_V_loc_load = load i64 %sum_V_loc"   --->   Operation 88 'load' 'sum_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (2.77ns)   --->   "%icmp_ln1547 = icmp_eq  i64 %sum_V_loc_load, i64 0"   --->   Operation 89 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln1547, void %_ZNK13ap_fixed_baseILi32ELi16ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi64ELi32ELb0ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader, void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i" [HLS_Project/neural_layer.cpp:73]   --->   Operation 90 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [2/2] (4.01ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_74_3, i16 %numOfOutputNeurons_read, i32 %resArray_V, i64 %sum_V_loc_load, i16 %output_r"   --->   Operation 91 'call' 'call_ln0' <Predicate = (!icmp_ln1547)> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 0.00>
ST_13 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_74_3, i16 %numOfOutputNeurons_read, i32 %resArray_V, i64 %sum_V_loc_load, i16 %output_r"   --->   Operation 92 'call' 'call_ln0' <Predicate = (activation_read == 3 & !icmp_ln83 & !icmp_ln1547)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z14softmax_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i"   --->   Operation 93 'br' 'br_ln0' <Predicate = (activation_read == 3 & !icmp_ln83 & !icmp_ln1547)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln103 = br void %._crit_edge875.loopexit" [HLS_Project/neural_layer.cpp:103]   --->   Operation 94 'br' 'br_ln103' <Predicate = (activation_read == 3)> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit"   --->   Operation 95 'br' 'br_ln0' <Predicate = (activation_read != 1 & activation_read != 2)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_th.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = (activation_read != 1)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln133 = ret" [HLS_Project/neural_layer.cpp:133]   --->   Operation 97 'ret' 'ret_ln133' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_30_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 98 'call' 'call_ln0' <Predicate = (activation_read == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit"   --->   Operation 99 'br' 'br_ln0' <Predicate = (activation_read == 2)> <Delay = 0.00>
ST_14 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_16_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 100 'call' 'call_ln0' <Predicate = (activation_read == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13runActivationP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_th.exit"   --->   Operation 101 'br' 'br_ln0' <Predicate = (activation_read == 1)> <Delay = 0.00>
ST_14 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln0 = call void @nnlayer_Pipeline_VITIS_LOOP_105_1, i16 %numOfOutputNeurons_read, i16 %output_r, i16 %output_V"   --->   Operation 102 'call' 'call_ln0' <Predicate = (activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge875.loopexit"   --->   Operation 103 'br' 'br_ln0' <Predicate = (activation_read != 1 & activation_read != 2 & activation_read != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.43ns
The critical path consists of the following:
	s_axi read operation ('numOfOutputNeurons') on port 'numOfOutputNeurons' [11]  (1 ns)
	'icmp' operation ('icmp_ln83', HLS_Project/neural_layer.cpp:83) [45]  (2.43 ns)

 <State 2>: 6.45ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'nnlayer_Pipeline_VITIS_LOOP_16_1' [89]  (4.02 ns)
	blocking operation 2.43 ns on control path)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[60] ('mul_i') [60]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[60] ('mul_i') [60]  (2.15 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bias_addr', HLS_Project/neural_layer.cpp:85) [57]  (0 ns)
	'load' operation ('bias_load', HLS_Project/neural_layer.cpp:85) on array 'bias' [58]  (3.25 ns)

 <State 6>: 8.32ns
The critical path consists of the following:
	'load' operation ('bias_load', HLS_Project/neural_layer.cpp:85) on array 'bias' [58]  (3.25 ns)
	'call' operation ('call_ln85', HLS_Project/neural_layer.cpp:85) to 'nnlayer_Pipeline_VITIS_LOOP_86_2' [61]  (5.07 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_V_addr', HLS_Project/neural_layer.cpp:85) [59]  (0 ns)
	'store' operation ('store_ln1318') of variable 'lhs_loc_load' on array 'output_V' [63]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 4.02ns
The critical path consists of the following:
	'load' operation ('overflow_4_loc_load') on local variable 'overflow_4_loc' [72]  (0 ns)
	'call' operation ('call_ln1246') to 'nnlayer_Pipeline_VITIS_LOOP_51_2' [76]  (4.02 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 6.79ns
The critical path consists of the following:
	'load' operation ('sum_V_loc_load') on local variable 'sum_V_loc' [77]  (0 ns)
	'call' operation ('call_ln0') to 'nnlayer_Pipeline_VITIS_LOOP_74_3' [81]  (4.02 ns)
	blocking operation 2.78 ns on control path)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
