$date
    Dec 26, 2022  10:17:42
$end
$version
    TOOL:	ncsim(64)	15.20-s086
$end
$timescale
    1 ps
$end

$scope module testbench $end
$var reg       3 !    q [2:0] $end
$var reg       1 "    clk  $end
$var reg       1 #    rst  $end
$var reg       1 $    en  $end

$scope module dut $end
$var wire      1 %    clk  $end
$var wire      1 &    rst  $end
$var wire      1 '    en  $end
$var reg       2 (    q [1:0] $end
$var reg       1 )    divider  $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b0 !
0"
0#
1$
0%
0&
1'
b0 (
0)
$end
#250
1"
1%
b1 (
b1 !
1)
#500
0"
0%
#750
1"
1%
b10 (
b10 !
#1000
0"
0%
#1250
1"
1%
b0 (
b0 !
#1500
0"
0%
#1750
1"
1%
b1 (
b1 !
0)
#2000
0"
0%
#2250
1"
1%
b10 (
b10 !
#2500
0"
0%
#2750
1"
1%
b0 (
b0 !
#3000
0"
0%
#3250
1"
1%
b1 (
b1 !
1)
#3500
0"
0%
#3750
1"
1%
b10 (
b10 !
#4000
0"
0%
#4250
1"
1%
b0 (
b0 !
#4500
0"
0%
#4750
1"
1%
b1 (
b1 !
0)
#5000
0"
0%
#5250
1"
1%
b10 (
b10 !
#5500
0"
0%
#5750
1"
1%
b0 (
b0 !
#6000
0"
0%
#6250
1"
1%
b1 (
b1 !
1)
#6500
0"
0%
#6750
1"
1%
b10 (
b10 !
#7000
0"
0%
#7250
1"
1%
b0 (
b0 !
#7500
0"
0%
#7750
1"
1%
b1 (
b1 !
0)
#8000
