{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713298944474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713298944478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 23:22:24 2024 " "Processing started: Tue Apr 16 23:22:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713298944478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298944478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298944478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713298944698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/lab2_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/lab2_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios " "Found entity 1: Lab2_nios" {  } { { "Lab2_nios/synthesis/Lab2_nios.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/Lab2_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Lab2_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Lab2_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_irq_mapper " "Found entity 1: Lab2_nios_irq_mapper" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_irq_mapper.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0 " "Found entity 1: Lab2_nios_mm_interconnect_0" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab2_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab2_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Lab2_nios_mm_interconnect_0_rsp_mux_001" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950929 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_rsp_mux " "Found entity 1: Lab2_nios_mm_interconnect_0_rsp_mux" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: Lab2_nios_mm_interconnect_0_rsp_demux_002" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: Lab2_nios_mm_interconnect_0_cmd_mux_002" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_cmd_mux " "Found entity 1: Lab2_nios_mm_interconnect_0_cmd_mux" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Lab2_nios_mm_interconnect_0_cmd_demux_001" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_cmd_demux " "Found entity 1: Lab2_nios_mm_interconnect_0_cmd_demux" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab2_nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Lab2_nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713298950965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab2_nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Lab2_nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713298950966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: Lab2_nios_mm_interconnect_0_router_004_default_decode" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950966 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab2_nios_mm_interconnect_0_router_004 " "Found entity 2: Lab2_nios_mm_interconnect_0_router_004" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_004.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab2_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Lab2_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713298950968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab2_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Lab2_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713298950968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: Lab2_nios_mm_interconnect_0_router_002_default_decode" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950968 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab2_nios_mm_interconnect_0_router_002 " "Found entity 2: Lab2_nios_mm_interconnect_0_router_002" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab2_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Lab2_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713298950970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab2_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Lab2_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713298950970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab2_nios_mm_interconnect_0_router_001_default_decode" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950970 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab2_nios_mm_interconnect_0_router_001 " "Found entity 2: Lab2_nios_mm_interconnect_0_router_001" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab2_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Lab2_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713298950977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab2_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Lab2_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713298950978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_mm_interconnect_0_router_default_decode " "Found entity 1: Lab2_nios_mm_interconnect_0_router_default_decode" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950978 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab2_nios_mm_interconnect_0_router " "Found entity 2: Lab2_nios_mm_interconnect_0_router" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab2_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab2_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298950993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298950993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab2_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab2_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab2_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab2_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_pio_SW " "Found entity 1: Lab2_nios_pio_SW" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_pio_SW.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_pio_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_pio_LED " "Found entity 1: Lab2_nios_pio_LED" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_pio_LED.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_pio_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_onchip_mem " "Found entity 1: Lab2_nios_onchip_mem" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_nios2_pd.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_nios2_pd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_nios2_PD " "Found entity 1: Lab2_nios_nios2_PD" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_nios2_pd_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_nios2_pd_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_nios2_PD_cpu_register_bank_a_module " "Found entity 1: Lab2_nios_nios2_PD_cpu_register_bank_a_module" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab2_nios_nios2_PD_cpu_register_bank_b_module " "Found entity 2: Lab2_nios_nios2_PD_cpu_register_bank_b_module" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab2_nios_nios2_PD_cpu_nios2_oci_debug " "Found entity 3: Lab2_nios_nios2_PD_cpu_nios2_oci_debug" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab2_nios_nios2_PD_cpu_nios2_oci_break " "Found entity 4: Lab2_nios_nios2_PD_cpu_nios2_oci_break" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab2_nios_nios2_PD_cpu_nios2_oci_xbrk " "Found entity 5: Lab2_nios_nios2_PD_cpu_nios2_oci_xbrk" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lab2_nios_nios2_PD_cpu_nios2_oci_dbrk " "Found entity 6: Lab2_nios_nios2_PD_cpu_nios2_oci_dbrk" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab2_nios_nios2_PD_cpu_nios2_oci_itrace " "Found entity 7: Lab2_nios_nios2_PD_cpu_nios2_oci_itrace" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "8 Lab2_nios_nios2_PD_cpu_nios2_oci_td_mode " "Found entity 8: Lab2_nios_nios2_PD_cpu_nios2_oci_td_mode" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "9 Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace " "Found entity 9: Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "10 Lab2_nios_nios2_PD_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Lab2_nios_nios2_PD_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "12 Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "13 Lab2_nios_nios2_PD_cpu_nios2_oci_fifo " "Found entity 13: Lab2_nios_nios2_PD_cpu_nios2_oci_fifo" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "14 Lab2_nios_nios2_PD_cpu_nios2_oci_pib " "Found entity 14: Lab2_nios_nios2_PD_cpu_nios2_oci_pib" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "15 Lab2_nios_nios2_PD_cpu_nios2_oci_im " "Found entity 15: Lab2_nios_nios2_PD_cpu_nios2_oci_im" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "16 Lab2_nios_nios2_PD_cpu_nios2_performance_monitors " "Found entity 16: Lab2_nios_nios2_PD_cpu_nios2_performance_monitors" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "17 Lab2_nios_nios2_PD_cpu_nios2_avalon_reg " "Found entity 17: Lab2_nios_nios2_PD_cpu_nios2_avalon_reg" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "18 Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module " "Found entity 18: Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "19 Lab2_nios_nios2_PD_cpu_nios2_ocimem " "Found entity 19: Lab2_nios_nios2_PD_cpu_nios2_ocimem" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "20 Lab2_nios_nios2_PD_cpu_nios2_oci " "Found entity 20: Lab2_nios_nios2_PD_cpu_nios2_oci" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""} { "Info" "ISGN_ENTITY_NAME" "21 Lab2_nios_nios2_PD_cpu " "Found entity 21: Lab2_nios_nios2_PD_cpu" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_nios2_pd_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_nios2_pd_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_nios2_PD_cpu_debug_slave_sysclk " "Found entity 1: Lab2_nios_nios2_PD_cpu_debug_slave_sysclk" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_sysclk.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_nios2_pd_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_nios2_pd_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_nios2_PD_cpu_debug_slave_tck " "Found entity 1: Lab2_nios_nios2_PD_cpu_debug_slave_tck" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_tck.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_nios2_pd_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_nios2_pd_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_nios2_PD_cpu_debug_slave_wrapper " "Found entity 1: Lab2_nios_nios2_PD_cpu_debug_slave_wrapper" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_nios/synthesis/submodules/lab2_nios_nios2_pd_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2_nios/synthesis/submodules/lab2_nios_nios2_pd_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2_nios_nios2_PD_cpu_test_bench " "Found entity 1: Lab2_nios_nios2_PD_cpu_test_bench" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_test_bench.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/lab2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713298951119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios Lab2_nios:u0 " "Elaborating entity \"Lab2_nios\" for hierarchy \"Lab2_nios:u0\"" {  } { { "lab2.sv" "u0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/lab2.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd " "Elaborating entity \"Lab2_nios_nios2_PD\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\"" {  } { { "Lab2_nios/synthesis/Lab2_nios.v" "nios2_pd" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/Lab2_nios.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu " "Elaborating entity \"Lab2_nios_nios2_PD_cpu\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD.v" "cpu" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_test_bench Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_test_bench:the_Lab2_nios_nios2_PD_cpu_test_bench " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_test_bench\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_test_bench:the_Lab2_nios_nios2_PD_cpu_test_bench\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_test_bench" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_register_bank_a_module Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_a_module:Lab2_nios_nios2_PD_cpu_register_bank_a " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_register_bank_a_module\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_a_module:Lab2_nios_nios2_PD_cpu_register_bank_a\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "Lab2_nios_nios2_PD_cpu_register_bank_a" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_a_module:Lab2_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_a_module:Lab2_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_a_module:Lab2_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_a_module:Lab2_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_a_module:Lab2_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_a_module:Lab2_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951277 ""}  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713298951277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_a_module:Lab2_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_a_module:Lab2_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_register_bank_b_module Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_b_module:Lab2_nios_nios2_PD_cpu_register_bank_b " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_register_bank_b_module\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_register_bank_b_module:Lab2_nios_nios2_PD_cpu_register_bank_b\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "Lab2_nios_nios2_PD_cpu_register_bank_b" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_debug Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_debug:the_Lab2_nios_nios2_PD_cpu_nios2_oci_debug " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_debug\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_debug:the_Lab2_nios_nios2_PD_cpu_nios2_oci_debug\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_debug" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_debug:the_Lab2_nios_nios2_PD_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_debug:the_Lab2_nios_nios2_PD_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_altera_std_synchronizer" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_debug:the_Lab2_nios_nios2_PD_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_debug:the_Lab2_nios_nios2_PD_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_debug:the_Lab2_nios_nios2_PD_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_debug:the_Lab2_nios_nios2_PD_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951371 ""}  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713298951371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_break Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_break:the_Lab2_nios_nios2_PD_cpu_nios2_oci_break " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_break\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_break:the_Lab2_nios_nios2_PD_cpu_nios2_oci_break\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_break" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_xbrk Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_xbrk:the_Lab2_nios_nios2_PD_cpu_nios2_oci_xbrk " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_xbrk\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_xbrk:the_Lab2_nios_nios2_PD_cpu_nios2_oci_xbrk\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_xbrk" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_dbrk Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_dbrk:the_Lab2_nios_nios2_PD_cpu_nios2_oci_dbrk " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_dbrk\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_dbrk:the_Lab2_nios_nios2_PD_cpu_nios2_oci_dbrk\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_dbrk" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_itrace Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_itrace:the_Lab2_nios_nios2_PD_cpu_nios2_oci_itrace " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_itrace\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_itrace:the_Lab2_nios_nios2_PD_cpu_nios2_oci_itrace\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_itrace" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace:the_Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace:the_Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_td_mode Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace:the_Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace\|Lab2_nios_nios2_PD_cpu_nios2_oci_td_mode:Lab2_nios_nios2_PD_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_td_mode\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace:the_Lab2_nios_nios2_PD_cpu_nios2_oci_dtrace\|Lab2_nios_nios2_PD_cpu_nios2_oci_td_mode:Lab2_nios_nios2_PD_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "Lab2_nios_nios2_PD_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_fifo Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_fifo\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_compute_input_tm_cnt Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo\|Lab2_nios_nios2_PD_cpu_nios2_oci_compute_input_tm_cnt:the_Lab2_nios_nios2_PD_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo\|Lab2_nios_nios2_PD_cpu_nios2_oci_compute_input_tm_cnt:the_Lab2_nios_nios2_PD_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_wrptr_inc Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_wrptr_inc:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_wrptr_inc:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_cnt_inc Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_cnt_inc:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo\|Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_cnt_inc:the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_pib Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_pib:the_Lab2_nios_nios2_PD_cpu_nios2_oci_pib " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_pib\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_pib:the_Lab2_nios_nios2_PD_cpu_nios2_oci_pib\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_pib" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_oci_im Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_im:the_Lab2_nios_nios2_PD_cpu_nios2_oci_im " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_oci_im\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_oci_im:the_Lab2_nios_nios2_PD_cpu_nios2_oci_im\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_oci_im" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_avalon_reg Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_avalon_reg:the_Lab2_nios_nios2_PD_cpu_nios2_avalon_reg " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_avalon_reg\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_avalon_reg:the_Lab2_nios_nios2_PD_cpu_nios2_avalon_reg\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_avalon_reg" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_nios2_ocimem Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_nios2_ocimem\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_nios2_ocimem" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem\|Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module:Lab2_nios_nios2_PD_cpu_ociram_sp_ram " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem\|Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module:Lab2_nios_nios2_PD_cpu_ociram_sp_ram\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "Lab2_nios_nios2_PD_cpu_ociram_sp_ram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem\|Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module:Lab2_nios_nios2_PD_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem\|Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module:Lab2_nios_nios2_PD_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem\|Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module:Lab2_nios_nios2_PD_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem\|Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module:Lab2_nios_nios2_PD_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem\|Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module:Lab2_nios_nios2_PD_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem\|Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module:Lab2_nios_nios2_PD_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951565 ""}  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713298951565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298951593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298951593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem\|Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module:Lab2_nios_nios2_PD_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_nios2_ocimem:the_Lab2_nios_nios2_PD_cpu_nios2_ocimem\|Lab2_nios_nios2_PD_cpu_ociram_sp_ram_module:Lab2_nios_nios2_PD_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_debug_slave_wrapper Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_debug_slave_tck Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|Lab2_nios_nios2_PD_cpu_debug_slave_tck:the_Lab2_nios_nios2_PD_cpu_debug_slave_tck " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_debug_slave_tck\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|Lab2_nios_nios2_PD_cpu_debug_slave_tck:the_Lab2_nios_nios2_PD_cpu_debug_slave_tck\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" "the_Lab2_nios_nios2_PD_cpu_debug_slave_tck" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_nios2_PD_cpu_debug_slave_sysclk Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|Lab2_nios_nios2_PD_cpu_debug_slave_sysclk:the_Lab2_nios_nios2_PD_cpu_debug_slave_sysclk " "Elaborating entity \"Lab2_nios_nios2_PD_cpu_debug_slave_sysclk\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|Lab2_nios_nios2_PD_cpu_debug_slave_sysclk:the_Lab2_nios_nios2_PD_cpu_debug_slave_sysclk\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" "the_Lab2_nios_nios2_PD_cpu_debug_slave_sysclk" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" "Lab2_nios_nios2_PD_cpu_debug_slave_phy" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy " "Instantiated megafunction \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298951678 ""}  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713298951678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298951685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_nios2_PD:nios2_pd\|Lab2_nios_nios2_PD_cpu:cpu\|Lab2_nios_nios2_PD_cpu_nios2_oci:the_Lab2_nios_nios2_PD_cpu_nios2_oci\|Lab2_nios_nios2_PD_cpu_debug_slave_wrapper:the_Lab2_nios_nios2_PD_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab2_nios_nios2_PD_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_onchip_mem Lab2_nios:u0\|Lab2_nios_onchip_mem:onchip_mem " "Elaborating entity \"Lab2_nios_onchip_mem\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_onchip_mem:onchip_mem\"" {  } { { "Lab2_nios/synthesis/Lab2_nios.v" "onchip_mem" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/Lab2_nios.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab2_nios:u0\|Lab2_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_onchip_mem.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab2_nios:u0\|Lab2_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab2_nios:u0\|Lab2_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab2_nios:u0\|Lab2_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab2_nios:u0\|Lab2_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713298952139 ""}  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713298952139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6qf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6qf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6qf1 " "Found entity 1: altsyncram_6qf1" {  } { { "db/altsyncram_6qf1.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/db/altsyncram_6qf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298952178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298952178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6qf1 Lab2_nios:u0\|Lab2_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_6qf1:auto_generated " "Elaborating entity \"altsyncram_6qf1\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_6qf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952178 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/onchip_mem.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/onchip_mem.hex -- setting all initial values to 0" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_onchip_mem.v" 69 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1713298952182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_pio_LED Lab2_nios:u0\|Lab2_nios_pio_LED:pio_led " "Elaborating entity \"Lab2_nios_pio_LED\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_pio_LED:pio_led\"" {  } { { "Lab2_nios/synthesis/Lab2_nios.v" "pio_led" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/Lab2_nios.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_pio_SW Lab2_nios:u0\|Lab2_nios_pio_SW:pio_sw " "Elaborating entity \"Lab2_nios_pio_SW\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_pio_SW:pio_sw\"" {  } { { "Lab2_nios/synthesis/Lab2_nios.v" "pio_sw" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/Lab2_nios.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0 Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Lab2_nios_mm_interconnect_0\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Lab2_nios/synthesis/Lab2_nios.v" "mm_interconnect_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/Lab2_nios.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_data_master_translator\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "nios2_pd_data_master_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_instruction_master_translator\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "nios2_pd_instruction_master_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_pd_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_pd_debug_mem_slave_translator\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "nios2_pd_debug_mem_slave_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "pio_led_s1_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_data_master_agent\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "nios2_pd_data_master_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_instruction_master_agent\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "nios2_pd_instruction_master_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_pd_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_pd_debug_mem_slave_agent\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "nios2_pd_debug_mem_slave_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_pd_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_pd_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab2_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_pd_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_pd_debug_mem_slave_agent_rsp_fifo\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "nios2_pd_debug_mem_slave_agent_rsp_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_router Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router:router " "Elaborating entity \"Lab2_nios_mm_interconnect_0_router\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router:router\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "router" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_router_default_decode Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router:router\|Lab2_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Lab2_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router:router\|Lab2_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_router_001 Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Lab2_nios_mm_interconnect_0_router_001\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "router_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_router_001_default_decode Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_001:router_001\|Lab2_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Lab2_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_001:router_001\|Lab2_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_router_002 Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Lab2_nios_mm_interconnect_0_router_002\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "router_002" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_router_002_default_decode Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_002:router_002\|Lab2_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Lab2_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_002:router_002\|Lab2_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_router_004 Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Lab2_nios_mm_interconnect_0_router_004\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_004:router_004\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "router_004" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_router_004_default_decode Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_004:router_004\|Lab2_nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Lab2_nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_router_004:router_004\|Lab2_nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_cmd_demux Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Lab2_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "cmd_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_cmd_demux_001 Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Lab2_nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_cmd_mux Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Lab2_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "cmd_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_cmd_mux_002 Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Lab2_nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_rsp_demux_002 Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"Lab2_nios_mm_interconnect_0_rsp_demux_002\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_rsp_mux Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Lab2_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "rsp_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_rsp_mux_001 Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Lab2_nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_avalon_st_adapter Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Lab2_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab2_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab2_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_mm_interconnect_0:mm_interconnect_0\|Lab2_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab2_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2_nios_irq_mapper Lab2_nios:u0\|Lab2_nios_irq_mapper:irq_mapper " "Elaborating entity \"Lab2_nios_irq_mapper\" for hierarchy \"Lab2_nios:u0\|Lab2_nios_irq_mapper:irq_mapper\"" {  } { { "Lab2_nios/synthesis/Lab2_nios.v" "irq_mapper" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/Lab2_nios.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Lab2_nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Lab2_nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "Lab2_nios/synthesis/Lab2_nios.v" "rst_controller" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/Lab2_nios.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab2_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab2_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Lab2_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab2_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab2_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Lab2_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298952582 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713298953063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.17.00:22:35 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2024.04.17.00:22:35 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298955484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298957240 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298957329 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298959468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298959526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298959578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298959657 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298959660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298959660 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713298960357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298960499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298960499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298960545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298960545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298960556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298960556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298960589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298960589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298960643 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298960643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298960643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713298960687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298960687 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713298962203 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab2_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 2878 -1 0 } } { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 3878 -1 0 } } { "Lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/Lab2_nios_nios2_PD_cpu.v" 3500 -1 0 } } { "Lab2_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/Lab2_nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713298962273 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713298962273 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298962627 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713298963213 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713298963249 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713298963249 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298963325 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/output_files/Lab2.map.smsg " "Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/output_files/Lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298963693 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713298965420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713298965420 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "lab2.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/lab2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713298965543 "|lab2|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "lab2.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/lab2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713298965543 "|lab2|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "lab2.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/lab2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713298965543 "|lab2|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "lab2.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/lab2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713298965543 "|lab2|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "lab2.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/lab2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713298965543 "|lab2|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "lab2.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/lab2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713298965543 "|lab2|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "lab2.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Lab13 - Lab_NIOSII_2/Lab_NIOSII_2/Lab2/lab2.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713298965543 "|lab2|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713298965543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1636 " "Implemented 1636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713298965543 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713298965543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1485 " "Implemented 1485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713298965543 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713298965543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713298965543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713298965576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 23:22:45 2024 " "Processing ended: Tue Apr 16 23:22:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713298965576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713298965576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713298965576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713298965576 ""}
