
BaseProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b84  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  08002d14  08002d14  00012d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fb4  08002fb4  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08002fb4  08002fb4  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002fb4  08002fb4  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fb4  08002fb4  00012fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002fb8  08002fb8  00012fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08002fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  20000090  0800304c  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001d8  0800304c  000201d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000830b  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000163f  00000000  00000000  000283cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000670  00000000  00000000  00029a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005b0  00000000  00000000  0002a080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003c5b  00000000  00000000  0002a630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000069b9  00000000  00000000  0002e28b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005a5e2  00000000  00000000  00034c44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0008f226  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002400  00000000  00000000  0008f27c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002cfc 	.word	0x08002cfc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08002cfc 	.word	0x08002cfc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000270:	b480      	push	{r7}
 8000272:	b08b      	sub	sp, #44	; 0x2c
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8000278:	2300      	movs	r3, #0
 800027a:	623b      	str	r3, [r7, #32]
 800027c:	2300      	movs	r3, #0
 800027e:	61fb      	str	r3, [r7, #28]
 8000280:	2300      	movs	r3, #0
 8000282:	61bb      	str	r3, [r7, #24]
 8000284:	2300      	movs	r3, #0
 8000286:	617b      	str	r3, [r7, #20]
 8000288:	2300      	movs	r3, #0
 800028a:	613b      	str	r3, [r7, #16]
 800028c:	2300      	movs	r3, #0
 800028e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 8000290:	2300      	movs	r3, #0
 8000292:	60fb      	str	r3, [r7, #12]
 8000294:	2300      	movs	r3, #0
 8000296:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000298:	4b91      	ldr	r3, [pc, #580]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	f003 030c 	and.w	r3, r3, #12
 80002a0:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 80002a2:	6a3b      	ldr	r3, [r7, #32]
 80002a4:	2b08      	cmp	r3, #8
 80002a6:	d011      	beq.n	80002cc <RCC_GetClocksFreq+0x5c>
 80002a8:	6a3b      	ldr	r3, [r7, #32]
 80002aa:	2b08      	cmp	r3, #8
 80002ac:	d837      	bhi.n	800031e <RCC_GetClocksFreq+0xae>
 80002ae:	6a3b      	ldr	r3, [r7, #32]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d003      	beq.n	80002bc <RCC_GetClocksFreq+0x4c>
 80002b4:	6a3b      	ldr	r3, [r7, #32]
 80002b6:	2b04      	cmp	r3, #4
 80002b8:	d004      	beq.n	80002c4 <RCC_GetClocksFreq+0x54>
 80002ba:	e030      	b.n	800031e <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	4a89      	ldr	r2, [pc, #548]	; (80004e4 <RCC_GetClocksFreq+0x274>)
 80002c0:	601a      	str	r2, [r3, #0]
      break;
 80002c2:	e030      	b.n	8000326 <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	4a87      	ldr	r2, [pc, #540]	; (80004e4 <RCC_GetClocksFreq+0x274>)
 80002c8:	601a      	str	r2, [r3, #0]
      break;
 80002ca:	e02c      	b.n	8000326 <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80002cc:	4b84      	ldr	r3, [pc, #528]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 80002ce:	685b      	ldr	r3, [r3, #4]
 80002d0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80002d4:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80002d6:	4b82      	ldr	r3, [pc, #520]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 80002d8:	685b      	ldr	r3, [r3, #4]
 80002da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002de:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 80002e0:	69fb      	ldr	r3, [r7, #28]
 80002e2:	0c9b      	lsrs	r3, r3, #18
 80002e4:	3302      	adds	r3, #2
 80002e6:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 80002e8:	69bb      	ldr	r3, [r7, #24]
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d105      	bne.n	80002fa <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 80002ee:	69fb      	ldr	r3, [r7, #28]
 80002f0:	4a7d      	ldr	r2, [pc, #500]	; (80004e8 <RCC_GetClocksFreq+0x278>)
 80002f2:	fb02 f303 	mul.w	r3, r2, r3
 80002f6:	627b      	str	r3, [r7, #36]	; 0x24
 80002f8:	e00d      	b.n	8000316 <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 80002fa:	4b79      	ldr	r3, [pc, #484]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 80002fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002fe:	f003 030f 	and.w	r3, r3, #15
 8000302:	3301      	adds	r3, #1
 8000304:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8000306:	4a77      	ldr	r2, [pc, #476]	; (80004e4 <RCC_GetClocksFreq+0x274>)
 8000308:	697b      	ldr	r3, [r7, #20]
 800030a:	fbb2 f2f3 	udiv	r2, r2, r3
 800030e:	69fb      	ldr	r3, [r7, #28]
 8000310:	fb02 f303 	mul.w	r3, r2, r3
 8000314:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800031a:	601a      	str	r2, [r3, #0]
      break;
 800031c:	e003      	b.n	8000326 <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4a70      	ldr	r2, [pc, #448]	; (80004e4 <RCC_GetClocksFreq+0x274>)
 8000322:	601a      	str	r2, [r3, #0]
      break;
 8000324:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000326:	4b6e      	ldr	r3, [pc, #440]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 8000328:	685b      	ldr	r3, [r3, #4]
 800032a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800032e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000330:	6a3b      	ldr	r3, [r7, #32]
 8000332:	091b      	lsrs	r3, r3, #4
 8000334:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8000336:	4a6d      	ldr	r2, [pc, #436]	; (80004ec <RCC_GetClocksFreq+0x27c>)
 8000338:	6a3b      	ldr	r3, [r7, #32]
 800033a:	4413      	add	r3, r2
 800033c:	781b      	ldrb	r3, [r3, #0]
 800033e:	b2db      	uxtb	r3, r3
 8000340:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	681a      	ldr	r2, [r3, #0]
 8000346:	68bb      	ldr	r3, [r7, #8]
 8000348:	40da      	lsrs	r2, r3
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800034e:	4b64      	ldr	r3, [pc, #400]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 8000350:	685b      	ldr	r3, [r3, #4]
 8000352:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000356:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 8000358:	6a3b      	ldr	r3, [r7, #32]
 800035a:	0a1b      	lsrs	r3, r3, #8
 800035c:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 800035e:	4a63      	ldr	r2, [pc, #396]	; (80004ec <RCC_GetClocksFreq+0x27c>)
 8000360:	6a3b      	ldr	r3, [r7, #32]
 8000362:	4413      	add	r3, r2
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	b2db      	uxtb	r3, r3
 8000368:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	685a      	ldr	r2, [r3, #4]
 800036e:	693b      	ldr	r3, [r7, #16]
 8000370:	40da      	lsrs	r2, r3
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000376:	4b5a      	ldr	r3, [pc, #360]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 8000378:	685b      	ldr	r3, [r3, #4]
 800037a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800037e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8000380:	6a3b      	ldr	r3, [r7, #32]
 8000382:	0adb      	lsrs	r3, r3, #11
 8000384:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 8000386:	4a59      	ldr	r2, [pc, #356]	; (80004ec <RCC_GetClocksFreq+0x27c>)
 8000388:	6a3b      	ldr	r3, [r7, #32]
 800038a:	4413      	add	r3, r2
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	b2db      	uxtb	r3, r3
 8000390:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	685a      	ldr	r2, [r3, #4]
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	40da      	lsrs	r2, r3
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 800039e:	4b50      	ldr	r3, [pc, #320]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 80003a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003a2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80003a6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 80003a8:	6a3b      	ldr	r3, [r7, #32]
 80003aa:	091b      	lsrs	r3, r3, #4
 80003ac:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 80003ae:	4a50      	ldr	r2, [pc, #320]	; (80004f0 <RCC_GetClocksFreq+0x280>)
 80003b0:	6a3b      	ldr	r3, [r7, #32]
 80003b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003b6:	b29b      	uxth	r3, r3
 80003b8:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 80003ba:	693b      	ldr	r3, [r7, #16]
 80003bc:	f003 0310 	and.w	r3, r3, #16
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d006      	beq.n	80003d2 <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 80003c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80003c6:	693b      	ldr	r3, [r7, #16]
 80003c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	611a      	str	r2, [r3, #16]
 80003d0:	e003      	b.n	80003da <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	681a      	ldr	r2, [r3, #0]
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 80003da:	4b41      	ldr	r3, [pc, #260]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 80003dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003de:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 80003e2:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 80003e4:	6a3b      	ldr	r3, [r7, #32]
 80003e6:	0a5b      	lsrs	r3, r3, #9
 80003e8:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 80003ea:	4a41      	ldr	r2, [pc, #260]	; (80004f0 <RCC_GetClocksFreq+0x280>)
 80003ec:	6a3b      	ldr	r3, [r7, #32]
 80003ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003f2:	b29b      	uxth	r3, r3
 80003f4:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 80003f6:	693b      	ldr	r3, [r7, #16]
 80003f8:	f003 0310 	and.w	r3, r3, #16
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d006      	beq.n	800040e <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8000400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000402:	693b      	ldr	r3, [r7, #16]
 8000404:	fbb2 f2f3 	udiv	r2, r2, r3
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	615a      	str	r2, [r3, #20]
 800040c:	e003      	b.n	8000416 <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000416:	4b32      	ldr	r3, [pc, #200]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 8000418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041a:	f003 0310 	and.w	r3, r3, #16
 800041e:	2b10      	cmp	r3, #16
 8000420:	d003      	beq.n	800042a <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	4a2f      	ldr	r2, [pc, #188]	; (80004e4 <RCC_GetClocksFreq+0x274>)
 8000426:	619a      	str	r2, [r3, #24]
 8000428:	e003      	b.n	8000432 <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	681a      	ldr	r2, [r3, #0]
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 8000432:	4b2b      	ldr	r3, [pc, #172]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 8000434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000436:	f003 0320 	and.w	r3, r3, #32
 800043a:	2b20      	cmp	r3, #32
 800043c:	d003      	beq.n	8000446 <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4a28      	ldr	r2, [pc, #160]	; (80004e4 <RCC_GetClocksFreq+0x274>)
 8000442:	61da      	str	r2, [r3, #28]
 8000444:	e003      	b.n	800044e <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681a      	ldr	r2, [r3, #0]
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 800044e:	4b24      	ldr	r3, [pc, #144]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 8000450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000456:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800045a:	d10d      	bne.n	8000478 <RCC_GetClocksFreq+0x208>
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000462:	429a      	cmp	r2, r3
 8000464:	d108      	bne.n	8000478 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 8000466:	68fa      	ldr	r2, [r7, #12]
 8000468:	68bb      	ldr	r3, [r7, #8]
 800046a:	429a      	cmp	r2, r3
 800046c:	d104      	bne.n	8000478 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 800046e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000470:	005a      	lsls	r2, r3, #1
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	621a      	str	r2, [r3, #32]
 8000476:	e003      	b.n	8000480 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	68da      	ldr	r2, [r3, #12]
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8000480:	4b17      	ldr	r3, [pc, #92]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 8000482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000484:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000488:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800048c:	d10d      	bne.n	80004aa <RCC_GetClocksFreq+0x23a>
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000494:	429a      	cmp	r2, r3
 8000496:	d108      	bne.n	80004aa <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8000498:	68fa      	ldr	r2, [r7, #12]
 800049a:	68bb      	ldr	r3, [r7, #8]
 800049c:	429a      	cmp	r2, r3
 800049e:	d104      	bne.n	80004aa <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 80004a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004a2:	005a      	lsls	r2, r3, #1
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	625a      	str	r2, [r3, #36]	; 0x24
 80004a8:	e003      	b.n	80004b2 <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	68da      	ldr	r2, [r3, #12]
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 80004b2:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 80004b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004b6:	f003 0303 	and.w	r3, r3, #3
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d104      	bne.n	80004c8 <RCC_GetClocksFreq+0x258>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	68da      	ldr	r2, [r3, #12]
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	629a      	str	r2, [r3, #40]	; 0x28
 80004c6:	e029      	b.n	800051c <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 80004c8:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <RCC_GetClocksFreq+0x270>)
 80004ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004cc:	f003 0303 	and.w	r3, r3, #3
 80004d0:	2b01      	cmp	r3, #1
 80004d2:	d10f      	bne.n	80004f4 <RCC_GetClocksFreq+0x284>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	681a      	ldr	r2, [r3, #0]
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	629a      	str	r2, [r3, #40]	; 0x28
 80004dc:	e01e      	b.n	800051c <RCC_GetClocksFreq+0x2ac>
 80004de:	bf00      	nop
 80004e0:	40021000 	.word	0x40021000
 80004e4:	007a1200 	.word	0x007a1200
 80004e8:	003d0900 	.word	0x003d0900
 80004ec:	20000000 	.word	0x20000000
 80004f0:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 80004f4:	4b66      	ldr	r3, [pc, #408]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80004f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f8:	f003 0303 	and.w	r3, r3, #3
 80004fc:	2b02      	cmp	r3, #2
 80004fe:	d104      	bne.n	800050a <RCC_GetClocksFreq+0x29a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000506:	629a      	str	r2, [r3, #40]	; 0x28
 8000508:	e008      	b.n	800051c <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 800050a:	4b61      	ldr	r3, [pc, #388]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800050c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050e:	f003 0303 	and.w	r3, r3, #3
 8000512:	2b03      	cmp	r3, #3
 8000514:	d102      	bne.n	800051c <RCC_GetClocksFreq+0x2ac>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	4a5e      	ldr	r2, [pc, #376]	; (8000694 <RCC_GetClocksFreq+0x424>)
 800051a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 800051c:	4b5c      	ldr	r3, [pc, #368]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800051e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000520:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000524:	2b00      	cmp	r3, #0
 8000526:	d104      	bne.n	8000532 <RCC_GetClocksFreq+0x2c2>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	689a      	ldr	r2, [r3, #8]
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000530:	e021      	b.n	8000576 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8000532:	4b57      	ldr	r3, [pc, #348]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000536:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800053a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800053e:	d104      	bne.n	800054a <RCC_GetClocksFreq+0x2da>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	681a      	ldr	r2, [r3, #0]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	62da      	str	r2, [r3, #44]	; 0x2c
 8000548:	e015      	b.n	8000576 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 800054a:	4b51      	ldr	r3, [pc, #324]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000552:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000556:	d104      	bne.n	8000562 <RCC_GetClocksFreq+0x2f2>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800055e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000560:	e009      	b.n	8000576 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8000562:	4b4b      	ldr	r3, [pc, #300]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000566:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800056a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800056e:	d102      	bne.n	8000576 <RCC_GetClocksFreq+0x306>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	4a48      	ldr	r2, [pc, #288]	; (8000694 <RCC_GetClocksFreq+0x424>)
 8000574:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 8000576:	4b46      	ldr	r3, [pc, #280]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800057e:	2b00      	cmp	r3, #0
 8000580:	d104      	bne.n	800058c <RCC_GetClocksFreq+0x31c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	689a      	ldr	r2, [r3, #8]
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	631a      	str	r2, [r3, #48]	; 0x30
 800058a:	e021      	b.n	80005d0 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 800058c:	4b40      	ldr	r3, [pc, #256]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800058e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000590:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000594:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8000598:	d104      	bne.n	80005a4 <RCC_GetClocksFreq+0x334>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	681a      	ldr	r2, [r3, #0]
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	631a      	str	r2, [r3, #48]	; 0x30
 80005a2:	e015      	b.n	80005d0 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 80005a4:	4b3a      	ldr	r3, [pc, #232]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80005ac:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80005b0:	d104      	bne.n	80005bc <RCC_GetClocksFreq+0x34c>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80005b8:	631a      	str	r2, [r3, #48]	; 0x30
 80005ba:	e009      	b.n	80005d0 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 80005bc:	4b34      	ldr	r3, [pc, #208]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80005c4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80005c8:	d102      	bne.n	80005d0 <RCC_GetClocksFreq+0x360>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	4a31      	ldr	r2, [pc, #196]	; (8000694 <RCC_GetClocksFreq+0x424>)
 80005ce:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 80005d0:	4b2f      	ldr	r3, [pc, #188]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d104      	bne.n	80005e6 <RCC_GetClocksFreq+0x376>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	689a      	ldr	r2, [r3, #8]
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	635a      	str	r2, [r3, #52]	; 0x34
 80005e4:	e021      	b.n	800062a <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 80005e6:	4b2a      	ldr	r3, [pc, #168]	; (8000690 <RCC_GetClocksFreq+0x420>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80005ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80005f2:	d104      	bne.n	80005fe <RCC_GetClocksFreq+0x38e>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681a      	ldr	r2, [r3, #0]
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	635a      	str	r2, [r3, #52]	; 0x34
 80005fc:	e015      	b.n	800062a <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 80005fe:	4b24      	ldr	r3, [pc, #144]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000606:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800060a:	d104      	bne.n	8000616 <RCC_GetClocksFreq+0x3a6>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000612:	635a      	str	r2, [r3, #52]	; 0x34
 8000614:	e009      	b.n	800062a <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8000616:	4b1e      	ldr	r3, [pc, #120]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800061e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8000622:	d102      	bne.n	800062a <RCC_GetClocksFreq+0x3ba>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	4a1b      	ldr	r2, [pc, #108]	; (8000694 <RCC_GetClocksFreq+0x424>)
 8000628:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 800062a:	4b19      	ldr	r3, [pc, #100]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062e:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000632:	2b00      	cmp	r3, #0
 8000634:	d104      	bne.n	8000640 <RCC_GetClocksFreq+0x3d0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	689a      	ldr	r2, [r3, #8]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 800063e:	e021      	b.n	8000684 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 8000640:	4b13      	ldr	r3, [pc, #76]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000644:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000648:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800064c:	d104      	bne.n	8000658 <RCC_GetClocksFreq+0x3e8>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681a      	ldr	r2, [r3, #0]
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000656:	e015      	b.n	8000684 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 8000658:	4b0d      	ldr	r3, [pc, #52]	; (8000690 <RCC_GetClocksFreq+0x420>)
 800065a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000660:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8000664:	d104      	bne.n	8000670 <RCC_GetClocksFreq+0x400>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800066c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800066e:	e009      	b.n	8000684 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 8000670:	4b07      	ldr	r3, [pc, #28]	; (8000690 <RCC_GetClocksFreq+0x420>)
 8000672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000674:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000678:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800067c:	d102      	bne.n	8000684 <RCC_GetClocksFreq+0x414>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4a04      	ldr	r2, [pc, #16]	; (8000694 <RCC_GetClocksFreq+0x424>)
 8000682:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000684:	bf00      	nop
 8000686:	372c      	adds	r7, #44	; 0x2c
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	40021000 	.word	0x40021000
 8000694:	007a1200 	.word	0x007a1200

08000698 <SPI_SendData8>:
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)
{
 8000698:	b480      	push	{r7}
 800069a:	b085      	sub	sp, #20
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	460b      	mov	r3, r1
 80006a2:	70fb      	strb	r3, [r7, #3]
  uint32_t spixbase = 0x00;
 80006a4:	2300      	movs	r3, #0
 80006a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	330c      	adds	r3, #12
 80006b0:	60fb      	str	r3, [r7, #12]
  
  *(__IO uint8_t *) spixbase = Data;
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	78fa      	ldrb	r2, [r7, #3]
 80006b6:	701a      	strb	r2, [r3, #0]
}
 80006b8:	bf00      	nop
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr

080006c4 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.   
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	460b      	mov	r3, r1
 80006ce:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80006d0:	2300      	movs	r3, #0
 80006d2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	891b      	ldrh	r3, [r3, #8]
 80006d8:	b29a      	uxth	r2, r3
 80006da:	887b      	ldrh	r3, [r7, #2]
 80006dc:	4013      	ands	r3, r2
 80006de:	b29b      	uxth	r3, r3
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d002      	beq.n	80006ea <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80006e4:	2301      	movs	r3, #1
 80006e6:	73fb      	strb	r3, [r7, #15]
 80006e8:	e001      	b.n	80006ee <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80006ea:	2300      	movs	r3, #0
 80006ec:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80006ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3714      	adds	r7, #20
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr

080006fc <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	460b      	mov	r3, r1
 8000706:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8000708:	887b      	ldrh	r3, [r7, #2]
 800070a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800070e:	b29a      	uxth	r2, r3
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8000714:	bf00      	nop
 8000716:	370c      	adds	r7, #12
 8000718:	46bd      	mov	sp, r7
 800071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071e:	4770      	bx	lr

08000720 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8000720:	b480      	push	{r7}
 8000722:	b089      	sub	sp, #36	; 0x24
 8000724:	af00      	add	r7, sp, #0
 8000726:	60f8      	str	r0, [r7, #12]
 8000728:	60b9      	str	r1, [r7, #8]
 800072a:	4613      	mov	r3, r2
 800072c:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 800072e:	2300      	movs	r3, #0
 8000730:	61bb      	str	r3, [r7, #24]
 8000732:	2300      	movs	r3, #0
 8000734:	617b      	str	r3, [r7, #20]
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	b29b      	uxth	r3, r3
 8000746:	0a1b      	lsrs	r3, r3, #8
 8000748:	b29b      	uxth	r3, r3
 800074a:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	b2db      	uxtb	r3, r3
 8000750:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 8000752:	2201      	movs	r2, #1
 8000754:	697b      	ldr	r3, [r7, #20]
 8000756:	fa02 f303 	lsl.w	r3, r2, r3
 800075a:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 800075c:	69bb      	ldr	r3, [r7, #24]
 800075e:	2b02      	cmp	r3, #2
 8000760:	d103      	bne.n	800076a <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 8000762:	69fb      	ldr	r3, [r7, #28]
 8000764:	3304      	adds	r3, #4
 8000766:	61fb      	str	r3, [r7, #28]
 8000768:	e005      	b.n	8000776 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 800076a:	69bb      	ldr	r3, [r7, #24]
 800076c:	2b03      	cmp	r3, #3
 800076e:	d102      	bne.n	8000776 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 8000770:	69fb      	ldr	r3, [r7, #28]
 8000772:	3308      	adds	r3, #8
 8000774:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d006      	beq.n	800078a <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800077c:	69fb      	ldr	r3, [r7, #28]
 800077e:	6819      	ldr	r1, [r3, #0]
 8000780:	69fb      	ldr	r3, [r7, #28]
 8000782:	693a      	ldr	r2, [r7, #16]
 8000784:	430a      	orrs	r2, r1
 8000786:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000788:	e006      	b.n	8000798 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800078a:	69fb      	ldr	r3, [r7, #28]
 800078c:	6819      	ldr	r1, [r3, #0]
 800078e:	693b      	ldr	r3, [r7, #16]
 8000790:	43da      	mvns	r2, r3
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	400a      	ands	r2, r1
 8000796:	601a      	str	r2, [r3, #0]
}
 8000798:	bf00      	nop
 800079a:	3724      	adds	r7, #36	; 0x24
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr

080007a4 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
 80007ac:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80007ae:	2300      	movs	r3, #0
 80007b0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	69da      	ldr	r2, [r3, #28]
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	4013      	ands	r3, r2
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d002      	beq.n	80007c4 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 80007be:	2301      	movs	r3, #1
 80007c0:	73fb      	strb	r3, [r7, #15]
 80007c2:	e001      	b.n	80007c8 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 80007c4:	2300      	movs	r3, #0
 80007c6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80007c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3714      	adds	r7, #20
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr

080007d6 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 80007d6:	b480      	push	{r7}
 80007d8:	b087      	sub	sp, #28
 80007da:	af00      	add	r7, sp, #0
 80007dc:	6078      	str	r0, [r7, #4]
 80007de:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]
 80007e8:	2300      	movs	r3, #0
 80007ea:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80007ec:	2300      	movs	r3, #0
 80007ee:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	b29b      	uxth	r3, r3
 80007f4:	0a1b      	lsrs	r3, r3, #8
 80007f6:	b29b      	uxth	r3, r3
 80007f8:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 80007fa:	683b      	ldr	r3, [r7, #0]
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000800:	2201      	movs	r2, #1
 8000802:	697b      	ldr	r3, [r7, #20]
 8000804:	fa02 f303 	lsl.w	r3, r2, r3
 8000808:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800080a:	68bb      	ldr	r3, [r7, #8]
 800080c:	2b01      	cmp	r3, #1
 800080e:	d105      	bne.n	800081c <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	697a      	ldr	r2, [r7, #20]
 8000816:	4013      	ands	r3, r2
 8000818:	617b      	str	r3, [r7, #20]
 800081a:	e00d      	b.n	8000838 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	2b02      	cmp	r3, #2
 8000820:	d105      	bne.n	800082e <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	697a      	ldr	r2, [r7, #20]
 8000828:	4013      	ands	r3, r2
 800082a:	617b      	str	r3, [r7, #20]
 800082c:	e004      	b.n	8000838 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	689b      	ldr	r3, [r3, #8]
 8000832:	697a      	ldr	r2, [r7, #20]
 8000834:	4013      	ands	r3, r2
 8000836:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	0c1b      	lsrs	r3, r3, #16
 800083c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800083e:	2201      	movs	r2, #1
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	fa02 f303 	lsl.w	r3, r2, r3
 8000846:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	69db      	ldr	r3, [r3, #28]
 800084c:	68fa      	ldr	r2, [r7, #12]
 800084e:	4013      	ands	r3, r2
 8000850:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000852:	697b      	ldr	r3, [r7, #20]
 8000854:	2b00      	cmp	r3, #0
 8000856:	d005      	beq.n	8000864 <USART_GetITStatus+0x8e>
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d002      	beq.n	8000864 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 800085e:	2301      	movs	r3, #1
 8000860:	74fb      	strb	r3, [r7, #19]
 8000862:	e001      	b.n	8000868 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8000864:	2300      	movs	r3, #0
 8000866:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000868:	7cfb      	ldrb	r3, [r7, #19]
}
 800086a:	4618      	mov	r0, r3
 800086c:	371c      	adds	r7, #28
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
	...

08000878 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000878:	b480      	push	{r7}
 800087a:	b083      	sub	sp, #12
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	f003 031f 	and.w	r3, r3, #31
 8000888:	2201      	movs	r2, #1
 800088a:	fa02 f103 	lsl.w	r1, r2, r3
 800088e:	4a06      	ldr	r2, [pc, #24]	; (80008a8 <NVIC_EnableIRQ+0x30>)
 8000890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000894:	095b      	lsrs	r3, r3, #5
 8000896:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800089a:	bf00      	nop
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	e000e100 	.word	0xe000e100

080008ac <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 80008b6:	79fb      	ldrb	r3, [r7, #7]
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	4619      	mov	r1, r3
 80008bc:	4807      	ldr	r0, [pc, #28]	; (80008dc <uart_put_char+0x30>)
 80008be:	f7ff ff1d 	bl	80006fc <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 80008c2:	bf00      	nop
 80008c4:	2180      	movs	r1, #128	; 0x80
 80008c6:	4805      	ldr	r0, [pc, #20]	; (80008dc <uart_put_char+0x30>)
 80008c8:	f7ff ff6c 	bl	80007a4 <USART_GetFlagStatus>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d0f8      	beq.n	80008c4 <uart_put_char+0x18>
}
 80008d2:	bf00      	nop
 80008d4:	bf00      	nop
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40004400 	.word	0x40004400

080008e0 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b086      	sub	sp, #24
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	60f8      	str	r0, [r7, #12]
 80008e8:	60b9      	str	r1, [r7, #8]
 80008ea:	607a      	str	r2, [r7, #4]
 80008ec:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 80008ee:	2300      	movs	r3, #0
 80008f0:	617b      	str	r3, [r7, #20]
 80008f2:	e012      	b.n	800091a <_write_r+0x3a>
        if (ptr[n] == '\n') {
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	4413      	add	r3, r2
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	2b0a      	cmp	r3, #10
 80008fe:	d102      	bne.n	8000906 <_write_r+0x26>
            uart_put_char('\r');
 8000900:	200d      	movs	r0, #13
 8000902:	f7ff ffd3 	bl	80008ac <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	687a      	ldr	r2, [r7, #4]
 800090a:	4413      	add	r3, r2
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	4618      	mov	r0, r3
 8000910:	f7ff ffcc 	bl	80008ac <uart_put_char>
    for (n = 0; n < len; n++) {
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	3301      	adds	r3, #1
 8000918:	617b      	str	r3, [r7, #20]
 800091a:	697a      	ldr	r2, [r7, #20]
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	429a      	cmp	r2, r3
 8000920:	dbe8      	blt.n	80008f4 <_write_r+0x14>
    }

    return len;
 8000922:	683b      	ldr	r3, [r7, #0]
}
 8000924:	4618      	mov	r0, r3
 8000926:	3718      	adds	r7, #24
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}

0800092c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8000930:	4915      	ldr	r1, [pc, #84]	; (8000988 <USART2_IRQHandler+0x5c>)
 8000932:	4816      	ldr	r0, [pc, #88]	; (800098c <USART2_IRQHandler+0x60>)
 8000934:	f7ff ff4f 	bl	80007d6 <USART_GetITStatus>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d021      	beq.n	8000982 <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 800093e:	4b13      	ldr	r3, [pc, #76]	; (800098c <USART2_IRQHandler+0x60>)
 8000940:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000942:	b299      	uxth	r1, r3
 8000944:	4b12      	ldr	r3, [pc, #72]	; (8000990 <USART2_IRQHandler+0x64>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	b2db      	uxtb	r3, r3
 800094a:	1c5a      	adds	r2, r3, #1
 800094c:	b2d0      	uxtb	r0, r2
 800094e:	4a10      	ldr	r2, [pc, #64]	; (8000990 <USART2_IRQHandler+0x64>)
 8000950:	7010      	strb	r0, [r2, #0]
 8000952:	461a      	mov	r2, r3
 8000954:	b2c9      	uxtb	r1, r1
 8000956:	4b0f      	ldr	r3, [pc, #60]	; (8000994 <USART2_IRQHandler+0x68>)
 8000958:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 800095a:	4b0f      	ldr	r3, [pc, #60]	; (8000998 <USART2_IRQHandler+0x6c>)
 800095c:	781b      	ldrb	r3, [r3, #0]
 800095e:	b2db      	uxtb	r3, r3
 8000960:	2bff      	cmp	r3, #255	; 0xff
 8000962:	d107      	bne.n	8000974 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8000964:	4b0d      	ldr	r3, [pc, #52]	; (800099c <USART2_IRQHandler+0x70>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	b2db      	uxtb	r3, r3
 800096a:	3301      	adds	r3, #1
 800096c:	b2da      	uxtb	r2, r3
 800096e:	4b0b      	ldr	r3, [pc, #44]	; (800099c <USART2_IRQHandler+0x70>)
 8000970:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8000972:	e006      	b.n	8000982 <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8000974:	4b08      	ldr	r3, [pc, #32]	; (8000998 <USART2_IRQHandler+0x6c>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	b2db      	uxtb	r3, r3
 800097a:	3301      	adds	r3, #1
 800097c:	b2da      	uxtb	r2, r3
 800097e:	4b06      	ldr	r3, [pc, #24]	; (8000998 <USART2_IRQHandler+0x6c>)
 8000980:	701a      	strb	r2, [r3, #0]
}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	00050105 	.word	0x00050105
 800098c:	40004400 	.word	0x40004400
 8000990:	200001ac 	.word	0x200001ac
 8000994:	200000ac 	.word	0x200000ac
 8000998:	200001ae 	.word	0x200001ae
 800099c:	200001ad 	.word	0x200001ad

080009a0 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b094      	sub	sp, #80	; 0x50
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 80009a8:	4b86      	ldr	r3, [pc, #536]	; (8000bc4 <uart_init+0x224>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	689b      	ldr	r3, [r3, #8]
 80009ae:	2100      	movs	r1, #0
 80009b0:	4618      	mov	r0, r3
 80009b2:	f000 ffcf 	bl	8001954 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 80009b6:	4b83      	ldr	r3, [pc, #524]	; (8000bc4 <uart_init+0x224>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	2100      	movs	r1, #0
 80009be:	4618      	mov	r0, r3
 80009c0:	f000 ffc8 	bl	8001954 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 80009c4:	4b80      	ldr	r3, [pc, #512]	; (8000bc8 <uart_init+0x228>)
 80009c6:	695b      	ldr	r3, [r3, #20]
 80009c8:	4a7f      	ldr	r2, [pc, #508]	; (8000bc8 <uart_init+0x228>)
 80009ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009ce:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 80009d0:	4b7d      	ldr	r3, [pc, #500]	; (8000bc8 <uart_init+0x228>)
 80009d2:	69db      	ldr	r3, [r3, #28]
 80009d4:	4a7c      	ldr	r2, [pc, #496]	; (8000bc8 <uart_init+0x228>)
 80009d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009da:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 80009dc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009e0:	6a1b      	ldr	r3, [r3, #32]
 80009e2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009e6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80009ea:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 80009ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009f0:	6a1b      	ldr	r3, [r3, #32]
 80009f2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80009fa:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 80009fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a00:	6a1b      	ldr	r3, [r3, #32]
 8000a02:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a06:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000a0a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8000a0c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a10:	6a1b      	ldr	r3, [r3, #32]
 8000a12:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a16:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8000a1a:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8000a1c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a20:	689b      	ldr	r3, [r3, #8]
 8000a22:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a26:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a2a:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000a2c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a30:	689b      	ldr	r3, [r3, #8]
 8000a32:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a36:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000a3a:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 8000a3c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a40:	889b      	ldrh	r3, [r3, #4]
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a48:	f023 030c 	bic.w	r3, r3, #12
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000a50:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a54:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a58:	8892      	ldrh	r2, [r2, #4]
 8000a5a:	b292      	uxth	r2, r2
 8000a5c:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 8000a5e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a68:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a6c:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000a6e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a78:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000a7c:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 8000a7e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a8c:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000a8e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a98:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000a9c:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8000a9e:	4b4b      	ldr	r3, [pc, #300]	; (8000bcc <uart_init+0x22c>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a4a      	ldr	r2, [pc, #296]	; (8000bcc <uart_init+0x22c>)
 8000aa4:	f023 0301 	bic.w	r3, r3, #1
 8000aa8:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8000aaa:	4b48      	ldr	r3, [pc, #288]	; (8000bcc <uart_init+0x22c>)
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	4a47      	ldr	r2, [pc, #284]	; (8000bcc <uart_init+0x22c>)
 8000ab0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ab4:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 8000ab6:	4b45      	ldr	r3, [pc, #276]	; (8000bcc <uart_init+0x22c>)
 8000ab8:	4a44      	ldr	r2, [pc, #272]	; (8000bcc <uart_init+0x22c>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8000abe:	4b43      	ldr	r3, [pc, #268]	; (8000bcc <uart_init+0x22c>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a42      	ldr	r2, [pc, #264]	; (8000bcc <uart_init+0x22c>)
 8000ac4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000ac8:	f023 030c 	bic.w	r3, r3, #12
 8000acc:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8000ace:	4b3f      	ldr	r3, [pc, #252]	; (8000bcc <uart_init+0x22c>)
 8000ad0:	4a3e      	ldr	r2, [pc, #248]	; (8000bcc <uart_init+0x22c>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8000ad6:	4b3d      	ldr	r3, [pc, #244]	; (8000bcc <uart_init+0x22c>)
 8000ad8:	4a3c      	ldr	r2, [pc, #240]	; (8000bcc <uart_init+0x22c>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8000ade:	4b3b      	ldr	r3, [pc, #236]	; (8000bcc <uart_init+0x22c>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a3a      	ldr	r2, [pc, #232]	; (8000bcc <uart_init+0x22c>)
 8000ae4:	f043 030c 	orr.w	r3, r3, #12
 8000ae8:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8000aea:	4b38      	ldr	r3, [pc, #224]	; (8000bcc <uart_init+0x22c>)
 8000aec:	689b      	ldr	r3, [r3, #8]
 8000aee:	4a37      	ldr	r2, [pc, #220]	; (8000bcc <uart_init+0x22c>)
 8000af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000af4:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8000af6:	4b35      	ldr	r3, [pc, #212]	; (8000bcc <uart_init+0x22c>)
 8000af8:	4a34      	ldr	r2, [pc, #208]	; (8000bcc <uart_init+0x22c>)
 8000afa:	689b      	ldr	r3, [r3, #8]
 8000afc:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000b02:	2300      	movs	r3, #0
 8000b04:	647b      	str	r3, [r7, #68]	; 0x44
 8000b06:	2300      	movs	r3, #0
 8000b08:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8000b0a:	f107 0308 	add.w	r3, r7, #8
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f7ff fbae 	bl	8000270 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8000b14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b16:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000b18:	4b2c      	ldr	r3, [pc, #176]	; (8000bcc <uart_init+0x22c>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d010      	beq.n	8000b46 <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8000b24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b26:	005a      	lsls	r2, r3, #1
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b2e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8000b30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b32:	005b      	lsls	r3, r3, #1
 8000b34:	687a      	ldr	r2, [r7, #4]
 8000b36:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b3a:	6879      	ldr	r1, [r7, #4]
 8000b3c:	fb01 f202 	mul.w	r2, r1, r2
 8000b40:	1a9b      	subs	r3, r3, r2
 8000b42:	64bb      	str	r3, [r7, #72]	; 0x48
 8000b44:	e00d      	b.n	8000b62 <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8000b46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 8000b50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b58:	6879      	ldr	r1, [r7, #4]
 8000b5a:	fb01 f202 	mul.w	r2, r1, r2
 8000b5e:	1a9b      	subs	r3, r3, r2
 8000b60:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	085b      	lsrs	r3, r3, #1
 8000b66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d302      	bcc.n	8000b72 <uart_init+0x1d2>
        divider++;
 8000b6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b6e:	3301      	adds	r3, #1
 8000b70:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000b72:	4b16      	ldr	r3, [pc, #88]	; (8000bcc <uart_init+0x22c>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d00b      	beq.n	8000b96 <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8000b7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b80:	085b      	lsrs	r3, r3, #1
 8000b82:	f003 0307 	and.w	r3, r3, #7
 8000b86:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8000b88:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000b8a:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8000b8e:	4013      	ands	r3, r2
 8000b90:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000b92:	4313      	orrs	r3, r2
 8000b94:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 8000b96:	4b0d      	ldr	r3, [pc, #52]	; (8000bcc <uart_init+0x22c>)
 8000b98:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000b9a:	b292      	uxth	r2, r2
 8000b9c:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8000b9e:	4b0b      	ldr	r3, [pc, #44]	; (8000bcc <uart_init+0x22c>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a0a      	ldr	r2, [pc, #40]	; (8000bcc <uart_init+0x22c>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000baa:	2201      	movs	r2, #1
 8000bac:	4908      	ldr	r1, [pc, #32]	; (8000bd0 <uart_init+0x230>)
 8000bae:	4807      	ldr	r0, [pc, #28]	; (8000bcc <uart_init+0x22c>)
 8000bb0:	f7ff fdb6 	bl	8000720 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8000bb4:	2026      	movs	r0, #38	; 0x26
 8000bb6:	f7ff fe5f 	bl	8000878 <NVIC_EnableIRQ>
}
 8000bba:	bf00      	nop
 8000bbc:	3750      	adds	r7, #80	; 0x50
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	2000002c 	.word	0x2000002c
 8000bc8:	40021000 	.word	0x40021000
 8000bcc:	40004400 	.word	0x40004400
 8000bd0:	00050105 	.word	0x00050105

08000bd4 <lcd_transmit_byte>:

/*****************************/
/*** LCD Control Functions ***/
/*****************************/
void lcd_transmit_byte(uint8_t data) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71fb      	strb	r3, [r7, #7]
    GPIOB->ODR &= ~(0x0001 << 6); // CS = 0 - Start Transmission
 8000bde:	4b14      	ldr	r3, [pc, #80]	; (8000c30 <lcd_transmit_byte+0x5c>)
 8000be0:	8a9b      	ldrh	r3, [r3, #20]
 8000be2:	b29b      	uxth	r3, r3
 8000be4:	4a12      	ldr	r2, [pc, #72]	; (8000c30 <lcd_transmit_byte+0x5c>)
 8000be6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	8293      	strh	r3, [r2, #20]
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8000bee:	bf00      	nop
 8000bf0:	2102      	movs	r1, #2
 8000bf2:	4810      	ldr	r0, [pc, #64]	; (8000c34 <lcd_transmit_byte+0x60>)
 8000bf4:	f7ff fd66 	bl	80006c4 <SPI_I2S_GetFlagStatus>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d1f8      	bne.n	8000bf0 <lcd_transmit_byte+0x1c>
    SPI_SendData8(SPI2, data);
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	4619      	mov	r1, r3
 8000c02:	480c      	ldr	r0, [pc, #48]	; (8000c34 <lcd_transmit_byte+0x60>)
 8000c04:	f7ff fd48 	bl	8000698 <SPI_SendData8>
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8000c08:	bf00      	nop
 8000c0a:	2102      	movs	r1, #2
 8000c0c:	4809      	ldr	r0, [pc, #36]	; (8000c34 <lcd_transmit_byte+0x60>)
 8000c0e:	f7ff fd59 	bl	80006c4 <SPI_I2S_GetFlagStatus>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d1f8      	bne.n	8000c0a <lcd_transmit_byte+0x36>
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - End Transmission
 8000c18:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <lcd_transmit_byte+0x5c>)
 8000c1a:	8a9b      	ldrh	r3, [r3, #20]
 8000c1c:	b29b      	uxth	r3, r3
 8000c1e:	4a04      	ldr	r2, [pc, #16]	; (8000c30 <lcd_transmit_byte+0x5c>)
 8000c20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c24:	b29b      	uxth	r3, r3
 8000c26:	8293      	strh	r3, [r2, #20]
}
 8000c28:	bf00      	nop
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	48000400 	.word	0x48000400
 8000c34:	40003800 	.word	0x40003800

08000c38 <lcd_push_buffer>:

void lcd_push_buffer(uint8_t* buffer)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
    int i = 0;
 8000c40:	2300      	movs	r3, #0
 8000c42:	60fb      	str	r3, [r7, #12]

    //page 0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000c44:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c48:	8a9b      	ldrh	r3, [r3, #20]
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c54:	b29b      	uxth	r3, r3
 8000c56:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f7ff ffbb 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000c5e:	2010      	movs	r0, #16
 8000c60:	f7ff ffb8 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0xB0);      // set page address  0
 8000c64:	20b0      	movs	r0, #176	; 0xb0
 8000c66:	f7ff ffb5 	bl	8000bd4 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000c6a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c6e:	8a9b      	ldrh	r3, [r3, #20]
 8000c70:	b29b      	uxth	r3, r3
 8000c72:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	8293      	strh	r3, [r2, #20]
    for(i=0; i<128; i++) {
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	e009      	b.n	8000c98 <lcd_push_buffer+0x60>
       lcd_transmit_byte(buffer[i]);
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	687a      	ldr	r2, [r7, #4]
 8000c88:	4413      	add	r3, r2
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff ffa1 	bl	8000bd4 <lcd_transmit_byte>
    for(i=0; i<128; i++) {
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	3301      	adds	r3, #1
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	2b7f      	cmp	r3, #127	; 0x7f
 8000c9c:	ddf2      	ble.n	8000c84 <lcd_push_buffer+0x4c>
    }

    // page 1
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000c9e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ca2:	8a9b      	ldrh	r3, [r3, #20]
 8000ca4:	b29b      	uxth	r3, r3
 8000ca6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000caa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	f7ff ff8e 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000cb8:	2010      	movs	r0, #16
 8000cba:	f7ff ff8b 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0xB1);      // set page address  1
 8000cbe:	20b1      	movs	r0, #177	; 0xb1
 8000cc0:	f7ff ff88 	bl	8000bd4 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000cc4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cc8:	8a9b      	ldrh	r3, [r3, #20]
 8000cca:	b29b      	uxth	r3, r3
 8000ccc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	8293      	strh	r3, [r2, #20]
    for( i = 128 ; i < 256 ; i++ ) {
 8000cd8:	2380      	movs	r3, #128	; 0x80
 8000cda:	60fb      	str	r3, [r7, #12]
 8000cdc:	e009      	b.n	8000cf2 <lcd_push_buffer+0xba>
       lcd_transmit_byte(buffer[i]);
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ff74 	bl	8000bd4 <lcd_transmit_byte>
    for( i = 128 ; i < 256 ; i++ ) {
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	60fb      	str	r3, [r7, #12]
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	2bff      	cmp	r3, #255	; 0xff
 8000cf6:	ddf2      	ble.n	8000cde <lcd_push_buffer+0xa6>
    }

    //page 2
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000cf8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cfc:	8a9b      	ldrh	r3, [r3, #20]
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000d0c:	2000      	movs	r0, #0
 8000d0e:	f7ff ff61 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000d12:	2010      	movs	r0, #16
 8000d14:	f7ff ff5e 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0xB2);      // set page address  2
 8000d18:	20b2      	movs	r0, #178	; 0xb2
 8000d1a:	f7ff ff5b 	bl	8000bd4 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000d1e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d22:	8a9b      	ldrh	r3, [r3, #20]
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	8293      	strh	r3, [r2, #20]
    for(i=256; i<384; i++) {
 8000d32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	e009      	b.n	8000d4e <lcd_push_buffer+0x116>
       lcd_transmit_byte(buffer[i]);
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	4413      	add	r3, r2
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	4618      	mov	r0, r3
 8000d44:	f7ff ff46 	bl	8000bd4 <lcd_transmit_byte>
    for(i=256; i<384; i++) {
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	60fb      	str	r3, [r7, #12]
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8000d54:	dbf1      	blt.n	8000d3a <lcd_push_buffer+0x102>
    }

    //page 3
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000d56:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d5a:	8a9b      	ldrh	r3, [r3, #20]
 8000d5c:	b29b      	uxth	r3, r3
 8000d5e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	f7ff ff32 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000d70:	2010      	movs	r0, #16
 8000d72:	f7ff ff2f 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0xB3);      // set page address  3
 8000d76:	20b3      	movs	r0, #179	; 0xb3
 8000d78:	f7ff ff2c 	bl	8000bd4 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000d7c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d80:	8a9b      	ldrh	r3, [r3, #20]
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	8293      	strh	r3, [r2, #20]
    for(i=384; i<512; i++) {
 8000d90:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000d94:	60fb      	str	r3, [r7, #12]
 8000d96:	e009      	b.n	8000dac <lcd_push_buffer+0x174>
       lcd_transmit_byte(buffer[i]);
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff ff17 	bl	8000bd4 <lcd_transmit_byte>
    for(i=384; i<512; i++) {
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	3301      	adds	r3, #1
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000db2:	dbf1      	blt.n	8000d98 <lcd_push_buffer+0x160>
    }
}
 8000db4:	bf00      	nop
 8000db6:	bf00      	nop
 8000db8:	3710      	adds	r7, #16
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <lcd_reset>:

void lcd_reset()
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Reset Command/Data
 8000dc6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000dca:	8a9b      	ldrh	r3, [r3, #20]
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000dd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000dd6:	b29b      	uxth	r3, r3
 8000dd8:	8293      	strh	r3, [r2, #20]
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - Reset C/S
 8000dda:	4b2f      	ldr	r3, [pc, #188]	; (8000e98 <lcd_reset+0xd8>)
 8000ddc:	8a9b      	ldrh	r3, [r3, #20]
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	4a2d      	ldr	r2, [pc, #180]	; (8000e98 <lcd_reset+0xd8>)
 8000de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	8293      	strh	r3, [r2, #20]

    GPIOB->ODR &= ~(0x0001 << 14); // RESET = 0 - Reset Display
 8000dea:	4b2b      	ldr	r3, [pc, #172]	; (8000e98 <lcd_reset+0xd8>)
 8000dec:	8a9b      	ldrh	r3, [r3, #20]
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	4a29      	ldr	r2, [pc, #164]	; (8000e98 <lcd_reset+0xd8>)
 8000df2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 4680 ; i++) { asm("nop"); }; // Wait
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	607b      	str	r3, [r7, #4]
 8000dfe:	e003      	b.n	8000e08 <lcd_reset+0x48>
 8000e00:	bf00      	nop
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	3301      	adds	r3, #1
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	f241 2247 	movw	r2, #4679	; 0x1247
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d9f6      	bls.n	8000e00 <lcd_reset+0x40>
    GPIOB->ODR |=  (0x0001 << 14); // RESET = 1 - Stop Reset
 8000e12:	4b21      	ldr	r3, [pc, #132]	; (8000e98 <lcd_reset+0xd8>)
 8000e14:	8a9b      	ldrh	r3, [r3, #20]
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	4a1f      	ldr	r2, [pc, #124]	; (8000e98 <lcd_reset+0xd8>)
 8000e1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 390000 ; i++) { asm("nop"); }; // Wait
 8000e22:	2300      	movs	r3, #0
 8000e24:	603b      	str	r3, [r7, #0]
 8000e26:	e003      	b.n	8000e30 <lcd_reset+0x70>
 8000e28:	bf00      	nop
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	603b      	str	r3, [r7, #0]
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	4a1a      	ldr	r2, [pc, #104]	; (8000e9c <lcd_reset+0xdc>)
 8000e34:	4293      	cmp	r3, r2
 8000e36:	d9f7      	bls.n	8000e28 <lcd_reset+0x68>

    // Configure Display
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000e38:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e3c:	8a9b      	ldrh	r3, [r3, #20]
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	8293      	strh	r3, [r2, #20]

    lcd_transmit_byte(0xAE);  // Turn off display
 8000e4c:	20ae      	movs	r0, #174	; 0xae
 8000e4e:	f7ff fec1 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0xA2);  // Set bias voltage to 1/9
 8000e52:	20a2      	movs	r0, #162	; 0xa2
 8000e54:	f7ff febe 	bl	8000bd4 <lcd_transmit_byte>

    lcd_transmit_byte(0xA0);  // Set display RAM address normal
 8000e58:	20a0      	movs	r0, #160	; 0xa0
 8000e5a:	f7ff febb 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0xC8);  // Set update direction
 8000e5e:	20c8      	movs	r0, #200	; 0xc8
 8000e60:	f7ff feb8 	bl	8000bd4 <lcd_transmit_byte>

    lcd_transmit_byte(0x22);  // Set internal resistor ratio
 8000e64:	2022      	movs	r0, #34	; 0x22
 8000e66:	f7ff feb5 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0x2F);  // Set operating mode
 8000e6a:	202f      	movs	r0, #47	; 0x2f
 8000e6c:	f7ff feb2 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0x40);  // Set start line address
 8000e70:	2040      	movs	r0, #64	; 0x40
 8000e72:	f7ff feaf 	bl	8000bd4 <lcd_transmit_byte>

    lcd_transmit_byte(0xAF);  // Turn on display
 8000e76:	20af      	movs	r0, #175	; 0xaf
 8000e78:	f7ff feac 	bl	8000bd4 <lcd_transmit_byte>

    lcd_transmit_byte(0x81);  // Set output voltage
 8000e7c:	2081      	movs	r0, #129	; 0x81
 8000e7e:	f7ff fea9 	bl	8000bd4 <lcd_transmit_byte>
    lcd_transmit_byte(0x17);  // Set contrast
 8000e82:	2017      	movs	r0, #23
 8000e84:	f7ff fea6 	bl	8000bd4 <lcd_transmit_byte>

    lcd_transmit_byte(0xA6);  // Set normal mode
 8000e88:	20a6      	movs	r0, #166	; 0xa6
 8000e8a:	f7ff fea3 	bl	8000bd4 <lcd_transmit_byte>
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	48000400 	.word	0x48000400
 8000e9c:	0005f36f 	.word	0x0005f36f

08000ea0 <lcd_init>:

void lcd_init() {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
    // Enable Clocks
    RCC->AHBENR  |= 0x00020000 | 0x00040000;    // Enable Clock for GPIO Banks A and B
 8000ea4:	4b9d      	ldr	r3, [pc, #628]	; (800111c <lcd_init+0x27c>)
 8000ea6:	695b      	ldr	r3, [r3, #20]
 8000ea8:	4a9c      	ldr	r2, [pc, #624]	; (800111c <lcd_init+0x27c>)
 8000eaa:	f443 23c0 	orr.w	r3, r3, #393216	; 0x60000
 8000eae:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= 0x00004000;                 // Enable Clock for SPI2
 8000eb0:	4b9a      	ldr	r3, [pc, #616]	; (800111c <lcd_init+0x27c>)
 8000eb2:	69db      	ldr	r3, [r3, #28]
 8000eb4:	4a99      	ldr	r2, [pc, #612]	; (800111c <lcd_init+0x27c>)
 8000eb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eba:	61d3      	str	r3, [r2, #28]

    // Connect pins to SPI2
    GPIOB->AFR[13 >> 0x03] &= ~(0x0000000F << ((13 & 0x00000007) * 4)); // Clear alternate function for PB13
 8000ebc:	4b98      	ldr	r3, [pc, #608]	; (8001120 <lcd_init+0x280>)
 8000ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ec0:	4a97      	ldr	r2, [pc, #604]	; (8001120 <lcd_init+0x280>)
 8000ec2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000ec6:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[13 >> 0x03] |=  (0x00000005 << ((13 & 0x00000007) * 4)); // Set alternate 5 function for PB13 - SCLK
 8000ec8:	4b95      	ldr	r3, [pc, #596]	; (8001120 <lcd_init+0x280>)
 8000eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ecc:	4a94      	ldr	r2, [pc, #592]	; (8001120 <lcd_init+0x280>)
 8000ece:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000ed2:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] &= ~(0x0000000F << ((15 & 0x00000007) * 4)); // Clear alternate function for PB15
 8000ed4:	4b92      	ldr	r3, [pc, #584]	; (8001120 <lcd_init+0x280>)
 8000ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed8:	4a91      	ldr	r2, [pc, #580]	; (8001120 <lcd_init+0x280>)
 8000eda:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000ede:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] |=  (0x00000005 << ((15 & 0x00000007) * 4)); // Set alternate 5 function for PB15 - MOSI
 8000ee0:	4b8f      	ldr	r3, [pc, #572]	; (8001120 <lcd_init+0x280>)
 8000ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee4:	4a8e      	ldr	r2, [pc, #568]	; (8001120 <lcd_init+0x280>)
 8000ee6:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8000eea:	6253      	str	r3, [r2, #36]	; 0x24

    // Configure pins PB13 and PB15 for 10 MHz alternate function
    GPIOB->OSPEEDR &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear speed register
 8000eec:	4b8c      	ldr	r3, [pc, #560]	; (8001120 <lcd_init+0x280>)
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	4a8b      	ldr	r2, [pc, #556]	; (8001120 <lcd_init+0x280>)
 8000ef2:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000ef6:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (13 * 2) | 0x00000001 << (15 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000ef8:	4b89      	ldr	r3, [pc, #548]	; (8001120 <lcd_init+0x280>)
 8000efa:	689b      	ldr	r3, [r3, #8]
 8000efc:	4a88      	ldr	r2, [pc, #544]	; (8001120 <lcd_init+0x280>)
 8000efe:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 8000f02:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (13)     | 0x0001     << (15));        // Clear output type register
 8000f04:	4b86      	ldr	r3, [pc, #536]	; (8001120 <lcd_init+0x280>)
 8000f06:	889b      	ldrh	r3, [r3, #4]
 8000f08:	b29a      	uxth	r2, r3
 8000f0a:	4985      	ldr	r1, [pc, #532]	; (8001120 <lcd_init+0x280>)
 8000f0c:	f645 73ff 	movw	r3, #24575	; 0x5fff
 8000f10:	4013      	ands	r3, r2
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	808b      	strh	r3, [r1, #4]
    GPIOB->OTYPER  |=  (0x0000     << (13)     | 0x0000     << (15));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000f16:	4a82      	ldr	r2, [pc, #520]	; (8001120 <lcd_init+0x280>)
 8000f18:	4b81      	ldr	r3, [pc, #516]	; (8001120 <lcd_init+0x280>)
 8000f1a:	8892      	ldrh	r2, [r2, #4]
 8000f1c:	b292      	uxth	r2, r2
 8000f1e:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear mode register
 8000f20:	4b7f      	ldr	r3, [pc, #508]	; (8001120 <lcd_init+0x280>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a7e      	ldr	r2, [pc, #504]	; (8001120 <lcd_init+0x280>)
 8000f26:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000f2a:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000002 << (13 * 2) | 0x00000002 << (15 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000f2c:	4b7c      	ldr	r3, [pc, #496]	; (8001120 <lcd_init+0x280>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a7b      	ldr	r2, [pc, #492]	; (8001120 <lcd_init+0x280>)
 8000f32:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 8000f36:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear push/pull register
 8000f38:	4b79      	ldr	r3, [pc, #484]	; (8001120 <lcd_init+0x280>)
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	4a78      	ldr	r2, [pc, #480]	; (8001120 <lcd_init+0x280>)
 8000f3e:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000f42:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (13 * 2) | 0x00000000 << (15 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000f44:	4b76      	ldr	r3, [pc, #472]	; (8001120 <lcd_init+0x280>)
 8000f46:	4a76      	ldr	r2, [pc, #472]	; (8001120 <lcd_init+0x280>)
 8000f48:	68db      	ldr	r3, [r3, #12]
 8000f4a:	60d3      	str	r3, [r2, #12]

    // Initialize REEST, nCS, and A0
    // Configure pins PB6 and PB14 for 10 MHz output
    GPIOB->OSPEEDR &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear speed register
 8000f4c:	4b74      	ldr	r3, [pc, #464]	; (8001120 <lcd_init+0x280>)
 8000f4e:	689b      	ldr	r3, [r3, #8]
 8000f50:	4a73      	ldr	r2, [pc, #460]	; (8001120 <lcd_init+0x280>)
 8000f52:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000f56:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000f58:	4b71      	ldr	r3, [pc, #452]	; (8001120 <lcd_init+0x280>)
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	4a70      	ldr	r2, [pc, #448]	; (8001120 <lcd_init+0x280>)
 8000f5e:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 8000f62:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (6)     | 0x0001     << (14));        // Clear output type register
 8000f64:	4b6e      	ldr	r3, [pc, #440]	; (8001120 <lcd_init+0x280>)
 8000f66:	889b      	ldrh	r3, [r3, #4]
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	4a6d      	ldr	r2, [pc, #436]	; (8001120 <lcd_init+0x280>)
 8000f6c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f70:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	8093      	strh	r3, [r2, #4]
    GPIOB->OTYPER  |=  (0x0000     << (6)     | 0x0000     << (14));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000f78:	4a69      	ldr	r2, [pc, #420]	; (8001120 <lcd_init+0x280>)
 8000f7a:	4b69      	ldr	r3, [pc, #420]	; (8001120 <lcd_init+0x280>)
 8000f7c:	8892      	ldrh	r2, [r2, #4]
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear mode register
 8000f82:	4b67      	ldr	r3, [pc, #412]	; (8001120 <lcd_init+0x280>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4a66      	ldr	r2, [pc, #408]	; (8001120 <lcd_init+0x280>)
 8000f88:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000f8c:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000f8e:	4b64      	ldr	r3, [pc, #400]	; (8001120 <lcd_init+0x280>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4a63      	ldr	r2, [pc, #396]	; (8001120 <lcd_init+0x280>)
 8000f94:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 8000f98:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear push/pull register
 8000f9a:	4b61      	ldr	r3, [pc, #388]	; (8001120 <lcd_init+0x280>)
 8000f9c:	68db      	ldr	r3, [r3, #12]
 8000f9e:	4a60      	ldr	r2, [pc, #384]	; (8001120 <lcd_init+0x280>)
 8000fa0:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000fa4:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (6 * 2) | 0x00000000 << (14 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000fa6:	4b5e      	ldr	r3, [pc, #376]	; (8001120 <lcd_init+0x280>)
 8000fa8:	4a5d      	ldr	r2, [pc, #372]	; (8001120 <lcd_init+0x280>)
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	60d3      	str	r3, [r2, #12]
    // Configure pin PA8 for 10 MHz output
    GPIOA->OSPEEDR &= ~0x00000003 << (8 * 2);    // Clear speed register
 8000fae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fb2:	689b      	ldr	r3, [r3, #8]
 8000fb4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fb8:	0c9b      	lsrs	r3, r3, #18
 8000fba:	049b      	lsls	r3, r3, #18
 8000fbc:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  0x00000001 << (8 * 2);    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000fbe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fcc:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~0x0001     << (8);        // Clear output type register
 8000fce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fd2:	889b      	ldrh	r3, [r3, #4]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fda:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000fde:	f023 0301 	bic.w	r3, r3, #1
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  0x0000     << (8);        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000fe6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fee:	8892      	ldrh	r2, [r2, #4]
 8000ff0:	b292      	uxth	r2, r2
 8000ff2:	809a      	strh	r2, [r3, #4]


    GPIOA->MODER   &= ~0x00000003 << (8 * 2);    // Clear mode register
 8000ff4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ffe:	0c9b      	lsrs	r3, r3, #18
 8001000:	049b      	lsls	r3, r3, #18
 8001002:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  0x00000001 << (8 * 2);    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8001004:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800100e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001012:	6013      	str	r3, [r2, #0]

    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // This is needed for UART to work. It makes no sense.
 8001014:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800101e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001022:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));
 8001024:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800102e:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001032:	6013      	str	r3, [r2, #0]

    GPIOA->PUPDR   &= ~0x00000003 << (8 * 2);    // Clear push/pull register
 8001034:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800103e:	0c9b      	lsrs	r3, r3, #18
 8001040:	049b      	lsls	r3, r3, #18
 8001042:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  0x00000000 << (8 * 2);    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8001044:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001048:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800104c:	68db      	ldr	r3, [r3, #12]
 800104e:	60d3      	str	r3, [r2, #12]

    GPIOB->ODR |=  (0x0001 << 6); // CS = 1
 8001050:	4b33      	ldr	r3, [pc, #204]	; (8001120 <lcd_init+0x280>)
 8001052:	8a9b      	ldrh	r3, [r3, #20]
 8001054:	b29b      	uxth	r3, r3
 8001056:	4a32      	ldr	r2, [pc, #200]	; (8001120 <lcd_init+0x280>)
 8001058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800105c:	b29b      	uxth	r3, r3
 800105e:	8293      	strh	r3, [r2, #20]

    // Configure SPI2
    SPI2->CR1 &= 0x3040; // Clear CR1 Register
 8001060:	4b30      	ldr	r3, [pc, #192]	; (8001124 <lcd_init+0x284>)
 8001062:	881b      	ldrh	r3, [r3, #0]
 8001064:	b29b      	uxth	r3, r3
 8001066:	4a2f      	ldr	r2, [pc, #188]	; (8001124 <lcd_init+0x284>)
 8001068:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800106c:	b29b      	uxth	r3, r3
 800106e:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Configure direction (0x0000 - 2 Lines Full Duplex, 0x0400 - 2 Lines RX Only, 0x8000 - 1 Line RX, 0xC000 - 1 Line TX)
 8001070:	4a2c      	ldr	r2, [pc, #176]	; (8001124 <lcd_init+0x284>)
 8001072:	4b2c      	ldr	r3, [pc, #176]	; (8001124 <lcd_init+0x284>)
 8001074:	8812      	ldrh	r2, [r2, #0]
 8001076:	b292      	uxth	r2, r2
 8001078:	801a      	strh	r2, [r3, #0]
    SPI2->CR1 |= 0x0104; // Configure mode (0x0000 - Slave, 0x0104 - Master)
 800107a:	4b2a      	ldr	r3, [pc, #168]	; (8001124 <lcd_init+0x284>)
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	b29b      	uxth	r3, r3
 8001080:	4a28      	ldr	r2, [pc, #160]	; (8001124 <lcd_init+0x284>)
 8001082:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 8001086:	b29b      	uxth	r3, r3
 8001088:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0002; // Configure clock polarity (0x0000 - Low, 0x0002 - High)
 800108a:	4b26      	ldr	r3, [pc, #152]	; (8001124 <lcd_init+0x284>)
 800108c:	881b      	ldrh	r3, [r3, #0]
 800108e:	b29b      	uxth	r3, r3
 8001090:	4a24      	ldr	r2, [pc, #144]	; (8001124 <lcd_init+0x284>)
 8001092:	f043 0302 	orr.w	r3, r3, #2
 8001096:	b29b      	uxth	r3, r3
 8001098:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0001; // Configure clock phase (0x0000 - 1 Edge, 0x0001 - 2 Edge)
 800109a:	4b22      	ldr	r3, [pc, #136]	; (8001124 <lcd_init+0x284>)
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	b29b      	uxth	r3, r3
 80010a0:	4a20      	ldr	r2, [pc, #128]	; (8001124 <lcd_init+0x284>)
 80010a2:	f043 0301 	orr.w	r3, r3, #1
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0200; // Configure chip select (0x0000 - Hardware based, 0x0200 - Software based)
 80010aa:	4b1e      	ldr	r3, [pc, #120]	; (8001124 <lcd_init+0x284>)
 80010ac:	881b      	ldrh	r3, [r3, #0]
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	4a1c      	ldr	r2, [pc, #112]	; (8001124 <lcd_init+0x284>)
 80010b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0008; // Set Baud Rate Prescaler (0x0000 - 2, 0x0008 - 4, 0x0018 - 8, 0x0020 - 16, 0x0028 - 32, 0x0028 - 64, 0x0030 - 128, 0x0038 - 128)
 80010ba:	4b1a      	ldr	r3, [pc, #104]	; (8001124 <lcd_init+0x284>)
 80010bc:	881b      	ldrh	r3, [r3, #0]
 80010be:	b29b      	uxth	r3, r3
 80010c0:	4a18      	ldr	r2, [pc, #96]	; (8001124 <lcd_init+0x284>)
 80010c2:	f043 0308 	orr.w	r3, r3, #8
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Set Bit Order (0x0000 - MSB First, 0x0080 - LSB First)
 80010ca:	4a16      	ldr	r2, [pc, #88]	; (8001124 <lcd_init+0x284>)
 80010cc:	4b15      	ldr	r3, [pc, #84]	; (8001124 <lcd_init+0x284>)
 80010ce:	8812      	ldrh	r2, [r2, #0]
 80010d0:	b292      	uxth	r2, r2
 80010d2:	801a      	strh	r2, [r3, #0]
    SPI2->CR2 &= ~0x0F00; // Clear CR2 Register
 80010d4:	4b13      	ldr	r3, [pc, #76]	; (8001124 <lcd_init+0x284>)
 80010d6:	889b      	ldrh	r3, [r3, #4]
 80010d8:	b29b      	uxth	r3, r3
 80010da:	4a12      	ldr	r2, [pc, #72]	; (8001124 <lcd_init+0x284>)
 80010dc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x0700; // Set Number of Bits (0x0300 - 4, 0x0400 - 5, 0x0500 - 6, ...);
 80010e4:	4b0f      	ldr	r3, [pc, #60]	; (8001124 <lcd_init+0x284>)
 80010e6:	889b      	ldrh	r3, [r3, #4]
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	4a0e      	ldr	r2, [pc, #56]	; (8001124 <lcd_init+0x284>)
 80010ec:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	8093      	strh	r3, [r2, #4]
    SPI2->I2SCFGR &= ~0x0800; // Disable I2S
 80010f4:	4b0b      	ldr	r3, [pc, #44]	; (8001124 <lcd_init+0x284>)
 80010f6:	8b9b      	ldrh	r3, [r3, #28]
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	4a0a      	ldr	r2, [pc, #40]	; (8001124 <lcd_init+0x284>)
 80010fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001100:	b29b      	uxth	r3, r3
 8001102:	8393      	strh	r3, [r2, #28]
    SPI2->CRCPR = 7; // Set CRC polynomial order
 8001104:	4b07      	ldr	r3, [pc, #28]	; (8001124 <lcd_init+0x284>)
 8001106:	2207      	movs	r2, #7
 8001108:	821a      	strh	r2, [r3, #16]
    SPI2->CR2 &= ~0x1000;
 800110a:	4b06      	ldr	r3, [pc, #24]	; (8001124 <lcd_init+0x284>)
 800110c:	889b      	ldrh	r3, [r3, #4]
 800110e:	b29b      	uxth	r3, r3
 8001110:	4a04      	ldr	r2, [pc, #16]	; (8001124 <lcd_init+0x284>)
 8001112:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001116:	b29b      	uxth	r3, r3
 8001118:	e006      	b.n	8001128 <lcd_init+0x288>
 800111a:	bf00      	nop
 800111c:	40021000 	.word	0x40021000
 8001120:	48000400 	.word	0x48000400
 8001124:	40003800 	.word	0x40003800
 8001128:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x1000; // Configure RXFIFO return at (0x0000 - Half-full (16 bits), 0x1000 - Quarter-full (8 bits))
 800112a:	4b0a      	ldr	r3, [pc, #40]	; (8001154 <lcd_init+0x2b4>)
 800112c:	889b      	ldrh	r3, [r3, #4]
 800112e:	b29b      	uxth	r3, r3
 8001130:	4a08      	ldr	r2, [pc, #32]	; (8001154 <lcd_init+0x2b4>)
 8001132:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001136:	b29b      	uxth	r3, r3
 8001138:	8093      	strh	r3, [r2, #4]
    SPI2->CR1 |= 0x0040; // Enable SPI2
 800113a:	4b06      	ldr	r3, [pc, #24]	; (8001154 <lcd_init+0x2b4>)
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	b29b      	uxth	r3, r3
 8001140:	4a04      	ldr	r2, [pc, #16]	; (8001154 <lcd_init+0x2b4>)
 8001142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001146:	b29b      	uxth	r3, r3
 8001148:	8013      	strh	r3, [r2, #0]

    lcd_reset();
 800114a:	f7ff fe39 	bl	8000dc0 <lcd_reset>
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40003800 	.word	0x40003800

08001158 <lcd_write_string>:

#include "lcd.h"
#include "charset.h"
#include "timer.h"

void lcd_write_string(uint8_t *buffer,char *str, uint8_t line){
 8001158:	b490      	push	{r4, r7}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	4613      	mov	r3, r2
 8001164:	71fb      	strb	r3, [r7, #7]
	uint16_t index = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	82fb      	strh	r3, [r7, #22]
	uint16_t offset;

	switch (line) {
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	2b03      	cmp	r3, #3
 800116e:	d00d      	beq.n	800118c <lcd_write_string+0x34>
 8001170:	2b03      	cmp	r3, #3
 8001172:	dc0f      	bgt.n	8001194 <lcd_write_string+0x3c>
 8001174:	2b01      	cmp	r3, #1
 8001176:	d002      	beq.n	800117e <lcd_write_string+0x26>
 8001178:	2b02      	cmp	r3, #2
 800117a:	d003      	beq.n	8001184 <lcd_write_string+0x2c>
 800117c:	e00a      	b.n	8001194 <lcd_write_string+0x3c>
	    case 1:
	        offset = 1 * 128;
 800117e:	2380      	movs	r3, #128	; 0x80
 8001180:	82bb      	strh	r3, [r7, #20]
	        break;
 8001182:	e00a      	b.n	800119a <lcd_write_string+0x42>

	    case 2:
	        offset = 2 * 128;
 8001184:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001188:	82bb      	strh	r3, [r7, #20]
	        break;
 800118a:	e006      	b.n	800119a <lcd_write_string+0x42>

	    case 3:
	        offset = 3 * 128;
 800118c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001190:	82bb      	strh	r3, [r7, #20]
	        break;
 8001192:	e002      	b.n	800119a <lcd_write_string+0x42>

	    default:
	        offset = 0;
 8001194:	2300      	movs	r3, #0
 8001196:	82bb      	strh	r3, [r7, #20]
	        break;
 8001198:	bf00      	nop
	}

	while (str[index] != '\0' && (index*5 + offset) < 505){
 800119a:	e034      	b.n	8001206 <lcd_write_string+0xae>
		for (uint16_t j = 0; j < 5; j++){
 800119c:	2300      	movs	r3, #0
 800119e:	827b      	strh	r3, [r7, #18]
 80011a0:	e01e      	b.n	80011e0 <lcd_write_string+0x88>
			buffer[index*6 + j + offset] = character_data[str[index] - 0x20][j];
 80011a2:	8afb      	ldrh	r3, [r7, #22]
 80011a4:	68ba      	ldr	r2, [r7, #8]
 80011a6:	4413      	add	r3, r2
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	f1a3 0220 	sub.w	r2, r3, #32
 80011ae:	8a78      	ldrh	r0, [r7, #18]
 80011b0:	8af9      	ldrh	r1, [r7, #22]
 80011b2:	460b      	mov	r3, r1
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	440b      	add	r3, r1
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	4619      	mov	r1, r3
 80011bc:	8a7b      	ldrh	r3, [r7, #18]
 80011be:	4419      	add	r1, r3
 80011c0:	8abb      	ldrh	r3, [r7, #20]
 80011c2:	440b      	add	r3, r1
 80011c4:	4619      	mov	r1, r3
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	4419      	add	r1, r3
 80011ca:	4c19      	ldr	r4, [pc, #100]	; (8001230 <lcd_write_string+0xd8>)
 80011cc:	4613      	mov	r3, r2
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	4413      	add	r3, r2
 80011d2:	4423      	add	r3, r4
 80011d4:	4403      	add	r3, r0
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	700b      	strb	r3, [r1, #0]
		for (uint16_t j = 0; j < 5; j++){
 80011da:	8a7b      	ldrh	r3, [r7, #18]
 80011dc:	3301      	adds	r3, #1
 80011de:	827b      	strh	r3, [r7, #18]
 80011e0:	8a7b      	ldrh	r3, [r7, #18]
 80011e2:	2b04      	cmp	r3, #4
 80011e4:	d9dd      	bls.n	80011a2 <lcd_write_string+0x4a>
		}
		buffer[index*6 + 5 + offset] = 0;
 80011e6:	8afa      	ldrh	r2, [r7, #22]
 80011e8:	4613      	mov	r3, r2
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	4413      	add	r3, r2
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	1d5a      	adds	r2, r3, #5
 80011f2:	8abb      	ldrh	r3, [r7, #20]
 80011f4:	4413      	add	r3, r2
 80011f6:	461a      	mov	r2, r3
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	4413      	add	r3, r2
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
		index++;
 8001200:	8afb      	ldrh	r3, [r7, #22]
 8001202:	3301      	adds	r3, #1
 8001204:	82fb      	strh	r3, [r7, #22]
	while (str[index] != '\0' && (index*5 + offset) < 505){
 8001206:	8afb      	ldrh	r3, [r7, #22]
 8001208:	68ba      	ldr	r2, [r7, #8]
 800120a:	4413      	add	r3, r2
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d008      	beq.n	8001224 <lcd_write_string+0xcc>
 8001212:	8afa      	ldrh	r2, [r7, #22]
 8001214:	4613      	mov	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	441a      	add	r2, r3
 800121a:	8abb      	ldrh	r3, [r7, #20]
 800121c:	4413      	add	r3, r2
 800121e:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8001222:	ddbb      	ble.n	800119c <lcd_write_string+0x44>
	}
}
 8001224:	bf00      	nop
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bc90      	pop	{r4, r7}
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	08002d40 	.word	0x08002d40

08001234 <lcd_update>:

void lcd_update(uint8_t *lcd){
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	uint8_t tmp = getlcdFlag();
 800123c:	f000 fafa 	bl	8001834 <getlcdFlag>
 8001240:	4603      	mov	r3, r0
 8001242:	73fb      	strb	r3, [r7, #15]
	if (tmp == 0) return;
 8001244:	7bfb      	ldrb	r3, [r7, #15]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d009      	beq.n	800125e <lcd_update+0x2a>
	lcd_shift_left(lcd);
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f000 f80b 	bl	8001266 <lcd_shift_left>
	lcd_push_buffer(lcd);
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff fcf1 	bl	8000c38 <lcd_push_buffer>
	setlcdFlag(0);
 8001256:	2000      	movs	r0, #0
 8001258:	f000 faf8 	bl	800184c <setlcdFlag>
 800125c:	e000      	b.n	8001260 <lcd_update+0x2c>
	if (tmp == 0) return;
 800125e:	bf00      	nop
}
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}

08001266 <lcd_shift_left>:

void lcd_shift_left(uint8_t *lcd){
 8001266:	b480      	push	{r7}
 8001268:	b087      	sub	sp, #28
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
	uint8_t tmp[4] = {lcd[128*0], lcd[128*1], lcd[128*2], lcd[128*3]};
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	733b      	strb	r3, [r7, #12]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800127a:	737b      	strb	r3, [r7, #13]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
 8001282:	73bb      	strb	r3, [r7, #14]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f893 3180 	ldrb.w	r3, [r3, #384]	; 0x180
 800128a:	73fb      	strb	r3, [r7, #15]

	for (int16_t i = 0; i < 127; i++){
 800128c:	2300      	movs	r3, #0
 800128e:	82fb      	strh	r3, [r7, #22]
 8001290:	e026      	b.n	80012e0 <lcd_shift_left+0x7a>
		for (int16_t j = 0; j < 4; j++){
 8001292:	2300      	movs	r3, #0
 8001294:	82bb      	strh	r3, [r7, #20]
 8001296:	e019      	b.n	80012cc <lcd_shift_left+0x66>
			lcd[i + 128*j] = lcd[i + 128*j + 1];
 8001298:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800129c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012a0:	01db      	lsls	r3, r3, #7
 80012a2:	4413      	add	r3, r2
 80012a4:	3301      	adds	r3, #1
 80012a6:	687a      	ldr	r2, [r7, #4]
 80012a8:	441a      	add	r2, r3
 80012aa:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 80012ae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012b2:	01db      	lsls	r3, r3, #7
 80012b4:	440b      	add	r3, r1
 80012b6:	4619      	mov	r1, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	440b      	add	r3, r1
 80012bc:	7812      	ldrb	r2, [r2, #0]
 80012be:	701a      	strb	r2, [r3, #0]
		for (int16_t j = 0; j < 4; j++){
 80012c0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	3301      	adds	r3, #1
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	82bb      	strh	r3, [r7, #20]
 80012cc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012d0:	2b03      	cmp	r3, #3
 80012d2:	dde1      	ble.n	8001298 <lcd_shift_left+0x32>
	for (int16_t i = 0; i < 127; i++){
 80012d4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012d8:	b29b      	uxth	r3, r3
 80012da:	3301      	adds	r3, #1
 80012dc:	b29b      	uxth	r3, r3
 80012de:	82fb      	strh	r3, [r7, #22]
 80012e0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012e4:	2b7e      	cmp	r3, #126	; 0x7e
 80012e6:	ddd4      	ble.n	8001292 <lcd_shift_left+0x2c>
		}
	}

	for (int16_t i = 0; i < 4; i++){
 80012e8:	2300      	movs	r3, #0
 80012ea:	827b      	strh	r3, [r7, #18]
 80012ec:	e014      	b.n	8001318 <lcd_shift_left+0xb2>
		lcd[128*(1+i) - 1] = tmp[i];
 80012ee:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80012f2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80012f6:	3301      	adds	r3, #1
 80012f8:	01db      	lsls	r3, r3, #7
 80012fa:	3b01      	subs	r3, #1
 80012fc:	6879      	ldr	r1, [r7, #4]
 80012fe:	440b      	add	r3, r1
 8001300:	f107 0118 	add.w	r1, r7, #24
 8001304:	440a      	add	r2, r1
 8001306:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800130a:	701a      	strb	r2, [r3, #0]
	for (int16_t i = 0; i < 4; i++){
 800130c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001310:	b29b      	uxth	r3, r3
 8001312:	3301      	adds	r3, #1
 8001314:	b29b      	uxth	r3, r3
 8001316:	827b      	strh	r3, [r7, #18]
 8001318:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800131c:	2b03      	cmp	r3, #3
 800131e:	dde6      	ble.n	80012ee <lcd_shift_left+0x88>
	}
}
 8001320:	bf00      	nop
 8001322:	bf00      	nop
 8001324:	371c      	adds	r7, #28
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
	...

08001330 <main>:
#include "io.h"
#include "timer.h"
#include "lcd.h"

int main(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8001336:	af00      	add	r7, sp, #0
	uint8_t lcd[512] = {0};
 8001338:	f107 0310 	add.w	r3, r7, #16
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	3304      	adds	r3, #4
 8001342:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f000 fae3 	bl	8001914 <memset>
	char time[16];
	uart_init( 9600 );
 800134e:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8001352:	f7ff fb25 	bl	80009a0 <uart_init>
	initTimer(1000, 1);
 8001356:	2101      	movs	r1, #1
 8001358:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800135c:	f000 f980 	bl	8001660 <initTimer>
	lcd_init();
 8001360:	f7ff fd9e 	bl	8000ea0 <lcd_init>
	lcd_write_string(&lcd, "Hello,", 0);
 8001364:	f107 0310 	add.w	r3, r7, #16
 8001368:	2200      	movs	r2, #0
 800136a:	4910      	ldr	r1, [pc, #64]	; (80013ac <main+0x7c>)
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff fef3 	bl	8001158 <lcd_write_string>
	lcd_write_string(&lcd, "world!", 1);
 8001372:	f107 0310 	add.w	r3, r7, #16
 8001376:	2201      	movs	r2, #1
 8001378:	490d      	ldr	r1, [pc, #52]	; (80013b0 <main+0x80>)
 800137a:	4618      	mov	r0, r3
 800137c:	f7ff feec 	bl	8001158 <lcd_write_string>
	lcd_push_buffer(lcd);
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fc57 	bl	8000c38 <lcd_push_buffer>
	while(1){
		setlcdFlag(1);
 800138a:	2001      	movs	r0, #1
 800138c:	f000 fa5e 	bl	800184c <setlcdFlag>
		lcd_update(&lcd);
 8001390:	f107 0310 	add.w	r3, r7, #16
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff ff4d 	bl	8001234 <lcd_update>
		printTime(time);
 800139a:	463b      	mov	r3, r7
 800139c:	4618      	mov	r0, r3
 800139e:	f000 fa01 	bl	80017a4 <printTime>
		printf(time);
 80013a2:	463b      	mov	r3, r7
 80013a4:	4618      	mov	r0, r3
 80013a6:	f000 fabd 	bl	8001924 <iprintf>
		setlcdFlag(1);
 80013aa:	e7ee      	b.n	800138a <main+0x5a>
 80013ac:	08002d14 	.word	0x08002d14
 80013b0:	08002d1c 	.word	0x08002d1c

080013b4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]
 80013c4:	e00a      	b.n	80013dc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013c6:	f3af 8000 	nop.w
 80013ca:	4601      	mov	r1, r0
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	1c5a      	adds	r2, r3, #1
 80013d0:	60ba      	str	r2, [r7, #8]
 80013d2:	b2ca      	uxtb	r2, r1
 80013d4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	3301      	adds	r3, #1
 80013da:	617b      	str	r3, [r7, #20]
 80013dc:	697a      	ldr	r2, [r7, #20]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	dbf0      	blt.n	80013c6 <_read+0x12>
	}

return len;
 80013e4:	687b      	ldr	r3, [r7, #4]
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3718      	adds	r7, #24
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <_close>:
	}
	return len;
}

int _close(int file)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
	return -1;
 80013f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr

08001406 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
 800140e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001416:	605a      	str	r2, [r3, #4]
	return 0;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr

08001426 <_isatty>:

int _isatty(int file)
{
 8001426:	b480      	push	{r7}
 8001428:	b083      	sub	sp, #12
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
	return 1;
 800142e:	2301      	movs	r3, #1
}
 8001430:	4618      	mov	r0, r3
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
	return 0;
 8001448:	2300      	movs	r3, #0
}
 800144a:	4618      	mov	r0, r3
 800144c:	3714      	adds	r7, #20
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
	...

08001458 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001460:	4b11      	ldr	r3, [pc, #68]	; (80014a8 <_sbrk+0x50>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d102      	bne.n	800146e <_sbrk+0x16>
		heap_end = &end;
 8001468:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <_sbrk+0x50>)
 800146a:	4a10      	ldr	r2, [pc, #64]	; (80014ac <_sbrk+0x54>)
 800146c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800146e:	4b0e      	ldr	r3, [pc, #56]	; (80014a8 <_sbrk+0x50>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001474:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <_sbrk+0x50>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	4413      	add	r3, r2
 800147c:	466a      	mov	r2, sp
 800147e:	4293      	cmp	r3, r2
 8001480:	d907      	bls.n	8001492 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001482:	f000 fa1d 	bl	80018c0 <__errno>
 8001486:	4603      	mov	r3, r0
 8001488:	220c      	movs	r2, #12
 800148a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800148c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001490:	e006      	b.n	80014a0 <_sbrk+0x48>
	}

	heap_end += incr;
 8001492:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <_sbrk+0x50>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4413      	add	r3, r2
 800149a:	4a03      	ldr	r2, [pc, #12]	; (80014a8 <_sbrk+0x50>)
 800149c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800149e:	68fb      	ldr	r3, [r7, #12]
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3710      	adds	r7, #16
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	200001b0 	.word	0x200001b0
 80014ac:	200001d8 	.word	0x200001d8

080014b0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014b4:	4b1f      	ldr	r3, [pc, #124]	; (8001534 <SystemInit+0x84>)
 80014b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014ba:	4a1e      	ldr	r2, [pc, #120]	; (8001534 <SystemInit+0x84>)
 80014bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80014c4:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <SystemInit+0x88>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a1b      	ldr	r2, [pc, #108]	; (8001538 <SystemInit+0x88>)
 80014ca:	f043 0301 	orr.w	r3, r3, #1
 80014ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 80014d0:	4b19      	ldr	r3, [pc, #100]	; (8001538 <SystemInit+0x88>)
 80014d2:	685a      	ldr	r2, [r3, #4]
 80014d4:	4918      	ldr	r1, [pc, #96]	; (8001538 <SystemInit+0x88>)
 80014d6:	4b19      	ldr	r3, [pc, #100]	; (800153c <SystemInit+0x8c>)
 80014d8:	4013      	ands	r3, r2
 80014da:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80014dc:	4b16      	ldr	r3, [pc, #88]	; (8001538 <SystemInit+0x88>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a15      	ldr	r2, [pc, #84]	; (8001538 <SystemInit+0x88>)
 80014e2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80014e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014ea:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80014ec:	4b12      	ldr	r3, [pc, #72]	; (8001538 <SystemInit+0x88>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a11      	ldr	r2, [pc, #68]	; (8001538 <SystemInit+0x88>)
 80014f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014f6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <SystemInit+0x88>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	4a0e      	ldr	r2, [pc, #56]	; (8001538 <SystemInit+0x88>)
 80014fe:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001502:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8001504:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <SystemInit+0x88>)
 8001506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001508:	4a0b      	ldr	r2, [pc, #44]	; (8001538 <SystemInit+0x88>)
 800150a:	f023 030f 	bic.w	r3, r3, #15
 800150e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <SystemInit+0x88>)
 8001512:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001514:	4908      	ldr	r1, [pc, #32]	; (8001538 <SystemInit+0x88>)
 8001516:	4b0a      	ldr	r3, [pc, #40]	; (8001540 <SystemInit+0x90>)
 8001518:	4013      	ands	r3, r2
 800151a:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800151c:	4b06      	ldr	r3, [pc, #24]	; (8001538 <SystemInit+0x88>)
 800151e:	2200      	movs	r2, #0
 8001520:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001522:	f000 f80f 	bl	8001544 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001526:	4b03      	ldr	r3, [pc, #12]	; (8001534 <SystemInit+0x84>)
 8001528:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800152c:	609a      	str	r2, [r3, #8]
#endif  
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	e000ed00 	.word	0xe000ed00
 8001538:	40021000 	.word	0x40021000
 800153c:	f87fc00c 	.word	0xf87fc00c
 8001540:	ff00fccc 	.word	0xff00fccc

08001544 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8001548:	4b21      	ldr	r3, [pc, #132]	; (80015d0 <SetSysClock+0x8c>)
 800154a:	2212      	movs	r2, #18
 800154c:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800154e:	4b21      	ldr	r3, [pc, #132]	; (80015d4 <SetSysClock+0x90>)
 8001550:	4a20      	ldr	r2, [pc, #128]	; (80015d4 <SetSysClock+0x90>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001556:	4b1f      	ldr	r3, [pc, #124]	; (80015d4 <SetSysClock+0x90>)
 8001558:	4a1e      	ldr	r2, [pc, #120]	; (80015d4 <SetSysClock+0x90>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 800155e:	4b1d      	ldr	r3, [pc, #116]	; (80015d4 <SetSysClock+0x90>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	4a1c      	ldr	r2, [pc, #112]	; (80015d4 <SetSysClock+0x90>)
 8001564:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001568:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800156a:	4b1a      	ldr	r3, [pc, #104]	; (80015d4 <SetSysClock+0x90>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	4a19      	ldr	r2, [pc, #100]	; (80015d4 <SetSysClock+0x90>)
 8001570:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001574:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8001576:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <SetSysClock+0x90>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	4a16      	ldr	r2, [pc, #88]	; (80015d4 <SetSysClock+0x90>)
 800157c:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8001580:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8001582:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <SetSysClock+0x90>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a13      	ldr	r2, [pc, #76]	; (80015d4 <SetSysClock+0x90>)
 8001588:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800158c:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800158e:	bf00      	nop
 8001590:	4b10      	ldr	r3, [pc, #64]	; (80015d4 <SetSysClock+0x90>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0f9      	beq.n	8001590 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800159c:	4b0d      	ldr	r3, [pc, #52]	; (80015d4 <SetSysClock+0x90>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	4a0c      	ldr	r2, [pc, #48]	; (80015d4 <SetSysClock+0x90>)
 80015a2:	f023 0303 	bic.w	r3, r3, #3
 80015a6:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80015a8:	4b0a      	ldr	r3, [pc, #40]	; (80015d4 <SetSysClock+0x90>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	4a09      	ldr	r2, [pc, #36]	; (80015d4 <SetSysClock+0x90>)
 80015ae:	f043 0302 	orr.w	r3, r3, #2
 80015b2:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 80015b4:	bf00      	nop
 80015b6:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <SetSysClock+0x90>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f003 030c 	and.w	r3, r3, #12
 80015be:	2b08      	cmp	r3, #8
 80015c0:	d1f9      	bne.n	80015b6 <SetSysClock+0x72>
  {
  }
}
 80015c2:	bf00      	nop
 80015c4:	bf00      	nop
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	40022000 	.word	0x40022000
 80015d4:	40021000 	.word	0x40021000

080015d8 <NVIC_EnableIRQ>:
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	4603      	mov	r3, r0
 80015e0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	f003 031f 	and.w	r3, r3, #31
 80015e8:	2201      	movs	r2, #1
 80015ea:	fa02 f103 	lsl.w	r1, r2, r3
 80015ee:	4a06      	ldr	r2, [pc, #24]	; (8001608 <NVIC_EnableIRQ+0x30>)
 80015f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f4:	095b      	lsrs	r3, r3, #5
 80015f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	e000e100 	.word	0xe000e100

0800160c <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	6039      	str	r1, [r7, #0]
 8001616:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161c:	2b00      	cmp	r3, #0
 800161e:	da0b      	bge.n	8001638 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	b2da      	uxtb	r2, r3
 8001624:	490c      	ldr	r1, [pc, #48]	; (8001658 <NVIC_SetPriority+0x4c>)
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	f003 030f 	and.w	r3, r3, #15
 800162c:	3b04      	subs	r3, #4
 800162e:	0112      	lsls	r2, r2, #4
 8001630:	b2d2      	uxtb	r2, r2
 8001632:	440b      	add	r3, r1
 8001634:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001636:	e009      	b.n	800164c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	b2da      	uxtb	r2, r3
 800163c:	4907      	ldr	r1, [pc, #28]	; (800165c <NVIC_SetPriority+0x50>)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	0112      	lsls	r2, r2, #4
 8001644:	b2d2      	uxtb	r2, r2
 8001646:	440b      	add	r3, r1
 8001648:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	e000ed00 	.word	0xe000ed00
 800165c:	e000e100 	.word	0xe000e100

08001660 <initTimer>:
 *      Author: adambenali
 */
#include "timer.h"


void initTimer(int16_t interruptMS, int8_t priority){
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	460a      	mov	r2, r1
 800166a:	80fb      	strh	r3, [r7, #6]
 800166c:	4613      	mov	r3, r2
 800166e:	717b      	strb	r3, [r7, #5]
	RCC->APB2ENR |= RCC_APB2Periph_TIM15; // Enable clock line to timer 15;
 8001670:	4b1c      	ldr	r3, [pc, #112]	; (80016e4 <initTimer+0x84>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a1b      	ldr	r2, [pc, #108]	; (80016e4 <initTimer+0x84>)
 8001676:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800167a:	6193      	str	r3, [r2, #24]

	TIM15->CR1 &= ~(0x0B8F); // Configure timer 15 and disable counter
 800167c:	4b1a      	ldr	r3, [pc, #104]	; (80016e8 <initTimer+0x88>)
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	b29b      	uxth	r3, r3
 8001682:	4a19      	ldr	r2, [pc, #100]	; (80016e8 <initTimer+0x88>)
 8001684:	f423 6338 	bic.w	r3, r3, #2944	; 0xb80
 8001688:	f023 030f 	bic.w	r3, r3, #15
 800168c:	b29b      	uxth	r3, r3
 800168e:	8013      	strh	r3, [r2, #0]
	TIM15->PSC = 0; // Set prescale value
 8001690:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <initTimer+0x88>)
 8001692:	2200      	movs	r2, #0
 8001694:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM15->ARR = interruptMS*64/(1+TIM15->PSC) - 1; // Set reload value
 8001696:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800169a:	019a      	lsls	r2, r3, #6
 800169c:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <initTimer+0x88>)
 800169e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	3301      	adds	r3, #1
 80016a4:	fb92 f3f3 	sdiv	r3, r2, r3
 80016a8:	1e5a      	subs	r2, r3, #1
 80016aa:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <initTimer+0x88>)
 80016ac:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM15->CR1 |= 0x0001; // Enable counter
 80016ae:	4b0e      	ldr	r3, [pc, #56]	; (80016e8 <initTimer+0x88>)
 80016b0:	881b      	ldrh	r3, [r3, #0]
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	4a0c      	ldr	r2, [pc, #48]	; (80016e8 <initTimer+0x88>)
 80016b6:	f043 0301 	orr.w	r3, r3, #1
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	8013      	strh	r3, [r2, #0]

	TIM15->DIER |= 0x0001; // Enable timer 15 interrupts
 80016be:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <initTimer+0x88>)
 80016c0:	68db      	ldr	r3, [r3, #12]
 80016c2:	4a09      	ldr	r2, [pc, #36]	; (80016e8 <initTimer+0x88>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, priority); // Set interrupt priority
 80016ca:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80016ce:	4619      	mov	r1, r3
 80016d0:	2018      	movs	r0, #24
 80016d2:	f7ff ff9b 	bl	800160c <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn); 			// Enable interrupt
 80016d6:	2018      	movs	r0, #24
 80016d8:	f7ff ff7e 	bl	80015d8 <NVIC_EnableIRQ>
}
 80016dc:	bf00      	nop
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40021000 	.word	0x40021000
 80016e8:	40014000 	.word	0x40014000

080016ec <everyInterrupt>:

void everyInterrupt(){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	setlcdFlag(1);
 80016f0:	2001      	movs	r0, #1
 80016f2:	f000 f8ab 	bl	800184c <setlcdFlag>
	TIM15->SR &= ~0x0001;
 80016f6:	4b04      	ldr	r3, [pc, #16]	; (8001708 <everyInterrupt+0x1c>)
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	4a03      	ldr	r2, [pc, #12]	; (8001708 <everyInterrupt+0x1c>)
 80016fc:	f023 0301 	bic.w	r3, r3, #1
 8001700:	6113      	str	r3, [r2, #16]
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40014000 	.word	0x40014000

0800170c <TIM1_BRK_TIM15_IRQHandler>:

void TIM1_BRK_TIM15_IRQHandler() {
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	if (sw.millisecond < 999){
 8001710:	4b23      	ldr	r3, [pc, #140]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 8001712:	88db      	ldrh	r3, [r3, #6]
 8001714:	b21b      	sxth	r3, r3
 8001716:	f240 32e6 	movw	r2, #998	; 0x3e6
 800171a:	4293      	cmp	r3, r2
 800171c:	dc0b      	bgt.n	8001736 <TIM1_BRK_TIM15_IRQHandler+0x2a>
		sw.millisecond++;
 800171e:	4b20      	ldr	r3, [pc, #128]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 8001720:	88db      	ldrh	r3, [r3, #6]
 8001722:	b21b      	sxth	r3, r3
 8001724:	b29b      	uxth	r3, r3
 8001726:	3301      	adds	r3, #1
 8001728:	b29b      	uxth	r3, r3
 800172a:	b21a      	sxth	r2, r3
 800172c:	4b1c      	ldr	r3, [pc, #112]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 800172e:	80da      	strh	r2, [r3, #6]
		everyInterrupt();
 8001730:	f7ff ffdc 	bl	80016ec <everyInterrupt>
		return;
 8001734:	e032      	b.n	800179c <TIM1_BRK_TIM15_IRQHandler+0x90>
	} else {
		sw.millisecond = 0;
 8001736:	4b1a      	ldr	r3, [pc, #104]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 8001738:	2200      	movs	r2, #0
 800173a:	80da      	strh	r2, [r3, #6]
	}
	if (sw.second < 59){
 800173c:	4b18      	ldr	r3, [pc, #96]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 800173e:	795b      	ldrb	r3, [r3, #5]
 8001740:	b25b      	sxtb	r3, r3
 8001742:	2b3a      	cmp	r3, #58	; 0x3a
 8001744:	dc0b      	bgt.n	800175e <TIM1_BRK_TIM15_IRQHandler+0x52>
		sw.second++;
 8001746:	4b16      	ldr	r3, [pc, #88]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 8001748:	795b      	ldrb	r3, [r3, #5]
 800174a:	b25b      	sxtb	r3, r3
 800174c:	b2db      	uxtb	r3, r3
 800174e:	3301      	adds	r3, #1
 8001750:	b2db      	uxtb	r3, r3
 8001752:	b25a      	sxtb	r2, r3
 8001754:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 8001756:	715a      	strb	r2, [r3, #5]
		everyInterrupt();
 8001758:	f7ff ffc8 	bl	80016ec <everyInterrupt>
		return;
 800175c:	e01e      	b.n	800179c <TIM1_BRK_TIM15_IRQHandler+0x90>
	} else {
		sw.second = 0;
 800175e:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 8001760:	2200      	movs	r2, #0
 8001762:	715a      	strb	r2, [r3, #5]
	}
	if (sw.minute < 59){
 8001764:	4b0e      	ldr	r3, [pc, #56]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 8001766:	791b      	ldrb	r3, [r3, #4]
 8001768:	b25b      	sxtb	r3, r3
 800176a:	2b3a      	cmp	r3, #58	; 0x3a
 800176c:	dc0b      	bgt.n	8001786 <TIM1_BRK_TIM15_IRQHandler+0x7a>
		sw.minute++;
 800176e:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 8001770:	791b      	ldrb	r3, [r3, #4]
 8001772:	b25b      	sxtb	r3, r3
 8001774:	b2db      	uxtb	r3, r3
 8001776:	3301      	adds	r3, #1
 8001778:	b2db      	uxtb	r3, r3
 800177a:	b25a      	sxtb	r2, r3
 800177c:	4b08      	ldr	r3, [pc, #32]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 800177e:	711a      	strb	r2, [r3, #4]
		everyInterrupt();
 8001780:	f7ff ffb4 	bl	80016ec <everyInterrupt>
		return;
 8001784:	e00a      	b.n	800179c <TIM1_BRK_TIM15_IRQHandler+0x90>
	} else {
		sw.minute = 0;
 8001786:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 8001788:	2200      	movs	r2, #0
 800178a:	711a      	strb	r2, [r3, #4]
	}

	sw.hour++;
 800178c:	4b04      	ldr	r3, [pc, #16]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	3301      	adds	r3, #1
 8001792:	4a03      	ldr	r2, [pc, #12]	; (80017a0 <TIM1_BRK_TIM15_IRQHandler+0x94>)
 8001794:	6013      	str	r3, [r2, #0]
	everyInterrupt();
 8001796:	f7ff ffa9 	bl	80016ec <everyInterrupt>
	return;// Clear interrupt bit
 800179a:	bf00      	nop
}
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200001b4 	.word	0x200001b4

080017a4 <printTime>:

void printTime(char *s){
 80017a4:	b590      	push	{r4, r7, lr}
 80017a6:	b085      	sub	sp, #20
 80017a8:	af02      	add	r7, sp, #8
 80017aa:	6078      	str	r0, [r7, #4]
	sprintf(s, "%02ld:%02ld:%02ld.%02ld\n", sw.hour, sw.minute, sw.second, (sw.millisecond >> 4) + (sw.millisecond >> 5) + (sw.millisecond >> 8) + (sw.millisecond >> 9) + (sw.millisecond >> 12) + (sw.millisecond >> 13) + (sw.millisecond >> 16)/*divides by ten*/);
 80017ac:	4b1f      	ldr	r3, [pc, #124]	; (800182c <printTime+0x88>)
 80017ae:	6819      	ldr	r1, [r3, #0]
 80017b0:	4b1e      	ldr	r3, [pc, #120]	; (800182c <printTime+0x88>)
 80017b2:	791b      	ldrb	r3, [r3, #4]
 80017b4:	b25b      	sxtb	r3, r3
 80017b6:	461c      	mov	r4, r3
 80017b8:	4b1c      	ldr	r3, [pc, #112]	; (800182c <printTime+0x88>)
 80017ba:	795b      	ldrb	r3, [r3, #5]
 80017bc:	b25b      	sxtb	r3, r3
 80017be:	4618      	mov	r0, r3
 80017c0:	4b1a      	ldr	r3, [pc, #104]	; (800182c <printTime+0x88>)
 80017c2:	88db      	ldrh	r3, [r3, #6]
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	111b      	asrs	r3, r3, #4
 80017c8:	b21b      	sxth	r3, r3
 80017ca:	461a      	mov	r2, r3
 80017cc:	4b17      	ldr	r3, [pc, #92]	; (800182c <printTime+0x88>)
 80017ce:	88db      	ldrh	r3, [r3, #6]
 80017d0:	b21b      	sxth	r3, r3
 80017d2:	115b      	asrs	r3, r3, #5
 80017d4:	b21b      	sxth	r3, r3
 80017d6:	4413      	add	r3, r2
 80017d8:	4a14      	ldr	r2, [pc, #80]	; (800182c <printTime+0x88>)
 80017da:	88d2      	ldrh	r2, [r2, #6]
 80017dc:	b212      	sxth	r2, r2
 80017de:	1212      	asrs	r2, r2, #8
 80017e0:	b212      	sxth	r2, r2
 80017e2:	4413      	add	r3, r2
 80017e4:	4a11      	ldr	r2, [pc, #68]	; (800182c <printTime+0x88>)
 80017e6:	88d2      	ldrh	r2, [r2, #6]
 80017e8:	b212      	sxth	r2, r2
 80017ea:	1252      	asrs	r2, r2, #9
 80017ec:	b212      	sxth	r2, r2
 80017ee:	4413      	add	r3, r2
 80017f0:	4a0e      	ldr	r2, [pc, #56]	; (800182c <printTime+0x88>)
 80017f2:	88d2      	ldrh	r2, [r2, #6]
 80017f4:	b212      	sxth	r2, r2
 80017f6:	1312      	asrs	r2, r2, #12
 80017f8:	b212      	sxth	r2, r2
 80017fa:	4413      	add	r3, r2
 80017fc:	4a0b      	ldr	r2, [pc, #44]	; (800182c <printTime+0x88>)
 80017fe:	88d2      	ldrh	r2, [r2, #6]
 8001800:	b212      	sxth	r2, r2
 8001802:	1352      	asrs	r2, r2, #13
 8001804:	b212      	sxth	r2, r2
 8001806:	441a      	add	r2, r3
 8001808:	4b08      	ldr	r3, [pc, #32]	; (800182c <printTime+0x88>)
 800180a:	88db      	ldrh	r3, [r3, #6]
 800180c:	b21b      	sxth	r3, r3
 800180e:	141b      	asrs	r3, r3, #16
 8001810:	4413      	add	r3, r2
 8001812:	9301      	str	r3, [sp, #4]
 8001814:	9000      	str	r0, [sp, #0]
 8001816:	4623      	mov	r3, r4
 8001818:	460a      	mov	r2, r1
 800181a:	4905      	ldr	r1, [pc, #20]	; (8001830 <printTime+0x8c>)
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f000 f967 	bl	8001af0 <siprintf>
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	bd90      	pop	{r4, r7, pc}
 800182a:	bf00      	nop
 800182c:	200001b4 	.word	0x200001b4
 8001830:	08002d24 	.word	0x08002d24

08001834 <getlcdFlag>:

uint8_t getlcdFlag(){
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
	return lcdFlag;
 8001838:	4b03      	ldr	r3, [pc, #12]	; (8001848 <getlcdFlag+0x14>)
 800183a:	781b      	ldrb	r3, [r3, #0]
}
 800183c:	4618      	mov	r0, r3
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	200001bc 	.word	0x200001bc

0800184c <setlcdFlag>:

void setlcdFlag(uint8_t x){
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	71fb      	strb	r3, [r7, #7]
	lcdFlag = x;
 8001856:	4a04      	ldr	r2, [pc, #16]	; (8001868 <setlcdFlag+0x1c>)
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	7013      	strb	r3, [r2, #0]
}
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	200001bc 	.word	0x200001bc

0800186c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800186c:	480d      	ldr	r0, [pc, #52]	; (80018a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800186e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001870:	480d      	ldr	r0, [pc, #52]	; (80018a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001872:	490e      	ldr	r1, [pc, #56]	; (80018ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001874:	4a0e      	ldr	r2, [pc, #56]	; (80018b0 <LoopForever+0xe>)
  movs r3, #0
 8001876:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001878:	e002      	b.n	8001880 <LoopCopyDataInit>

0800187a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800187a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800187c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800187e:	3304      	adds	r3, #4

08001880 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001880:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001882:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001884:	d3f9      	bcc.n	800187a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001886:	4a0b      	ldr	r2, [pc, #44]	; (80018b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001888:	4c0b      	ldr	r4, [pc, #44]	; (80018b8 <LoopForever+0x16>)
  movs r3, #0
 800188a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800188c:	e001      	b.n	8001892 <LoopFillZerobss>

0800188e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800188e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001890:	3204      	adds	r2, #4

08001892 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001892:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001894:	d3fb      	bcc.n	800188e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001896:	f7ff fe0b 	bl	80014b0 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800189a:	f000 f817 	bl	80018cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800189e:	f7ff fd47 	bl	8001330 <main>

080018a2 <LoopForever>:

LoopForever:
    b LoopForever
 80018a2:	e7fe      	b.n	80018a2 <LoopForever>
  ldr   r0, =_estack
 80018a4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80018a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018ac:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80018b0:	08002fbc 	.word	0x08002fbc
  ldr r2, =_sbss
 80018b4:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80018b8:	200001d8 	.word	0x200001d8

080018bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018bc:	e7fe      	b.n	80018bc <ADC1_2_IRQHandler>
	...

080018c0 <__errno>:
 80018c0:	4b01      	ldr	r3, [pc, #4]	; (80018c8 <__errno+0x8>)
 80018c2:	6818      	ldr	r0, [r3, #0]
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	2000002c 	.word	0x2000002c

080018cc <__libc_init_array>:
 80018cc:	b570      	push	{r4, r5, r6, lr}
 80018ce:	4d0d      	ldr	r5, [pc, #52]	; (8001904 <__libc_init_array+0x38>)
 80018d0:	4c0d      	ldr	r4, [pc, #52]	; (8001908 <__libc_init_array+0x3c>)
 80018d2:	1b64      	subs	r4, r4, r5
 80018d4:	10a4      	asrs	r4, r4, #2
 80018d6:	2600      	movs	r6, #0
 80018d8:	42a6      	cmp	r6, r4
 80018da:	d109      	bne.n	80018f0 <__libc_init_array+0x24>
 80018dc:	4d0b      	ldr	r5, [pc, #44]	; (800190c <__libc_init_array+0x40>)
 80018de:	4c0c      	ldr	r4, [pc, #48]	; (8001910 <__libc_init_array+0x44>)
 80018e0:	f001 fa0c 	bl	8002cfc <_init>
 80018e4:	1b64      	subs	r4, r4, r5
 80018e6:	10a4      	asrs	r4, r4, #2
 80018e8:	2600      	movs	r6, #0
 80018ea:	42a6      	cmp	r6, r4
 80018ec:	d105      	bne.n	80018fa <__libc_init_array+0x2e>
 80018ee:	bd70      	pop	{r4, r5, r6, pc}
 80018f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80018f4:	4798      	blx	r3
 80018f6:	3601      	adds	r6, #1
 80018f8:	e7ee      	b.n	80018d8 <__libc_init_array+0xc>
 80018fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80018fe:	4798      	blx	r3
 8001900:	3601      	adds	r6, #1
 8001902:	e7f2      	b.n	80018ea <__libc_init_array+0x1e>
 8001904:	08002fb4 	.word	0x08002fb4
 8001908:	08002fb4 	.word	0x08002fb4
 800190c:	08002fb4 	.word	0x08002fb4
 8001910:	08002fb8 	.word	0x08002fb8

08001914 <memset>:
 8001914:	4402      	add	r2, r0
 8001916:	4603      	mov	r3, r0
 8001918:	4293      	cmp	r3, r2
 800191a:	d100      	bne.n	800191e <memset+0xa>
 800191c:	4770      	bx	lr
 800191e:	f803 1b01 	strb.w	r1, [r3], #1
 8001922:	e7f9      	b.n	8001918 <memset+0x4>

08001924 <iprintf>:
 8001924:	b40f      	push	{r0, r1, r2, r3}
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <iprintf+0x2c>)
 8001928:	b513      	push	{r0, r1, r4, lr}
 800192a:	681c      	ldr	r4, [r3, #0]
 800192c:	b124      	cbz	r4, 8001938 <iprintf+0x14>
 800192e:	69a3      	ldr	r3, [r4, #24]
 8001930:	b913      	cbnz	r3, 8001938 <iprintf+0x14>
 8001932:	4620      	mov	r0, r4
 8001934:	f000 fa16 	bl	8001d64 <__sinit>
 8001938:	ab05      	add	r3, sp, #20
 800193a:	9a04      	ldr	r2, [sp, #16]
 800193c:	68a1      	ldr	r1, [r4, #8]
 800193e:	9301      	str	r3, [sp, #4]
 8001940:	4620      	mov	r0, r4
 8001942:	f000 fd4b 	bl	80023dc <_vfiprintf_r>
 8001946:	b002      	add	sp, #8
 8001948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800194c:	b004      	add	sp, #16
 800194e:	4770      	bx	lr
 8001950:	2000002c 	.word	0x2000002c

08001954 <setbuf>:
 8001954:	2900      	cmp	r1, #0
 8001956:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800195a:	bf0c      	ite	eq
 800195c:	2202      	moveq	r2, #2
 800195e:	2200      	movne	r2, #0
 8001960:	f000 b800 	b.w	8001964 <setvbuf>

08001964 <setvbuf>:
 8001964:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001968:	461d      	mov	r5, r3
 800196a:	4b5d      	ldr	r3, [pc, #372]	; (8001ae0 <setvbuf+0x17c>)
 800196c:	681f      	ldr	r7, [r3, #0]
 800196e:	4604      	mov	r4, r0
 8001970:	460e      	mov	r6, r1
 8001972:	4690      	mov	r8, r2
 8001974:	b127      	cbz	r7, 8001980 <setvbuf+0x1c>
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	b913      	cbnz	r3, 8001980 <setvbuf+0x1c>
 800197a:	4638      	mov	r0, r7
 800197c:	f000 f9f2 	bl	8001d64 <__sinit>
 8001980:	4b58      	ldr	r3, [pc, #352]	; (8001ae4 <setvbuf+0x180>)
 8001982:	429c      	cmp	r4, r3
 8001984:	d167      	bne.n	8001a56 <setvbuf+0xf2>
 8001986:	687c      	ldr	r4, [r7, #4]
 8001988:	f1b8 0f02 	cmp.w	r8, #2
 800198c:	d006      	beq.n	800199c <setvbuf+0x38>
 800198e:	f1b8 0f01 	cmp.w	r8, #1
 8001992:	f200 809f 	bhi.w	8001ad4 <setvbuf+0x170>
 8001996:	2d00      	cmp	r5, #0
 8001998:	f2c0 809c 	blt.w	8001ad4 <setvbuf+0x170>
 800199c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800199e:	07db      	lsls	r3, r3, #31
 80019a0:	d405      	bmi.n	80019ae <setvbuf+0x4a>
 80019a2:	89a3      	ldrh	r3, [r4, #12]
 80019a4:	0598      	lsls	r0, r3, #22
 80019a6:	d402      	bmi.n	80019ae <setvbuf+0x4a>
 80019a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80019aa:	f000 fa79 	bl	8001ea0 <__retarget_lock_acquire_recursive>
 80019ae:	4621      	mov	r1, r4
 80019b0:	4638      	mov	r0, r7
 80019b2:	f000 f943 	bl	8001c3c <_fflush_r>
 80019b6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80019b8:	b141      	cbz	r1, 80019cc <setvbuf+0x68>
 80019ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80019be:	4299      	cmp	r1, r3
 80019c0:	d002      	beq.n	80019c8 <setvbuf+0x64>
 80019c2:	4638      	mov	r0, r7
 80019c4:	f000 fada 	bl	8001f7c <_free_r>
 80019c8:	2300      	movs	r3, #0
 80019ca:	6363      	str	r3, [r4, #52]	; 0x34
 80019cc:	2300      	movs	r3, #0
 80019ce:	61a3      	str	r3, [r4, #24]
 80019d0:	6063      	str	r3, [r4, #4]
 80019d2:	89a3      	ldrh	r3, [r4, #12]
 80019d4:	0619      	lsls	r1, r3, #24
 80019d6:	d503      	bpl.n	80019e0 <setvbuf+0x7c>
 80019d8:	6921      	ldr	r1, [r4, #16]
 80019da:	4638      	mov	r0, r7
 80019dc:	f000 face 	bl	8001f7c <_free_r>
 80019e0:	89a3      	ldrh	r3, [r4, #12]
 80019e2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80019e6:	f023 0303 	bic.w	r3, r3, #3
 80019ea:	f1b8 0f02 	cmp.w	r8, #2
 80019ee:	81a3      	strh	r3, [r4, #12]
 80019f0:	d06c      	beq.n	8001acc <setvbuf+0x168>
 80019f2:	ab01      	add	r3, sp, #4
 80019f4:	466a      	mov	r2, sp
 80019f6:	4621      	mov	r1, r4
 80019f8:	4638      	mov	r0, r7
 80019fa:	f000 fa53 	bl	8001ea4 <__swhatbuf_r>
 80019fe:	89a3      	ldrh	r3, [r4, #12]
 8001a00:	4318      	orrs	r0, r3
 8001a02:	81a0      	strh	r0, [r4, #12]
 8001a04:	2d00      	cmp	r5, #0
 8001a06:	d130      	bne.n	8001a6a <setvbuf+0x106>
 8001a08:	9d00      	ldr	r5, [sp, #0]
 8001a0a:	4628      	mov	r0, r5
 8001a0c:	f000 faae 	bl	8001f6c <malloc>
 8001a10:	4606      	mov	r6, r0
 8001a12:	2800      	cmp	r0, #0
 8001a14:	d155      	bne.n	8001ac2 <setvbuf+0x15e>
 8001a16:	f8dd 9000 	ldr.w	r9, [sp]
 8001a1a:	45a9      	cmp	r9, r5
 8001a1c:	d14a      	bne.n	8001ab4 <setvbuf+0x150>
 8001a1e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001a22:	2200      	movs	r2, #0
 8001a24:	60a2      	str	r2, [r4, #8]
 8001a26:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8001a2a:	6022      	str	r2, [r4, #0]
 8001a2c:	6122      	str	r2, [r4, #16]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a34:	6162      	str	r2, [r4, #20]
 8001a36:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001a38:	f043 0302 	orr.w	r3, r3, #2
 8001a3c:	07d2      	lsls	r2, r2, #31
 8001a3e:	81a3      	strh	r3, [r4, #12]
 8001a40:	d405      	bmi.n	8001a4e <setvbuf+0xea>
 8001a42:	f413 7f00 	tst.w	r3, #512	; 0x200
 8001a46:	d102      	bne.n	8001a4e <setvbuf+0xea>
 8001a48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001a4a:	f000 fa2a 	bl	8001ea2 <__retarget_lock_release_recursive>
 8001a4e:	4628      	mov	r0, r5
 8001a50:	b003      	add	sp, #12
 8001a52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a56:	4b24      	ldr	r3, [pc, #144]	; (8001ae8 <setvbuf+0x184>)
 8001a58:	429c      	cmp	r4, r3
 8001a5a:	d101      	bne.n	8001a60 <setvbuf+0xfc>
 8001a5c:	68bc      	ldr	r4, [r7, #8]
 8001a5e:	e793      	b.n	8001988 <setvbuf+0x24>
 8001a60:	4b22      	ldr	r3, [pc, #136]	; (8001aec <setvbuf+0x188>)
 8001a62:	429c      	cmp	r4, r3
 8001a64:	bf08      	it	eq
 8001a66:	68fc      	ldreq	r4, [r7, #12]
 8001a68:	e78e      	b.n	8001988 <setvbuf+0x24>
 8001a6a:	2e00      	cmp	r6, #0
 8001a6c:	d0cd      	beq.n	8001a0a <setvbuf+0xa6>
 8001a6e:	69bb      	ldr	r3, [r7, #24]
 8001a70:	b913      	cbnz	r3, 8001a78 <setvbuf+0x114>
 8001a72:	4638      	mov	r0, r7
 8001a74:	f000 f976 	bl	8001d64 <__sinit>
 8001a78:	f1b8 0f01 	cmp.w	r8, #1
 8001a7c:	bf08      	it	eq
 8001a7e:	89a3      	ldrheq	r3, [r4, #12]
 8001a80:	6026      	str	r6, [r4, #0]
 8001a82:	bf04      	itt	eq
 8001a84:	f043 0301 	orreq.w	r3, r3, #1
 8001a88:	81a3      	strheq	r3, [r4, #12]
 8001a8a:	89a2      	ldrh	r2, [r4, #12]
 8001a8c:	f012 0308 	ands.w	r3, r2, #8
 8001a90:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8001a94:	d01c      	beq.n	8001ad0 <setvbuf+0x16c>
 8001a96:	07d3      	lsls	r3, r2, #31
 8001a98:	bf41      	itttt	mi
 8001a9a:	2300      	movmi	r3, #0
 8001a9c:	426d      	negmi	r5, r5
 8001a9e:	60a3      	strmi	r3, [r4, #8]
 8001aa0:	61a5      	strmi	r5, [r4, #24]
 8001aa2:	bf58      	it	pl
 8001aa4:	60a5      	strpl	r5, [r4, #8]
 8001aa6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8001aa8:	f015 0501 	ands.w	r5, r5, #1
 8001aac:	d115      	bne.n	8001ada <setvbuf+0x176>
 8001aae:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001ab2:	e7c8      	b.n	8001a46 <setvbuf+0xe2>
 8001ab4:	4648      	mov	r0, r9
 8001ab6:	f000 fa59 	bl	8001f6c <malloc>
 8001aba:	4606      	mov	r6, r0
 8001abc:	2800      	cmp	r0, #0
 8001abe:	d0ae      	beq.n	8001a1e <setvbuf+0xba>
 8001ac0:	464d      	mov	r5, r9
 8001ac2:	89a3      	ldrh	r3, [r4, #12]
 8001ac4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ac8:	81a3      	strh	r3, [r4, #12]
 8001aca:	e7d0      	b.n	8001a6e <setvbuf+0x10a>
 8001acc:	2500      	movs	r5, #0
 8001ace:	e7a8      	b.n	8001a22 <setvbuf+0xbe>
 8001ad0:	60a3      	str	r3, [r4, #8]
 8001ad2:	e7e8      	b.n	8001aa6 <setvbuf+0x142>
 8001ad4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8001ad8:	e7b9      	b.n	8001a4e <setvbuf+0xea>
 8001ada:	2500      	movs	r5, #0
 8001adc:	e7b7      	b.n	8001a4e <setvbuf+0xea>
 8001ade:	bf00      	nop
 8001ae0:	2000002c 	.word	0x2000002c
 8001ae4:	08002f40 	.word	0x08002f40
 8001ae8:	08002f60 	.word	0x08002f60
 8001aec:	08002f20 	.word	0x08002f20

08001af0 <siprintf>:
 8001af0:	b40e      	push	{r1, r2, r3}
 8001af2:	b500      	push	{lr}
 8001af4:	b09c      	sub	sp, #112	; 0x70
 8001af6:	ab1d      	add	r3, sp, #116	; 0x74
 8001af8:	9002      	str	r0, [sp, #8]
 8001afa:	9006      	str	r0, [sp, #24]
 8001afc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001b00:	4809      	ldr	r0, [pc, #36]	; (8001b28 <siprintf+0x38>)
 8001b02:	9107      	str	r1, [sp, #28]
 8001b04:	9104      	str	r1, [sp, #16]
 8001b06:	4909      	ldr	r1, [pc, #36]	; (8001b2c <siprintf+0x3c>)
 8001b08:	f853 2b04 	ldr.w	r2, [r3], #4
 8001b0c:	9105      	str	r1, [sp, #20]
 8001b0e:	6800      	ldr	r0, [r0, #0]
 8001b10:	9301      	str	r3, [sp, #4]
 8001b12:	a902      	add	r1, sp, #8
 8001b14:	f000 fb38 	bl	8002188 <_svfiprintf_r>
 8001b18:	9b02      	ldr	r3, [sp, #8]
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	701a      	strb	r2, [r3, #0]
 8001b1e:	b01c      	add	sp, #112	; 0x70
 8001b20:	f85d eb04 	ldr.w	lr, [sp], #4
 8001b24:	b003      	add	sp, #12
 8001b26:	4770      	bx	lr
 8001b28:	2000002c 	.word	0x2000002c
 8001b2c:	ffff0208 	.word	0xffff0208

08001b30 <__sflush_r>:
 8001b30:	898a      	ldrh	r2, [r1, #12]
 8001b32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b36:	4605      	mov	r5, r0
 8001b38:	0710      	lsls	r0, r2, #28
 8001b3a:	460c      	mov	r4, r1
 8001b3c:	d458      	bmi.n	8001bf0 <__sflush_r+0xc0>
 8001b3e:	684b      	ldr	r3, [r1, #4]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	dc05      	bgt.n	8001b50 <__sflush_r+0x20>
 8001b44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	dc02      	bgt.n	8001b50 <__sflush_r+0x20>
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001b52:	2e00      	cmp	r6, #0
 8001b54:	d0f9      	beq.n	8001b4a <__sflush_r+0x1a>
 8001b56:	2300      	movs	r3, #0
 8001b58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001b5c:	682f      	ldr	r7, [r5, #0]
 8001b5e:	602b      	str	r3, [r5, #0]
 8001b60:	d032      	beq.n	8001bc8 <__sflush_r+0x98>
 8001b62:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001b64:	89a3      	ldrh	r3, [r4, #12]
 8001b66:	075a      	lsls	r2, r3, #29
 8001b68:	d505      	bpl.n	8001b76 <__sflush_r+0x46>
 8001b6a:	6863      	ldr	r3, [r4, #4]
 8001b6c:	1ac0      	subs	r0, r0, r3
 8001b6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001b70:	b10b      	cbz	r3, 8001b76 <__sflush_r+0x46>
 8001b72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b74:	1ac0      	subs	r0, r0, r3
 8001b76:	2300      	movs	r3, #0
 8001b78:	4602      	mov	r2, r0
 8001b7a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001b7c:	6a21      	ldr	r1, [r4, #32]
 8001b7e:	4628      	mov	r0, r5
 8001b80:	47b0      	blx	r6
 8001b82:	1c43      	adds	r3, r0, #1
 8001b84:	89a3      	ldrh	r3, [r4, #12]
 8001b86:	d106      	bne.n	8001b96 <__sflush_r+0x66>
 8001b88:	6829      	ldr	r1, [r5, #0]
 8001b8a:	291d      	cmp	r1, #29
 8001b8c:	d82c      	bhi.n	8001be8 <__sflush_r+0xb8>
 8001b8e:	4a2a      	ldr	r2, [pc, #168]	; (8001c38 <__sflush_r+0x108>)
 8001b90:	40ca      	lsrs	r2, r1
 8001b92:	07d6      	lsls	r6, r2, #31
 8001b94:	d528      	bpl.n	8001be8 <__sflush_r+0xb8>
 8001b96:	2200      	movs	r2, #0
 8001b98:	6062      	str	r2, [r4, #4]
 8001b9a:	04d9      	lsls	r1, r3, #19
 8001b9c:	6922      	ldr	r2, [r4, #16]
 8001b9e:	6022      	str	r2, [r4, #0]
 8001ba0:	d504      	bpl.n	8001bac <__sflush_r+0x7c>
 8001ba2:	1c42      	adds	r2, r0, #1
 8001ba4:	d101      	bne.n	8001baa <__sflush_r+0x7a>
 8001ba6:	682b      	ldr	r3, [r5, #0]
 8001ba8:	b903      	cbnz	r3, 8001bac <__sflush_r+0x7c>
 8001baa:	6560      	str	r0, [r4, #84]	; 0x54
 8001bac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001bae:	602f      	str	r7, [r5, #0]
 8001bb0:	2900      	cmp	r1, #0
 8001bb2:	d0ca      	beq.n	8001b4a <__sflush_r+0x1a>
 8001bb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001bb8:	4299      	cmp	r1, r3
 8001bba:	d002      	beq.n	8001bc2 <__sflush_r+0x92>
 8001bbc:	4628      	mov	r0, r5
 8001bbe:	f000 f9dd 	bl	8001f7c <_free_r>
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	6360      	str	r0, [r4, #52]	; 0x34
 8001bc6:	e7c1      	b.n	8001b4c <__sflush_r+0x1c>
 8001bc8:	6a21      	ldr	r1, [r4, #32]
 8001bca:	2301      	movs	r3, #1
 8001bcc:	4628      	mov	r0, r5
 8001bce:	47b0      	blx	r6
 8001bd0:	1c41      	adds	r1, r0, #1
 8001bd2:	d1c7      	bne.n	8001b64 <__sflush_r+0x34>
 8001bd4:	682b      	ldr	r3, [r5, #0]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d0c4      	beq.n	8001b64 <__sflush_r+0x34>
 8001bda:	2b1d      	cmp	r3, #29
 8001bdc:	d001      	beq.n	8001be2 <__sflush_r+0xb2>
 8001bde:	2b16      	cmp	r3, #22
 8001be0:	d101      	bne.n	8001be6 <__sflush_r+0xb6>
 8001be2:	602f      	str	r7, [r5, #0]
 8001be4:	e7b1      	b.n	8001b4a <__sflush_r+0x1a>
 8001be6:	89a3      	ldrh	r3, [r4, #12]
 8001be8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bec:	81a3      	strh	r3, [r4, #12]
 8001bee:	e7ad      	b.n	8001b4c <__sflush_r+0x1c>
 8001bf0:	690f      	ldr	r7, [r1, #16]
 8001bf2:	2f00      	cmp	r7, #0
 8001bf4:	d0a9      	beq.n	8001b4a <__sflush_r+0x1a>
 8001bf6:	0793      	lsls	r3, r2, #30
 8001bf8:	680e      	ldr	r6, [r1, #0]
 8001bfa:	bf08      	it	eq
 8001bfc:	694b      	ldreq	r3, [r1, #20]
 8001bfe:	600f      	str	r7, [r1, #0]
 8001c00:	bf18      	it	ne
 8001c02:	2300      	movne	r3, #0
 8001c04:	eba6 0807 	sub.w	r8, r6, r7
 8001c08:	608b      	str	r3, [r1, #8]
 8001c0a:	f1b8 0f00 	cmp.w	r8, #0
 8001c0e:	dd9c      	ble.n	8001b4a <__sflush_r+0x1a>
 8001c10:	6a21      	ldr	r1, [r4, #32]
 8001c12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001c14:	4643      	mov	r3, r8
 8001c16:	463a      	mov	r2, r7
 8001c18:	4628      	mov	r0, r5
 8001c1a:	47b0      	blx	r6
 8001c1c:	2800      	cmp	r0, #0
 8001c1e:	dc06      	bgt.n	8001c2e <__sflush_r+0xfe>
 8001c20:	89a3      	ldrh	r3, [r4, #12]
 8001c22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c26:	81a3      	strh	r3, [r4, #12]
 8001c28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c2c:	e78e      	b.n	8001b4c <__sflush_r+0x1c>
 8001c2e:	4407      	add	r7, r0
 8001c30:	eba8 0800 	sub.w	r8, r8, r0
 8001c34:	e7e9      	b.n	8001c0a <__sflush_r+0xda>
 8001c36:	bf00      	nop
 8001c38:	20400001 	.word	0x20400001

08001c3c <_fflush_r>:
 8001c3c:	b538      	push	{r3, r4, r5, lr}
 8001c3e:	690b      	ldr	r3, [r1, #16]
 8001c40:	4605      	mov	r5, r0
 8001c42:	460c      	mov	r4, r1
 8001c44:	b913      	cbnz	r3, 8001c4c <_fflush_r+0x10>
 8001c46:	2500      	movs	r5, #0
 8001c48:	4628      	mov	r0, r5
 8001c4a:	bd38      	pop	{r3, r4, r5, pc}
 8001c4c:	b118      	cbz	r0, 8001c56 <_fflush_r+0x1a>
 8001c4e:	6983      	ldr	r3, [r0, #24]
 8001c50:	b90b      	cbnz	r3, 8001c56 <_fflush_r+0x1a>
 8001c52:	f000 f887 	bl	8001d64 <__sinit>
 8001c56:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <_fflush_r+0x6c>)
 8001c58:	429c      	cmp	r4, r3
 8001c5a:	d11b      	bne.n	8001c94 <_fflush_r+0x58>
 8001c5c:	686c      	ldr	r4, [r5, #4]
 8001c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d0ef      	beq.n	8001c46 <_fflush_r+0xa>
 8001c66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001c68:	07d0      	lsls	r0, r2, #31
 8001c6a:	d404      	bmi.n	8001c76 <_fflush_r+0x3a>
 8001c6c:	0599      	lsls	r1, r3, #22
 8001c6e:	d402      	bmi.n	8001c76 <_fflush_r+0x3a>
 8001c70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001c72:	f000 f915 	bl	8001ea0 <__retarget_lock_acquire_recursive>
 8001c76:	4628      	mov	r0, r5
 8001c78:	4621      	mov	r1, r4
 8001c7a:	f7ff ff59 	bl	8001b30 <__sflush_r>
 8001c7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001c80:	07da      	lsls	r2, r3, #31
 8001c82:	4605      	mov	r5, r0
 8001c84:	d4e0      	bmi.n	8001c48 <_fflush_r+0xc>
 8001c86:	89a3      	ldrh	r3, [r4, #12]
 8001c88:	059b      	lsls	r3, r3, #22
 8001c8a:	d4dd      	bmi.n	8001c48 <_fflush_r+0xc>
 8001c8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001c8e:	f000 f908 	bl	8001ea2 <__retarget_lock_release_recursive>
 8001c92:	e7d9      	b.n	8001c48 <_fflush_r+0xc>
 8001c94:	4b05      	ldr	r3, [pc, #20]	; (8001cac <_fflush_r+0x70>)
 8001c96:	429c      	cmp	r4, r3
 8001c98:	d101      	bne.n	8001c9e <_fflush_r+0x62>
 8001c9a:	68ac      	ldr	r4, [r5, #8]
 8001c9c:	e7df      	b.n	8001c5e <_fflush_r+0x22>
 8001c9e:	4b04      	ldr	r3, [pc, #16]	; (8001cb0 <_fflush_r+0x74>)
 8001ca0:	429c      	cmp	r4, r3
 8001ca2:	bf08      	it	eq
 8001ca4:	68ec      	ldreq	r4, [r5, #12]
 8001ca6:	e7da      	b.n	8001c5e <_fflush_r+0x22>
 8001ca8:	08002f40 	.word	0x08002f40
 8001cac:	08002f60 	.word	0x08002f60
 8001cb0:	08002f20 	.word	0x08002f20

08001cb4 <std>:
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	b510      	push	{r4, lr}
 8001cb8:	4604      	mov	r4, r0
 8001cba:	e9c0 3300 	strd	r3, r3, [r0]
 8001cbe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001cc2:	6083      	str	r3, [r0, #8]
 8001cc4:	8181      	strh	r1, [r0, #12]
 8001cc6:	6643      	str	r3, [r0, #100]	; 0x64
 8001cc8:	81c2      	strh	r2, [r0, #14]
 8001cca:	6183      	str	r3, [r0, #24]
 8001ccc:	4619      	mov	r1, r3
 8001cce:	2208      	movs	r2, #8
 8001cd0:	305c      	adds	r0, #92	; 0x5c
 8001cd2:	f7ff fe1f 	bl	8001914 <memset>
 8001cd6:	4b05      	ldr	r3, [pc, #20]	; (8001cec <std+0x38>)
 8001cd8:	6263      	str	r3, [r4, #36]	; 0x24
 8001cda:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <std+0x3c>)
 8001cdc:	62a3      	str	r3, [r4, #40]	; 0x28
 8001cde:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <std+0x40>)
 8001ce0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <std+0x44>)
 8001ce4:	6224      	str	r4, [r4, #32]
 8001ce6:	6323      	str	r3, [r4, #48]	; 0x30
 8001ce8:	bd10      	pop	{r4, pc}
 8001cea:	bf00      	nop
 8001cec:	08002985 	.word	0x08002985
 8001cf0:	080029a7 	.word	0x080029a7
 8001cf4:	080029df 	.word	0x080029df
 8001cf8:	08002a03 	.word	0x08002a03

08001cfc <_cleanup_r>:
 8001cfc:	4901      	ldr	r1, [pc, #4]	; (8001d04 <_cleanup_r+0x8>)
 8001cfe:	f000 b8af 	b.w	8001e60 <_fwalk_reent>
 8001d02:	bf00      	nop
 8001d04:	08001c3d 	.word	0x08001c3d

08001d08 <__sfmoreglue>:
 8001d08:	b570      	push	{r4, r5, r6, lr}
 8001d0a:	1e4a      	subs	r2, r1, #1
 8001d0c:	2568      	movs	r5, #104	; 0x68
 8001d0e:	4355      	muls	r5, r2
 8001d10:	460e      	mov	r6, r1
 8001d12:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001d16:	f000 f981 	bl	800201c <_malloc_r>
 8001d1a:	4604      	mov	r4, r0
 8001d1c:	b140      	cbz	r0, 8001d30 <__sfmoreglue+0x28>
 8001d1e:	2100      	movs	r1, #0
 8001d20:	e9c0 1600 	strd	r1, r6, [r0]
 8001d24:	300c      	adds	r0, #12
 8001d26:	60a0      	str	r0, [r4, #8]
 8001d28:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001d2c:	f7ff fdf2 	bl	8001914 <memset>
 8001d30:	4620      	mov	r0, r4
 8001d32:	bd70      	pop	{r4, r5, r6, pc}

08001d34 <__sfp_lock_acquire>:
 8001d34:	4801      	ldr	r0, [pc, #4]	; (8001d3c <__sfp_lock_acquire+0x8>)
 8001d36:	f000 b8b3 	b.w	8001ea0 <__retarget_lock_acquire_recursive>
 8001d3a:	bf00      	nop
 8001d3c:	200001d0 	.word	0x200001d0

08001d40 <__sfp_lock_release>:
 8001d40:	4801      	ldr	r0, [pc, #4]	; (8001d48 <__sfp_lock_release+0x8>)
 8001d42:	f000 b8ae 	b.w	8001ea2 <__retarget_lock_release_recursive>
 8001d46:	bf00      	nop
 8001d48:	200001d0 	.word	0x200001d0

08001d4c <__sinit_lock_acquire>:
 8001d4c:	4801      	ldr	r0, [pc, #4]	; (8001d54 <__sinit_lock_acquire+0x8>)
 8001d4e:	f000 b8a7 	b.w	8001ea0 <__retarget_lock_acquire_recursive>
 8001d52:	bf00      	nop
 8001d54:	200001cb 	.word	0x200001cb

08001d58 <__sinit_lock_release>:
 8001d58:	4801      	ldr	r0, [pc, #4]	; (8001d60 <__sinit_lock_release+0x8>)
 8001d5a:	f000 b8a2 	b.w	8001ea2 <__retarget_lock_release_recursive>
 8001d5e:	bf00      	nop
 8001d60:	200001cb 	.word	0x200001cb

08001d64 <__sinit>:
 8001d64:	b510      	push	{r4, lr}
 8001d66:	4604      	mov	r4, r0
 8001d68:	f7ff fff0 	bl	8001d4c <__sinit_lock_acquire>
 8001d6c:	69a3      	ldr	r3, [r4, #24]
 8001d6e:	b11b      	cbz	r3, 8001d78 <__sinit+0x14>
 8001d70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d74:	f7ff bff0 	b.w	8001d58 <__sinit_lock_release>
 8001d78:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8001d7c:	6523      	str	r3, [r4, #80]	; 0x50
 8001d7e:	4b13      	ldr	r3, [pc, #76]	; (8001dcc <__sinit+0x68>)
 8001d80:	4a13      	ldr	r2, [pc, #76]	; (8001dd0 <__sinit+0x6c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	62a2      	str	r2, [r4, #40]	; 0x28
 8001d86:	42a3      	cmp	r3, r4
 8001d88:	bf04      	itt	eq
 8001d8a:	2301      	moveq	r3, #1
 8001d8c:	61a3      	streq	r3, [r4, #24]
 8001d8e:	4620      	mov	r0, r4
 8001d90:	f000 f820 	bl	8001dd4 <__sfp>
 8001d94:	6060      	str	r0, [r4, #4]
 8001d96:	4620      	mov	r0, r4
 8001d98:	f000 f81c 	bl	8001dd4 <__sfp>
 8001d9c:	60a0      	str	r0, [r4, #8]
 8001d9e:	4620      	mov	r0, r4
 8001da0:	f000 f818 	bl	8001dd4 <__sfp>
 8001da4:	2200      	movs	r2, #0
 8001da6:	60e0      	str	r0, [r4, #12]
 8001da8:	2104      	movs	r1, #4
 8001daa:	6860      	ldr	r0, [r4, #4]
 8001dac:	f7ff ff82 	bl	8001cb4 <std>
 8001db0:	68a0      	ldr	r0, [r4, #8]
 8001db2:	2201      	movs	r2, #1
 8001db4:	2109      	movs	r1, #9
 8001db6:	f7ff ff7d 	bl	8001cb4 <std>
 8001dba:	68e0      	ldr	r0, [r4, #12]
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	2112      	movs	r1, #18
 8001dc0:	f7ff ff78 	bl	8001cb4 <std>
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	61a3      	str	r3, [r4, #24]
 8001dc8:	e7d2      	b.n	8001d70 <__sinit+0xc>
 8001dca:	bf00      	nop
 8001dcc:	08002f1c 	.word	0x08002f1c
 8001dd0:	08001cfd 	.word	0x08001cfd

08001dd4 <__sfp>:
 8001dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dd6:	4607      	mov	r7, r0
 8001dd8:	f7ff ffac 	bl	8001d34 <__sfp_lock_acquire>
 8001ddc:	4b1e      	ldr	r3, [pc, #120]	; (8001e58 <__sfp+0x84>)
 8001dde:	681e      	ldr	r6, [r3, #0]
 8001de0:	69b3      	ldr	r3, [r6, #24]
 8001de2:	b913      	cbnz	r3, 8001dea <__sfp+0x16>
 8001de4:	4630      	mov	r0, r6
 8001de6:	f7ff ffbd 	bl	8001d64 <__sinit>
 8001dea:	3648      	adds	r6, #72	; 0x48
 8001dec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001df0:	3b01      	subs	r3, #1
 8001df2:	d503      	bpl.n	8001dfc <__sfp+0x28>
 8001df4:	6833      	ldr	r3, [r6, #0]
 8001df6:	b30b      	cbz	r3, 8001e3c <__sfp+0x68>
 8001df8:	6836      	ldr	r6, [r6, #0]
 8001dfa:	e7f7      	b.n	8001dec <__sfp+0x18>
 8001dfc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001e00:	b9d5      	cbnz	r5, 8001e38 <__sfp+0x64>
 8001e02:	4b16      	ldr	r3, [pc, #88]	; (8001e5c <__sfp+0x88>)
 8001e04:	60e3      	str	r3, [r4, #12]
 8001e06:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001e0a:	6665      	str	r5, [r4, #100]	; 0x64
 8001e0c:	f000 f847 	bl	8001e9e <__retarget_lock_init_recursive>
 8001e10:	f7ff ff96 	bl	8001d40 <__sfp_lock_release>
 8001e14:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8001e18:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8001e1c:	6025      	str	r5, [r4, #0]
 8001e1e:	61a5      	str	r5, [r4, #24]
 8001e20:	2208      	movs	r2, #8
 8001e22:	4629      	mov	r1, r5
 8001e24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001e28:	f7ff fd74 	bl	8001914 <memset>
 8001e2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001e30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001e34:	4620      	mov	r0, r4
 8001e36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e38:	3468      	adds	r4, #104	; 0x68
 8001e3a:	e7d9      	b.n	8001df0 <__sfp+0x1c>
 8001e3c:	2104      	movs	r1, #4
 8001e3e:	4638      	mov	r0, r7
 8001e40:	f7ff ff62 	bl	8001d08 <__sfmoreglue>
 8001e44:	4604      	mov	r4, r0
 8001e46:	6030      	str	r0, [r6, #0]
 8001e48:	2800      	cmp	r0, #0
 8001e4a:	d1d5      	bne.n	8001df8 <__sfp+0x24>
 8001e4c:	f7ff ff78 	bl	8001d40 <__sfp_lock_release>
 8001e50:	230c      	movs	r3, #12
 8001e52:	603b      	str	r3, [r7, #0]
 8001e54:	e7ee      	b.n	8001e34 <__sfp+0x60>
 8001e56:	bf00      	nop
 8001e58:	08002f1c 	.word	0x08002f1c
 8001e5c:	ffff0001 	.word	0xffff0001

08001e60 <_fwalk_reent>:
 8001e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e64:	4606      	mov	r6, r0
 8001e66:	4688      	mov	r8, r1
 8001e68:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001e6c:	2700      	movs	r7, #0
 8001e6e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001e72:	f1b9 0901 	subs.w	r9, r9, #1
 8001e76:	d505      	bpl.n	8001e84 <_fwalk_reent+0x24>
 8001e78:	6824      	ldr	r4, [r4, #0]
 8001e7a:	2c00      	cmp	r4, #0
 8001e7c:	d1f7      	bne.n	8001e6e <_fwalk_reent+0xe>
 8001e7e:	4638      	mov	r0, r7
 8001e80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001e84:	89ab      	ldrh	r3, [r5, #12]
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d907      	bls.n	8001e9a <_fwalk_reent+0x3a>
 8001e8a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	d003      	beq.n	8001e9a <_fwalk_reent+0x3a>
 8001e92:	4629      	mov	r1, r5
 8001e94:	4630      	mov	r0, r6
 8001e96:	47c0      	blx	r8
 8001e98:	4307      	orrs	r7, r0
 8001e9a:	3568      	adds	r5, #104	; 0x68
 8001e9c:	e7e9      	b.n	8001e72 <_fwalk_reent+0x12>

08001e9e <__retarget_lock_init_recursive>:
 8001e9e:	4770      	bx	lr

08001ea0 <__retarget_lock_acquire_recursive>:
 8001ea0:	4770      	bx	lr

08001ea2 <__retarget_lock_release_recursive>:
 8001ea2:	4770      	bx	lr

08001ea4 <__swhatbuf_r>:
 8001ea4:	b570      	push	{r4, r5, r6, lr}
 8001ea6:	460e      	mov	r6, r1
 8001ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001eac:	2900      	cmp	r1, #0
 8001eae:	b096      	sub	sp, #88	; 0x58
 8001eb0:	4614      	mov	r4, r2
 8001eb2:	461d      	mov	r5, r3
 8001eb4:	da07      	bge.n	8001ec6 <__swhatbuf_r+0x22>
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	602b      	str	r3, [r5, #0]
 8001eba:	89b3      	ldrh	r3, [r6, #12]
 8001ebc:	061a      	lsls	r2, r3, #24
 8001ebe:	d410      	bmi.n	8001ee2 <__swhatbuf_r+0x3e>
 8001ec0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ec4:	e00e      	b.n	8001ee4 <__swhatbuf_r+0x40>
 8001ec6:	466a      	mov	r2, sp
 8001ec8:	f000 fe70 	bl	8002bac <_fstat_r>
 8001ecc:	2800      	cmp	r0, #0
 8001ece:	dbf2      	blt.n	8001eb6 <__swhatbuf_r+0x12>
 8001ed0:	9a01      	ldr	r2, [sp, #4]
 8001ed2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8001ed6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8001eda:	425a      	negs	r2, r3
 8001edc:	415a      	adcs	r2, r3
 8001ede:	602a      	str	r2, [r5, #0]
 8001ee0:	e7ee      	b.n	8001ec0 <__swhatbuf_r+0x1c>
 8001ee2:	2340      	movs	r3, #64	; 0x40
 8001ee4:	2000      	movs	r0, #0
 8001ee6:	6023      	str	r3, [r4, #0]
 8001ee8:	b016      	add	sp, #88	; 0x58
 8001eea:	bd70      	pop	{r4, r5, r6, pc}

08001eec <__smakebuf_r>:
 8001eec:	898b      	ldrh	r3, [r1, #12]
 8001eee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001ef0:	079d      	lsls	r5, r3, #30
 8001ef2:	4606      	mov	r6, r0
 8001ef4:	460c      	mov	r4, r1
 8001ef6:	d507      	bpl.n	8001f08 <__smakebuf_r+0x1c>
 8001ef8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001efc:	6023      	str	r3, [r4, #0]
 8001efe:	6123      	str	r3, [r4, #16]
 8001f00:	2301      	movs	r3, #1
 8001f02:	6163      	str	r3, [r4, #20]
 8001f04:	b002      	add	sp, #8
 8001f06:	bd70      	pop	{r4, r5, r6, pc}
 8001f08:	ab01      	add	r3, sp, #4
 8001f0a:	466a      	mov	r2, sp
 8001f0c:	f7ff ffca 	bl	8001ea4 <__swhatbuf_r>
 8001f10:	9900      	ldr	r1, [sp, #0]
 8001f12:	4605      	mov	r5, r0
 8001f14:	4630      	mov	r0, r6
 8001f16:	f000 f881 	bl	800201c <_malloc_r>
 8001f1a:	b948      	cbnz	r0, 8001f30 <__smakebuf_r+0x44>
 8001f1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f20:	059a      	lsls	r2, r3, #22
 8001f22:	d4ef      	bmi.n	8001f04 <__smakebuf_r+0x18>
 8001f24:	f023 0303 	bic.w	r3, r3, #3
 8001f28:	f043 0302 	orr.w	r3, r3, #2
 8001f2c:	81a3      	strh	r3, [r4, #12]
 8001f2e:	e7e3      	b.n	8001ef8 <__smakebuf_r+0xc>
 8001f30:	4b0d      	ldr	r3, [pc, #52]	; (8001f68 <__smakebuf_r+0x7c>)
 8001f32:	62b3      	str	r3, [r6, #40]	; 0x28
 8001f34:	89a3      	ldrh	r3, [r4, #12]
 8001f36:	6020      	str	r0, [r4, #0]
 8001f38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f3c:	81a3      	strh	r3, [r4, #12]
 8001f3e:	9b00      	ldr	r3, [sp, #0]
 8001f40:	6163      	str	r3, [r4, #20]
 8001f42:	9b01      	ldr	r3, [sp, #4]
 8001f44:	6120      	str	r0, [r4, #16]
 8001f46:	b15b      	cbz	r3, 8001f60 <__smakebuf_r+0x74>
 8001f48:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001f4c:	4630      	mov	r0, r6
 8001f4e:	f000 fe3f 	bl	8002bd0 <_isatty_r>
 8001f52:	b128      	cbz	r0, 8001f60 <__smakebuf_r+0x74>
 8001f54:	89a3      	ldrh	r3, [r4, #12]
 8001f56:	f023 0303 	bic.w	r3, r3, #3
 8001f5a:	f043 0301 	orr.w	r3, r3, #1
 8001f5e:	81a3      	strh	r3, [r4, #12]
 8001f60:	89a0      	ldrh	r0, [r4, #12]
 8001f62:	4305      	orrs	r5, r0
 8001f64:	81a5      	strh	r5, [r4, #12]
 8001f66:	e7cd      	b.n	8001f04 <__smakebuf_r+0x18>
 8001f68:	08001cfd 	.word	0x08001cfd

08001f6c <malloc>:
 8001f6c:	4b02      	ldr	r3, [pc, #8]	; (8001f78 <malloc+0xc>)
 8001f6e:	4601      	mov	r1, r0
 8001f70:	6818      	ldr	r0, [r3, #0]
 8001f72:	f000 b853 	b.w	800201c <_malloc_r>
 8001f76:	bf00      	nop
 8001f78:	2000002c 	.word	0x2000002c

08001f7c <_free_r>:
 8001f7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001f7e:	2900      	cmp	r1, #0
 8001f80:	d048      	beq.n	8002014 <_free_r+0x98>
 8001f82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f86:	9001      	str	r0, [sp, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f1a1 0404 	sub.w	r4, r1, #4
 8001f8e:	bfb8      	it	lt
 8001f90:	18e4      	addlt	r4, r4, r3
 8001f92:	f000 fe67 	bl	8002c64 <__malloc_lock>
 8001f96:	4a20      	ldr	r2, [pc, #128]	; (8002018 <_free_r+0x9c>)
 8001f98:	9801      	ldr	r0, [sp, #4]
 8001f9a:	6813      	ldr	r3, [r2, #0]
 8001f9c:	4615      	mov	r5, r2
 8001f9e:	b933      	cbnz	r3, 8001fae <_free_r+0x32>
 8001fa0:	6063      	str	r3, [r4, #4]
 8001fa2:	6014      	str	r4, [r2, #0]
 8001fa4:	b003      	add	sp, #12
 8001fa6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001faa:	f000 be61 	b.w	8002c70 <__malloc_unlock>
 8001fae:	42a3      	cmp	r3, r4
 8001fb0:	d90b      	bls.n	8001fca <_free_r+0x4e>
 8001fb2:	6821      	ldr	r1, [r4, #0]
 8001fb4:	1862      	adds	r2, r4, r1
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	bf04      	itt	eq
 8001fba:	681a      	ldreq	r2, [r3, #0]
 8001fbc:	685b      	ldreq	r3, [r3, #4]
 8001fbe:	6063      	str	r3, [r4, #4]
 8001fc0:	bf04      	itt	eq
 8001fc2:	1852      	addeq	r2, r2, r1
 8001fc4:	6022      	streq	r2, [r4, #0]
 8001fc6:	602c      	str	r4, [r5, #0]
 8001fc8:	e7ec      	b.n	8001fa4 <_free_r+0x28>
 8001fca:	461a      	mov	r2, r3
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	b10b      	cbz	r3, 8001fd4 <_free_r+0x58>
 8001fd0:	42a3      	cmp	r3, r4
 8001fd2:	d9fa      	bls.n	8001fca <_free_r+0x4e>
 8001fd4:	6811      	ldr	r1, [r2, #0]
 8001fd6:	1855      	adds	r5, r2, r1
 8001fd8:	42a5      	cmp	r5, r4
 8001fda:	d10b      	bne.n	8001ff4 <_free_r+0x78>
 8001fdc:	6824      	ldr	r4, [r4, #0]
 8001fde:	4421      	add	r1, r4
 8001fe0:	1854      	adds	r4, r2, r1
 8001fe2:	42a3      	cmp	r3, r4
 8001fe4:	6011      	str	r1, [r2, #0]
 8001fe6:	d1dd      	bne.n	8001fa4 <_free_r+0x28>
 8001fe8:	681c      	ldr	r4, [r3, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	6053      	str	r3, [r2, #4]
 8001fee:	4421      	add	r1, r4
 8001ff0:	6011      	str	r1, [r2, #0]
 8001ff2:	e7d7      	b.n	8001fa4 <_free_r+0x28>
 8001ff4:	d902      	bls.n	8001ffc <_free_r+0x80>
 8001ff6:	230c      	movs	r3, #12
 8001ff8:	6003      	str	r3, [r0, #0]
 8001ffa:	e7d3      	b.n	8001fa4 <_free_r+0x28>
 8001ffc:	6825      	ldr	r5, [r4, #0]
 8001ffe:	1961      	adds	r1, r4, r5
 8002000:	428b      	cmp	r3, r1
 8002002:	bf04      	itt	eq
 8002004:	6819      	ldreq	r1, [r3, #0]
 8002006:	685b      	ldreq	r3, [r3, #4]
 8002008:	6063      	str	r3, [r4, #4]
 800200a:	bf04      	itt	eq
 800200c:	1949      	addeq	r1, r1, r5
 800200e:	6021      	streq	r1, [r4, #0]
 8002010:	6054      	str	r4, [r2, #4]
 8002012:	e7c7      	b.n	8001fa4 <_free_r+0x28>
 8002014:	b003      	add	sp, #12
 8002016:	bd30      	pop	{r4, r5, pc}
 8002018:	200001c0 	.word	0x200001c0

0800201c <_malloc_r>:
 800201c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800201e:	1ccd      	adds	r5, r1, #3
 8002020:	f025 0503 	bic.w	r5, r5, #3
 8002024:	3508      	adds	r5, #8
 8002026:	2d0c      	cmp	r5, #12
 8002028:	bf38      	it	cc
 800202a:	250c      	movcc	r5, #12
 800202c:	2d00      	cmp	r5, #0
 800202e:	4606      	mov	r6, r0
 8002030:	db01      	blt.n	8002036 <_malloc_r+0x1a>
 8002032:	42a9      	cmp	r1, r5
 8002034:	d903      	bls.n	800203e <_malloc_r+0x22>
 8002036:	230c      	movs	r3, #12
 8002038:	6033      	str	r3, [r6, #0]
 800203a:	2000      	movs	r0, #0
 800203c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800203e:	f000 fe11 	bl	8002c64 <__malloc_lock>
 8002042:	4921      	ldr	r1, [pc, #132]	; (80020c8 <_malloc_r+0xac>)
 8002044:	680a      	ldr	r2, [r1, #0]
 8002046:	4614      	mov	r4, r2
 8002048:	b99c      	cbnz	r4, 8002072 <_malloc_r+0x56>
 800204a:	4f20      	ldr	r7, [pc, #128]	; (80020cc <_malloc_r+0xb0>)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	b923      	cbnz	r3, 800205a <_malloc_r+0x3e>
 8002050:	4621      	mov	r1, r4
 8002052:	4630      	mov	r0, r6
 8002054:	f000 fc86 	bl	8002964 <_sbrk_r>
 8002058:	6038      	str	r0, [r7, #0]
 800205a:	4629      	mov	r1, r5
 800205c:	4630      	mov	r0, r6
 800205e:	f000 fc81 	bl	8002964 <_sbrk_r>
 8002062:	1c43      	adds	r3, r0, #1
 8002064:	d123      	bne.n	80020ae <_malloc_r+0x92>
 8002066:	230c      	movs	r3, #12
 8002068:	6033      	str	r3, [r6, #0]
 800206a:	4630      	mov	r0, r6
 800206c:	f000 fe00 	bl	8002c70 <__malloc_unlock>
 8002070:	e7e3      	b.n	800203a <_malloc_r+0x1e>
 8002072:	6823      	ldr	r3, [r4, #0]
 8002074:	1b5b      	subs	r3, r3, r5
 8002076:	d417      	bmi.n	80020a8 <_malloc_r+0x8c>
 8002078:	2b0b      	cmp	r3, #11
 800207a:	d903      	bls.n	8002084 <_malloc_r+0x68>
 800207c:	6023      	str	r3, [r4, #0]
 800207e:	441c      	add	r4, r3
 8002080:	6025      	str	r5, [r4, #0]
 8002082:	e004      	b.n	800208e <_malloc_r+0x72>
 8002084:	6863      	ldr	r3, [r4, #4]
 8002086:	42a2      	cmp	r2, r4
 8002088:	bf0c      	ite	eq
 800208a:	600b      	streq	r3, [r1, #0]
 800208c:	6053      	strne	r3, [r2, #4]
 800208e:	4630      	mov	r0, r6
 8002090:	f000 fdee 	bl	8002c70 <__malloc_unlock>
 8002094:	f104 000b 	add.w	r0, r4, #11
 8002098:	1d23      	adds	r3, r4, #4
 800209a:	f020 0007 	bic.w	r0, r0, #7
 800209e:	1ac2      	subs	r2, r0, r3
 80020a0:	d0cc      	beq.n	800203c <_malloc_r+0x20>
 80020a2:	1a1b      	subs	r3, r3, r0
 80020a4:	50a3      	str	r3, [r4, r2]
 80020a6:	e7c9      	b.n	800203c <_malloc_r+0x20>
 80020a8:	4622      	mov	r2, r4
 80020aa:	6864      	ldr	r4, [r4, #4]
 80020ac:	e7cc      	b.n	8002048 <_malloc_r+0x2c>
 80020ae:	1cc4      	adds	r4, r0, #3
 80020b0:	f024 0403 	bic.w	r4, r4, #3
 80020b4:	42a0      	cmp	r0, r4
 80020b6:	d0e3      	beq.n	8002080 <_malloc_r+0x64>
 80020b8:	1a21      	subs	r1, r4, r0
 80020ba:	4630      	mov	r0, r6
 80020bc:	f000 fc52 	bl	8002964 <_sbrk_r>
 80020c0:	3001      	adds	r0, #1
 80020c2:	d1dd      	bne.n	8002080 <_malloc_r+0x64>
 80020c4:	e7cf      	b.n	8002066 <_malloc_r+0x4a>
 80020c6:	bf00      	nop
 80020c8:	200001c0 	.word	0x200001c0
 80020cc:	200001c4 	.word	0x200001c4

080020d0 <__ssputs_r>:
 80020d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80020d4:	688e      	ldr	r6, [r1, #8]
 80020d6:	429e      	cmp	r6, r3
 80020d8:	4682      	mov	sl, r0
 80020da:	460c      	mov	r4, r1
 80020dc:	4690      	mov	r8, r2
 80020de:	461f      	mov	r7, r3
 80020e0:	d838      	bhi.n	8002154 <__ssputs_r+0x84>
 80020e2:	898a      	ldrh	r2, [r1, #12]
 80020e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80020e8:	d032      	beq.n	8002150 <__ssputs_r+0x80>
 80020ea:	6825      	ldr	r5, [r4, #0]
 80020ec:	6909      	ldr	r1, [r1, #16]
 80020ee:	eba5 0901 	sub.w	r9, r5, r1
 80020f2:	6965      	ldr	r5, [r4, #20]
 80020f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80020f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80020fc:	3301      	adds	r3, #1
 80020fe:	444b      	add	r3, r9
 8002100:	106d      	asrs	r5, r5, #1
 8002102:	429d      	cmp	r5, r3
 8002104:	bf38      	it	cc
 8002106:	461d      	movcc	r5, r3
 8002108:	0553      	lsls	r3, r2, #21
 800210a:	d531      	bpl.n	8002170 <__ssputs_r+0xa0>
 800210c:	4629      	mov	r1, r5
 800210e:	f7ff ff85 	bl	800201c <_malloc_r>
 8002112:	4606      	mov	r6, r0
 8002114:	b950      	cbnz	r0, 800212c <__ssputs_r+0x5c>
 8002116:	230c      	movs	r3, #12
 8002118:	f8ca 3000 	str.w	r3, [sl]
 800211c:	89a3      	ldrh	r3, [r4, #12]
 800211e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002122:	81a3      	strh	r3, [r4, #12]
 8002124:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800212c:	6921      	ldr	r1, [r4, #16]
 800212e:	464a      	mov	r2, r9
 8002130:	f000 fd70 	bl	8002c14 <memcpy>
 8002134:	89a3      	ldrh	r3, [r4, #12]
 8002136:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800213a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800213e:	81a3      	strh	r3, [r4, #12]
 8002140:	6126      	str	r6, [r4, #16]
 8002142:	6165      	str	r5, [r4, #20]
 8002144:	444e      	add	r6, r9
 8002146:	eba5 0509 	sub.w	r5, r5, r9
 800214a:	6026      	str	r6, [r4, #0]
 800214c:	60a5      	str	r5, [r4, #8]
 800214e:	463e      	mov	r6, r7
 8002150:	42be      	cmp	r6, r7
 8002152:	d900      	bls.n	8002156 <__ssputs_r+0x86>
 8002154:	463e      	mov	r6, r7
 8002156:	4632      	mov	r2, r6
 8002158:	6820      	ldr	r0, [r4, #0]
 800215a:	4641      	mov	r1, r8
 800215c:	f000 fd68 	bl	8002c30 <memmove>
 8002160:	68a3      	ldr	r3, [r4, #8]
 8002162:	6822      	ldr	r2, [r4, #0]
 8002164:	1b9b      	subs	r3, r3, r6
 8002166:	4432      	add	r2, r6
 8002168:	60a3      	str	r3, [r4, #8]
 800216a:	6022      	str	r2, [r4, #0]
 800216c:	2000      	movs	r0, #0
 800216e:	e7db      	b.n	8002128 <__ssputs_r+0x58>
 8002170:	462a      	mov	r2, r5
 8002172:	f000 fd83 	bl	8002c7c <_realloc_r>
 8002176:	4606      	mov	r6, r0
 8002178:	2800      	cmp	r0, #0
 800217a:	d1e1      	bne.n	8002140 <__ssputs_r+0x70>
 800217c:	6921      	ldr	r1, [r4, #16]
 800217e:	4650      	mov	r0, sl
 8002180:	f7ff fefc 	bl	8001f7c <_free_r>
 8002184:	e7c7      	b.n	8002116 <__ssputs_r+0x46>
	...

08002188 <_svfiprintf_r>:
 8002188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800218c:	4698      	mov	r8, r3
 800218e:	898b      	ldrh	r3, [r1, #12]
 8002190:	061b      	lsls	r3, r3, #24
 8002192:	b09d      	sub	sp, #116	; 0x74
 8002194:	4607      	mov	r7, r0
 8002196:	460d      	mov	r5, r1
 8002198:	4614      	mov	r4, r2
 800219a:	d50e      	bpl.n	80021ba <_svfiprintf_r+0x32>
 800219c:	690b      	ldr	r3, [r1, #16]
 800219e:	b963      	cbnz	r3, 80021ba <_svfiprintf_r+0x32>
 80021a0:	2140      	movs	r1, #64	; 0x40
 80021a2:	f7ff ff3b 	bl	800201c <_malloc_r>
 80021a6:	6028      	str	r0, [r5, #0]
 80021a8:	6128      	str	r0, [r5, #16]
 80021aa:	b920      	cbnz	r0, 80021b6 <_svfiprintf_r+0x2e>
 80021ac:	230c      	movs	r3, #12
 80021ae:	603b      	str	r3, [r7, #0]
 80021b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80021b4:	e0d1      	b.n	800235a <_svfiprintf_r+0x1d2>
 80021b6:	2340      	movs	r3, #64	; 0x40
 80021b8:	616b      	str	r3, [r5, #20]
 80021ba:	2300      	movs	r3, #0
 80021bc:	9309      	str	r3, [sp, #36]	; 0x24
 80021be:	2320      	movs	r3, #32
 80021c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80021c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80021c8:	2330      	movs	r3, #48	; 0x30
 80021ca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002374 <_svfiprintf_r+0x1ec>
 80021ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80021d2:	f04f 0901 	mov.w	r9, #1
 80021d6:	4623      	mov	r3, r4
 80021d8:	469a      	mov	sl, r3
 80021da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80021de:	b10a      	cbz	r2, 80021e4 <_svfiprintf_r+0x5c>
 80021e0:	2a25      	cmp	r2, #37	; 0x25
 80021e2:	d1f9      	bne.n	80021d8 <_svfiprintf_r+0x50>
 80021e4:	ebba 0b04 	subs.w	fp, sl, r4
 80021e8:	d00b      	beq.n	8002202 <_svfiprintf_r+0x7a>
 80021ea:	465b      	mov	r3, fp
 80021ec:	4622      	mov	r2, r4
 80021ee:	4629      	mov	r1, r5
 80021f0:	4638      	mov	r0, r7
 80021f2:	f7ff ff6d 	bl	80020d0 <__ssputs_r>
 80021f6:	3001      	adds	r0, #1
 80021f8:	f000 80aa 	beq.w	8002350 <_svfiprintf_r+0x1c8>
 80021fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80021fe:	445a      	add	r2, fp
 8002200:	9209      	str	r2, [sp, #36]	; 0x24
 8002202:	f89a 3000 	ldrb.w	r3, [sl]
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 80a2 	beq.w	8002350 <_svfiprintf_r+0x1c8>
 800220c:	2300      	movs	r3, #0
 800220e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002212:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002216:	f10a 0a01 	add.w	sl, sl, #1
 800221a:	9304      	str	r3, [sp, #16]
 800221c:	9307      	str	r3, [sp, #28]
 800221e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002222:	931a      	str	r3, [sp, #104]	; 0x68
 8002224:	4654      	mov	r4, sl
 8002226:	2205      	movs	r2, #5
 8002228:	f814 1b01 	ldrb.w	r1, [r4], #1
 800222c:	4851      	ldr	r0, [pc, #324]	; (8002374 <_svfiprintf_r+0x1ec>)
 800222e:	f7fd ffcf 	bl	80001d0 <memchr>
 8002232:	9a04      	ldr	r2, [sp, #16]
 8002234:	b9d8      	cbnz	r0, 800226e <_svfiprintf_r+0xe6>
 8002236:	06d0      	lsls	r0, r2, #27
 8002238:	bf44      	itt	mi
 800223a:	2320      	movmi	r3, #32
 800223c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002240:	0711      	lsls	r1, r2, #28
 8002242:	bf44      	itt	mi
 8002244:	232b      	movmi	r3, #43	; 0x2b
 8002246:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800224a:	f89a 3000 	ldrb.w	r3, [sl]
 800224e:	2b2a      	cmp	r3, #42	; 0x2a
 8002250:	d015      	beq.n	800227e <_svfiprintf_r+0xf6>
 8002252:	9a07      	ldr	r2, [sp, #28]
 8002254:	4654      	mov	r4, sl
 8002256:	2000      	movs	r0, #0
 8002258:	f04f 0c0a 	mov.w	ip, #10
 800225c:	4621      	mov	r1, r4
 800225e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002262:	3b30      	subs	r3, #48	; 0x30
 8002264:	2b09      	cmp	r3, #9
 8002266:	d94e      	bls.n	8002306 <_svfiprintf_r+0x17e>
 8002268:	b1b0      	cbz	r0, 8002298 <_svfiprintf_r+0x110>
 800226a:	9207      	str	r2, [sp, #28]
 800226c:	e014      	b.n	8002298 <_svfiprintf_r+0x110>
 800226e:	eba0 0308 	sub.w	r3, r0, r8
 8002272:	fa09 f303 	lsl.w	r3, r9, r3
 8002276:	4313      	orrs	r3, r2
 8002278:	9304      	str	r3, [sp, #16]
 800227a:	46a2      	mov	sl, r4
 800227c:	e7d2      	b.n	8002224 <_svfiprintf_r+0x9c>
 800227e:	9b03      	ldr	r3, [sp, #12]
 8002280:	1d19      	adds	r1, r3, #4
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	9103      	str	r1, [sp, #12]
 8002286:	2b00      	cmp	r3, #0
 8002288:	bfbb      	ittet	lt
 800228a:	425b      	neglt	r3, r3
 800228c:	f042 0202 	orrlt.w	r2, r2, #2
 8002290:	9307      	strge	r3, [sp, #28]
 8002292:	9307      	strlt	r3, [sp, #28]
 8002294:	bfb8      	it	lt
 8002296:	9204      	strlt	r2, [sp, #16]
 8002298:	7823      	ldrb	r3, [r4, #0]
 800229a:	2b2e      	cmp	r3, #46	; 0x2e
 800229c:	d10c      	bne.n	80022b8 <_svfiprintf_r+0x130>
 800229e:	7863      	ldrb	r3, [r4, #1]
 80022a0:	2b2a      	cmp	r3, #42	; 0x2a
 80022a2:	d135      	bne.n	8002310 <_svfiprintf_r+0x188>
 80022a4:	9b03      	ldr	r3, [sp, #12]
 80022a6:	1d1a      	adds	r2, r3, #4
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	9203      	str	r2, [sp, #12]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	bfb8      	it	lt
 80022b0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80022b4:	3402      	adds	r4, #2
 80022b6:	9305      	str	r3, [sp, #20]
 80022b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002384 <_svfiprintf_r+0x1fc>
 80022bc:	7821      	ldrb	r1, [r4, #0]
 80022be:	2203      	movs	r2, #3
 80022c0:	4650      	mov	r0, sl
 80022c2:	f7fd ff85 	bl	80001d0 <memchr>
 80022c6:	b140      	cbz	r0, 80022da <_svfiprintf_r+0x152>
 80022c8:	2340      	movs	r3, #64	; 0x40
 80022ca:	eba0 000a 	sub.w	r0, r0, sl
 80022ce:	fa03 f000 	lsl.w	r0, r3, r0
 80022d2:	9b04      	ldr	r3, [sp, #16]
 80022d4:	4303      	orrs	r3, r0
 80022d6:	3401      	adds	r4, #1
 80022d8:	9304      	str	r3, [sp, #16]
 80022da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022de:	4826      	ldr	r0, [pc, #152]	; (8002378 <_svfiprintf_r+0x1f0>)
 80022e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80022e4:	2206      	movs	r2, #6
 80022e6:	f7fd ff73 	bl	80001d0 <memchr>
 80022ea:	2800      	cmp	r0, #0
 80022ec:	d038      	beq.n	8002360 <_svfiprintf_r+0x1d8>
 80022ee:	4b23      	ldr	r3, [pc, #140]	; (800237c <_svfiprintf_r+0x1f4>)
 80022f0:	bb1b      	cbnz	r3, 800233a <_svfiprintf_r+0x1b2>
 80022f2:	9b03      	ldr	r3, [sp, #12]
 80022f4:	3307      	adds	r3, #7
 80022f6:	f023 0307 	bic.w	r3, r3, #7
 80022fa:	3308      	adds	r3, #8
 80022fc:	9303      	str	r3, [sp, #12]
 80022fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002300:	4433      	add	r3, r6
 8002302:	9309      	str	r3, [sp, #36]	; 0x24
 8002304:	e767      	b.n	80021d6 <_svfiprintf_r+0x4e>
 8002306:	fb0c 3202 	mla	r2, ip, r2, r3
 800230a:	460c      	mov	r4, r1
 800230c:	2001      	movs	r0, #1
 800230e:	e7a5      	b.n	800225c <_svfiprintf_r+0xd4>
 8002310:	2300      	movs	r3, #0
 8002312:	3401      	adds	r4, #1
 8002314:	9305      	str	r3, [sp, #20]
 8002316:	4619      	mov	r1, r3
 8002318:	f04f 0c0a 	mov.w	ip, #10
 800231c:	4620      	mov	r0, r4
 800231e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002322:	3a30      	subs	r2, #48	; 0x30
 8002324:	2a09      	cmp	r2, #9
 8002326:	d903      	bls.n	8002330 <_svfiprintf_r+0x1a8>
 8002328:	2b00      	cmp	r3, #0
 800232a:	d0c5      	beq.n	80022b8 <_svfiprintf_r+0x130>
 800232c:	9105      	str	r1, [sp, #20]
 800232e:	e7c3      	b.n	80022b8 <_svfiprintf_r+0x130>
 8002330:	fb0c 2101 	mla	r1, ip, r1, r2
 8002334:	4604      	mov	r4, r0
 8002336:	2301      	movs	r3, #1
 8002338:	e7f0      	b.n	800231c <_svfiprintf_r+0x194>
 800233a:	ab03      	add	r3, sp, #12
 800233c:	9300      	str	r3, [sp, #0]
 800233e:	462a      	mov	r2, r5
 8002340:	4b0f      	ldr	r3, [pc, #60]	; (8002380 <_svfiprintf_r+0x1f8>)
 8002342:	a904      	add	r1, sp, #16
 8002344:	4638      	mov	r0, r7
 8002346:	f3af 8000 	nop.w
 800234a:	1c42      	adds	r2, r0, #1
 800234c:	4606      	mov	r6, r0
 800234e:	d1d6      	bne.n	80022fe <_svfiprintf_r+0x176>
 8002350:	89ab      	ldrh	r3, [r5, #12]
 8002352:	065b      	lsls	r3, r3, #25
 8002354:	f53f af2c 	bmi.w	80021b0 <_svfiprintf_r+0x28>
 8002358:	9809      	ldr	r0, [sp, #36]	; 0x24
 800235a:	b01d      	add	sp, #116	; 0x74
 800235c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002360:	ab03      	add	r3, sp, #12
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	462a      	mov	r2, r5
 8002366:	4b06      	ldr	r3, [pc, #24]	; (8002380 <_svfiprintf_r+0x1f8>)
 8002368:	a904      	add	r1, sp, #16
 800236a:	4638      	mov	r0, r7
 800236c:	f000 f9d4 	bl	8002718 <_printf_i>
 8002370:	e7eb      	b.n	800234a <_svfiprintf_r+0x1c2>
 8002372:	bf00      	nop
 8002374:	08002f80 	.word	0x08002f80
 8002378:	08002f8a 	.word	0x08002f8a
 800237c:	00000000 	.word	0x00000000
 8002380:	080020d1 	.word	0x080020d1
 8002384:	08002f86 	.word	0x08002f86

08002388 <__sfputc_r>:
 8002388:	6893      	ldr	r3, [r2, #8]
 800238a:	3b01      	subs	r3, #1
 800238c:	2b00      	cmp	r3, #0
 800238e:	b410      	push	{r4}
 8002390:	6093      	str	r3, [r2, #8]
 8002392:	da08      	bge.n	80023a6 <__sfputc_r+0x1e>
 8002394:	6994      	ldr	r4, [r2, #24]
 8002396:	42a3      	cmp	r3, r4
 8002398:	db01      	blt.n	800239e <__sfputc_r+0x16>
 800239a:	290a      	cmp	r1, #10
 800239c:	d103      	bne.n	80023a6 <__sfputc_r+0x1e>
 800239e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80023a2:	f000 bb33 	b.w	8002a0c <__swbuf_r>
 80023a6:	6813      	ldr	r3, [r2, #0]
 80023a8:	1c58      	adds	r0, r3, #1
 80023aa:	6010      	str	r0, [r2, #0]
 80023ac:	7019      	strb	r1, [r3, #0]
 80023ae:	4608      	mov	r0, r1
 80023b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80023b4:	4770      	bx	lr

080023b6 <__sfputs_r>:
 80023b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023b8:	4606      	mov	r6, r0
 80023ba:	460f      	mov	r7, r1
 80023bc:	4614      	mov	r4, r2
 80023be:	18d5      	adds	r5, r2, r3
 80023c0:	42ac      	cmp	r4, r5
 80023c2:	d101      	bne.n	80023c8 <__sfputs_r+0x12>
 80023c4:	2000      	movs	r0, #0
 80023c6:	e007      	b.n	80023d8 <__sfputs_r+0x22>
 80023c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80023cc:	463a      	mov	r2, r7
 80023ce:	4630      	mov	r0, r6
 80023d0:	f7ff ffda 	bl	8002388 <__sfputc_r>
 80023d4:	1c43      	adds	r3, r0, #1
 80023d6:	d1f3      	bne.n	80023c0 <__sfputs_r+0xa>
 80023d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080023dc <_vfiprintf_r>:
 80023dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023e0:	460d      	mov	r5, r1
 80023e2:	b09d      	sub	sp, #116	; 0x74
 80023e4:	4614      	mov	r4, r2
 80023e6:	4698      	mov	r8, r3
 80023e8:	4606      	mov	r6, r0
 80023ea:	b118      	cbz	r0, 80023f4 <_vfiprintf_r+0x18>
 80023ec:	6983      	ldr	r3, [r0, #24]
 80023ee:	b90b      	cbnz	r3, 80023f4 <_vfiprintf_r+0x18>
 80023f0:	f7ff fcb8 	bl	8001d64 <__sinit>
 80023f4:	4b89      	ldr	r3, [pc, #548]	; (800261c <_vfiprintf_r+0x240>)
 80023f6:	429d      	cmp	r5, r3
 80023f8:	d11b      	bne.n	8002432 <_vfiprintf_r+0x56>
 80023fa:	6875      	ldr	r5, [r6, #4]
 80023fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80023fe:	07d9      	lsls	r1, r3, #31
 8002400:	d405      	bmi.n	800240e <_vfiprintf_r+0x32>
 8002402:	89ab      	ldrh	r3, [r5, #12]
 8002404:	059a      	lsls	r2, r3, #22
 8002406:	d402      	bmi.n	800240e <_vfiprintf_r+0x32>
 8002408:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800240a:	f7ff fd49 	bl	8001ea0 <__retarget_lock_acquire_recursive>
 800240e:	89ab      	ldrh	r3, [r5, #12]
 8002410:	071b      	lsls	r3, r3, #28
 8002412:	d501      	bpl.n	8002418 <_vfiprintf_r+0x3c>
 8002414:	692b      	ldr	r3, [r5, #16]
 8002416:	b9eb      	cbnz	r3, 8002454 <_vfiprintf_r+0x78>
 8002418:	4629      	mov	r1, r5
 800241a:	4630      	mov	r0, r6
 800241c:	f000 fb48 	bl	8002ab0 <__swsetup_r>
 8002420:	b1c0      	cbz	r0, 8002454 <_vfiprintf_r+0x78>
 8002422:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002424:	07dc      	lsls	r4, r3, #31
 8002426:	d50e      	bpl.n	8002446 <_vfiprintf_r+0x6a>
 8002428:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800242c:	b01d      	add	sp, #116	; 0x74
 800242e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002432:	4b7b      	ldr	r3, [pc, #492]	; (8002620 <_vfiprintf_r+0x244>)
 8002434:	429d      	cmp	r5, r3
 8002436:	d101      	bne.n	800243c <_vfiprintf_r+0x60>
 8002438:	68b5      	ldr	r5, [r6, #8]
 800243a:	e7df      	b.n	80023fc <_vfiprintf_r+0x20>
 800243c:	4b79      	ldr	r3, [pc, #484]	; (8002624 <_vfiprintf_r+0x248>)
 800243e:	429d      	cmp	r5, r3
 8002440:	bf08      	it	eq
 8002442:	68f5      	ldreq	r5, [r6, #12]
 8002444:	e7da      	b.n	80023fc <_vfiprintf_r+0x20>
 8002446:	89ab      	ldrh	r3, [r5, #12]
 8002448:	0598      	lsls	r0, r3, #22
 800244a:	d4ed      	bmi.n	8002428 <_vfiprintf_r+0x4c>
 800244c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800244e:	f7ff fd28 	bl	8001ea2 <__retarget_lock_release_recursive>
 8002452:	e7e9      	b.n	8002428 <_vfiprintf_r+0x4c>
 8002454:	2300      	movs	r3, #0
 8002456:	9309      	str	r3, [sp, #36]	; 0x24
 8002458:	2320      	movs	r3, #32
 800245a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800245e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002462:	2330      	movs	r3, #48	; 0x30
 8002464:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002628 <_vfiprintf_r+0x24c>
 8002468:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800246c:	f04f 0901 	mov.w	r9, #1
 8002470:	4623      	mov	r3, r4
 8002472:	469a      	mov	sl, r3
 8002474:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002478:	b10a      	cbz	r2, 800247e <_vfiprintf_r+0xa2>
 800247a:	2a25      	cmp	r2, #37	; 0x25
 800247c:	d1f9      	bne.n	8002472 <_vfiprintf_r+0x96>
 800247e:	ebba 0b04 	subs.w	fp, sl, r4
 8002482:	d00b      	beq.n	800249c <_vfiprintf_r+0xc0>
 8002484:	465b      	mov	r3, fp
 8002486:	4622      	mov	r2, r4
 8002488:	4629      	mov	r1, r5
 800248a:	4630      	mov	r0, r6
 800248c:	f7ff ff93 	bl	80023b6 <__sfputs_r>
 8002490:	3001      	adds	r0, #1
 8002492:	f000 80aa 	beq.w	80025ea <_vfiprintf_r+0x20e>
 8002496:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002498:	445a      	add	r2, fp
 800249a:	9209      	str	r2, [sp, #36]	; 0x24
 800249c:	f89a 3000 	ldrb.w	r3, [sl]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	f000 80a2 	beq.w	80025ea <_vfiprintf_r+0x20e>
 80024a6:	2300      	movs	r3, #0
 80024a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80024b0:	f10a 0a01 	add.w	sl, sl, #1
 80024b4:	9304      	str	r3, [sp, #16]
 80024b6:	9307      	str	r3, [sp, #28]
 80024b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80024bc:	931a      	str	r3, [sp, #104]	; 0x68
 80024be:	4654      	mov	r4, sl
 80024c0:	2205      	movs	r2, #5
 80024c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80024c6:	4858      	ldr	r0, [pc, #352]	; (8002628 <_vfiprintf_r+0x24c>)
 80024c8:	f7fd fe82 	bl	80001d0 <memchr>
 80024cc:	9a04      	ldr	r2, [sp, #16]
 80024ce:	b9d8      	cbnz	r0, 8002508 <_vfiprintf_r+0x12c>
 80024d0:	06d1      	lsls	r1, r2, #27
 80024d2:	bf44      	itt	mi
 80024d4:	2320      	movmi	r3, #32
 80024d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80024da:	0713      	lsls	r3, r2, #28
 80024dc:	bf44      	itt	mi
 80024de:	232b      	movmi	r3, #43	; 0x2b
 80024e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80024e4:	f89a 3000 	ldrb.w	r3, [sl]
 80024e8:	2b2a      	cmp	r3, #42	; 0x2a
 80024ea:	d015      	beq.n	8002518 <_vfiprintf_r+0x13c>
 80024ec:	9a07      	ldr	r2, [sp, #28]
 80024ee:	4654      	mov	r4, sl
 80024f0:	2000      	movs	r0, #0
 80024f2:	f04f 0c0a 	mov.w	ip, #10
 80024f6:	4621      	mov	r1, r4
 80024f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80024fc:	3b30      	subs	r3, #48	; 0x30
 80024fe:	2b09      	cmp	r3, #9
 8002500:	d94e      	bls.n	80025a0 <_vfiprintf_r+0x1c4>
 8002502:	b1b0      	cbz	r0, 8002532 <_vfiprintf_r+0x156>
 8002504:	9207      	str	r2, [sp, #28]
 8002506:	e014      	b.n	8002532 <_vfiprintf_r+0x156>
 8002508:	eba0 0308 	sub.w	r3, r0, r8
 800250c:	fa09 f303 	lsl.w	r3, r9, r3
 8002510:	4313      	orrs	r3, r2
 8002512:	9304      	str	r3, [sp, #16]
 8002514:	46a2      	mov	sl, r4
 8002516:	e7d2      	b.n	80024be <_vfiprintf_r+0xe2>
 8002518:	9b03      	ldr	r3, [sp, #12]
 800251a:	1d19      	adds	r1, r3, #4
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	9103      	str	r1, [sp, #12]
 8002520:	2b00      	cmp	r3, #0
 8002522:	bfbb      	ittet	lt
 8002524:	425b      	neglt	r3, r3
 8002526:	f042 0202 	orrlt.w	r2, r2, #2
 800252a:	9307      	strge	r3, [sp, #28]
 800252c:	9307      	strlt	r3, [sp, #28]
 800252e:	bfb8      	it	lt
 8002530:	9204      	strlt	r2, [sp, #16]
 8002532:	7823      	ldrb	r3, [r4, #0]
 8002534:	2b2e      	cmp	r3, #46	; 0x2e
 8002536:	d10c      	bne.n	8002552 <_vfiprintf_r+0x176>
 8002538:	7863      	ldrb	r3, [r4, #1]
 800253a:	2b2a      	cmp	r3, #42	; 0x2a
 800253c:	d135      	bne.n	80025aa <_vfiprintf_r+0x1ce>
 800253e:	9b03      	ldr	r3, [sp, #12]
 8002540:	1d1a      	adds	r2, r3, #4
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	9203      	str	r2, [sp, #12]
 8002546:	2b00      	cmp	r3, #0
 8002548:	bfb8      	it	lt
 800254a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800254e:	3402      	adds	r4, #2
 8002550:	9305      	str	r3, [sp, #20]
 8002552:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002638 <_vfiprintf_r+0x25c>
 8002556:	7821      	ldrb	r1, [r4, #0]
 8002558:	2203      	movs	r2, #3
 800255a:	4650      	mov	r0, sl
 800255c:	f7fd fe38 	bl	80001d0 <memchr>
 8002560:	b140      	cbz	r0, 8002574 <_vfiprintf_r+0x198>
 8002562:	2340      	movs	r3, #64	; 0x40
 8002564:	eba0 000a 	sub.w	r0, r0, sl
 8002568:	fa03 f000 	lsl.w	r0, r3, r0
 800256c:	9b04      	ldr	r3, [sp, #16]
 800256e:	4303      	orrs	r3, r0
 8002570:	3401      	adds	r4, #1
 8002572:	9304      	str	r3, [sp, #16]
 8002574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002578:	482c      	ldr	r0, [pc, #176]	; (800262c <_vfiprintf_r+0x250>)
 800257a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800257e:	2206      	movs	r2, #6
 8002580:	f7fd fe26 	bl	80001d0 <memchr>
 8002584:	2800      	cmp	r0, #0
 8002586:	d03f      	beq.n	8002608 <_vfiprintf_r+0x22c>
 8002588:	4b29      	ldr	r3, [pc, #164]	; (8002630 <_vfiprintf_r+0x254>)
 800258a:	bb1b      	cbnz	r3, 80025d4 <_vfiprintf_r+0x1f8>
 800258c:	9b03      	ldr	r3, [sp, #12]
 800258e:	3307      	adds	r3, #7
 8002590:	f023 0307 	bic.w	r3, r3, #7
 8002594:	3308      	adds	r3, #8
 8002596:	9303      	str	r3, [sp, #12]
 8002598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800259a:	443b      	add	r3, r7
 800259c:	9309      	str	r3, [sp, #36]	; 0x24
 800259e:	e767      	b.n	8002470 <_vfiprintf_r+0x94>
 80025a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80025a4:	460c      	mov	r4, r1
 80025a6:	2001      	movs	r0, #1
 80025a8:	e7a5      	b.n	80024f6 <_vfiprintf_r+0x11a>
 80025aa:	2300      	movs	r3, #0
 80025ac:	3401      	adds	r4, #1
 80025ae:	9305      	str	r3, [sp, #20]
 80025b0:	4619      	mov	r1, r3
 80025b2:	f04f 0c0a 	mov.w	ip, #10
 80025b6:	4620      	mov	r0, r4
 80025b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80025bc:	3a30      	subs	r2, #48	; 0x30
 80025be:	2a09      	cmp	r2, #9
 80025c0:	d903      	bls.n	80025ca <_vfiprintf_r+0x1ee>
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d0c5      	beq.n	8002552 <_vfiprintf_r+0x176>
 80025c6:	9105      	str	r1, [sp, #20]
 80025c8:	e7c3      	b.n	8002552 <_vfiprintf_r+0x176>
 80025ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80025ce:	4604      	mov	r4, r0
 80025d0:	2301      	movs	r3, #1
 80025d2:	e7f0      	b.n	80025b6 <_vfiprintf_r+0x1da>
 80025d4:	ab03      	add	r3, sp, #12
 80025d6:	9300      	str	r3, [sp, #0]
 80025d8:	462a      	mov	r2, r5
 80025da:	4b16      	ldr	r3, [pc, #88]	; (8002634 <_vfiprintf_r+0x258>)
 80025dc:	a904      	add	r1, sp, #16
 80025de:	4630      	mov	r0, r6
 80025e0:	f3af 8000 	nop.w
 80025e4:	4607      	mov	r7, r0
 80025e6:	1c78      	adds	r0, r7, #1
 80025e8:	d1d6      	bne.n	8002598 <_vfiprintf_r+0x1bc>
 80025ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80025ec:	07d9      	lsls	r1, r3, #31
 80025ee:	d405      	bmi.n	80025fc <_vfiprintf_r+0x220>
 80025f0:	89ab      	ldrh	r3, [r5, #12]
 80025f2:	059a      	lsls	r2, r3, #22
 80025f4:	d402      	bmi.n	80025fc <_vfiprintf_r+0x220>
 80025f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80025f8:	f7ff fc53 	bl	8001ea2 <__retarget_lock_release_recursive>
 80025fc:	89ab      	ldrh	r3, [r5, #12]
 80025fe:	065b      	lsls	r3, r3, #25
 8002600:	f53f af12 	bmi.w	8002428 <_vfiprintf_r+0x4c>
 8002604:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002606:	e711      	b.n	800242c <_vfiprintf_r+0x50>
 8002608:	ab03      	add	r3, sp, #12
 800260a:	9300      	str	r3, [sp, #0]
 800260c:	462a      	mov	r2, r5
 800260e:	4b09      	ldr	r3, [pc, #36]	; (8002634 <_vfiprintf_r+0x258>)
 8002610:	a904      	add	r1, sp, #16
 8002612:	4630      	mov	r0, r6
 8002614:	f000 f880 	bl	8002718 <_printf_i>
 8002618:	e7e4      	b.n	80025e4 <_vfiprintf_r+0x208>
 800261a:	bf00      	nop
 800261c:	08002f40 	.word	0x08002f40
 8002620:	08002f60 	.word	0x08002f60
 8002624:	08002f20 	.word	0x08002f20
 8002628:	08002f80 	.word	0x08002f80
 800262c:	08002f8a 	.word	0x08002f8a
 8002630:	00000000 	.word	0x00000000
 8002634:	080023b7 	.word	0x080023b7
 8002638:	08002f86 	.word	0x08002f86

0800263c <_printf_common>:
 800263c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002640:	4616      	mov	r6, r2
 8002642:	4699      	mov	r9, r3
 8002644:	688a      	ldr	r2, [r1, #8]
 8002646:	690b      	ldr	r3, [r1, #16]
 8002648:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800264c:	4293      	cmp	r3, r2
 800264e:	bfb8      	it	lt
 8002650:	4613      	movlt	r3, r2
 8002652:	6033      	str	r3, [r6, #0]
 8002654:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002658:	4607      	mov	r7, r0
 800265a:	460c      	mov	r4, r1
 800265c:	b10a      	cbz	r2, 8002662 <_printf_common+0x26>
 800265e:	3301      	adds	r3, #1
 8002660:	6033      	str	r3, [r6, #0]
 8002662:	6823      	ldr	r3, [r4, #0]
 8002664:	0699      	lsls	r1, r3, #26
 8002666:	bf42      	ittt	mi
 8002668:	6833      	ldrmi	r3, [r6, #0]
 800266a:	3302      	addmi	r3, #2
 800266c:	6033      	strmi	r3, [r6, #0]
 800266e:	6825      	ldr	r5, [r4, #0]
 8002670:	f015 0506 	ands.w	r5, r5, #6
 8002674:	d106      	bne.n	8002684 <_printf_common+0x48>
 8002676:	f104 0a19 	add.w	sl, r4, #25
 800267a:	68e3      	ldr	r3, [r4, #12]
 800267c:	6832      	ldr	r2, [r6, #0]
 800267e:	1a9b      	subs	r3, r3, r2
 8002680:	42ab      	cmp	r3, r5
 8002682:	dc26      	bgt.n	80026d2 <_printf_common+0x96>
 8002684:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002688:	1e13      	subs	r3, r2, #0
 800268a:	6822      	ldr	r2, [r4, #0]
 800268c:	bf18      	it	ne
 800268e:	2301      	movne	r3, #1
 8002690:	0692      	lsls	r2, r2, #26
 8002692:	d42b      	bmi.n	80026ec <_printf_common+0xb0>
 8002694:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002698:	4649      	mov	r1, r9
 800269a:	4638      	mov	r0, r7
 800269c:	47c0      	blx	r8
 800269e:	3001      	adds	r0, #1
 80026a0:	d01e      	beq.n	80026e0 <_printf_common+0xa4>
 80026a2:	6823      	ldr	r3, [r4, #0]
 80026a4:	68e5      	ldr	r5, [r4, #12]
 80026a6:	6832      	ldr	r2, [r6, #0]
 80026a8:	f003 0306 	and.w	r3, r3, #6
 80026ac:	2b04      	cmp	r3, #4
 80026ae:	bf08      	it	eq
 80026b0:	1aad      	subeq	r5, r5, r2
 80026b2:	68a3      	ldr	r3, [r4, #8]
 80026b4:	6922      	ldr	r2, [r4, #16]
 80026b6:	bf0c      	ite	eq
 80026b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80026bc:	2500      	movne	r5, #0
 80026be:	4293      	cmp	r3, r2
 80026c0:	bfc4      	itt	gt
 80026c2:	1a9b      	subgt	r3, r3, r2
 80026c4:	18ed      	addgt	r5, r5, r3
 80026c6:	2600      	movs	r6, #0
 80026c8:	341a      	adds	r4, #26
 80026ca:	42b5      	cmp	r5, r6
 80026cc:	d11a      	bne.n	8002704 <_printf_common+0xc8>
 80026ce:	2000      	movs	r0, #0
 80026d0:	e008      	b.n	80026e4 <_printf_common+0xa8>
 80026d2:	2301      	movs	r3, #1
 80026d4:	4652      	mov	r2, sl
 80026d6:	4649      	mov	r1, r9
 80026d8:	4638      	mov	r0, r7
 80026da:	47c0      	blx	r8
 80026dc:	3001      	adds	r0, #1
 80026de:	d103      	bne.n	80026e8 <_printf_common+0xac>
 80026e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80026e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026e8:	3501      	adds	r5, #1
 80026ea:	e7c6      	b.n	800267a <_printf_common+0x3e>
 80026ec:	18e1      	adds	r1, r4, r3
 80026ee:	1c5a      	adds	r2, r3, #1
 80026f0:	2030      	movs	r0, #48	; 0x30
 80026f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80026f6:	4422      	add	r2, r4
 80026f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80026fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002700:	3302      	adds	r3, #2
 8002702:	e7c7      	b.n	8002694 <_printf_common+0x58>
 8002704:	2301      	movs	r3, #1
 8002706:	4622      	mov	r2, r4
 8002708:	4649      	mov	r1, r9
 800270a:	4638      	mov	r0, r7
 800270c:	47c0      	blx	r8
 800270e:	3001      	adds	r0, #1
 8002710:	d0e6      	beq.n	80026e0 <_printf_common+0xa4>
 8002712:	3601      	adds	r6, #1
 8002714:	e7d9      	b.n	80026ca <_printf_common+0x8e>
	...

08002718 <_printf_i>:
 8002718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800271c:	460c      	mov	r4, r1
 800271e:	4691      	mov	r9, r2
 8002720:	7e27      	ldrb	r7, [r4, #24]
 8002722:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002724:	2f78      	cmp	r7, #120	; 0x78
 8002726:	4680      	mov	r8, r0
 8002728:	469a      	mov	sl, r3
 800272a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800272e:	d807      	bhi.n	8002740 <_printf_i+0x28>
 8002730:	2f62      	cmp	r7, #98	; 0x62
 8002732:	d80a      	bhi.n	800274a <_printf_i+0x32>
 8002734:	2f00      	cmp	r7, #0
 8002736:	f000 80d8 	beq.w	80028ea <_printf_i+0x1d2>
 800273a:	2f58      	cmp	r7, #88	; 0x58
 800273c:	f000 80a3 	beq.w	8002886 <_printf_i+0x16e>
 8002740:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002744:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002748:	e03a      	b.n	80027c0 <_printf_i+0xa8>
 800274a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800274e:	2b15      	cmp	r3, #21
 8002750:	d8f6      	bhi.n	8002740 <_printf_i+0x28>
 8002752:	a001      	add	r0, pc, #4	; (adr r0, 8002758 <_printf_i+0x40>)
 8002754:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002758:	080027b1 	.word	0x080027b1
 800275c:	080027c5 	.word	0x080027c5
 8002760:	08002741 	.word	0x08002741
 8002764:	08002741 	.word	0x08002741
 8002768:	08002741 	.word	0x08002741
 800276c:	08002741 	.word	0x08002741
 8002770:	080027c5 	.word	0x080027c5
 8002774:	08002741 	.word	0x08002741
 8002778:	08002741 	.word	0x08002741
 800277c:	08002741 	.word	0x08002741
 8002780:	08002741 	.word	0x08002741
 8002784:	080028d1 	.word	0x080028d1
 8002788:	080027f5 	.word	0x080027f5
 800278c:	080028b3 	.word	0x080028b3
 8002790:	08002741 	.word	0x08002741
 8002794:	08002741 	.word	0x08002741
 8002798:	080028f3 	.word	0x080028f3
 800279c:	08002741 	.word	0x08002741
 80027a0:	080027f5 	.word	0x080027f5
 80027a4:	08002741 	.word	0x08002741
 80027a8:	08002741 	.word	0x08002741
 80027ac:	080028bb 	.word	0x080028bb
 80027b0:	680b      	ldr	r3, [r1, #0]
 80027b2:	1d1a      	adds	r2, r3, #4
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	600a      	str	r2, [r1, #0]
 80027b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80027bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80027c0:	2301      	movs	r3, #1
 80027c2:	e0a3      	b.n	800290c <_printf_i+0x1f4>
 80027c4:	6825      	ldr	r5, [r4, #0]
 80027c6:	6808      	ldr	r0, [r1, #0]
 80027c8:	062e      	lsls	r6, r5, #24
 80027ca:	f100 0304 	add.w	r3, r0, #4
 80027ce:	d50a      	bpl.n	80027e6 <_printf_i+0xce>
 80027d0:	6805      	ldr	r5, [r0, #0]
 80027d2:	600b      	str	r3, [r1, #0]
 80027d4:	2d00      	cmp	r5, #0
 80027d6:	da03      	bge.n	80027e0 <_printf_i+0xc8>
 80027d8:	232d      	movs	r3, #45	; 0x2d
 80027da:	426d      	negs	r5, r5
 80027dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80027e0:	485e      	ldr	r0, [pc, #376]	; (800295c <_printf_i+0x244>)
 80027e2:	230a      	movs	r3, #10
 80027e4:	e019      	b.n	800281a <_printf_i+0x102>
 80027e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80027ea:	6805      	ldr	r5, [r0, #0]
 80027ec:	600b      	str	r3, [r1, #0]
 80027ee:	bf18      	it	ne
 80027f0:	b22d      	sxthne	r5, r5
 80027f2:	e7ef      	b.n	80027d4 <_printf_i+0xbc>
 80027f4:	680b      	ldr	r3, [r1, #0]
 80027f6:	6825      	ldr	r5, [r4, #0]
 80027f8:	1d18      	adds	r0, r3, #4
 80027fa:	6008      	str	r0, [r1, #0]
 80027fc:	0628      	lsls	r0, r5, #24
 80027fe:	d501      	bpl.n	8002804 <_printf_i+0xec>
 8002800:	681d      	ldr	r5, [r3, #0]
 8002802:	e002      	b.n	800280a <_printf_i+0xf2>
 8002804:	0669      	lsls	r1, r5, #25
 8002806:	d5fb      	bpl.n	8002800 <_printf_i+0xe8>
 8002808:	881d      	ldrh	r5, [r3, #0]
 800280a:	4854      	ldr	r0, [pc, #336]	; (800295c <_printf_i+0x244>)
 800280c:	2f6f      	cmp	r7, #111	; 0x6f
 800280e:	bf0c      	ite	eq
 8002810:	2308      	moveq	r3, #8
 8002812:	230a      	movne	r3, #10
 8002814:	2100      	movs	r1, #0
 8002816:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800281a:	6866      	ldr	r6, [r4, #4]
 800281c:	60a6      	str	r6, [r4, #8]
 800281e:	2e00      	cmp	r6, #0
 8002820:	bfa2      	ittt	ge
 8002822:	6821      	ldrge	r1, [r4, #0]
 8002824:	f021 0104 	bicge.w	r1, r1, #4
 8002828:	6021      	strge	r1, [r4, #0]
 800282a:	b90d      	cbnz	r5, 8002830 <_printf_i+0x118>
 800282c:	2e00      	cmp	r6, #0
 800282e:	d04d      	beq.n	80028cc <_printf_i+0x1b4>
 8002830:	4616      	mov	r6, r2
 8002832:	fbb5 f1f3 	udiv	r1, r5, r3
 8002836:	fb03 5711 	mls	r7, r3, r1, r5
 800283a:	5dc7      	ldrb	r7, [r0, r7]
 800283c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002840:	462f      	mov	r7, r5
 8002842:	42bb      	cmp	r3, r7
 8002844:	460d      	mov	r5, r1
 8002846:	d9f4      	bls.n	8002832 <_printf_i+0x11a>
 8002848:	2b08      	cmp	r3, #8
 800284a:	d10b      	bne.n	8002864 <_printf_i+0x14c>
 800284c:	6823      	ldr	r3, [r4, #0]
 800284e:	07df      	lsls	r7, r3, #31
 8002850:	d508      	bpl.n	8002864 <_printf_i+0x14c>
 8002852:	6923      	ldr	r3, [r4, #16]
 8002854:	6861      	ldr	r1, [r4, #4]
 8002856:	4299      	cmp	r1, r3
 8002858:	bfde      	ittt	le
 800285a:	2330      	movle	r3, #48	; 0x30
 800285c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002860:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8002864:	1b92      	subs	r2, r2, r6
 8002866:	6122      	str	r2, [r4, #16]
 8002868:	f8cd a000 	str.w	sl, [sp]
 800286c:	464b      	mov	r3, r9
 800286e:	aa03      	add	r2, sp, #12
 8002870:	4621      	mov	r1, r4
 8002872:	4640      	mov	r0, r8
 8002874:	f7ff fee2 	bl	800263c <_printf_common>
 8002878:	3001      	adds	r0, #1
 800287a:	d14c      	bne.n	8002916 <_printf_i+0x1fe>
 800287c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002880:	b004      	add	sp, #16
 8002882:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002886:	4835      	ldr	r0, [pc, #212]	; (800295c <_printf_i+0x244>)
 8002888:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800288c:	6823      	ldr	r3, [r4, #0]
 800288e:	680e      	ldr	r6, [r1, #0]
 8002890:	061f      	lsls	r7, r3, #24
 8002892:	f856 5b04 	ldr.w	r5, [r6], #4
 8002896:	600e      	str	r6, [r1, #0]
 8002898:	d514      	bpl.n	80028c4 <_printf_i+0x1ac>
 800289a:	07d9      	lsls	r1, r3, #31
 800289c:	bf44      	itt	mi
 800289e:	f043 0320 	orrmi.w	r3, r3, #32
 80028a2:	6023      	strmi	r3, [r4, #0]
 80028a4:	b91d      	cbnz	r5, 80028ae <_printf_i+0x196>
 80028a6:	6823      	ldr	r3, [r4, #0]
 80028a8:	f023 0320 	bic.w	r3, r3, #32
 80028ac:	6023      	str	r3, [r4, #0]
 80028ae:	2310      	movs	r3, #16
 80028b0:	e7b0      	b.n	8002814 <_printf_i+0xfc>
 80028b2:	6823      	ldr	r3, [r4, #0]
 80028b4:	f043 0320 	orr.w	r3, r3, #32
 80028b8:	6023      	str	r3, [r4, #0]
 80028ba:	2378      	movs	r3, #120	; 0x78
 80028bc:	4828      	ldr	r0, [pc, #160]	; (8002960 <_printf_i+0x248>)
 80028be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80028c2:	e7e3      	b.n	800288c <_printf_i+0x174>
 80028c4:	065e      	lsls	r6, r3, #25
 80028c6:	bf48      	it	mi
 80028c8:	b2ad      	uxthmi	r5, r5
 80028ca:	e7e6      	b.n	800289a <_printf_i+0x182>
 80028cc:	4616      	mov	r6, r2
 80028ce:	e7bb      	b.n	8002848 <_printf_i+0x130>
 80028d0:	680b      	ldr	r3, [r1, #0]
 80028d2:	6826      	ldr	r6, [r4, #0]
 80028d4:	6960      	ldr	r0, [r4, #20]
 80028d6:	1d1d      	adds	r5, r3, #4
 80028d8:	600d      	str	r5, [r1, #0]
 80028da:	0635      	lsls	r5, r6, #24
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	d501      	bpl.n	80028e4 <_printf_i+0x1cc>
 80028e0:	6018      	str	r0, [r3, #0]
 80028e2:	e002      	b.n	80028ea <_printf_i+0x1d2>
 80028e4:	0671      	lsls	r1, r6, #25
 80028e6:	d5fb      	bpl.n	80028e0 <_printf_i+0x1c8>
 80028e8:	8018      	strh	r0, [r3, #0]
 80028ea:	2300      	movs	r3, #0
 80028ec:	6123      	str	r3, [r4, #16]
 80028ee:	4616      	mov	r6, r2
 80028f0:	e7ba      	b.n	8002868 <_printf_i+0x150>
 80028f2:	680b      	ldr	r3, [r1, #0]
 80028f4:	1d1a      	adds	r2, r3, #4
 80028f6:	600a      	str	r2, [r1, #0]
 80028f8:	681e      	ldr	r6, [r3, #0]
 80028fa:	6862      	ldr	r2, [r4, #4]
 80028fc:	2100      	movs	r1, #0
 80028fe:	4630      	mov	r0, r6
 8002900:	f7fd fc66 	bl	80001d0 <memchr>
 8002904:	b108      	cbz	r0, 800290a <_printf_i+0x1f2>
 8002906:	1b80      	subs	r0, r0, r6
 8002908:	6060      	str	r0, [r4, #4]
 800290a:	6863      	ldr	r3, [r4, #4]
 800290c:	6123      	str	r3, [r4, #16]
 800290e:	2300      	movs	r3, #0
 8002910:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002914:	e7a8      	b.n	8002868 <_printf_i+0x150>
 8002916:	6923      	ldr	r3, [r4, #16]
 8002918:	4632      	mov	r2, r6
 800291a:	4649      	mov	r1, r9
 800291c:	4640      	mov	r0, r8
 800291e:	47d0      	blx	sl
 8002920:	3001      	adds	r0, #1
 8002922:	d0ab      	beq.n	800287c <_printf_i+0x164>
 8002924:	6823      	ldr	r3, [r4, #0]
 8002926:	079b      	lsls	r3, r3, #30
 8002928:	d413      	bmi.n	8002952 <_printf_i+0x23a>
 800292a:	68e0      	ldr	r0, [r4, #12]
 800292c:	9b03      	ldr	r3, [sp, #12]
 800292e:	4298      	cmp	r0, r3
 8002930:	bfb8      	it	lt
 8002932:	4618      	movlt	r0, r3
 8002934:	e7a4      	b.n	8002880 <_printf_i+0x168>
 8002936:	2301      	movs	r3, #1
 8002938:	4632      	mov	r2, r6
 800293a:	4649      	mov	r1, r9
 800293c:	4640      	mov	r0, r8
 800293e:	47d0      	blx	sl
 8002940:	3001      	adds	r0, #1
 8002942:	d09b      	beq.n	800287c <_printf_i+0x164>
 8002944:	3501      	adds	r5, #1
 8002946:	68e3      	ldr	r3, [r4, #12]
 8002948:	9903      	ldr	r1, [sp, #12]
 800294a:	1a5b      	subs	r3, r3, r1
 800294c:	42ab      	cmp	r3, r5
 800294e:	dcf2      	bgt.n	8002936 <_printf_i+0x21e>
 8002950:	e7eb      	b.n	800292a <_printf_i+0x212>
 8002952:	2500      	movs	r5, #0
 8002954:	f104 0619 	add.w	r6, r4, #25
 8002958:	e7f5      	b.n	8002946 <_printf_i+0x22e>
 800295a:	bf00      	nop
 800295c:	08002f91 	.word	0x08002f91
 8002960:	08002fa2 	.word	0x08002fa2

08002964 <_sbrk_r>:
 8002964:	b538      	push	{r3, r4, r5, lr}
 8002966:	4d06      	ldr	r5, [pc, #24]	; (8002980 <_sbrk_r+0x1c>)
 8002968:	2300      	movs	r3, #0
 800296a:	4604      	mov	r4, r0
 800296c:	4608      	mov	r0, r1
 800296e:	602b      	str	r3, [r5, #0]
 8002970:	f7fe fd72 	bl	8001458 <_sbrk>
 8002974:	1c43      	adds	r3, r0, #1
 8002976:	d102      	bne.n	800297e <_sbrk_r+0x1a>
 8002978:	682b      	ldr	r3, [r5, #0]
 800297a:	b103      	cbz	r3, 800297e <_sbrk_r+0x1a>
 800297c:	6023      	str	r3, [r4, #0]
 800297e:	bd38      	pop	{r3, r4, r5, pc}
 8002980:	200001d4 	.word	0x200001d4

08002984 <__sread>:
 8002984:	b510      	push	{r4, lr}
 8002986:	460c      	mov	r4, r1
 8002988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800298c:	f000 f99c 	bl	8002cc8 <_read_r>
 8002990:	2800      	cmp	r0, #0
 8002992:	bfab      	itete	ge
 8002994:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002996:	89a3      	ldrhlt	r3, [r4, #12]
 8002998:	181b      	addge	r3, r3, r0
 800299a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800299e:	bfac      	ite	ge
 80029a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80029a2:	81a3      	strhlt	r3, [r4, #12]
 80029a4:	bd10      	pop	{r4, pc}

080029a6 <__swrite>:
 80029a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029aa:	461f      	mov	r7, r3
 80029ac:	898b      	ldrh	r3, [r1, #12]
 80029ae:	05db      	lsls	r3, r3, #23
 80029b0:	4605      	mov	r5, r0
 80029b2:	460c      	mov	r4, r1
 80029b4:	4616      	mov	r6, r2
 80029b6:	d505      	bpl.n	80029c4 <__swrite+0x1e>
 80029b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029bc:	2302      	movs	r3, #2
 80029be:	2200      	movs	r2, #0
 80029c0:	f000 f916 	bl	8002bf0 <_lseek_r>
 80029c4:	89a3      	ldrh	r3, [r4, #12]
 80029c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80029ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80029ce:	81a3      	strh	r3, [r4, #12]
 80029d0:	4632      	mov	r2, r6
 80029d2:	463b      	mov	r3, r7
 80029d4:	4628      	mov	r0, r5
 80029d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80029da:	f7fd bf81 	b.w	80008e0 <_write_r>

080029de <__sseek>:
 80029de:	b510      	push	{r4, lr}
 80029e0:	460c      	mov	r4, r1
 80029e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80029e6:	f000 f903 	bl	8002bf0 <_lseek_r>
 80029ea:	1c43      	adds	r3, r0, #1
 80029ec:	89a3      	ldrh	r3, [r4, #12]
 80029ee:	bf15      	itete	ne
 80029f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80029f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80029f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80029fa:	81a3      	strheq	r3, [r4, #12]
 80029fc:	bf18      	it	ne
 80029fe:	81a3      	strhne	r3, [r4, #12]
 8002a00:	bd10      	pop	{r4, pc}

08002a02 <__sclose>:
 8002a02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002a06:	f000 b8c1 	b.w	8002b8c <_close_r>
	...

08002a0c <__swbuf_r>:
 8002a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a0e:	460e      	mov	r6, r1
 8002a10:	4614      	mov	r4, r2
 8002a12:	4605      	mov	r5, r0
 8002a14:	b118      	cbz	r0, 8002a1e <__swbuf_r+0x12>
 8002a16:	6983      	ldr	r3, [r0, #24]
 8002a18:	b90b      	cbnz	r3, 8002a1e <__swbuf_r+0x12>
 8002a1a:	f7ff f9a3 	bl	8001d64 <__sinit>
 8002a1e:	4b21      	ldr	r3, [pc, #132]	; (8002aa4 <__swbuf_r+0x98>)
 8002a20:	429c      	cmp	r4, r3
 8002a22:	d12b      	bne.n	8002a7c <__swbuf_r+0x70>
 8002a24:	686c      	ldr	r4, [r5, #4]
 8002a26:	69a3      	ldr	r3, [r4, #24]
 8002a28:	60a3      	str	r3, [r4, #8]
 8002a2a:	89a3      	ldrh	r3, [r4, #12]
 8002a2c:	071a      	lsls	r2, r3, #28
 8002a2e:	d52f      	bpl.n	8002a90 <__swbuf_r+0x84>
 8002a30:	6923      	ldr	r3, [r4, #16]
 8002a32:	b36b      	cbz	r3, 8002a90 <__swbuf_r+0x84>
 8002a34:	6923      	ldr	r3, [r4, #16]
 8002a36:	6820      	ldr	r0, [r4, #0]
 8002a38:	1ac0      	subs	r0, r0, r3
 8002a3a:	6963      	ldr	r3, [r4, #20]
 8002a3c:	b2f6      	uxtb	r6, r6
 8002a3e:	4283      	cmp	r3, r0
 8002a40:	4637      	mov	r7, r6
 8002a42:	dc04      	bgt.n	8002a4e <__swbuf_r+0x42>
 8002a44:	4621      	mov	r1, r4
 8002a46:	4628      	mov	r0, r5
 8002a48:	f7ff f8f8 	bl	8001c3c <_fflush_r>
 8002a4c:	bb30      	cbnz	r0, 8002a9c <__swbuf_r+0x90>
 8002a4e:	68a3      	ldr	r3, [r4, #8]
 8002a50:	3b01      	subs	r3, #1
 8002a52:	60a3      	str	r3, [r4, #8]
 8002a54:	6823      	ldr	r3, [r4, #0]
 8002a56:	1c5a      	adds	r2, r3, #1
 8002a58:	6022      	str	r2, [r4, #0]
 8002a5a:	701e      	strb	r6, [r3, #0]
 8002a5c:	6963      	ldr	r3, [r4, #20]
 8002a5e:	3001      	adds	r0, #1
 8002a60:	4283      	cmp	r3, r0
 8002a62:	d004      	beq.n	8002a6e <__swbuf_r+0x62>
 8002a64:	89a3      	ldrh	r3, [r4, #12]
 8002a66:	07db      	lsls	r3, r3, #31
 8002a68:	d506      	bpl.n	8002a78 <__swbuf_r+0x6c>
 8002a6a:	2e0a      	cmp	r6, #10
 8002a6c:	d104      	bne.n	8002a78 <__swbuf_r+0x6c>
 8002a6e:	4621      	mov	r1, r4
 8002a70:	4628      	mov	r0, r5
 8002a72:	f7ff f8e3 	bl	8001c3c <_fflush_r>
 8002a76:	b988      	cbnz	r0, 8002a9c <__swbuf_r+0x90>
 8002a78:	4638      	mov	r0, r7
 8002a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a7c:	4b0a      	ldr	r3, [pc, #40]	; (8002aa8 <__swbuf_r+0x9c>)
 8002a7e:	429c      	cmp	r4, r3
 8002a80:	d101      	bne.n	8002a86 <__swbuf_r+0x7a>
 8002a82:	68ac      	ldr	r4, [r5, #8]
 8002a84:	e7cf      	b.n	8002a26 <__swbuf_r+0x1a>
 8002a86:	4b09      	ldr	r3, [pc, #36]	; (8002aac <__swbuf_r+0xa0>)
 8002a88:	429c      	cmp	r4, r3
 8002a8a:	bf08      	it	eq
 8002a8c:	68ec      	ldreq	r4, [r5, #12]
 8002a8e:	e7ca      	b.n	8002a26 <__swbuf_r+0x1a>
 8002a90:	4621      	mov	r1, r4
 8002a92:	4628      	mov	r0, r5
 8002a94:	f000 f80c 	bl	8002ab0 <__swsetup_r>
 8002a98:	2800      	cmp	r0, #0
 8002a9a:	d0cb      	beq.n	8002a34 <__swbuf_r+0x28>
 8002a9c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002aa0:	e7ea      	b.n	8002a78 <__swbuf_r+0x6c>
 8002aa2:	bf00      	nop
 8002aa4:	08002f40 	.word	0x08002f40
 8002aa8:	08002f60 	.word	0x08002f60
 8002aac:	08002f20 	.word	0x08002f20

08002ab0 <__swsetup_r>:
 8002ab0:	4b32      	ldr	r3, [pc, #200]	; (8002b7c <__swsetup_r+0xcc>)
 8002ab2:	b570      	push	{r4, r5, r6, lr}
 8002ab4:	681d      	ldr	r5, [r3, #0]
 8002ab6:	4606      	mov	r6, r0
 8002ab8:	460c      	mov	r4, r1
 8002aba:	b125      	cbz	r5, 8002ac6 <__swsetup_r+0x16>
 8002abc:	69ab      	ldr	r3, [r5, #24]
 8002abe:	b913      	cbnz	r3, 8002ac6 <__swsetup_r+0x16>
 8002ac0:	4628      	mov	r0, r5
 8002ac2:	f7ff f94f 	bl	8001d64 <__sinit>
 8002ac6:	4b2e      	ldr	r3, [pc, #184]	; (8002b80 <__swsetup_r+0xd0>)
 8002ac8:	429c      	cmp	r4, r3
 8002aca:	d10f      	bne.n	8002aec <__swsetup_r+0x3c>
 8002acc:	686c      	ldr	r4, [r5, #4]
 8002ace:	89a3      	ldrh	r3, [r4, #12]
 8002ad0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ad4:	0719      	lsls	r1, r3, #28
 8002ad6:	d42c      	bmi.n	8002b32 <__swsetup_r+0x82>
 8002ad8:	06dd      	lsls	r5, r3, #27
 8002ada:	d411      	bmi.n	8002b00 <__swsetup_r+0x50>
 8002adc:	2309      	movs	r3, #9
 8002ade:	6033      	str	r3, [r6, #0]
 8002ae0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002ae4:	81a3      	strh	r3, [r4, #12]
 8002ae6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002aea:	e03e      	b.n	8002b6a <__swsetup_r+0xba>
 8002aec:	4b25      	ldr	r3, [pc, #148]	; (8002b84 <__swsetup_r+0xd4>)
 8002aee:	429c      	cmp	r4, r3
 8002af0:	d101      	bne.n	8002af6 <__swsetup_r+0x46>
 8002af2:	68ac      	ldr	r4, [r5, #8]
 8002af4:	e7eb      	b.n	8002ace <__swsetup_r+0x1e>
 8002af6:	4b24      	ldr	r3, [pc, #144]	; (8002b88 <__swsetup_r+0xd8>)
 8002af8:	429c      	cmp	r4, r3
 8002afa:	bf08      	it	eq
 8002afc:	68ec      	ldreq	r4, [r5, #12]
 8002afe:	e7e6      	b.n	8002ace <__swsetup_r+0x1e>
 8002b00:	0758      	lsls	r0, r3, #29
 8002b02:	d512      	bpl.n	8002b2a <__swsetup_r+0x7a>
 8002b04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b06:	b141      	cbz	r1, 8002b1a <__swsetup_r+0x6a>
 8002b08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b0c:	4299      	cmp	r1, r3
 8002b0e:	d002      	beq.n	8002b16 <__swsetup_r+0x66>
 8002b10:	4630      	mov	r0, r6
 8002b12:	f7ff fa33 	bl	8001f7c <_free_r>
 8002b16:	2300      	movs	r3, #0
 8002b18:	6363      	str	r3, [r4, #52]	; 0x34
 8002b1a:	89a3      	ldrh	r3, [r4, #12]
 8002b1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002b20:	81a3      	strh	r3, [r4, #12]
 8002b22:	2300      	movs	r3, #0
 8002b24:	6063      	str	r3, [r4, #4]
 8002b26:	6923      	ldr	r3, [r4, #16]
 8002b28:	6023      	str	r3, [r4, #0]
 8002b2a:	89a3      	ldrh	r3, [r4, #12]
 8002b2c:	f043 0308 	orr.w	r3, r3, #8
 8002b30:	81a3      	strh	r3, [r4, #12]
 8002b32:	6923      	ldr	r3, [r4, #16]
 8002b34:	b94b      	cbnz	r3, 8002b4a <__swsetup_r+0x9a>
 8002b36:	89a3      	ldrh	r3, [r4, #12]
 8002b38:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002b3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b40:	d003      	beq.n	8002b4a <__swsetup_r+0x9a>
 8002b42:	4621      	mov	r1, r4
 8002b44:	4630      	mov	r0, r6
 8002b46:	f7ff f9d1 	bl	8001eec <__smakebuf_r>
 8002b4a:	89a0      	ldrh	r0, [r4, #12]
 8002b4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002b50:	f010 0301 	ands.w	r3, r0, #1
 8002b54:	d00a      	beq.n	8002b6c <__swsetup_r+0xbc>
 8002b56:	2300      	movs	r3, #0
 8002b58:	60a3      	str	r3, [r4, #8]
 8002b5a:	6963      	ldr	r3, [r4, #20]
 8002b5c:	425b      	negs	r3, r3
 8002b5e:	61a3      	str	r3, [r4, #24]
 8002b60:	6923      	ldr	r3, [r4, #16]
 8002b62:	b943      	cbnz	r3, 8002b76 <__swsetup_r+0xc6>
 8002b64:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002b68:	d1ba      	bne.n	8002ae0 <__swsetup_r+0x30>
 8002b6a:	bd70      	pop	{r4, r5, r6, pc}
 8002b6c:	0781      	lsls	r1, r0, #30
 8002b6e:	bf58      	it	pl
 8002b70:	6963      	ldrpl	r3, [r4, #20]
 8002b72:	60a3      	str	r3, [r4, #8]
 8002b74:	e7f4      	b.n	8002b60 <__swsetup_r+0xb0>
 8002b76:	2000      	movs	r0, #0
 8002b78:	e7f7      	b.n	8002b6a <__swsetup_r+0xba>
 8002b7a:	bf00      	nop
 8002b7c:	2000002c 	.word	0x2000002c
 8002b80:	08002f40 	.word	0x08002f40
 8002b84:	08002f60 	.word	0x08002f60
 8002b88:	08002f20 	.word	0x08002f20

08002b8c <_close_r>:
 8002b8c:	b538      	push	{r3, r4, r5, lr}
 8002b8e:	4d06      	ldr	r5, [pc, #24]	; (8002ba8 <_close_r+0x1c>)
 8002b90:	2300      	movs	r3, #0
 8002b92:	4604      	mov	r4, r0
 8002b94:	4608      	mov	r0, r1
 8002b96:	602b      	str	r3, [r5, #0]
 8002b98:	f7fe fc29 	bl	80013ee <_close>
 8002b9c:	1c43      	adds	r3, r0, #1
 8002b9e:	d102      	bne.n	8002ba6 <_close_r+0x1a>
 8002ba0:	682b      	ldr	r3, [r5, #0]
 8002ba2:	b103      	cbz	r3, 8002ba6 <_close_r+0x1a>
 8002ba4:	6023      	str	r3, [r4, #0]
 8002ba6:	bd38      	pop	{r3, r4, r5, pc}
 8002ba8:	200001d4 	.word	0x200001d4

08002bac <_fstat_r>:
 8002bac:	b538      	push	{r3, r4, r5, lr}
 8002bae:	4d07      	ldr	r5, [pc, #28]	; (8002bcc <_fstat_r+0x20>)
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	4604      	mov	r4, r0
 8002bb4:	4608      	mov	r0, r1
 8002bb6:	4611      	mov	r1, r2
 8002bb8:	602b      	str	r3, [r5, #0]
 8002bba:	f7fe fc24 	bl	8001406 <_fstat>
 8002bbe:	1c43      	adds	r3, r0, #1
 8002bc0:	d102      	bne.n	8002bc8 <_fstat_r+0x1c>
 8002bc2:	682b      	ldr	r3, [r5, #0]
 8002bc4:	b103      	cbz	r3, 8002bc8 <_fstat_r+0x1c>
 8002bc6:	6023      	str	r3, [r4, #0]
 8002bc8:	bd38      	pop	{r3, r4, r5, pc}
 8002bca:	bf00      	nop
 8002bcc:	200001d4 	.word	0x200001d4

08002bd0 <_isatty_r>:
 8002bd0:	b538      	push	{r3, r4, r5, lr}
 8002bd2:	4d06      	ldr	r5, [pc, #24]	; (8002bec <_isatty_r+0x1c>)
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	4604      	mov	r4, r0
 8002bd8:	4608      	mov	r0, r1
 8002bda:	602b      	str	r3, [r5, #0]
 8002bdc:	f7fe fc23 	bl	8001426 <_isatty>
 8002be0:	1c43      	adds	r3, r0, #1
 8002be2:	d102      	bne.n	8002bea <_isatty_r+0x1a>
 8002be4:	682b      	ldr	r3, [r5, #0]
 8002be6:	b103      	cbz	r3, 8002bea <_isatty_r+0x1a>
 8002be8:	6023      	str	r3, [r4, #0]
 8002bea:	bd38      	pop	{r3, r4, r5, pc}
 8002bec:	200001d4 	.word	0x200001d4

08002bf0 <_lseek_r>:
 8002bf0:	b538      	push	{r3, r4, r5, lr}
 8002bf2:	4d07      	ldr	r5, [pc, #28]	; (8002c10 <_lseek_r+0x20>)
 8002bf4:	4604      	mov	r4, r0
 8002bf6:	4608      	mov	r0, r1
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	602a      	str	r2, [r5, #0]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	f7fe fc1c 	bl	800143c <_lseek>
 8002c04:	1c43      	adds	r3, r0, #1
 8002c06:	d102      	bne.n	8002c0e <_lseek_r+0x1e>
 8002c08:	682b      	ldr	r3, [r5, #0]
 8002c0a:	b103      	cbz	r3, 8002c0e <_lseek_r+0x1e>
 8002c0c:	6023      	str	r3, [r4, #0]
 8002c0e:	bd38      	pop	{r3, r4, r5, pc}
 8002c10:	200001d4 	.word	0x200001d4

08002c14 <memcpy>:
 8002c14:	440a      	add	r2, r1
 8002c16:	4291      	cmp	r1, r2
 8002c18:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002c1c:	d100      	bne.n	8002c20 <memcpy+0xc>
 8002c1e:	4770      	bx	lr
 8002c20:	b510      	push	{r4, lr}
 8002c22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002c26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002c2a:	4291      	cmp	r1, r2
 8002c2c:	d1f9      	bne.n	8002c22 <memcpy+0xe>
 8002c2e:	bd10      	pop	{r4, pc}

08002c30 <memmove>:
 8002c30:	4288      	cmp	r0, r1
 8002c32:	b510      	push	{r4, lr}
 8002c34:	eb01 0402 	add.w	r4, r1, r2
 8002c38:	d902      	bls.n	8002c40 <memmove+0x10>
 8002c3a:	4284      	cmp	r4, r0
 8002c3c:	4623      	mov	r3, r4
 8002c3e:	d807      	bhi.n	8002c50 <memmove+0x20>
 8002c40:	1e43      	subs	r3, r0, #1
 8002c42:	42a1      	cmp	r1, r4
 8002c44:	d008      	beq.n	8002c58 <memmove+0x28>
 8002c46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002c4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002c4e:	e7f8      	b.n	8002c42 <memmove+0x12>
 8002c50:	4402      	add	r2, r0
 8002c52:	4601      	mov	r1, r0
 8002c54:	428a      	cmp	r2, r1
 8002c56:	d100      	bne.n	8002c5a <memmove+0x2a>
 8002c58:	bd10      	pop	{r4, pc}
 8002c5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002c5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002c62:	e7f7      	b.n	8002c54 <memmove+0x24>

08002c64 <__malloc_lock>:
 8002c64:	4801      	ldr	r0, [pc, #4]	; (8002c6c <__malloc_lock+0x8>)
 8002c66:	f7ff b91b 	b.w	8001ea0 <__retarget_lock_acquire_recursive>
 8002c6a:	bf00      	nop
 8002c6c:	200001cc 	.word	0x200001cc

08002c70 <__malloc_unlock>:
 8002c70:	4801      	ldr	r0, [pc, #4]	; (8002c78 <__malloc_unlock+0x8>)
 8002c72:	f7ff b916 	b.w	8001ea2 <__retarget_lock_release_recursive>
 8002c76:	bf00      	nop
 8002c78:	200001cc 	.word	0x200001cc

08002c7c <_realloc_r>:
 8002c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c7e:	4607      	mov	r7, r0
 8002c80:	4614      	mov	r4, r2
 8002c82:	460e      	mov	r6, r1
 8002c84:	b921      	cbnz	r1, 8002c90 <_realloc_r+0x14>
 8002c86:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002c8a:	4611      	mov	r1, r2
 8002c8c:	f7ff b9c6 	b.w	800201c <_malloc_r>
 8002c90:	b922      	cbnz	r2, 8002c9c <_realloc_r+0x20>
 8002c92:	f7ff f973 	bl	8001f7c <_free_r>
 8002c96:	4625      	mov	r5, r4
 8002c98:	4628      	mov	r0, r5
 8002c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c9c:	f000 f826 	bl	8002cec <_malloc_usable_size_r>
 8002ca0:	42a0      	cmp	r0, r4
 8002ca2:	d20f      	bcs.n	8002cc4 <_realloc_r+0x48>
 8002ca4:	4621      	mov	r1, r4
 8002ca6:	4638      	mov	r0, r7
 8002ca8:	f7ff f9b8 	bl	800201c <_malloc_r>
 8002cac:	4605      	mov	r5, r0
 8002cae:	2800      	cmp	r0, #0
 8002cb0:	d0f2      	beq.n	8002c98 <_realloc_r+0x1c>
 8002cb2:	4631      	mov	r1, r6
 8002cb4:	4622      	mov	r2, r4
 8002cb6:	f7ff ffad 	bl	8002c14 <memcpy>
 8002cba:	4631      	mov	r1, r6
 8002cbc:	4638      	mov	r0, r7
 8002cbe:	f7ff f95d 	bl	8001f7c <_free_r>
 8002cc2:	e7e9      	b.n	8002c98 <_realloc_r+0x1c>
 8002cc4:	4635      	mov	r5, r6
 8002cc6:	e7e7      	b.n	8002c98 <_realloc_r+0x1c>

08002cc8 <_read_r>:
 8002cc8:	b538      	push	{r3, r4, r5, lr}
 8002cca:	4d07      	ldr	r5, [pc, #28]	; (8002ce8 <_read_r+0x20>)
 8002ccc:	4604      	mov	r4, r0
 8002cce:	4608      	mov	r0, r1
 8002cd0:	4611      	mov	r1, r2
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	602a      	str	r2, [r5, #0]
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	f7fe fb6c 	bl	80013b4 <_read>
 8002cdc:	1c43      	adds	r3, r0, #1
 8002cde:	d102      	bne.n	8002ce6 <_read_r+0x1e>
 8002ce0:	682b      	ldr	r3, [r5, #0]
 8002ce2:	b103      	cbz	r3, 8002ce6 <_read_r+0x1e>
 8002ce4:	6023      	str	r3, [r4, #0]
 8002ce6:	bd38      	pop	{r3, r4, r5, pc}
 8002ce8:	200001d4 	.word	0x200001d4

08002cec <_malloc_usable_size_r>:
 8002cec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cf0:	1f18      	subs	r0, r3, #4
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	bfbc      	itt	lt
 8002cf6:	580b      	ldrlt	r3, [r1, r0]
 8002cf8:	18c0      	addlt	r0, r0, r3
 8002cfa:	4770      	bx	lr

08002cfc <_init>:
 8002cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfe:	bf00      	nop
 8002d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d02:	bc08      	pop	{r3}
 8002d04:	469e      	mov	lr, r3
 8002d06:	4770      	bx	lr

08002d08 <_fini>:
 8002d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d0a:	bf00      	nop
 8002d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d0e:	bc08      	pop	{r3}
 8002d10:	469e      	mov	lr, r3
 8002d12:	4770      	bx	lr
