# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Escritorio/ALU {D:/Escritorio/ALU/registro.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:30:59 on Sep 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Escritorio/ALU" D:/Escritorio/ALU/registro.sv 
# -- Compiling module registro
# 
# Top level modules:
# 	registro
# End time: 09:30:59 on Sep 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Escritorio/ALU {D:/Escritorio/ALU/testRegistro.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:30:59 on Sep 09,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Escritorio/ALU" D:/Escritorio/ALU/testRegistro.sv 
# -- Compiling module testRegistro
# 
# Top level modules:
# 	testRegistro
# End time: 09:31:00 on Sep 09,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.testRegistro
# vsim work.testRegistro 
# Start time: 09:31:11 on Sep 09,2019
# Loading sv_std.std
# Loading work.testRegistro
# Loading work.registro
add wave -position end sim:/testRegistro/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: brian  Hostname: DESKTOP-9OAG4MA  ProcessID: 12592
#           Attempting to use alternate WLF file "./wlft3ayw2x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3ayw2x
run
# End time: 09:31:52 on Sep 09,2019, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
