NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v3.sv","mvau_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[196,0,3,"Module","Module"],[197,0,5,"<span class=\"Qualifier\">mvau_tb_v3.</span>&#8203;sv (testbench)","mvau_tb_v3.sv"],[198,0,3,"Signals","Signals"],[199,0,6,"aresetn","aresetn"],[200,0,6,"rready","rready"],[201,0,6,"wready","wready"],[202,0,6,"out_v","out_v"],[203,0,6,"out","out"],[204,0,6,"out_packed","out_packed"],[205,0,6,"in_v","in_v"],[206,0,6,"in_mat","in_mat"],[207,0,6,"in","in"],[208,0,6,"mvau_beh","mvau_beh"],[209,0,6,"test_count","test_count"],[210,0,6,"latency","latency"],[211,0,6,"sim_start","sim_start"],[212,0,6,"do_comp","do_comp"],[213,0,3,"Initial blocks","Initial_blocks"],[214,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[215,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[216,0,0,"CLK_GEN","CLK_GEN"],[217,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[218,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[219,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[220,0,2,"CALC_LATENCY","CALC_LATENCY"],[221,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[222,0,1,"Input Ready","Input_Ready"],[223,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[224,0,0,"Counters","Counters"],[225,0,0,"INP_GEN","INP_GEN"]]);