Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 26 15:21:19 2022
| Host         : PC-464 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.125        0.000                      0                  212        0.231        0.000                      0                  212        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.125        0.000                      0                  212        0.231        0.000                      0                  212        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 Clock_i/s_H2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.062ns (24.079%)  route 3.349ns (75.921%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.635     5.187    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  Clock_i/s_H2_reg[1]/Q
                         net (fo=5, routed)           1.364     7.006    Clock_i/s_cnt5[1]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.150     7.156 r  Clock_i/s_H1[3]_i_5/O
                         net (fo=1, routed)           0.835     7.991    Clock_i/s_H1[3]_i_5_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     8.323 f  Clock_i/s_H1[3]_i_4/O
                         net (fo=2, routed)           0.447     8.770    Clock_i/clk_en_i/s_H2_reg[3]
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.124     8.894 r  Clock_i/clk_en_i/s_H2[3]_i_1/O
                         net (fo=4, routed)           0.703     9.597    Clock_i/clk_en_i_n_6
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.518    14.890    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[1]/C
                         clock pessimism              0.297    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429    14.722    Clock_i/s_H2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 Clock_i/s_H2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.062ns (24.079%)  route 3.349ns (75.921%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.635     5.187    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  Clock_i/s_H2_reg[1]/Q
                         net (fo=5, routed)           1.364     7.006    Clock_i/s_cnt5[1]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.150     7.156 r  Clock_i/s_H1[3]_i_5/O
                         net (fo=1, routed)           0.835     7.991    Clock_i/s_H1[3]_i_5_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     8.323 f  Clock_i/s_H1[3]_i_4/O
                         net (fo=2, routed)           0.447     8.770    Clock_i/clk_en_i/s_H2_reg[3]
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.124     8.894 r  Clock_i/clk_en_i/s_H2[3]_i_1/O
                         net (fo=4, routed)           0.703     9.597    Clock_i/clk_en_i_n_6
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.518    14.890    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[2]/C
                         clock pessimism              0.297    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429    14.722    Clock_i/s_H2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 Clock_i/s_H2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.062ns (24.079%)  route 3.349ns (75.921%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.635     5.187    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  Clock_i/s_H2_reg[1]/Q
                         net (fo=5, routed)           1.364     7.006    Clock_i/s_cnt5[1]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.150     7.156 r  Clock_i/s_H1[3]_i_5/O
                         net (fo=1, routed)           0.835     7.991    Clock_i/s_H1[3]_i_5_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     8.323 f  Clock_i/s_H1[3]_i_4/O
                         net (fo=2, routed)           0.447     8.770    Clock_i/clk_en_i/s_H2_reg[3]
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.124     8.894 r  Clock_i/clk_en_i/s_H2[3]_i_1/O
                         net (fo=4, routed)           0.703     9.597    Clock_i/clk_en_i_n_6
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.518    14.890    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[3]/C
                         clock pessimism              0.297    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X4Y39          FDRE (Setup_fdre_C_R)       -0.429    14.722    Clock_i/s_H2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 Clock_i/s_H2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.062ns (25.015%)  route 3.183ns (74.985%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.635     5.187    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  Clock_i/s_H2_reg[1]/Q
                         net (fo=5, routed)           1.364     7.006    Clock_i/s_cnt5[1]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.150     7.156 r  Clock_i/s_H1[3]_i_5/O
                         net (fo=1, routed)           0.835     7.991    Clock_i/s_H1[3]_i_5_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     8.323 f  Clock_i/s_H1[3]_i_4/O
                         net (fo=2, routed)           0.447     8.770    Clock_i/clk_en_i/s_H2_reg[3]
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.124     8.894 r  Clock_i/clk_en_i/s_H2[3]_i_1/O
                         net (fo=4, routed)           0.538     9.432    Clock_i/clk_en_i_n_6
    SLICE_X2Y40          FDRE                                         r  Clock_i/s_H2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.520    14.892    Clock_i/CLK
    SLICE_X2Y40          FDRE                                         r  Clock_i/s_H2_reg[0]/C
                         clock pessimism              0.259    15.151    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y40          FDRE (Setup_fdre_C_R)       -0.524    14.591    Clock_i/s_H2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 Clock_i/s_H2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.062ns (26.161%)  route 2.997ns (73.839%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.635     5.187    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  Clock_i/s_H2_reg[1]/Q
                         net (fo=5, routed)           1.364     7.006    Clock_i/s_cnt5[1]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.150     7.156 r  Clock_i/s_H1[3]_i_5/O
                         net (fo=1, routed)           0.835     7.991    Clock_i/s_H1[3]_i_5_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     8.323 f  Clock_i/s_H1[3]_i_4/O
                         net (fo=2, routed)           0.174     8.497    Clock_i/clk_en_i/s_H2_reg[3]
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.621 r  Clock_i/clk_en_i/s_H1[3]_i_1/O
                         net (fo=4, routed)           0.625     9.246    Clock_i/clk_en_i_n_8
    SLICE_X2Y42          FDRE                                         r  Clock_i/s_H1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.521    14.893    Clock_i/CLK
    SLICE_X2Y42          FDRE                                         r  Clock_i/s_H1_reg[2]/C
                         clock pessimism              0.259    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524    14.592    Clock_i/s_H1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 Clock_i/s_H2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 1.062ns (26.161%)  route 2.997ns (73.839%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.635     5.187    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  Clock_i/s_H2_reg[1]/Q
                         net (fo=5, routed)           1.364     7.006    Clock_i/s_cnt5[1]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.150     7.156 r  Clock_i/s_H1[3]_i_5/O
                         net (fo=1, routed)           0.835     7.991    Clock_i/s_H1[3]_i_5_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     8.323 f  Clock_i/s_H1[3]_i_4/O
                         net (fo=2, routed)           0.174     8.497    Clock_i/clk_en_i/s_H2_reg[3]
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.621 r  Clock_i/clk_en_i/s_H1[3]_i_1/O
                         net (fo=4, routed)           0.625     9.246    Clock_i/clk_en_i_n_8
    SLICE_X2Y42          FDRE                                         r  Clock_i/s_H1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.521    14.893    Clock_i/CLK
    SLICE_X2Y42          FDRE                                         r  Clock_i/s_H1_reg[3]/C
                         clock pessimism              0.259    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524    14.592    Clock_i/s_H1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 Clock_i/s_S1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.196ns (27.862%)  route 3.097ns (72.138%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.190    Clock_i/CLK
    SLICE_X0Y39          FDRE                                         r  Clock_i/s_S1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  Clock_i/s_S1_reg[3]/Q
                         net (fo=5, routed)           0.997     6.606    Clock_i/clk_en_i/Q[3]
    SLICE_X0Y40          LUT5 (Prop_lut5_I3_O)        0.299     6.905 r  Clock_i/clk_en_i/s_S2[3]_i_2/O
                         net (fo=9, routed)           0.844     7.749    Clock_i/clk_en_i/s_S1
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.152     7.901 r  Clock_i/clk_en_i/s_H1[3]_i_2/O
                         net (fo=5, routed)           0.343     8.244    Clock_i/clk_en_i/s_M1_reg[3]_0[0]
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.326     8.570 r  Clock_i/clk_en_i/s_H2[3]_i_2/O
                         net (fo=4, routed)           0.912     9.482    Clock_i/s_H2
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.518    14.890    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[1]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X4Y39          FDRE (Setup_fdre_C_CE)      -0.205    14.908    Clock_i/s_H2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 Clock_i/s_S1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.196ns (27.862%)  route 3.097ns (72.138%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.190    Clock_i/CLK
    SLICE_X0Y39          FDRE                                         r  Clock_i/s_S1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  Clock_i/s_S1_reg[3]/Q
                         net (fo=5, routed)           0.997     6.606    Clock_i/clk_en_i/Q[3]
    SLICE_X0Y40          LUT5 (Prop_lut5_I3_O)        0.299     6.905 r  Clock_i/clk_en_i/s_S2[3]_i_2/O
                         net (fo=9, routed)           0.844     7.749    Clock_i/clk_en_i/s_S1
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.152     7.901 r  Clock_i/clk_en_i/s_H1[3]_i_2/O
                         net (fo=5, routed)           0.343     8.244    Clock_i/clk_en_i/s_M1_reg[3]_0[0]
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.326     8.570 r  Clock_i/clk_en_i/s_H2[3]_i_2/O
                         net (fo=4, routed)           0.912     9.482    Clock_i/s_H2
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.518    14.890    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[2]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X4Y39          FDRE (Setup_fdre_C_CE)      -0.205    14.908    Clock_i/s_H2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 Clock_i/s_S1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 1.196ns (27.862%)  route 3.097ns (72.138%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.638     5.190    Clock_i/CLK
    SLICE_X0Y39          FDRE                                         r  Clock_i/s_S1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.419     5.609 r  Clock_i/s_S1_reg[3]/Q
                         net (fo=5, routed)           0.997     6.606    Clock_i/clk_en_i/Q[3]
    SLICE_X0Y40          LUT5 (Prop_lut5_I3_O)        0.299     6.905 r  Clock_i/clk_en_i/s_S2[3]_i_2/O
                         net (fo=9, routed)           0.844     7.749    Clock_i/clk_en_i/s_S1
    SLICE_X0Y41          LUT4 (Prop_lut4_I1_O)        0.152     7.901 r  Clock_i/clk_en_i/s_H1[3]_i_2/O
                         net (fo=5, routed)           0.343     8.244    Clock_i/clk_en_i/s_M1_reg[3]_0[0]
    SLICE_X2Y42          LUT5 (Prop_lut5_I0_O)        0.326     8.570 r  Clock_i/clk_en_i/s_H2[3]_i_2/O
                         net (fo=4, routed)           0.912     9.482    Clock_i/s_H2
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.518    14.890    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[3]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X4Y39          FDRE (Setup_fdre_C_CE)      -0.205    14.908    Clock_i/s_H2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 Clock_i/s_H2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.062ns (26.715%)  route 2.913ns (73.285%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.635     5.187    Clock_i/CLK
    SLICE_X4Y39          FDRE                                         r  Clock_i/s_H2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  Clock_i/s_H2_reg[1]/Q
                         net (fo=5, routed)           1.364     7.006    Clock_i/s_cnt5[1]
    SLICE_X4Y39          LUT4 (Prop_lut4_I1_O)        0.150     7.156 r  Clock_i/s_H1[3]_i_5/O
                         net (fo=1, routed)           0.835     7.991    Clock_i/s_H1[3]_i_5_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     8.323 f  Clock_i/s_H1[3]_i_4/O
                         net (fo=2, routed)           0.174     8.497    Clock_i/clk_en_i/s_H2_reg[3]
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     8.621 r  Clock_i/clk_en_i/s_H1[3]_i_1/O
                         net (fo=4, routed)           0.541     9.162    Clock_i/clk_en_i_n_8
    SLICE_X2Y43          FDRE                                         r  Clock_i/s_H1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.522    14.894    Clock_i/CLK
    SLICE_X2Y43          FDRE                                         r  Clock_i/s_H1_reg[0]/C
                         clock pessimism              0.259    15.153    
                         clock uncertainty           -0.035    15.117    
    SLICE_X2Y43          FDRE (Setup_fdre_C_R)       -0.524    14.593    Clock_i/s_H1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  5.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Clock_i/clk_en_i/s_cnt_local_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/clk_en_i/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    Clock_i/clk_en_i/CLK
    SLICE_X3Y41          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Clock_i/clk_en_i/s_cnt_local_reg[21]/Q
                         net (fo=2, routed)           0.066     1.717    Clock_i/clk_en_i/s_cnt_local_reg[21]
    SLICE_X2Y41          LUT6 (Prop_lut6_I1_O)        0.045     1.762 f  Clock_i/clk_en_i/s_cnt_local[0]_i_7/O
                         net (fo=2, routed)           0.067     1.828    Clock_i/clk_en_i/s_cnt_local[0]_i_7_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  Clock_i/clk_en_i/ce_o_i_1/O
                         net (fo=1, routed)           0.000     1.873    Clock_i/clk_en_i/ce_o_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  Clock_i/clk_en_i/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     2.025    Clock_i/clk_en_i/CLK
    SLICE_X2Y41          FDRE                                         r  Clock_i/clk_en_i/ce_o_reg/C
                         clock pessimism             -0.503     1.522    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.120     1.642    Clock_i/clk_en_i/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/bin_cnt0/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.190ns (46.833%)  route 0.216ns (53.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.507    driver_seg_6_i/clk_en0/CLK
    SLICE_X4Y41          FDRE                                         r  driver_seg_6_i/clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  driver_seg_6_i/clk_en0/ce_o_reg/Q
                         net (fo=3, routed)           0.216     1.864    driver_seg_6_i/bin_cnt0/s_en
    SLICE_X2Y39          LUT5 (Prop_lut5_I1_O)        0.049     1.913 r  driver_seg_6_i/bin_cnt0/s_cnt_local[2]_i_1/O
                         net (fo=1, routed)           0.000     1.913    driver_seg_6_i/bin_cnt0/s_cnt_local[2]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     2.024    driver_seg_6_i/bin_cnt0/CLK
    SLICE_X2Y39          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[2]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.131     1.676    driver_seg_6_i/bin_cnt0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/bin_cnt0/s_cnt_local_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.304%)  route 0.216ns (53.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.507    driver_seg_6_i/clk_en0/CLK
    SLICE_X4Y41          FDRE                                         r  driver_seg_6_i/clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  driver_seg_6_i/clk_en0/ce_o_reg/Q
                         net (fo=3, routed)           0.216     1.864    driver_seg_6_i/bin_cnt0/s_en
    SLICE_X2Y39          LUT5 (Prop_lut5_I1_O)        0.045     1.909 r  driver_seg_6_i/bin_cnt0/s_cnt_local[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    driver_seg_6_i/bin_cnt0/s_cnt_local[1]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     2.024    driver_seg_6_i/bin_cnt0/CLK
    SLICE_X2Y39          FDRE                                         r  driver_seg_6_i/bin_cnt0/s_cnt_local_reg[1]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X2Y39          FDRE (Hold_fdre_C_D)         0.121     1.666    driver_seg_6_i/bin_cnt0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Clock_i/s_H1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/s_H1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.212ns (52.689%)  route 0.190ns (47.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.597     1.510    Clock_i/CLK
    SLICE_X2Y43          FDRE                                         r  Clock_i/s_H1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  Clock_i/s_H1_reg[0]/Q
                         net (fo=8, routed)           0.190     1.865    Clock_i/s_cnt4[0]
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.048     1.913 r  Clock_i/s_H1[3]_i_3/O
                         net (fo=1, routed)           0.000     1.913    Clock_i/plusOp__3[3]
    SLICE_X2Y42          FDRE                                         r  Clock_i/s_H1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     2.025    Clock_i/CLK
    SLICE_X2Y42          FDRE                                         r  Clock_i/s_H1_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X2Y42          FDRE (Hold_fdre_C_D)         0.131     1.656    Clock_i/s_H1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.507    driver_seg_6_i/clk_en0/CLK
    SLICE_X5Y41          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.117     1.765    driver_seg_6_i/clk_en0/s_cnt_local_reg[19]
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.873    driver_seg_6_i/clk_en0/s_cnt_local_reg[16]_i_1__0_n_4
    SLICE_X5Y41          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.865     2.023    driver_seg_6_i/clk_en0/CLK
    SLICE_X5Y41          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.105     1.612    driver_seg_6_i/clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.508    driver_seg_6_i/clk_en0/CLK
    SLICE_X5Y43          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.117     1.767    driver_seg_6_i/clk_en0/s_cnt_local_reg[27]
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  driver_seg_6_i/clk_en0/s_cnt_local_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.875    driver_seg_6_i/clk_en0/s_cnt_local_reg[24]_i_1__0_n_4
    SLICE_X5Y43          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     2.024    driver_seg_6_i/clk_en0/CLK
    SLICE_X5Y43          FDRE                                         r  driver_seg_6_i/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.105     1.613    driver_seg_6_i/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Clock_i/clk_en_i/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/clk_en_i/s_cnt_local_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.507    Clock_i/clk_en_i/CLK
    SLICE_X3Y37          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Clock_i/clk_en_i/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           0.118     1.766    Clock_i/clk_en_i/s_cnt_local_reg[7]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  Clock_i/clk_en_i/s_cnt_local_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    Clock_i/clk_en_i/s_cnt_local_reg[4]_i_1_n_4
    SLICE_X3Y37          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.864     2.022    Clock_i/clk_en_i/CLK
    SLICE_X3Y37          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[7]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    Clock_i/clk_en_i/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Clock_i/clk_en_i/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/clk_en_i/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    Clock_i/clk_en_i/CLK
    SLICE_X3Y42          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Clock_i/clk_en_i/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.118     1.768    Clock_i/clk_en_i/s_cnt_local_reg[27]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  Clock_i/clk_en_i/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    Clock_i/clk_en_i/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X3Y42          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     2.025    Clock_i/clk_en_i/CLK
    SLICE_X3Y42          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[27]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.105     1.614    Clock_i/clk_en_i/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_i/clk_en_i/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/clk_en_i/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.595     1.508    Clock_i/clk_en_i/CLK
    SLICE_X3Y38          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Clock_i/clk_en_i/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.119     1.769    Clock_i/clk_en_i/s_cnt_local_reg[11]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  Clock_i/clk_en_i/s_cnt_local_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    Clock_i/clk_en_i/s_cnt_local_reg[8]_i_1_n_4
    SLICE_X3Y38          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.866     2.024    Clock_i/clk_en_i/CLK
    SLICE_X3Y38          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[11]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    Clock_i/clk_en_i/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_i/clk_en_i/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_i/clk_en_i/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.596     1.509    Clock_i/clk_en_i/CLK
    SLICE_X3Y40          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  Clock_i/clk_en_i/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.119     1.770    Clock_i/clk_en_i/s_cnt_local_reg[19]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  Clock_i/clk_en_i/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    Clock_i/clk_en_i/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X3Y40          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.867     2.025    Clock_i/clk_en_i/CLK
    SLICE_X3Y40          FDRE                                         r  Clock_i/clk_en_i/s_cnt_local_reg[19]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105     1.614    Clock_i/clk_en_i/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y41     Clock_i/clk_en_i/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36     Clock_i/clk_en_i/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38     Clock_i/clk_en_i/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38     Clock_i/clk_en_i/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39     Clock_i/clk_en_i/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39     Clock_i/clk_en_i/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39     Clock_i/clk_en_i/s_cnt_local_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39     Clock_i/clk_en_i/s_cnt_local_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40     Clock_i/clk_en_i/s_cnt_local_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     Clock_i/clk_en_i/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     Clock_i/clk_en_i/s_cnt_local_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     Clock_i/clk_en_i/s_cnt_local_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     Clock_i/clk_en_i/s_cnt_local_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     Clock_i/clk_en_i/s_cnt_local_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     Clock_i/clk_en_i/s_cnt_local_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36     Clock_i/clk_en_i/s_cnt_local_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     Clock_i/s_H1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y43     Clock_i/s_H1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     Clock_i/s_M1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y41     Clock_i/clk_en_i/ce_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     Clock_i/clk_en_i/s_cnt_local_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y38     Clock_i/clk_en_i/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     Clock_i/clk_en_i/s_cnt_local_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     Clock_i/clk_en_i/s_cnt_local_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     Clock_i/clk_en_i/s_cnt_local_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     Clock_i/clk_en_i/s_cnt_local_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     Clock_i/clk_en_i/s_cnt_local_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     Clock_i/clk_en_i/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     Clock_i/clk_en_i/s_cnt_local_reg[18]/C



