// Seed: 148156398
module module_0 (
    input wor id_0,
    input supply0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3
    , id_24,
    output tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input wand id_9,
    input tri id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wor id_13,
    input uwire id_14,
    input wor id_15,
    input tri1 id_16,
    input tri0 id_17,
    input wire id_18,
    input tri0 id_19,
    input wire id_20,
    input wor id_21,
    output wire id_22
);
  tri1 id_25;
  logic [7:0] id_26;
  module_0(
      id_2, id_10
  );
  wire id_27;
  assign id_22 = 1;
  id_28(
      .id_0(1), .id_1(id_26[1==1] & 1), .id_2(id_6 * id_5 - 1), .sum(1)
  );
  wire id_29;
  assign id_25 = 1;
endmodule
