
2021-Firmware-Bootcamp-Fork.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003680  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08003740  08003740  00013740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003780  08003780  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003780  08003780  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003780  08003780  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003780  08003780  00013780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003784  08003784  00013784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003788  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  2000000c  08003794  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000015c  08003794  0002015c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e90a  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fc0  00000000  00000000  0002e93e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db0  00000000  00000000  00030900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cc8  00000000  00000000  000316b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c67  00000000  00000000  00032378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000110b6  00000000  00000000  0004bfdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096c0d  00000000  00000000  0005d095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f3ca2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000030b4  00000000  00000000  000f3cf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003728 	.word	0x08003728

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003728 	.word	0x08003728

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b08b      	sub	sp, #44	; 0x2c
 8000224:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000226:	2414      	movs	r4, #20
 8000228:	193b      	adds	r3, r7, r4
 800022a:	0018      	movs	r0, r3
 800022c:	2314      	movs	r3, #20
 800022e:	001a      	movs	r2, r3
 8000230:	2100      	movs	r1, #0
 8000232:	f003 fa71 	bl	8003718 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000236:	4b41      	ldr	r3, [pc, #260]	; (800033c <MX_GPIO_Init+0x11c>)
 8000238:	695a      	ldr	r2, [r3, #20]
 800023a:	4b40      	ldr	r3, [pc, #256]	; (800033c <MX_GPIO_Init+0x11c>)
 800023c:	2180      	movs	r1, #128	; 0x80
 800023e:	0309      	lsls	r1, r1, #12
 8000240:	430a      	orrs	r2, r1
 8000242:	615a      	str	r2, [r3, #20]
 8000244:	4b3d      	ldr	r3, [pc, #244]	; (800033c <MX_GPIO_Init+0x11c>)
 8000246:	695a      	ldr	r2, [r3, #20]
 8000248:	2380      	movs	r3, #128	; 0x80
 800024a:	031b      	lsls	r3, r3, #12
 800024c:	4013      	ands	r3, r2
 800024e:	613b      	str	r3, [r7, #16]
 8000250:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000252:	4b3a      	ldr	r3, [pc, #232]	; (800033c <MX_GPIO_Init+0x11c>)
 8000254:	695a      	ldr	r2, [r3, #20]
 8000256:	4b39      	ldr	r3, [pc, #228]	; (800033c <MX_GPIO_Init+0x11c>)
 8000258:	2180      	movs	r1, #128	; 0x80
 800025a:	03c9      	lsls	r1, r1, #15
 800025c:	430a      	orrs	r2, r1
 800025e:	615a      	str	r2, [r3, #20]
 8000260:	4b36      	ldr	r3, [pc, #216]	; (800033c <MX_GPIO_Init+0x11c>)
 8000262:	695a      	ldr	r2, [r3, #20]
 8000264:	2380      	movs	r3, #128	; 0x80
 8000266:	03db      	lsls	r3, r3, #15
 8000268:	4013      	ands	r3, r2
 800026a:	60fb      	str	r3, [r7, #12]
 800026c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800026e:	4b33      	ldr	r3, [pc, #204]	; (800033c <MX_GPIO_Init+0x11c>)
 8000270:	695a      	ldr	r2, [r3, #20]
 8000272:	4b32      	ldr	r3, [pc, #200]	; (800033c <MX_GPIO_Init+0x11c>)
 8000274:	2180      	movs	r1, #128	; 0x80
 8000276:	0289      	lsls	r1, r1, #10
 8000278:	430a      	orrs	r2, r1
 800027a:	615a      	str	r2, [r3, #20]
 800027c:	4b2f      	ldr	r3, [pc, #188]	; (800033c <MX_GPIO_Init+0x11c>)
 800027e:	695a      	ldr	r2, [r3, #20]
 8000280:	2380      	movs	r3, #128	; 0x80
 8000282:	029b      	lsls	r3, r3, #10
 8000284:	4013      	ands	r3, r2
 8000286:	60bb      	str	r3, [r7, #8]
 8000288:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800028a:	4b2c      	ldr	r3, [pc, #176]	; (800033c <MX_GPIO_Init+0x11c>)
 800028c:	695a      	ldr	r2, [r3, #20]
 800028e:	4b2b      	ldr	r3, [pc, #172]	; (800033c <MX_GPIO_Init+0x11c>)
 8000290:	2180      	movs	r1, #128	; 0x80
 8000292:	02c9      	lsls	r1, r1, #11
 8000294:	430a      	orrs	r2, r1
 8000296:	615a      	str	r2, [r3, #20]
 8000298:	4b28      	ldr	r3, [pc, #160]	; (800033c <MX_GPIO_Init+0x11c>)
 800029a:	695a      	ldr	r2, [r3, #20]
 800029c:	2380      	movs	r3, #128	; 0x80
 800029e:	02db      	lsls	r3, r3, #11
 80002a0:	4013      	ands	r3, r2
 80002a2:	607b      	str	r3, [r7, #4]
 80002a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80002a6:	2390      	movs	r3, #144	; 0x90
 80002a8:	05db      	lsls	r3, r3, #23
 80002aa:	2200      	movs	r2, #0
 80002ac:	2120      	movs	r1, #32
 80002ae:	0018      	movs	r0, r3
 80002b0:	f000 fe42 	bl	8000f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80002b4:	2380      	movs	r3, #128	; 0x80
 80002b6:	005b      	lsls	r3, r3, #1
 80002b8:	4821      	ldr	r0, [pc, #132]	; (8000340 <MX_GPIO_Init+0x120>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	0019      	movs	r1, r3
 80002be:	f000 fe3b 	bl	8000f38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002c2:	193b      	adds	r3, r7, r4
 80002c4:	2280      	movs	r2, #128	; 0x80
 80002c6:	0192      	lsls	r2, r2, #6
 80002c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80002ca:	193b      	adds	r3, r7, r4
 80002cc:	2284      	movs	r2, #132	; 0x84
 80002ce:	0392      	lsls	r2, r2, #14
 80002d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002d2:	193b      	adds	r3, r7, r4
 80002d4:	2200      	movs	r2, #0
 80002d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80002d8:	193b      	adds	r3, r7, r4
 80002da:	4a1a      	ldr	r2, [pc, #104]	; (8000344 <MX_GPIO_Init+0x124>)
 80002dc:	0019      	movs	r1, r3
 80002de:	0010      	movs	r0, r2
 80002e0:	f000 fcb2 	bl	8000c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80002e4:	193b      	adds	r3, r7, r4
 80002e6:	2220      	movs	r2, #32
 80002e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ea:	193b      	adds	r3, r7, r4
 80002ec:	2201      	movs	r2, #1
 80002ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f0:	193b      	adds	r3, r7, r4
 80002f2:	2200      	movs	r2, #0
 80002f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002f6:	193b      	adds	r3, r7, r4
 80002f8:	2200      	movs	r2, #0
 80002fa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80002fc:	193a      	adds	r2, r7, r4
 80002fe:	2390      	movs	r3, #144	; 0x90
 8000300:	05db      	lsls	r3, r3, #23
 8000302:	0011      	movs	r1, r2
 8000304:	0018      	movs	r0, r3
 8000306:	f000 fc9f 	bl	8000c48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800030a:	0021      	movs	r1, r4
 800030c:	187b      	adds	r3, r7, r1
 800030e:	2280      	movs	r2, #128	; 0x80
 8000310:	0052      	lsls	r2, r2, #1
 8000312:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000314:	187b      	adds	r3, r7, r1
 8000316:	2201      	movs	r2, #1
 8000318:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800031a:	187b      	adds	r3, r7, r1
 800031c:	2200      	movs	r2, #0
 800031e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000320:	187b      	adds	r3, r7, r1
 8000322:	2200      	movs	r2, #0
 8000324:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000326:	187b      	adds	r3, r7, r1
 8000328:	4a05      	ldr	r2, [pc, #20]	; (8000340 <MX_GPIO_Init+0x120>)
 800032a:	0019      	movs	r1, r3
 800032c:	0010      	movs	r0, r2
 800032e:	f000 fc8b 	bl	8000c48 <HAL_GPIO_Init>

}
 8000332:	46c0      	nop			; (mov r8, r8)
 8000334:	46bd      	mov	sp, r7
 8000336:	b00b      	add	sp, #44	; 0x2c
 8000338:	bd90      	pop	{r4, r7, pc}
 800033a:	46c0      	nop			; (mov r8, r8)
 800033c:	40021000 	.word	0x40021000
 8000340:	48000400 	.word	0x48000400
 8000344:	48000800 	.word	0x48000800

08000348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b084      	sub	sp, #16
 800034c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800034e:	f000 fb3f 	bl	80009d0 <HAL_Init>

  /* USER CODE BEGIN Init */

  uint8_t T_buffer [3] = {0b1, 0b1001, 0b1111};
 8000352:	1d3b      	adds	r3, r7, #4
 8000354:	4a18      	ldr	r2, [pc, #96]	; (80003b8 <main+0x70>)
 8000356:	8811      	ldrh	r1, [r2, #0]
 8000358:	8019      	strh	r1, [r3, #0]
 800035a:	7892      	ldrb	r2, [r2, #2]
 800035c:	709a      	strb	r2, [r3, #2]
  uint8_t R_buffer [3] = {0};
 800035e:	003b      	movs	r3, r7
 8000360:	4a16      	ldr	r2, [pc, #88]	; (80003bc <main+0x74>)
 8000362:	8812      	ldrh	r2, [r2, #0]
 8000364:	801a      	strh	r2, [r3, #0]
 8000366:	2202      	movs	r2, #2
 8000368:	2100      	movs	r1, #0
 800036a:	5499      	strb	r1, [r3, r2]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800036c:	f000 f82c 	bl	80003c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000370:	f7ff ff56 	bl	8000220 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000374:	f000 fa86 	bl	8000884 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000378:	f000 f87e 	bl	8000478 <MX_SPI1_Init>
  MX_TIM1_Init();
 800037c:	f000 f96c 	bl	8000658 <MX_TIM1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); //setting the PB4 port (I think that's the GPIO port?) low
 8000380:	2380      	movs	r3, #128	; 0x80
 8000382:	005b      	lsls	r3, r3, #1
 8000384:	480e      	ldr	r0, [pc, #56]	; (80003c0 <main+0x78>)
 8000386:	2200      	movs	r2, #0
 8000388:	0019      	movs	r1, r3
 800038a:	f000 fdd5 	bl	8000f38 <HAL_GPIO_WritePin>

	  HAL_SPI_TransmitReceive(&hspi1, T_buffer, R_buffer, 8, 500);
 800038e:	003a      	movs	r2, r7
 8000390:	1d39      	adds	r1, r7, #4
 8000392:	480c      	ldr	r0, [pc, #48]	; (80003c4 <main+0x7c>)
 8000394:	23fa      	movs	r3, #250	; 0xfa
 8000396:	005b      	lsls	r3, r3, #1
 8000398:	9300      	str	r3, [sp, #0]
 800039a:	2308      	movs	r3, #8
 800039c:	f001 fca0 	bl	8001ce0 <HAL_SPI_TransmitReceive>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); //setting the PB4 port high, initializing the system.
 80003a0:	2380      	movs	r3, #128	; 0x80
 80003a2:	005b      	lsls	r3, r3, #1
 80003a4:	4806      	ldr	r0, [pc, #24]	; (80003c0 <main+0x78>)
 80003a6:	2201      	movs	r2, #1
 80003a8:	0019      	movs	r1, r3
 80003aa:	f000 fdc5 	bl	8000f38 <HAL_GPIO_WritePin>

	  HAL_Delay(10); //prevents overload
 80003ae:	200a      	movs	r0, #10
 80003b0:	f000 fb72 	bl	8000a98 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); //setting the PB4 port (I think that's the GPIO port?) low
 80003b4:	e7e4      	b.n	8000380 <main+0x38>
 80003b6:	46c0      	nop			; (mov r8, r8)
 80003b8:	08003740 	.word	0x08003740
 80003bc:	08003744 	.word	0x08003744
 80003c0:	48000400 	.word	0x48000400
 80003c4:	20000028 	.word	0x20000028

080003c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003c8:	b590      	push	{r4, r7, lr}
 80003ca:	b099      	sub	sp, #100	; 0x64
 80003cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ce:	242c      	movs	r4, #44	; 0x2c
 80003d0:	193b      	adds	r3, r7, r4
 80003d2:	0018      	movs	r0, r3
 80003d4:	2334      	movs	r3, #52	; 0x34
 80003d6:	001a      	movs	r2, r3
 80003d8:	2100      	movs	r1, #0
 80003da:	f003 f99d 	bl	8003718 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003de:	231c      	movs	r3, #28
 80003e0:	18fb      	adds	r3, r7, r3
 80003e2:	0018      	movs	r0, r3
 80003e4:	2310      	movs	r3, #16
 80003e6:	001a      	movs	r2, r3
 80003e8:	2100      	movs	r1, #0
 80003ea:	f003 f995 	bl	8003718 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003ee:	003b      	movs	r3, r7
 80003f0:	0018      	movs	r0, r3
 80003f2:	231c      	movs	r3, #28
 80003f4:	001a      	movs	r2, r3
 80003f6:	2100      	movs	r1, #0
 80003f8:	f003 f98e 	bl	8003718 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80003fc:	193b      	adds	r3, r7, r4
 80003fe:	2220      	movs	r2, #32
 8000400:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000402:	193b      	adds	r3, r7, r4
 8000404:	2201      	movs	r2, #1
 8000406:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000408:	193b      	adds	r3, r7, r4
 800040a:	2200      	movs	r2, #0
 800040c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800040e:	193b      	adds	r3, r7, r4
 8000410:	0018      	movs	r0, r3
 8000412:	f000 fdaf 	bl	8000f74 <HAL_RCC_OscConfig>
 8000416:	1e03      	subs	r3, r0, #0
 8000418:	d001      	beq.n	800041e <SystemClock_Config+0x56>
  {
    Error_Handler();
 800041a:	f000 f828 	bl	800046e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800041e:	211c      	movs	r1, #28
 8000420:	187b      	adds	r3, r7, r1
 8000422:	2207      	movs	r2, #7
 8000424:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8000426:	187b      	adds	r3, r7, r1
 8000428:	2203      	movs	r2, #3
 800042a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800042c:	187b      	adds	r3, r7, r1
 800042e:	2200      	movs	r2, #0
 8000430:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000432:	187b      	adds	r3, r7, r1
 8000434:	2200      	movs	r2, #0
 8000436:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000438:	187b      	adds	r3, r7, r1
 800043a:	2101      	movs	r1, #1
 800043c:	0018      	movs	r0, r3
 800043e:	f001 f91f 	bl	8001680 <HAL_RCC_ClockConfig>
 8000442:	1e03      	subs	r3, r0, #0
 8000444:	d001      	beq.n	800044a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000446:	f000 f812 	bl	800046e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800044a:	003b      	movs	r3, r7
 800044c:	2202      	movs	r2, #2
 800044e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000450:	003b      	movs	r3, r7
 8000452:	2200      	movs	r2, #0
 8000454:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000456:	003b      	movs	r3, r7
 8000458:	0018      	movs	r0, r3
 800045a:	f001 fa8b 	bl	8001974 <HAL_RCCEx_PeriphCLKConfig>
 800045e:	1e03      	subs	r3, r0, #0
 8000460:	d001      	beq.n	8000466 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000462:	f000 f804 	bl	800046e <Error_Handler>
  }
}
 8000466:	46c0      	nop			; (mov r8, r8)
 8000468:	46bd      	mov	sp, r7
 800046a:	b019      	add	sp, #100	; 0x64
 800046c:	bd90      	pop	{r4, r7, pc}

0800046e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800046e:	b580      	push	{r7, lr}
 8000470:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000472:	b672      	cpsid	i
}
 8000474:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000476:	e7fe      	b.n	8000476 <Error_Handler+0x8>

08000478 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800047c:	4b1b      	ldr	r3, [pc, #108]	; (80004ec <MX_SPI1_Init+0x74>)
 800047e:	4a1c      	ldr	r2, [pc, #112]	; (80004f0 <MX_SPI1_Init+0x78>)
 8000480:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000482:	4b1a      	ldr	r3, [pc, #104]	; (80004ec <MX_SPI1_Init+0x74>)
 8000484:	2282      	movs	r2, #130	; 0x82
 8000486:	0052      	lsls	r2, r2, #1
 8000488:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800048a:	4b18      	ldr	r3, [pc, #96]	; (80004ec <MX_SPI1_Init+0x74>)
 800048c:	2200      	movs	r2, #0
 800048e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000490:	4b16      	ldr	r3, [pc, #88]	; (80004ec <MX_SPI1_Init+0x74>)
 8000492:	22e0      	movs	r2, #224	; 0xe0
 8000494:	00d2      	lsls	r2, r2, #3
 8000496:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000498:	4b14      	ldr	r3, [pc, #80]	; (80004ec <MX_SPI1_Init+0x74>)
 800049a:	2200      	movs	r2, #0
 800049c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800049e:	4b13      	ldr	r3, [pc, #76]	; (80004ec <MX_SPI1_Init+0x74>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004a4:	4b11      	ldr	r3, [pc, #68]	; (80004ec <MX_SPI1_Init+0x74>)
 80004a6:	2280      	movs	r2, #128	; 0x80
 80004a8:	0092      	lsls	r2, r2, #2
 80004aa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80004ac:	4b0f      	ldr	r3, [pc, #60]	; (80004ec <MX_SPI1_Init+0x74>)
 80004ae:	2218      	movs	r2, #24
 80004b0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004b2:	4b0e      	ldr	r3, [pc, #56]	; (80004ec <MX_SPI1_Init+0x74>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004b8:	4b0c      	ldr	r3, [pc, #48]	; (80004ec <MX_SPI1_Init+0x74>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004be:	4b0b      	ldr	r3, [pc, #44]	; (80004ec <MX_SPI1_Init+0x74>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80004c4:	4b09      	ldr	r3, [pc, #36]	; (80004ec <MX_SPI1_Init+0x74>)
 80004c6:	2207      	movs	r2, #7
 80004c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80004ca:	4b08      	ldr	r3, [pc, #32]	; (80004ec <MX_SPI1_Init+0x74>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80004d0:	4b06      	ldr	r3, [pc, #24]	; (80004ec <MX_SPI1_Init+0x74>)
 80004d2:	2208      	movs	r2, #8
 80004d4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80004d6:	4b05      	ldr	r3, [pc, #20]	; (80004ec <MX_SPI1_Init+0x74>)
 80004d8:	0018      	movs	r0, r3
 80004da:	f001 fb49 	bl	8001b70 <HAL_SPI_Init>
 80004de:	1e03      	subs	r3, r0, #0
 80004e0:	d001      	beq.n	80004e6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80004e2:	f7ff ffc4 	bl	800046e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	20000028 	.word	0x20000028
 80004f0:	40013000 	.word	0x40013000

080004f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80004f4:	b590      	push	{r4, r7, lr}
 80004f6:	b08b      	sub	sp, #44	; 0x2c
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004fc:	2414      	movs	r4, #20
 80004fe:	193b      	adds	r3, r7, r4
 8000500:	0018      	movs	r0, r3
 8000502:	2314      	movs	r3, #20
 8000504:	001a      	movs	r2, r3
 8000506:	2100      	movs	r1, #0
 8000508:	f003 f906 	bl	8003718 <memset>
  if(spiHandle->Instance==SPI1)
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	4a2e      	ldr	r2, [pc, #184]	; (80005cc <HAL_SPI_MspInit+0xd8>)
 8000512:	4293      	cmp	r3, r2
 8000514:	d155      	bne.n	80005c2 <HAL_SPI_MspInit+0xce>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000516:	4b2e      	ldr	r3, [pc, #184]	; (80005d0 <HAL_SPI_MspInit+0xdc>)
 8000518:	699a      	ldr	r2, [r3, #24]
 800051a:	4b2d      	ldr	r3, [pc, #180]	; (80005d0 <HAL_SPI_MspInit+0xdc>)
 800051c:	2180      	movs	r1, #128	; 0x80
 800051e:	0149      	lsls	r1, r1, #5
 8000520:	430a      	orrs	r2, r1
 8000522:	619a      	str	r2, [r3, #24]
 8000524:	4b2a      	ldr	r3, [pc, #168]	; (80005d0 <HAL_SPI_MspInit+0xdc>)
 8000526:	699a      	ldr	r2, [r3, #24]
 8000528:	2380      	movs	r3, #128	; 0x80
 800052a:	015b      	lsls	r3, r3, #5
 800052c:	4013      	ands	r3, r2
 800052e:	613b      	str	r3, [r7, #16]
 8000530:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000532:	4b27      	ldr	r3, [pc, #156]	; (80005d0 <HAL_SPI_MspInit+0xdc>)
 8000534:	695a      	ldr	r2, [r3, #20]
 8000536:	4b26      	ldr	r3, [pc, #152]	; (80005d0 <HAL_SPI_MspInit+0xdc>)
 8000538:	2180      	movs	r1, #128	; 0x80
 800053a:	0289      	lsls	r1, r1, #10
 800053c:	430a      	orrs	r2, r1
 800053e:	615a      	str	r2, [r3, #20]
 8000540:	4b23      	ldr	r3, [pc, #140]	; (80005d0 <HAL_SPI_MspInit+0xdc>)
 8000542:	695a      	ldr	r2, [r3, #20]
 8000544:	2380      	movs	r3, #128	; 0x80
 8000546:	029b      	lsls	r3, r3, #10
 8000548:	4013      	ands	r3, r2
 800054a:	60fb      	str	r3, [r7, #12]
 800054c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800054e:	4b20      	ldr	r3, [pc, #128]	; (80005d0 <HAL_SPI_MspInit+0xdc>)
 8000550:	695a      	ldr	r2, [r3, #20]
 8000552:	4b1f      	ldr	r3, [pc, #124]	; (80005d0 <HAL_SPI_MspInit+0xdc>)
 8000554:	2180      	movs	r1, #128	; 0x80
 8000556:	02c9      	lsls	r1, r1, #11
 8000558:	430a      	orrs	r2, r1
 800055a:	615a      	str	r2, [r3, #20]
 800055c:	4b1c      	ldr	r3, [pc, #112]	; (80005d0 <HAL_SPI_MspInit+0xdc>)
 800055e:	695a      	ldr	r2, [r3, #20]
 8000560:	2380      	movs	r3, #128	; 0x80
 8000562:	02db      	lsls	r3, r3, #11
 8000564:	4013      	ands	r3, r2
 8000566:	60bb      	str	r3, [r7, #8]
 8000568:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800056a:	193b      	adds	r3, r7, r4
 800056c:	22c0      	movs	r2, #192	; 0xc0
 800056e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000570:	193b      	adds	r3, r7, r4
 8000572:	2202      	movs	r2, #2
 8000574:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000576:	193b      	adds	r3, r7, r4
 8000578:	2200      	movs	r2, #0
 800057a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800057c:	193b      	adds	r3, r7, r4
 800057e:	2203      	movs	r2, #3
 8000580:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000582:	193b      	adds	r3, r7, r4
 8000584:	2200      	movs	r2, #0
 8000586:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000588:	193a      	adds	r2, r7, r4
 800058a:	2390      	movs	r3, #144	; 0x90
 800058c:	05db      	lsls	r3, r3, #23
 800058e:	0011      	movs	r1, r2
 8000590:	0018      	movs	r0, r3
 8000592:	f000 fb59 	bl	8000c48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000596:	0021      	movs	r1, r4
 8000598:	187b      	adds	r3, r7, r1
 800059a:	2208      	movs	r2, #8
 800059c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800059e:	187b      	adds	r3, r7, r1
 80005a0:	2202      	movs	r2, #2
 80005a2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	2200      	movs	r2, #0
 80005a8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005aa:	187b      	adds	r3, r7, r1
 80005ac:	2203      	movs	r2, #3
 80005ae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2200      	movs	r2, #0
 80005b4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	4a06      	ldr	r2, [pc, #24]	; (80005d4 <HAL_SPI_MspInit+0xe0>)
 80005ba:	0019      	movs	r1, r3
 80005bc:	0010      	movs	r0, r2
 80005be:	f000 fb43 	bl	8000c48 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	46bd      	mov	sp, r7
 80005c6:	b00b      	add	sp, #44	; 0x2c
 80005c8:	bd90      	pop	{r4, r7, pc}
 80005ca:	46c0      	nop			; (mov r8, r8)
 80005cc:	40013000 	.word	0x40013000
 80005d0:	40021000 	.word	0x40021000
 80005d4:	48000400 	.word	0x48000400

080005d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005de:	4b0f      	ldr	r3, [pc, #60]	; (800061c <HAL_MspInit+0x44>)
 80005e0:	699a      	ldr	r2, [r3, #24]
 80005e2:	4b0e      	ldr	r3, [pc, #56]	; (800061c <HAL_MspInit+0x44>)
 80005e4:	2101      	movs	r1, #1
 80005e6:	430a      	orrs	r2, r1
 80005e8:	619a      	str	r2, [r3, #24]
 80005ea:	4b0c      	ldr	r3, [pc, #48]	; (800061c <HAL_MspInit+0x44>)
 80005ec:	699b      	ldr	r3, [r3, #24]
 80005ee:	2201      	movs	r2, #1
 80005f0:	4013      	ands	r3, r2
 80005f2:	607b      	str	r3, [r7, #4]
 80005f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f6:	4b09      	ldr	r3, [pc, #36]	; (800061c <HAL_MspInit+0x44>)
 80005f8:	69da      	ldr	r2, [r3, #28]
 80005fa:	4b08      	ldr	r3, [pc, #32]	; (800061c <HAL_MspInit+0x44>)
 80005fc:	2180      	movs	r1, #128	; 0x80
 80005fe:	0549      	lsls	r1, r1, #21
 8000600:	430a      	orrs	r2, r1
 8000602:	61da      	str	r2, [r3, #28]
 8000604:	4b05      	ldr	r3, [pc, #20]	; (800061c <HAL_MspInit+0x44>)
 8000606:	69da      	ldr	r2, [r3, #28]
 8000608:	2380      	movs	r3, #128	; 0x80
 800060a:	055b      	lsls	r3, r3, #21
 800060c:	4013      	ands	r3, r2
 800060e:	603b      	str	r3, [r7, #0]
 8000610:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	46bd      	mov	sp, r7
 8000616:	b002      	add	sp, #8
 8000618:	bd80      	pop	{r7, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	40021000 	.word	0x40021000

08000620 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000624:	e7fe      	b.n	8000624 <NMI_Handler+0x4>

08000626 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000626:	b580      	push	{r7, lr}
 8000628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800062a:	e7fe      	b.n	800062a <HardFault_Handler+0x4>

0800062c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000630:	46c0      	nop			; (mov r8, r8)
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}

08000636 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000636:	b580      	push	{r7, lr}
 8000638:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}

08000640 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000644:	f000 fa0c 	bl	8000a60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000648:	46c0      	nop			; (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000652:	46c0      	nop			; (mov r8, r8)
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}

08000658 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b096      	sub	sp, #88	; 0x58
 800065c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800065e:	2348      	movs	r3, #72	; 0x48
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	0018      	movs	r0, r3
 8000664:	2310      	movs	r3, #16
 8000666:	001a      	movs	r2, r3
 8000668:	2100      	movs	r1, #0
 800066a:	f003 f855 	bl	8003718 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800066e:	2340      	movs	r3, #64	; 0x40
 8000670:	18fb      	adds	r3, r7, r3
 8000672:	0018      	movs	r0, r3
 8000674:	2308      	movs	r3, #8
 8000676:	001a      	movs	r2, r3
 8000678:	2100      	movs	r1, #0
 800067a:	f003 f84d 	bl	8003718 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800067e:	2324      	movs	r3, #36	; 0x24
 8000680:	18fb      	adds	r3, r7, r3
 8000682:	0018      	movs	r0, r3
 8000684:	231c      	movs	r3, #28
 8000686:	001a      	movs	r2, r3
 8000688:	2100      	movs	r1, #0
 800068a:	f003 f845 	bl	8003718 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	0018      	movs	r0, r3
 8000692:	2320      	movs	r3, #32
 8000694:	001a      	movs	r2, r3
 8000696:	2100      	movs	r1, #0
 8000698:	f003 f83e 	bl	8003718 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800069c:	4b46      	ldr	r3, [pc, #280]	; (80007b8 <MX_TIM1_Init+0x160>)
 800069e:	4a47      	ldr	r2, [pc, #284]	; (80007bc <MX_TIM1_Init+0x164>)
 80006a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 479-1;
 80006a2:	4b45      	ldr	r3, [pc, #276]	; (80007b8 <MX_TIM1_Init+0x160>)
 80006a4:	22ef      	movs	r2, #239	; 0xef
 80006a6:	0052      	lsls	r2, r2, #1
 80006a8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006aa:	4b43      	ldr	r3, [pc, #268]	; (80007b8 <MX_TIM1_Init+0x160>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 80006b0:	4b41      	ldr	r3, [pc, #260]	; (80007b8 <MX_TIM1_Init+0x160>)
 80006b2:	4a43      	ldr	r2, [pc, #268]	; (80007c0 <MX_TIM1_Init+0x168>)
 80006b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006b6:	4b40      	ldr	r3, [pc, #256]	; (80007b8 <MX_TIM1_Init+0x160>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80006bc:	4b3e      	ldr	r3, [pc, #248]	; (80007b8 <MX_TIM1_Init+0x160>)
 80006be:	2200      	movs	r2, #0
 80006c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c2:	4b3d      	ldr	r3, [pc, #244]	; (80007b8 <MX_TIM1_Init+0x160>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80006c8:	4b3b      	ldr	r3, [pc, #236]	; (80007b8 <MX_TIM1_Init+0x160>)
 80006ca:	0018      	movs	r0, r3
 80006cc:	f001 fe50 	bl	8002370 <HAL_TIM_Base_Init>
 80006d0:	1e03      	subs	r3, r0, #0
 80006d2:	d001      	beq.n	80006d8 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 80006d4:	f7ff fecb 	bl	800046e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006d8:	2148      	movs	r1, #72	; 0x48
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	2280      	movs	r2, #128	; 0x80
 80006de:	0152      	lsls	r2, r2, #5
 80006e0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80006e2:	187a      	adds	r2, r7, r1
 80006e4:	4b34      	ldr	r3, [pc, #208]	; (80007b8 <MX_TIM1_Init+0x160>)
 80006e6:	0011      	movs	r1, r2
 80006e8:	0018      	movs	r0, r3
 80006ea:	f001 ffaf 	bl	800264c <HAL_TIM_ConfigClockSource>
 80006ee:	1e03      	subs	r3, r0, #0
 80006f0:	d001      	beq.n	80006f6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80006f2:	f7ff febc 	bl	800046e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80006f6:	4b30      	ldr	r3, [pc, #192]	; (80007b8 <MX_TIM1_Init+0x160>)
 80006f8:	0018      	movs	r0, r3
 80006fa:	f001 fe89 	bl	8002410 <HAL_TIM_PWM_Init>
 80006fe:	1e03      	subs	r3, r0, #0
 8000700:	d001      	beq.n	8000706 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8000702:	f7ff feb4 	bl	800046e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000706:	2140      	movs	r1, #64	; 0x40
 8000708:	187b      	adds	r3, r7, r1
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800070e:	187b      	adds	r3, r7, r1
 8000710:	2200      	movs	r2, #0
 8000712:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000714:	187a      	adds	r2, r7, r1
 8000716:	4b28      	ldr	r3, [pc, #160]	; (80007b8 <MX_TIM1_Init+0x160>)
 8000718:	0011      	movs	r1, r2
 800071a:	0018      	movs	r0, r3
 800071c:	f002 fb80 	bl	8002e20 <HAL_TIMEx_MasterConfigSynchronization>
 8000720:	1e03      	subs	r3, r0, #0
 8000722:	d001      	beq.n	8000728 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8000724:	f7ff fea3 	bl	800046e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000728:	2124      	movs	r1, #36	; 0x24
 800072a:	187b      	adds	r3, r7, r1
 800072c:	2260      	movs	r2, #96	; 0x60
 800072e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000730:	187b      	adds	r3, r7, r1
 8000732:	2200      	movs	r2, #0
 8000734:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000736:	187b      	adds	r3, r7, r1
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800073c:	187b      	adds	r3, r7, r1
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000742:	187b      	adds	r3, r7, r1
 8000744:	2200      	movs	r2, #0
 8000746:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000748:	187b      	adds	r3, r7, r1
 800074a:	2200      	movs	r2, #0
 800074c:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2200      	movs	r2, #0
 8000752:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000754:	1879      	adds	r1, r7, r1
 8000756:	4b18      	ldr	r3, [pc, #96]	; (80007b8 <MX_TIM1_Init+0x160>)
 8000758:	2200      	movs	r2, #0
 800075a:	0018      	movs	r0, r3
 800075c:	f001 feb0 	bl	80024c0 <HAL_TIM_PWM_ConfigChannel>
 8000760:	1e03      	subs	r3, r0, #0
 8000762:	d001      	beq.n	8000768 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000764:	f7ff fe83 	bl	800046e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000768:	1d3b      	adds	r3, r7, #4
 800076a:	2200      	movs	r2, #0
 800076c:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	2200      	movs	r2, #0
 8000772:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000774:	1d3b      	adds	r3, r7, #4
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	2200      	movs	r2, #0
 800077e:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	2200      	movs	r2, #0
 8000784:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	2280      	movs	r2, #128	; 0x80
 800078a:	0192      	lsls	r2, r2, #6
 800078c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800078e:	1d3b      	adds	r3, r7, #4
 8000790:	2200      	movs	r2, #0
 8000792:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000794:	1d3a      	adds	r2, r7, #4
 8000796:	4b08      	ldr	r3, [pc, #32]	; (80007b8 <MX_TIM1_Init+0x160>)
 8000798:	0011      	movs	r1, r2
 800079a:	0018      	movs	r0, r3
 800079c:	f002 fb9e 	bl	8002edc <HAL_TIMEx_ConfigBreakDeadTime>
 80007a0:	1e03      	subs	r3, r0, #0
 80007a2:	d001      	beq.n	80007a8 <MX_TIM1_Init+0x150>
  {
    Error_Handler();
 80007a4:	f7ff fe63 	bl	800046e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80007a8:	4b03      	ldr	r3, [pc, #12]	; (80007b8 <MX_TIM1_Init+0x160>)
 80007aa:	0018      	movs	r0, r3
 80007ac:	f000 f82a 	bl	8000804 <HAL_TIM_MspPostInit>

}
 80007b0:	46c0      	nop			; (mov r8, r8)
 80007b2:	46bd      	mov	sp, r7
 80007b4:	b016      	add	sp, #88	; 0x58
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	2000008c 	.word	0x2000008c
 80007bc:	40012c00 	.word	0x40012c00
 80007c0:	000007cf 	.word	0x000007cf

080007c4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a0a      	ldr	r2, [pc, #40]	; (80007fc <HAL_TIM_Base_MspInit+0x38>)
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d10d      	bne.n	80007f2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80007d6:	4b0a      	ldr	r3, [pc, #40]	; (8000800 <HAL_TIM_Base_MspInit+0x3c>)
 80007d8:	699a      	ldr	r2, [r3, #24]
 80007da:	4b09      	ldr	r3, [pc, #36]	; (8000800 <HAL_TIM_Base_MspInit+0x3c>)
 80007dc:	2180      	movs	r1, #128	; 0x80
 80007de:	0109      	lsls	r1, r1, #4
 80007e0:	430a      	orrs	r2, r1
 80007e2:	619a      	str	r2, [r3, #24]
 80007e4:	4b06      	ldr	r3, [pc, #24]	; (8000800 <HAL_TIM_Base_MspInit+0x3c>)
 80007e6:	699a      	ldr	r2, [r3, #24]
 80007e8:	2380      	movs	r3, #128	; 0x80
 80007ea:	011b      	lsls	r3, r3, #4
 80007ec:	4013      	ands	r3, r2
 80007ee:	60fb      	str	r3, [r7, #12]
 80007f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	46bd      	mov	sp, r7
 80007f6:	b004      	add	sp, #16
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	40012c00 	.word	0x40012c00
 8000800:	40021000 	.word	0x40021000

08000804 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000804:	b590      	push	{r4, r7, lr}
 8000806:	b089      	sub	sp, #36	; 0x24
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080c:	240c      	movs	r4, #12
 800080e:	193b      	adds	r3, r7, r4
 8000810:	0018      	movs	r0, r3
 8000812:	2314      	movs	r3, #20
 8000814:	001a      	movs	r2, r3
 8000816:	2100      	movs	r1, #0
 8000818:	f002 ff7e 	bl	8003718 <memset>
  if(timHandle->Instance==TIM1)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	4a16      	ldr	r2, [pc, #88]	; (800087c <HAL_TIM_MspPostInit+0x78>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d125      	bne.n	8000872 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000826:	4b16      	ldr	r3, [pc, #88]	; (8000880 <HAL_TIM_MspPostInit+0x7c>)
 8000828:	695a      	ldr	r2, [r3, #20]
 800082a:	4b15      	ldr	r3, [pc, #84]	; (8000880 <HAL_TIM_MspPostInit+0x7c>)
 800082c:	2180      	movs	r1, #128	; 0x80
 800082e:	0289      	lsls	r1, r1, #10
 8000830:	430a      	orrs	r2, r1
 8000832:	615a      	str	r2, [r3, #20]
 8000834:	4b12      	ldr	r3, [pc, #72]	; (8000880 <HAL_TIM_MspPostInit+0x7c>)
 8000836:	695a      	ldr	r2, [r3, #20]
 8000838:	2380      	movs	r3, #128	; 0x80
 800083a:	029b      	lsls	r3, r3, #10
 800083c:	4013      	ands	r3, r2
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000842:	193b      	adds	r3, r7, r4
 8000844:	2280      	movs	r2, #128	; 0x80
 8000846:	0052      	lsls	r2, r2, #1
 8000848:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084a:	0021      	movs	r1, r4
 800084c:	187b      	adds	r3, r7, r1
 800084e:	2202      	movs	r2, #2
 8000850:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000852:	187b      	adds	r3, r7, r1
 8000854:	2200      	movs	r2, #0
 8000856:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	187b      	adds	r3, r7, r1
 800085a:	2200      	movs	r2, #0
 800085c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800085e:	187b      	adds	r3, r7, r1
 8000860:	2202      	movs	r2, #2
 8000862:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000864:	187a      	adds	r2, r7, r1
 8000866:	2390      	movs	r3, #144	; 0x90
 8000868:	05db      	lsls	r3, r3, #23
 800086a:	0011      	movs	r1, r2
 800086c:	0018      	movs	r0, r3
 800086e:	f000 f9eb 	bl	8000c48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	b009      	add	sp, #36	; 0x24
 8000878:	bd90      	pop	{r4, r7, pc}
 800087a:	46c0      	nop			; (mov r8, r8)
 800087c:	40012c00 	.word	0x40012c00
 8000880:	40021000 	.word	0x40021000

08000884 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000888:	4b14      	ldr	r3, [pc, #80]	; (80008dc <MX_USART2_UART_Init+0x58>)
 800088a:	4a15      	ldr	r2, [pc, #84]	; (80008e0 <MX_USART2_UART_Init+0x5c>)
 800088c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800088e:	4b13      	ldr	r3, [pc, #76]	; (80008dc <MX_USART2_UART_Init+0x58>)
 8000890:	2296      	movs	r2, #150	; 0x96
 8000892:	0212      	lsls	r2, r2, #8
 8000894:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000896:	4b11      	ldr	r3, [pc, #68]	; (80008dc <MX_USART2_UART_Init+0x58>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800089c:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <MX_USART2_UART_Init+0x58>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	; (80008dc <MX_USART2_UART_Init+0x58>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008a8:	4b0c      	ldr	r3, [pc, #48]	; (80008dc <MX_USART2_UART_Init+0x58>)
 80008aa:	220c      	movs	r2, #12
 80008ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	; (80008dc <MX_USART2_UART_Init+0x58>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b4:	4b09      	ldr	r3, [pc, #36]	; (80008dc <MX_USART2_UART_Init+0x58>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ba:	4b08      	ldr	r3, [pc, #32]	; (80008dc <MX_USART2_UART_Init+0x58>)
 80008bc:	2200      	movs	r2, #0
 80008be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008c0:	4b06      	ldr	r3, [pc, #24]	; (80008dc <MX_USART2_UART_Init+0x58>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008c6:	4b05      	ldr	r3, [pc, #20]	; (80008dc <MX_USART2_UART_Init+0x58>)
 80008c8:	0018      	movs	r0, r3
 80008ca:	f002 fb65 	bl	8002f98 <HAL_UART_Init>
 80008ce:	1e03      	subs	r3, r0, #0
 80008d0:	d001      	beq.n	80008d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80008d2:	f7ff fdcc 	bl	800046e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	200000d4 	.word	0x200000d4
 80008e0:	40004400 	.word	0x40004400

080008e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80008e4:	b590      	push	{r4, r7, lr}
 80008e6:	b08b      	sub	sp, #44	; 0x2c
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ec:	2414      	movs	r4, #20
 80008ee:	193b      	adds	r3, r7, r4
 80008f0:	0018      	movs	r0, r3
 80008f2:	2314      	movs	r3, #20
 80008f4:	001a      	movs	r2, r3
 80008f6:	2100      	movs	r1, #0
 80008f8:	f002 ff0e 	bl	8003718 <memset>
  if(uartHandle->Instance==USART2)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a1c      	ldr	r2, [pc, #112]	; (8000974 <HAL_UART_MspInit+0x90>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d132      	bne.n	800096c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000906:	4b1c      	ldr	r3, [pc, #112]	; (8000978 <HAL_UART_MspInit+0x94>)
 8000908:	69da      	ldr	r2, [r3, #28]
 800090a:	4b1b      	ldr	r3, [pc, #108]	; (8000978 <HAL_UART_MspInit+0x94>)
 800090c:	2180      	movs	r1, #128	; 0x80
 800090e:	0289      	lsls	r1, r1, #10
 8000910:	430a      	orrs	r2, r1
 8000912:	61da      	str	r2, [r3, #28]
 8000914:	4b18      	ldr	r3, [pc, #96]	; (8000978 <HAL_UART_MspInit+0x94>)
 8000916:	69da      	ldr	r2, [r3, #28]
 8000918:	2380      	movs	r3, #128	; 0x80
 800091a:	029b      	lsls	r3, r3, #10
 800091c:	4013      	ands	r3, r2
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b15      	ldr	r3, [pc, #84]	; (8000978 <HAL_UART_MspInit+0x94>)
 8000924:	695a      	ldr	r2, [r3, #20]
 8000926:	4b14      	ldr	r3, [pc, #80]	; (8000978 <HAL_UART_MspInit+0x94>)
 8000928:	2180      	movs	r1, #128	; 0x80
 800092a:	0289      	lsls	r1, r1, #10
 800092c:	430a      	orrs	r2, r1
 800092e:	615a      	str	r2, [r3, #20]
 8000930:	4b11      	ldr	r3, [pc, #68]	; (8000978 <HAL_UART_MspInit+0x94>)
 8000932:	695a      	ldr	r2, [r3, #20]
 8000934:	2380      	movs	r3, #128	; 0x80
 8000936:	029b      	lsls	r3, r3, #10
 8000938:	4013      	ands	r3, r2
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800093e:	0021      	movs	r1, r4
 8000940:	187b      	adds	r3, r7, r1
 8000942:	220c      	movs	r2, #12
 8000944:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000946:	187b      	adds	r3, r7, r1
 8000948:	2202      	movs	r2, #2
 800094a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	187b      	adds	r3, r7, r1
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	187b      	adds	r3, r7, r1
 8000954:	2200      	movs	r2, #0
 8000956:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000958:	187b      	adds	r3, r7, r1
 800095a:	2201      	movs	r2, #1
 800095c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095e:	187a      	adds	r2, r7, r1
 8000960:	2390      	movs	r3, #144	; 0x90
 8000962:	05db      	lsls	r3, r3, #23
 8000964:	0011      	movs	r1, r2
 8000966:	0018      	movs	r0, r3
 8000968:	f000 f96e 	bl	8000c48 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800096c:	46c0      	nop			; (mov r8, r8)
 800096e:	46bd      	mov	sp, r7
 8000970:	b00b      	add	sp, #44	; 0x2c
 8000972:	bd90      	pop	{r4, r7, pc}
 8000974:	40004400 	.word	0x40004400
 8000978:	40021000 	.word	0x40021000

0800097c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800097c:	480d      	ldr	r0, [pc, #52]	; (80009b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800097e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000980:	480d      	ldr	r0, [pc, #52]	; (80009b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000982:	490e      	ldr	r1, [pc, #56]	; (80009bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000984:	4a0e      	ldr	r2, [pc, #56]	; (80009c0 <LoopForever+0xe>)
  movs r3, #0
 8000986:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000988:	e002      	b.n	8000990 <LoopCopyDataInit>

0800098a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800098a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800098c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800098e:	3304      	adds	r3, #4

08000990 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000990:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000992:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000994:	d3f9      	bcc.n	800098a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000996:	4a0b      	ldr	r2, [pc, #44]	; (80009c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000998:	4c0b      	ldr	r4, [pc, #44]	; (80009c8 <LoopForever+0x16>)
  movs r3, #0
 800099a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800099c:	e001      	b.n	80009a2 <LoopFillZerobss>

0800099e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800099e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009a0:	3204      	adds	r2, #4

080009a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009a4:	d3fb      	bcc.n	800099e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80009a6:	f7ff fe52 	bl	800064e <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80009aa:	f002 fe91 	bl	80036d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009ae:	f7ff fccb 	bl	8000348 <main>

080009b2 <LoopForever>:

LoopForever:
    b LoopForever
 80009b2:	e7fe      	b.n	80009b2 <LoopForever>
  ldr   r0, =_estack
 80009b4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80009b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80009c0:	08003788 	.word	0x08003788
  ldr r2, =_sbss
 80009c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009c8:	2000015c 	.word	0x2000015c

080009cc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009cc:	e7fe      	b.n	80009cc <ADC1_COMP_IRQHandler>
	...

080009d0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009d4:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <HAL_Init+0x24>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <HAL_Init+0x24>)
 80009da:	2110      	movs	r1, #16
 80009dc:	430a      	orrs	r2, r1
 80009de:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80009e0:	2000      	movs	r0, #0
 80009e2:	f000 f809 	bl	80009f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009e6:	f7ff fdf7 	bl	80005d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009ea:	2300      	movs	r3, #0
}
 80009ec:	0018      	movs	r0, r3
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	46c0      	nop			; (mov r8, r8)
 80009f4:	40022000 	.word	0x40022000

080009f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009f8:	b590      	push	{r4, r7, lr}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a00:	4b14      	ldr	r3, [pc, #80]	; (8000a54 <HAL_InitTick+0x5c>)
 8000a02:	681c      	ldr	r4, [r3, #0]
 8000a04:	4b14      	ldr	r3, [pc, #80]	; (8000a58 <HAL_InitTick+0x60>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	0019      	movs	r1, r3
 8000a0a:	23fa      	movs	r3, #250	; 0xfa
 8000a0c:	0098      	lsls	r0, r3, #2
 8000a0e:	f7ff fb7b 	bl	8000108 <__udivsi3>
 8000a12:	0003      	movs	r3, r0
 8000a14:	0019      	movs	r1, r3
 8000a16:	0020      	movs	r0, r4
 8000a18:	f7ff fb76 	bl	8000108 <__udivsi3>
 8000a1c:	0003      	movs	r3, r0
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f000 f905 	bl	8000c2e <HAL_SYSTICK_Config>
 8000a24:	1e03      	subs	r3, r0, #0
 8000a26:	d001      	beq.n	8000a2c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	e00f      	b.n	8000a4c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2b03      	cmp	r3, #3
 8000a30:	d80b      	bhi.n	8000a4a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a32:	6879      	ldr	r1, [r7, #4]
 8000a34:	2301      	movs	r3, #1
 8000a36:	425b      	negs	r3, r3
 8000a38:	2200      	movs	r2, #0
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f000 f8e2 	bl	8000c04 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a40:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <HAL_InitTick+0x64>)
 8000a42:	687a      	ldr	r2, [r7, #4]
 8000a44:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000a46:	2300      	movs	r3, #0
 8000a48:	e000      	b.n	8000a4c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a4a:	2301      	movs	r3, #1
}
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	b003      	add	sp, #12
 8000a52:	bd90      	pop	{r4, r7, pc}
 8000a54:	20000000 	.word	0x20000000
 8000a58:	20000008 	.word	0x20000008
 8000a5c:	20000004 	.word	0x20000004

08000a60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a64:	4b05      	ldr	r3, [pc, #20]	; (8000a7c <HAL_IncTick+0x1c>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	001a      	movs	r2, r3
 8000a6a:	4b05      	ldr	r3, [pc, #20]	; (8000a80 <HAL_IncTick+0x20>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	18d2      	adds	r2, r2, r3
 8000a70:	4b03      	ldr	r3, [pc, #12]	; (8000a80 <HAL_IncTick+0x20>)
 8000a72:	601a      	str	r2, [r3, #0]
}
 8000a74:	46c0      	nop			; (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	46c0      	nop			; (mov r8, r8)
 8000a7c:	20000008 	.word	0x20000008
 8000a80:	20000158 	.word	0x20000158

08000a84 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  return uwTick;
 8000a88:	4b02      	ldr	r3, [pc, #8]	; (8000a94 <HAL_GetTick+0x10>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
}
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	46c0      	nop			; (mov r8, r8)
 8000a94:	20000158 	.word	0x20000158

08000a98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000aa0:	f7ff fff0 	bl	8000a84 <HAL_GetTick>
 8000aa4:	0003      	movs	r3, r0
 8000aa6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	d005      	beq.n	8000abe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ab2:	4b0a      	ldr	r3, [pc, #40]	; (8000adc <HAL_Delay+0x44>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	001a      	movs	r2, r3
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	189b      	adds	r3, r3, r2
 8000abc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000abe:	46c0      	nop			; (mov r8, r8)
 8000ac0:	f7ff ffe0 	bl	8000a84 <HAL_GetTick>
 8000ac4:	0002      	movs	r2, r0
 8000ac6:	68bb      	ldr	r3, [r7, #8]
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	68fa      	ldr	r2, [r7, #12]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d8f7      	bhi.n	8000ac0 <HAL_Delay+0x28>
  {
  }
}
 8000ad0:	46c0      	nop			; (mov r8, r8)
 8000ad2:	46c0      	nop			; (mov r8, r8)
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	b004      	add	sp, #16
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	46c0      	nop			; (mov r8, r8)
 8000adc:	20000008 	.word	0x20000008

08000ae0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ae0:	b590      	push	{r4, r7, lr}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	0002      	movs	r2, r0
 8000ae8:	6039      	str	r1, [r7, #0]
 8000aea:	1dfb      	adds	r3, r7, #7
 8000aec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000aee:	1dfb      	adds	r3, r7, #7
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2b7f      	cmp	r3, #127	; 0x7f
 8000af4:	d828      	bhi.n	8000b48 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000af6:	4a2f      	ldr	r2, [pc, #188]	; (8000bb4 <__NVIC_SetPriority+0xd4>)
 8000af8:	1dfb      	adds	r3, r7, #7
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	b25b      	sxtb	r3, r3
 8000afe:	089b      	lsrs	r3, r3, #2
 8000b00:	33c0      	adds	r3, #192	; 0xc0
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	589b      	ldr	r3, [r3, r2]
 8000b06:	1dfa      	adds	r2, r7, #7
 8000b08:	7812      	ldrb	r2, [r2, #0]
 8000b0a:	0011      	movs	r1, r2
 8000b0c:	2203      	movs	r2, #3
 8000b0e:	400a      	ands	r2, r1
 8000b10:	00d2      	lsls	r2, r2, #3
 8000b12:	21ff      	movs	r1, #255	; 0xff
 8000b14:	4091      	lsls	r1, r2
 8000b16:	000a      	movs	r2, r1
 8000b18:	43d2      	mvns	r2, r2
 8000b1a:	401a      	ands	r2, r3
 8000b1c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	019b      	lsls	r3, r3, #6
 8000b22:	22ff      	movs	r2, #255	; 0xff
 8000b24:	401a      	ands	r2, r3
 8000b26:	1dfb      	adds	r3, r7, #7
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	2303      	movs	r3, #3
 8000b2e:	4003      	ands	r3, r0
 8000b30:	00db      	lsls	r3, r3, #3
 8000b32:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b34:	481f      	ldr	r0, [pc, #124]	; (8000bb4 <__NVIC_SetPriority+0xd4>)
 8000b36:	1dfb      	adds	r3, r7, #7
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	b25b      	sxtb	r3, r3
 8000b3c:	089b      	lsrs	r3, r3, #2
 8000b3e:	430a      	orrs	r2, r1
 8000b40:	33c0      	adds	r3, #192	; 0xc0
 8000b42:	009b      	lsls	r3, r3, #2
 8000b44:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b46:	e031      	b.n	8000bac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b48:	4a1b      	ldr	r2, [pc, #108]	; (8000bb8 <__NVIC_SetPriority+0xd8>)
 8000b4a:	1dfb      	adds	r3, r7, #7
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	0019      	movs	r1, r3
 8000b50:	230f      	movs	r3, #15
 8000b52:	400b      	ands	r3, r1
 8000b54:	3b08      	subs	r3, #8
 8000b56:	089b      	lsrs	r3, r3, #2
 8000b58:	3306      	adds	r3, #6
 8000b5a:	009b      	lsls	r3, r3, #2
 8000b5c:	18d3      	adds	r3, r2, r3
 8000b5e:	3304      	adds	r3, #4
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	1dfa      	adds	r2, r7, #7
 8000b64:	7812      	ldrb	r2, [r2, #0]
 8000b66:	0011      	movs	r1, r2
 8000b68:	2203      	movs	r2, #3
 8000b6a:	400a      	ands	r2, r1
 8000b6c:	00d2      	lsls	r2, r2, #3
 8000b6e:	21ff      	movs	r1, #255	; 0xff
 8000b70:	4091      	lsls	r1, r2
 8000b72:	000a      	movs	r2, r1
 8000b74:	43d2      	mvns	r2, r2
 8000b76:	401a      	ands	r2, r3
 8000b78:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	019b      	lsls	r3, r3, #6
 8000b7e:	22ff      	movs	r2, #255	; 0xff
 8000b80:	401a      	ands	r2, r3
 8000b82:	1dfb      	adds	r3, r7, #7
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	0018      	movs	r0, r3
 8000b88:	2303      	movs	r3, #3
 8000b8a:	4003      	ands	r3, r0
 8000b8c:	00db      	lsls	r3, r3, #3
 8000b8e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b90:	4809      	ldr	r0, [pc, #36]	; (8000bb8 <__NVIC_SetPriority+0xd8>)
 8000b92:	1dfb      	adds	r3, r7, #7
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	001c      	movs	r4, r3
 8000b98:	230f      	movs	r3, #15
 8000b9a:	4023      	ands	r3, r4
 8000b9c:	3b08      	subs	r3, #8
 8000b9e:	089b      	lsrs	r3, r3, #2
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	3306      	adds	r3, #6
 8000ba4:	009b      	lsls	r3, r3, #2
 8000ba6:	18c3      	adds	r3, r0, r3
 8000ba8:	3304      	adds	r3, #4
 8000baa:	601a      	str	r2, [r3, #0]
}
 8000bac:	46c0      	nop			; (mov r8, r8)
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	b003      	add	sp, #12
 8000bb2:	bd90      	pop	{r4, r7, pc}
 8000bb4:	e000e100 	.word	0xe000e100
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	1e5a      	subs	r2, r3, #1
 8000bc8:	2380      	movs	r3, #128	; 0x80
 8000bca:	045b      	lsls	r3, r3, #17
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	d301      	bcc.n	8000bd4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	e010      	b.n	8000bf6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bd4:	4b0a      	ldr	r3, [pc, #40]	; (8000c00 <SysTick_Config+0x44>)
 8000bd6:	687a      	ldr	r2, [r7, #4]
 8000bd8:	3a01      	subs	r2, #1
 8000bda:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bdc:	2301      	movs	r3, #1
 8000bde:	425b      	negs	r3, r3
 8000be0:	2103      	movs	r1, #3
 8000be2:	0018      	movs	r0, r3
 8000be4:	f7ff ff7c 	bl	8000ae0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000be8:	4b05      	ldr	r3, [pc, #20]	; (8000c00 <SysTick_Config+0x44>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bee:	4b04      	ldr	r3, [pc, #16]	; (8000c00 <SysTick_Config+0x44>)
 8000bf0:	2207      	movs	r2, #7
 8000bf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	b002      	add	sp, #8
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	e000e010 	.word	0xe000e010

08000c04 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60b9      	str	r1, [r7, #8]
 8000c0c:	607a      	str	r2, [r7, #4]
 8000c0e:	210f      	movs	r1, #15
 8000c10:	187b      	adds	r3, r7, r1
 8000c12:	1c02      	adds	r2, r0, #0
 8000c14:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c16:	68ba      	ldr	r2, [r7, #8]
 8000c18:	187b      	adds	r3, r7, r1
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	b25b      	sxtb	r3, r3
 8000c1e:	0011      	movs	r1, r2
 8000c20:	0018      	movs	r0, r3
 8000c22:	f7ff ff5d 	bl	8000ae0 <__NVIC_SetPriority>
}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	b004      	add	sp, #16
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b082      	sub	sp, #8
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	0018      	movs	r0, r3
 8000c3a:	f7ff ffbf 	bl	8000bbc <SysTick_Config>
 8000c3e:	0003      	movs	r3, r0
}
 8000c40:	0018      	movs	r0, r3
 8000c42:	46bd      	mov	sp, r7
 8000c44:	b002      	add	sp, #8
 8000c46:	bd80      	pop	{r7, pc}

08000c48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c52:	2300      	movs	r3, #0
 8000c54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c56:	e155      	b.n	8000f04 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	697a      	ldr	r2, [r7, #20]
 8000c60:	4091      	lsls	r1, r2
 8000c62:	000a      	movs	r2, r1
 8000c64:	4013      	ands	r3, r2
 8000c66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d100      	bne.n	8000c70 <HAL_GPIO_Init+0x28>
 8000c6e:	e146      	b.n	8000efe <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	2203      	movs	r2, #3
 8000c76:	4013      	ands	r3, r2
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d005      	beq.n	8000c88 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	2203      	movs	r2, #3
 8000c82:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c84:	2b02      	cmp	r3, #2
 8000c86:	d130      	bne.n	8000cea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	689b      	ldr	r3, [r3, #8]
 8000c8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	2203      	movs	r2, #3
 8000c94:	409a      	lsls	r2, r3
 8000c96:	0013      	movs	r3, r2
 8000c98:	43da      	mvns	r2, r3
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	68da      	ldr	r2, [r3, #12]
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	005b      	lsls	r3, r3, #1
 8000ca8:	409a      	lsls	r2, r3
 8000caa:	0013      	movs	r3, r2
 8000cac:	693a      	ldr	r2, [r7, #16]
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	693a      	ldr	r2, [r7, #16]
 8000cb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	409a      	lsls	r2, r3
 8000cc4:	0013      	movs	r3, r2
 8000cc6:	43da      	mvns	r2, r3
 8000cc8:	693b      	ldr	r3, [r7, #16]
 8000cca:	4013      	ands	r3, r2
 8000ccc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	091b      	lsrs	r3, r3, #4
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	401a      	ands	r2, r3
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	409a      	lsls	r2, r3
 8000cdc:	0013      	movs	r3, r2
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2203      	movs	r2, #3
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	2b03      	cmp	r3, #3
 8000cf4:	d017      	beq.n	8000d26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	68db      	ldr	r3, [r3, #12]
 8000cfa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	005b      	lsls	r3, r3, #1
 8000d00:	2203      	movs	r2, #3
 8000d02:	409a      	lsls	r2, r3
 8000d04:	0013      	movs	r3, r2
 8000d06:	43da      	mvns	r2, r3
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	689a      	ldr	r2, [r3, #8]
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	005b      	lsls	r3, r3, #1
 8000d16:	409a      	lsls	r2, r3
 8000d18:	0013      	movs	r3, r2
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	2203      	movs	r2, #3
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	2b02      	cmp	r3, #2
 8000d30:	d123      	bne.n	8000d7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	08da      	lsrs	r2, r3, #3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	3208      	adds	r2, #8
 8000d3a:	0092      	lsls	r2, r2, #2
 8000d3c:	58d3      	ldr	r3, [r2, r3]
 8000d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	2207      	movs	r2, #7
 8000d44:	4013      	ands	r3, r2
 8000d46:	009b      	lsls	r3, r3, #2
 8000d48:	220f      	movs	r2, #15
 8000d4a:	409a      	lsls	r2, r3
 8000d4c:	0013      	movs	r3, r2
 8000d4e:	43da      	mvns	r2, r3
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	4013      	ands	r3, r2
 8000d54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	691a      	ldr	r2, [r3, #16]
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	2107      	movs	r1, #7
 8000d5e:	400b      	ands	r3, r1
 8000d60:	009b      	lsls	r3, r3, #2
 8000d62:	409a      	lsls	r2, r3
 8000d64:	0013      	movs	r3, r2
 8000d66:	693a      	ldr	r2, [r7, #16]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	08da      	lsrs	r2, r3, #3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	3208      	adds	r2, #8
 8000d74:	0092      	lsls	r2, r2, #2
 8000d76:	6939      	ldr	r1, [r7, #16]
 8000d78:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	2203      	movs	r2, #3
 8000d86:	409a      	lsls	r2, r3
 8000d88:	0013      	movs	r3, r2
 8000d8a:	43da      	mvns	r2, r3
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	4013      	ands	r3, r2
 8000d90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	2203      	movs	r2, #3
 8000d98:	401a      	ands	r2, r3
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	005b      	lsls	r3, r3, #1
 8000d9e:	409a      	lsls	r2, r3
 8000da0:	0013      	movs	r3, r2
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	693a      	ldr	r2, [r7, #16]
 8000dac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	685a      	ldr	r2, [r3, #4]
 8000db2:	23c0      	movs	r3, #192	; 0xc0
 8000db4:	029b      	lsls	r3, r3, #10
 8000db6:	4013      	ands	r3, r2
 8000db8:	d100      	bne.n	8000dbc <HAL_GPIO_Init+0x174>
 8000dba:	e0a0      	b.n	8000efe <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dbc:	4b57      	ldr	r3, [pc, #348]	; (8000f1c <HAL_GPIO_Init+0x2d4>)
 8000dbe:	699a      	ldr	r2, [r3, #24]
 8000dc0:	4b56      	ldr	r3, [pc, #344]	; (8000f1c <HAL_GPIO_Init+0x2d4>)
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	619a      	str	r2, [r3, #24]
 8000dc8:	4b54      	ldr	r3, [pc, #336]	; (8000f1c <HAL_GPIO_Init+0x2d4>)
 8000dca:	699b      	ldr	r3, [r3, #24]
 8000dcc:	2201      	movs	r2, #1
 8000dce:	4013      	ands	r3, r2
 8000dd0:	60bb      	str	r3, [r7, #8]
 8000dd2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000dd4:	4a52      	ldr	r2, [pc, #328]	; (8000f20 <HAL_GPIO_Init+0x2d8>)
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	089b      	lsrs	r3, r3, #2
 8000dda:	3302      	adds	r3, #2
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	589b      	ldr	r3, [r3, r2]
 8000de0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	2203      	movs	r2, #3
 8000de6:	4013      	ands	r3, r2
 8000de8:	009b      	lsls	r3, r3, #2
 8000dea:	220f      	movs	r2, #15
 8000dec:	409a      	lsls	r2, r3
 8000dee:	0013      	movs	r3, r2
 8000df0:	43da      	mvns	r2, r3
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	4013      	ands	r3, r2
 8000df6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	2390      	movs	r3, #144	; 0x90
 8000dfc:	05db      	lsls	r3, r3, #23
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d019      	beq.n	8000e36 <HAL_GPIO_Init+0x1ee>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4a47      	ldr	r2, [pc, #284]	; (8000f24 <HAL_GPIO_Init+0x2dc>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d013      	beq.n	8000e32 <HAL_GPIO_Init+0x1ea>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4a46      	ldr	r2, [pc, #280]	; (8000f28 <HAL_GPIO_Init+0x2e0>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d00d      	beq.n	8000e2e <HAL_GPIO_Init+0x1e6>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4a45      	ldr	r2, [pc, #276]	; (8000f2c <HAL_GPIO_Init+0x2e4>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d007      	beq.n	8000e2a <HAL_GPIO_Init+0x1e2>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4a44      	ldr	r2, [pc, #272]	; (8000f30 <HAL_GPIO_Init+0x2e8>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d101      	bne.n	8000e26 <HAL_GPIO_Init+0x1de>
 8000e22:	2304      	movs	r3, #4
 8000e24:	e008      	b.n	8000e38 <HAL_GPIO_Init+0x1f0>
 8000e26:	2305      	movs	r3, #5
 8000e28:	e006      	b.n	8000e38 <HAL_GPIO_Init+0x1f0>
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	e004      	b.n	8000e38 <HAL_GPIO_Init+0x1f0>
 8000e2e:	2302      	movs	r3, #2
 8000e30:	e002      	b.n	8000e38 <HAL_GPIO_Init+0x1f0>
 8000e32:	2301      	movs	r3, #1
 8000e34:	e000      	b.n	8000e38 <HAL_GPIO_Init+0x1f0>
 8000e36:	2300      	movs	r3, #0
 8000e38:	697a      	ldr	r2, [r7, #20]
 8000e3a:	2103      	movs	r1, #3
 8000e3c:	400a      	ands	r2, r1
 8000e3e:	0092      	lsls	r2, r2, #2
 8000e40:	4093      	lsls	r3, r2
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e48:	4935      	ldr	r1, [pc, #212]	; (8000f20 <HAL_GPIO_Init+0x2d8>)
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	089b      	lsrs	r3, r3, #2
 8000e4e:	3302      	adds	r3, #2
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e56:	4b37      	ldr	r3, [pc, #220]	; (8000f34 <HAL_GPIO_Init+0x2ec>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	43da      	mvns	r2, r3
 8000e60:	693b      	ldr	r3, [r7, #16]
 8000e62:	4013      	ands	r3, r2
 8000e64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685a      	ldr	r2, [r3, #4]
 8000e6a:	2380      	movs	r3, #128	; 0x80
 8000e6c:	025b      	lsls	r3, r3, #9
 8000e6e:	4013      	ands	r3, r2
 8000e70:	d003      	beq.n	8000e7a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e7a:	4b2e      	ldr	r3, [pc, #184]	; (8000f34 <HAL_GPIO_Init+0x2ec>)
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000e80:	4b2c      	ldr	r3, [pc, #176]	; (8000f34 <HAL_GPIO_Init+0x2ec>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	43da      	mvns	r2, r3
 8000e8a:	693b      	ldr	r3, [r7, #16]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685a      	ldr	r2, [r3, #4]
 8000e94:	2380      	movs	r3, #128	; 0x80
 8000e96:	029b      	lsls	r3, r3, #10
 8000e98:	4013      	ands	r3, r2
 8000e9a:	d003      	beq.n	8000ea4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000e9c:	693a      	ldr	r2, [r7, #16]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ea4:	4b23      	ldr	r3, [pc, #140]	; (8000f34 <HAL_GPIO_Init+0x2ec>)
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000eaa:	4b22      	ldr	r3, [pc, #136]	; (8000f34 <HAL_GPIO_Init+0x2ec>)
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	43da      	mvns	r2, r3
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685a      	ldr	r2, [r3, #4]
 8000ebe:	2380      	movs	r3, #128	; 0x80
 8000ec0:	035b      	lsls	r3, r3, #13
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	d003      	beq.n	8000ece <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000ece:	4b19      	ldr	r3, [pc, #100]	; (8000f34 <HAL_GPIO_Init+0x2ec>)
 8000ed0:	693a      	ldr	r2, [r7, #16]
 8000ed2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000ed4:	4b17      	ldr	r3, [pc, #92]	; (8000f34 <HAL_GPIO_Init+0x2ec>)
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	43da      	mvns	r2, r3
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685a      	ldr	r2, [r3, #4]
 8000ee8:	2380      	movs	r3, #128	; 0x80
 8000eea:	039b      	lsls	r3, r3, #14
 8000eec:	4013      	ands	r3, r2
 8000eee:	d003      	beq.n	8000ef8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000ef0:	693a      	ldr	r2, [r7, #16]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ef8:	4b0e      	ldr	r3, [pc, #56]	; (8000f34 <HAL_GPIO_Init+0x2ec>)
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000efe:	697b      	ldr	r3, [r7, #20]
 8000f00:	3301      	adds	r3, #1
 8000f02:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	40da      	lsrs	r2, r3
 8000f0c:	1e13      	subs	r3, r2, #0
 8000f0e:	d000      	beq.n	8000f12 <HAL_GPIO_Init+0x2ca>
 8000f10:	e6a2      	b.n	8000c58 <HAL_GPIO_Init+0x10>
  } 
}
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	46c0      	nop			; (mov r8, r8)
 8000f16:	46bd      	mov	sp, r7
 8000f18:	b006      	add	sp, #24
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	40010000 	.word	0x40010000
 8000f24:	48000400 	.word	0x48000400
 8000f28:	48000800 	.word	0x48000800
 8000f2c:	48000c00 	.word	0x48000c00
 8000f30:	48001000 	.word	0x48001000
 8000f34:	40010400 	.word	0x40010400

08000f38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	0008      	movs	r0, r1
 8000f42:	0011      	movs	r1, r2
 8000f44:	1cbb      	adds	r3, r7, #2
 8000f46:	1c02      	adds	r2, r0, #0
 8000f48:	801a      	strh	r2, [r3, #0]
 8000f4a:	1c7b      	adds	r3, r7, #1
 8000f4c:	1c0a      	adds	r2, r1, #0
 8000f4e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f50:	1c7b      	adds	r3, r7, #1
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d004      	beq.n	8000f62 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f58:	1cbb      	adds	r3, r7, #2
 8000f5a:	881a      	ldrh	r2, [r3, #0]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f60:	e003      	b.n	8000f6a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f62:	1cbb      	adds	r3, r7, #2
 8000f64:	881a      	ldrh	r2, [r3, #0]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f6a:	46c0      	nop			; (mov r8, r8)
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	b002      	add	sp, #8
 8000f70:	bd80      	pop	{r7, pc}
	...

08000f74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d102      	bne.n	8000f88 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	f000 fb76 	bl	8001674 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	4013      	ands	r3, r2
 8000f90:	d100      	bne.n	8000f94 <HAL_RCC_OscConfig+0x20>
 8000f92:	e08e      	b.n	80010b2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f94:	4bc5      	ldr	r3, [pc, #788]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	220c      	movs	r2, #12
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	2b04      	cmp	r3, #4
 8000f9e:	d00e      	beq.n	8000fbe <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fa0:	4bc2      	ldr	r3, [pc, #776]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	220c      	movs	r2, #12
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	2b08      	cmp	r3, #8
 8000faa:	d117      	bne.n	8000fdc <HAL_RCC_OscConfig+0x68>
 8000fac:	4bbf      	ldr	r3, [pc, #764]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8000fae:	685a      	ldr	r2, [r3, #4]
 8000fb0:	23c0      	movs	r3, #192	; 0xc0
 8000fb2:	025b      	lsls	r3, r3, #9
 8000fb4:	401a      	ands	r2, r3
 8000fb6:	2380      	movs	r3, #128	; 0x80
 8000fb8:	025b      	lsls	r3, r3, #9
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d10e      	bne.n	8000fdc <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fbe:	4bbb      	ldr	r3, [pc, #748]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	2380      	movs	r3, #128	; 0x80
 8000fc4:	029b      	lsls	r3, r3, #10
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	d100      	bne.n	8000fcc <HAL_RCC_OscConfig+0x58>
 8000fca:	e071      	b.n	80010b0 <HAL_RCC_OscConfig+0x13c>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d000      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x62>
 8000fd4:	e06c      	b.n	80010b0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	f000 fb4c 	bl	8001674 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d107      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x80>
 8000fe4:	4bb1      	ldr	r3, [pc, #708]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4bb0      	ldr	r3, [pc, #704]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8000fea:	2180      	movs	r1, #128	; 0x80
 8000fec:	0249      	lsls	r1, r1, #9
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	e02f      	b.n	8001054 <HAL_RCC_OscConfig+0xe0>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d10c      	bne.n	8001016 <HAL_RCC_OscConfig+0xa2>
 8000ffc:	4bab      	ldr	r3, [pc, #684]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4baa      	ldr	r3, [pc, #680]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001002:	49ab      	ldr	r1, [pc, #684]	; (80012b0 <HAL_RCC_OscConfig+0x33c>)
 8001004:	400a      	ands	r2, r1
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	4ba8      	ldr	r3, [pc, #672]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4ba7      	ldr	r3, [pc, #668]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 800100e:	49a9      	ldr	r1, [pc, #676]	; (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001010:	400a      	ands	r2, r1
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	e01e      	b.n	8001054 <HAL_RCC_OscConfig+0xe0>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	2b05      	cmp	r3, #5
 800101c:	d10e      	bne.n	800103c <HAL_RCC_OscConfig+0xc8>
 800101e:	4ba3      	ldr	r3, [pc, #652]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	4ba2      	ldr	r3, [pc, #648]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001024:	2180      	movs	r1, #128	; 0x80
 8001026:	02c9      	lsls	r1, r1, #11
 8001028:	430a      	orrs	r2, r1
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	4b9f      	ldr	r3, [pc, #636]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	4b9e      	ldr	r3, [pc, #632]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001032:	2180      	movs	r1, #128	; 0x80
 8001034:	0249      	lsls	r1, r1, #9
 8001036:	430a      	orrs	r2, r1
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	e00b      	b.n	8001054 <HAL_RCC_OscConfig+0xe0>
 800103c:	4b9b      	ldr	r3, [pc, #620]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b9a      	ldr	r3, [pc, #616]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001042:	499b      	ldr	r1, [pc, #620]	; (80012b0 <HAL_RCC_OscConfig+0x33c>)
 8001044:	400a      	ands	r2, r1
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	4b98      	ldr	r3, [pc, #608]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	4b97      	ldr	r3, [pc, #604]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 800104e:	4999      	ldr	r1, [pc, #612]	; (80012b4 <HAL_RCC_OscConfig+0x340>)
 8001050:	400a      	ands	r2, r1
 8001052:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d014      	beq.n	8001086 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800105c:	f7ff fd12 	bl	8000a84 <HAL_GetTick>
 8001060:	0003      	movs	r3, r0
 8001062:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001064:	e008      	b.n	8001078 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001066:	f7ff fd0d 	bl	8000a84 <HAL_GetTick>
 800106a:	0002      	movs	r2, r0
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	2b64      	cmp	r3, #100	; 0x64
 8001072:	d901      	bls.n	8001078 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e2fd      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001078:	4b8c      	ldr	r3, [pc, #560]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	029b      	lsls	r3, r3, #10
 8001080:	4013      	ands	r3, r2
 8001082:	d0f0      	beq.n	8001066 <HAL_RCC_OscConfig+0xf2>
 8001084:	e015      	b.n	80010b2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001086:	f7ff fcfd 	bl	8000a84 <HAL_GetTick>
 800108a:	0003      	movs	r3, r0
 800108c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800108e:	e008      	b.n	80010a2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001090:	f7ff fcf8 	bl	8000a84 <HAL_GetTick>
 8001094:	0002      	movs	r2, r0
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	2b64      	cmp	r3, #100	; 0x64
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e2e8      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a2:	4b82      	ldr	r3, [pc, #520]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	2380      	movs	r3, #128	; 0x80
 80010a8:	029b      	lsls	r3, r3, #10
 80010aa:	4013      	ands	r3, r2
 80010ac:	d1f0      	bne.n	8001090 <HAL_RCC_OscConfig+0x11c>
 80010ae:	e000      	b.n	80010b2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2202      	movs	r2, #2
 80010b8:	4013      	ands	r3, r2
 80010ba:	d100      	bne.n	80010be <HAL_RCC_OscConfig+0x14a>
 80010bc:	e06c      	b.n	8001198 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80010be:	4b7b      	ldr	r3, [pc, #492]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	220c      	movs	r2, #12
 80010c4:	4013      	ands	r3, r2
 80010c6:	d00e      	beq.n	80010e6 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010c8:	4b78      	ldr	r3, [pc, #480]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	220c      	movs	r2, #12
 80010ce:	4013      	ands	r3, r2
 80010d0:	2b08      	cmp	r3, #8
 80010d2:	d11f      	bne.n	8001114 <HAL_RCC_OscConfig+0x1a0>
 80010d4:	4b75      	ldr	r3, [pc, #468]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80010d6:	685a      	ldr	r2, [r3, #4]
 80010d8:	23c0      	movs	r3, #192	; 0xc0
 80010da:	025b      	lsls	r3, r3, #9
 80010dc:	401a      	ands	r2, r3
 80010de:	2380      	movs	r3, #128	; 0x80
 80010e0:	021b      	lsls	r3, r3, #8
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d116      	bne.n	8001114 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010e6:	4b71      	ldr	r3, [pc, #452]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2202      	movs	r2, #2
 80010ec:	4013      	ands	r3, r2
 80010ee:	d005      	beq.n	80010fc <HAL_RCC_OscConfig+0x188>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	68db      	ldr	r3, [r3, #12]
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d001      	beq.n	80010fc <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e2bb      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010fc:	4b6b      	ldr	r3, [pc, #428]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	22f8      	movs	r2, #248	; 0xf8
 8001102:	4393      	bics	r3, r2
 8001104:	0019      	movs	r1, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	691b      	ldr	r3, [r3, #16]
 800110a:	00da      	lsls	r2, r3, #3
 800110c:	4b67      	ldr	r3, [pc, #412]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 800110e:	430a      	orrs	r2, r1
 8001110:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001112:	e041      	b.n	8001198 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d024      	beq.n	8001166 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800111c:	4b63      	ldr	r3, [pc, #396]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	4b62      	ldr	r3, [pc, #392]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001122:	2101      	movs	r1, #1
 8001124:	430a      	orrs	r2, r1
 8001126:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001128:	f7ff fcac 	bl	8000a84 <HAL_GetTick>
 800112c:	0003      	movs	r3, r0
 800112e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001130:	e008      	b.n	8001144 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001132:	f7ff fca7 	bl	8000a84 <HAL_GetTick>
 8001136:	0002      	movs	r2, r0
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	2b02      	cmp	r3, #2
 800113e:	d901      	bls.n	8001144 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001140:	2303      	movs	r3, #3
 8001142:	e297      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001144:	4b59      	ldr	r3, [pc, #356]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2202      	movs	r2, #2
 800114a:	4013      	ands	r3, r2
 800114c:	d0f1      	beq.n	8001132 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800114e:	4b57      	ldr	r3, [pc, #348]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	22f8      	movs	r2, #248	; 0xf8
 8001154:	4393      	bics	r3, r2
 8001156:	0019      	movs	r1, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	691b      	ldr	r3, [r3, #16]
 800115c:	00da      	lsls	r2, r3, #3
 800115e:	4b53      	ldr	r3, [pc, #332]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001160:	430a      	orrs	r2, r1
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	e018      	b.n	8001198 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001166:	4b51      	ldr	r3, [pc, #324]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	4b50      	ldr	r3, [pc, #320]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 800116c:	2101      	movs	r1, #1
 800116e:	438a      	bics	r2, r1
 8001170:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001172:	f7ff fc87 	bl	8000a84 <HAL_GetTick>
 8001176:	0003      	movs	r3, r0
 8001178:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800117a:	e008      	b.n	800118e <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800117c:	f7ff fc82 	bl	8000a84 <HAL_GetTick>
 8001180:	0002      	movs	r2, r0
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	2b02      	cmp	r3, #2
 8001188:	d901      	bls.n	800118e <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800118a:	2303      	movs	r3, #3
 800118c:	e272      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800118e:	4b47      	ldr	r3, [pc, #284]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2202      	movs	r2, #2
 8001194:	4013      	ands	r3, r2
 8001196:	d1f1      	bne.n	800117c <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2208      	movs	r2, #8
 800119e:	4013      	ands	r3, r2
 80011a0:	d036      	beq.n	8001210 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	69db      	ldr	r3, [r3, #28]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d019      	beq.n	80011de <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011aa:	4b40      	ldr	r3, [pc, #256]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80011ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011ae:	4b3f      	ldr	r3, [pc, #252]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80011b0:	2101      	movs	r1, #1
 80011b2:	430a      	orrs	r2, r1
 80011b4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011b6:	f7ff fc65 	bl	8000a84 <HAL_GetTick>
 80011ba:	0003      	movs	r3, r0
 80011bc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011be:	e008      	b.n	80011d2 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011c0:	f7ff fc60 	bl	8000a84 <HAL_GetTick>
 80011c4:	0002      	movs	r2, r0
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d901      	bls.n	80011d2 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e250      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011d2:	4b36      	ldr	r3, [pc, #216]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80011d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011d6:	2202      	movs	r2, #2
 80011d8:	4013      	ands	r3, r2
 80011da:	d0f1      	beq.n	80011c0 <HAL_RCC_OscConfig+0x24c>
 80011dc:	e018      	b.n	8001210 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011de:	4b33      	ldr	r3, [pc, #204]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80011e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011e2:	4b32      	ldr	r3, [pc, #200]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80011e4:	2101      	movs	r1, #1
 80011e6:	438a      	bics	r2, r1
 80011e8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ea:	f7ff fc4b 	bl	8000a84 <HAL_GetTick>
 80011ee:	0003      	movs	r3, r0
 80011f0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011f2:	e008      	b.n	8001206 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011f4:	f7ff fc46 	bl	8000a84 <HAL_GetTick>
 80011f8:	0002      	movs	r2, r0
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d901      	bls.n	8001206 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001202:	2303      	movs	r3, #3
 8001204:	e236      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001206:	4b29      	ldr	r3, [pc, #164]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120a:	2202      	movs	r2, #2
 800120c:	4013      	ands	r3, r2
 800120e:	d1f1      	bne.n	80011f4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2204      	movs	r2, #4
 8001216:	4013      	ands	r3, r2
 8001218:	d100      	bne.n	800121c <HAL_RCC_OscConfig+0x2a8>
 800121a:	e0b5      	b.n	8001388 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800121c:	201f      	movs	r0, #31
 800121e:	183b      	adds	r3, r7, r0
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001224:	4b21      	ldr	r3, [pc, #132]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001226:	69da      	ldr	r2, [r3, #28]
 8001228:	2380      	movs	r3, #128	; 0x80
 800122a:	055b      	lsls	r3, r3, #21
 800122c:	4013      	ands	r3, r2
 800122e:	d110      	bne.n	8001252 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001230:	4b1e      	ldr	r3, [pc, #120]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001232:	69da      	ldr	r2, [r3, #28]
 8001234:	4b1d      	ldr	r3, [pc, #116]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001236:	2180      	movs	r1, #128	; 0x80
 8001238:	0549      	lsls	r1, r1, #21
 800123a:	430a      	orrs	r2, r1
 800123c:	61da      	str	r2, [r3, #28]
 800123e:	4b1b      	ldr	r3, [pc, #108]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 8001240:	69da      	ldr	r2, [r3, #28]
 8001242:	2380      	movs	r3, #128	; 0x80
 8001244:	055b      	lsls	r3, r3, #21
 8001246:	4013      	ands	r3, r2
 8001248:	60fb      	str	r3, [r7, #12]
 800124a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800124c:	183b      	adds	r3, r7, r0
 800124e:	2201      	movs	r2, #1
 8001250:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001252:	4b19      	ldr	r3, [pc, #100]	; (80012b8 <HAL_RCC_OscConfig+0x344>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	2380      	movs	r3, #128	; 0x80
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	4013      	ands	r3, r2
 800125c:	d11a      	bne.n	8001294 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800125e:	4b16      	ldr	r3, [pc, #88]	; (80012b8 <HAL_RCC_OscConfig+0x344>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	4b15      	ldr	r3, [pc, #84]	; (80012b8 <HAL_RCC_OscConfig+0x344>)
 8001264:	2180      	movs	r1, #128	; 0x80
 8001266:	0049      	lsls	r1, r1, #1
 8001268:	430a      	orrs	r2, r1
 800126a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800126c:	f7ff fc0a 	bl	8000a84 <HAL_GetTick>
 8001270:	0003      	movs	r3, r0
 8001272:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001274:	e008      	b.n	8001288 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001276:	f7ff fc05 	bl	8000a84 <HAL_GetTick>
 800127a:	0002      	movs	r2, r0
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	1ad3      	subs	r3, r2, r3
 8001280:	2b64      	cmp	r3, #100	; 0x64
 8001282:	d901      	bls.n	8001288 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001284:	2303      	movs	r3, #3
 8001286:	e1f5      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001288:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <HAL_RCC_OscConfig+0x344>)
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	2380      	movs	r3, #128	; 0x80
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	4013      	ands	r3, r2
 8001292:	d0f0      	beq.n	8001276 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	2b01      	cmp	r3, #1
 800129a:	d10f      	bne.n	80012bc <HAL_RCC_OscConfig+0x348>
 800129c:	4b03      	ldr	r3, [pc, #12]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 800129e:	6a1a      	ldr	r2, [r3, #32]
 80012a0:	4b02      	ldr	r3, [pc, #8]	; (80012ac <HAL_RCC_OscConfig+0x338>)
 80012a2:	2101      	movs	r1, #1
 80012a4:	430a      	orrs	r2, r1
 80012a6:	621a      	str	r2, [r3, #32]
 80012a8:	e036      	b.n	8001318 <HAL_RCC_OscConfig+0x3a4>
 80012aa:	46c0      	nop			; (mov r8, r8)
 80012ac:	40021000 	.word	0x40021000
 80012b0:	fffeffff 	.word	0xfffeffff
 80012b4:	fffbffff 	.word	0xfffbffff
 80012b8:	40007000 	.word	0x40007000
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10c      	bne.n	80012de <HAL_RCC_OscConfig+0x36a>
 80012c4:	4bca      	ldr	r3, [pc, #808]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80012c6:	6a1a      	ldr	r2, [r3, #32]
 80012c8:	4bc9      	ldr	r3, [pc, #804]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80012ca:	2101      	movs	r1, #1
 80012cc:	438a      	bics	r2, r1
 80012ce:	621a      	str	r2, [r3, #32]
 80012d0:	4bc7      	ldr	r3, [pc, #796]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80012d2:	6a1a      	ldr	r2, [r3, #32]
 80012d4:	4bc6      	ldr	r3, [pc, #792]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80012d6:	2104      	movs	r1, #4
 80012d8:	438a      	bics	r2, r1
 80012da:	621a      	str	r2, [r3, #32]
 80012dc:	e01c      	b.n	8001318 <HAL_RCC_OscConfig+0x3a4>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	2b05      	cmp	r3, #5
 80012e4:	d10c      	bne.n	8001300 <HAL_RCC_OscConfig+0x38c>
 80012e6:	4bc2      	ldr	r3, [pc, #776]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80012e8:	6a1a      	ldr	r2, [r3, #32]
 80012ea:	4bc1      	ldr	r3, [pc, #772]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80012ec:	2104      	movs	r1, #4
 80012ee:	430a      	orrs	r2, r1
 80012f0:	621a      	str	r2, [r3, #32]
 80012f2:	4bbf      	ldr	r3, [pc, #764]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80012f4:	6a1a      	ldr	r2, [r3, #32]
 80012f6:	4bbe      	ldr	r3, [pc, #760]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80012f8:	2101      	movs	r1, #1
 80012fa:	430a      	orrs	r2, r1
 80012fc:	621a      	str	r2, [r3, #32]
 80012fe:	e00b      	b.n	8001318 <HAL_RCC_OscConfig+0x3a4>
 8001300:	4bbb      	ldr	r3, [pc, #748]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001302:	6a1a      	ldr	r2, [r3, #32]
 8001304:	4bba      	ldr	r3, [pc, #744]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001306:	2101      	movs	r1, #1
 8001308:	438a      	bics	r2, r1
 800130a:	621a      	str	r2, [r3, #32]
 800130c:	4bb8      	ldr	r3, [pc, #736]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 800130e:	6a1a      	ldr	r2, [r3, #32]
 8001310:	4bb7      	ldr	r3, [pc, #732]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001312:	2104      	movs	r1, #4
 8001314:	438a      	bics	r2, r1
 8001316:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d014      	beq.n	800134a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001320:	f7ff fbb0 	bl	8000a84 <HAL_GetTick>
 8001324:	0003      	movs	r3, r0
 8001326:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001328:	e009      	b.n	800133e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800132a:	f7ff fbab 	bl	8000a84 <HAL_GetTick>
 800132e:	0002      	movs	r2, r0
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	4aaf      	ldr	r2, [pc, #700]	; (80015f4 <HAL_RCC_OscConfig+0x680>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e19a      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800133e:	4bac      	ldr	r3, [pc, #688]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001340:	6a1b      	ldr	r3, [r3, #32]
 8001342:	2202      	movs	r2, #2
 8001344:	4013      	ands	r3, r2
 8001346:	d0f0      	beq.n	800132a <HAL_RCC_OscConfig+0x3b6>
 8001348:	e013      	b.n	8001372 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800134a:	f7ff fb9b 	bl	8000a84 <HAL_GetTick>
 800134e:	0003      	movs	r3, r0
 8001350:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001352:	e009      	b.n	8001368 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001354:	f7ff fb96 	bl	8000a84 <HAL_GetTick>
 8001358:	0002      	movs	r2, r0
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	4aa5      	ldr	r2, [pc, #660]	; (80015f4 <HAL_RCC_OscConfig+0x680>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d901      	bls.n	8001368 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001364:	2303      	movs	r3, #3
 8001366:	e185      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001368:	4ba1      	ldr	r3, [pc, #644]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 800136a:	6a1b      	ldr	r3, [r3, #32]
 800136c:	2202      	movs	r2, #2
 800136e:	4013      	ands	r3, r2
 8001370:	d1f0      	bne.n	8001354 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001372:	231f      	movs	r3, #31
 8001374:	18fb      	adds	r3, r7, r3
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	2b01      	cmp	r3, #1
 800137a:	d105      	bne.n	8001388 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800137c:	4b9c      	ldr	r3, [pc, #624]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 800137e:	69da      	ldr	r2, [r3, #28]
 8001380:	4b9b      	ldr	r3, [pc, #620]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001382:	499d      	ldr	r1, [pc, #628]	; (80015f8 <HAL_RCC_OscConfig+0x684>)
 8001384:	400a      	ands	r2, r1
 8001386:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2210      	movs	r2, #16
 800138e:	4013      	ands	r3, r2
 8001390:	d063      	beq.n	800145a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	695b      	ldr	r3, [r3, #20]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d12a      	bne.n	80013f0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800139a:	4b95      	ldr	r3, [pc, #596]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 800139c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800139e:	4b94      	ldr	r3, [pc, #592]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80013a0:	2104      	movs	r1, #4
 80013a2:	430a      	orrs	r2, r1
 80013a4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80013a6:	4b92      	ldr	r3, [pc, #584]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80013a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013aa:	4b91      	ldr	r3, [pc, #580]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80013ac:	2101      	movs	r1, #1
 80013ae:	430a      	orrs	r2, r1
 80013b0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013b2:	f7ff fb67 	bl	8000a84 <HAL_GetTick>
 80013b6:	0003      	movs	r3, r0
 80013b8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013ba:	e008      	b.n	80013ce <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013bc:	f7ff fb62 	bl	8000a84 <HAL_GetTick>
 80013c0:	0002      	movs	r2, r0
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e152      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013ce:	4b88      	ldr	r3, [pc, #544]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80013d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013d2:	2202      	movs	r2, #2
 80013d4:	4013      	ands	r3, r2
 80013d6:	d0f1      	beq.n	80013bc <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013d8:	4b85      	ldr	r3, [pc, #532]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80013da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013dc:	22f8      	movs	r2, #248	; 0xf8
 80013de:	4393      	bics	r3, r2
 80013e0:	0019      	movs	r1, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	00da      	lsls	r2, r3, #3
 80013e8:	4b81      	ldr	r3, [pc, #516]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80013ea:	430a      	orrs	r2, r1
 80013ec:	635a      	str	r2, [r3, #52]	; 0x34
 80013ee:	e034      	b.n	800145a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	695b      	ldr	r3, [r3, #20]
 80013f4:	3305      	adds	r3, #5
 80013f6:	d111      	bne.n	800141c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80013f8:	4b7d      	ldr	r3, [pc, #500]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80013fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013fc:	4b7c      	ldr	r3, [pc, #496]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80013fe:	2104      	movs	r1, #4
 8001400:	438a      	bics	r2, r1
 8001402:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001404:	4b7a      	ldr	r3, [pc, #488]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001408:	22f8      	movs	r2, #248	; 0xf8
 800140a:	4393      	bics	r3, r2
 800140c:	0019      	movs	r1, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	699b      	ldr	r3, [r3, #24]
 8001412:	00da      	lsls	r2, r3, #3
 8001414:	4b76      	ldr	r3, [pc, #472]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001416:	430a      	orrs	r2, r1
 8001418:	635a      	str	r2, [r3, #52]	; 0x34
 800141a:	e01e      	b.n	800145a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800141c:	4b74      	ldr	r3, [pc, #464]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 800141e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001420:	4b73      	ldr	r3, [pc, #460]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001422:	2104      	movs	r1, #4
 8001424:	430a      	orrs	r2, r1
 8001426:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001428:	4b71      	ldr	r3, [pc, #452]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 800142a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800142c:	4b70      	ldr	r3, [pc, #448]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 800142e:	2101      	movs	r1, #1
 8001430:	438a      	bics	r2, r1
 8001432:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001434:	f7ff fb26 	bl	8000a84 <HAL_GetTick>
 8001438:	0003      	movs	r3, r0
 800143a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800143c:	e008      	b.n	8001450 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800143e:	f7ff fb21 	bl	8000a84 <HAL_GetTick>
 8001442:	0002      	movs	r2, r0
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	2b02      	cmp	r3, #2
 800144a:	d901      	bls.n	8001450 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e111      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001450:	4b67      	ldr	r3, [pc, #412]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001454:	2202      	movs	r2, #2
 8001456:	4013      	ands	r3, r2
 8001458:	d1f1      	bne.n	800143e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	2220      	movs	r2, #32
 8001460:	4013      	ands	r3, r2
 8001462:	d05c      	beq.n	800151e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001464:	4b62      	ldr	r3, [pc, #392]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	220c      	movs	r2, #12
 800146a:	4013      	ands	r3, r2
 800146c:	2b0c      	cmp	r3, #12
 800146e:	d00e      	beq.n	800148e <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001470:	4b5f      	ldr	r3, [pc, #380]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	220c      	movs	r2, #12
 8001476:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001478:	2b08      	cmp	r3, #8
 800147a:	d114      	bne.n	80014a6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800147c:	4b5c      	ldr	r3, [pc, #368]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 800147e:	685a      	ldr	r2, [r3, #4]
 8001480:	23c0      	movs	r3, #192	; 0xc0
 8001482:	025b      	lsls	r3, r3, #9
 8001484:	401a      	ands	r2, r3
 8001486:	23c0      	movs	r3, #192	; 0xc0
 8001488:	025b      	lsls	r3, r3, #9
 800148a:	429a      	cmp	r2, r3
 800148c:	d10b      	bne.n	80014a6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800148e:	4b58      	ldr	r3, [pc, #352]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001490:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001492:	2380      	movs	r3, #128	; 0x80
 8001494:	025b      	lsls	r3, r3, #9
 8001496:	4013      	ands	r3, r2
 8001498:	d040      	beq.n	800151c <HAL_RCC_OscConfig+0x5a8>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6a1b      	ldr	r3, [r3, #32]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d03c      	beq.n	800151c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e0e6      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6a1b      	ldr	r3, [r3, #32]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d01b      	beq.n	80014e6 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80014ae:	4b50      	ldr	r3, [pc, #320]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80014b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014b2:	4b4f      	ldr	r3, [pc, #316]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80014b4:	2180      	movs	r1, #128	; 0x80
 80014b6:	0249      	lsls	r1, r1, #9
 80014b8:	430a      	orrs	r2, r1
 80014ba:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014bc:	f7ff fae2 	bl	8000a84 <HAL_GetTick>
 80014c0:	0003      	movs	r3, r0
 80014c2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80014c4:	e008      	b.n	80014d8 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014c6:	f7ff fadd 	bl	8000a84 <HAL_GetTick>
 80014ca:	0002      	movs	r2, r0
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e0cd      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80014d8:	4b45      	ldr	r3, [pc, #276]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80014da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014dc:	2380      	movs	r3, #128	; 0x80
 80014de:	025b      	lsls	r3, r3, #9
 80014e0:	4013      	ands	r3, r2
 80014e2:	d0f0      	beq.n	80014c6 <HAL_RCC_OscConfig+0x552>
 80014e4:	e01b      	b.n	800151e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80014e6:	4b42      	ldr	r3, [pc, #264]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80014e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014ea:	4b41      	ldr	r3, [pc, #260]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80014ec:	4943      	ldr	r1, [pc, #268]	; (80015fc <HAL_RCC_OscConfig+0x688>)
 80014ee:	400a      	ands	r2, r1
 80014f0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f2:	f7ff fac7 	bl	8000a84 <HAL_GetTick>
 80014f6:	0003      	movs	r3, r0
 80014f8:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80014fa:	e008      	b.n	800150e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014fc:	f7ff fac2 	bl	8000a84 <HAL_GetTick>
 8001500:	0002      	movs	r2, r0
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	2b02      	cmp	r3, #2
 8001508:	d901      	bls.n	800150e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800150a:	2303      	movs	r3, #3
 800150c:	e0b2      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800150e:	4b38      	ldr	r3, [pc, #224]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001510:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001512:	2380      	movs	r3, #128	; 0x80
 8001514:	025b      	lsls	r3, r3, #9
 8001516:	4013      	ands	r3, r2
 8001518:	d1f0      	bne.n	80014fc <HAL_RCC_OscConfig+0x588>
 800151a:	e000      	b.n	800151e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800151c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001522:	2b00      	cmp	r3, #0
 8001524:	d100      	bne.n	8001528 <HAL_RCC_OscConfig+0x5b4>
 8001526:	e0a4      	b.n	8001672 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001528:	4b31      	ldr	r3, [pc, #196]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	220c      	movs	r2, #12
 800152e:	4013      	ands	r3, r2
 8001530:	2b08      	cmp	r3, #8
 8001532:	d100      	bne.n	8001536 <HAL_RCC_OscConfig+0x5c2>
 8001534:	e078      	b.n	8001628 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153a:	2b02      	cmp	r3, #2
 800153c:	d14c      	bne.n	80015d8 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800153e:	4b2c      	ldr	r3, [pc, #176]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	4b2b      	ldr	r3, [pc, #172]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001544:	492e      	ldr	r1, [pc, #184]	; (8001600 <HAL_RCC_OscConfig+0x68c>)
 8001546:	400a      	ands	r2, r1
 8001548:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800154a:	f7ff fa9b 	bl	8000a84 <HAL_GetTick>
 800154e:	0003      	movs	r3, r0
 8001550:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001554:	f7ff fa96 	bl	8000a84 <HAL_GetTick>
 8001558:	0002      	movs	r2, r0
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b02      	cmp	r3, #2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e086      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001566:	4b22      	ldr	r3, [pc, #136]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	2380      	movs	r3, #128	; 0x80
 800156c:	049b      	lsls	r3, r3, #18
 800156e:	4013      	ands	r3, r2
 8001570:	d1f0      	bne.n	8001554 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001572:	4b1f      	ldr	r3, [pc, #124]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001576:	220f      	movs	r2, #15
 8001578:	4393      	bics	r3, r2
 800157a:	0019      	movs	r1, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001580:	4b1b      	ldr	r3, [pc, #108]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001582:	430a      	orrs	r2, r1
 8001584:	62da      	str	r2, [r3, #44]	; 0x2c
 8001586:	4b1a      	ldr	r3, [pc, #104]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	4a1e      	ldr	r2, [pc, #120]	; (8001604 <HAL_RCC_OscConfig+0x690>)
 800158c:	4013      	ands	r3, r2
 800158e:	0019      	movs	r1, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001598:	431a      	orrs	r2, r3
 800159a:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 800159c:	430a      	orrs	r2, r1
 800159e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015a0:	4b13      	ldr	r3, [pc, #76]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	4b12      	ldr	r3, [pc, #72]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80015a6:	2180      	movs	r1, #128	; 0x80
 80015a8:	0449      	lsls	r1, r1, #17
 80015aa:	430a      	orrs	r2, r1
 80015ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ae:	f7ff fa69 	bl	8000a84 <HAL_GetTick>
 80015b2:	0003      	movs	r3, r0
 80015b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015b6:	e008      	b.n	80015ca <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015b8:	f7ff fa64 	bl	8000a84 <HAL_GetTick>
 80015bc:	0002      	movs	r2, r0
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e054      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015ca:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	2380      	movs	r3, #128	; 0x80
 80015d0:	049b      	lsls	r3, r3, #18
 80015d2:	4013      	ands	r3, r2
 80015d4:	d0f0      	beq.n	80015b8 <HAL_RCC_OscConfig+0x644>
 80015d6:	e04c      	b.n	8001672 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015d8:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	4b04      	ldr	r3, [pc, #16]	; (80015f0 <HAL_RCC_OscConfig+0x67c>)
 80015de:	4908      	ldr	r1, [pc, #32]	; (8001600 <HAL_RCC_OscConfig+0x68c>)
 80015e0:	400a      	ands	r2, r1
 80015e2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e4:	f7ff fa4e 	bl	8000a84 <HAL_GetTick>
 80015e8:	0003      	movs	r3, r0
 80015ea:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ec:	e015      	b.n	800161a <HAL_RCC_OscConfig+0x6a6>
 80015ee:	46c0      	nop			; (mov r8, r8)
 80015f0:	40021000 	.word	0x40021000
 80015f4:	00001388 	.word	0x00001388
 80015f8:	efffffff 	.word	0xefffffff
 80015fc:	fffeffff 	.word	0xfffeffff
 8001600:	feffffff 	.word	0xfeffffff
 8001604:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001608:	f7ff fa3c 	bl	8000a84 <HAL_GetTick>
 800160c:	0002      	movs	r2, r0
 800160e:	69bb      	ldr	r3, [r7, #24]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	2b02      	cmp	r3, #2
 8001614:	d901      	bls.n	800161a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001616:	2303      	movs	r3, #3
 8001618:	e02c      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800161a:	4b18      	ldr	r3, [pc, #96]	; (800167c <HAL_RCC_OscConfig+0x708>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	2380      	movs	r3, #128	; 0x80
 8001620:	049b      	lsls	r3, r3, #18
 8001622:	4013      	ands	r3, r2
 8001624:	d1f0      	bne.n	8001608 <HAL_RCC_OscConfig+0x694>
 8001626:	e024      	b.n	8001672 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800162c:	2b01      	cmp	r3, #1
 800162e:	d101      	bne.n	8001634 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e01f      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001634:	4b11      	ldr	r3, [pc, #68]	; (800167c <HAL_RCC_OscConfig+0x708>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800163a:	4b10      	ldr	r3, [pc, #64]	; (800167c <HAL_RCC_OscConfig+0x708>)
 800163c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800163e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001640:	697a      	ldr	r2, [r7, #20]
 8001642:	23c0      	movs	r3, #192	; 0xc0
 8001644:	025b      	lsls	r3, r3, #9
 8001646:	401a      	ands	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800164c:	429a      	cmp	r2, r3
 800164e:	d10e      	bne.n	800166e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	220f      	movs	r2, #15
 8001654:	401a      	ands	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800165a:	429a      	cmp	r2, r3
 800165c:	d107      	bne.n	800166e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800165e:	697a      	ldr	r2, [r7, #20]
 8001660:	23f0      	movs	r3, #240	; 0xf0
 8001662:	039b      	lsls	r3, r3, #14
 8001664:	401a      	ands	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800166a:	429a      	cmp	r2, r3
 800166c:	d001      	beq.n	8001672 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e000      	b.n	8001674 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001672:	2300      	movs	r3, #0
}
 8001674:	0018      	movs	r0, r3
 8001676:	46bd      	mov	sp, r7
 8001678:	b008      	add	sp, #32
 800167a:	bd80      	pop	{r7, pc}
 800167c:	40021000 	.word	0x40021000

08001680 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d101      	bne.n	8001694 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e0bf      	b.n	8001814 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001694:	4b61      	ldr	r3, [pc, #388]	; (800181c <HAL_RCC_ClockConfig+0x19c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2201      	movs	r2, #1
 800169a:	4013      	ands	r3, r2
 800169c:	683a      	ldr	r2, [r7, #0]
 800169e:	429a      	cmp	r2, r3
 80016a0:	d911      	bls.n	80016c6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016a2:	4b5e      	ldr	r3, [pc, #376]	; (800181c <HAL_RCC_ClockConfig+0x19c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2201      	movs	r2, #1
 80016a8:	4393      	bics	r3, r2
 80016aa:	0019      	movs	r1, r3
 80016ac:	4b5b      	ldr	r3, [pc, #364]	; (800181c <HAL_RCC_ClockConfig+0x19c>)
 80016ae:	683a      	ldr	r2, [r7, #0]
 80016b0:	430a      	orrs	r2, r1
 80016b2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b4:	4b59      	ldr	r3, [pc, #356]	; (800181c <HAL_RCC_ClockConfig+0x19c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2201      	movs	r2, #1
 80016ba:	4013      	ands	r3, r2
 80016bc:	683a      	ldr	r2, [r7, #0]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d001      	beq.n	80016c6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e0a6      	b.n	8001814 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2202      	movs	r2, #2
 80016cc:	4013      	ands	r3, r2
 80016ce:	d015      	beq.n	80016fc <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2204      	movs	r2, #4
 80016d6:	4013      	ands	r3, r2
 80016d8:	d006      	beq.n	80016e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80016da:	4b51      	ldr	r3, [pc, #324]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 80016dc:	685a      	ldr	r2, [r3, #4]
 80016de:	4b50      	ldr	r3, [pc, #320]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 80016e0:	21e0      	movs	r1, #224	; 0xe0
 80016e2:	00c9      	lsls	r1, r1, #3
 80016e4:	430a      	orrs	r2, r1
 80016e6:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016e8:	4b4d      	ldr	r3, [pc, #308]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	22f0      	movs	r2, #240	; 0xf0
 80016ee:	4393      	bics	r3, r2
 80016f0:	0019      	movs	r1, r3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	689a      	ldr	r2, [r3, #8]
 80016f6:	4b4a      	ldr	r3, [pc, #296]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 80016f8:	430a      	orrs	r2, r1
 80016fa:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2201      	movs	r2, #1
 8001702:	4013      	ands	r3, r2
 8001704:	d04c      	beq.n	80017a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d107      	bne.n	800171e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800170e:	4b44      	ldr	r3, [pc, #272]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	2380      	movs	r3, #128	; 0x80
 8001714:	029b      	lsls	r3, r3, #10
 8001716:	4013      	ands	r3, r2
 8001718:	d120      	bne.n	800175c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	e07a      	b.n	8001814 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	2b02      	cmp	r3, #2
 8001724:	d107      	bne.n	8001736 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001726:	4b3e      	ldr	r3, [pc, #248]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	2380      	movs	r3, #128	; 0x80
 800172c:	049b      	lsls	r3, r3, #18
 800172e:	4013      	ands	r3, r2
 8001730:	d114      	bne.n	800175c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e06e      	b.n	8001814 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	2b03      	cmp	r3, #3
 800173c:	d107      	bne.n	800174e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800173e:	4b38      	ldr	r3, [pc, #224]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 8001740:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001742:	2380      	movs	r3, #128	; 0x80
 8001744:	025b      	lsls	r3, r3, #9
 8001746:	4013      	ands	r3, r2
 8001748:	d108      	bne.n	800175c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e062      	b.n	8001814 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800174e:	4b34      	ldr	r3, [pc, #208]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2202      	movs	r2, #2
 8001754:	4013      	ands	r3, r2
 8001756:	d101      	bne.n	800175c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e05b      	b.n	8001814 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800175c:	4b30      	ldr	r3, [pc, #192]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	2203      	movs	r2, #3
 8001762:	4393      	bics	r3, r2
 8001764:	0019      	movs	r1, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685a      	ldr	r2, [r3, #4]
 800176a:	4b2d      	ldr	r3, [pc, #180]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 800176c:	430a      	orrs	r2, r1
 800176e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001770:	f7ff f988 	bl	8000a84 <HAL_GetTick>
 8001774:	0003      	movs	r3, r0
 8001776:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001778:	e009      	b.n	800178e <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800177a:	f7ff f983 	bl	8000a84 <HAL_GetTick>
 800177e:	0002      	movs	r2, r0
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	4a27      	ldr	r2, [pc, #156]	; (8001824 <HAL_RCC_ClockConfig+0x1a4>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d901      	bls.n	800178e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e042      	b.n	8001814 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178e:	4b24      	ldr	r3, [pc, #144]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	220c      	movs	r2, #12
 8001794:	401a      	ands	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	429a      	cmp	r2, r3
 800179e:	d1ec      	bne.n	800177a <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017a0:	4b1e      	ldr	r3, [pc, #120]	; (800181c <HAL_RCC_ClockConfig+0x19c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2201      	movs	r2, #1
 80017a6:	4013      	ands	r3, r2
 80017a8:	683a      	ldr	r2, [r7, #0]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d211      	bcs.n	80017d2 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ae:	4b1b      	ldr	r3, [pc, #108]	; (800181c <HAL_RCC_ClockConfig+0x19c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2201      	movs	r2, #1
 80017b4:	4393      	bics	r3, r2
 80017b6:	0019      	movs	r1, r3
 80017b8:	4b18      	ldr	r3, [pc, #96]	; (800181c <HAL_RCC_ClockConfig+0x19c>)
 80017ba:	683a      	ldr	r2, [r7, #0]
 80017bc:	430a      	orrs	r2, r1
 80017be:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c0:	4b16      	ldr	r3, [pc, #88]	; (800181c <HAL_RCC_ClockConfig+0x19c>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2201      	movs	r2, #1
 80017c6:	4013      	ands	r3, r2
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	429a      	cmp	r2, r3
 80017cc:	d001      	beq.n	80017d2 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e020      	b.n	8001814 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2204      	movs	r2, #4
 80017d8:	4013      	ands	r3, r2
 80017da:	d009      	beq.n	80017f0 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80017dc:	4b10      	ldr	r3, [pc, #64]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	4a11      	ldr	r2, [pc, #68]	; (8001828 <HAL_RCC_ClockConfig+0x1a8>)
 80017e2:	4013      	ands	r3, r2
 80017e4:	0019      	movs	r1, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	68da      	ldr	r2, [r3, #12]
 80017ea:	4b0d      	ldr	r3, [pc, #52]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 80017ec:	430a      	orrs	r2, r1
 80017ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80017f0:	f000 f820 	bl	8001834 <HAL_RCC_GetSysClockFreq>
 80017f4:	0001      	movs	r1, r0
 80017f6:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <HAL_RCC_ClockConfig+0x1a0>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	091b      	lsrs	r3, r3, #4
 80017fc:	220f      	movs	r2, #15
 80017fe:	4013      	ands	r3, r2
 8001800:	4a0a      	ldr	r2, [pc, #40]	; (800182c <HAL_RCC_ClockConfig+0x1ac>)
 8001802:	5cd3      	ldrb	r3, [r2, r3]
 8001804:	000a      	movs	r2, r1
 8001806:	40da      	lsrs	r2, r3
 8001808:	4b09      	ldr	r3, [pc, #36]	; (8001830 <HAL_RCC_ClockConfig+0x1b0>)
 800180a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800180c:	2000      	movs	r0, #0
 800180e:	f7ff f8f3 	bl	80009f8 <HAL_InitTick>
  
  return HAL_OK;
 8001812:	2300      	movs	r3, #0
}
 8001814:	0018      	movs	r0, r3
 8001816:	46bd      	mov	sp, r7
 8001818:	b004      	add	sp, #16
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40022000 	.word	0x40022000
 8001820:	40021000 	.word	0x40021000
 8001824:	00001388 	.word	0x00001388
 8001828:	fffff8ff 	.word	0xfffff8ff
 800182c:	08003768 	.word	0x08003768
 8001830:	20000000 	.word	0x20000000

08001834 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001834:	b590      	push	{r4, r7, lr}
 8001836:	b08f      	sub	sp, #60	; 0x3c
 8001838:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800183a:	2314      	movs	r3, #20
 800183c:	18fb      	adds	r3, r7, r3
 800183e:	4a38      	ldr	r2, [pc, #224]	; (8001920 <HAL_RCC_GetSysClockFreq+0xec>)
 8001840:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001842:	c313      	stmia	r3!, {r0, r1, r4}
 8001844:	6812      	ldr	r2, [r2, #0]
 8001846:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001848:	1d3b      	adds	r3, r7, #4
 800184a:	4a36      	ldr	r2, [pc, #216]	; (8001924 <HAL_RCC_GetSysClockFreq+0xf0>)
 800184c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800184e:	c313      	stmia	r3!, {r0, r1, r4}
 8001850:	6812      	ldr	r2, [r2, #0]
 8001852:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001854:	2300      	movs	r3, #0
 8001856:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001858:	2300      	movs	r3, #0
 800185a:	62bb      	str	r3, [r7, #40]	; 0x28
 800185c:	2300      	movs	r3, #0
 800185e:	637b      	str	r3, [r7, #52]	; 0x34
 8001860:	2300      	movs	r3, #0
 8001862:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001864:	2300      	movs	r3, #0
 8001866:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001868:	4b2f      	ldr	r3, [pc, #188]	; (8001928 <HAL_RCC_GetSysClockFreq+0xf4>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800186e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001870:	220c      	movs	r2, #12
 8001872:	4013      	ands	r3, r2
 8001874:	2b0c      	cmp	r3, #12
 8001876:	d047      	beq.n	8001908 <HAL_RCC_GetSysClockFreq+0xd4>
 8001878:	d849      	bhi.n	800190e <HAL_RCC_GetSysClockFreq+0xda>
 800187a:	2b04      	cmp	r3, #4
 800187c:	d002      	beq.n	8001884 <HAL_RCC_GetSysClockFreq+0x50>
 800187e:	2b08      	cmp	r3, #8
 8001880:	d003      	beq.n	800188a <HAL_RCC_GetSysClockFreq+0x56>
 8001882:	e044      	b.n	800190e <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001884:	4b29      	ldr	r3, [pc, #164]	; (800192c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001886:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001888:	e044      	b.n	8001914 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800188a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800188c:	0c9b      	lsrs	r3, r3, #18
 800188e:	220f      	movs	r2, #15
 8001890:	4013      	ands	r3, r2
 8001892:	2214      	movs	r2, #20
 8001894:	18ba      	adds	r2, r7, r2
 8001896:	5cd3      	ldrb	r3, [r2, r3]
 8001898:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800189a:	4b23      	ldr	r3, [pc, #140]	; (8001928 <HAL_RCC_GetSysClockFreq+0xf4>)
 800189c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800189e:	220f      	movs	r2, #15
 80018a0:	4013      	ands	r3, r2
 80018a2:	1d3a      	adds	r2, r7, #4
 80018a4:	5cd3      	ldrb	r3, [r2, r3]
 80018a6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80018a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018aa:	23c0      	movs	r3, #192	; 0xc0
 80018ac:	025b      	lsls	r3, r3, #9
 80018ae:	401a      	ands	r2, r3
 80018b0:	2380      	movs	r3, #128	; 0x80
 80018b2:	025b      	lsls	r3, r3, #9
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d109      	bne.n	80018cc <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80018b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018ba:	481c      	ldr	r0, [pc, #112]	; (800192c <HAL_RCC_GetSysClockFreq+0xf8>)
 80018bc:	f7fe fc24 	bl	8000108 <__udivsi3>
 80018c0:	0003      	movs	r3, r0
 80018c2:	001a      	movs	r2, r3
 80018c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c6:	4353      	muls	r3, r2
 80018c8:	637b      	str	r3, [r7, #52]	; 0x34
 80018ca:	e01a      	b.n	8001902 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80018cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018ce:	23c0      	movs	r3, #192	; 0xc0
 80018d0:	025b      	lsls	r3, r3, #9
 80018d2:	401a      	ands	r2, r3
 80018d4:	23c0      	movs	r3, #192	; 0xc0
 80018d6:	025b      	lsls	r3, r3, #9
 80018d8:	429a      	cmp	r2, r3
 80018da:	d109      	bne.n	80018f0 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80018dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018de:	4814      	ldr	r0, [pc, #80]	; (8001930 <HAL_RCC_GetSysClockFreq+0xfc>)
 80018e0:	f7fe fc12 	bl	8000108 <__udivsi3>
 80018e4:	0003      	movs	r3, r0
 80018e6:	001a      	movs	r2, r3
 80018e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ea:	4353      	muls	r3, r2
 80018ec:	637b      	str	r3, [r7, #52]	; 0x34
 80018ee:	e008      	b.n	8001902 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80018f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018f2:	480e      	ldr	r0, [pc, #56]	; (800192c <HAL_RCC_GetSysClockFreq+0xf8>)
 80018f4:	f7fe fc08 	bl	8000108 <__udivsi3>
 80018f8:	0003      	movs	r3, r0
 80018fa:	001a      	movs	r2, r3
 80018fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fe:	4353      	muls	r3, r2
 8001900:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001904:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001906:	e005      	b.n	8001914 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001908:	4b09      	ldr	r3, [pc, #36]	; (8001930 <HAL_RCC_GetSysClockFreq+0xfc>)
 800190a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800190c:	e002      	b.n	8001914 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800190e:	4b07      	ldr	r3, [pc, #28]	; (800192c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001910:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001912:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001916:	0018      	movs	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	b00f      	add	sp, #60	; 0x3c
 800191c:	bd90      	pop	{r4, r7, pc}
 800191e:	46c0      	nop			; (mov r8, r8)
 8001920:	08003748 	.word	0x08003748
 8001924:	08003758 	.word	0x08003758
 8001928:	40021000 	.word	0x40021000
 800192c:	007a1200 	.word	0x007a1200
 8001930:	02dc6c00 	.word	0x02dc6c00

08001934 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001938:	4b02      	ldr	r3, [pc, #8]	; (8001944 <HAL_RCC_GetHCLKFreq+0x10>)
 800193a:	681b      	ldr	r3, [r3, #0]
}
 800193c:	0018      	movs	r0, r3
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	46c0      	nop			; (mov r8, r8)
 8001944:	20000000 	.word	0x20000000

08001948 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800194c:	f7ff fff2 	bl	8001934 <HAL_RCC_GetHCLKFreq>
 8001950:	0001      	movs	r1, r0
 8001952:	4b06      	ldr	r3, [pc, #24]	; (800196c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	0a1b      	lsrs	r3, r3, #8
 8001958:	2207      	movs	r2, #7
 800195a:	4013      	ands	r3, r2
 800195c:	4a04      	ldr	r2, [pc, #16]	; (8001970 <HAL_RCC_GetPCLK1Freq+0x28>)
 800195e:	5cd3      	ldrb	r3, [r2, r3]
 8001960:	40d9      	lsrs	r1, r3
 8001962:	000b      	movs	r3, r1
}    
 8001964:	0018      	movs	r0, r3
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	46c0      	nop			; (mov r8, r8)
 800196c:	40021000 	.word	0x40021000
 8001970:	08003778 	.word	0x08003778

08001974 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800197c:	2300      	movs	r3, #0
 800197e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001980:	2300      	movs	r3, #0
 8001982:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	2380      	movs	r3, #128	; 0x80
 800198a:	025b      	lsls	r3, r3, #9
 800198c:	4013      	ands	r3, r2
 800198e:	d100      	bne.n	8001992 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001990:	e08e      	b.n	8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001992:	2017      	movs	r0, #23
 8001994:	183b      	adds	r3, r7, r0
 8001996:	2200      	movs	r2, #0
 8001998:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800199a:	4b6e      	ldr	r3, [pc, #440]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800199c:	69da      	ldr	r2, [r3, #28]
 800199e:	2380      	movs	r3, #128	; 0x80
 80019a0:	055b      	lsls	r3, r3, #21
 80019a2:	4013      	ands	r3, r2
 80019a4:	d110      	bne.n	80019c8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80019a6:	4b6b      	ldr	r3, [pc, #428]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019a8:	69da      	ldr	r2, [r3, #28]
 80019aa:	4b6a      	ldr	r3, [pc, #424]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019ac:	2180      	movs	r1, #128	; 0x80
 80019ae:	0549      	lsls	r1, r1, #21
 80019b0:	430a      	orrs	r2, r1
 80019b2:	61da      	str	r2, [r3, #28]
 80019b4:	4b67      	ldr	r3, [pc, #412]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019b6:	69da      	ldr	r2, [r3, #28]
 80019b8:	2380      	movs	r3, #128	; 0x80
 80019ba:	055b      	lsls	r3, r3, #21
 80019bc:	4013      	ands	r3, r2
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019c2:	183b      	adds	r3, r7, r0
 80019c4:	2201      	movs	r2, #1
 80019c6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c8:	4b63      	ldr	r3, [pc, #396]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	2380      	movs	r3, #128	; 0x80
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	4013      	ands	r3, r2
 80019d2:	d11a      	bne.n	8001a0a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019d4:	4b60      	ldr	r3, [pc, #384]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	4b5f      	ldr	r3, [pc, #380]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80019da:	2180      	movs	r1, #128	; 0x80
 80019dc:	0049      	lsls	r1, r1, #1
 80019de:	430a      	orrs	r2, r1
 80019e0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019e2:	f7ff f84f 	bl	8000a84 <HAL_GetTick>
 80019e6:	0003      	movs	r3, r0
 80019e8:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ea:	e008      	b.n	80019fe <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019ec:	f7ff f84a 	bl	8000a84 <HAL_GetTick>
 80019f0:	0002      	movs	r2, r0
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	2b64      	cmp	r3, #100	; 0x64
 80019f8:	d901      	bls.n	80019fe <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e0a6      	b.n	8001b4c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019fe:	4b56      	ldr	r3, [pc, #344]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	2380      	movs	r3, #128	; 0x80
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	4013      	ands	r3, r2
 8001a08:	d0f0      	beq.n	80019ec <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a0a:	4b52      	ldr	r3, [pc, #328]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a0c:	6a1a      	ldr	r2, [r3, #32]
 8001a0e:	23c0      	movs	r3, #192	; 0xc0
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	4013      	ands	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d034      	beq.n	8001a86 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685a      	ldr	r2, [r3, #4]
 8001a20:	23c0      	movs	r3, #192	; 0xc0
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4013      	ands	r3, r2
 8001a26:	68fa      	ldr	r2, [r7, #12]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d02c      	beq.n	8001a86 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a2c:	4b49      	ldr	r3, [pc, #292]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a2e:	6a1b      	ldr	r3, [r3, #32]
 8001a30:	4a4a      	ldr	r2, [pc, #296]	; (8001b5c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001a32:	4013      	ands	r3, r2
 8001a34:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a36:	4b47      	ldr	r3, [pc, #284]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a38:	6a1a      	ldr	r2, [r3, #32]
 8001a3a:	4b46      	ldr	r3, [pc, #280]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a3c:	2180      	movs	r1, #128	; 0x80
 8001a3e:	0249      	lsls	r1, r1, #9
 8001a40:	430a      	orrs	r2, r1
 8001a42:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a44:	4b43      	ldr	r3, [pc, #268]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a46:	6a1a      	ldr	r2, [r3, #32]
 8001a48:	4b42      	ldr	r3, [pc, #264]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a4a:	4945      	ldr	r1, [pc, #276]	; (8001b60 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001a4c:	400a      	ands	r2, r1
 8001a4e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001a50:	4b40      	ldr	r3, [pc, #256]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a52:	68fa      	ldr	r2, [r7, #12]
 8001a54:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	d013      	beq.n	8001a86 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5e:	f7ff f811 	bl	8000a84 <HAL_GetTick>
 8001a62:	0003      	movs	r3, r0
 8001a64:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a66:	e009      	b.n	8001a7c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a68:	f7ff f80c 	bl	8000a84 <HAL_GetTick>
 8001a6c:	0002      	movs	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	4a3c      	ldr	r2, [pc, #240]	; (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d901      	bls.n	8001a7c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	e067      	b.n	8001b4c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a7c:	4b35      	ldr	r3, [pc, #212]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a7e:	6a1b      	ldr	r3, [r3, #32]
 8001a80:	2202      	movs	r2, #2
 8001a82:	4013      	ands	r3, r2
 8001a84:	d0f0      	beq.n	8001a68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a86:	4b33      	ldr	r3, [pc, #204]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	4a34      	ldr	r2, [pc, #208]	; (8001b5c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	0019      	movs	r1, r3
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685a      	ldr	r2, [r3, #4]
 8001a94:	4b2f      	ldr	r3, [pc, #188]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a96:	430a      	orrs	r2, r1
 8001a98:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a9a:	2317      	movs	r3, #23
 8001a9c:	18fb      	adds	r3, r7, r3
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d105      	bne.n	8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001aa4:	4b2b      	ldr	r3, [pc, #172]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001aa6:	69da      	ldr	r2, [r3, #28]
 8001aa8:	4b2a      	ldr	r3, [pc, #168]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001aaa:	492f      	ldr	r1, [pc, #188]	; (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001aac:	400a      	ands	r2, r1
 8001aae:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	d009      	beq.n	8001ace <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001aba:	4b26      	ldr	r3, [pc, #152]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	2203      	movs	r2, #3
 8001ac0:	4393      	bics	r3, r2
 8001ac2:	0019      	movs	r1, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	689a      	ldr	r2, [r3, #8]
 8001ac8:	4b22      	ldr	r3, [pc, #136]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001aca:	430a      	orrs	r2, r1
 8001acc:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	d009      	beq.n	8001aec <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001ad8:	4b1e      	ldr	r3, [pc, #120]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001adc:	4a23      	ldr	r2, [pc, #140]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001ade:	4013      	ands	r3, r2
 8001ae0:	0019      	movs	r1, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	4b1b      	ldr	r3, [pc, #108]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ae8:	430a      	orrs	r2, r1
 8001aea:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2220      	movs	r2, #32
 8001af2:	4013      	ands	r3, r2
 8001af4:	d009      	beq.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001af6:	4b17      	ldr	r3, [pc, #92]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afa:	2210      	movs	r2, #16
 8001afc:	4393      	bics	r3, r2
 8001afe:	0019      	movs	r1, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	691a      	ldr	r2, [r3, #16]
 8001b04:	4b13      	ldr	r3, [pc, #76]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b06:	430a      	orrs	r2, r1
 8001b08:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	2380      	movs	r3, #128	; 0x80
 8001b10:	029b      	lsls	r3, r3, #10
 8001b12:	4013      	ands	r3, r2
 8001b14:	d009      	beq.n	8001b2a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b16:	4b0f      	ldr	r3, [pc, #60]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	2280      	movs	r2, #128	; 0x80
 8001b1c:	4393      	bics	r3, r2
 8001b1e:	0019      	movs	r1, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	699a      	ldr	r2, [r3, #24]
 8001b24:	4b0b      	ldr	r3, [pc, #44]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b26:	430a      	orrs	r2, r1
 8001b28:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	2380      	movs	r3, #128	; 0x80
 8001b30:	00db      	lsls	r3, r3, #3
 8001b32:	4013      	ands	r3, r2
 8001b34:	d009      	beq.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001b36:	4b07      	ldr	r3, [pc, #28]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3a:	2240      	movs	r2, #64	; 0x40
 8001b3c:	4393      	bics	r3, r2
 8001b3e:	0019      	movs	r1, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	695a      	ldr	r2, [r3, #20]
 8001b44:	4b03      	ldr	r3, [pc, #12]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b46:	430a      	orrs	r2, r1
 8001b48:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001b4a:	2300      	movs	r3, #0
}
 8001b4c:	0018      	movs	r0, r3
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	b006      	add	sp, #24
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40021000 	.word	0x40021000
 8001b58:	40007000 	.word	0x40007000
 8001b5c:	fffffcff 	.word	0xfffffcff
 8001b60:	fffeffff 	.word	0xfffeffff
 8001b64:	00001388 	.word	0x00001388
 8001b68:	efffffff 	.word	0xefffffff
 8001b6c:	fffcffff 	.word	0xfffcffff

08001b70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d101      	bne.n	8001b82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e0a8      	b.n	8001cd4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d109      	bne.n	8001b9e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685a      	ldr	r2, [r3, #4]
 8001b8e:	2382      	movs	r3, #130	; 0x82
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d009      	beq.n	8001baa <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	61da      	str	r2, [r3, #28]
 8001b9c:	e005      	b.n	8001baa <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	225d      	movs	r2, #93	; 0x5d
 8001bb4:	5c9b      	ldrb	r3, [r3, r2]
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d107      	bne.n	8001bcc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	225c      	movs	r2, #92	; 0x5c
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	f7fe fc94 	bl	80004f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	225d      	movs	r2, #93	; 0x5d
 8001bd0:	2102      	movs	r1, #2
 8001bd2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2140      	movs	r1, #64	; 0x40
 8001be0:	438a      	bics	r2, r1
 8001be2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	68da      	ldr	r2, [r3, #12]
 8001be8:	23e0      	movs	r3, #224	; 0xe0
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d902      	bls.n	8001bf6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	e002      	b.n	8001bfc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001bf6:	2380      	movs	r3, #128	; 0x80
 8001bf8:	015b      	lsls	r3, r3, #5
 8001bfa:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	68da      	ldr	r2, [r3, #12]
 8001c00:	23f0      	movs	r3, #240	; 0xf0
 8001c02:	011b      	lsls	r3, r3, #4
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d008      	beq.n	8001c1a <HAL_SPI_Init+0xaa>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	68da      	ldr	r2, [r3, #12]
 8001c0c:	23e0      	movs	r3, #224	; 0xe0
 8001c0e:	00db      	lsls	r3, r3, #3
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d002      	beq.n	8001c1a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685a      	ldr	r2, [r3, #4]
 8001c1e:	2382      	movs	r3, #130	; 0x82
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	401a      	ands	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6899      	ldr	r1, [r3, #8]
 8001c28:	2384      	movs	r3, #132	; 0x84
 8001c2a:	021b      	lsls	r3, r3, #8
 8001c2c:	400b      	ands	r3, r1
 8001c2e:	431a      	orrs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	691b      	ldr	r3, [r3, #16]
 8001c34:	2102      	movs	r1, #2
 8001c36:	400b      	ands	r3, r1
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	2101      	movs	r1, #1
 8001c40:	400b      	ands	r3, r1
 8001c42:	431a      	orrs	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6999      	ldr	r1, [r3, #24]
 8001c48:	2380      	movs	r3, #128	; 0x80
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	400b      	ands	r3, r1
 8001c4e:	431a      	orrs	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	69db      	ldr	r3, [r3, #28]
 8001c54:	2138      	movs	r1, #56	; 0x38
 8001c56:	400b      	ands	r3, r1
 8001c58:	431a      	orrs	r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	2180      	movs	r1, #128	; 0x80
 8001c60:	400b      	ands	r3, r1
 8001c62:	431a      	orrs	r2, r3
 8001c64:	0011      	movs	r1, r2
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c6a:	2380      	movs	r3, #128	; 0x80
 8001c6c:	019b      	lsls	r3, r3, #6
 8001c6e:	401a      	ands	r2, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	430a      	orrs	r2, r1
 8001c76:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	0c1b      	lsrs	r3, r3, #16
 8001c7e:	2204      	movs	r2, #4
 8001c80:	401a      	ands	r2, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c86:	2110      	movs	r1, #16
 8001c88:	400b      	ands	r3, r1
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c90:	2108      	movs	r1, #8
 8001c92:	400b      	ands	r3, r1
 8001c94:	431a      	orrs	r2, r3
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	68d9      	ldr	r1, [r3, #12]
 8001c9a:	23f0      	movs	r3, #240	; 0xf0
 8001c9c:	011b      	lsls	r3, r3, #4
 8001c9e:	400b      	ands	r3, r1
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	0011      	movs	r1, r2
 8001ca4:	68fa      	ldr	r2, [r7, #12]
 8001ca6:	2380      	movs	r3, #128	; 0x80
 8001ca8:	015b      	lsls	r3, r3, #5
 8001caa:	401a      	ands	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	430a      	orrs	r2, r1
 8001cb2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	69da      	ldr	r2, [r3, #28]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4907      	ldr	r1, [pc, #28]	; (8001cdc <HAL_SPI_Init+0x16c>)
 8001cc0:	400a      	ands	r2, r1
 8001cc2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	225d      	movs	r2, #93	; 0x5d
 8001cce:	2101      	movs	r1, #1
 8001cd0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
}
 8001cd4:	0018      	movs	r0, r3
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	b004      	add	sp, #16
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	fffff7ff 	.word	0xfffff7ff

08001ce0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	; 0x28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	60f8      	str	r0, [r7, #12]
 8001ce8:	60b9      	str	r1, [r7, #8]
 8001cea:	607a      	str	r2, [r7, #4]
 8001cec:	001a      	movs	r2, r3
 8001cee:	1cbb      	adds	r3, r7, #2
 8001cf0:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001cf6:	2323      	movs	r3, #35	; 0x23
 8001cf8:	18fb      	adds	r3, r7, r3
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	225c      	movs	r2, #92	; 0x5c
 8001d02:	5c9b      	ldrb	r3, [r3, r2]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d101      	bne.n	8001d0c <HAL_SPI_TransmitReceive+0x2c>
 8001d08:	2302      	movs	r3, #2
 8001d0a:	e1b5      	b.n	8002078 <HAL_SPI_TransmitReceive+0x398>
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	225c      	movs	r2, #92	; 0x5c
 8001d10:	2101      	movs	r1, #1
 8001d12:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001d14:	f7fe feb6 	bl	8000a84 <HAL_GetTick>
 8001d18:	0003      	movs	r3, r0
 8001d1a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001d1c:	201b      	movs	r0, #27
 8001d1e:	183b      	adds	r3, r7, r0
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	215d      	movs	r1, #93	; 0x5d
 8001d24:	5c52      	ldrb	r2, [r2, r1]
 8001d26:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8001d2e:	2312      	movs	r3, #18
 8001d30:	18fb      	adds	r3, r7, r3
 8001d32:	1cba      	adds	r2, r7, #2
 8001d34:	8812      	ldrh	r2, [r2, #0]
 8001d36:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001d38:	183b      	adds	r3, r7, r0
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d011      	beq.n	8001d64 <HAL_SPI_TransmitReceive+0x84>
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	2382      	movs	r3, #130	; 0x82
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d107      	bne.n	8001d5a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d103      	bne.n	8001d5a <HAL_SPI_TransmitReceive+0x7a>
 8001d52:	183b      	adds	r3, r7, r0
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	d004      	beq.n	8001d64 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8001d5a:	2323      	movs	r3, #35	; 0x23
 8001d5c:	18fb      	adds	r3, r7, r3
 8001d5e:	2202      	movs	r2, #2
 8001d60:	701a      	strb	r2, [r3, #0]
    goto error;
 8001d62:	e17e      	b.n	8002062 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d006      	beq.n	8001d78 <HAL_SPI_TransmitReceive+0x98>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d003      	beq.n	8001d78 <HAL_SPI_TransmitReceive+0x98>
 8001d70:	1cbb      	adds	r3, r7, #2
 8001d72:	881b      	ldrh	r3, [r3, #0]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d104      	bne.n	8001d82 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8001d78:	2323      	movs	r3, #35	; 0x23
 8001d7a:	18fb      	adds	r3, r7, r3
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	701a      	strb	r2, [r3, #0]
    goto error;
 8001d80:	e16f      	b.n	8002062 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	225d      	movs	r2, #93	; 0x5d
 8001d86:	5c9b      	ldrb	r3, [r3, r2]
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b04      	cmp	r3, #4
 8001d8c:	d003      	beq.n	8001d96 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	225d      	movs	r2, #93	; 0x5d
 8001d92:	2105      	movs	r1, #5
 8001d94:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	1cba      	adds	r2, r7, #2
 8001da6:	2146      	movs	r1, #70	; 0x46
 8001da8:	8812      	ldrh	r2, [r2, #0]
 8001daa:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	1cba      	adds	r2, r7, #2
 8001db0:	2144      	movs	r1, #68	; 0x44
 8001db2:	8812      	ldrh	r2, [r2, #0]
 8001db4:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	68ba      	ldr	r2, [r7, #8]
 8001dba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	1cba      	adds	r2, r7, #2
 8001dc0:	8812      	ldrh	r2, [r2, #0]
 8001dc2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	1cba      	adds	r2, r7, #2
 8001dc8:	8812      	ldrh	r2, [r2, #0]
 8001dca:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	68da      	ldr	r2, [r3, #12]
 8001ddc:	23e0      	movs	r3, #224	; 0xe0
 8001dde:	00db      	lsls	r3, r3, #3
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d908      	bls.n	8001df6 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	685a      	ldr	r2, [r3, #4]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	49a4      	ldr	r1, [pc, #656]	; (8002080 <HAL_SPI_TransmitReceive+0x3a0>)
 8001df0:	400a      	ands	r2, r1
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	e008      	b.n	8001e08 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	685a      	ldr	r2, [r3, #4]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2180      	movs	r1, #128	; 0x80
 8001e02:	0149      	lsls	r1, r1, #5
 8001e04:	430a      	orrs	r2, r1
 8001e06:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2240      	movs	r2, #64	; 0x40
 8001e10:	4013      	ands	r3, r2
 8001e12:	2b40      	cmp	r3, #64	; 0x40
 8001e14:	d007      	beq.n	8001e26 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2140      	movs	r1, #64	; 0x40
 8001e22:	430a      	orrs	r2, r1
 8001e24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	68da      	ldr	r2, [r3, #12]
 8001e2a:	23e0      	movs	r3, #224	; 0xe0
 8001e2c:	00db      	lsls	r3, r3, #3
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d800      	bhi.n	8001e34 <HAL_SPI_TransmitReceive+0x154>
 8001e32:	e07f      	b.n	8001f34 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <HAL_SPI_TransmitReceive+0x168>
 8001e3c:	2312      	movs	r3, #18
 8001e3e:	18fb      	adds	r3, r7, r3
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d000      	beq.n	8001e48 <HAL_SPI_TransmitReceive+0x168>
 8001e46:	e069      	b.n	8001f1c <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e4c:	881a      	ldrh	r2, [r3, #0]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e58:	1c9a      	adds	r2, r3, #2
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	3b01      	subs	r3, #1
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e6c:	e056      	b.n	8001f1c <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2202      	movs	r2, #2
 8001e76:	4013      	ands	r3, r2
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d11b      	bne.n	8001eb4 <HAL_SPI_TransmitReceive+0x1d4>
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d016      	beq.n	8001eb4 <HAL_SPI_TransmitReceive+0x1d4>
 8001e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d113      	bne.n	8001eb4 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e90:	881a      	ldrh	r2, [r3, #0]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e9c:	1c9a      	adds	r2, r3, #2
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d11c      	bne.n	8001efc <HAL_SPI_TransmitReceive+0x21c>
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2246      	movs	r2, #70	; 0x46
 8001ec6:	5a9b      	ldrh	r3, [r3, r2]
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d016      	beq.n	8001efc <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	68da      	ldr	r2, [r3, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed8:	b292      	uxth	r2, r2
 8001eda:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ee0:	1c9a      	adds	r2, r3, #2
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2246      	movs	r2, #70	; 0x46
 8001eea:	5a9b      	ldrh	r3, [r3, r2]
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	3b01      	subs	r3, #1
 8001ef0:	b299      	uxth	r1, r3
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2246      	movs	r2, #70	; 0x46
 8001ef6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001efc:	f7fe fdc2 	bl	8000a84 <HAL_GetTick>
 8001f00:	0002      	movs	r2, r0
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d807      	bhi.n	8001f1c <HAL_SPI_TransmitReceive+0x23c>
 8001f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f0e:	3301      	adds	r3, #1
 8001f10:	d004      	beq.n	8001f1c <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8001f12:	2323      	movs	r3, #35	; 0x23
 8001f14:	18fb      	adds	r3, r7, r3
 8001f16:	2203      	movs	r2, #3
 8001f18:	701a      	strb	r2, [r3, #0]
        goto error;
 8001f1a:	e0a2      	b.n	8002062 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1a3      	bne.n	8001e6e <HAL_SPI_TransmitReceive+0x18e>
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2246      	movs	r2, #70	; 0x46
 8001f2a:	5a9b      	ldrh	r3, [r3, r2]
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d19d      	bne.n	8001e6e <HAL_SPI_TransmitReceive+0x18e>
 8001f32:	e085      	b.n	8002040 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d005      	beq.n	8001f48 <HAL_SPI_TransmitReceive+0x268>
 8001f3c:	2312      	movs	r3, #18
 8001f3e:	18fb      	adds	r3, r7, r3
 8001f40:	881b      	ldrh	r3, [r3, #0]
 8001f42:	2b01      	cmp	r3, #1
 8001f44:	d000      	beq.n	8001f48 <HAL_SPI_TransmitReceive+0x268>
 8001f46:	e070      	b.n	800202a <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	330c      	adds	r3, #12
 8001f52:	7812      	ldrb	r2, [r2, #0]
 8001f54:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f5a:	1c5a      	adds	r2, r3, #1
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	3b01      	subs	r3, #1
 8001f68:	b29a      	uxth	r2, r3
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f6e:	e05c      	b.n	800202a <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	2202      	movs	r2, #2
 8001f78:	4013      	ands	r3, r2
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d11c      	bne.n	8001fb8 <HAL_SPI_TransmitReceive+0x2d8>
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d017      	beq.n	8001fb8 <HAL_SPI_TransmitReceive+0x2d8>
 8001f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d114      	bne.n	8001fb8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	330c      	adds	r3, #12
 8001f98:	7812      	ldrb	r2, [r2, #0]
 8001f9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fa0:	1c5a      	adds	r2, r3, #1
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	3b01      	subs	r3, #1
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d11e      	bne.n	8002004 <HAL_SPI_TransmitReceive+0x324>
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2246      	movs	r2, #70	; 0x46
 8001fca:	5a9b      	ldrh	r3, [r3, r2]
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d018      	beq.n	8002004 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	330c      	adds	r3, #12
 8001fd8:	001a      	movs	r2, r3
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	7812      	ldrb	r2, [r2, #0]
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe8:	1c5a      	adds	r2, r3, #1
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2246      	movs	r2, #70	; 0x46
 8001ff2:	5a9b      	ldrh	r3, [r3, r2]
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	b299      	uxth	r1, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2246      	movs	r2, #70	; 0x46
 8001ffe:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002000:	2301      	movs	r3, #1
 8002002:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002004:	f7fe fd3e 	bl	8000a84 <HAL_GetTick>
 8002008:	0002      	movs	r2, r0
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	1ad3      	subs	r3, r2, r3
 800200e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002010:	429a      	cmp	r2, r3
 8002012:	d802      	bhi.n	800201a <HAL_SPI_TransmitReceive+0x33a>
 8002014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002016:	3301      	adds	r3, #1
 8002018:	d102      	bne.n	8002020 <HAL_SPI_TransmitReceive+0x340>
 800201a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800201c:	2b00      	cmp	r3, #0
 800201e:	d104      	bne.n	800202a <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8002020:	2323      	movs	r3, #35	; 0x23
 8002022:	18fb      	adds	r3, r7, r3
 8002024:	2203      	movs	r2, #3
 8002026:	701a      	strb	r2, [r3, #0]
        goto error;
 8002028:	e01b      	b.n	8002062 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800202e:	b29b      	uxth	r3, r3
 8002030:	2b00      	cmp	r3, #0
 8002032:	d19d      	bne.n	8001f70 <HAL_SPI_TransmitReceive+0x290>
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2246      	movs	r2, #70	; 0x46
 8002038:	5a9b      	ldrh	r3, [r3, r2]
 800203a:	b29b      	uxth	r3, r3
 800203c:	2b00      	cmp	r3, #0
 800203e:	d197      	bne.n	8001f70 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002040:	69fa      	ldr	r2, [r7, #28]
 8002042:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	0018      	movs	r0, r3
 8002048:	f000 f94c 	bl	80022e4 <SPI_EndRxTxTransaction>
 800204c:	1e03      	subs	r3, r0, #0
 800204e:	d007      	beq.n	8002060 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8002050:	2323      	movs	r3, #35	; 0x23
 8002052:	18fb      	adds	r3, r7, r3
 8002054:	2201      	movs	r2, #1
 8002056:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2220      	movs	r2, #32
 800205c:	661a      	str	r2, [r3, #96]	; 0x60
 800205e:	e000      	b.n	8002062 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8002060:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	225d      	movs	r2, #93	; 0x5d
 8002066:	2101      	movs	r1, #1
 8002068:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	225c      	movs	r2, #92	; 0x5c
 800206e:	2100      	movs	r1, #0
 8002070:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002072:	2323      	movs	r3, #35	; 0x23
 8002074:	18fb      	adds	r3, r7, r3
 8002076:	781b      	ldrb	r3, [r3, #0]
}
 8002078:	0018      	movs	r0, r3
 800207a:	46bd      	mov	sp, r7
 800207c:	b00a      	add	sp, #40	; 0x28
 800207e:	bd80      	pop	{r7, pc}
 8002080:	ffffefff 	.word	0xffffefff

08002084 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b088      	sub	sp, #32
 8002088:	af00      	add	r7, sp, #0
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	603b      	str	r3, [r7, #0]
 8002090:	1dfb      	adds	r3, r7, #7
 8002092:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002094:	f7fe fcf6 	bl	8000a84 <HAL_GetTick>
 8002098:	0002      	movs	r2, r0
 800209a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800209c:	1a9b      	subs	r3, r3, r2
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	18d3      	adds	r3, r2, r3
 80020a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80020a4:	f7fe fcee 	bl	8000a84 <HAL_GetTick>
 80020a8:	0003      	movs	r3, r0
 80020aa:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80020ac:	4b3a      	ldr	r3, [pc, #232]	; (8002198 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	015b      	lsls	r3, r3, #5
 80020b2:	0d1b      	lsrs	r3, r3, #20
 80020b4:	69fa      	ldr	r2, [r7, #28]
 80020b6:	4353      	muls	r3, r2
 80020b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80020ba:	e058      	b.n	800216e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	3301      	adds	r3, #1
 80020c0:	d055      	beq.n	800216e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80020c2:	f7fe fcdf 	bl	8000a84 <HAL_GetTick>
 80020c6:	0002      	movs	r2, r0
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	69fa      	ldr	r2, [r7, #28]
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d902      	bls.n	80020d8 <SPI_WaitFlagStateUntilTimeout+0x54>
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d142      	bne.n	800215e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	685a      	ldr	r2, [r3, #4]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	21e0      	movs	r1, #224	; 0xe0
 80020e4:	438a      	bics	r2, r1
 80020e6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	685a      	ldr	r2, [r3, #4]
 80020ec:	2382      	movs	r3, #130	; 0x82
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d113      	bne.n	800211c <SPI_WaitFlagStateUntilTimeout+0x98>
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	2380      	movs	r3, #128	; 0x80
 80020fa:	021b      	lsls	r3, r3, #8
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d005      	beq.n	800210c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	689a      	ldr	r2, [r3, #8]
 8002104:	2380      	movs	r3, #128	; 0x80
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	429a      	cmp	r2, r3
 800210a:	d107      	bne.n	800211c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	2140      	movs	r1, #64	; 0x40
 8002118:	438a      	bics	r2, r1
 800211a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002120:	2380      	movs	r3, #128	; 0x80
 8002122:	019b      	lsls	r3, r3, #6
 8002124:	429a      	cmp	r2, r3
 8002126:	d110      	bne.n	800214a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	491a      	ldr	r1, [pc, #104]	; (800219c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002134:	400a      	ands	r2, r1
 8002136:	601a      	str	r2, [r3, #0]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2180      	movs	r1, #128	; 0x80
 8002144:	0189      	lsls	r1, r1, #6
 8002146:	430a      	orrs	r2, r1
 8002148:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	225d      	movs	r2, #93	; 0x5d
 800214e:	2101      	movs	r1, #1
 8002150:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	225c      	movs	r2, #92	; 0x5c
 8002156:	2100      	movs	r1, #0
 8002158:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800215a:	2303      	movs	r3, #3
 800215c:	e017      	b.n	800218e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002164:	2300      	movs	r3, #0
 8002166:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	3b01      	subs	r3, #1
 800216c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	68ba      	ldr	r2, [r7, #8]
 8002176:	4013      	ands	r3, r2
 8002178:	68ba      	ldr	r2, [r7, #8]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	425a      	negs	r2, r3
 800217e:	4153      	adcs	r3, r2
 8002180:	b2db      	uxtb	r3, r3
 8002182:	001a      	movs	r2, r3
 8002184:	1dfb      	adds	r3, r7, #7
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	429a      	cmp	r2, r3
 800218a:	d197      	bne.n	80020bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800218c:	2300      	movs	r3, #0
}
 800218e:	0018      	movs	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	b008      	add	sp, #32
 8002194:	bd80      	pop	{r7, pc}
 8002196:	46c0      	nop			; (mov r8, r8)
 8002198:	20000000 	.word	0x20000000
 800219c:	ffffdfff 	.word	0xffffdfff

080021a0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08a      	sub	sp, #40	; 0x28
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	60f8      	str	r0, [r7, #12]
 80021a8:	60b9      	str	r1, [r7, #8]
 80021aa:	607a      	str	r2, [r7, #4]
 80021ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80021ae:	2317      	movs	r3, #23
 80021b0:	18fb      	adds	r3, r7, r3
 80021b2:	2200      	movs	r2, #0
 80021b4:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80021b6:	f7fe fc65 	bl	8000a84 <HAL_GetTick>
 80021ba:	0002      	movs	r2, r0
 80021bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021be:	1a9b      	subs	r3, r3, r2
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	18d3      	adds	r3, r2, r3
 80021c4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80021c6:	f7fe fc5d 	bl	8000a84 <HAL_GetTick>
 80021ca:	0003      	movs	r3, r0
 80021cc:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	330c      	adds	r3, #12
 80021d4:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80021d6:	4b41      	ldr	r3, [pc, #260]	; (80022dc <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	0013      	movs	r3, r2
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	189b      	adds	r3, r3, r2
 80021e0:	00da      	lsls	r2, r3, #3
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	0d1b      	lsrs	r3, r3, #20
 80021e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021e8:	4353      	muls	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80021ec:	e068      	b.n	80022c0 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	23c0      	movs	r3, #192	; 0xc0
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d10a      	bne.n	800220e <SPI_WaitFifoStateUntilTimeout+0x6e>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d107      	bne.n	800220e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	b2da      	uxtb	r2, r3
 8002204:	2117      	movs	r1, #23
 8002206:	187b      	adds	r3, r7, r1
 8002208:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800220a:	187b      	adds	r3, r7, r1
 800220c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	3301      	adds	r3, #1
 8002212:	d055      	beq.n	80022c0 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002214:	f7fe fc36 	bl	8000a84 <HAL_GetTick>
 8002218:	0002      	movs	r2, r0
 800221a:	6a3b      	ldr	r3, [r7, #32]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002220:	429a      	cmp	r2, r3
 8002222:	d902      	bls.n	800222a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002226:	2b00      	cmp	r3, #0
 8002228:	d142      	bne.n	80022b0 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	685a      	ldr	r2, [r3, #4]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	21e0      	movs	r1, #224	; 0xe0
 8002236:	438a      	bics	r2, r1
 8002238:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	2382      	movs	r3, #130	; 0x82
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	429a      	cmp	r2, r3
 8002244:	d113      	bne.n	800226e <SPI_WaitFifoStateUntilTimeout+0xce>
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	689a      	ldr	r2, [r3, #8]
 800224a:	2380      	movs	r3, #128	; 0x80
 800224c:	021b      	lsls	r3, r3, #8
 800224e:	429a      	cmp	r2, r3
 8002250:	d005      	beq.n	800225e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	689a      	ldr	r2, [r3, #8]
 8002256:	2380      	movs	r3, #128	; 0x80
 8002258:	00db      	lsls	r3, r3, #3
 800225a:	429a      	cmp	r2, r3
 800225c:	d107      	bne.n	800226e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2140      	movs	r1, #64	; 0x40
 800226a:	438a      	bics	r2, r1
 800226c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002272:	2380      	movs	r3, #128	; 0x80
 8002274:	019b      	lsls	r3, r3, #6
 8002276:	429a      	cmp	r2, r3
 8002278:	d110      	bne.n	800229c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4916      	ldr	r1, [pc, #88]	; (80022e0 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002286:	400a      	ands	r2, r1
 8002288:	601a      	str	r2, [r3, #0]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2180      	movs	r1, #128	; 0x80
 8002296:	0189      	lsls	r1, r1, #6
 8002298:	430a      	orrs	r2, r1
 800229a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	225d      	movs	r2, #93	; 0x5d
 80022a0:	2101      	movs	r1, #1
 80022a2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	225c      	movs	r2, #92	; 0x5c
 80022a8:	2100      	movs	r1, #0
 80022aa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e010      	b.n	80022d2 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80022b0:	69bb      	ldr	r3, [r7, #24]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80022b6:	2300      	movs	r3, #0
 80022b8:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	3b01      	subs	r3, #1
 80022be:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	4013      	ands	r3, r2
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d18e      	bne.n	80021ee <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80022d0:	2300      	movs	r3, #0
}
 80022d2:	0018      	movs	r0, r3
 80022d4:	46bd      	mov	sp, r7
 80022d6:	b00a      	add	sp, #40	; 0x28
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	20000000 	.word	0x20000000
 80022e0:	ffffdfff 	.word	0xffffdfff

080022e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af02      	add	r7, sp, #8
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	60b9      	str	r1, [r7, #8]
 80022ee:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80022f0:	68ba      	ldr	r2, [r7, #8]
 80022f2:	23c0      	movs	r3, #192	; 0xc0
 80022f4:	0159      	lsls	r1, r3, #5
 80022f6:	68f8      	ldr	r0, [r7, #12]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	0013      	movs	r3, r2
 80022fe:	2200      	movs	r2, #0
 8002300:	f7ff ff4e 	bl	80021a0 <SPI_WaitFifoStateUntilTimeout>
 8002304:	1e03      	subs	r3, r0, #0
 8002306:	d007      	beq.n	8002318 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800230c:	2220      	movs	r2, #32
 800230e:	431a      	orrs	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002314:	2303      	movs	r3, #3
 8002316:	e027      	b.n	8002368 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002318:	68ba      	ldr	r2, [r7, #8]
 800231a:	68f8      	ldr	r0, [r7, #12]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	0013      	movs	r3, r2
 8002322:	2200      	movs	r2, #0
 8002324:	2180      	movs	r1, #128	; 0x80
 8002326:	f7ff fead 	bl	8002084 <SPI_WaitFlagStateUntilTimeout>
 800232a:	1e03      	subs	r3, r0, #0
 800232c:	d007      	beq.n	800233e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002332:	2220      	movs	r2, #32
 8002334:	431a      	orrs	r2, r3
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e014      	b.n	8002368 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	23c0      	movs	r3, #192	; 0xc0
 8002342:	00d9      	lsls	r1, r3, #3
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	9300      	str	r3, [sp, #0]
 800234a:	0013      	movs	r3, r2
 800234c:	2200      	movs	r2, #0
 800234e:	f7ff ff27 	bl	80021a0 <SPI_WaitFifoStateUntilTimeout>
 8002352:	1e03      	subs	r3, r0, #0
 8002354:	d007      	beq.n	8002366 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800235a:	2220      	movs	r2, #32
 800235c:	431a      	orrs	r2, r3
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e000      	b.n	8002368 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	0018      	movs	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	b004      	add	sp, #16
 800236e:	bd80      	pop	{r7, pc}

08002370 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d101      	bne.n	8002382 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	e042      	b.n	8002408 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	223d      	movs	r2, #61	; 0x3d
 8002386:	5c9b      	ldrb	r3, [r3, r2]
 8002388:	b2db      	uxtb	r3, r3
 800238a:	2b00      	cmp	r3, #0
 800238c:	d107      	bne.n	800239e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	223c      	movs	r2, #60	; 0x3c
 8002392:	2100      	movs	r1, #0
 8002394:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	0018      	movs	r0, r3
 800239a:	f7fe fa13 	bl	80007c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	223d      	movs	r2, #61	; 0x3d
 80023a2:	2102      	movs	r1, #2
 80023a4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	3304      	adds	r3, #4
 80023ae:	0019      	movs	r1, r3
 80023b0:	0010      	movs	r0, r2
 80023b2:	f000 fa1f 	bl	80027f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2246      	movs	r2, #70	; 0x46
 80023ba:	2101      	movs	r1, #1
 80023bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	223e      	movs	r2, #62	; 0x3e
 80023c2:	2101      	movs	r1, #1
 80023c4:	5499      	strb	r1, [r3, r2]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	223f      	movs	r2, #63	; 0x3f
 80023ca:	2101      	movs	r1, #1
 80023cc:	5499      	strb	r1, [r3, r2]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2240      	movs	r2, #64	; 0x40
 80023d2:	2101      	movs	r1, #1
 80023d4:	5499      	strb	r1, [r3, r2]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2241      	movs	r2, #65	; 0x41
 80023da:	2101      	movs	r1, #1
 80023dc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2242      	movs	r2, #66	; 0x42
 80023e2:	2101      	movs	r1, #1
 80023e4:	5499      	strb	r1, [r3, r2]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2243      	movs	r2, #67	; 0x43
 80023ea:	2101      	movs	r1, #1
 80023ec:	5499      	strb	r1, [r3, r2]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2244      	movs	r2, #68	; 0x44
 80023f2:	2101      	movs	r1, #1
 80023f4:	5499      	strb	r1, [r3, r2]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2245      	movs	r2, #69	; 0x45
 80023fa:	2101      	movs	r1, #1
 80023fc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	223d      	movs	r2, #61	; 0x3d
 8002402:	2101      	movs	r1, #1
 8002404:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002406:	2300      	movs	r3, #0
}
 8002408:	0018      	movs	r0, r3
 800240a:	46bd      	mov	sp, r7
 800240c:	b002      	add	sp, #8
 800240e:	bd80      	pop	{r7, pc}

08002410 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e042      	b.n	80024a8 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	223d      	movs	r2, #61	; 0x3d
 8002426:	5c9b      	ldrb	r3, [r3, r2]
 8002428:	b2db      	uxtb	r3, r3
 800242a:	2b00      	cmp	r3, #0
 800242c:	d107      	bne.n	800243e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	223c      	movs	r2, #60	; 0x3c
 8002432:	2100      	movs	r1, #0
 8002434:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	0018      	movs	r0, r3
 800243a:	f000 f839 	bl	80024b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	223d      	movs	r2, #61	; 0x3d
 8002442:	2102      	movs	r1, #2
 8002444:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3304      	adds	r3, #4
 800244e:	0019      	movs	r1, r3
 8002450:	0010      	movs	r0, r2
 8002452:	f000 f9cf 	bl	80027f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2246      	movs	r2, #70	; 0x46
 800245a:	2101      	movs	r1, #1
 800245c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	223e      	movs	r2, #62	; 0x3e
 8002462:	2101      	movs	r1, #1
 8002464:	5499      	strb	r1, [r3, r2]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	223f      	movs	r2, #63	; 0x3f
 800246a:	2101      	movs	r1, #1
 800246c:	5499      	strb	r1, [r3, r2]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2240      	movs	r2, #64	; 0x40
 8002472:	2101      	movs	r1, #1
 8002474:	5499      	strb	r1, [r3, r2]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2241      	movs	r2, #65	; 0x41
 800247a:	2101      	movs	r1, #1
 800247c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2242      	movs	r2, #66	; 0x42
 8002482:	2101      	movs	r1, #1
 8002484:	5499      	strb	r1, [r3, r2]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2243      	movs	r2, #67	; 0x43
 800248a:	2101      	movs	r1, #1
 800248c:	5499      	strb	r1, [r3, r2]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2244      	movs	r2, #68	; 0x44
 8002492:	2101      	movs	r1, #1
 8002494:	5499      	strb	r1, [r3, r2]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	2245      	movs	r2, #69	; 0x45
 800249a:	2101      	movs	r1, #1
 800249c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	223d      	movs	r2, #61	; 0x3d
 80024a2:	2101      	movs	r1, #1
 80024a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	0018      	movs	r0, r3
 80024aa:	46bd      	mov	sp, r7
 80024ac:	b002      	add	sp, #8
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80024b8:	46c0      	nop			; (mov r8, r8)
 80024ba:	46bd      	mov	sp, r7
 80024bc:	b002      	add	sp, #8
 80024be:	bd80      	pop	{r7, pc}

080024c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024cc:	2317      	movs	r3, #23
 80024ce:	18fb      	adds	r3, r7, r3
 80024d0:	2200      	movs	r2, #0
 80024d2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	223c      	movs	r2, #60	; 0x3c
 80024d8:	5c9b      	ldrb	r3, [r3, r2]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d101      	bne.n	80024e2 <HAL_TIM_PWM_ConfigChannel+0x22>
 80024de:	2302      	movs	r3, #2
 80024e0:	e0ad      	b.n	800263e <HAL_TIM_PWM_ConfigChannel+0x17e>
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	223c      	movs	r2, #60	; 0x3c
 80024e6:	2101      	movs	r1, #1
 80024e8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2b0c      	cmp	r3, #12
 80024ee:	d100      	bne.n	80024f2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80024f0:	e076      	b.n	80025e0 <HAL_TIM_PWM_ConfigChannel+0x120>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b0c      	cmp	r3, #12
 80024f6:	d900      	bls.n	80024fa <HAL_TIM_PWM_ConfigChannel+0x3a>
 80024f8:	e095      	b.n	8002626 <HAL_TIM_PWM_ConfigChannel+0x166>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b08      	cmp	r3, #8
 80024fe:	d04e      	beq.n	800259e <HAL_TIM_PWM_ConfigChannel+0xde>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2b08      	cmp	r3, #8
 8002504:	d900      	bls.n	8002508 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002506:	e08e      	b.n	8002626 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d003      	beq.n	8002516 <HAL_TIM_PWM_ConfigChannel+0x56>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2b04      	cmp	r3, #4
 8002512:	d021      	beq.n	8002558 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002514:	e087      	b.n	8002626 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68ba      	ldr	r2, [r7, #8]
 800251c:	0011      	movs	r1, r2
 800251e:	0018      	movs	r0, r3
 8002520:	f000 f9e8 	bl	80028f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	699a      	ldr	r2, [r3, #24]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2108      	movs	r1, #8
 8002530:	430a      	orrs	r2, r1
 8002532:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	699a      	ldr	r2, [r3, #24]
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	2104      	movs	r1, #4
 8002540:	438a      	bics	r2, r1
 8002542:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6999      	ldr	r1, [r3, #24]
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	691a      	ldr	r2, [r3, #16]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	430a      	orrs	r2, r1
 8002554:	619a      	str	r2, [r3, #24]
      break;
 8002556:	e06b      	b.n	8002630 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68ba      	ldr	r2, [r7, #8]
 800255e:	0011      	movs	r1, r2
 8002560:	0018      	movs	r0, r3
 8002562:	f000 fa4f 	bl	8002a04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	699a      	ldr	r2, [r3, #24]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2180      	movs	r1, #128	; 0x80
 8002572:	0109      	lsls	r1, r1, #4
 8002574:	430a      	orrs	r2, r1
 8002576:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	699a      	ldr	r2, [r3, #24]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4931      	ldr	r1, [pc, #196]	; (8002648 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002584:	400a      	ands	r2, r1
 8002586:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6999      	ldr	r1, [r3, #24]
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	021a      	lsls	r2, r3, #8
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	430a      	orrs	r2, r1
 800259a:	619a      	str	r2, [r3, #24]
      break;
 800259c:	e048      	b.n	8002630 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68ba      	ldr	r2, [r7, #8]
 80025a4:	0011      	movs	r1, r2
 80025a6:	0018      	movs	r0, r3
 80025a8:	f000 fab0 	bl	8002b0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	69da      	ldr	r2, [r3, #28]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2108      	movs	r1, #8
 80025b8:	430a      	orrs	r2, r1
 80025ba:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	69da      	ldr	r2, [r3, #28]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2104      	movs	r1, #4
 80025c8:	438a      	bics	r2, r1
 80025ca:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	69d9      	ldr	r1, [r3, #28]
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	691a      	ldr	r2, [r3, #16]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	430a      	orrs	r2, r1
 80025dc:	61da      	str	r2, [r3, #28]
      break;
 80025de:	e027      	b.n	8002630 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	68ba      	ldr	r2, [r7, #8]
 80025e6:	0011      	movs	r1, r2
 80025e8:	0018      	movs	r0, r3
 80025ea:	f000 fb15 	bl	8002c18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	69da      	ldr	r2, [r3, #28]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2180      	movs	r1, #128	; 0x80
 80025fa:	0109      	lsls	r1, r1, #4
 80025fc:	430a      	orrs	r2, r1
 80025fe:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	69da      	ldr	r2, [r3, #28]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	490f      	ldr	r1, [pc, #60]	; (8002648 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800260c:	400a      	ands	r2, r1
 800260e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	69d9      	ldr	r1, [r3, #28]
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	021a      	lsls	r2, r3, #8
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	430a      	orrs	r2, r1
 8002622:	61da      	str	r2, [r3, #28]
      break;
 8002624:	e004      	b.n	8002630 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002626:	2317      	movs	r3, #23
 8002628:	18fb      	adds	r3, r7, r3
 800262a:	2201      	movs	r2, #1
 800262c:	701a      	strb	r2, [r3, #0]
      break;
 800262e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	223c      	movs	r2, #60	; 0x3c
 8002634:	2100      	movs	r1, #0
 8002636:	5499      	strb	r1, [r3, r2]

  return status;
 8002638:	2317      	movs	r3, #23
 800263a:	18fb      	adds	r3, r7, r3
 800263c:	781b      	ldrb	r3, [r3, #0]
}
 800263e:	0018      	movs	r0, r3
 8002640:	46bd      	mov	sp, r7
 8002642:	b006      	add	sp, #24
 8002644:	bd80      	pop	{r7, pc}
 8002646:	46c0      	nop			; (mov r8, r8)
 8002648:	fffffbff 	.word	0xfffffbff

0800264c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002656:	230f      	movs	r3, #15
 8002658:	18fb      	adds	r3, r7, r3
 800265a:	2200      	movs	r2, #0
 800265c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	223c      	movs	r2, #60	; 0x3c
 8002662:	5c9b      	ldrb	r3, [r3, r2]
 8002664:	2b01      	cmp	r3, #1
 8002666:	d101      	bne.n	800266c <HAL_TIM_ConfigClockSource+0x20>
 8002668:	2302      	movs	r3, #2
 800266a:	e0bc      	b.n	80027e6 <HAL_TIM_ConfigClockSource+0x19a>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	223c      	movs	r2, #60	; 0x3c
 8002670:	2101      	movs	r1, #1
 8002672:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	223d      	movs	r2, #61	; 0x3d
 8002678:	2102      	movs	r1, #2
 800267a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	2277      	movs	r2, #119	; 0x77
 8002688:	4393      	bics	r3, r2
 800268a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	4a58      	ldr	r2, [pc, #352]	; (80027f0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002690:	4013      	ands	r3, r2
 8002692:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2280      	movs	r2, #128	; 0x80
 80026a2:	0192      	lsls	r2, r2, #6
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d040      	beq.n	800272a <HAL_TIM_ConfigClockSource+0xde>
 80026a8:	2280      	movs	r2, #128	; 0x80
 80026aa:	0192      	lsls	r2, r2, #6
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d900      	bls.n	80026b2 <HAL_TIM_ConfigClockSource+0x66>
 80026b0:	e088      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x178>
 80026b2:	2280      	movs	r2, #128	; 0x80
 80026b4:	0152      	lsls	r2, r2, #5
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d100      	bne.n	80026bc <HAL_TIM_ConfigClockSource+0x70>
 80026ba:	e088      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x182>
 80026bc:	2280      	movs	r2, #128	; 0x80
 80026be:	0152      	lsls	r2, r2, #5
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d900      	bls.n	80026c6 <HAL_TIM_ConfigClockSource+0x7a>
 80026c4:	e07e      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x178>
 80026c6:	2b70      	cmp	r3, #112	; 0x70
 80026c8:	d018      	beq.n	80026fc <HAL_TIM_ConfigClockSource+0xb0>
 80026ca:	d900      	bls.n	80026ce <HAL_TIM_ConfigClockSource+0x82>
 80026cc:	e07a      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x178>
 80026ce:	2b60      	cmp	r3, #96	; 0x60
 80026d0:	d04f      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0x126>
 80026d2:	d900      	bls.n	80026d6 <HAL_TIM_ConfigClockSource+0x8a>
 80026d4:	e076      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x178>
 80026d6:	2b50      	cmp	r3, #80	; 0x50
 80026d8:	d03b      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x106>
 80026da:	d900      	bls.n	80026de <HAL_TIM_ConfigClockSource+0x92>
 80026dc:	e072      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x178>
 80026de:	2b40      	cmp	r3, #64	; 0x40
 80026e0:	d057      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0x146>
 80026e2:	d900      	bls.n	80026e6 <HAL_TIM_ConfigClockSource+0x9a>
 80026e4:	e06e      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x178>
 80026e6:	2b30      	cmp	r3, #48	; 0x30
 80026e8:	d063      	beq.n	80027b2 <HAL_TIM_ConfigClockSource+0x166>
 80026ea:	d86b      	bhi.n	80027c4 <HAL_TIM_ConfigClockSource+0x178>
 80026ec:	2b20      	cmp	r3, #32
 80026ee:	d060      	beq.n	80027b2 <HAL_TIM_ConfigClockSource+0x166>
 80026f0:	d868      	bhi.n	80027c4 <HAL_TIM_ConfigClockSource+0x178>
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d05d      	beq.n	80027b2 <HAL_TIM_ConfigClockSource+0x166>
 80026f6:	2b10      	cmp	r3, #16
 80026f8:	d05b      	beq.n	80027b2 <HAL_TIM_ConfigClockSource+0x166>
 80026fa:	e063      	b.n	80027c4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6818      	ldr	r0, [r3, #0]
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	6899      	ldr	r1, [r3, #8]
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685a      	ldr	r2, [r3, #4]
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	f000 fb68 	bl	8002de0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	2277      	movs	r2, #119	; 0x77
 800271c:	4313      	orrs	r3, r2
 800271e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	68ba      	ldr	r2, [r7, #8]
 8002726:	609a      	str	r2, [r3, #8]
      break;
 8002728:	e052      	b.n	80027d0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	6899      	ldr	r1, [r3, #8]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685a      	ldr	r2, [r3, #4]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	f000 fb51 	bl	8002de0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	689a      	ldr	r2, [r3, #8]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2180      	movs	r1, #128	; 0x80
 800274a:	01c9      	lsls	r1, r1, #7
 800274c:	430a      	orrs	r2, r1
 800274e:	609a      	str	r2, [r3, #8]
      break;
 8002750:	e03e      	b.n	80027d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6818      	ldr	r0, [r3, #0]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	6859      	ldr	r1, [r3, #4]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	001a      	movs	r2, r3
 8002760:	f000 fac4 	bl	8002cec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2150      	movs	r1, #80	; 0x50
 800276a:	0018      	movs	r0, r3
 800276c:	f000 fb1e 	bl	8002dac <TIM_ITRx_SetConfig>
      break;
 8002770:	e02e      	b.n	80027d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6818      	ldr	r0, [r3, #0]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	6859      	ldr	r1, [r3, #4]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	001a      	movs	r2, r3
 8002780:	f000 fae2 	bl	8002d48 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2160      	movs	r1, #96	; 0x60
 800278a:	0018      	movs	r0, r3
 800278c:	f000 fb0e 	bl	8002dac <TIM_ITRx_SetConfig>
      break;
 8002790:	e01e      	b.n	80027d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6818      	ldr	r0, [r3, #0]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	6859      	ldr	r1, [r3, #4]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	001a      	movs	r2, r3
 80027a0:	f000 faa4 	bl	8002cec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2140      	movs	r1, #64	; 0x40
 80027aa:	0018      	movs	r0, r3
 80027ac:	f000 fafe 	bl	8002dac <TIM_ITRx_SetConfig>
      break;
 80027b0:	e00e      	b.n	80027d0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	0019      	movs	r1, r3
 80027bc:	0010      	movs	r0, r2
 80027be:	f000 faf5 	bl	8002dac <TIM_ITRx_SetConfig>
      break;
 80027c2:	e005      	b.n	80027d0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80027c4:	230f      	movs	r3, #15
 80027c6:	18fb      	adds	r3, r7, r3
 80027c8:	2201      	movs	r2, #1
 80027ca:	701a      	strb	r2, [r3, #0]
      break;
 80027cc:	e000      	b.n	80027d0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80027ce:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	223d      	movs	r2, #61	; 0x3d
 80027d4:	2101      	movs	r1, #1
 80027d6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	223c      	movs	r2, #60	; 0x3c
 80027dc:	2100      	movs	r1, #0
 80027de:	5499      	strb	r1, [r3, r2]

  return status;
 80027e0:	230f      	movs	r3, #15
 80027e2:	18fb      	adds	r3, r7, r3
 80027e4:	781b      	ldrb	r3, [r3, #0]
}
 80027e6:	0018      	movs	r0, r3
 80027e8:	46bd      	mov	sp, r7
 80027ea:	b004      	add	sp, #16
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	46c0      	nop			; (mov r8, r8)
 80027f0:	ffff00ff 	.word	0xffff00ff

080027f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a34      	ldr	r2, [pc, #208]	; (80028d8 <TIM_Base_SetConfig+0xe4>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d008      	beq.n	800281e <TIM_Base_SetConfig+0x2a>
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	2380      	movs	r3, #128	; 0x80
 8002810:	05db      	lsls	r3, r3, #23
 8002812:	429a      	cmp	r2, r3
 8002814:	d003      	beq.n	800281e <TIM_Base_SetConfig+0x2a>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a30      	ldr	r2, [pc, #192]	; (80028dc <TIM_Base_SetConfig+0xe8>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d108      	bne.n	8002830 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2270      	movs	r2, #112	; 0x70
 8002822:	4393      	bics	r3, r2
 8002824:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	68fa      	ldr	r2, [r7, #12]
 800282c:	4313      	orrs	r3, r2
 800282e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a29      	ldr	r2, [pc, #164]	; (80028d8 <TIM_Base_SetConfig+0xe4>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d018      	beq.n	800286a <TIM_Base_SetConfig+0x76>
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	2380      	movs	r3, #128	; 0x80
 800283c:	05db      	lsls	r3, r3, #23
 800283e:	429a      	cmp	r2, r3
 8002840:	d013      	beq.n	800286a <TIM_Base_SetConfig+0x76>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a25      	ldr	r2, [pc, #148]	; (80028dc <TIM_Base_SetConfig+0xe8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00f      	beq.n	800286a <TIM_Base_SetConfig+0x76>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a24      	ldr	r2, [pc, #144]	; (80028e0 <TIM_Base_SetConfig+0xec>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d00b      	beq.n	800286a <TIM_Base_SetConfig+0x76>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a23      	ldr	r2, [pc, #140]	; (80028e4 <TIM_Base_SetConfig+0xf0>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d007      	beq.n	800286a <TIM_Base_SetConfig+0x76>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a22      	ldr	r2, [pc, #136]	; (80028e8 <TIM_Base_SetConfig+0xf4>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d003      	beq.n	800286a <TIM_Base_SetConfig+0x76>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a21      	ldr	r2, [pc, #132]	; (80028ec <TIM_Base_SetConfig+0xf8>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d108      	bne.n	800287c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	4a20      	ldr	r2, [pc, #128]	; (80028f0 <TIM_Base_SetConfig+0xfc>)
 800286e:	4013      	ands	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	4313      	orrs	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2280      	movs	r2, #128	; 0x80
 8002880:	4393      	bics	r3, r2
 8002882:	001a      	movs	r2, r3
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	695b      	ldr	r3, [r3, #20]
 8002888:	4313      	orrs	r3, r2
 800288a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	689a      	ldr	r2, [r3, #8]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a0c      	ldr	r2, [pc, #48]	; (80028d8 <TIM_Base_SetConfig+0xe4>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d00b      	beq.n	80028c2 <TIM_Base_SetConfig+0xce>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a0d      	ldr	r2, [pc, #52]	; (80028e4 <TIM_Base_SetConfig+0xf0>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d007      	beq.n	80028c2 <TIM_Base_SetConfig+0xce>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a0c      	ldr	r2, [pc, #48]	; (80028e8 <TIM_Base_SetConfig+0xf4>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d003      	beq.n	80028c2 <TIM_Base_SetConfig+0xce>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a0b      	ldr	r2, [pc, #44]	; (80028ec <TIM_Base_SetConfig+0xf8>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d103      	bne.n	80028ca <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	691a      	ldr	r2, [r3, #16]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	615a      	str	r2, [r3, #20]
}
 80028d0:	46c0      	nop			; (mov r8, r8)
 80028d2:	46bd      	mov	sp, r7
 80028d4:	b004      	add	sp, #16
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	40012c00 	.word	0x40012c00
 80028dc:	40000400 	.word	0x40000400
 80028e0:	40002000 	.word	0x40002000
 80028e4:	40014000 	.word	0x40014000
 80028e8:	40014400 	.word	0x40014400
 80028ec:	40014800 	.word	0x40014800
 80028f0:	fffffcff 	.word	0xfffffcff

080028f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	2201      	movs	r2, #1
 8002904:	4393      	bics	r3, r2
 8002906:	001a      	movs	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	699b      	ldr	r3, [r3, #24]
 800291c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2270      	movs	r2, #112	; 0x70
 8002922:	4393      	bics	r3, r2
 8002924:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2203      	movs	r2, #3
 800292a:	4393      	bics	r3, r2
 800292c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	4313      	orrs	r3, r2
 8002936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	2202      	movs	r2, #2
 800293c:	4393      	bics	r3, r2
 800293e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	697a      	ldr	r2, [r7, #20]
 8002946:	4313      	orrs	r3, r2
 8002948:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a27      	ldr	r2, [pc, #156]	; (80029ec <TIM_OC1_SetConfig+0xf8>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d00b      	beq.n	800296a <TIM_OC1_SetConfig+0x76>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a26      	ldr	r2, [pc, #152]	; (80029f0 <TIM_OC1_SetConfig+0xfc>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d007      	beq.n	800296a <TIM_OC1_SetConfig+0x76>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a25      	ldr	r2, [pc, #148]	; (80029f4 <TIM_OC1_SetConfig+0x100>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d003      	beq.n	800296a <TIM_OC1_SetConfig+0x76>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a24      	ldr	r2, [pc, #144]	; (80029f8 <TIM_OC1_SetConfig+0x104>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d10c      	bne.n	8002984 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	2208      	movs	r2, #8
 800296e:	4393      	bics	r3, r2
 8002970:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	4313      	orrs	r3, r2
 800297a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	2204      	movs	r2, #4
 8002980:	4393      	bics	r3, r2
 8002982:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a19      	ldr	r2, [pc, #100]	; (80029ec <TIM_OC1_SetConfig+0xf8>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d00b      	beq.n	80029a4 <TIM_OC1_SetConfig+0xb0>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	4a18      	ldr	r2, [pc, #96]	; (80029f0 <TIM_OC1_SetConfig+0xfc>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d007      	beq.n	80029a4 <TIM_OC1_SetConfig+0xb0>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a17      	ldr	r2, [pc, #92]	; (80029f4 <TIM_OC1_SetConfig+0x100>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d003      	beq.n	80029a4 <TIM_OC1_SetConfig+0xb0>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4a16      	ldr	r2, [pc, #88]	; (80029f8 <TIM_OC1_SetConfig+0x104>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d111      	bne.n	80029c8 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	4a15      	ldr	r2, [pc, #84]	; (80029fc <TIM_OC1_SetConfig+0x108>)
 80029a8:	4013      	ands	r3, r2
 80029aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	4a14      	ldr	r2, [pc, #80]	; (8002a00 <TIM_OC1_SetConfig+0x10c>)
 80029b0:	4013      	ands	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	695b      	ldr	r3, [r3, #20]
 80029b8:	693a      	ldr	r2, [r7, #16]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	699b      	ldr	r3, [r3, #24]
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	693a      	ldr	r2, [r7, #16]
 80029cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685a      	ldr	r2, [r3, #4]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	621a      	str	r2, [r3, #32]
}
 80029e2:	46c0      	nop			; (mov r8, r8)
 80029e4:	46bd      	mov	sp, r7
 80029e6:	b006      	add	sp, #24
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	40012c00 	.word	0x40012c00
 80029f0:	40014000 	.word	0x40014000
 80029f4:	40014400 	.word	0x40014400
 80029f8:	40014800 	.word	0x40014800
 80029fc:	fffffeff 	.word	0xfffffeff
 8002a00:	fffffdff 	.word	0xfffffdff

08002a04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	6a1b      	ldr	r3, [r3, #32]
 8002a12:	2210      	movs	r2, #16
 8002a14:	4393      	bics	r3, r2
 8002a16:	001a      	movs	r2, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6a1b      	ldr	r3, [r3, #32]
 8002a20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	4a2e      	ldr	r2, [pc, #184]	; (8002aec <TIM_OC2_SetConfig+0xe8>)
 8002a32:	4013      	ands	r3, r2
 8002a34:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	4a2d      	ldr	r2, [pc, #180]	; (8002af0 <TIM_OC2_SetConfig+0xec>)
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	021b      	lsls	r3, r3, #8
 8002a44:	68fa      	ldr	r2, [r7, #12]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	2220      	movs	r2, #32
 8002a4e:	4393      	bics	r3, r2
 8002a50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	011b      	lsls	r3, r3, #4
 8002a58:	697a      	ldr	r2, [r7, #20]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a24      	ldr	r2, [pc, #144]	; (8002af4 <TIM_OC2_SetConfig+0xf0>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d10d      	bne.n	8002a82 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2280      	movs	r2, #128	; 0x80
 8002a6a:	4393      	bics	r3, r2
 8002a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	011b      	lsls	r3, r3, #4
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	2240      	movs	r2, #64	; 0x40
 8002a7e:	4393      	bics	r3, r2
 8002a80:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a1b      	ldr	r2, [pc, #108]	; (8002af4 <TIM_OC2_SetConfig+0xf0>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d00b      	beq.n	8002aa2 <TIM_OC2_SetConfig+0x9e>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a1a      	ldr	r2, [pc, #104]	; (8002af8 <TIM_OC2_SetConfig+0xf4>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d007      	beq.n	8002aa2 <TIM_OC2_SetConfig+0x9e>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a19      	ldr	r2, [pc, #100]	; (8002afc <TIM_OC2_SetConfig+0xf8>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d003      	beq.n	8002aa2 <TIM_OC2_SetConfig+0x9e>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a18      	ldr	r2, [pc, #96]	; (8002b00 <TIM_OC2_SetConfig+0xfc>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d113      	bne.n	8002aca <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	4a17      	ldr	r2, [pc, #92]	; (8002b04 <TIM_OC2_SetConfig+0x100>)
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	4a16      	ldr	r2, [pc, #88]	; (8002b08 <TIM_OC2_SetConfig+0x104>)
 8002aae:	4013      	ands	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685a      	ldr	r2, [r3, #4]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	697a      	ldr	r2, [r7, #20]
 8002ae2:	621a      	str	r2, [r3, #32]
}
 8002ae4:	46c0      	nop			; (mov r8, r8)
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	b006      	add	sp, #24
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	ffff8fff 	.word	0xffff8fff
 8002af0:	fffffcff 	.word	0xfffffcff
 8002af4:	40012c00 	.word	0x40012c00
 8002af8:	40014000 	.word	0x40014000
 8002afc:	40014400 	.word	0x40014400
 8002b00:	40014800 	.word	0x40014800
 8002b04:	fffffbff 	.word	0xfffffbff
 8002b08:	fffff7ff 	.word	0xfffff7ff

08002b0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b086      	sub	sp, #24
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	4a35      	ldr	r2, [pc, #212]	; (8002bf0 <TIM_OC3_SetConfig+0xe4>)
 8002b1c:	401a      	ands	r2, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	69db      	ldr	r3, [r3, #28]
 8002b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2270      	movs	r2, #112	; 0x70
 8002b38:	4393      	bics	r3, r2
 8002b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2203      	movs	r2, #3
 8002b40:	4393      	bics	r3, r2
 8002b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	68fa      	ldr	r2, [r7, #12]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	4a28      	ldr	r2, [pc, #160]	; (8002bf4 <TIM_OC3_SetConfig+0xe8>)
 8002b52:	4013      	ands	r3, r2
 8002b54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	021b      	lsls	r3, r3, #8
 8002b5c:	697a      	ldr	r2, [r7, #20]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a24      	ldr	r2, [pc, #144]	; (8002bf8 <TIM_OC3_SetConfig+0xec>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d10d      	bne.n	8002b86 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	4a23      	ldr	r2, [pc, #140]	; (8002bfc <TIM_OC3_SetConfig+0xf0>)
 8002b6e:	4013      	ands	r3, r2
 8002b70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	021b      	lsls	r3, r3, #8
 8002b78:	697a      	ldr	r2, [r7, #20]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	4a1f      	ldr	r2, [pc, #124]	; (8002c00 <TIM_OC3_SetConfig+0xf4>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a1b      	ldr	r2, [pc, #108]	; (8002bf8 <TIM_OC3_SetConfig+0xec>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d00b      	beq.n	8002ba6 <TIM_OC3_SetConfig+0x9a>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a1c      	ldr	r2, [pc, #112]	; (8002c04 <TIM_OC3_SetConfig+0xf8>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d007      	beq.n	8002ba6 <TIM_OC3_SetConfig+0x9a>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a1b      	ldr	r2, [pc, #108]	; (8002c08 <TIM_OC3_SetConfig+0xfc>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d003      	beq.n	8002ba6 <TIM_OC3_SetConfig+0x9a>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a1a      	ldr	r2, [pc, #104]	; (8002c0c <TIM_OC3_SetConfig+0x100>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d113      	bne.n	8002bce <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	4a19      	ldr	r2, [pc, #100]	; (8002c10 <TIM_OC3_SetConfig+0x104>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	4a18      	ldr	r2, [pc, #96]	; (8002c14 <TIM_OC3_SetConfig+0x108>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	011b      	lsls	r3, r3, #4
 8002bbc:	693a      	ldr	r2, [r7, #16]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	699b      	ldr	r3, [r3, #24]
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	693a      	ldr	r2, [r7, #16]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	621a      	str	r2, [r3, #32]
}
 8002be8:	46c0      	nop			; (mov r8, r8)
 8002bea:	46bd      	mov	sp, r7
 8002bec:	b006      	add	sp, #24
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	fffffeff 	.word	0xfffffeff
 8002bf4:	fffffdff 	.word	0xfffffdff
 8002bf8:	40012c00 	.word	0x40012c00
 8002bfc:	fffff7ff 	.word	0xfffff7ff
 8002c00:	fffffbff 	.word	0xfffffbff
 8002c04:	40014000 	.word	0x40014000
 8002c08:	40014400 	.word	0x40014400
 8002c0c:	40014800 	.word	0x40014800
 8002c10:	ffffefff 	.word	0xffffefff
 8002c14:	ffffdfff 	.word	0xffffdfff

08002c18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a1b      	ldr	r3, [r3, #32]
 8002c26:	4a28      	ldr	r2, [pc, #160]	; (8002cc8 <TIM_OC4_SetConfig+0xb0>)
 8002c28:	401a      	ands	r2, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	69db      	ldr	r3, [r3, #28]
 8002c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4a22      	ldr	r2, [pc, #136]	; (8002ccc <TIM_OC4_SetConfig+0xb4>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	4a21      	ldr	r2, [pc, #132]	; (8002cd0 <TIM_OC4_SetConfig+0xb8>)
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	021b      	lsls	r3, r3, #8
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	4a1d      	ldr	r2, [pc, #116]	; (8002cd4 <TIM_OC4_SetConfig+0xbc>)
 8002c60:	4013      	ands	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	031b      	lsls	r3, r3, #12
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a19      	ldr	r2, [pc, #100]	; (8002cd8 <TIM_OC4_SetConfig+0xc0>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d00b      	beq.n	8002c90 <TIM_OC4_SetConfig+0x78>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4a18      	ldr	r2, [pc, #96]	; (8002cdc <TIM_OC4_SetConfig+0xc4>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d007      	beq.n	8002c90 <TIM_OC4_SetConfig+0x78>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a17      	ldr	r2, [pc, #92]	; (8002ce0 <TIM_OC4_SetConfig+0xc8>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d003      	beq.n	8002c90 <TIM_OC4_SetConfig+0x78>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a16      	ldr	r2, [pc, #88]	; (8002ce4 <TIM_OC4_SetConfig+0xcc>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d109      	bne.n	8002ca4 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	4a15      	ldr	r2, [pc, #84]	; (8002ce8 <TIM_OC4_SetConfig+0xd0>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	695b      	ldr	r3, [r3, #20]
 8002c9c:	019b      	lsls	r3, r3, #6
 8002c9e:	697a      	ldr	r2, [r7, #20]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	697a      	ldr	r2, [r7, #20]
 8002ca8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	693a      	ldr	r2, [r7, #16]
 8002cbc:	621a      	str	r2, [r3, #32]
}
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	b006      	add	sp, #24
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	46c0      	nop			; (mov r8, r8)
 8002cc8:	ffffefff 	.word	0xffffefff
 8002ccc:	ffff8fff 	.word	0xffff8fff
 8002cd0:	fffffcff 	.word	0xfffffcff
 8002cd4:	ffffdfff 	.word	0xffffdfff
 8002cd8:	40012c00 	.word	0x40012c00
 8002cdc:	40014000 	.word	0x40014000
 8002ce0:	40014400 	.word	0x40014400
 8002ce4:	40014800 	.word	0x40014800
 8002ce8:	ffffbfff 	.word	0xffffbfff

08002cec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b086      	sub	sp, #24
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	2201      	movs	r2, #1
 8002d04:	4393      	bics	r3, r2
 8002d06:	001a      	movs	r2, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	22f0      	movs	r2, #240	; 0xf0
 8002d16:	4393      	bics	r3, r2
 8002d18:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	011b      	lsls	r3, r3, #4
 8002d1e:	693a      	ldr	r2, [r7, #16]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	220a      	movs	r2, #10
 8002d28:	4393      	bics	r3, r2
 8002d2a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	693a      	ldr	r2, [r7, #16]
 8002d38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	697a      	ldr	r2, [r7, #20]
 8002d3e:	621a      	str	r2, [r3, #32]
}
 8002d40:	46c0      	nop			; (mov r8, r8)
 8002d42:	46bd      	mov	sp, r7
 8002d44:	b006      	add	sp, #24
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b086      	sub	sp, #24
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	2210      	movs	r2, #16
 8002d5a:	4393      	bics	r3, r2
 8002d5c:	001a      	movs	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6a1b      	ldr	r3, [r3, #32]
 8002d6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	4a0d      	ldr	r2, [pc, #52]	; (8002da8 <TIM_TI2_ConfigInputStage+0x60>)
 8002d72:	4013      	ands	r3, r2
 8002d74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	031b      	lsls	r3, r3, #12
 8002d7a:	697a      	ldr	r2, [r7, #20]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	22a0      	movs	r2, #160	; 0xa0
 8002d84:	4393      	bics	r3, r2
 8002d86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	011b      	lsls	r3, r3, #4
 8002d8c:	693a      	ldr	r2, [r7, #16]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	697a      	ldr	r2, [r7, #20]
 8002d96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	621a      	str	r2, [r3, #32]
}
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	46bd      	mov	sp, r7
 8002da2:	b006      	add	sp, #24
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	ffff0fff 	.word	0xffff0fff

08002dac <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2270      	movs	r2, #112	; 0x70
 8002dc0:	4393      	bics	r3, r2
 8002dc2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002dc4:	683a      	ldr	r2, [r7, #0]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	2207      	movs	r2, #7
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	609a      	str	r2, [r3, #8]
}
 8002dd6:	46c0      	nop			; (mov r8, r8)
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	b004      	add	sp, #16
 8002ddc:	bd80      	pop	{r7, pc}
	...

08002de0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
 8002dec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	4a09      	ldr	r2, [pc, #36]	; (8002e1c <TIM_ETR_SetConfig+0x3c>)
 8002df8:	4013      	ands	r3, r2
 8002dfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	021a      	lsls	r2, r3, #8
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	431a      	orrs	r2, r3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	697a      	ldr	r2, [r7, #20]
 8002e12:	609a      	str	r2, [r3, #8]
}
 8002e14:	46c0      	nop			; (mov r8, r8)
 8002e16:	46bd      	mov	sp, r7
 8002e18:	b006      	add	sp, #24
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	ffff00ff 	.word	0xffff00ff

08002e20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b084      	sub	sp, #16
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	223c      	movs	r2, #60	; 0x3c
 8002e2e:	5c9b      	ldrb	r3, [r3, r2]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d101      	bne.n	8002e38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e34:	2302      	movs	r3, #2
 8002e36:	e047      	b.n	8002ec8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	223c      	movs	r2, #60	; 0x3c
 8002e3c:	2101      	movs	r1, #1
 8002e3e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	223d      	movs	r2, #61	; 0x3d
 8002e44:	2102      	movs	r1, #2
 8002e46:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2270      	movs	r2, #112	; 0x70
 8002e5c:	4393      	bics	r3, r2
 8002e5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	4313      	orrs	r3, r2
 8002e68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68fa      	ldr	r2, [r7, #12]
 8002e70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a16      	ldr	r2, [pc, #88]	; (8002ed0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d00f      	beq.n	8002e9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	2380      	movs	r3, #128	; 0x80
 8002e82:	05db      	lsls	r3, r3, #23
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d009      	beq.n	8002e9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a11      	ldr	r2, [pc, #68]	; (8002ed4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d004      	beq.n	8002e9c <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a10      	ldr	r2, [pc, #64]	; (8002ed8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d10c      	bne.n	8002eb6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	2280      	movs	r2, #128	; 0x80
 8002ea0:	4393      	bics	r3, r2
 8002ea2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	223d      	movs	r2, #61	; 0x3d
 8002eba:	2101      	movs	r1, #1
 8002ebc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	223c      	movs	r2, #60	; 0x3c
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	0018      	movs	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	b004      	add	sp, #16
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	40012c00 	.word	0x40012c00
 8002ed4:	40000400 	.word	0x40000400
 8002ed8:	40014000 	.word	0x40014000

08002edc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	223c      	movs	r2, #60	; 0x3c
 8002eee:	5c9b      	ldrb	r3, [r3, r2]
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d101      	bne.n	8002ef8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	e03e      	b.n	8002f76 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	223c      	movs	r2, #60	; 0x3c
 8002efc:	2101      	movs	r1, #1
 8002efe:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	22ff      	movs	r2, #255	; 0xff
 8002f04:	4393      	bics	r3, r2
 8002f06:	001a      	movs	r2, r3
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4a1b      	ldr	r2, [pc, #108]	; (8002f80 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002f14:	401a      	ands	r2, r3
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	4a18      	ldr	r2, [pc, #96]	; (8002f84 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002f22:	401a      	ands	r2, r3
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4a16      	ldr	r2, [pc, #88]	; (8002f88 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002f30:	401a      	ands	r2, r3
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	4a13      	ldr	r2, [pc, #76]	; (8002f8c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002f3e:	401a      	ands	r2, r3
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4a11      	ldr	r2, [pc, #68]	; (8002f90 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002f4c:	401a      	ands	r2, r3
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	4a0e      	ldr	r2, [pc, #56]	; (8002f94 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002f5a:	401a      	ands	r2, r3
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	69db      	ldr	r3, [r3, #28]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68fa      	ldr	r2, [r7, #12]
 8002f6a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	223c      	movs	r2, #60	; 0x3c
 8002f70:	2100      	movs	r1, #0
 8002f72:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	0018      	movs	r0, r3
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	b004      	add	sp, #16
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	46c0      	nop			; (mov r8, r8)
 8002f80:	fffffcff 	.word	0xfffffcff
 8002f84:	fffffbff 	.word	0xfffffbff
 8002f88:	fffff7ff 	.word	0xfffff7ff
 8002f8c:	ffffefff 	.word	0xffffefff
 8002f90:	ffffdfff 	.word	0xffffdfff
 8002f94:	ffffbfff 	.word	0xffffbfff

08002f98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e044      	b.n	8003034 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d107      	bne.n	8002fc2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2274      	movs	r2, #116	; 0x74
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	f7fd fc91 	bl	80008e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2224      	movs	r2, #36	; 0x24
 8002fc6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	438a      	bics	r2, r1
 8002fd6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	0018      	movs	r0, r3
 8002fdc:	f000 f830 	bl	8003040 <UART_SetConfig>
 8002fe0:	0003      	movs	r3, r0
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d101      	bne.n	8002fea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e024      	b.n	8003034 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d003      	beq.n	8002ffa <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f000 f9ab 	bl	8003350 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	490d      	ldr	r1, [pc, #52]	; (800303c <HAL_UART_Init+0xa4>)
 8003006:	400a      	ands	r2, r1
 8003008:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	212a      	movs	r1, #42	; 0x2a
 8003016:	438a      	bics	r2, r1
 8003018:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2101      	movs	r1, #1
 8003026:	430a      	orrs	r2, r1
 8003028:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	0018      	movs	r0, r3
 800302e:	f000 fa43 	bl	80034b8 <UART_CheckIdleState>
 8003032:	0003      	movs	r3, r0
}
 8003034:	0018      	movs	r0, r3
 8003036:	46bd      	mov	sp, r7
 8003038:	b002      	add	sp, #8
 800303a:	bd80      	pop	{r7, pc}
 800303c:	ffffb7ff 	.word	0xffffb7ff

08003040 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b088      	sub	sp, #32
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003048:	231e      	movs	r3, #30
 800304a:	18fb      	adds	r3, r7, r3
 800304c:	2200      	movs	r2, #0
 800304e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	689a      	ldr	r2, [r3, #8]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	431a      	orrs	r2, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	695b      	ldr	r3, [r3, #20]
 800305e:	431a      	orrs	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	69db      	ldr	r3, [r3, #28]
 8003064:	4313      	orrs	r3, r2
 8003066:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4aaf      	ldr	r2, [pc, #700]	; (800332c <UART_SetConfig+0x2ec>)
 8003070:	4013      	ands	r3, r2
 8003072:	0019      	movs	r1, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	697a      	ldr	r2, [r7, #20]
 800307a:	430a      	orrs	r2, r1
 800307c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	4aaa      	ldr	r2, [pc, #680]	; (8003330 <UART_SetConfig+0x2f0>)
 8003086:	4013      	ands	r3, r2
 8003088:	0019      	movs	r1, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	68da      	ldr	r2, [r3, #12]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a1b      	ldr	r3, [r3, #32]
 80030a0:	697a      	ldr	r2, [r7, #20]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	4aa1      	ldr	r2, [pc, #644]	; (8003334 <UART_SetConfig+0x2f4>)
 80030ae:	4013      	ands	r3, r2
 80030b0:	0019      	movs	r1, r3
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	697a      	ldr	r2, [r7, #20]
 80030b8:	430a      	orrs	r2, r1
 80030ba:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a9d      	ldr	r2, [pc, #628]	; (8003338 <UART_SetConfig+0x2f8>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d127      	bne.n	8003116 <UART_SetConfig+0xd6>
 80030c6:	4b9d      	ldr	r3, [pc, #628]	; (800333c <UART_SetConfig+0x2fc>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ca:	2203      	movs	r2, #3
 80030cc:	4013      	ands	r3, r2
 80030ce:	2b03      	cmp	r3, #3
 80030d0:	d00d      	beq.n	80030ee <UART_SetConfig+0xae>
 80030d2:	d81b      	bhi.n	800310c <UART_SetConfig+0xcc>
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d014      	beq.n	8003102 <UART_SetConfig+0xc2>
 80030d8:	d818      	bhi.n	800310c <UART_SetConfig+0xcc>
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d002      	beq.n	80030e4 <UART_SetConfig+0xa4>
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d00a      	beq.n	80030f8 <UART_SetConfig+0xb8>
 80030e2:	e013      	b.n	800310c <UART_SetConfig+0xcc>
 80030e4:	231f      	movs	r3, #31
 80030e6:	18fb      	adds	r3, r7, r3
 80030e8:	2200      	movs	r2, #0
 80030ea:	701a      	strb	r2, [r3, #0]
 80030ec:	e065      	b.n	80031ba <UART_SetConfig+0x17a>
 80030ee:	231f      	movs	r3, #31
 80030f0:	18fb      	adds	r3, r7, r3
 80030f2:	2202      	movs	r2, #2
 80030f4:	701a      	strb	r2, [r3, #0]
 80030f6:	e060      	b.n	80031ba <UART_SetConfig+0x17a>
 80030f8:	231f      	movs	r3, #31
 80030fa:	18fb      	adds	r3, r7, r3
 80030fc:	2204      	movs	r2, #4
 80030fe:	701a      	strb	r2, [r3, #0]
 8003100:	e05b      	b.n	80031ba <UART_SetConfig+0x17a>
 8003102:	231f      	movs	r3, #31
 8003104:	18fb      	adds	r3, r7, r3
 8003106:	2208      	movs	r2, #8
 8003108:	701a      	strb	r2, [r3, #0]
 800310a:	e056      	b.n	80031ba <UART_SetConfig+0x17a>
 800310c:	231f      	movs	r3, #31
 800310e:	18fb      	adds	r3, r7, r3
 8003110:	2210      	movs	r2, #16
 8003112:	701a      	strb	r2, [r3, #0]
 8003114:	e051      	b.n	80031ba <UART_SetConfig+0x17a>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a89      	ldr	r2, [pc, #548]	; (8003340 <UART_SetConfig+0x300>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d134      	bne.n	800318a <UART_SetConfig+0x14a>
 8003120:	4b86      	ldr	r3, [pc, #536]	; (800333c <UART_SetConfig+0x2fc>)
 8003122:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003124:	23c0      	movs	r3, #192	; 0xc0
 8003126:	029b      	lsls	r3, r3, #10
 8003128:	4013      	ands	r3, r2
 800312a:	22c0      	movs	r2, #192	; 0xc0
 800312c:	0292      	lsls	r2, r2, #10
 800312e:	4293      	cmp	r3, r2
 8003130:	d017      	beq.n	8003162 <UART_SetConfig+0x122>
 8003132:	22c0      	movs	r2, #192	; 0xc0
 8003134:	0292      	lsls	r2, r2, #10
 8003136:	4293      	cmp	r3, r2
 8003138:	d822      	bhi.n	8003180 <UART_SetConfig+0x140>
 800313a:	2280      	movs	r2, #128	; 0x80
 800313c:	0292      	lsls	r2, r2, #10
 800313e:	4293      	cmp	r3, r2
 8003140:	d019      	beq.n	8003176 <UART_SetConfig+0x136>
 8003142:	2280      	movs	r2, #128	; 0x80
 8003144:	0292      	lsls	r2, r2, #10
 8003146:	4293      	cmp	r3, r2
 8003148:	d81a      	bhi.n	8003180 <UART_SetConfig+0x140>
 800314a:	2b00      	cmp	r3, #0
 800314c:	d004      	beq.n	8003158 <UART_SetConfig+0x118>
 800314e:	2280      	movs	r2, #128	; 0x80
 8003150:	0252      	lsls	r2, r2, #9
 8003152:	4293      	cmp	r3, r2
 8003154:	d00a      	beq.n	800316c <UART_SetConfig+0x12c>
 8003156:	e013      	b.n	8003180 <UART_SetConfig+0x140>
 8003158:	231f      	movs	r3, #31
 800315a:	18fb      	adds	r3, r7, r3
 800315c:	2200      	movs	r2, #0
 800315e:	701a      	strb	r2, [r3, #0]
 8003160:	e02b      	b.n	80031ba <UART_SetConfig+0x17a>
 8003162:	231f      	movs	r3, #31
 8003164:	18fb      	adds	r3, r7, r3
 8003166:	2202      	movs	r2, #2
 8003168:	701a      	strb	r2, [r3, #0]
 800316a:	e026      	b.n	80031ba <UART_SetConfig+0x17a>
 800316c:	231f      	movs	r3, #31
 800316e:	18fb      	adds	r3, r7, r3
 8003170:	2204      	movs	r2, #4
 8003172:	701a      	strb	r2, [r3, #0]
 8003174:	e021      	b.n	80031ba <UART_SetConfig+0x17a>
 8003176:	231f      	movs	r3, #31
 8003178:	18fb      	adds	r3, r7, r3
 800317a:	2208      	movs	r2, #8
 800317c:	701a      	strb	r2, [r3, #0]
 800317e:	e01c      	b.n	80031ba <UART_SetConfig+0x17a>
 8003180:	231f      	movs	r3, #31
 8003182:	18fb      	adds	r3, r7, r3
 8003184:	2210      	movs	r2, #16
 8003186:	701a      	strb	r2, [r3, #0]
 8003188:	e017      	b.n	80031ba <UART_SetConfig+0x17a>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a6d      	ldr	r2, [pc, #436]	; (8003344 <UART_SetConfig+0x304>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d104      	bne.n	800319e <UART_SetConfig+0x15e>
 8003194:	231f      	movs	r3, #31
 8003196:	18fb      	adds	r3, r7, r3
 8003198:	2200      	movs	r2, #0
 800319a:	701a      	strb	r2, [r3, #0]
 800319c:	e00d      	b.n	80031ba <UART_SetConfig+0x17a>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a69      	ldr	r2, [pc, #420]	; (8003348 <UART_SetConfig+0x308>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d104      	bne.n	80031b2 <UART_SetConfig+0x172>
 80031a8:	231f      	movs	r3, #31
 80031aa:	18fb      	adds	r3, r7, r3
 80031ac:	2200      	movs	r2, #0
 80031ae:	701a      	strb	r2, [r3, #0]
 80031b0:	e003      	b.n	80031ba <UART_SetConfig+0x17a>
 80031b2:	231f      	movs	r3, #31
 80031b4:	18fb      	adds	r3, r7, r3
 80031b6:	2210      	movs	r2, #16
 80031b8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	69da      	ldr	r2, [r3, #28]
 80031be:	2380      	movs	r3, #128	; 0x80
 80031c0:	021b      	lsls	r3, r3, #8
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d15d      	bne.n	8003282 <UART_SetConfig+0x242>
  {
    switch (clocksource)
 80031c6:	231f      	movs	r3, #31
 80031c8:	18fb      	adds	r3, r7, r3
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	2b08      	cmp	r3, #8
 80031ce:	d015      	beq.n	80031fc <UART_SetConfig+0x1bc>
 80031d0:	dc18      	bgt.n	8003204 <UART_SetConfig+0x1c4>
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d00d      	beq.n	80031f2 <UART_SetConfig+0x1b2>
 80031d6:	dc15      	bgt.n	8003204 <UART_SetConfig+0x1c4>
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d002      	beq.n	80031e2 <UART_SetConfig+0x1a2>
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d005      	beq.n	80031ec <UART_SetConfig+0x1ac>
 80031e0:	e010      	b.n	8003204 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031e2:	f7fe fbb1 	bl	8001948 <HAL_RCC_GetPCLK1Freq>
 80031e6:	0003      	movs	r3, r0
 80031e8:	61bb      	str	r3, [r7, #24]
        break;
 80031ea:	e012      	b.n	8003212 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031ec:	4b57      	ldr	r3, [pc, #348]	; (800334c <UART_SetConfig+0x30c>)
 80031ee:	61bb      	str	r3, [r7, #24]
        break;
 80031f0:	e00f      	b.n	8003212 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031f2:	f7fe fb1f 	bl	8001834 <HAL_RCC_GetSysClockFreq>
 80031f6:	0003      	movs	r3, r0
 80031f8:	61bb      	str	r3, [r7, #24]
        break;
 80031fa:	e00a      	b.n	8003212 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031fc:	2380      	movs	r3, #128	; 0x80
 80031fe:	021b      	lsls	r3, r3, #8
 8003200:	61bb      	str	r3, [r7, #24]
        break;
 8003202:	e006      	b.n	8003212 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8003204:	2300      	movs	r3, #0
 8003206:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003208:	231e      	movs	r3, #30
 800320a:	18fb      	adds	r3, r7, r3
 800320c:	2201      	movs	r2, #1
 800320e:	701a      	strb	r2, [r3, #0]
        break;
 8003210:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d100      	bne.n	800321a <UART_SetConfig+0x1da>
 8003218:	e07b      	b.n	8003312 <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	005a      	lsls	r2, r3, #1
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	085b      	lsrs	r3, r3, #1
 8003224:	18d2      	adds	r2, r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	0019      	movs	r1, r3
 800322c:	0010      	movs	r0, r2
 800322e:	f7fc ff6b 	bl	8000108 <__udivsi3>
 8003232:	0003      	movs	r3, r0
 8003234:	b29b      	uxth	r3, r3
 8003236:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003238:	693b      	ldr	r3, [r7, #16]
 800323a:	2b0f      	cmp	r3, #15
 800323c:	d91c      	bls.n	8003278 <UART_SetConfig+0x238>
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	2380      	movs	r3, #128	; 0x80
 8003242:	025b      	lsls	r3, r3, #9
 8003244:	429a      	cmp	r2, r3
 8003246:	d217      	bcs.n	8003278 <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	b29a      	uxth	r2, r3
 800324c:	200e      	movs	r0, #14
 800324e:	183b      	adds	r3, r7, r0
 8003250:	210f      	movs	r1, #15
 8003252:	438a      	bics	r2, r1
 8003254:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	085b      	lsrs	r3, r3, #1
 800325a:	b29b      	uxth	r3, r3
 800325c:	2207      	movs	r2, #7
 800325e:	4013      	ands	r3, r2
 8003260:	b299      	uxth	r1, r3
 8003262:	183b      	adds	r3, r7, r0
 8003264:	183a      	adds	r2, r7, r0
 8003266:	8812      	ldrh	r2, [r2, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	183a      	adds	r2, r7, r0
 8003272:	8812      	ldrh	r2, [r2, #0]
 8003274:	60da      	str	r2, [r3, #12]
 8003276:	e04c      	b.n	8003312 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 8003278:	231e      	movs	r3, #30
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	2201      	movs	r2, #1
 800327e:	701a      	strb	r2, [r3, #0]
 8003280:	e047      	b.n	8003312 <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003282:	231f      	movs	r3, #31
 8003284:	18fb      	adds	r3, r7, r3
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	2b08      	cmp	r3, #8
 800328a:	d015      	beq.n	80032b8 <UART_SetConfig+0x278>
 800328c:	dc18      	bgt.n	80032c0 <UART_SetConfig+0x280>
 800328e:	2b04      	cmp	r3, #4
 8003290:	d00d      	beq.n	80032ae <UART_SetConfig+0x26e>
 8003292:	dc15      	bgt.n	80032c0 <UART_SetConfig+0x280>
 8003294:	2b00      	cmp	r3, #0
 8003296:	d002      	beq.n	800329e <UART_SetConfig+0x25e>
 8003298:	2b02      	cmp	r3, #2
 800329a:	d005      	beq.n	80032a8 <UART_SetConfig+0x268>
 800329c:	e010      	b.n	80032c0 <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800329e:	f7fe fb53 	bl	8001948 <HAL_RCC_GetPCLK1Freq>
 80032a2:	0003      	movs	r3, r0
 80032a4:	61bb      	str	r3, [r7, #24]
        break;
 80032a6:	e012      	b.n	80032ce <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032a8:	4b28      	ldr	r3, [pc, #160]	; (800334c <UART_SetConfig+0x30c>)
 80032aa:	61bb      	str	r3, [r7, #24]
        break;
 80032ac:	e00f      	b.n	80032ce <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032ae:	f7fe fac1 	bl	8001834 <HAL_RCC_GetSysClockFreq>
 80032b2:	0003      	movs	r3, r0
 80032b4:	61bb      	str	r3, [r7, #24]
        break;
 80032b6:	e00a      	b.n	80032ce <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032b8:	2380      	movs	r3, #128	; 0x80
 80032ba:	021b      	lsls	r3, r3, #8
 80032bc:	61bb      	str	r3, [r7, #24]
        break;
 80032be:	e006      	b.n	80032ce <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 80032c0:	2300      	movs	r3, #0
 80032c2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032c4:	231e      	movs	r3, #30
 80032c6:	18fb      	adds	r3, r7, r3
 80032c8:	2201      	movs	r2, #1
 80032ca:	701a      	strb	r2, [r3, #0]
        break;
 80032cc:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80032ce:	69bb      	ldr	r3, [r7, #24]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d01e      	beq.n	8003312 <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	085a      	lsrs	r2, r3, #1
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	18d2      	adds	r2, r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	0019      	movs	r1, r3
 80032e4:	0010      	movs	r0, r2
 80032e6:	f7fc ff0f 	bl	8000108 <__udivsi3>
 80032ea:	0003      	movs	r3, r0
 80032ec:	b29b      	uxth	r3, r3
 80032ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	2b0f      	cmp	r3, #15
 80032f4:	d909      	bls.n	800330a <UART_SetConfig+0x2ca>
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	2380      	movs	r3, #128	; 0x80
 80032fa:	025b      	lsls	r3, r3, #9
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d204      	bcs.n	800330a <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	693a      	ldr	r2, [r7, #16]
 8003306:	60da      	str	r2, [r3, #12]
 8003308:	e003      	b.n	8003312 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 800330a:	231e      	movs	r3, #30
 800330c:	18fb      	adds	r3, r7, r3
 800330e:	2201      	movs	r2, #1
 8003310:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800331e:	231e      	movs	r3, #30
 8003320:	18fb      	adds	r3, r7, r3
 8003322:	781b      	ldrb	r3, [r3, #0]
}
 8003324:	0018      	movs	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	b008      	add	sp, #32
 800332a:	bd80      	pop	{r7, pc}
 800332c:	efff69f3 	.word	0xefff69f3
 8003330:	ffffcfff 	.word	0xffffcfff
 8003334:	fffff4ff 	.word	0xfffff4ff
 8003338:	40013800 	.word	0x40013800
 800333c:	40021000 	.word	0x40021000
 8003340:	40004400 	.word	0x40004400
 8003344:	40004800 	.word	0x40004800
 8003348:	40004c00 	.word	0x40004c00
 800334c:	007a1200 	.word	0x007a1200

08003350 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335c:	2201      	movs	r2, #1
 800335e:	4013      	ands	r3, r2
 8003360:	d00b      	beq.n	800337a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	4a4a      	ldr	r2, [pc, #296]	; (8003494 <UART_AdvFeatureConfig+0x144>)
 800336a:	4013      	ands	r3, r2
 800336c:	0019      	movs	r1, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337e:	2202      	movs	r2, #2
 8003380:	4013      	ands	r3, r2
 8003382:	d00b      	beq.n	800339c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	4a43      	ldr	r2, [pc, #268]	; (8003498 <UART_AdvFeatureConfig+0x148>)
 800338c:	4013      	ands	r3, r2
 800338e:	0019      	movs	r1, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	430a      	orrs	r2, r1
 800339a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a0:	2204      	movs	r2, #4
 80033a2:	4013      	ands	r3, r2
 80033a4:	d00b      	beq.n	80033be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	4a3b      	ldr	r2, [pc, #236]	; (800349c <UART_AdvFeatureConfig+0x14c>)
 80033ae:	4013      	ands	r3, r2
 80033b0:	0019      	movs	r1, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	430a      	orrs	r2, r1
 80033bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c2:	2208      	movs	r2, #8
 80033c4:	4013      	ands	r3, r2
 80033c6:	d00b      	beq.n	80033e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	4a34      	ldr	r2, [pc, #208]	; (80034a0 <UART_AdvFeatureConfig+0x150>)
 80033d0:	4013      	ands	r3, r2
 80033d2:	0019      	movs	r1, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e4:	2210      	movs	r2, #16
 80033e6:	4013      	ands	r3, r2
 80033e8:	d00b      	beq.n	8003402 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	4a2c      	ldr	r2, [pc, #176]	; (80034a4 <UART_AdvFeatureConfig+0x154>)
 80033f2:	4013      	ands	r3, r2
 80033f4:	0019      	movs	r1, r3
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	430a      	orrs	r2, r1
 8003400:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003406:	2220      	movs	r2, #32
 8003408:	4013      	ands	r3, r2
 800340a:	d00b      	beq.n	8003424 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	4a25      	ldr	r2, [pc, #148]	; (80034a8 <UART_AdvFeatureConfig+0x158>)
 8003414:	4013      	ands	r3, r2
 8003416:	0019      	movs	r1, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003428:	2240      	movs	r2, #64	; 0x40
 800342a:	4013      	ands	r3, r2
 800342c:	d01d      	beq.n	800346a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	4a1d      	ldr	r2, [pc, #116]	; (80034ac <UART_AdvFeatureConfig+0x15c>)
 8003436:	4013      	ands	r3, r2
 8003438:	0019      	movs	r1, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	430a      	orrs	r2, r1
 8003444:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800344a:	2380      	movs	r3, #128	; 0x80
 800344c:	035b      	lsls	r3, r3, #13
 800344e:	429a      	cmp	r2, r3
 8003450:	d10b      	bne.n	800346a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	4a15      	ldr	r2, [pc, #84]	; (80034b0 <UART_AdvFeatureConfig+0x160>)
 800345a:	4013      	ands	r3, r2
 800345c:	0019      	movs	r1, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346e:	2280      	movs	r2, #128	; 0x80
 8003470:	4013      	ands	r3, r2
 8003472:	d00b      	beq.n	800348c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	4a0e      	ldr	r2, [pc, #56]	; (80034b4 <UART_AdvFeatureConfig+0x164>)
 800347c:	4013      	ands	r3, r2
 800347e:	0019      	movs	r1, r3
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	605a      	str	r2, [r3, #4]
  }
}
 800348c:	46c0      	nop			; (mov r8, r8)
 800348e:	46bd      	mov	sp, r7
 8003490:	b002      	add	sp, #8
 8003492:	bd80      	pop	{r7, pc}
 8003494:	fffdffff 	.word	0xfffdffff
 8003498:	fffeffff 	.word	0xfffeffff
 800349c:	fffbffff 	.word	0xfffbffff
 80034a0:	ffff7fff 	.word	0xffff7fff
 80034a4:	ffffefff 	.word	0xffffefff
 80034a8:	ffffdfff 	.word	0xffffdfff
 80034ac:	ffefffff 	.word	0xffefffff
 80034b0:	ff9fffff 	.word	0xff9fffff
 80034b4:	fff7ffff 	.word	0xfff7ffff

080034b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af02      	add	r7, sp, #8
 80034be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2280      	movs	r2, #128	; 0x80
 80034c4:	2100      	movs	r1, #0
 80034c6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80034c8:	f7fd fadc 	bl	8000a84 <HAL_GetTick>
 80034cc:	0003      	movs	r3, r0
 80034ce:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2208      	movs	r2, #8
 80034d8:	4013      	ands	r3, r2
 80034da:	2b08      	cmp	r3, #8
 80034dc:	d10c      	bne.n	80034f8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2280      	movs	r2, #128	; 0x80
 80034e2:	0391      	lsls	r1, r2, #14
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	4a17      	ldr	r2, [pc, #92]	; (8003544 <UART_CheckIdleState+0x8c>)
 80034e8:	9200      	str	r2, [sp, #0]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f000 f82c 	bl	8003548 <UART_WaitOnFlagUntilTimeout>
 80034f0:	1e03      	subs	r3, r0, #0
 80034f2:	d001      	beq.n	80034f8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034f4:	2303      	movs	r3, #3
 80034f6:	e021      	b.n	800353c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2204      	movs	r2, #4
 8003500:	4013      	ands	r3, r2
 8003502:	2b04      	cmp	r3, #4
 8003504:	d10c      	bne.n	8003520 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2280      	movs	r2, #128	; 0x80
 800350a:	03d1      	lsls	r1, r2, #15
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	4a0d      	ldr	r2, [pc, #52]	; (8003544 <UART_CheckIdleState+0x8c>)
 8003510:	9200      	str	r2, [sp, #0]
 8003512:	2200      	movs	r2, #0
 8003514:	f000 f818 	bl	8003548 <UART_WaitOnFlagUntilTimeout>
 8003518:	1e03      	subs	r3, r0, #0
 800351a:	d001      	beq.n	8003520 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e00d      	b.n	800353c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2220      	movs	r2, #32
 8003524:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2220      	movs	r2, #32
 800352a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2274      	movs	r2, #116	; 0x74
 8003536:	2100      	movs	r1, #0
 8003538:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	0018      	movs	r0, r3
 800353e:	46bd      	mov	sp, r7
 8003540:	b004      	add	sp, #16
 8003542:	bd80      	pop	{r7, pc}
 8003544:	01ffffff 	.word	0x01ffffff

08003548 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b094      	sub	sp, #80	; 0x50
 800354c:	af00      	add	r7, sp, #0
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	603b      	str	r3, [r7, #0]
 8003554:	1dfb      	adds	r3, r7, #7
 8003556:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003558:	e0a3      	b.n	80036a2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800355a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800355c:	3301      	adds	r3, #1
 800355e:	d100      	bne.n	8003562 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003560:	e09f      	b.n	80036a2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003562:	f7fd fa8f 	bl	8000a84 <HAL_GetTick>
 8003566:	0002      	movs	r2, r0
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800356e:	429a      	cmp	r2, r3
 8003570:	d302      	bcc.n	8003578 <UART_WaitOnFlagUntilTimeout+0x30>
 8003572:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003574:	2b00      	cmp	r3, #0
 8003576:	d13d      	bne.n	80035f4 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003578:	f3ef 8310 	mrs	r3, PRIMASK
 800357c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800357e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003580:	647b      	str	r3, [r7, #68]	; 0x44
 8003582:	2301      	movs	r3, #1
 8003584:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003588:	f383 8810 	msr	PRIMASK, r3
}
 800358c:	46c0      	nop			; (mov r8, r8)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	494c      	ldr	r1, [pc, #304]	; (80036cc <UART_WaitOnFlagUntilTimeout+0x184>)
 800359a:	400a      	ands	r2, r1
 800359c:	601a      	str	r2, [r3, #0]
 800359e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035a0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035a4:	f383 8810 	msr	PRIMASK, r3
}
 80035a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035aa:	f3ef 8310 	mrs	r3, PRIMASK
 80035ae:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80035b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035b2:	643b      	str	r3, [r7, #64]	; 0x40
 80035b4:	2301      	movs	r3, #1
 80035b6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ba:	f383 8810 	msr	PRIMASK, r3
}
 80035be:	46c0      	nop			; (mov r8, r8)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689a      	ldr	r2, [r3, #8]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2101      	movs	r1, #1
 80035cc:	438a      	bics	r2, r1
 80035ce:	609a      	str	r2, [r3, #8]
 80035d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035d6:	f383 8810 	msr	PRIMASK, r3
}
 80035da:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2220      	movs	r2, #32
 80035e0:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2220      	movs	r2, #32
 80035e6:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2274      	movs	r2, #116	; 0x74
 80035ec:	2100      	movs	r1, #0
 80035ee:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80035f0:	2303      	movs	r3, #3
 80035f2:	e067      	b.n	80036c4 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2204      	movs	r2, #4
 80035fc:	4013      	ands	r3, r2
 80035fe:	d050      	beq.n	80036a2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	69da      	ldr	r2, [r3, #28]
 8003606:	2380      	movs	r3, #128	; 0x80
 8003608:	011b      	lsls	r3, r3, #4
 800360a:	401a      	ands	r2, r3
 800360c:	2380      	movs	r3, #128	; 0x80
 800360e:	011b      	lsls	r3, r3, #4
 8003610:	429a      	cmp	r2, r3
 8003612:	d146      	bne.n	80036a2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2280      	movs	r2, #128	; 0x80
 800361a:	0112      	lsls	r2, r2, #4
 800361c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800361e:	f3ef 8310 	mrs	r3, PRIMASK
 8003622:	613b      	str	r3, [r7, #16]
  return(result);
 8003624:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003626:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003628:	2301      	movs	r3, #1
 800362a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	f383 8810 	msr	PRIMASK, r3
}
 8003632:	46c0      	nop			; (mov r8, r8)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4923      	ldr	r1, [pc, #140]	; (80036cc <UART_WaitOnFlagUntilTimeout+0x184>)
 8003640:	400a      	ands	r2, r1
 8003642:	601a      	str	r2, [r3, #0]
 8003644:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003646:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003648:	69bb      	ldr	r3, [r7, #24]
 800364a:	f383 8810 	msr	PRIMASK, r3
}
 800364e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003650:	f3ef 8310 	mrs	r3, PRIMASK
 8003654:	61fb      	str	r3, [r7, #28]
  return(result);
 8003656:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003658:	64bb      	str	r3, [r7, #72]	; 0x48
 800365a:	2301      	movs	r3, #1
 800365c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800365e:	6a3b      	ldr	r3, [r7, #32]
 8003660:	f383 8810 	msr	PRIMASK, r3
}
 8003664:	46c0      	nop			; (mov r8, r8)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689a      	ldr	r2, [r3, #8]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2101      	movs	r1, #1
 8003672:	438a      	bics	r2, r1
 8003674:	609a      	str	r2, [r3, #8]
 8003676:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003678:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800367a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367c:	f383 8810 	msr	PRIMASK, r3
}
 8003680:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2220      	movs	r2, #32
 8003686:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2220      	movs	r2, #32
 800368c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2280      	movs	r2, #128	; 0x80
 8003692:	2120      	movs	r1, #32
 8003694:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2274      	movs	r2, #116	; 0x74
 800369a:	2100      	movs	r1, #0
 800369c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e010      	b.n	80036c4 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	69db      	ldr	r3, [r3, #28]
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	4013      	ands	r3, r2
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	425a      	negs	r2, r3
 80036b2:	4153      	adcs	r3, r2
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	001a      	movs	r2, r3
 80036b8:	1dfb      	adds	r3, r7, #7
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d100      	bne.n	80036c2 <UART_WaitOnFlagUntilTimeout+0x17a>
 80036c0:	e74b      	b.n	800355a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	0018      	movs	r0, r3
 80036c6:	46bd      	mov	sp, r7
 80036c8:	b014      	add	sp, #80	; 0x50
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	fffffe5f 	.word	0xfffffe5f

080036d0 <__libc_init_array>:
 80036d0:	b570      	push	{r4, r5, r6, lr}
 80036d2:	2600      	movs	r6, #0
 80036d4:	4d0c      	ldr	r5, [pc, #48]	; (8003708 <__libc_init_array+0x38>)
 80036d6:	4c0d      	ldr	r4, [pc, #52]	; (800370c <__libc_init_array+0x3c>)
 80036d8:	1b64      	subs	r4, r4, r5
 80036da:	10a4      	asrs	r4, r4, #2
 80036dc:	42a6      	cmp	r6, r4
 80036de:	d109      	bne.n	80036f4 <__libc_init_array+0x24>
 80036e0:	2600      	movs	r6, #0
 80036e2:	f000 f821 	bl	8003728 <_init>
 80036e6:	4d0a      	ldr	r5, [pc, #40]	; (8003710 <__libc_init_array+0x40>)
 80036e8:	4c0a      	ldr	r4, [pc, #40]	; (8003714 <__libc_init_array+0x44>)
 80036ea:	1b64      	subs	r4, r4, r5
 80036ec:	10a4      	asrs	r4, r4, #2
 80036ee:	42a6      	cmp	r6, r4
 80036f0:	d105      	bne.n	80036fe <__libc_init_array+0x2e>
 80036f2:	bd70      	pop	{r4, r5, r6, pc}
 80036f4:	00b3      	lsls	r3, r6, #2
 80036f6:	58eb      	ldr	r3, [r5, r3]
 80036f8:	4798      	blx	r3
 80036fa:	3601      	adds	r6, #1
 80036fc:	e7ee      	b.n	80036dc <__libc_init_array+0xc>
 80036fe:	00b3      	lsls	r3, r6, #2
 8003700:	58eb      	ldr	r3, [r5, r3]
 8003702:	4798      	blx	r3
 8003704:	3601      	adds	r6, #1
 8003706:	e7f2      	b.n	80036ee <__libc_init_array+0x1e>
 8003708:	08003780 	.word	0x08003780
 800370c:	08003780 	.word	0x08003780
 8003710:	08003780 	.word	0x08003780
 8003714:	08003784 	.word	0x08003784

08003718 <memset>:
 8003718:	0003      	movs	r3, r0
 800371a:	1882      	adds	r2, r0, r2
 800371c:	4293      	cmp	r3, r2
 800371e:	d100      	bne.n	8003722 <memset+0xa>
 8003720:	4770      	bx	lr
 8003722:	7019      	strb	r1, [r3, #0]
 8003724:	3301      	adds	r3, #1
 8003726:	e7f9      	b.n	800371c <memset+0x4>

08003728 <_init>:
 8003728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800372a:	46c0      	nop			; (mov r8, r8)
 800372c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800372e:	bc08      	pop	{r3}
 8003730:	469e      	mov	lr, r3
 8003732:	4770      	bx	lr

08003734 <_fini>:
 8003734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003736:	46c0      	nop			; (mov r8, r8)
 8003738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800373a:	bc08      	pop	{r3}
 800373c:	469e      	mov	lr, r3
 800373e:	4770      	bx	lr
