<?xml version="1.0" encoding="UTF-8"?>
<module id="AUX_EVCTL" HW_revision="" XML_version="1.0" description="AUX Event Controller (AUX_EVCTL) assembles events originating from:
- AUX submodules, including ADC and comparators.
- AUXIO.
- EVENT.
- AON_PMCTL.
- AON_RTC.
- AON_BATMON.

into two 64-bit event buses. One is synchronized to the AUX clock and one is left unsynchronized. 

The subscribers to the synchronous event bus are AUX_TIMER01, AUX_SCE and AUX_EVCTL.
The subscribers to the asynchronous event bus are AUX_TIMER2, AUX_ANAIF, AUX_TDC and AUX_SYSIF.

AUX_EVCTL uses the synchronous event bus to generate events to AON_EVENT and EVENT, as well as to AUX_SCE. AUX_SCE can poll event status registers and combine certain instructions like WEV0, WEV1 with one or two configurable events. The latter saves power when execution must stall until a condition is met." xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="EVSTAT0" width="32" description="Event Status 0

Register holds events 0 thru 15 of the 64-bit event bus that is synchronous to AUX clock. All events read through this register are synchronized at SCE clock rate, unless otherwise noted. The following subscribers use the asynchronous version of events in this register.
- AUX_TIMER2.
- AUX_ANAIF.
- AUX_TDC.
- AUX_SYSIF.
- AUX_AIODIOn.
- EVOBSCFG.
" id="EVSTAT0" offset="0x0">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="AUXIO15 pin level, read value corresponds to AUX_AIODIO1:GPIODIN bit 7." id="AUXIO15" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RO" description="AUXIO14 pin level, read value corresponds to AUX_AIODIO1:GPIODIN bit 6." id="AUXIO14" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RO" description="AUXIO13 pin level, read value corresponds to AUX_AIODIO1:GPIODIN bit 5." id="AUXIO13" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RO" description="AUXIO12 pin level, read value corresponds to AUX_AIODIO1:GPIODIN bit 4." id="AUXIO12" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RO" description="AUXIO11 pin level, read value corresponds to AUX_AIODIO1:GPIODIN bit 3." id="AUXIO11" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RO" description="AUXIO10 pin level, read value corresponds to AUX_AIODIO1:GPIODIN bit 2." id="AUXIO10" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RO" description="AUXIO9   pin level, read value corresponds to AUX_AIODIO1:GPIODIN bit 1." id="AUXIO9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RO" description="AUXIO8   pin level, read value corresponds to AUX_AIODIO1:GPIODIN bit 0." id="AUXIO8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RO" description="AUXIO7   pin level, read value corresponds to AUX_AIODIO0:GPIODIN bit 7." id="AUXIO7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RO" description="AUXIO6   pin level, read value corresponds to AUX_AIODIO0:GPIODIN bit 6." id="AUXIO6" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="AUXIO5   pin level, read value corresponds to AUX_AIODIO0:GPIODIN bit 5." id="AUXIO5" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="AUXIO4   pin level, read value corresponds to AUX_AIODIO0:GPIODIN bit 4." id="AUXIO4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="AUXIO3   pin level, read value corresponds to AUX_AIODIO0:GPIODIN bit 3." id="AUXIO3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="AUXIO2   pin level, read value corresponds to AUX_AIODIO0:GPIODIN bit 2." id="AUXIO2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="AUXIO1   pin level, read value corresponds to AUX_AIODIO0:GPIODIN bit 1." id="AUXIO1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="AUXIO0   pin level, read value corresponds to AUX_AIODIO0:GPIODIN bit 0." id="AUXIO0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVSTAT1" width="32" description="Event Status 1

Register holds events 16 thru 31 of the 64-bit event bus that is synchronous to AUX clock. All events read through this register are synchronized at SCE clock rate, unless otherwise noted. The following subscribers use the asynchronous version of events in this register.
- AUX_TIMER2.
- AUX_ANAIF.
- AUX_TDC.
- AUX_SYSIF.
- AUX_AIODIOn.
- EVOBSCFG." id="EVSTAT1" offset="0x4">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="AUXIO31 pin level, read value corresponds to AUX_AIODIO3:GPIODIN bit 7." id="AUXIO31" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RO" description="AUXIO30 pin level, read value corresponds to AUX_AIODIO3:GPIODIN bit 6." id="AUXIO30" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RO" description="AUXIO29 pin level, read value corresponds to AUX_AIODIO3:GPIODIN bit 5." id="AUXIO29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RO" description="AUXIO28 pin level, read value corresponds to AUX_AIODIO3:GPIODIN bit 4." id="AUXIO28" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RO" description="AUXIO27 pin level, read value corresponds to AUX_AIODIO3:GPIODIN bit 3." id="AUXIO27" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RO" description="AUXIO26 pin level, read value corresponds to AUX_AIODIO3:GPIODIN bit 2." id="AUXIO26" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RO" description="AUXIO25 pin level, read value corresponds to AUX_AIODIO3:GPIODIN bit 1." id="AUXIO25" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RO" description="AUXIO24 pin level, read value corresponds to AUX_AIODIO3:GPIODIN bit 0." id="AUXIO24" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RO" description="AUXIO23 pin level, read value corresponds to AUX_AIODIO2:GPIODIN bit 7." id="AUXIO23" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RO" description="AUXIO22 pin level, read value corresponds to AUX_AIODIO2:GPIODIN bit 6." id="AUXIO22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="AUXIO21 pin level, read value corresponds to AUX_AIODIO2:GPIODIN bit 5." id="AUXIO21" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="AUXIO20 pin level, read value corresponds to AUX_AIODIO2:GPIODIN bit 4." id="AUXIO20" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="AUXIO19 pin level, read value corresponds to AUX_AIODIO2:GPIODIN bit 3." id="AUXIO19" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="AUXIO18 pin level, read value corresponds to AUX_AIODIO2:GPIODIN bit 2." id="AUXIO18" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="AUXIO17 pin level, read value corresponds to AUX_AIODIO2:GPIODIN bit 1." id="AUXIO17" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="AUXIO16 pin level, read value corresponds to AUX_AIODIO2:GPIODIN bit 0." id="AUXIO16" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVSTAT2" width="32" description="Event Status 2

Register holds events 32 thru 47 of the 64-bit event bus that is synchronous to AUX clock. All events read through this register are synchronized at SCE clock rate, unless otherwise noted. The following subscribers use the asynchronous version of events in this register.
- AUX_TIMER2.
- AUX_ANAIF.
- AUX_TDC.
- AUX_SYSIF.
- AUX_AIODIOn.
- EVOBSCFG." id="EVSTAT2" offset="0x8">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="Comparator B output. 
Configuration of AUX_SYSIF:EVSYNCRATE.AUX_COMPB_SYNC_RATE sets the synchronization rate for this event." id="AUX_COMPB" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RO" description="Comparator A output. 
Configuration of AUX_SYSIF:EVSYNCRATE.AUX_COMPA_SYNC_RATE sets the synchronization rate for this event." id="AUX_COMPA" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RO" description="Observation input 1 from IOC. 
This event is configured by IOC:OBSAUXOUTPUT.SEL1." id="MCU_OBSMUX1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RO" description="Observation input 0 from IOC. 
This event is configured by IOC:OBSAUXOUTPUT.SEL0 and can be overridden by IOC:OBSAUXOUTPUT.SEL_MISC." id="MCU_OBSMUX0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RO" description="Event from EVENT configured by EVENT:AUXSEL0." id="MCU_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RO" description="TDC reference clock.
It is configured by DDI_0_OSC:CTL0.ACLK_REF_SRC_SEL and enabled by AUX_SYSIF:TDCREFCLKCTL.REQ." id="ACLK_REF" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RO" description="Event is high during VDDR recharge." id="VDDR_RECHARGE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RO" description="Event is high while system(MCU, AUX, or JTAG domains) is active or transitions to active (GLDO or DCDC power supply state). Event is not high during VDDR recharge." id="MCU_ACTIVE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RO" description="Event is high while system(MCU, AUX, or JTAG domains) is in powerdown (uLDO power supply)." id="PWR_DWN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RO" description="SCLK_LF clock" id="SCLK_LF" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Event is high for two SCLK_MF clock periods when there is an update of AON_BATMON:TEMP." id="AON_BATMON_TEMP_UPD" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="Event is high for two SCLK_MF clock periods when there is an update of AON_BATMON:BAT. " id="AON_BATMON_BAT_UPD" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="AON_RTC:SUBSEC.VALUE bit 19.
AON_RTC:CTL.RTC_4KHZ_EN enables this event." id="AON_RTC_4KHZ" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="AON_RTC:EVFLAGS.CH2 delayed by AON_RTC:CTL.EV_DELAY configuration." id="AON_RTC_CH2_DLY" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="AON_RTC:EVFLAGS.CH2.   " id="AON_RTC_CH2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="Programmable event. See MANUAL for description." id="MANUAL_EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVSTAT3" width="32" description="Event Status 3

Register holds events 48 thru 63 of the 64-bit event bus that is synchronous to AUX clock. All events read through this register are synchronized at SCE clock rate, unless otherwise noted. The following subscribers use the asynchronous version of events in this register.
- AUX_TIMER2.
- AUX_ANAIF.
- AUX_TDC .
- AUX_SYSIF.
- AUX_AIODIOn.
- EVOBSCFG." id="EVSTAT3" offset="0xc">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RO" description="AUX_SYSIF:TIMER2CLKSWITCH.RDY" id="AUX_TIMER2_CLKSWITCH_RDY" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RO" description="AUX_ANAIF:DACSTAT.HOLD_ACTIVE" id="AUX_DAC_HOLD_ACTIVE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RO" description="See AUX_SMPH:AUTOTAKE.SMPH_ID for description." id="AUX_SMPH_AUTOTAKE_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RO" description="AUX_ANAIF:ADCFIFOSTAT.EMPTY negated" id="AUX_ADC_FIFO_NOT_EMPTY" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RO" description="AUX_ANAIF:ADCFIFOSTAT.ALMOST_FULL" id="AUX_ADC_FIFO_ALMOST_FULL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RO" description="The logical function for this event is configurable.

When DMACTL.EN = 1 : 
   Event = UDMA0 Channel 7 done event     OR     AUX_ANAIF:ADCFIFOSTAT.OVERFLOW      OR      AUX_ANAIF:ADCFIFOSTAT.UNDERFLOW

When DMACTL.EN = 0 :
   Event = (NOT AUX_ANAIF:ADCFIFOSTAT.EMPTY)      OR      AUX_ANAIF:ADCFIFOSTAT.OVERFLOW      OR      AUX_ANAIF:ADCFIFOSTAT.UNDERFLOW  

Bit 7 in UDMA0:DONEMASK must be 0.    " id="AUX_ADC_IRQ" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RO" description="AUX_ANAIF ADC conversion done event. 
Event is synchronized at AUX bus rate." id="AUX_ADC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RO" description="AUX_ANAIF:ISRCCTL.RESET_N " id="AUX_ISRC_RESET_N" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RO" description="AUX_TDC:STAT.DONE " id="AUX_TDC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RO" description="AUX_TIMER0_EV event, see AUX_TIMER01:T0TARGET for description." id="AUX_TIMER0_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="AUX_TIMER1_EV event, see AUX_TIMER01:T1TARGET for description." id="AUX_TIMER1_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="AUX_TIMER2 pulse event. 
Configuration of AUX_SYSIF:EVSYNCRATE.AUX_TIMER2_SYNC_RATE sets the synchronization rate for this event." id="AUX_TIMER2_PULSE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="AUX_TIMER2 event output 3. 
Configuration of AUX_SYSIF:EVSYNCRATE.AUX_TIMER2_SYNC_RATE sets the synchronization rate for this event." id="AUX_TIMER2_EV3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="AUX_TIMER2 event output 2. 
Configuration of AUX_SYSIF:EVSYNCRATE.AUX_TIMER2_SYNC_RATE sets the synchronization rate for this event." id="AUX_TIMER2_EV2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="AUX_TIMER2 event output 1. 
Configuration of AUX_SYSIF:EVSYNCRATE.AUX_TIMER2_SYNC_RATE sets the synchronization rate for this event." id="AUX_TIMER2_EV1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="AUX_TIMER2 event output 0. 
Configuration of AUX_SYSIF:EVSYNCRATE.AUX_TIMER2_SYNC_RATE sets the synchronization rate for this event." id="AUX_TIMER2_EV0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="SCEWEVCFG0" width="32" description="Sensor Controller Engine Wait Event Configuration 0

Configuration of this register and SCEWEVCFG1 controls bit index 7 in AUX_SCE:WUSTAT.EV_SIGNALS. This bit can be used by AUX_SCE WEV0, WEV1, BEV0 and BEV1 instructions. 

When COMB_EV_EN = 0:
AUX_SCE:WUSTAT.EV_SIGNALS (7) =  EV0_SEL event

When  COMB_EV_EN = 1:
AUX_SCE:WUSTAT.EV_SIGNALS (7) =  ( EV0_SEL event )  OR  ( SCEWEVCFG1.EV1_SEL event )

Bit fields SCEWEVCFG1.EV0_POL and SCEWEVCFG1.EV1_POL control the polarity of selected events.

Event combination is useful when there is a need to wait for a certain condition with timeout." id="SCEWEVCFG0" offset="0x10">
      <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Event combination control:

0: Disable event combination.
1: Enable event combination. " id="COMB_EV_EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Select the event source from the synchronous event bus to be used in event equation. " id="EV0_SEL" resetval="0x0">
         <bitenum id="AUX_TIMER2_CLKSWITCH_RDY" value="63" token="EVSTAT3.AUX_TIMER2_CLKSWITCH_RDY            " description="EVSTAT3.AUX_TIMER2_CLKSWITCH_RDY            "/>
         <bitenum id="AUX_DAC_HOLD_ACTIVE" value="62" token="EVSTAT3.AUX_DAC_HOLD_ACTIVE                   " description="EVSTAT3.AUX_DAC_HOLD_ACTIVE                   "/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="61" token="EVSTAT3.AUX_SMPH_AUTOTAKE_DONE          " description="EVSTAT3.AUX_SMPH_AUTOTAKE_DONE          "/>
         <bitenum id="AUX_ADC_FIFO_NOT_EMPTY" value="60" token="EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY          " description="EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY          "/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="59" token="EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL        " description="EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL        "/>
         <bitenum id="AUX_ADC_IRQ" value="58" token="EVSTAT3.AUX_ADC_IRQ                     " description="EVSTAT3.AUX_ADC_IRQ                     "/>
         <bitenum id="AUX_ADC_DONE" value="57" token="EVSTAT3.AUX_ADC_DONE                    " description="EVSTAT3.AUX_ADC_DONE                    "/>
         <bitenum id="AUX_ISRC_RESET_N" value="56" token="EVSTAT3.AUX_ISRC_RESET_N                  " description="EVSTAT3.AUX_ISRC_RESET_N                  "/>
         <bitenum id="AUX_TDC_DONE" value="55" token="EVSTAT3.AUX_TDC_DONE                    " description="EVSTAT3.AUX_TDC_DONE                    "/>
         <bitenum id="AUX_TIMER0_EV" value="54" token="EVSTAT3.AUX_TIMER0_EV                   " description="EVSTAT3.AUX_TIMER0_EV                   "/>
         <bitenum id="AUX_TIMER1_EV" value="53" token="EVSTAT3.AUX_TIMER1_EV                   " description="EVSTAT3.AUX_TIMER1_EV                   "/>
         <bitenum id="AUX_TIMER2_PULSE" value="52" token="EVSTAT3.AUX_TIMER2_PULSE                " description="EVSTAT3.AUX_TIMER2_PULSE                "/>
         <bitenum id="AUX_TIMER2_EV3" value="51" token="EVSTAT3.AUX_TIMER2_EV3                  " description="EVSTAT3.AUX_TIMER2_EV3                  "/>
         <bitenum id="AUX_TIMER2_EV2" value="50" token="EVSTAT3.AUX_TIMER2_EV2                  " description="EVSTAT3.AUX_TIMER2_EV2                  "/>
         <bitenum id="AUX_TIMER2_EV1" value="49" token="EVSTAT3.AUX_TIMER2_EV1                  " description="EVSTAT3.AUX_TIMER2_EV1                  "/>
         <bitenum id="AUX_TIMER2_EV0" value="48" token="EVSTAT3.AUX_TIMER2_EV0                  " description="EVSTAT3.AUX_TIMER2_EV0                  "/>
         <bitenum id="AUX_COMPB" value="47" token="EVSTAT2.AUX_COMPB                       " description="EVSTAT2.AUX_COMPB                       "/>
         <bitenum id="AUX_COMPA" value="46" token="EVSTAT2.AUX_COMPA                       " description="EVSTAT2.AUX_COMPA                       "/>
         <bitenum id="MCU_OBSMUX1" value="45" token="EVSTAT2.MCU_OBSMUX1                     " description="EVSTAT2.MCU_OBSMUX1                     "/>
         <bitenum id="MCU_OBSMUX0" value="44" token="EVSTAT2.MCU_OBSMUX0                     " description="EVSTAT2.MCU_OBSMUX0                     "/>
         <bitenum id="MCU_EV" value="43" token="EVSTAT2.MCU_EV                          " description="EVSTAT2.MCU_EV                          "/>
         <bitenum id="ACLK_REF" value="42" token="EVSTAT2.ACLK_REF                        " description="EVSTAT2.ACLK_REF                        "/>
         <bitenum id="VDDR_RECHARGE" value="41" token="EVSTAT2.VDDR_RECHARGE                        " description="EVSTAT2.VDDR_RECHARGE                        "/>
         <bitenum id="MCU_ACTIVE" value="40" token="EVSTAT2.MCU_ACTIVE                      " description="EVSTAT2.MCU_ACTIVE                      "/>
         <bitenum id="PWR_DWN" value="39" token="EVSTAT2.PWR_DWN                          " description="EVSTAT2.PWR_DWN                          "/>
         <bitenum id="SCLK_LF" value="38" token="EVSTAT2.SCLK_LF                         " description="EVSTAT2.SCLK_LF                         "/>
         <bitenum id="AON_BATMON_TEMP_UPD" value="37" token="EVSTAT2.AON_BATMON_TEMP_UPD             " description="EVSTAT2.AON_BATMON_TEMP_UPD             "/>
         <bitenum id="AON_BATMON_BAT_UPD" value="36" token="EVSTAT2.AON_BATMON_BAT_UPD              " description="EVSTAT2.AON_BATMON_BAT_UPD              "/>
         <bitenum id="AON_RTC_4KHZ" value="35" token="EVSTAT2.AON_RTC_4KHZ                    " description="EVSTAT2.AON_RTC_4KHZ                    "/>
         <bitenum id="AON_RTC_CH2_DLY" value="34" token="EVSTAT2.AON_RTC_CH2_DLY                 " description="EVSTAT2.AON_RTC_CH2_DLY                 "/>
         <bitenum id="AON_RTC_CH2" value="33" token="EVSTAT2.AON_RTC_CH2                     " description="EVSTAT2.AON_RTC_CH2                     "/>
         <bitenum id="AUX_PROG_DLY_IDLE" value="32" token="Programmable delay event as described in PROGDLY" description="Programmable delay event as described in PROGDLY"/>
         <bitenum id="AUXIO31" value="31" token="EVSTAT1.AUXIO31                         " description="EVSTAT1.AUXIO31                         "/>
         <bitenum id="AUXIO30" value="30" token="EVSTAT1.AUXIO30                         " description="EVSTAT1.AUXIO30                         "/>
         <bitenum id="AUXIO29" value="29" token="EVSTAT1.AUXIO29                         " description="EVSTAT1.AUXIO29                         "/>
         <bitenum id="AUXIO28" value="28" token="EVSTAT1.AUXIO28                         " description="EVSTAT1.AUXIO28                         "/>
         <bitenum id="AUXIO27" value="27" token="EVSTAT1.AUXIO27                         " description="EVSTAT1.AUXIO27                         "/>
         <bitenum id="AUXIO26" value="26" token="EVSTAT1.AUXIO26                         " description="EVSTAT1.AUXIO26                         "/>
         <bitenum id="AUXIO25" value="25" token="EVSTAT1.AUXIO25                         " description="EVSTAT1.AUXIO25                         "/>
         <bitenum id="AUXIO24" value="24" token="EVSTAT1.AUXIO24                         " description="EVSTAT1.AUXIO24                         "/>
         <bitenum id="AUXIO23" value="23" token="EVSTAT1.AUXIO23                         " description="EVSTAT1.AUXIO23                         "/>
         <bitenum id="AUXIO22" value="22" token="EVSTAT1.AUXIO22                         " description="EVSTAT1.AUXIO22                         "/>
         <bitenum id="AUXIO21" value="21" token="EVSTAT1.AUXIO21                         " description="EVSTAT1.AUXIO21                         "/>
         <bitenum id="AUXIO20" value="20" token="EVSTAT1.AUXIO20                         " description="EVSTAT1.AUXIO20                         "/>
         <bitenum id="AUXIO19" value="19" token="EVSTAT1.AUXIO19                         " description="EVSTAT1.AUXIO19                         "/>
         <bitenum id="AUXIO18" value="18" token="EVSTAT1.AUXIO18                         " description="EVSTAT1.AUXIO18                         "/>
         <bitenum id="AUXIO17" value="17" token="EVSTAT1.AUXIO17                         " description="EVSTAT1.AUXIO17                         "/>
         <bitenum id="AUXIO16" value="16" token="EVSTAT1.AUXIO16                         " description="EVSTAT1.AUXIO16                         "/>
         <bitenum id="AUXIO15" value="15" token="EVSTAT0.AUXIO15                         " description="EVSTAT0.AUXIO15                         "/>
         <bitenum id="AUXIO14" value="14" token="EVSTAT0.AUXIO14                         " description="EVSTAT0.AUXIO14                         "/>
         <bitenum id="AUXIO13" value="13" token="EVSTAT0.AUXIO13                         " description="EVSTAT0.AUXIO13                         "/>
         <bitenum id="AUXIO12" value="12" token="EVSTAT0.AUXIO12                         " description="EVSTAT0.AUXIO12                         "/>
         <bitenum id="AUXIO11" value="11" token="EVSTAT0.AUXIO11                         " description="EVSTAT0.AUXIO11                         "/>
         <bitenum id="AUXIO10" value="10" token="EVSTAT0.AUXIO10                         " description="EVSTAT0.AUXIO10                         "/>
         <bitenum id="AUXIO9" value="9" token="EVSTAT0.AUXIO9                          " description="EVSTAT0.AUXIO9                          "/>
         <bitenum id="AUXIO8" value="8" token="EVSTAT0.AUXIO8                          " description="EVSTAT0.AUXIO8                          "/>
         <bitenum id="AUXIO7" value="7" token="EVSTAT0.AUXIO7                          " description="EVSTAT0.AUXIO7                          "/>
         <bitenum id="AUXIO6" value="6" token="EVSTAT0.AUXIO6                          " description="EVSTAT0.AUXIO6                          "/>
         <bitenum id="AUXIO5" value="5" token="EVSTAT0.AUXIO5                          " description="EVSTAT0.AUXIO5                          "/>
         <bitenum id="AUXIO4" value="4" token="EVSTAT0.AUXIO4                          " description="EVSTAT0.AUXIO4                          "/>
         <bitenum id="AUXIO3" value="3" token="EVSTAT0.AUXIO3                          " description="EVSTAT0.AUXIO3                          "/>
         <bitenum id="AUXIO2" value="2" token="EVSTAT0.AUXIO2                          " description="EVSTAT0.AUXIO2                          "/>
         <bitenum id="AUXIO1" value="1" token="EVSTAT0.AUXIO1                          " description="EVSTAT0.AUXIO1                          "/>
         <bitenum id="AUXIO0" value="0" token="EVSTAT0.AUXIO0                          " description="EVSTAT0.AUXIO0                          "/>
      </bitfield>
   </register>
   <register acronym="SCEWEVCFG1" width="32" description="Sensor Controller Engine Wait Event Configuration 1

See SCEWEVCFG0 for description." id="SCEWEVCFG1" offset="0x14">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Polarity of SCEWEVCFG0.EV0_SEL event.

When SCEWEVCFG0.COMB_EV_EN is 0:

0: Non-inverted.
1: Non-inverted.

When SCEWEVCFG0.COMB_EV_EN is 1.

0: Non-inverted.
1: Inverted." id="EV0_POL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Polarity of EV1_SEL event.

When SCEWEVCFG0.COMB_EV_EN is 0:

0: Non-inverted.
1: Non-inverted.

When SCEWEVCFG0.COMB_EV_EN is 1.

0: Non-inverted.
1: Inverted." id="EV1_POL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Select the event source from the synchronous event bus to be used in event equation. " id="EV1_SEL" resetval="0x0">
         <bitenum id="AUX_TIMER2_CLKSWITCH_RDY" value="63" token="EVSTAT3.AUX_TIMER2_CLKSWITCH_RDY            " description="EVSTAT3.AUX_TIMER2_CLKSWITCH_RDY            "/>
         <bitenum id="AUX_DAC_HOLD_ACTIVE" value="62" token="EVSTAT3.AUX_DAC_HOLD_ACTIVE                   " description="EVSTAT3.AUX_DAC_HOLD_ACTIVE                   "/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="61" token="EVSTAT3.AUX_SMPH_AUTOTAKE_DONE          " description="EVSTAT3.AUX_SMPH_AUTOTAKE_DONE          "/>
         <bitenum id="AUX_ADC_FIFO_NOT_EMPTY" value="60" token="EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY          " description="EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY          "/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="59" token="EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL        " description="EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL        "/>
         <bitenum id="AUX_ADC_IRQ" value="58" token="EVSTAT3.AUX_ADC_IRQ                     " description="EVSTAT3.AUX_ADC_IRQ                     "/>
         <bitenum id="AUX_ADC_DONE" value="57" token="EVSTAT3.AUX_ADC_DONE                    " description="EVSTAT3.AUX_ADC_DONE                    "/>
         <bitenum id="AUX_ISRC_RESET_N" value="56" token="EVSTAT3.AUX_ISRC_RESET_N                  " description="EVSTAT3.AUX_ISRC_RESET_N                  "/>
         <bitenum id="AUX_TDC_DONE" value="55" token="EVSTAT3.AUX_TDC_DONE                    " description="EVSTAT3.AUX_TDC_DONE                    "/>
         <bitenum id="AUX_TIMER0_EV" value="54" token="EVSTAT3.AUX_TIMER0_EV                   " description="EVSTAT3.AUX_TIMER0_EV                   "/>
         <bitenum id="AUX_TIMER1_EV" value="53" token="EVSTAT3.AUX_TIMER1_EV                   " description="EVSTAT3.AUX_TIMER1_EV                   "/>
         <bitenum id="AUX_TIMER2_PULSE" value="52" token="EVSTAT3.AUX_TIMER2_PULSE                " description="EVSTAT3.AUX_TIMER2_PULSE                "/>
         <bitenum id="AUX_TIMER2_EV3" value="51" token="EVSTAT3.AUX_TIMER2_EV3                  " description="EVSTAT3.AUX_TIMER2_EV3                  "/>
         <bitenum id="AUX_TIMER2_EV2" value="50" token="EVSTAT3.AUX_TIMER2_EV2                  " description="EVSTAT3.AUX_TIMER2_EV2                  "/>
         <bitenum id="AUX_TIMER2_EV1" value="49" token="EVSTAT3.AUX_TIMER2_EV1                  " description="EVSTAT3.AUX_TIMER2_EV1                  "/>
         <bitenum id="AUX_TIMER2_EV0" value="48" token="EVSTAT3.AUX_TIMER2_EV0                  " description="EVSTAT3.AUX_TIMER2_EV0                  "/>
         <bitenum id="AUX_COMPB" value="47" token="EVSTAT2.AUX_COMPB                       " description="EVSTAT2.AUX_COMPB                       "/>
         <bitenum id="AUX_COMPA" value="46" token="EVSTAT2.AUX_COMPA                       " description="EVSTAT2.AUX_COMPA                       "/>
         <bitenum id="MCU_OBSMUX1" value="45" token="EVSTAT2.MCU_OBSMUX1                     " description="EVSTAT2.MCU_OBSMUX1                     "/>
         <bitenum id="MCU_OBSMUX0" value="44" token="EVSTAT2.MCU_OBSMUX0                     " description="EVSTAT2.MCU_OBSMUX0                     "/>
         <bitenum id="MCU_EV" value="43" token="EVSTAT2.MCU_EV                          " description="EVSTAT2.MCU_EV                          "/>
         <bitenum id="ACLK_REF" value="42" token="EVSTAT2.ACLK_REF                        " description="EVSTAT2.ACLK_REF                        "/>
         <bitenum id="VDDR_RECHARGE" value="41" token="EVSTAT2.VDDR_RECHARGE                        " description="EVSTAT2.VDDR_RECHARGE                        "/>
         <bitenum id="MCU_ACTIVE" value="40" token="EVSTAT2.MCU_ACTIVE                      " description="EVSTAT2.MCU_ACTIVE                      "/>
         <bitenum id="PWR_DWN" value="39" token="EVSTAT2.PWR_DWN                          " description="EVSTAT2.PWR_DWN                          "/>
         <bitenum id="SCLK_LF" value="38" token="EVSTAT2.SCLK_LF                         " description="EVSTAT2.SCLK_LF                         "/>
         <bitenum id="AON_BATMON_TEMP_UPD" value="37" token="EVSTAT2.AON_BATMON_TEMP_UPD             " description="EVSTAT2.AON_BATMON_TEMP_UPD             "/>
         <bitenum id="AON_BATMON_BAT_UPD" value="36" token="EVSTAT2.AON_BATMON_BAT_UPD              " description="EVSTAT2.AON_BATMON_BAT_UPD              "/>
         <bitenum id="AON_RTC_4KHZ" value="35" token="EVSTAT2.AON_RTC_4KHZ                    " description="EVSTAT2.AON_RTC_4KHZ                    "/>
         <bitenum id="AON_RTC_CH2_DLY" value="34" token="EVSTAT2.AON_RTC_CH2_DLY                 " description="EVSTAT2.AON_RTC_CH2_DLY                 "/>
         <bitenum id="AON_RTC_CH2" value="33" token="EVSTAT2.AON_RTC_CH2                     " description="EVSTAT2.AON_RTC_CH2                     "/>
         <bitenum id="AUX_PROG_DLY_IDLE" value="32" token="Programmable delay event as described in PROGDLY" description="Programmable delay event as described in PROGDLY"/>
         <bitenum id="AUXIO31" value="31" token="EVSTAT1.AUXIO31                         " description="EVSTAT1.AUXIO31                         "/>
         <bitenum id="AUXIO30" value="30" token="EVSTAT1.AUXIO30                         " description="EVSTAT1.AUXIO30                         "/>
         <bitenum id="AUXIO29" value="29" token="EVSTAT1.AUXIO29                         " description="EVSTAT1.AUXIO29                         "/>
         <bitenum id="AUXIO28" value="28" token="EVSTAT1.AUXIO28                         " description="EVSTAT1.AUXIO28                         "/>
         <bitenum id="AUXIO27" value="27" token="EVSTAT1.AUXIO27                         " description="EVSTAT1.AUXIO27                         "/>
         <bitenum id="AUXIO26" value="26" token="EVSTAT1.AUXIO26                         " description="EVSTAT1.AUXIO26                         "/>
         <bitenum id="AUXIO25" value="25" token="EVSTAT1.AUXIO25                         " description="EVSTAT1.AUXIO25                         "/>
         <bitenum id="AUXIO24" value="24" token="EVSTAT1.AUXIO24                         " description="EVSTAT1.AUXIO24                         "/>
         <bitenum id="AUXIO23" value="23" token="EVSTAT1.AUXIO23                         " description="EVSTAT1.AUXIO23                         "/>
         <bitenum id="AUXIO22" value="22" token="EVSTAT1.AUXIO22                         " description="EVSTAT1.AUXIO22                         "/>
         <bitenum id="AUXIO21" value="21" token="EVSTAT1.AUXIO21                         " description="EVSTAT1.AUXIO21                         "/>
         <bitenum id="AUXIO20" value="20" token="EVSTAT1.AUXIO20                         " description="EVSTAT1.AUXIO20                         "/>
         <bitenum id="AUXIO19" value="19" token="EVSTAT1.AUXIO19                         " description="EVSTAT1.AUXIO19                         "/>
         <bitenum id="AUXIO18" value="18" token="EVSTAT1.AUXIO18                         " description="EVSTAT1.AUXIO18                         "/>
         <bitenum id="AUXIO17" value="17" token="EVSTAT1.AUXIO17                         " description="EVSTAT1.AUXIO17                         "/>
         <bitenum id="AUXIO16" value="16" token="EVSTAT1.AUXIO16                         " description="EVSTAT1.AUXIO16                         "/>
         <bitenum id="AUXIO15" value="15" token="EVSTAT0.AUXIO15                         " description="EVSTAT0.AUXIO15                         "/>
         <bitenum id="AUXIO14" value="14" token="EVSTAT0.AUXIO14                         " description="EVSTAT0.AUXIO14                         "/>
         <bitenum id="AUXIO13" value="13" token="EVSTAT0.AUXIO13                         " description="EVSTAT0.AUXIO13                         "/>
         <bitenum id="AUXIO12" value="12" token="EVSTAT0.AUXIO12                         " description="EVSTAT0.AUXIO12                         "/>
         <bitenum id="AUXIO11" value="11" token="EVSTAT0.AUXIO11                         " description="EVSTAT0.AUXIO11                         "/>
         <bitenum id="AUXIO10" value="10" token="EVSTAT0.AUXIO10                         " description="EVSTAT0.AUXIO10                         "/>
         <bitenum id="AUXIO9" value="9" token="EVSTAT0.AUXIO9                          " description="EVSTAT0.AUXIO9                          "/>
         <bitenum id="AUXIO8" value="8" token="EVSTAT0.AUXIO8                          " description="EVSTAT0.AUXIO8                          "/>
         <bitenum id="AUXIO7" value="7" token="EVSTAT0.AUXIO7                          " description="EVSTAT0.AUXIO7                          "/>
         <bitenum id="AUXIO6" value="6" token="EVSTAT0.AUXIO6                          " description="EVSTAT0.AUXIO6                          "/>
         <bitenum id="AUXIO5" value="5" token="EVSTAT0.AUXIO5                          " description="EVSTAT0.AUXIO5                          "/>
         <bitenum id="AUXIO4" value="4" token="EVSTAT0.AUXIO4                          " description="EVSTAT0.AUXIO4                          "/>
         <bitenum id="AUXIO3" value="3" token="EVSTAT0.AUXIO3                          " description="EVSTAT0.AUXIO3                          "/>
         <bitenum id="AUXIO2" value="2" token="EVSTAT0.AUXIO2                          " description="EVSTAT0.AUXIO2                          "/>
         <bitenum id="AUXIO1" value="1" token="EVSTAT0.AUXIO1                          " description="EVSTAT0.AUXIO1                          "/>
         <bitenum id="AUXIO0" value="0" token="EVSTAT0.AUXIO0                          " description="EVSTAT0.AUXIO0                          "/>
      </bitfield>
   </register>
   <register acronym="DMACTL" width="32" description="Direct Memory Access Control" id="DMACTL" offset="0x18">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="UDMA0 Request mode" id="REQ_MODE" resetval="0x0">
         <bitenum id="SINGLE" value="1" token="Single requests are generated on UDMA0 channel 7 when the condition configured in SEL is met." description="Single requests are generated on UDMA0 channel 7 when the condition configured in SEL is met."/>
         <bitenum id="BURST" value="0" token="Burst requests are generated on UDMA0 channel 7 when the condition configured in SEL is met." description="Burst requests are generated on UDMA0 channel 7 when the condition configured in SEL is met."/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="uDMA ADC interface enable.

0: Disable UDMA0 interface to ADC.
1: Enable UDMA0 interface to ADC." id="EN" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Select FIFO watermark level required to trigger a UDMA0 transfer of ADC FIFO data." id="SEL" resetval="0x0">
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="1" token="UDMA0 trigger event will be generated when the ADC FIFO is almost full (3/4 full)." description="UDMA0 trigger event will be generated when the ADC FIFO is almost full (3/4 full)."/>
         <bitenum id="AUX_ADC_FIFO_NOT_EMPTY" value="0" token="UDMA0 trigger event will be generated when there are samples in the ADC FIFO." description="UDMA0 trigger event will be generated when there are samples in the ADC FIFO."/>
      </bitfield>
   </register>
   <register acronym="SWEVSET" width="32" description="Software Event Set

Set software event flags from AUX domain to AON and MCU domains. CPUs in MCU domain can read the event flags from EVTOAONFLAGS and clear them in EVTOAONFLAGSCLR. 

Use of these event flags is software-defined." id="SWEVSET" offset="0x20">
      <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="WO" description="Software event flag 2.

0: No effect.
1: Set software event flag 2." id="SWEV2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="WO" description="Software event flag 1.

0: No effect.
1: Set software event flag 1." id="SWEV1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="WO" description="Software event flag 0.

0: No effect.
1: Set software event flag 0." id="SWEV0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVTOAONFLAGS" width="32" description="Events To AON Flags

This register contains a collection of event flags routed to AON_EVENT. 

To clear an event flag, write to EVTOAONFLAGSCLR or write 0 to event flag in this register.
" id="EVTOAONFLAGS" offset="0x24">
      <bitfield range="" begin="31" width="23" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="This event flag is set when level selected by EVTOAONPOL.AUX_TIMER1_EV occurs on EVSTAT3.AUX_TIMER1_EV." id="AUX_TIMER1_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="This event flag is set when level selected by EVTOAONPOL.AUX_TIMER0_EV occurs on EVSTAT3.AUX_TIMER0_EV." id="AUX_TIMER0_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="This event flag is set when level selected by EVTOAONPOL.AUX_TDC_DONE occurs on EVSTAT3.AUX_TDC_DONE." id="AUX_TDC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="This event flag is set when level selected by EVTOAONPOL.AUX_ADC_DONE occurs on EVSTAT3.AUX_ADC_DONE." id="AUX_ADC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="This event flag is set when edge selected by EVTOAONPOL.AUX_COMPB occurs on EVSTAT2.AUX_COMPB." id="AUX_COMPB" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="This event flag is set when edge selected by EVTOAONPOL.AUX_COMPA occurs on EVSTAT2.AUX_COMPA." id="AUX_COMPA" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="This event flag is set when software writes a 1 to SWEVSET.SWEV2." id="SWEV2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="This event flag is set when software writes a 1 to SWEVSET.SWEV1." id="SWEV1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="This event flag is set when software writes a 1 to SWEVSET.SWEV0." id="SWEV0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVTOAONPOL" width="32" description="Events To AON Polarity

Event source polarity configuration for EVTOAONFLAGS." id="EVTOAONPOL" offset="0x28">
      <bitfield range="" begin="31" width="23" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Select the level of EVSTAT3.AUX_TIMER1_EV that sets EVTOAONFLAGS.AUX_TIMER1_EV." id="AUX_TIMER1_EV" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Select the level of EVSTAT3.AUX_TIMER0_EV that sets EVTOAONFLAGS.AUX_TIMER0_EV." id="AUX_TIMER0_EV" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Select level of EVSTAT3.AUX_TDC_DONE that sets EVTOAONFLAGS.AUX_TDC_DONE." id="AUX_TDC_DONE" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Select the level of  EVSTAT3.AUX_ADC_DONE that sets EVTOAONFLAGS.AUX_ADC_DONE." id="AUX_ADC_DONE" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Select the edge of  EVSTAT2.AUX_COMPB that sets EVTOAONFLAGS.AUX_COMPB." id="AUX_COMPB" resetval="0x0">
         <bitenum id="FALL" value="1" token="Falling edge" description="Falling edge"/>
         <bitenum id="RISE" value="0" token="Rising edge" description="Rising edge"/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Select the edge of  EVSTAT2.AUX_COMPA that sets EVTOAONFLAGS.AUX_COMPA." id="AUX_COMPA" resetval="0x0">
         <bitenum id="FALL" value="1" token="Falling edge" description="Falling edge"/>
         <bitenum id="RISE" value="0" token="Rising edge" description="Rising edge"/>
      </bitfield>
      <bitfield range="" begin="2" width="3" end="0" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED2" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVTOAONFLAGSCLR" width="32" description="Events To AON Clear

Clear event flags in EVTOAONFLAGS. 

In order to clear a level sensitive event flag, the event must be deasserted. " id="EVTOAONFLAGSCLR" offset="0x2c">
      <bitfield range="" begin="31" width="23" end="9" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED9" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="WO" description="Write 1 to clear EVTOAONFLAGS.AUX_TIMER1_EV.

Read value is 0." id="AUX_TIMER1_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="WO" description="Write 1 to clear EVTOAONFLAGS.AUX_TIMER0_EV.

Read value is 0." id="AUX_TIMER0_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="WO" description="Write 1 to clear EVTOAONFLAGS.AUX_TDC_DONE.

Read value is 0." id="AUX_TDC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="WO" description="Write 1 to clear EVTOAONFLAGS.AUX_ADC_DONE.

Read value is 0." id="AUX_ADC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="WO" description="Write 1 to clear EVTOAONFLAGS.AUX_COMPB.

Read value is 0." id="AUX_COMPB" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="WO" description="Write 1 to clear EVTOAONFLAGS.AUX_COMPA.

Read value is 0." id="AUX_COMPA" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="WO" description="Write 1 to clear EVTOAONFLAGS.SWEV2.

Read value is 0." id="SWEV2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="WO" description="Write 1 to clear EVTOAONFLAGS.SWEV1.

Read value is 0." id="SWEV1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="WO" description="Write 1 to clear EVTOAONFLAGS.SWEV0.

Read value is 0." id="SWEV0" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVTOMCUFLAGS" width="32" description="Events to MCU Flags

This register contains a collection of event flags routed to MCU domain. 

To clear an event flag, write to EVTOMCUFLAGSCLR or write 0 to event flag in this register. Follow procedure described in AUX_SYSIF:WUCLR to clear AUX_WU_EV event flag." id="EVTOMCUFLAGS" offset="0x30">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_TIMER2_PULSE occurs on EVSTAT3.AUX_TIMER2_PULSE." id="AUX_TIMER2_PULSE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_TIMER2_EV3 occurs on EVSTAT3.AUX_TIMER2_EV3." id="AUX_TIMER2_EV3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_TIMER2_EV2 occurs on EVSTAT3.AUX_TIMER2_EV2." id="AUX_TIMER2_EV2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_TIMER2_EV1 occurs on EVSTAT3.AUX_TIMER2_EV1." id="AUX_TIMER2_EV1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_TIMER2_EV0 occurs on EVSTAT3.AUX_TIMER2_EV0." id="AUX_TIMER2_EV0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_ADC_IRQ occurs on EVSTAT3.AUX_ADC_IRQ." id="AUX_ADC_IRQ" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.MCU_OBSMUX0 occurs on EVSTAT2.MCU_OBSMUX0." id="MCU_OBSMUX0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_ADC_FIFO_ALMOST_FULL occurs on EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL." id="AUX_ADC_FIFO_ALMOST_FULL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_ADC_DONE occurs on EVSTAT3.AUX_ADC_DONE." id="AUX_ADC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_SMPH_AUTOTAKE_DONE occurs on EVSTAT3.AUX_SMPH_AUTOTAKE_DONE." id="AUX_SMPH_AUTOTAKE_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_TIMER1_EV occurs on EVSTAT3.AUX_TIMER1_EV." id="AUX_TIMER1_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_TIMER0_EV occurs on EVSTAT3.AUX_TIMER0_EV." id="AUX_TIMER0_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_TDC_DONE occurs on EVSTAT3.AUX_TDC_DONE." id="AUX_TDC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="This event flag is set when edge selected by EVTOMCUPOL.AUX_COMPB occurs on EVSTAT2.AUX_COMPB." id="AUX_COMPB" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="This event flag is set when edge selected by EVTOMCUPOL.AUX_COMPA occurs on EVSTAT2.AUX_COMPA." id="AUX_COMPA" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="This event flag is set when level selected by EVTOMCUPOL.AUX_WU_EV occurs on reduction-OR of the AUX_SYSIF:WUFLAGS register." id="AUX_WU_EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVTOMCUPOL" width="32" description="Event To MCU Polarity

Event source polarity configuration for EVTOMCUFLAGS." id="EVTOMCUPOL" offset="0x34">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_TIMER2_PULSE." id="AUX_TIMER2_PULSE" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_TIMER2_EV3." id="AUX_TIMER2_EV3" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_TIMER2_EV2." id="AUX_TIMER2_EV2" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_TIMER2_EV1." id="AUX_TIMER2_EV1" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_TIMER2_EV0." id="AUX_TIMER2_EV0" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_ADC_IRQ." id="AUX_ADC_IRQ" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.MCU_OBSMUX0." id="MCU_OBSMUX0" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL." id="AUX_ADC_FIFO_ALMOST_FULL" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_ADC_DONE." id="AUX_ADC_DONE" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_SMPH_AUTOTAKE_DONE." id="AUX_SMPH_AUTOTAKE_DONE" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_TIMER1_EV." id="AUX_TIMER1_EV" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_TIMER0_EV." id="AUX_TIMER0_EV" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_TDC_DONE." id="AUX_TDC_DONE" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Select the event source edge that sets EVTOMCUFLAGS.AUX_COMPB." id="AUX_COMPB" resetval="0x0">
         <bitenum id="FALL" value="1" token="Falling edge" description="Falling edge"/>
         <bitenum id="RISE" value="0" token="Rising edge" description="Rising edge"/>
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Select the event source edge that sets EVTOMCUFLAGS.AUX_COMPA." id="AUX_COMPA" resetval="0x0">
         <bitenum id="FALL" value="1" token="Falling edge" description="Falling edge"/>
         <bitenum id="RISE" value="0" token="Rising edge" description="Rising edge"/>
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Select the event source level that sets EVTOMCUFLAGS.AUX_WU_EV." id="AUX_WU_EV" resetval="0x0">
         <bitenum id="LOW" value="1" token="Low level" description="Low level"/>
         <bitenum id="HIGH" value="0" token="High level" description="High level"/>
      </bitfield>
   </register>
   <register acronym="EVTOMCUFLAGSCLR" width="32" description="Events To MCU Flags Clear

Clear event flags in EVTOMCUFLAGS. 

In order to clear a level sensitive event flag, the event must be deasserted. " id="EVTOMCUFLAGSCLR" offset="0x38">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_TIMER2_PULSE.

Read value is 0." id="AUX_TIMER2_PULSE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_TIMER2_EV3.

Read value is 0." id="AUX_TIMER2_EV3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_TIMER2_EV2.

Read value is 0." id="AUX_TIMER2_EV2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_TIMER2_EV1.

Read value is 0." id="AUX_TIMER2_EV1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_TIMER2_EV0.

Read value is 0." id="AUX_TIMER2_EV0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_ADC_IRQ.

Read value is 0." id="AUX_ADC_IRQ" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.MCU_OBSMUX0.

Read value is 0." id="MCU_OBSMUX0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL.

Read value is 0." id="AUX_ADC_FIFO_ALMOST_FULL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_ADC_DONE.

Read value is 0." id="AUX_ADC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_SMPH_AUTOTAKE_DONE.

Read value is 0." id="AUX_SMPH_AUTOTAKE_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_TIMER1_EV.

Read value is 0." id="AUX_TIMER1_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_TIMER0_EV.

Read value is 0." id="AUX_TIMER0_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_TDC_DONE.

Read value is 0." id="AUX_TDC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_COMPB.

Read value is 0." id="AUX_COMPB" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_COMPA.

Read value is 0." id="AUX_COMPA" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="WO" description="Write 1 to clear EVTOMCUFLAGS.AUX_WU_EV.

Read value is 0." id="AUX_WU_EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="COMBEVTOMCUMASK" width="32" description="Combined Event To MCU Mask

Select event flags in EVTOMCUFLAGS that contribute to the AUX_COMB event to EVENT and system CPU.

The AUX_COMB event is high as long as one or more of the included event flags are set." id="COMBEVTOMCUMASK" offset="0x3c">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="EVTOMCUFLAGS.AUX_TIMER2_PULSE contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_TIMER2_PULSE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="EVTOMCUFLAGS.AUX_TIMER2_EV3 contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_TIMER2_EV3" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="EVTOMCUFLAGS.AUX_TIMER2_EV2 contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_TIMER2_EV2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="EVTOMCUFLAGS.AUX_TIMER2_EV1 contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_TIMER2_EV1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="EVTOMCUFLAGS.AUX_TIMER2_EV0 contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_TIMER2_EV0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="EVTOMCUFLAGS.AUX_ADC_IRQ contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_ADC_IRQ" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="EVTOMCUFLAGS.MCU_OBSMUX0 contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="MCU_OBSMUX0" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="EVTOMCUFLAGS.AUX_ADC_FIFO_ALMOST_FULL contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_ADC_FIFO_ALMOST_FULL" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="EVTOMCUFLAGS.AUX_ADC_DONE contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_ADC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="EVTOMCUFLAGS.AUX_SMPH_AUTOTAKE_DONE contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_SMPH_AUTOTAKE_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="EVTOMCUFLAGS.AUX_TIMER1_EV contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_TIMER1_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="EVTOMCUFLAGS.AUX_TIMER0_EV contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_TIMER0_EV" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="EVTOMCUFLAGS.AUX_TDC_DONE contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_TDC_DONE" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="EVTOMCUFLAGS.AUX_COMPB contribution to the AUX_COMB event.

0: Exclude
1: Include." id="AUX_COMPB" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="EVTOMCUFLAGS.AUX_COMPA contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_COMPA" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="EVTOMCUFLAGS.AUX_WU_EV contribution to the AUX_COMB event.

0: Exclude.
1: Include." id="AUX_WU_EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVOBSCFG" width="32" description="Event Observation Configuration" id="EVOBSCFG" offset="0x40">
      <bitfield range="" begin="31" width="26" end="6" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED6" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Select which event from the asynchronous event bus that represents AUX_EV_OBS in AUX_AIODIOn." id="EVOBS_SEL" resetval="0x0">
         <bitenum id="AUX_TIMER2_CLKSW_RDY" value="63" token="EVSTAT3.AUX_TIMER2_CLKSWITCH_RDY " description="EVSTAT3.AUX_TIMER2_CLKSWITCH_RDY "/>
         <bitenum id="AUX_DAC_HOLD_ACTIVE" value="62" token="EVSTAT3.AUX_DAC_HOLD_ACTIVE             " description="EVSTAT3.AUX_DAC_HOLD_ACTIVE             "/>
         <bitenum id="AUX_SMPH_AUTOTAKE_DONE" value="61" token="EVSTAT3.AUX_SMPH_AUTOTAKE_DONE    " description="EVSTAT3.AUX_SMPH_AUTOTAKE_DONE    "/>
         <bitenum id="AUX_ADC_FIFO_NOT_EMPTY" value="60" token="EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY    " description="EVSTAT3.AUX_ADC_FIFO_NOT_EMPTY    "/>
         <bitenum id="AUX_ADC_FIFO_ALMOST_FULL" value="59" token="EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL  " description="EVSTAT3.AUX_ADC_FIFO_ALMOST_FULL  "/>
         <bitenum id="AUX_ADC_IRQ" value="58" token="EVSTAT3.AUX_ADC_IRQ                 " description="EVSTAT3.AUX_ADC_IRQ                 "/>
         <bitenum id="AUX_ADC_DONE" value="57" token="EVSTAT3.AUX_ADC_DONE                " description="EVSTAT3.AUX_ADC_DONE                "/>
         <bitenum id="AUX_ISRC_RESET_N" value="56" token="EVSTAT3.AUX_ISRC_RESET_N              " description="EVSTAT3.AUX_ISRC_RESET_N              "/>
         <bitenum id="AUX_TDC_DONE" value="55" token="EVSTAT3.AUX_TDC_DONE                " description="EVSTAT3.AUX_TDC_DONE                "/>
         <bitenum id="AUX_TIMER0_EV" value="54" token="EVSTAT3.AUX_TIMER0_EV               " description="EVSTAT3.AUX_TIMER0_EV               "/>
         <bitenum id="AUX_TIMER1_EV" value="53" token="EVSTAT3.AUX_TIMER1_EV               " description="EVSTAT3.AUX_TIMER1_EV               "/>
         <bitenum id="AUX_TIMER2_PULSE" value="52" token="EVSTAT3.AUX_TIMER2_PULSE            " description="EVSTAT3.AUX_TIMER2_PULSE            "/>
         <bitenum id="AUX_TIMER2_EV3" value="51" token="EVSTAT3.AUX_TIMER2_EV3              " description="EVSTAT3.AUX_TIMER2_EV3              "/>
         <bitenum id="AUX_TIMER2_EV2" value="50" token="EVSTAT3.AUX_TIMER2_EV2              " description="EVSTAT3.AUX_TIMER2_EV2              "/>
         <bitenum id="AUX_TIMER2_EV1" value="49" token="EVSTAT3.AUX_TIMER2_EV1              " description="EVSTAT3.AUX_TIMER2_EV1              "/>
         <bitenum id="AUX_TIMER2_EV0" value="48" token="EVSTAT3.AUX_TIMER2_EV0              " description="EVSTAT3.AUX_TIMER2_EV0              "/>
         <bitenum id="AUX_COMPB" value="47" token="EVSTAT2.AUX_COMPB                   " description="EVSTAT2.AUX_COMPB                   "/>
         <bitenum id="AUX_COMPA" value="46" token="EVSTAT2.AUX_COMPA                   " description="EVSTAT2.AUX_COMPA                   "/>
         <bitenum id="MCU_OBSMUX1" value="45" token="EVSTAT2.MCU_OBSMUX1                 " description="EVSTAT2.MCU_OBSMUX1                 "/>
         <bitenum id="MCU_OBSMUX0" value="44" token="EVSTAT2.MCU_OBSMUX0                 " description="EVSTAT2.MCU_OBSMUX0                 "/>
         <bitenum id="MCU_EV" value="43" token="EVSTAT2.MCU_EV                      " description="EVSTAT2.MCU_EV                      "/>
         <bitenum id="ACLK_REF" value="42" token="EVSTAT2.ACLK_REF                    " description="EVSTAT2.ACLK_REF                    "/>
         <bitenum id="VDDR_RECHARGE" value="41" token="EVSTAT2.VDDR_RECHARGE               " description="EVSTAT2.VDDR_RECHARGE               "/>
         <bitenum id="MCU_ACTIVE" value="40" token="EVSTAT2.MCU_ACTIVE                  " description="EVSTAT2.MCU_ACTIVE                  "/>
         <bitenum id="PWR_DWN" value="39" token="EVSTAT2.PWR_DWN                     " description="EVSTAT2.PWR_DWN                     "/>
         <bitenum id="SCLK_LF" value="38" token="EVSTAT2.SCLK_LF                         " description="EVSTAT2.SCLK_LF                         "/>
         <bitenum id="AON_BATMON_TEMP_UPD" value="37" token="EVSTAT2.AON_BATMON_TEMP_UPD             " description="EVSTAT2.AON_BATMON_TEMP_UPD             "/>
         <bitenum id="AON_BATMON_BAT_UPD" value="36" token="EVSTAT2.AON_BATMON_BAT_UPD              " description="EVSTAT2.AON_BATMON_BAT_UPD              "/>
         <bitenum id="AON_RTC_4KHZ" value="35" token="EVSTAT2.AON_RTC_4KHZ                    " description="EVSTAT2.AON_RTC_4KHZ                    "/>
         <bitenum id="AON_RTC_CH2_DLY" value="34" token="EVSTAT2.AON_RTC_CH2_DLY                 " description="EVSTAT2.AON_RTC_CH2_DLY                 "/>
         <bitenum id="AON_RTC_CH2" value="33" token="EVSTAT2.AON_RTC_CH2                     " description="EVSTAT2.AON_RTC_CH2                     "/>
         <bitenum id="MANUAL_EV" value="32" token="EVSTAT2.MANUAL_EV" description="EVSTAT2.MANUAL_EV"/>
         <bitenum id="AUXIO31" value="31" token="EVSTAT1.AUXIO31" description="EVSTAT1.AUXIO31"/>
         <bitenum id="AUXIO30" value="30" token="EVSTAT1.AUXIO30" description="EVSTAT1.AUXIO30"/>
         <bitenum id="AUXIO29" value="29" token="EVSTAT1.AUXIO29" description="EVSTAT1.AUXIO29"/>
         <bitenum id="AUXIO28" value="28" token="EVSTAT1.AUXIO28" description="EVSTAT1.AUXIO28"/>
         <bitenum id="AUXIO27" value="27" token="EVSTAT1.AUXIO27" description="EVSTAT1.AUXIO27"/>
         <bitenum id="AUXIO26" value="26" token="EVSTAT1.AUXIO26" description="EVSTAT1.AUXIO26"/>
         <bitenum id="AUXIO25" value="25" token="EVSTAT1.AUXIO25" description="EVSTAT1.AUXIO25"/>
         <bitenum id="AUXIO24" value="24" token="EVSTAT1.AUXIO24" description="EVSTAT1.AUXIO24"/>
         <bitenum id="AUXIO23" value="23" token="EVSTAT1.AUXIO23" description="EVSTAT1.AUXIO23"/>
         <bitenum id="AUXIO22" value="22" token="EVSTAT1.AUXIO22" description="EVSTAT1.AUXIO22"/>
         <bitenum id="AUXIO21" value="21" token="EVSTAT1.AUXIO21" description="EVSTAT1.AUXIO21"/>
         <bitenum id="AUXIO20" value="20" token="EVSTAT1.AUXIO20" description="EVSTAT1.AUXIO20"/>
         <bitenum id="AUXIO19" value="19" token="EVSTAT1.AUXIO19" description="EVSTAT1.AUXIO19"/>
         <bitenum id="AUXIO18" value="18" token="EVSTAT1.AUXIO18" description="EVSTAT1.AUXIO18"/>
         <bitenum id="AUXIO17" value="17" token="EVSTAT1.AUXIO17" description="EVSTAT1.AUXIO17"/>
         <bitenum id="AUXIO16" value="16" token="EVSTAT1.AUXIO16" description="EVSTAT1.AUXIO16"/>
         <bitenum id="AUXIO15" value="15" token="EVSTAT0.AUXIO15" description="EVSTAT0.AUXIO15"/>
         <bitenum id="AUXIO14" value="14" token="EVSTAT0.AUXIO14" description="EVSTAT0.AUXIO14"/>
         <bitenum id="AUXIO13" value="13" token="EVSTAT0.AUXIO13" description="EVSTAT0.AUXIO13"/>
         <bitenum id="AUXIO12" value="12" token="EVSTAT0.AUXIO12" description="EVSTAT0.AUXIO12"/>
         <bitenum id="AUXIO11" value="11" token="EVSTAT0.AUXIO11" description="EVSTAT0.AUXIO11"/>
         <bitenum id="AUXIO10" value="10" token="EVSTAT0.AUXIO10" description="EVSTAT0.AUXIO10"/>
         <bitenum id="AUXIO9" value="9" token="EVSTAT0.AUXIO9 " description="EVSTAT0.AUXIO9 "/>
         <bitenum id="AUXIO8" value="8" token="EVSTAT0.AUXIO8 " description="EVSTAT0.AUXIO8 "/>
         <bitenum id="AUXIO7" value="7" token="EVSTAT0.AUXIO7 " description="EVSTAT0.AUXIO7 "/>
         <bitenum id="AUXIO6" value="6" token="EVSTAT0.AUXIO6 " description="EVSTAT0.AUXIO6 "/>
         <bitenum id="AUXIO5" value="5" token="EVSTAT0.AUXIO5 " description="EVSTAT0.AUXIO5 "/>
         <bitenum id="AUXIO4" value="4" token="EVSTAT0.AUXIO4 " description="EVSTAT0.AUXIO4 "/>
         <bitenum id="AUXIO3" value="3" token="EVSTAT0.AUXIO3 " description="EVSTAT0.AUXIO3 "/>
         <bitenum id="AUXIO2" value="2" token="EVSTAT0.AUXIO2 " description="EVSTAT0.AUXIO2 "/>
         <bitenum id="AUXIO1" value="1" token="EVSTAT0.AUXIO1 " description="EVSTAT0.AUXIO1 "/>
         <bitenum id="AUXIO0" value="0" token="EVSTAT0.AUXIO0 " description="EVSTAT0.AUXIO0 "/>
      </bitfield>
   </register>
   <register acronym="PROGDLY" width="32" description="Programmable Delay" id="PROGDLY" offset="0x44">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED16" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="VALUE decrements to 0 at a rate of 1 MHz.

The event AUX_PROG_DLY_IDLE is high when VALUE is 0, otherwise it is low. 

Only use the programmable delay counter and the AUX_PROG_DLY_IDLE event when AUX_SYSIF:OPMODEACK.ACK equals A or LP.

Decrementation of VALUE halts when either is true:
- AUX_SCE:CTL.DBG_FREEZE_EN is set and system CPU is halted in debug mode.
- AUX_SYSIF:TIMERHALT.PROGDLY is set.

" id="VALUE" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="MANUAL" width="32" description="Manual

Programmable event." id="MANUAL" offset="0x48">
      <bitfield range="" begin="31" width="31" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="This bit field sets the value of EVSTAT2.MANUAL_EV." id="EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVSTAT0L" width="32" description="Event Status 0 Low" id="EVSTAT0L" offset="0x4c">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Alias of EVSTAT0 event 7 down to 0." id="ALIAS_EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVSTAT0H" width="32" description="Event Status 0 High" id="EVSTAT0H" offset="0x50">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Alias of EVSTAT0 event 15 down to 8." id="ALIAS_EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVSTAT1L" width="32" description="Event Status 1 Low" id="EVSTAT1L" offset="0x54">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Alias of EVSTAT1 event 7 down to 0." id="ALIAS_EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVSTAT1H" width="32" description="Event Status 1 High" id="EVSTAT1H" offset="0x58">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Alias of EVSTAT1 event 15 down to 8." id="ALIAS_EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVSTAT2L" width="32" description="Event Status 2 Low" id="EVSTAT2L" offset="0x5c">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Alias of EVSTAT2 event 7 down to 0." id="ALIAS_EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVSTAT2H" width="32" description="Event Status 2 High" id="EVSTAT2H" offset="0x60">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Alias of EVSTAT2 event 15 down to 8." id="ALIAS_EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVSTAT3L" width="32" description="Event Status 3 Low" id="EVSTAT3L" offset="0x64">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Alias of EVSTAT3 event 7 down to 0." id="ALIAS_EV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="EVSTAT3H" width="32" description="Event Status 3 High" id="EVSTAT3H" offset="0x68">
      <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED8" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Alias of EVSTAT3 event 15 down to 8." id="ALIAS_EV" resetval="0x0">
      </bitfield>
   </register>
</module>
