

================================================================
== Vivado HLS Report for 'd_sigmoid'
================================================================
* Date:           Mon Sep  5 12:51:07 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        sigmoid
* Solution:       pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.253 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       14|       14| 0.140 us | 0.140 us |    4|    4| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     28|    1490|   3448|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    261|    -|
|Register         |       16|      -|    1168|      8|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       16|     28|    2658|   3721|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|     12|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |d_sigmoid_dmul_64cud_U3  |d_sigmoid_dmul_64cud  |        0|     11|  299|   578|    0|
    |d_sigmoid_dmul_64cud_U4  |d_sigmoid_dmul_64cud  |        0|     11|  299|   578|    0|
    |d_sigmoid_dsub_64bkb_U1  |d_sigmoid_dsub_64bkb  |        0|      3|  446|  1146|    0|
    |d_sigmoid_dsub_64bkb_U2  |d_sigmoid_dsub_64bkb  |        0|      3|  446|  1146|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                    |                      |        0|     28| 1490|  3448|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |grp_fu_216_p0              |  27|          5|   64|        320|
    |grp_fu_216_p1              |  27|          5|   64|        320|
    |grp_fu_220_p0              |  27|          5|   64|        320|
    |grp_fu_220_p1              |  27|          5|   64|        320|
    |layer_derivative_address0  |  27|          5|    3|         15|
    |layer_derivative_address1  |  27|          5|    3|         15|
    |layer_output_address0      |  27|          5|    3|         15|
    |layer_output_address1      |  27|          5|    3|         15|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 261|         49|  271|       1349|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |layer_output_load_1_reg_250  |  64|   0|   64|          0|
    |layer_output_load_2_reg_266  |  64|   0|   64|          0|
    |layer_output_load_3_reg_272  |  64|   0|   64|          0|
    |layer_output_load_4_reg_288  |  64|   0|   64|          0|
    |layer_output_load_5_reg_294  |  64|   0|   64|          0|
    |layer_output_load_6_reg_310  |  64|   0|   64|          0|
    |layer_output_load_7_reg_316  |  64|   0|   64|          0|
    |layer_output_load_reg_244    |  64|   0|   64|          0|
    |reg_224                      |  64|   0|   64|          0|
    |reg_229                      |  64|   0|   64|          0|
    |tmp_2_reg_332                |  64|   0|   64|          0|
    |tmp_3_reg_337                |  64|   0|   64|          0|
    |tmp_4_reg_342                |  64|   0|   64|          0|
    |tmp_5_reg_347                |  64|   0|   64|          0|
    |tmp_6_reg_352                |  64|   0|   64|          0|
    |tmp_7_reg_357                |  64|   0|   64|          0|
    |tmp_reg_322                  |  64|   0|   64|          0|
    |tmp_s_reg_327                |  64|   0|   64|          0|
    |layer_output_load_1_reg_250  |   1|   1|   64|          0|
    |layer_output_load_2_reg_266  |   1|   1|   64|          0|
    |layer_output_load_3_reg_272  |   1|   1|   64|          0|
    |layer_output_load_4_reg_288  |   1|   1|   64|          0|
    |layer_output_load_5_reg_294  |   1|   1|   64|          0|
    |layer_output_load_6_reg_310  |   1|   1|   64|          0|
    |layer_output_load_7_reg_316  |   1|   1|   64|          0|
    |layer_output_load_reg_244    |   1|   1|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1168|   8| 1672|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     d_sigmoid    | return value |
|layer_input_address0       | out |    3|  ap_memory |    layer_input   |     array    |
|layer_input_ce0            | out |    1|  ap_memory |    layer_input   |     array    |
|layer_input_we0            | out |    1|  ap_memory |    layer_input   |     array    |
|layer_input_d0             | out |   64|  ap_memory |    layer_input   |     array    |
|layer_input_q0             |  in |   64|  ap_memory |    layer_input   |     array    |
|layer_input_address1       | out |    3|  ap_memory |    layer_input   |     array    |
|layer_input_ce1            | out |    1|  ap_memory |    layer_input   |     array    |
|layer_input_we1            | out |    1|  ap_memory |    layer_input   |     array    |
|layer_input_d1             | out |   64|  ap_memory |    layer_input   |     array    |
|layer_input_q1             |  in |   64|  ap_memory |    layer_input   |     array    |
|layer_output_address0      | out |    3|  ap_memory |   layer_output   |     array    |
|layer_output_ce0           | out |    1|  ap_memory |   layer_output   |     array    |
|layer_output_q0            |  in |   64|  ap_memory |   layer_output   |     array    |
|layer_output_address1      | out |    3|  ap_memory |   layer_output   |     array    |
|layer_output_ce1           | out |    1|  ap_memory |   layer_output   |     array    |
|layer_output_q1            |  in |   64|  ap_memory |   layer_output   |     array    |
|layer_derivative_address0  | out |    3|  ap_memory | layer_derivative |     array    |
|layer_derivative_ce0       | out |    1|  ap_memory | layer_derivative |     array    |
|layer_derivative_we0       | out |    1|  ap_memory | layer_derivative |     array    |
|layer_derivative_d0        | out |   64|  ap_memory | layer_derivative |     array    |
|layer_derivative_address1  | out |    3|  ap_memory | layer_derivative |     array    |
|layer_derivative_ce1       | out |    1|  ap_memory | layer_derivative |     array    |
|layer_derivative_we1       | out |    1|  ap_memory | layer_derivative |     array    |
|layer_derivative_d1        | out |   64|  ap_memory | layer_derivative |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 4, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer_output_addr = getelementptr [8 x double]* %layer_output, i64 0, i64 1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 16 'getelementptr' 'layer_output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.56ns)   --->   "%layer_output_load = load double* %layer_output_addr, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 17 'load' 'layer_output_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer_output_addr_1 = getelementptr [8 x double]* %layer_output, i64 0, i64 2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 18 'getelementptr' 'layer_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.56ns)   --->   "%layer_output_load_1 = load double* %layer_output_addr_1, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 19 'load' 'layer_output_load_1' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 8.25>
ST_2 : Operation 20 [1/2] (1.56ns)   --->   "%layer_output_load = load double* %layer_output_addr, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 20 'load' 'layer_output_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 21 [5/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 21 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/2] (1.56ns)   --->   "%layer_output_load_1 = load double* %layer_output_addr_1, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 22 'load' 'layer_output_load_1' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 23 [5/5] (6.68ns)   --->   "%tmp_s = fsub double 1.000000e+00, %layer_output_load_1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 23 'dsub' 'tmp_s' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%layer_output_addr_2 = getelementptr [8 x double]* %layer_output, i64 0, i64 3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 24 'getelementptr' 'layer_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.56ns)   --->   "%layer_output_load_2 = load double* %layer_output_addr_2, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 25 'load' 'layer_output_load_2' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer_output_addr_3 = getelementptr [8 x double]* %layer_output, i64 0, i64 4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 26 'getelementptr' 'layer_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.56ns)   --->   "%layer_output_load_3 = load double* %layer_output_addr_3, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 27 'load' 'layer_output_load_3' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 8.25>
ST_3 : Operation 28 [4/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 28 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [4/5] (6.68ns)   --->   "%tmp_s = fsub double 1.000000e+00, %layer_output_load_1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 29 'dsub' 'tmp_s' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/2] (1.56ns)   --->   "%layer_output_load_2 = load double* %layer_output_addr_2, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 30 'load' 'layer_output_load_2' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 31 [5/5] (6.68ns)   --->   "%tmp_2 = fsub double 1.000000e+00, %layer_output_load_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 31 'dsub' 'tmp_2' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/2] (1.56ns)   --->   "%layer_output_load_3 = load double* %layer_output_addr_3, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 32 'load' 'layer_output_load_3' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 33 [5/5] (6.68ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %layer_output_load_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 33 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%layer_output_addr_4 = getelementptr [8 x double]* %layer_output, i64 0, i64 5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 34 'getelementptr' 'layer_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.56ns)   --->   "%layer_output_load_4 = load double* %layer_output_addr_4, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 35 'load' 'layer_output_load_4' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%layer_output_addr_5 = getelementptr [8 x double]* %layer_output, i64 0, i64 6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 36 'getelementptr' 'layer_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.56ns)   --->   "%layer_output_load_5 = load double* %layer_output_addr_5, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 37 'load' 'layer_output_load_5' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 8.25>
ST_4 : Operation 38 [3/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 38 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [3/5] (6.68ns)   --->   "%tmp_s = fsub double 1.000000e+00, %layer_output_load_1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 39 'dsub' 'tmp_s' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [4/5] (6.68ns)   --->   "%tmp_2 = fsub double 1.000000e+00, %layer_output_load_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 40 'dsub' 'tmp_2' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [4/5] (6.68ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %layer_output_load_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 41 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/2] (1.56ns)   --->   "%layer_output_load_4 = load double* %layer_output_addr_4, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 42 'load' 'layer_output_load_4' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 43 [5/5] (6.68ns)   --->   "%tmp_4 = fsub double 1.000000e+00, %layer_output_load_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 43 'dsub' 'tmp_4' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/2] (1.56ns)   --->   "%layer_output_load_5 = load double* %layer_output_addr_5, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 44 'load' 'layer_output_load_5' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 45 [5/5] (6.68ns)   --->   "%tmp_5 = fsub double 1.000000e+00, %layer_output_load_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 45 'dsub' 'tmp_5' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%layer_output_addr_6 = getelementptr [8 x double]* %layer_output, i64 0, i64 7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 46 'getelementptr' 'layer_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (1.56ns)   --->   "%layer_output_load_6 = load double* %layer_output_addr_6, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 47 'load' 'layer_output_load_6' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%layer_output_addr_7 = getelementptr [8 x double]* %layer_output, i64 0, i64 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 48 'getelementptr' 'layer_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (1.56ns)   --->   "%layer_output_load_7 = load double* %layer_output_addr_7, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 49 'load' 'layer_output_load_7' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 8.25>
ST_5 : Operation 50 [2/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 50 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/5] (6.68ns)   --->   "%tmp_s = fsub double 1.000000e+00, %layer_output_load_1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 51 'dsub' 'tmp_s' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [3/5] (6.68ns)   --->   "%tmp_2 = fsub double 1.000000e+00, %layer_output_load_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 52 'dsub' 'tmp_2' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [3/5] (6.68ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %layer_output_load_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 53 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [4/5] (6.68ns)   --->   "%tmp_4 = fsub double 1.000000e+00, %layer_output_load_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 54 'dsub' 'tmp_4' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [4/5] (6.68ns)   --->   "%tmp_5 = fsub double 1.000000e+00, %layer_output_load_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 55 'dsub' 'tmp_5' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/2] (1.56ns)   --->   "%layer_output_load_6 = load double* %layer_output_addr_6, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 56 'load' 'layer_output_load_6' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 57 [5/5] (6.68ns)   --->   "%tmp_6 = fsub double 1.000000e+00, %layer_output_load_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 57 'dsub' 'tmp_6' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/2] (1.56ns)   --->   "%layer_output_load_7 = load double* %layer_output_addr_7, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 58 'load' 'layer_output_load_7' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 59 [5/5] (6.68ns)   --->   "%tmp_7 = fsub double 1.000000e+00, %layer_output_load_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 59 'dsub' 'tmp_7' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.68>
ST_6 : Operation 60 [1/5] (6.68ns)   --->   "%tmp = fsub double 1.000000e+00, %layer_output_load" [sigmoid/blank/sigmoid.c:12]   --->   Operation 60 'dsub' 'tmp' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/5] (6.68ns)   --->   "%tmp_s = fsub double 1.000000e+00, %layer_output_load_1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 61 'dsub' 'tmp_s' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [2/5] (6.68ns)   --->   "%tmp_2 = fsub double 1.000000e+00, %layer_output_load_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 62 'dsub' 'tmp_2' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [2/5] (6.68ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %layer_output_load_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 63 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [3/5] (6.68ns)   --->   "%tmp_4 = fsub double 1.000000e+00, %layer_output_load_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 64 'dsub' 'tmp_4' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [3/5] (6.68ns)   --->   "%tmp_5 = fsub double 1.000000e+00, %layer_output_load_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 65 'dsub' 'tmp_5' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [4/5] (6.68ns)   --->   "%tmp_6 = fsub double 1.000000e+00, %layer_output_load_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 66 'dsub' 'tmp_6' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [4/5] (6.68ns)   --->   "%tmp_7 = fsub double 1.000000e+00, %layer_output_load_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 67 'dsub' 'tmp_7' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.35>
ST_7 : Operation 68 [5/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 68 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [5/5] (7.35ns)   --->   "%tmp_1_1 = fmul double %layer_output_load_1, %tmp_s" [sigmoid/blank/sigmoid.c:12]   --->   Operation 69 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/5] (6.68ns)   --->   "%tmp_2 = fsub double 1.000000e+00, %layer_output_load_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 70 'dsub' 'tmp_2' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/5] (6.68ns)   --->   "%tmp_3 = fsub double 1.000000e+00, %layer_output_load_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 71 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [2/5] (6.68ns)   --->   "%tmp_4 = fsub double 1.000000e+00, %layer_output_load_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 72 'dsub' 'tmp_4' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [2/5] (6.68ns)   --->   "%tmp_5 = fsub double 1.000000e+00, %layer_output_load_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 73 'dsub' 'tmp_5' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [3/5] (6.68ns)   --->   "%tmp_6 = fsub double 1.000000e+00, %layer_output_load_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 74 'dsub' 'tmp_6' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [3/5] (6.68ns)   --->   "%tmp_7 = fsub double 1.000000e+00, %layer_output_load_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 75 'dsub' 'tmp_7' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.35>
ST_8 : Operation 76 [4/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 76 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [4/5] (7.35ns)   --->   "%tmp_1_1 = fmul double %layer_output_load_1, %tmp_s" [sigmoid/blank/sigmoid.c:12]   --->   Operation 77 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [5/5] (7.35ns)   --->   "%tmp_1_2 = fmul double %layer_output_load_2, %tmp_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 78 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [5/5] (7.35ns)   --->   "%tmp_1_3 = fmul double %layer_output_load_3, %tmp_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 79 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/5] (6.68ns)   --->   "%tmp_4 = fsub double 1.000000e+00, %layer_output_load_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 80 'dsub' 'tmp_4' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/5] (6.68ns)   --->   "%tmp_5 = fsub double 1.000000e+00, %layer_output_load_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 81 'dsub' 'tmp_5' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [2/5] (6.68ns)   --->   "%tmp_6 = fsub double 1.000000e+00, %layer_output_load_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 82 'dsub' 'tmp_6' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [2/5] (6.68ns)   --->   "%tmp_7 = fsub double 1.000000e+00, %layer_output_load_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 83 'dsub' 'tmp_7' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.35>
ST_9 : Operation 84 [3/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 84 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [3/5] (7.35ns)   --->   "%tmp_1_1 = fmul double %layer_output_load_1, %tmp_s" [sigmoid/blank/sigmoid.c:12]   --->   Operation 85 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [4/5] (7.35ns)   --->   "%tmp_1_2 = fmul double %layer_output_load_2, %tmp_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 86 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [4/5] (7.35ns)   --->   "%tmp_1_3 = fmul double %layer_output_load_3, %tmp_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 87 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [5/5] (7.35ns)   --->   "%tmp_1_4 = fmul double %layer_output_load_4, %tmp_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 88 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [5/5] (7.35ns)   --->   "%tmp_1_5 = fmul double %layer_output_load_5, %tmp_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 89 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/5] (6.68ns)   --->   "%tmp_6 = fsub double 1.000000e+00, %layer_output_load_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 90 'dsub' 'tmp_6' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/5] (6.68ns)   --->   "%tmp_7 = fsub double 1.000000e+00, %layer_output_load_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 91 'dsub' 'tmp_7' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.35>
ST_10 : Operation 92 [2/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 92 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [2/5] (7.35ns)   --->   "%tmp_1_1 = fmul double %layer_output_load_1, %tmp_s" [sigmoid/blank/sigmoid.c:12]   --->   Operation 93 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [3/5] (7.35ns)   --->   "%tmp_1_2 = fmul double %layer_output_load_2, %tmp_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 94 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [3/5] (7.35ns)   --->   "%tmp_1_3 = fmul double %layer_output_load_3, %tmp_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 95 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [4/5] (7.35ns)   --->   "%tmp_1_4 = fmul double %layer_output_load_4, %tmp_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 96 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [4/5] (7.35ns)   --->   "%tmp_1_5 = fmul double %layer_output_load_5, %tmp_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 97 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [5/5] (7.35ns)   --->   "%tmp_1_6 = fmul double %layer_output_load_6, %tmp_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 98 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [5/5] (7.35ns)   --->   "%tmp_1_7 = fmul double %layer_output_load_7, %tmp_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 99 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.35>
ST_11 : Operation 100 [1/5] (7.35ns)   --->   "%tmp_1 = fmul double %layer_output_load, %tmp" [sigmoid/blank/sigmoid.c:12]   --->   Operation 100 'dmul' 'tmp_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/5] (7.35ns)   --->   "%tmp_1_1 = fmul double %layer_output_load_1, %tmp_s" [sigmoid/blank/sigmoid.c:12]   --->   Operation 101 'dmul' 'tmp_1_1' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [2/5] (7.35ns)   --->   "%tmp_1_2 = fmul double %layer_output_load_2, %tmp_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 102 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [2/5] (7.35ns)   --->   "%tmp_1_3 = fmul double %layer_output_load_3, %tmp_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 103 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [3/5] (7.35ns)   --->   "%tmp_1_4 = fmul double %layer_output_load_4, %tmp_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 104 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [3/5] (7.35ns)   --->   "%tmp_1_5 = fmul double %layer_output_load_5, %tmp_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 105 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [4/5] (7.35ns)   --->   "%tmp_1_6 = fmul double %layer_output_load_6, %tmp_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 106 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [4/5] (7.35ns)   --->   "%tmp_1_7 = fmul double %layer_output_load_7, %tmp_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 107 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.35>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%layer_derivative_add = getelementptr [8 x double]* %layer_derivative, i64 0, i64 0" [sigmoid/blank/sigmoid.c:12]   --->   Operation 108 'getelementptr' 'layer_derivative_add' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (1.56ns)   --->   "store double %tmp_1, double* %layer_derivative_add, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 109 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%layer_derivative_add_1 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 1" [sigmoid/blank/sigmoid.c:12]   --->   Operation 110 'getelementptr' 'layer_derivative_add_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (1.56ns)   --->   "store double %tmp_1_1, double* %layer_derivative_add_1, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 111 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_12 : Operation 112 [1/5] (7.35ns)   --->   "%tmp_1_2 = fmul double %layer_output_load_2, %tmp_2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 112 'dmul' 'tmp_1_2' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [1/5] (7.35ns)   --->   "%tmp_1_3 = fmul double %layer_output_load_3, %tmp_3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 113 'dmul' 'tmp_1_3' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [2/5] (7.35ns)   --->   "%tmp_1_4 = fmul double %layer_output_load_4, %tmp_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 114 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [2/5] (7.35ns)   --->   "%tmp_1_5 = fmul double %layer_output_load_5, %tmp_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 115 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [3/5] (7.35ns)   --->   "%tmp_1_6 = fmul double %layer_output_load_6, %tmp_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 116 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [3/5] (7.35ns)   --->   "%tmp_1_7 = fmul double %layer_output_load_7, %tmp_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 117 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.35>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%layer_derivative_add_2 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 2" [sigmoid/blank/sigmoid.c:12]   --->   Operation 118 'getelementptr' 'layer_derivative_add_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (1.56ns)   --->   "store double %tmp_1_2, double* %layer_derivative_add_2, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 119 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%layer_derivative_add_3 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 3" [sigmoid/blank/sigmoid.c:12]   --->   Operation 120 'getelementptr' 'layer_derivative_add_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (1.56ns)   --->   "store double %tmp_1_3, double* %layer_derivative_add_3, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 121 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_13 : Operation 122 [1/5] (7.35ns)   --->   "%tmp_1_4 = fmul double %layer_output_load_4, %tmp_4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 122 'dmul' 'tmp_1_4' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/5] (7.35ns)   --->   "%tmp_1_5 = fmul double %layer_output_load_5, %tmp_5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 123 'dmul' 'tmp_1_5' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [2/5] (7.35ns)   --->   "%tmp_1_6 = fmul double %layer_output_load_6, %tmp_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 124 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [2/5] (7.35ns)   --->   "%tmp_1_7 = fmul double %layer_output_load_7, %tmp_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 125 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.35>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%layer_derivative_add_4 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 4" [sigmoid/blank/sigmoid.c:12]   --->   Operation 126 'getelementptr' 'layer_derivative_add_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.56ns)   --->   "store double %tmp_1_4, double* %layer_derivative_add_4, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%layer_derivative_add_5 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 5" [sigmoid/blank/sigmoid.c:12]   --->   Operation 128 'getelementptr' 'layer_derivative_add_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (1.56ns)   --->   "store double %tmp_1_5, double* %layer_derivative_add_5, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 129 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_14 : Operation 130 [1/5] (7.35ns)   --->   "%tmp_1_6 = fmul double %layer_output_load_6, %tmp_6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 130 'dmul' 'tmp_1_6' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/5] (7.35ns)   --->   "%tmp_1_7 = fmul double %layer_output_load_7, %tmp_7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 131 'dmul' 'tmp_1_7' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.56>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x double]* %layer_input) nounwind, !map !7"   --->   Operation 132 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x double]* %layer_output) nounwind, !map !13"   --->   Operation 133 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x double]* %layer_derivative) nounwind, !map !17"   --->   Operation 134 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @d_sigmoid_str) nounwind"   --->   Operation 135 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [sigmoid/blank/sigmoid.c:10]   --->   Operation 136 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%layer_derivative_add_6 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 6" [sigmoid/blank/sigmoid.c:12]   --->   Operation 137 'getelementptr' 'layer_derivative_add_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (1.56ns)   --->   "store double %tmp_1_6, double* %layer_derivative_add_6, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 138 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%layer_derivative_add_7 = getelementptr [8 x double]* %layer_derivative, i64 0, i64 7" [sigmoid/blank/sigmoid.c:12]   --->   Operation 139 'getelementptr' 'layer_derivative_add_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (1.56ns)   --->   "store double %tmp_1_7, double* %layer_derivative_add_7, align 8" [sigmoid/blank/sigmoid.c:12]   --->   Operation 140 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "ret void" [sigmoid/blank/sigmoid.c:13]   --->   Operation 141 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer_input]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ layer_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ layer_derivative]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer_output_addr      (getelementptr) [ 0010000000000000]
layer_output_addr_1    (getelementptr) [ 0010000000000000]
layer_output_load      (load         ) [ 0111111111110000]
layer_output_load_1    (load         ) [ 0111111111110000]
layer_output_addr_2    (getelementptr) [ 0001000000000000]
layer_output_addr_3    (getelementptr) [ 0001000000000000]
layer_output_load_2    (load         ) [ 0111111111111000]
layer_output_load_3    (load         ) [ 0111111111111000]
layer_output_addr_4    (getelementptr) [ 0000100000000000]
layer_output_addr_5    (getelementptr) [ 0000100000000000]
layer_output_load_4    (load         ) [ 0111111111111100]
layer_output_load_5    (load         ) [ 0111111111111100]
layer_output_addr_6    (getelementptr) [ 0100010000000000]
layer_output_addr_7    (getelementptr) [ 0100010000000000]
layer_output_load_6    (load         ) [ 0111101111111110]
layer_output_load_7    (load         ) [ 0111101111111110]
tmp                    (dsub         ) [ 0111100111110000]
tmp_s                  (dsub         ) [ 0111100111110000]
tmp_2                  (dsub         ) [ 0111100011111000]
tmp_3                  (dsub         ) [ 0111100011111000]
tmp_4                  (dsub         ) [ 0111100001111100]
tmp_5                  (dsub         ) [ 0111100001111100]
tmp_6                  (dsub         ) [ 0111100000111110]
tmp_7                  (dsub         ) [ 0111100000111110]
tmp_1                  (dmul         ) [ 0000100000001000]
tmp_1_1                (dmul         ) [ 0000100000001000]
layer_derivative_add   (getelementptr) [ 0000000000000000]
store_ln12             (store        ) [ 0000000000000000]
layer_derivative_add_1 (getelementptr) [ 0000000000000000]
store_ln12             (store        ) [ 0000000000000000]
tmp_1_2                (dmul         ) [ 0100000000000100]
tmp_1_3                (dmul         ) [ 0100000000000100]
layer_derivative_add_2 (getelementptr) [ 0000000000000000]
store_ln12             (store        ) [ 0000000000000000]
layer_derivative_add_3 (getelementptr) [ 0000000000000000]
store_ln12             (store        ) [ 0000000000000000]
tmp_1_4                (dmul         ) [ 0010000000000010]
tmp_1_5                (dmul         ) [ 0010000000000010]
layer_derivative_add_4 (getelementptr) [ 0000000000000000]
store_ln12             (store        ) [ 0000000000000000]
layer_derivative_add_5 (getelementptr) [ 0000000000000000]
store_ln12             (store        ) [ 0000000000000000]
tmp_1_6                (dmul         ) [ 0001000000000001]
tmp_1_7                (dmul         ) [ 0001000000000001]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000000]
specbitsmap_ln0        (specbitsmap  ) [ 0000000000000000]
spectopmodule_ln0      (spectopmodule) [ 0000000000000000]
specpipeline_ln10      (specpipeline ) [ 0000000000000000]
layer_derivative_add_6 (getelementptr) [ 0000000000000000]
store_ln12             (store        ) [ 0000000000000000]
layer_derivative_add_7 (getelementptr) [ 0000000000000000]
store_ln12             (store        ) [ 0000000000000000]
ret_ln13               (ret          ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_derivative">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_derivative"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_sigmoid_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="layer_output_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_addr/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="3" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="0" slack="0"/>
<pin id="64" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="65" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="66" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="64" slack="0"/>
<pin id="67" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_load/1 layer_output_load_1/1 layer_output_load_2/2 layer_output_load_3/2 layer_output_load_4/3 layer_output_load_5/3 layer_output_load_6/4 layer_output_load_7/4 "/>
</bind>
</comp>

<comp id="56" class="1004" name="layer_output_addr_1_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="3" slack="0"/>
<pin id="60" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_addr_1/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="layer_output_addr_2_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="64" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="3" slack="0"/>
<pin id="73" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_addr_2/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="layer_output_addr_3_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_addr_3/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="layer_output_addr_4_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_addr_4/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="layer_output_addr_5_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_addr_5/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="layer_output_addr_6_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_addr_6/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="layer_output_addr_7_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_addr_7/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="layer_derivative_add_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_derivative_add/12 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="3" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="1"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="3" slack="1"/>
<pin id="146" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="148" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/12 store_ln12/12 store_ln12/13 store_ln12/13 store_ln12/14 store_ln12/14 store_ln12/15 store_ln12/15 "/>
</bind>
</comp>

<comp id="137" class="1004" name="layer_derivative_add_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_derivative_add_1/12 "/>
</bind>
</comp>

<comp id="150" class="1004" name="layer_derivative_add_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="3" slack="0"/>
<pin id="154" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_derivative_add_2/13 "/>
</bind>
</comp>

<comp id="159" class="1004" name="layer_derivative_add_3_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="3" slack="0"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_derivative_add_3/13 "/>
</bind>
</comp>

<comp id="168" class="1004" name="layer_derivative_add_4_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_derivative_add_4/14 "/>
</bind>
</comp>

<comp id="177" class="1004" name="layer_derivative_add_5_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_derivative_add_5/14 "/>
</bind>
</comp>

<comp id="186" class="1004" name="layer_derivative_add_6_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_derivative_add_6/15 "/>
</bind>
</comp>

<comp id="195" class="1004" name="layer_derivative_add_7_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_derivative_add_7/15 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp/2 tmp_2/3 tmp_4/4 tmp_6/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="tmp_s/2 tmp_3/3 tmp_5/4 tmp_7/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="5"/>
<pin id="218" dir="0" index="1" bw="64" slack="1"/>
<pin id="219" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_1/7 tmp_1_2/8 tmp_1_4/9 tmp_1_6/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="5"/>
<pin id="222" dir="0" index="1" bw="64" slack="1"/>
<pin id="223" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_1_1/7 tmp_1_3/8 tmp_1_5/9 tmp_1_7/10 "/>
</bind>
</comp>

<comp id="224" class="1005" name="reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_1_2 tmp_1_4 tmp_1_6 "/>
</bind>
</comp>

<comp id="229" class="1005" name="reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 tmp_1_3 tmp_1_5 tmp_1_7 "/>
</bind>
</comp>

<comp id="234" class="1005" name="layer_output_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="1"/>
<pin id="236" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="layer_output_addr_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="1"/>
<pin id="241" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_addr_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="layer_output_load_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_load "/>
</bind>
</comp>

<comp id="250" class="1005" name="layer_output_load_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_load_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="layer_output_addr_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_addr_2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="layer_output_addr_3_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="1"/>
<pin id="263" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_addr_3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="layer_output_load_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_load_2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="layer_output_load_3_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_load_3 "/>
</bind>
</comp>

<comp id="278" class="1005" name="layer_output_addr_4_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="1"/>
<pin id="280" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_addr_4 "/>
</bind>
</comp>

<comp id="283" class="1005" name="layer_output_addr_5_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="1"/>
<pin id="285" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_addr_5 "/>
</bind>
</comp>

<comp id="288" class="1005" name="layer_output_load_4_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_load_4 "/>
</bind>
</comp>

<comp id="294" class="1005" name="layer_output_load_5_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_load_5 "/>
</bind>
</comp>

<comp id="300" class="1005" name="layer_output_addr_6_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="1"/>
<pin id="302" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_addr_6 "/>
</bind>
</comp>

<comp id="305" class="1005" name="layer_output_addr_7_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="1"/>
<pin id="307" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_addr_7 "/>
</bind>
</comp>

<comp id="310" class="1005" name="layer_output_load_6_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_load_6 "/>
</bind>
</comp>

<comp id="316" class="1005" name="layer_output_load_7_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_load_7 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_s_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_4_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_5_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_6_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="1"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_7_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="55"><net_src comp="42" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="77"><net_src comp="69" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="86"><net_src comp="78" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="95"><net_src comp="87" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="96" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="105" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="122"><net_src comp="114" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="123" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="158"><net_src comp="150" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="167"><net_src comp="159" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="18" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="185"><net_src comp="177" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="194"><net_src comp="186" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="195" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="50" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="50" pin="7"/><net_sink comp="210" pin=1"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="232"><net_src comp="220" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="131" pin=4"/></net>

<net id="237"><net_src comp="42" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="242"><net_src comp="56" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="247"><net_src comp="50" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="253"><net_src comp="50" pin="7"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="259"><net_src comp="69" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="264"><net_src comp="78" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="269"><net_src comp="50" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="275"><net_src comp="50" pin="7"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="281"><net_src comp="87" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="286"><net_src comp="96" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="291"><net_src comp="50" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="297"><net_src comp="50" pin="7"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="303"><net_src comp="105" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="308"><net_src comp="114" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="313"><net_src comp="50" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="319"><net_src comp="50" pin="7"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="325"><net_src comp="204" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="330"><net_src comp="210" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="335"><net_src comp="204" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="340"><net_src comp="210" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="345"><net_src comp="204" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="350"><net_src comp="210" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="355"><net_src comp="204" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="360"><net_src comp="210" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="220" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer_derivative | {12 13 14 15 }
 - Input state : 
	Port: d_sigmoid : layer_output | {1 2 3 4 5 }
  - Chain level:
	State 1
		layer_output_load : 1
		layer_output_load_1 : 1
	State 2
		tmp : 1
		tmp_s : 1
		layer_output_load_2 : 1
		layer_output_load_3 : 1
	State 3
		tmp_2 : 1
		tmp_3 : 1
		layer_output_load_4 : 1
		layer_output_load_5 : 1
	State 4
		tmp_4 : 1
		tmp_5 : 1
		layer_output_load_6 : 1
		layer_output_load_7 : 1
	State 5
		tmp_6 : 1
		tmp_7 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln12 : 1
		store_ln12 : 1
	State 13
		store_ln12 : 1
		store_ln12 : 1
	State 14
		store_ln12 : 1
		store_ln12 : 1
	State 15
		store_ln12 : 1
		store_ln12 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|---------|
| Operation| Functional Unit|  DSP48E |    FF   |   LUT   |
|----------|----------------|---------|---------|---------|
|   dadd   |   grp_fu_204   |    3    |   446   |   1146  |
|          |   grp_fu_210   |    3    |   446   |   1146  |
|----------|----------------|---------|---------|---------|
|   dmul   |   grp_fu_216   |    11   |   299   |   578   |
|          |   grp_fu_220   |    11   |   299   |   578   |
|----------|----------------|---------|---------|---------|
|   Total  |                |    28   |   1490  |   3448  |
|----------|----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|layer_output_addr_1_reg_239|    3   |
|layer_output_addr_2_reg_256|    3   |
|layer_output_addr_3_reg_261|    3   |
|layer_output_addr_4_reg_278|    3   |
|layer_output_addr_5_reg_283|    3   |
|layer_output_addr_6_reg_300|    3   |
|layer_output_addr_7_reg_305|    3   |
| layer_output_addr_reg_234 |    3   |
|layer_output_load_1_reg_250|   64   |
|layer_output_load_2_reg_266|   64   |
|layer_output_load_3_reg_272|   64   |
|layer_output_load_4_reg_288|   64   |
|layer_output_load_5_reg_294|   64   |
|layer_output_load_6_reg_310|   64   |
|layer_output_load_7_reg_316|   64   |
| layer_output_load_reg_244 |   64   |
|          reg_224          |   64   |
|          reg_229          |   64   |
|       tmp_2_reg_332       |   64   |
|       tmp_3_reg_337       |   64   |
|       tmp_4_reg_342       |   64   |
|       tmp_5_reg_347       |   64   |
|       tmp_6_reg_352       |   64   |
|       tmp_7_reg_357       |   64   |
|        tmp_reg_322        |   64   |
|       tmp_s_reg_327       |   64   |
+---------------------------+--------+
|           Total           |  1176  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_50 |  p0  |   8  |   3  |   24   ||    41   |
|  grp_access_fu_50 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_131 |  p0  |   4  |   3  |   12   ||    21   |
| grp_access_fu_131 |  p2  |   4  |   0  |    0   ||    21   |
|     grp_fu_204    |  p1  |   5  |  64  |   320  ||    27   |
|     grp_fu_210    |  p1  |   5  |  64  |   320  ||    27   |
|     grp_fu_216    |  p0  |   4  |  64  |   256  ||    21   |
|     grp_fu_216    |  p1  |   4  |  64  |   256  ||    21   |
|     grp_fu_220    |  p0  |   4  |  64  |   256  ||    21   |
|     grp_fu_220    |  p1  |   4  |  64  |   256  ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1700  || 14.3091 ||   262   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  1490  |  3448  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   262  |
|  Register |    -   |    -   |  1176  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   14   |  2666  |  3710  |
+-----------+--------+--------+--------+--------+
