

14:57 JUL 28 '97 KW_ALCT_E.:E05SI                                          1    
    1      /*M* MLCP LCT AND LR DEFINITIONS FOR ASYNC CLA'S */
    2      /*T***********************************************************/
    3      /*T*                                                         */
    4      /*T* Copyright (c) Bull HN Information Systems Inc., 1997    */
    5      /*T*                                                         */
    6      /*T***********************************************************/
    7      /* */
    8      /********************************************************************** */
    9      /*                                                                    * */
   10      /*         ASYNCHRONOUS COMMUNICATIONS LINE ADAPTER DEFINITIONS       * */
   11      /*                                                                    * */
   12      /********************************************************************** */
   13      /*                                                                    * */
   14      /*         RECEIVE CHANNEL DEFINITIONS                                * */
   15      /*                                                                    * */
   16      /********************************************************************** */
   17      %EQU LR#RCVCHR = 1;  /*               LR1: Received character */
   18      %EQU LR#RCVCHR@S = 'FF'X;  /*         LR1: Received character mask */
   19      %EQU LR#RCVCHR@R = '00'X;  /*         LR1: Received character mask */
   20      /********************************************************************** */
   21      /*                                                                    * */
   22      /*         TRANSMIT CHANNEL DEFINITIONS                               * */
   23      /*                                                                    * */
   24      /********************************************************************** */
   25      %EQU LR#TRNCHR = 1;  /*               LR1: Transmit character */
   26      %EQU LR#TRNCHR@S = 'FF'X;  /*         LR1: Transmit character mask */
   27      %EQU LR#TRNCHR@R = '00'X;  /*         LR1: Transmit character mask */
   28      /********************************************************************** */
   29      /*                                                                    * */
   30      /*         RECEIVE/TRANSMIT CHANNEL DEFINITIONS                       * */
   31      /*                                                                    * */
   32      /********************************************************************** */
   33      %EQU LR#CLACTR = 2;  /*               LR2: Data set/CLA control flags */
   34      %EQU LR#CLACTR@S = 'FF'X;  /*         LR2: Data set/CLA control flags mask */
   35      %EQU LR#CLACTR@R = '00'X;  /*         LR2: Data set/CLA control flags mask */
   36      %EQU LR#CLACTR_DTR = 2;  /*           LR2: Data terminal ready */
   37      %EQU LR#CLACTR_DTR@S = '80'X;  /*     LR2: Data terminal ready mask */
14:57 JUL 28 '97 KW_ALCT_E.:E05SI                                          2    
   38      %EQU LR#CLACTR_DTR@R = '7F'X;  /*     LR2: Data terminal ready mask */
   39      %EQU LR#CLACTR_RTS = 2;  /*           LR2: Request to send */
   40      %EQU LR#CLACTR_RTS@S = '40'X;  /*     LR2: Request to send mask */
   41      %EQU LR#CLACTR_RTS@R = 'BF'X;  /*     LR2: Request to send mask */
   42      %EQU LR#CLACTR_SCNTRN = 2;  /*        LR2: Secondary channel transmit */
   43      %EQU LR#CLACTR_SCNTRN@S = '20'X;  /*  LR2: Secondary channel transmit mask */
   44      %EQU LR#CLACTR_SCNTRN@R = 'DF'X;  /*  LR2: Secondary channel transmit mask */
   45      %EQU LR#CLACTR_TRNSPC = 2;  /*        LR2: Transmit space */
   46      %EQU LR#CLACTR_TRNSPC@S = '10'X;  /*  LR2: Transmit space mask */
   47      %EQU LR#CLACTR_TRNSPC@R = 'EF'X;  /*  LR2: Transmit space mask */
   48      %EQU LR#CLACTR_TRNMRK = 2;  /*        LR2: Transmit mark */
   49      %EQU LR#CLACTR_TRNMRK@S = '08'X;  /*  LR2: Transmit mark mask */
   50      %EQU LR#CLACTR_TRNMRK@R = 'F7'X;  /*  LR2: Transmit mark mask */
   51      %EQU LR#CLACTR_LOPBAK = 2;  /*        LR2: Loop back test */
   52      %EQU LR#CLACTR_LOPBAK@S = '04'X;  /*  LR2: Loop back test mask */
   53      %EQU LR#CLACTR_LOPBAK@R = 'FB'X;  /*  LR2: Loop back test mask */
   54      %EQU LR#CLACTR_RCVON = 2;  /*         LR2: Receive on */
   55      %EQU LR#CLACTR_RCVON@S = '02'X;  /*   LR2: Receive on mask */
   56      %EQU LR#CLACTR_RCVON@R = 'FD'X;  /*   LR2: Receive on mask */
   57      %EQU LR#CLACTR_TRNON = 2;  /*         LR2: Transmit on */
   58      %EQU LR#CLACTR_TRNON@S = '01'X;  /*   LR2: Transmit on mask */
   59      %EQU LR#CLACTR_TRNON@R = 'FE'X;  /*   LR2: Transmit on mask */
   60      %EQU LR#LINSPD = 4;  /*               LR4: Line speed */
   61      %EQU LR#LINSPD@S = 'FF'X;  /*         LR4: Line speed mask */
   62      %EQU LR#LINSPD@R = '00'X;  /*         LR4: Line speed mask */
   63      %EQU LR#STT = 5;  /*                  LR5: Data set/CLA status */
   64      %EQU LR#STT@S = 'FF'X;  /*            LR5: Data set/CLA status mask */
   65      %EQU LR#STT@R = '00'X;  /*            LR5: Data set/CLA status mask */
   66      %EQU LR#STT_DSR = 5;  /*              LR5: Data set ready */
   67      %EQU LR#STT_DSR@S = '80'X;  /*        LR5: Data set ready mask */
   68      %EQU LR#STT_DSR@R = '7F'X;  /*        LR5: Data set ready mask */
   69      %EQU LR#STT_CTS = 5;  /*              LR5: Clear to send */
   70      %EQU LR#STT_CTS@S = '40'X;  /*        LR5: Clear to send mask */
   71      %EQU LR#STT_CTS@R = 'BF'X;  /*        LR5: Clear to send mask */
   72      %EQU LR#STT_CD = 5;  /*               LR5: Carrier detect */
   73      %EQU LR#STT_CD@S = '20'X;  /*         LR5: Carrier detect mask */
   74      %EQU LR#STT_CD@R = 'DF'X;  /*         LR5: Carrier detect mask */
14:57 JUL 28 '97 KW_ALCT_E.:E05SI                                          3    
   75      %EQU LR#STT_RI = 5;  /*               LR5: Ring indicator */
   76      %EQU LR#STT_RI@S = '10'X;  /*         LR5: Ring indicator mask */
   77      %EQU LR#STT_RI@R = 'EF'X;  /*         LR5: Ring indicator mask */
   78      %EQU LR#STT_SCNCHN = 5;  /*           LR5: Secondary channel receive */
   79      %EQU LR#STT_SCNCHN@S = '08'X;  /*     LR5: Secondary channel receive mask */
   80      %EQU LR#STT_SCNCHN@R = 'F7'X;  /*     LR5: Secondary channel receive mask */
   81      %EQU LR#STT_OVRRUN = 5;  /*           LR5: Receive overrun */
   82      %EQU LR#STT_OVRRUN@S = '02'X;  /*     LR5: Receive overrun mask */
   83      %EQU LR#STT_OVRRUN@R = 'FD'X;  /*     LR5: Receive overrun mask */
   84      %EQU LR#STT_FRMERR = 5;  /*           LR5: Framing error */
   85      %EQU LR#STT_FRMERR@S = '01'X;  /*     LR5: Framing error mask */
   86      %EQU LR#STT_FRMERR@R = 'FE'X;  /*     LR5: Framing error mask */
   87      %EQU LR#CHRCNF = 6;  /*               LR6: Character configuration */
   88      %EQU LR#CHRCNF@S = 'FF'X;  /*         LR6: Character configuration mask */
   89      %EQU LR#CHRCNF@R = '00'X;  /*         LR6: Character configuration mask */
   90      %EQU LR#CHRLNG = 6;  /*               LR6: Character length */
   91      %EQU LR#CHRLNG@S = 'C0'X;  /*         LR6: Character length mask */
   92      %EQU LR#CHRLNG@R = '3F'X;  /*         LR6: Character length mask */
   93      %EQU LR#STPBTS = 6;  /*               LR6: Stop bits */
   94      %EQU LR#STPBTS@S = '08'X;  /*         LR6: Stop bits mask */
   95      %EQU LR#STPBTS@R = 'F7'X;  /*         LR6: Stop bits mask */
   96      /********************************************************************** */
   97      /*                                                                    * */
   98      /*         SPEED SELECT   EQUATES (FOR LR#LINSPD)                     * */
   99      /*                                                                    * */
  100      /********************************************************************** */
  101      %EQU KW#LINSPD50 = '00'X;  /*         Line speed = 50 baud */
  102      %EQU KW#LINSPD75 = '01'X;  /*         Line speed = 75 baud */
  103      %EQU KW#LINSPD110 = '02'X;  /*        Line speed = 110 baud */
  104      %EQU KW#LINSPD134 = '03'X;  /*        Line speed = 134.5 baud */
  105      %EQU KW#LINSPD150 = '04'X;  /*        Line speed = 150 baud */
  106      %EQU KW#LINSPD200 = '05'X;  /*        Line speed = 200 baud */
  107      %EQU KW#LINSPD300 = '06'X;  /*        Line speed = 300 baud */
  108      %EQU KW#LINSPD600 = '07'X;  /*        Line speed = 600 baud */
  109      %EQU KW#LINSPD1050 = '08'X;  /*       Line speed = 1050 baud */
  110      %EQU KW#LINSPD1200 = '09'X;  /*       Line speed = 1200 baud */
  111      %EQU KW#LINSPD1800 = '0A'X;  /*       Line speed = 1800 baud */
14:57 JUL 28 '97 KW_ALCT_E.:E05SI                                          4    
  112      %EQU KW#LINSPD2000 = '0B'X;  /*       Line speed = 2000 baud */
  113      %EQU KW#LINSPD2400 = '0C'X;  /*       Line speed = 2400 baud */
  114      %EQU KW#LINSPD4800 = '0D'X;  /*       Line speed = 4800 baud */
  115      %EQU KW#LINSPD9600 = '0E'X;  /*       Line speed = 9600 baud */
  116      %EQU KW#LINSPD19200 = '0F'X;  /*      Line speed = 19200 baud */
  117      /********************************************************************** */
  118      /*                                                                    * */
  119      /*          LCT DEFINITIONS                                           * */
  120      /*                                                                    * */
  121      /********************************************************************** */
  122      %EQU KW#RCVCHRLNG = 2;  /*            LCT2:  Rcv character length */
  123      %EQU KW#RCVCHRLNG@S = 'C0'X;  /*      LCT2:  Rcv character length mask */
  124      %EQU KW#RCVCHRPRT = 2;  /*            LCT2:  Rcv character parity */
  125      %EQU KW#RCVCHRPRT@S = '10'X;  /*      LCT2:  Rcv character parity mask */
  126      %EQU KW#STPBTS = 2;  /*               LCT2:  # of stop bits */
  127      %EQU KW#STPBTS@S = '08'X;  /*         LCT2:  # of stop bits mask */
  128      %EQU KW#RCVCRCPLN = 2;  /*            LCT2:  Rcv CRC polynomial */
  129      %EQU KW#RCVCRCPLN@S = '06'X;  /*      LCT2:  Rcv CRC polynomial mask */
  130      %EQU KW#RCVSTT_SCNCHN = 14;  /*       LCT14: Rcv secondary chn */
  131      %EQU KW#RCVSTT_SCNCHN@S = '08'X;  /*  LCT14: Rcv secondary chn mask */
  132      %EQU KW#RCVSTT_RFU = 14;  /*          LCT14: RFU */
  133      %EQU KW#RCVSTT_RFU@S = '04'X;  /*     LCT14: RFU mask */
  134      %EQU KW#RCVSTT_FRMERR = 14;  /*       LCT14: Framing error */
  135      %EQU KW#RCVSTT_FRMERR@S = '01'X;  /*  LCT14: Framing error mask */
  136      %EQU KW#RCVSTTMSK_SCNCHN = 15;  /*    LCT15: Mask for rcv secondary chn */
  137      %EQU KW#RCVSTTMSK_SCNCHN@S = '08'X;  /*  LCT15: Mask for rcv secondary chn mask */
  138      %EQU KW#RCVSTTMSK_RFU = 15;  /*       LCT15: Mask for RFU bit */
  139      %EQU KW#RCVSTTMSK_RFU@S = '04'X;  /*  LCT15: Mask for RFU bit mask */
  140      %EQU KW#RCVSTTMSK_FRMERR = 15;  /*    LCT15: Mask for framing error */
  141      %EQU KW#RCVSTTMSK_FRMERR@S = '01'X;  /*  LCT15: Mask for framing error mask */
  142      %EQU KW#CLACTR_SCNCHN = 20;  /*       LCT20: Secondary chn xmit */
  143      %EQU KW#CLACTR_SCNCHN@S = '20'X;  /*  LCT20: Secondary chn xmit mask */
  144      %EQU KW#CLACTR_TRNSPC = 20;  /*       LCT20: Transmit space */
  145      %EQU KW#CLACTR_TRNSPC@S = '10'X;  /*  LCT20: Transmit space mask */
  146      %EQU KW#CLACTR_TRNMRK = 20;  /*       LCT20: Transmit mark */
  147      %EQU KW#CLACTR_TRNMRK@S = '08'X;  /*  LCT20: Transmit mark mask */
  148      %EQU KW#TRNCHRLNG = 34;  /*           LCT34: Trn character length */
14:57 JUL 28 '97 KW_ALCT_E.:E05SI                                          5    
  149      %EQU KW#TRNCHRLNG@S = 'C0'X;  /*      LCT34: Trn character length mask */
  150      %EQU KW#TRNCHRPRT = 34;  /*           LCT34: Trn character parity */
  151      %EQU KW#TRNCHRPRT@S = '10'X;  /*      LCT34: Trn character parity mask */
  152      %EQU KW#TRNCRCPLN = 34;  /*           LCT34: Trn CRC polynomial */
  153      %EQU KW#TRNCRCPLN@S = '60'X;  /*      LCT34: Trn CRC polynomial mask */
  154      %EQU KW#TRNSTT_SCNCHN = 46;  /*       LCT46: Secondary chn recv */
  155      %EQU KW#TRNSTT_SCNCHN@S = '08'X;  /*  LCT46: Secondary chn recv mask */
  156      %EQU KW#TRNSTT_RFU = 47;  /*          LCT47: RFU */
  157      %EQU KW#TRNSTT_RFU@S = '04'X;  /*     LCT47: RFU mask */
  158      %EQU KW#TRNSTT_FRMERR = 46;  /*       LCT46: Framing error */
  159      %EQU KW#TRNSTT_FRMERR@S = '01'X;  /*  LCT46: Framing error mask */
  160      %EQU KW#TRNSTTMSK_SCNCHN = 47;  /*    LCT47: Mask for rcv secondary chn */
  161      %EQU KW#TRNSTTMSK_SCNCHN@S = '08'X;  /*  LCT47: Mask for rcv secondary chn mask */
  162      %EQU KW#TRNSTTMSK_RFU = 47;  /*       LCT47: Mask for RFU bit */
  163      %EQU KW#TRNSTTMSK_RFU@S = '04'X;  /*  LCT47: Mask for RFU bit mask */
  164      %EQU KW#TRNSTTMSK_FRMERR = 47;  /*    LCT47: Mask for framing error */
  165      %EQU KW#TRNSTTMSK_FRMERR@S = '01'X;  /*  LCT47: Mask for framing error mask */
  166      /********************************************************************** */
  167      /********************************************************************** */
  168      /*                                                                    * */
  169      /*         PROGRAMMING WORK AREA LCT DEFINITIONS                      * */
  170      /*                                                                    * */
  171      /********************************************************************** */
  172      %EQU KW#PWA1 = 23;  /*                LCT23: Programmer work area 1 */
  173      %EQU KW#PWA2 = 24;  /*                LCT24: Programmer work area 2 */
  174      %EQU KW#PWA3 = 25;  /*                LCT25: Programmer work area 3 */
  175      %EQU KW#PWA4 = 26;  /*                LCT26: Programmer work area 4 */
  176      %EQU KW#PWA5 = 27;  /*                LCT27: Programmer work area 5 */
  177      %EQU KW#PWA6 = 28;  /*                LCT28: Programmer work area 6 */
  178      %EQU KW#PWA7 = 29;  /*                LCT29: Programmer work area 7 */
  179      %EQU KW#PWA8 = 30;  /*                LCT30: Programmer work area 8 */
  180      %EQU KW#PWA9 = 31;  /*                LCT31: Programmer work area 9 */
  181      %EQU KW#PWA10 = 52;  /*               LCT52: Programmer work area 10 */
  182      %EQU KW#PWA11 = 56;  /*               LCT56: Programmer work area 11 */
  183      %EQU KW#PWA12 = 57;  /*               LCT57: Programmer work area 12 */
  184      %EQU KW#PWA13 = 58;  /*               LCT58: Programmer work area 13 */
  185      %EQU KW#PWA14 = 59;  /*               LCT59: Programmer work area 14 */
14:57 JUL 28 '97 KW_ALCT_E.:E05SI                                          6    
  186      %EQU KW#PWA15 = 60;  /*               LCT60: Programmer work area 15 */
  187      %EQU KW#PWA16 = 61;  /*               LCT61: Programmer work area 16 */
  188      %EQU KW#PWA17 = 62;  /*               LCT62: Programmer work area 17 */
  189      %EQU KW#PWA18 = 63;  /*               LCT63: Programmer work area 18 */

