// Seed: 4205330582
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3,
    output logic id_4
);
  logic id_5;
  assign id_5 = 1;
  defparam id_6.id_7 = 1 - id_0;
  always @(id_7) begin
    id_2 = 1'b0;
    SystemTFIdentifier(1);
    id_1 = id_6;
  end
  logic id_8;
endmodule
