Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b195aa44af494d82a9803956b2de6129 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_axis_behav xil_defaultlib.sim_axis xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 9 for port axim_ctrl [D:/Projects/FPGA/a7_cyslff_test/src/rtl/axim/aximif.v:779]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Projects/FPGA/a7_cyslff_test/src/rtl/axim/aximif.v" Line 1. Module aximif doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.IBUFG
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.cyslff_io_default
Compiling module xil_defaultlib.cyslff_syncio
Compiling module xil_defaultlib.cyslff_ifctr
Compiling module xil_defaultlib.cyslff
Compiling module xil_defaultlib.aximrt
Compiling module xil_defaultlib.aximif
Compiling module xil_defaultlib.sim_axis_top
Compiling module xil_defaultlib.sim_axis
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_axis_behav
