
SpeedGPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008078  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  08008188  08008188  00018188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008598  08008598  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  08008598  08008598  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008598  08008598  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008598  08008598  00018598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800859c  0800859c  0001859c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080085a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003cd0  200001e8  08008788  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003eb8  08008788  00023eb8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028cb4  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000509d  00000000  00000000  00048ec5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00013130  00000000  00000000  0004df62  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001558  00000000  00000000  00061098  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001f20  00000000  00000000  000625f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00018eee  00000000  00000000  00064510  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00013c12  00000000  00000000  0007d3fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00083406  00000000  00000000  00091010  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00114416  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ca4  00000000  00000000  00114494  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008170 	.word	0x08008170

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08008170 	.word	0x08008170

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b44:	f1a2 0201 	sub.w	r2, r2, #1
 8000b48:	d1ed      	bne.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <_Z15BuzzerSetVolumet>:
void BuzzerSetVolume(uint16_t volume)
{
	if(volume > BUZZER_VOLUME_MAX)
		volume = BUZZER_VOLUME_MAX;

	TIM2->CCR1 = volume;
 8000f44:	287d      	cmp	r0, #125	; 0x7d
 8000f46:	bf28      	it	cs
 8000f48:	207d      	movcs	r0, #125	; 0x7d
 8000f4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f4e:	6358      	str	r0, [r3, #52]	; 0x34
}
 8000f50:	4770      	bx	lr
	...

08000f54 <I2C_Write>:
#define YA_OFFSET_H         0x7A
#define YA_OFFSET_L         0x7B
#define ZA_OFFSET_H         0x7D
#define ZA_OFFSET_L         0x7E
I2C_HandleTypeDef* ihandle;
IIC_Result I2C_Write(uint8_t device_address, uint8_t register_address, uint8_t data) {
 8000f54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	/* Format array to send */
	d[0] = register_address;
	d[1] = data;

	/* Try to transmit via I2C */
	if (HAL_I2C_Master_Transmit(ihandle, (uint16_t)device_address, (uint8_t *)d, 2, 1000) != HAL_OK) {
 8000f56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f5a:	4c09      	ldr	r4, [pc, #36]	; (8000f80 <I2C_Write+0x2c>)
	d[0] = register_address;
 8000f5c:	f88d 100c 	strb.w	r1, [sp, #12]
	d[1] = data;
 8000f60:	f88d 200d 	strb.w	r2, [sp, #13]
	if (HAL_I2C_Master_Transmit(ihandle, (uint16_t)device_address, (uint8_t *)d, 2, 1000) != HAL_OK) {
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	4601      	mov	r1, r0
 8000f68:	2302      	movs	r3, #2
 8000f6a:	aa03      	add	r2, sp, #12
 8000f6c:	6820      	ldr	r0, [r4, #0]
 8000f6e:	f001 fd75 	bl	8002a5c <HAL_I2C_Master_Transmit>
 8000f72:	b118      	cbz	r0, 8000f7c <I2C_Write+0x28>
		/* Check error */
		if (HAL_I2C_GetError(ihandle) != HAL_I2C_ERROR_AF) {
 8000f74:	6820      	ldr	r0, [r4, #0]
 8000f76:	f002 f863 	bl	8003040 <HAL_I2C_GetError>
 8000f7a:	2001      	movs	r0, #1
	}

	/* Return OK */

	return IIC_Result_Ok;
}
 8000f7c:	b004      	add	sp, #16
 8000f7e:	bd10      	pop	{r4, pc}
 8000f80:	20000204 	.word	0x20000204

08000f84 <I2C_ReadMulti>:

IIC_Result I2C_ReadMulti(uint8_t device_address, uint8_t register_address, uint8_t* data, uint16_t count) {
 8000f84:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}

	/* Send register address */
	if (HAL_I2C_Master_Transmit(ihandle, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8000f88:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8000f8c:	4c0f      	ldr	r4, [pc, #60]	; (8000fcc <I2C_ReadMulti+0x48>)
IIC_Result I2C_ReadMulti(uint8_t device_address, uint8_t register_address, uint8_t* data, uint16_t count) {
 8000f8e:	4617      	mov	r7, r2
 8000f90:	aa04      	add	r2, sp, #16
 8000f92:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8000f96:	4698      	mov	r8, r3
	if (HAL_I2C_Master_Transmit(ihandle, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8000f98:	4605      	mov	r5, r0
 8000f9a:	4601      	mov	r1, r0
 8000f9c:	9600      	str	r6, [sp, #0]
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	6820      	ldr	r0, [r4, #0]
 8000fa2:	f001 fd5b 	bl	8002a5c <HAL_I2C_Master_Transmit>
 8000fa6:	b120      	cbz	r0, 8000fb2 <I2C_ReadMulti+0x2e>
		return IIC_Result_Error;
	}
	/* Receive multiple byte */
	if (HAL_I2C_Master_Receive(ihandle, device_address, data, count, 1000) != HAL_OK) {
		/* Check error */
		if (HAL_I2C_GetError(ihandle) != HAL_I2C_ERROR_AF) {
 8000fa8:	6820      	ldr	r0, [r4, #0]
 8000faa:	f002 f849 	bl	8003040 <HAL_I2C_GetError>
 8000fae:	2001      	movs	r0, #1
 8000fb0:	e008      	b.n	8000fc4 <I2C_ReadMulti+0x40>
	if (HAL_I2C_Master_Receive(ihandle, device_address, data, count, 1000) != HAL_OK) {
 8000fb2:	9600      	str	r6, [sp, #0]
 8000fb4:	4643      	mov	r3, r8
 8000fb6:	463a      	mov	r2, r7
 8000fb8:	4629      	mov	r1, r5
 8000fba:	6820      	ldr	r0, [r4, #0]
 8000fbc:	f001 fe1c 	bl	8002bf8 <HAL_I2C_Master_Receive>
 8000fc0:	2800      	cmp	r0, #0
 8000fc2:	d1f1      	bne.n	8000fa8 <I2C_ReadMulti+0x24>
	}

	/* Return OK */

	return IIC_Result_Ok;
}
 8000fc4:	b004      	add	sp, #16
 8000fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000204 	.word	0x20000204

08000fd0 <I2C_Read>:
IIC_Result I2C_Read(uint8_t device_address, uint8_t register_address, uint8_t* data) {
 8000fd0:	b5f0      	push	{r4, r5, r6, r7, lr}

	/* Send address */

	if (HAL_I2C_Master_Transmit(ihandle, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8000fd2:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
IIC_Result I2C_Read(uint8_t device_address, uint8_t register_address, uint8_t* data) {
 8000fd6:	b085      	sub	sp, #20
	if (HAL_I2C_Master_Transmit(ihandle, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8000fd8:	4c0e      	ldr	r4, [pc, #56]	; (8001014 <I2C_Read+0x44>)
IIC_Result I2C_Read(uint8_t device_address, uint8_t register_address, uint8_t* data) {
 8000fda:	4617      	mov	r7, r2
 8000fdc:	aa04      	add	r2, sp, #16
 8000fde:	f802 1d01 	strb.w	r1, [r2, #-1]!
	if (HAL_I2C_Master_Transmit(ihandle, (uint16_t)device_address, &register_address, 1, 1000) != HAL_OK) {
 8000fe2:	4605      	mov	r5, r0
 8000fe4:	4601      	mov	r1, r0
 8000fe6:	9600      	str	r6, [sp, #0]
 8000fe8:	2301      	movs	r3, #1
 8000fea:	6820      	ldr	r0, [r4, #0]
 8000fec:	f001 fd36 	bl	8002a5c <HAL_I2C_Master_Transmit>
 8000ff0:	b120      	cbz	r0, 8000ffc <I2C_Read+0x2c>
		if (HAL_I2C_GetError(ihandle) != HAL_I2C_ERROR_AF) {
 8000ff2:	6820      	ldr	r0, [r4, #0]
 8000ff4:	f002 f824 	bl	8003040 <HAL_I2C_GetError>
 8000ff8:	2001      	movs	r0, #1
 8000ffa:	e008      	b.n	800100e <I2C_Read+0x3e>

		return IIC_Result_Error;
	}

	/* Receive multiple byte */
	if (HAL_I2C_Master_Receive(ihandle, device_address, data, 1, 1000) != HAL_OK) {
 8000ffc:	9600      	str	r6, [sp, #0]
 8000ffe:	2301      	movs	r3, #1
 8001000:	463a      	mov	r2, r7
 8001002:	4629      	mov	r1, r5
 8001004:	6820      	ldr	r0, [r4, #0]
 8001006:	f001 fdf7 	bl	8002bf8 <HAL_I2C_Master_Receive>
 800100a:	2800      	cmp	r0, #0
 800100c:	d1f1      	bne.n	8000ff2 <I2C_Read+0x22>
	}

	/* Return OK */

	return IIC_Result_Ok;
}
 800100e:	b005      	add	sp, #20
 8001010:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001012:	bf00      	nop
 8001014:	20000204 	.word	0x20000204

08001018 <I2C_IsDeviceConnected>:

IIC_Result I2C_IsDeviceConnected(uint8_t device_address) {

	/* Check if device is ready for communication */
	if (HAL_I2C_IsDeviceReady(ihandle, device_address, 2,  500) != HAL_OK) {
 8001018:	4601      	mov	r1, r0
 800101a:	4806      	ldr	r0, [pc, #24]	; (8001034 <I2C_IsDeviceConnected+0x1c>)
IIC_Result I2C_IsDeviceConnected(uint8_t device_address) {
 800101c:	b508      	push	{r3, lr}
	if (HAL_I2C_IsDeviceReady(ihandle, device_address, 2,  500) != HAL_OK) {
 800101e:	2202      	movs	r2, #2
 8001020:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001024:	6800      	ldr	r0, [r0, #0]
 8001026:	f001 ff61 	bl	8002eec <HAL_I2C_IsDeviceReady>
	}

	/* Return OK */

	return IIC_Result_Ok;
}
 800102a:	3000      	adds	r0, #0
 800102c:	bf18      	it	ne
 800102e:	2001      	movne	r0, #1
 8001030:	bd08      	pop	{r3, pc}
 8001032:	bf00      	nop
 8001034:	20000204 	.word	0x20000204

08001038 <MPU9250_Init>:

TM_MPU9250_Result_t MPU9250_Init(I2C_HandleTypeDef* handle,TM_MPU9250_t* MPU9250, TM_MPU9250_Device_t dev) {
	ihandle = handle;
 8001038:	4b5c      	ldr	r3, [pc, #368]	; (80011ac <MPU9250_Init+0x174>)
TM_MPU9250_Result_t MPU9250_Init(I2C_HandleTypeDef* handle,TM_MPU9250_t* MPU9250, TM_MPU9250_Device_t dev) {
 800103a:	b537      	push	{r0, r1, r2, r4, r5, lr}
	ihandle = handle;
 800103c:	6018      	str	r0, [r3, #0]
	 uint8_t data;

	    /* Set values */
	    MPU9250->I2C_Addr = MPU9250_I2C_ADDR | (uint8_t)dev;
	    MPU9250->I2C_Addr_Mag = MPU9250_I2C_ADDR_MAG;
 800103e:	2318      	movs	r3, #24
	    MPU9250->I2C_Addr = MPU9250_I2C_ADDR | (uint8_t)dev;
 8001040:	f042 00d0 	orr.w	r0, r2, #208	; 0xd0
 8001044:	f881 0044 	strb.w	r0, [r1, #68]	; 0x44
	    MPU9250->I2C_Addr_Mag = MPU9250_I2C_ADDR_MAG;
 8001048:	f881 3045 	strb.w	r3, [r1, #69]	; 0x45
TM_MPU9250_Result_t MPU9250_Init(I2C_HandleTypeDef* handle,TM_MPU9250_t* MPU9250, TM_MPU9250_Device_t dev) {
 800104c:	460c      	mov	r4, r1

	    /* Check if device connected */
	    if (I2C_IsDeviceConnected(MPU9250->I2C_Addr) != IIC_Result_Ok) {
 800104e:	f7ff ffe3 	bl	8001018 <I2C_IsDeviceConnected>
 8001052:	4605      	mov	r5, r0
 8001054:	b110      	cbz	r0, 800105c <MPU9250_Init+0x24>
	        return TM_MPU9250_Result_DeviceNotConnected;
 8001056:	2002      	movs	r0, #2
	    MPU9250->AMult = 2.0f / 32768.0f;
	    MPU9250->GMult = 250.0f / 32768.0f;
	    MPU9250->MMult = 10.0f * 4912.0f / 32768.0f;

	    return TM_MPU9250_Result_Ok;
}
 8001058:	b003      	add	sp, #12
 800105a:	bd30      	pop	{r4, r5, pc}
	    I2C_Read( MPU9250->I2C_Addr, WHO_AM_I_MPU9250, &data);
 800105c:	f10d 0207 	add.w	r2, sp, #7
 8001060:	2175      	movs	r1, #117	; 0x75
 8001062:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 8001066:	f7ff ffb3 	bl	8000fd0 <I2C_Read>
	    if (data != 0x71) {
 800106a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800106e:	2b71      	cmp	r3, #113	; 0x71
 8001070:	d1f1      	bne.n	8001056 <MPU9250_Init+0x1e>
	    I2C_Write( MPU9250->I2C_Addr, PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all sensors
 8001072:	462a      	mov	r2, r5
 8001074:	216b      	movs	r1, #107	; 0x6b
 8001076:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 800107a:	f7ff ff6b 	bl	8000f54 <I2C_Write>
	    osDelay(10000); // Wait for all registers to reset
 800107e:	f242 7010 	movw	r0, #10000	; 0x2710
 8001082:	f002 ff79 	bl	8003f78 <osDelay>
	    I2C_Write( MPU9250->I2C_Addr, PWR_MGMT_1, 0x01);  // Auto select clock source to be PLL gyroscope reference if ready else
 8001086:	2201      	movs	r2, #1
 8001088:	216b      	movs	r1, #107	; 0x6b
 800108a:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 800108e:	f7ff ff61 	bl	8000f54 <I2C_Write>
	    osDelay(20000);
 8001092:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001096:	f002 ff6f 	bl	8003f78 <osDelay>
	    I2C_Write( MPU9250->I2C_Addr, CONFIG, 0x03);
 800109a:	2203      	movs	r2, #3
 800109c:	211a      	movs	r1, #26
 800109e:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 80010a2:	f7ff ff57 	bl	8000f54 <I2C_Write>
	    I2C_Write( MPU9250->I2C_Addr, SMPLRT_DIV, 0x04);  //0x04   Use a 200 Hz rate; a rate consistent with the filter update rate
 80010a6:	2204      	movs	r2, #4
 80010a8:	2119      	movs	r1, #25
 80010aa:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 80010ae:	f7ff ff51 	bl	8000f54 <I2C_Write>
	    I2C_Read( MPU9250->I2C_Addr, GYRO_CONFIG, &data); // get current GYRO_CONFIG register value
 80010b2:	f10d 0207 	add.w	r2, sp, #7
 80010b6:	211b      	movs	r1, #27
 80010b8:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 80010bc:	f7ff ff88 	bl	8000fd0 <I2C_Read>
	    data &= ~0x18; // Clear AFS bits [4:3]
 80010c0:	f89d 2007 	ldrb.w	r2, [sp, #7]
	    I2C_Write( MPU9250->I2C_Addr, GYRO_CONFIG, data); // Write new GYRO_CONFIG value to register
 80010c4:	211b      	movs	r1, #27
	    data &= ~0x18; // Clear AFS bits [4:3]
 80010c6:	f002 02e5 	and.w	r2, r2, #229	; 0xe5
	    I2C_Write( MPU9250->I2C_Addr, GYRO_CONFIG, data); // Write new GYRO_CONFIG value to register
 80010ca:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
	    data &= ~0x18; // Clear AFS bits [4:3]
 80010ce:	f88d 2007 	strb.w	r2, [sp, #7]
	    I2C_Write( MPU9250->I2C_Addr, GYRO_CONFIG, data); // Write new GYRO_CONFIG value to register
 80010d2:	f7ff ff3f 	bl	8000f54 <I2C_Write>
	    I2C_Read( MPU9250->I2C_Addr, ACCEL_CONFIG, &data); // get current ACCEL_CONFIG register value
 80010d6:	f10d 0207 	add.w	r2, sp, #7
 80010da:	211c      	movs	r1, #28
 80010dc:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 80010e0:	f7ff ff76 	bl	8000fd0 <I2C_Read>
	    data &= ~0x18;  // Clear AFS bits [4:3]
 80010e4:	f89d 2007 	ldrb.w	r2, [sp, #7]
	    I2C_Write( MPU9250->I2C_Addr, ACCEL_CONFIG, data); // Write new ACCEL_CONFIG register value
 80010e8:	211c      	movs	r1, #28
	    data &= ~0x18;  // Clear AFS bits [4:3]
 80010ea:	f002 02e7 	and.w	r2, r2, #231	; 0xe7
	    I2C_Write( MPU9250->I2C_Addr, ACCEL_CONFIG, data); // Write new ACCEL_CONFIG register value
 80010ee:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
	    data &= ~0x18;  // Clear AFS bits [4:3]
 80010f2:	f88d 2007 	strb.w	r2, [sp, #7]
	    I2C_Write( MPU9250->I2C_Addr, ACCEL_CONFIG, data); // Write new ACCEL_CONFIG register value
 80010f6:	f7ff ff2d 	bl	8000f54 <I2C_Write>
	    I2C_Read( MPU9250->I2C_Addr, ACCEL_CONFIG2, &data); // get current ACCEL_CONFIG2 register value
 80010fa:	f10d 0207 	add.w	r2, sp, #7
 80010fe:	211d      	movs	r1, #29
 8001100:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 8001104:	f7ff ff64 	bl	8000fd0 <I2C_Read>
	    data &= ~0x0F; // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 8001108:	f89d 2007 	ldrb.w	r2, [sp, #7]
	    I2C_Write( MPU9250->I2C_Addr, ACCEL_CONFIG2, data); // Write new ACCEL_CONFIG2 register value
 800110c:	211d      	movs	r1, #29
	    data &= ~0x0F; // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 800110e:	f022 020f 	bic.w	r2, r2, #15
	    data |= 0x03;  // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 8001112:	f042 0203 	orr.w	r2, r2, #3
	    I2C_Write( MPU9250->I2C_Addr, ACCEL_CONFIG2, data); // Write new ACCEL_CONFIG2 register value
 8001116:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
	    data |= 0x03;  // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 800111a:	f88d 2007 	strb.w	r2, [sp, #7]
	    I2C_Write( MPU9250->I2C_Addr, ACCEL_CONFIG2, data); // Write new ACCEL_CONFIG2 register value
 800111e:	f7ff ff19 	bl	8000f54 <I2C_Write>
	    I2C_Write( MPU9250->I2C_Addr, INT_PIN_CFG, 0x32);
 8001122:	2232      	movs	r2, #50	; 0x32
 8001124:	2137      	movs	r1, #55	; 0x37
 8001126:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 800112a:	f7ff ff13 	bl	8000f54 <I2C_Write>
	    I2C_Write( MPU9250->I2C_Addr, INT_ENABLE, 0x01);
 800112e:	2201      	movs	r2, #1
 8001130:	2138      	movs	r1, #56	; 0x38
 8001132:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 8001136:	f7ff ff0d 	bl	8000f54 <I2C_Write>
	    if (I2C_IsDeviceConnected( MPU9250->I2C_Addr_Mag) !=  IIC_Result_Ok) {
 800113a:	f894 0045 	ldrb.w	r0, [r4, #69]	; 0x45
 800113e:	f7ff ff6b 	bl	8001018 <I2C_IsDeviceConnected>
 8001142:	4605      	mov	r5, r0
 8001144:	2800      	cmp	r0, #0
 8001146:	d186      	bne.n	8001056 <MPU9250_Init+0x1e>
	    I2C_Write( MPU9250->I2C_Addr_Mag, AK8963_CNTL, 0x00); // Power down magnetometer
 8001148:	4602      	mov	r2, r0
 800114a:	210a      	movs	r1, #10
 800114c:	f894 0045 	ldrb.w	r0, [r4, #69]	; 0x45
 8001150:	f7ff ff00 	bl	8000f54 <I2C_Write>
	    osDelay(1000);
 8001154:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001158:	f002 ff0e 	bl	8003f78 <osDelay>
	    I2C_Write( MPU9250->I2C_Addr_Mag, AK8963_CNTL, 0x0F); // Enter Fuse ROM access mode
 800115c:	220f      	movs	r2, #15
 800115e:	210a      	movs	r1, #10
 8001160:	f894 0045 	ldrb.w	r0, [r4, #69]	; 0x45
 8001164:	f7ff fef6 	bl	8000f54 <I2C_Write>
	    osDelay(1000);
 8001168:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800116c:	f002 ff04 	bl	8003f78 <osDelay>
	    I2C_Write( MPU9250->I2C_Addr_Mag, AK8963_CNTL, 0x00); // Power down magnetometer
 8001170:	462a      	mov	r2, r5
 8001172:	210a      	movs	r1, #10
 8001174:	f894 0045 	ldrb.w	r0, [r4, #69]	; 0x45
 8001178:	f7ff feec 	bl	8000f54 <I2C_Write>
	    osDelay(1000);
 800117c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001180:	f002 fefa 	bl	8003f78 <osDelay>
	    I2C_Write( MPU9250->I2C_Addr_Mag, AK8963_CNTL, 1 << 4 | 2); // Set magnetometer data resolution and sample ODR
 8001184:	2212      	movs	r2, #18
 8001186:	210a      	movs	r1, #10
 8001188:	f894 0045 	ldrb.w	r0, [r4, #69]	; 0x45
 800118c:	f7ff fee2 	bl	8000f54 <I2C_Write>
	    osDelay(1000);
 8001190:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001194:	f002 fef0 	bl	8003f78 <osDelay>
	    MPU9250->AMult = 2.0f / 32768.0f;
 8001198:	f04f 5362 	mov.w	r3, #947912704	; 0x38800000
 800119c:	63a3      	str	r3, [r4, #56]	; 0x38
	    MPU9250->GMult = 250.0f / 32768.0f;
 800119e:	4b04      	ldr	r3, [pc, #16]	; (80011b0 <MPU9250_Init+0x178>)
	    return TM_MPU9250_Result_Ok;
 80011a0:	4628      	mov	r0, r5
	    MPU9250->GMult = 250.0f / 32768.0f;
 80011a2:	63e3      	str	r3, [r4, #60]	; 0x3c
	    MPU9250->MMult = 10.0f * 4912.0f / 32768.0f;
 80011a4:	4b03      	ldr	r3, [pc, #12]	; (80011b4 <MPU9250_Init+0x17c>)
 80011a6:	6423      	str	r3, [r4, #64]	; 0x40
	    return TM_MPU9250_Result_Ok;
 80011a8:	e756      	b.n	8001058 <MPU9250_Init+0x20>
 80011aa:	bf00      	nop
 80011ac:	20000204 	.word	0x20000204
 80011b0:	3bfa0000 	.word	0x3bfa0000
 80011b4:	3fbfe000 	.word	0x3fbfe000

080011b8 <TM_MPU9250_ReadAcce>:


TM_MPU9250_Result_t TM_MPU9250_ReadAcce(TM_MPU9250_t* MPU9250) {
 80011b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t data[6];

	/* Read accelerometer data */
	IIC_Result resul =
	 I2C_ReadMulti( MPU9250->I2C_Addr, ACCEL_XOUT_H, data, 6);
 80011ba:	2306      	movs	r3, #6
TM_MPU9250_Result_t TM_MPU9250_ReadAcce(TM_MPU9250_t* MPU9250) {
 80011bc:	4604      	mov	r4, r0
	 I2C_ReadMulti( MPU9250->I2C_Addr, ACCEL_XOUT_H, data, 6);
 80011be:	466a      	mov	r2, sp
 80011c0:	213b      	movs	r1, #59	; 0x3b
 80011c2:	f890 0044 	ldrb.w	r0, [r0, #68]	; 0x44
 80011c6:	f7ff fedd 	bl	8000f84 <I2C_ReadMulti>
if(resul == IIC_Result_Error) return TM_MPU9250_Result_Error;
 80011ca:	2801      	cmp	r0, #1
 80011cc:	d02d      	beq.n	800122a <TM_MPU9250_ReadAcce+0x72>

	MPU9250->Ax_Raw = ((int16_t)data[0] << 8) | data[1];
 80011ce:	f89d 3000 	ldrb.w	r3, [sp]
 80011d2:	f89d 0001 	ldrb.w	r0, [sp, #1]
	MPU9250->Ay_Raw = ((int16_t)data[2] << 8) | data[3];
 80011d6:	f89d 6003 	ldrb.w	r6, [sp, #3]
	MPU9250->Ax_Raw = ((int16_t)data[0] << 8) | data[1];
 80011da:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
	MPU9250->Ay_Raw = ((int16_t)data[2] << 8) | data[3];
 80011de:	f89d 3002 	ldrb.w	r3, [sp, #2]
	MPU9250->Az_Raw = ((int16_t)data[4] << 8) | data[5];
 80011e2:	f89d 5005 	ldrb.w	r5, [sp, #5]
	MPU9250->Ay_Raw = ((int16_t)data[2] << 8) | data[3];
 80011e6:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
	MPU9250->Az_Raw = ((int16_t)data[4] << 8) | data[5];
 80011ea:	f89d 3004 	ldrb.w	r3, [sp, #4]

	MPU9250->Ax = (float)MPU9250->Ax_Raw * MPU9250->AMult;
 80011ee:	6ba7      	ldr	r7, [r4, #56]	; 0x38
	MPU9250->Az_Raw = ((int16_t)data[4] << 8) | data[5];
 80011f0:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
	MPU9250->Ax_Raw = ((int16_t)data[0] << 8) | data[1];
 80011f4:	b200      	sxth	r0, r0
	MPU9250->Ay_Raw = ((int16_t)data[2] << 8) | data[3];
 80011f6:	b236      	sxth	r6, r6
	MPU9250->Az_Raw = ((int16_t)data[4] << 8) | data[5];
 80011f8:	b22d      	sxth	r5, r5
	MPU9250->Ax_Raw = ((int16_t)data[0] << 8) | data[1];
 80011fa:	84a0      	strh	r0, [r4, #36]	; 0x24
	MPU9250->Ay_Raw = ((int16_t)data[2] << 8) | data[3];
 80011fc:	84e6      	strh	r6, [r4, #38]	; 0x26
	MPU9250->Az_Raw = ((int16_t)data[4] << 8) | data[5];
 80011fe:	8525      	strh	r5, [r4, #40]	; 0x28
	MPU9250->Ax = (float)MPU9250->Ax_Raw * MPU9250->AMult;
 8001200:	f7ff fcfc 	bl	8000bfc <__aeabi_i2f>
 8001204:	4639      	mov	r1, r7
 8001206:	f7ff fd4d 	bl	8000ca4 <__aeabi_fmul>
 800120a:	6020      	str	r0, [r4, #0]
	MPU9250->Ay = (float)MPU9250->Ay_Raw * MPU9250->AMult;
 800120c:	4630      	mov	r0, r6
 800120e:	f7ff fcf5 	bl	8000bfc <__aeabi_i2f>
 8001212:	4639      	mov	r1, r7
 8001214:	f7ff fd46 	bl	8000ca4 <__aeabi_fmul>
 8001218:	6060      	str	r0, [r4, #4]
	MPU9250->Az = (float)MPU9250->Az_Raw * MPU9250->AMult;
 800121a:	4628      	mov	r0, r5
 800121c:	f7ff fcee 	bl	8000bfc <__aeabi_i2f>
 8001220:	4639      	mov	r1, r7
 8001222:	f7ff fd3f 	bl	8000ca4 <__aeabi_fmul>
 8001226:	60a0      	str	r0, [r4, #8]
	  return TM_MPU9250_Result_Ok;
 8001228:	2000      	movs	r0, #0
}
 800122a:	b003      	add	sp, #12
 800122c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800122e <TM_MPU9250_ReadGyro>:

TM_MPU9250_Result_t TM_MPU9250_ReadGyro(TM_MPU9250_t* MPU9250) {
 800122e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t data[6];
	IIC_Result resul =
	I2C_ReadMulti( MPU9250->I2C_Addr, GYRO_XOUT_H, data, 6);
 8001230:	2306      	movs	r3, #6
TM_MPU9250_Result_t TM_MPU9250_ReadGyro(TM_MPU9250_t* MPU9250) {
 8001232:	4604      	mov	r4, r0
	I2C_ReadMulti( MPU9250->I2C_Addr, GYRO_XOUT_H, data, 6);
 8001234:	466a      	mov	r2, sp
 8001236:	2143      	movs	r1, #67	; 0x43
 8001238:	f890 0044 	ldrb.w	r0, [r0, #68]	; 0x44
 800123c:	f7ff fea2 	bl	8000f84 <I2C_ReadMulti>
	if(resul == IIC_Result_Error) return TM_MPU9250_Result_Error;
 8001240:	2801      	cmp	r0, #1
 8001242:	d02d      	beq.n	80012a0 <TM_MPU9250_ReadGyro+0x72>
	MPU9250->Gx_Raw = ((int16_t)data[0] << 8) | data[1];
 8001244:	f89d 3000 	ldrb.w	r3, [sp]
 8001248:	f89d 0001 	ldrb.w	r0, [sp, #1]
	MPU9250->Gy_Raw = ((int16_t)data[2] << 8) | data[3];
 800124c:	f89d 6003 	ldrb.w	r6, [sp, #3]
	MPU9250->Gx_Raw = ((int16_t)data[0] << 8) | data[1];
 8001250:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
	MPU9250->Gy_Raw = ((int16_t)data[2] << 8) | data[3];
 8001254:	f89d 3002 	ldrb.w	r3, [sp, #2]
	MPU9250->Gz_Raw = ((int16_t)data[4] << 8) | data[5];
 8001258:	f89d 5005 	ldrb.w	r5, [sp, #5]
	MPU9250->Gy_Raw = ((int16_t)data[2] << 8) | data[3];
 800125c:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
	MPU9250->Gz_Raw = ((int16_t)data[4] << 8) | data[5];
 8001260:	f89d 3004 	ldrb.w	r3, [sp, #4]

	MPU9250->Gx = (float)MPU9250->Gx_Raw * MPU9250->GMult;
 8001264:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	MPU9250->Gz_Raw = ((int16_t)data[4] << 8) | data[5];
 8001266:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
	MPU9250->Gx_Raw = ((int16_t)data[0] << 8) | data[1];
 800126a:	b200      	sxth	r0, r0
	MPU9250->Gy_Raw = ((int16_t)data[2] << 8) | data[3];
 800126c:	b236      	sxth	r6, r6
	MPU9250->Gz_Raw = ((int16_t)data[4] << 8) | data[5];
 800126e:	b22d      	sxth	r5, r5
	MPU9250->Gx_Raw = ((int16_t)data[0] << 8) | data[1];
 8001270:	8560      	strh	r0, [r4, #42]	; 0x2a
	MPU9250->Gy_Raw = ((int16_t)data[2] << 8) | data[3];
 8001272:	85a6      	strh	r6, [r4, #44]	; 0x2c
	MPU9250->Gz_Raw = ((int16_t)data[4] << 8) | data[5];
 8001274:	85e5      	strh	r5, [r4, #46]	; 0x2e
	MPU9250->Gx = (float)MPU9250->Gx_Raw * MPU9250->GMult;
 8001276:	f7ff fcc1 	bl	8000bfc <__aeabi_i2f>
 800127a:	4639      	mov	r1, r7
 800127c:	f7ff fd12 	bl	8000ca4 <__aeabi_fmul>
 8001280:	60e0      	str	r0, [r4, #12]
	MPU9250->Gy = (float)MPU9250->Gy_Raw * MPU9250->GMult;
 8001282:	4630      	mov	r0, r6
 8001284:	f7ff fcba 	bl	8000bfc <__aeabi_i2f>
 8001288:	4639      	mov	r1, r7
 800128a:	f7ff fd0b 	bl	8000ca4 <__aeabi_fmul>
 800128e:	6120      	str	r0, [r4, #16]
	MPU9250->Gz = (float)MPU9250->Gz_Raw * MPU9250->GMult;
 8001290:	4628      	mov	r0, r5
 8001292:	f7ff fcb3 	bl	8000bfc <__aeabi_i2f>
 8001296:	4639      	mov	r1, r7
 8001298:	f7ff fd04 	bl	8000ca4 <__aeabi_fmul>
 800129c:	6160      	str	r0, [r4, #20]
	  return TM_MPU9250_Result_Ok;
 800129e:	2000      	movs	r0, #0
}
 80012a0:	b003      	add	sp, #12
 80012a2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080012a4 <TM_MPU9250_ReadMag>:

TM_MPU9250_Result_t TM_MPU9250_ReadMag(TM_MPU9250_t* MPU9250) {
 80012a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80012a6:	4604      	mov	r4, r0
	uint8_t data[7];
	uint8_t check;

	/* Check status */
	IIC_Result resul =
	I2C_Read( MPU9250->I2C_Addr_Mag, AK8963_ST1, &check);
 80012a8:	f10d 0207 	add.w	r2, sp, #7
 80012ac:	2102      	movs	r1, #2
 80012ae:	f890 0045 	ldrb.w	r0, [r0, #69]	; 0x45
 80012b2:	f7ff fe8d 	bl	8000fd0 <I2C_Read>
	if(resul == IIC_Result_Error) return TM_MPU9250_Result_Error;
 80012b6:	2801      	cmp	r0, #1
 80012b8:	d004      	beq.n	80012c4 <TM_MPU9250_ReadMag+0x20>
	if (check & 0x01) {
 80012ba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80012be:	07db      	lsls	r3, r3, #31
 80012c0:	d402      	bmi.n	80012c8 <TM_MPU9250_ReadMag+0x24>
			MPU9250->Mx_Raw = ((int16_t)data[1] << 8) | data[0];
			MPU9250->My_Raw = ((int16_t)data[3] << 8) | data[2];
			MPU9250->Mz_Raw = ((int16_t)data[5] << 8) | data[4];
		}
	}
	  return TM_MPU9250_Result_Ok;
 80012c2:	2000      	movs	r0, #0
}
 80012c4:	b004      	add	sp, #16
 80012c6:	bd10      	pop	{r4, pc}
		I2C_ReadMulti( MPU9250->I2C_Addr_Mag, AK8963_XOUT_L, data, 7);
 80012c8:	2307      	movs	r3, #7
 80012ca:	aa02      	add	r2, sp, #8
 80012cc:	2103      	movs	r1, #3
 80012ce:	f894 0045 	ldrb.w	r0, [r4, #69]	; 0x45
 80012d2:	f7ff fe57 	bl	8000f84 <I2C_ReadMulti>
		if (!(data[6] & 0x08)) {
 80012d6:	f89d 000e 	ldrb.w	r0, [sp, #14]
 80012da:	f010 0008 	ands.w	r0, r0, #8
 80012de:	d1f0      	bne.n	80012c2 <TM_MPU9250_ReadMag+0x1e>
			MPU9250->Mx_Raw = ((int16_t)data[1] << 8) | data[0];
 80012e0:	f89d 2009 	ldrb.w	r2, [sp, #9]
 80012e4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80012e8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80012ec:	8623      	strh	r3, [r4, #48]	; 0x30
			MPU9250->My_Raw = ((int16_t)data[3] << 8) | data[2];
 80012ee:	f89d 200b 	ldrb.w	r2, [sp, #11]
 80012f2:	f89d 300a 	ldrb.w	r3, [sp, #10]
 80012f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80012fa:	8663      	strh	r3, [r4, #50]	; 0x32
			MPU9250->Mz_Raw = ((int16_t)data[5] << 8) | data[4];
 80012fc:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8001300:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8001304:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001308:	86a3      	strh	r3, [r4, #52]	; 0x34
 800130a:	e7db      	b.n	80012c4 <TM_MPU9250_ReadMag+0x20>

0800130c <configureTimerForRunTimeStats>:
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{


}
 800130c:	4770      	bx	lr

0800130e <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{

return 0;
}
 800130e:	2000      	movs	r0, #0
 8001310:	4770      	bx	lr
	...

08001314 <_Z23StartgpsNMEA_ParserTaskPv>:
		//osDelay(200);
	}
}

void StartgpsNMEA_ParserTask(void *argument)
{
 8001314:	b570      	push	{r4, r5, r6, lr}
	/* USER CODE BEGIN StartgpsNMEA_ParserTask */
	/* Infinite loop */
	USART1->CR1 |= USART_CR1_RXNEIE; /*//   */
 8001316:	4a19      	ldr	r2, [pc, #100]	; (800137c <_Z23StartgpsNMEA_ParserTaskPv+0x68>)
{
 8001318:	f5ad 7d38 	sub.w	sp, sp, #736	; 0x2e0
	USART1->CR1 |= USART_CR1_RXNEIE; /*//   */
 800131c:	68d3      	ldr	r3, [r2, #12]
	HAL_UART_Receive_IT (&huart1, receiveBuffer, (uint8_t) 1);
 800131e:	4918      	ldr	r1, [pc, #96]	; (8001380 <_Z23StartgpsNMEA_ParserTaskPv+0x6c>)
	USART1->CR1 |= USART_CR1_RXNEIE; /*//   */
 8001320:	f043 0320 	orr.w	r3, r3, #32
 8001324:	60d3      	str	r3, [r2, #12]
	HAL_UART_Receive_IT (&huart1, receiveBuffer, (uint8_t) 1);
 8001326:	4817      	ldr	r0, [pc, #92]	; (8001384 <_Z23StartgpsNMEA_ParserTaskPv+0x70>)
 8001328:	2201      	movs	r2, #1
 800132a:	f002 fc6a 	bl	8003c02 <HAL_UART_Receive_IT>

	osStatus_t status;

	NMEA_UART::GPS_MESSEGE_TYPE messageType;
	NMEA_UART::Parser gpsParser;
 800132e:	a83b      	add	r0, sp, #236	; 0xec
 8001330:	f000 faa6 	bl	8001880 <_ZN9NMEA_UART6ParserC1Ev>
	char buff[128];
	for(;;)
	{
		uint32_t start = osKernelGetTickCount();
		using namespace NMEA_UART;
		uint32_t countQ = osMessageQueueGetCount(GPS_UARTQueueHandle);
 8001334:	4d14      	ldr	r5, [pc, #80]	; (8001388 <_Z23StartgpsNMEA_ParserTaskPv+0x74>)
			messageType  = gpsParser.parseSting(buff);

			Flash::stringStruct tempString;
			memcpy(tempString.string,buff,strlen(buff));

			osStatus_t queueStat = osMessageQueuePut(toSDcardStringQueueHandle, &tempString, 0U, 0U);
 8001336:	4e15      	ldr	r6, [pc, #84]	; (800138c <_Z23StartgpsNMEA_ParserTaskPv+0x78>)
		uint32_t start = osKernelGetTickCount();
 8001338:	f002 fdac 	bl	8003e94 <osKernelGetTickCount>
		uint32_t countQ = osMessageQueueGetCount(GPS_UARTQueueHandle);
 800133c:	6828      	ldr	r0, [r5, #0]
 800133e:	f002 fff3 	bl	8004328 <osMessageQueueGetCount>
		status = osMessageQueueGet(GPS_UARTQueueHandle, &buff, NULL,osWaitForever );   // wait for message   toSDcardStringQueueHandle.receive(&);
 8001342:	f04f 33ff 	mov.w	r3, #4294967295
 8001346:	2200      	movs	r2, #0
 8001348:	a91b      	add	r1, sp, #108	; 0x6c
 800134a:	6828      	ldr	r0, [r5, #0]
 800134c:	f002 ffaa 	bl	80042a4 <osMessageQueueGet>
		if (status == osOK) {
 8001350:	4604      	mov	r4, r0
 8001352:	2800      	cmp	r0, #0
 8001354:	d1f0      	bne.n	8001338 <_Z23StartgpsNMEA_ParserTaskPv+0x24>
			messageType  = gpsParser.parseSting(buff);
 8001356:	a91b      	add	r1, sp, #108	; 0x6c
 8001358:	a83b      	add	r0, sp, #236	; 0xec
 800135a:	f000 fca1 	bl	8001ca0 <_ZN9NMEA_UART6Parser10parseStingEPc>
			memcpy(tempString.string,buff,strlen(buff));
 800135e:	a81b      	add	r0, sp, #108	; 0x6c
 8001360:	f7fe fef6 	bl	8000150 <strlen>
 8001364:	a91b      	add	r1, sp, #108	; 0x6c
 8001366:	4602      	mov	r2, r0
 8001368:	a802      	add	r0, sp, #8
 800136a:	f004 feab 	bl	80060c4 <memcpy>
			osStatus_t queueStat = osMessageQueuePut(toSDcardStringQueueHandle, &tempString, 0U, 0U);
 800136e:	4623      	mov	r3, r4
 8001370:	4622      	mov	r2, r4
 8001372:	a901      	add	r1, sp, #4
 8001374:	6830      	ldr	r0, [r6, #0]
 8001376:	f002 ff51 	bl	800421c <osMessageQueuePut>
 800137a:	e7dd      	b.n	8001338 <_Z23StartgpsNMEA_ParserTaskPv+0x24>
 800137c:	40013800 	.word	0x40013800
 8001380:	200004a8 	.word	0x200004a8
 8001384:	20000424 	.word	0x20000424
 8001388:	20000210 	.word	0x20000210
 800138c:	200004c8 	.word	0x200004c8

08001390 <Error_Handler>:
	}
}

void Error_Handler(void)
{
	HAL_UART_Transmit(&huart3, (uint8_t *) "ERROR ERROR!!!", 14, 10);
 8001390:	230a      	movs	r3, #10
 8001392:	220e      	movs	r2, #14
 8001394:	4901      	ldr	r1, [pc, #4]	; (800139c <Error_Handler+0xc>)
 8001396:	4802      	ldr	r0, [pc, #8]	; (80013a0 <Error_Handler+0x10>)
 8001398:	f002 bbda 	b.w	8003b50 <HAL_UART_Transmit>
 800139c:	08008198 	.word	0x08008198
 80013a0:	20000464 	.word	0x20000464

080013a4 <_Z18SystemClock_Configv>:
}
void SystemClock_Config(void)
{
 80013a4:	b510      	push	{r4, lr}
 80013a6:	b090      	sub	sp, #64	; 0x40
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a8:	2214      	movs	r2, #20
 80013aa:	2100      	movs	r1, #0
 80013ac:	a808      	add	r0, sp, #32
 80013ae:	f004 fe94 	bl	80060da <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b2:	2214      	movs	r2, #20
 80013b4:	2100      	movs	r1, #0
 80013b6:	a801      	add	r0, sp, #4
 80013b8:	f004 fe8f 	bl	80060da <memset>
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013bc:	2402      	movs	r4, #2
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013c2:	2201      	movs	r2, #1
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013c4:	e9cd 430d 	strd	r4, r3, [sp, #52]	; 0x34
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013cc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d0:	a806      	add	r0, sp, #24
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013d2:	920a      	str	r2, [sp, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013d4:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d6:	f001 fe35 	bl	8003044 <HAL_RCC_OscConfig>
 80013da:	b108      	cbz	r0, 80013e0 <_Z18SystemClock_Configv+0x3c>
	{
		Error_Handler();
 80013dc:	f7ff ffd8 	bl	8001390 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013e0:	230f      	movs	r3, #15
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e6:	e9cd 3401 	strd	r3, r4, [sp, #4]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013ea:	2300      	movs	r3, #0
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013ec:	2102      	movs	r1, #2
 80013ee:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013f0:	e9cd 3203 	strd	r3, r2, [sp, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013f4:	9305      	str	r3, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013f6:	f001 fffd 	bl	80033f4 <HAL_RCC_ClockConfig>
 80013fa:	b108      	cbz	r0, 8001400 <_Z18SystemClock_Configv+0x5c>
	{
		Error_Handler();
 80013fc:	f7ff ffc8 	bl	8001390 <Error_Handler>
	//	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
	//	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	//	{
	//		Error_Handler();
	//	}
}
 8001400:	b010      	add	sp, #64	; 0x40
 8001402:	bd10      	pop	{r4, pc}

08001404 <main>:
{
 8001404:	b580      	push	{r7, lr}
static void MX_GPIO_Init(void)
{
	GPIO_InitTypeDef GPIO_InitStruct = {0};

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001406:	4db7      	ldr	r5, [pc, #732]	; (80016e4 <main+0x2e0>)
{
 8001408:	b08e      	sub	sp, #56	; 0x38
	HAL_Init();
 800140a:	f000 fef7 	bl	80021fc <HAL_Init>
	SystemClock_Config();
 800140e:	f7ff ffc9 	bl	80013a4 <_Z18SystemClock_Configv>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001412:	2210      	movs	r2, #16
 8001414:	2100      	movs	r1, #0
 8001416:	a807      	add	r0, sp, #28
 8001418:	f004 fe5f 	bl	80060da <memset>
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800141c:	69ab      	ldr	r3, [r5, #24]

	/*Configure GPIO pin : SD_SPI_CS_Pin */
	GPIO_InitStruct.Pin = SD_SPI_CS_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800141e:	2400      	movs	r4, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001420:	f043 0310 	orr.w	r3, r3, #16
 8001424:	61ab      	str	r3, [r5, #24]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001426:	2601      	movs	r6, #1
 8001428:	f04f 0840 	mov.w	r8, #64	; 0x40
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800142c:	2703      	movs	r7, #3
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800142e:	69ab      	ldr	r3, [r5, #24]

	/*Configure GPIO pin : GPS_EN_Pin */
	GPIO_InitStruct.Pin = GPS_EN_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001430:	f04f 0902 	mov.w	r9, #2
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001434:	f003 0310 	and.w	r3, r3, #16
 8001438:	9301      	str	r3, [sp, #4]
 800143a:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800143c:	69ab      	ldr	r3, [r5, #24]
	HAL_GPIO_WritePin(SD_SPI_CS_GPIO_Port, SD_SPI_CS_Pin, GPIO_PIN_SET);
 800143e:	2201      	movs	r2, #1
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001440:	f043 0320 	orr.w	r3, r3, #32
 8001444:	61ab      	str	r3, [r5, #24]
 8001446:	69ab      	ldr	r3, [r5, #24]
	HAL_GPIO_WritePin(SD_SPI_CS_GPIO_Port, SD_SPI_CS_Pin, GPIO_PIN_SET);
 8001448:	2140      	movs	r1, #64	; 0x40
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800144a:	f003 0320 	and.w	r3, r3, #32
 800144e:	9302      	str	r3, [sp, #8]
 8001450:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001452:	69ab      	ldr	r3, [r5, #24]
	HAL_GPIO_WritePin(SD_SPI_CS_GPIO_Port, SD_SPI_CS_Pin, GPIO_PIN_SET);
 8001454:	48a4      	ldr	r0, [pc, #656]	; (80016e8 <main+0x2e4>)
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001456:	f043 0304 	orr.w	r3, r3, #4
 800145a:	61ab      	str	r3, [r5, #24]
 800145c:	69ab      	ldr	r3, [r5, #24]
 800145e:	f003 0304 	and.w	r3, r3, #4
 8001462:	9303      	str	r3, [sp, #12]
 8001464:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001466:	69ab      	ldr	r3, [r5, #24]
 8001468:	f043 0308 	orr.w	r3, r3, #8
 800146c:	61ab      	str	r3, [r5, #24]
 800146e:	69ab      	ldr	r3, [r5, #24]
 8001470:	f003 0308 	and.w	r3, r3, #8
 8001474:	9304      	str	r3, [sp, #16]
 8001476:	9b04      	ldr	r3, [sp, #16]
	HAL_GPIO_WritePin(SD_SPI_CS_GPIO_Port, SD_SPI_CS_Pin, GPIO_PIN_SET);
 8001478:	f001 f93a 	bl	80026f0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPS_EN_GPIO_Port, GPS_EN_Pin, GPIO_PIN_RESET);
 800147c:	2200      	movs	r2, #0
 800147e:	2101      	movs	r1, #1
 8001480:	489a      	ldr	r0, [pc, #616]	; (80016ec <main+0x2e8>)
 8001482:	f001 f935 	bl	80026f0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_LE_GPIO_Port, LED_LE_Pin, GPIO_PIN_SET);
 8001486:	2201      	movs	r2, #1
 8001488:	2140      	movs	r1, #64	; 0x40
 800148a:	4898      	ldr	r0, [pc, #608]	; (80016ec <main+0x2e8>)
 800148c:	f001 f930 	bl	80026f0 <HAL_GPIO_WritePin>
	HAL_GPIO_Init(SD_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001490:	a907      	add	r1, sp, #28
 8001492:	4895      	ldr	r0, [pc, #596]	; (80016e8 <main+0x2e4>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001494:	e9cd 8607 	strd	r8, r6, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001498:	e9cd 4709 	strd	r4, r7, [sp, #36]	; 0x24
	HAL_GPIO_Init(SD_SPI_CS_GPIO_Port, &GPIO_InitStruct);
 800149c:	f001 f848 	bl	8002530 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPS_EN_GPIO_Port, &GPIO_InitStruct);
 80014a0:	a907      	add	r1, sp, #28
 80014a2:	4892      	ldr	r0, [pc, #584]	; (80016ec <main+0x2e8>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a4:	e9cd 6607 	strd	r6, r6, [sp, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	9409      	str	r4, [sp, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014aa:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
	HAL_GPIO_Init(GPS_EN_GPIO_Port, &GPIO_InitStruct);
 80014ae:	f001 f83f 	bl	8002530 <HAL_GPIO_Init>

	/*Configure GPIO pin : GPS_PPS_Pin */
	GPIO_InitStruct.Pin = GPS_PPS_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPS_PPS_GPIO_Port, &GPIO_InitStruct);
 80014b2:	a907      	add	r1, sp, #28
 80014b4:	488d      	ldr	r0, [pc, #564]	; (80016ec <main+0x2e8>)
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014b6:	e9cd 9407 	strd	r9, r4, [sp, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	9409      	str	r4, [sp, #36]	; 0x24
	HAL_GPIO_Init(GPS_PPS_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f001 f838 	bl	8002530 <HAL_GPIO_Init>

	/*Configure GPIO pin : MPU_INT_Pin */
	GPIO_InitStruct.Pin = MPU_INT_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014c0:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
 80014c4:	4b8a      	ldr	r3, [pc, #552]	; (80016f0 <main+0x2ec>)
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 80014c6:	a907      	add	r1, sp, #28
 80014c8:	4887      	ldr	r0, [pc, #540]	; (80016e8 <main+0x2e4>)
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014ca:	e9cd c307 	strd	ip, r3, [sp, #28]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	9409      	str	r4, [sp, #36]	; 0x24
	HAL_GPIO_Init(MPU_INT_GPIO_Port, &GPIO_InitStruct);
 80014d0:	f001 f82e 	bl	8002530 <HAL_GPIO_Init>

	/*Configure GPIO pins : BTN_3_Pin BTN_2_Pin BTN_1_Pin */
	GPIO_InitStruct.Pin = BTN_3_Pin|BTN_2_Pin|BTN_1_Pin;
 80014d4:	2338      	movs	r3, #56	; 0x38
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_PULLUP;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d6:	a907      	add	r1, sp, #28
 80014d8:	4884      	ldr	r0, [pc, #528]	; (80016ec <main+0x2e8>)
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014da:	e9cd 3407 	strd	r3, r4, [sp, #28]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014de:	9609      	str	r6, [sp, #36]	; 0x24
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e0:	f001 f826 	bl	8002530 <HAL_GPIO_Init>
	/*Configure GPIO pin : LED_LE_Pin */
	GPIO_InitStruct.Pin = LED_LE_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(LED_LE_GPIO_Port, &GPIO_InitStruct);
 80014e4:	a907      	add	r1, sp, #28
 80014e6:	4881      	ldr	r0, [pc, #516]	; (80016ec <main+0x2e8>)
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e8:	e9cd 8607 	strd	r8, r6, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014ec:	e9cd 4709 	strd	r4, r7, [sp, #36]	; 0x24
	HAL_GPIO_Init(LED_LE_GPIO_Port, &GPIO_InitStruct);
 80014f0:	f001 f81e 	bl	8002530 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 80014f4:	4622      	mov	r2, r4
 80014f6:	2106      	movs	r1, #6
 80014f8:	2028      	movs	r0, #40	; 0x28
 80014fa:	f000 feb5 	bl	8002268 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014fe:	2028      	movs	r0, #40	; 0x28
 8001500:	f000 fee6 	bl	80022d0 <HAL_NVIC_EnableIRQ>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001504:	696b      	ldr	r3, [r5, #20]
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001506:	4622      	mov	r2, r4
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001508:	4333      	orrs	r3, r6
 800150a:	616b      	str	r3, [r5, #20]
 800150c:	696b      	ldr	r3, [r5, #20]
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800150e:	2105      	movs	r1, #5
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001510:	4033      	ands	r3, r6
 8001512:	9300      	str	r3, [sp, #0]
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001514:	200c      	movs	r0, #12
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001516:	9b00      	ldr	r3, [sp, #0]
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001518:	f000 fea6 	bl	8002268 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800151c:	200c      	movs	r0, #12
 800151e:	f000 fed7 	bl	80022d0 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001522:	4622      	mov	r2, r4
 8001524:	2105      	movs	r1, #5
 8001526:	200e      	movs	r0, #14
 8001528:	f000 fe9e 	bl	8002268 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800152c:	200e      	movs	r0, #14
 800152e:	f000 fecf 	bl	80022d0 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001532:	4622      	mov	r2, r4
 8001534:	2105      	movs	r1, #5
 8001536:	200f      	movs	r0, #15
 8001538:	f000 fe96 	bl	8002268 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800153c:	200f      	movs	r0, #15
 800153e:	f000 fec7 	bl	80022d0 <HAL_NVIC_EnableIRQ>
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001542:	f44f 7382 	mov.w	r3, #260	; 0x104
	hspi2.Instance = SPI2;
 8001546:	486b      	ldr	r0, [pc, #428]	; (80016f4 <main+0x2f0>)
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001548:	f8df e21c 	ldr.w	lr, [pc, #540]	; 8001768 <main+0x364>
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800154c:	e9c0 4402 	strd	r4, r4, [r0, #8]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001550:	e9c0 e300 	strd	lr, r3, [r0]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001554:	f44f 7300 	mov.w	r3, #512	; 0x200
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001558:	e9c0 3406 	strd	r3, r4, [r0, #24]
	hspi2.Init.CRCPolynomial = 10;
 800155c:	230a      	movs	r3, #10
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800155e:	e9c0 4404 	strd	r4, r4, [r0, #16]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001562:	e9c0 4408 	strd	r4, r4, [r0, #32]
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001566:	6284      	str	r4, [r0, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8001568:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800156a:	f001 ffff 	bl	800356c <HAL_SPI_Init>
 800156e:	b108      	cbz	r0, 8001574 <main+0x170>
		Error_Handler();
 8001570:	f7ff ff0e 	bl	8001390 <Error_Handler>
	huart1.Init.BaudRate = 115200;
 8001574:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
	huart1.Instance = USART1;
 8001578:	485f      	ldr	r0, [pc, #380]	; (80016f8 <main+0x2f4>)
	huart1.Init.BaudRate = 115200;
 800157a:	4e60      	ldr	r6, [pc, #384]	; (80016fc <main+0x2f8>)
	huart1.Init.Mode = UART_MODE_TX_RX;
 800157c:	220c      	movs	r2, #12
	huart1.Init.BaudRate = 115200;
 800157e:	e9c0 6300 	strd	r6, r3, [r0]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001582:	2300      	movs	r3, #0
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001584:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001588:	6103      	str	r3, [r0, #16]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800158a:	e9c0 2305 	strd	r2, r3, [r0, #20]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800158e:	61c3      	str	r3, [r0, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001590:	f002 fab0 	bl	8003af4 <HAL_UART_Init>
 8001594:	b108      	cbz	r0, 800159a <main+0x196>
		Error_Handler();
 8001596:	f7ff fefb 	bl	8001390 <Error_Handler>
	HAL_UART_Receive_IT (&huart1, receiveBuffer, (uint8_t) 1);
 800159a:	2201      	movs	r2, #1
 800159c:	4958      	ldr	r1, [pc, #352]	; (8001700 <main+0x2fc>)
 800159e:	4856      	ldr	r0, [pc, #344]	; (80016f8 <main+0x2f4>)
 80015a0:	f002 fb2f 	bl	8003c02 <HAL_UART_Receive_IT>
	huart3.Init.BaudRate = 115200;
 80015a4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
	huart3.Instance = USART3;
 80015a8:	4856      	ldr	r0, [pc, #344]	; (8001704 <main+0x300>)
	huart3.Init.BaudRate = 115200;
 80015aa:	4d57      	ldr	r5, [pc, #348]	; (8001708 <main+0x304>)
	huart3.Init.Mode = UART_MODE_TX_RX;
 80015ac:	220c      	movs	r2, #12
	huart3.Init.BaudRate = 115200;
 80015ae:	e9c0 5300 	strd	r5, r3, [r0]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015b2:	2300      	movs	r3, #0
	huart3.Init.StopBits = UART_STOPBITS_1;
 80015b4:	e9c0 3302 	strd	r3, r3, [r0, #8]
	huart3.Init.Parity = UART_PARITY_NONE;
 80015b8:	6103      	str	r3, [r0, #16]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ba:	e9c0 2305 	strd	r2, r3, [r0, #20]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015be:	61c3      	str	r3, [r0, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80015c0:	f002 fa98 	bl	8003af4 <HAL_UART_Init>
 80015c4:	b108      	cbz	r0, 80015ca <main+0x1c6>
		Error_Handler();
 80015c6:	f7ff fee3 	bl	8001390 <Error_Handler>
	hi2c1.Instance = I2C1;
 80015ca:	4850      	ldr	r0, [pc, #320]	; (800170c <main+0x308>)
	hi2c1.Init.ClockSpeed = 400000;
 80015cc:	4c50      	ldr	r4, [pc, #320]	; (8001710 <main+0x30c>)
 80015ce:	4b51      	ldr	r3, [pc, #324]	; (8001714 <main+0x310>)
 80015d0:	e9c0 4300 	strd	r4, r3, [r0]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015d4:	2400      	movs	r4, #0
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015d6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
	hi2c1.Init.OwnAddress1 = 0;
 80015da:	e9c0 4402 	strd	r4, r4, [r0, #8]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015de:	e9c0 3404 	strd	r3, r4, [r0, #16]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015e2:	e9c0 4406 	strd	r4, r4, [r0, #24]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015e6:	6204      	str	r4, [r0, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015e8:	f001 f994 	bl	8002914 <HAL_I2C_Init>
 80015ec:	b108      	cbz	r0, 80015f2 <main+0x1ee>
		Error_Handler();
 80015ee:	f7ff fecf 	bl	8001390 <Error_Handler>
	TIM_OC_InitTypeDef sConfigOC = {0};
 80015f2:	221c      	movs	r2, #28
 80015f4:	2100      	movs	r1, #0
 80015f6:	eb0d 0002 	add.w	r0, sp, r2
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015fa:	e9cd 4405 	strd	r4, r4, [sp, #20]
	TIM_OC_InitTypeDef sConfigOC = {0};
 80015fe:	f004 fd6c 	bl	80060da <memset>
	htim2.Init.Prescaler = 479;
 8001602:	f240 13df 	movw	r3, #479	; 0x1df
 8001606:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	htim2.Instance = TIM2;
 800160a:	4843      	ldr	r0, [pc, #268]	; (8001718 <main+0x314>)
	htim2.Init.Prescaler = 479;
 800160c:	e9c0 1300 	strd	r1, r3, [r0]
	htim2.Init.Period = 254;
 8001610:	23fe      	movs	r3, #254	; 0xfe
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001612:	6084      	str	r4, [r0, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001614:	e9c0 3403 	strd	r3, r4, [r0, #12]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001618:	6184      	str	r4, [r0, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800161a:	f002 f90b 	bl	8003834 <HAL_TIM_PWM_Init>
 800161e:	b108      	cbz	r0, 8001624 <main+0x220>
		Error_Handler();
 8001620:	f7ff feb6 	bl	8001390 <Error_Handler>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001624:	2300      	movs	r3, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001626:	a905      	add	r1, sp, #20
 8001628:	483b      	ldr	r0, [pc, #236]	; (8001718 <main+0x314>)
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162a:	e9cd 3305 	strd	r3, r3, [sp, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800162e:	f002 f9d3 	bl	80039d8 <HAL_TIMEx_MasterConfigSynchronization>
 8001632:	b108      	cbz	r0, 8001638 <main+0x234>
		Error_Handler();
 8001634:	f7ff feac 	bl	8001390 <Error_Handler>
	sConfigOC.Pulse = 124;
 8001638:	2260      	movs	r2, #96	; 0x60
 800163a:	237c      	movs	r3, #124	; 0x7c
 800163c:	e9cd 2307 	strd	r2, r3, [sp, #28]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001640:	2200      	movs	r2, #0
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001642:	a907      	add	r1, sp, #28
 8001644:	4834      	ldr	r0, [pc, #208]	; (8001718 <main+0x314>)
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001646:	9209      	str	r2, [sp, #36]	; 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001648:	920b      	str	r2, [sp, #44]	; 0x2c
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800164a:	f002 f939 	bl	80038c0 <HAL_TIM_PWM_ConfigChannel>
 800164e:	b108      	cbz	r0, 8001654 <main+0x250>
		Error_Handler();
 8001650:	f7ff fe9e 	bl	8001390 <Error_Handler>
	HAL_TIM_MspPostInit(&htim2);
 8001654:	4830      	ldr	r0, [pc, #192]	; (8001718 <main+0x314>)
 8001656:	f000 fc21 	bl	8001e9c <HAL_TIM_MspPostInit>
	BuzzerSetVolume(0);
 800165a:	2000      	movs	r0, #0
 800165c:	f7ff fc72 	bl	8000f44 <_Z15BuzzerSetVolumet>
	HAL_TIM_OC_Start(&htim2, TIM_CHANNEL_1);
 8001660:	2100      	movs	r1, #0
 8001662:	482d      	ldr	r0, [pc, #180]	; (8001718 <main+0x314>)
 8001664:	f002 f99c 	bl	80039a0 <HAL_TIM_OC_Start>
	osKernelInitialize();
 8001668:	f002 fbd8 	bl	8003e1c <osKernelInitialize>
	I2C2MutexHandle = osMutexNew(&I2C2Mutex_attributes);
 800166c:	482b      	ldr	r0, [pc, #172]	; (800171c <main+0x318>)
 800166e:	f002 fd2f 	bl	80040d0 <osMutexNew>
 8001672:	4b2b      	ldr	r3, [pc, #172]	; (8001720 <main+0x31c>)
 8001674:	6018      	str	r0, [r3, #0]
	AccelStructMutexHandle = osMutexNew(&AccelStructMutex_attributes);
 8001676:	482b      	ldr	r0, [pc, #172]	; (8001724 <main+0x320>)
 8001678:	f002 fd2a 	bl	80040d0 <osMutexNew>
 800167c:	4b2a      	ldr	r3, [pc, #168]	; (8001728 <main+0x324>)
 800167e:	6018      	str	r0, [r3, #0]
	DataReadyEvent = osEventFlagsNew(NULL);
 8001680:	2000      	movs	r0, #0
 8001682:	f002 fc95 	bl	8003fb0 <osEventFlagsNew>
 8001686:	4b29      	ldr	r3, [pc, #164]	; (800172c <main+0x328>)
	buzzerQueueHandle = osMessageQueueNew (1, sizeof(buzzerStruct), &buzzerQueue_attributes);
 8001688:	4a29      	ldr	r2, [pc, #164]	; (8001730 <main+0x32c>)
	DataReadyEvent = osEventFlagsNew(NULL);
 800168a:	6018      	str	r0, [r3, #0]
	buzzerQueueHandle = osMessageQueueNew (1, sizeof(buzzerStruct), &buzzerQueue_attributes);
 800168c:	2106      	movs	r1, #6
 800168e:	2001      	movs	r0, #1
 8001690:	f002 fd7c 	bl	800418c <osMessageQueueNew>
	keyboardQueueHandle = osMessageQueueNew(2, sizeof(Keyboard::buttonEventStruct), &keyboardQueue_attributes);
 8001694:	2102      	movs	r1, #2
	buzzerQueueHandle = osMessageQueueNew (1, sizeof(buzzerStruct), &buzzerQueue_attributes);
 8001696:	4b27      	ldr	r3, [pc, #156]	; (8001734 <main+0x330>)
	keyboardQueueHandle = osMessageQueueNew(2, sizeof(Keyboard::buttonEventStruct), &keyboardQueue_attributes);
 8001698:	4a27      	ldr	r2, [pc, #156]	; (8001738 <main+0x334>)
	buzzerQueueHandle = osMessageQueueNew (1, sizeof(buzzerStruct), &buzzerQueue_attributes);
 800169a:	6018      	str	r0, [r3, #0]
	keyboardQueueHandle = osMessageQueueNew(2, sizeof(Keyboard::buttonEventStruct), &keyboardQueue_attributes);
 800169c:	4608      	mov	r0, r1
 800169e:	f002 fd75 	bl	800418c <osMessageQueueNew>
 80016a2:	4b26      	ldr	r3, [pc, #152]	; (800173c <main+0x338>)
	GPS_UARTQueueHandle = osMessageQueueNew(8, sizeof(uint8_t)*128, &GPS_UARTQueue_attributes);
 80016a4:	4a26      	ldr	r2, [pc, #152]	; (8001740 <main+0x33c>)
	keyboardQueueHandle = osMessageQueueNew(2, sizeof(Keyboard::buttonEventStruct), &keyboardQueue_attributes);
 80016a6:	6018      	str	r0, [r3, #0]
	GPS_UARTQueueHandle = osMessageQueueNew(8, sizeof(uint8_t)*128, &GPS_UARTQueue_attributes);
 80016a8:	2180      	movs	r1, #128	; 0x80
 80016aa:	2008      	movs	r0, #8
 80016ac:	f002 fd6e 	bl	800418c <osMessageQueueNew>
 80016b0:	4b24      	ldr	r3, [pc, #144]	; (8001744 <main+0x340>)
	toSDcardStringQueueHandle = osMessageQueueNew(24, sizeof(Flash::stringStruct), &toSDcardStringQueue_attributes);
 80016b2:	4a25      	ldr	r2, [pc, #148]	; (8001748 <main+0x344>)
	GPS_UARTQueueHandle = osMessageQueueNew(8, sizeof(uint8_t)*128, &GPS_UARTQueue_attributes);
 80016b4:	6018      	str	r0, [r3, #0]
	toSDcardStringQueueHandle = osMessageQueueNew(24, sizeof(Flash::stringStruct), &toSDcardStringQueue_attributes);
 80016b6:	2168      	movs	r1, #104	; 0x68
 80016b8:	2018      	movs	r0, #24
 80016ba:	f002 fd67 	bl	800418c <osMessageQueueNew>
 80016be:	4b23      	ldr	r3, [pc, #140]	; (800174c <main+0x348>)
	accelTaskHandle = osThreadNew(StartAccelTask, NULL, &accelTask_attributes);
 80016c0:	4a23      	ldr	r2, [pc, #140]	; (8001750 <main+0x34c>)
	toSDcardStringQueueHandle = osMessageQueueNew(24, sizeof(Flash::stringStruct), &toSDcardStringQueue_attributes);
 80016c2:	6018      	str	r0, [r3, #0]
	accelTaskHandle = osThreadNew(StartAccelTask, NULL, &accelTask_attributes);
 80016c4:	2100      	movs	r1, #0
 80016c6:	4823      	ldr	r0, [pc, #140]	; (8001754 <main+0x350>)
 80016c8:	f002 fbfa 	bl	8003ec0 <osThreadNew>
 80016cc:	4b22      	ldr	r3, [pc, #136]	; (8001758 <main+0x354>)
	gpsNMEA_ParserTHandle = osThreadNew(StartgpsNMEA_ParserTask, NULL, &gpsNMEA_ParserT_attributes);
 80016ce:	4a23      	ldr	r2, [pc, #140]	; (800175c <main+0x358>)
	accelTaskHandle = osThreadNew(StartAccelTask, NULL, &accelTask_attributes);
 80016d0:	6018      	str	r0, [r3, #0]
	gpsNMEA_ParserTHandle = osThreadNew(StartgpsNMEA_ParserTask, NULL, &gpsNMEA_ParserT_attributes);
 80016d2:	2100      	movs	r1, #0
 80016d4:	4822      	ldr	r0, [pc, #136]	; (8001760 <main+0x35c>)
 80016d6:	f002 fbf3 	bl	8003ec0 <osThreadNew>
 80016da:	4b22      	ldr	r3, [pc, #136]	; (8001764 <main+0x360>)
 80016dc:	6018      	str	r0, [r3, #0]
	osKernelStart();
 80016de:	f002 fbb9 	bl	8003e54 <osKernelStart>
 80016e2:	e7fe      	b.n	80016e2 <main+0x2de>
 80016e4:	40021000 	.word	0x40021000
 80016e8:	40010800 	.word	0x40010800
 80016ec:	40010c00 	.word	0x40010c00
 80016f0:	10210000 	.word	0x10210000
 80016f4:	2000038c 	.word	0x2000038c
 80016f8:	20000424 	.word	0x20000424
 80016fc:	40013800 	.word	0x40013800
 8001700:	200004a8 	.word	0x200004a8
 8001704:	20000464 	.word	0x20000464
 8001708:	40004800 	.word	0x40004800
 800170c:	20000338 	.word	0x20000338
 8001710:	40005400 	.word	0x40005400
 8001714:	00061a80 	.word	0x00061a80
 8001718:	200003e4 	.word	0x200003e4
 800171c:	080081c8 	.word	0x080081c8
 8001720:	20000214 	.word	0x20000214
 8001724:	08008268 	.word	0x08008268
 8001728:	20000208 	.word	0x20000208
 800172c:	2000020c 	.word	0x2000020c
 8001730:	080081fc 	.word	0x080081fc
 8001734:	20000264 	.word	0x20000264
 8001738:	0800822c 	.word	0x0800822c
 800173c:	200004a4 	.word	0x200004a4
 8001740:	08008214 	.word	0x08008214
 8001744:	20000210 	.word	0x20000210
 8001748:	08008278 	.word	0x08008278
 800174c:	200004c8 	.word	0x200004c8
 8001750:	080081d8 	.word	0x080081d8
 8001754:	080017a9 	.word	0x080017a9
 8001758:	20000260 	.word	0x20000260
 800175c:	08008244 	.word	0x08008244
 8001760:	08001315 	.word	0x08001315
 8001764:	20000268 	.word	0x20000268
 8001768:	40003800 	.word	0x40003800

0800176c <UART_Printf>:
}
#endif /* USE_FULL_ASSERT */

#ifdef DEBUG_FROM_UART3

void UART_Printf(const char* fmt, ...) {
 800176c:	b40f      	push	{r0, r1, r2, r3}
 800176e:	b500      	push	{lr}
 8001770:	b0c3      	sub	sp, #268	; 0x10c
 8001772:	ab44      	add	r3, sp, #272	; 0x110
 8001774:	f853 2b04 	ldr.w	r2, [r3], #4
	char buff[256];
	va_list args;
	va_start(args, fmt);
	vsnprintf(buff, sizeof(buff), fmt, args);
 8001778:	f44f 7180 	mov.w	r1, #256	; 0x100
 800177c:	a802      	add	r0, sp, #8
	va_start(args, fmt);
 800177e:	9301      	str	r3, [sp, #4]
	vsnprintf(buff, sizeof(buff), fmt, args);
 8001780:	f005 f9e6 	bl	8006b50 <vsniprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)buff, strlen(buff),
 8001784:	a802      	add	r0, sp, #8
 8001786:	f7fe fce3 	bl	8000150 <strlen>
 800178a:	f04f 33ff 	mov.w	r3, #4294967295
 800178e:	b282      	uxth	r2, r0
 8001790:	a902      	add	r1, sp, #8
 8001792:	4804      	ldr	r0, [pc, #16]	; (80017a4 <UART_Printf+0x38>)
 8001794:	f002 f9dc 	bl	8003b50 <HAL_UART_Transmit>
			HAL_MAX_DELAY);
	va_end(args);
}
 8001798:	b043      	add	sp, #268	; 0x10c
 800179a:	f85d eb04 	ldr.w	lr, [sp], #4
 800179e:	b004      	add	sp, #16
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	20000464 	.word	0x20000464

080017a8 <_Z14StartAccelTaskPv>:
{
 80017a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t delay = osKernelGetTickCount();
 80017ac:	f002 fb72 	bl	8003e94 <osKernelGetTickCount>
	uint32_t Alldelay = osKernelGetTickCount();
 80017b0:	f002 fb70 	bl	8003e94 <osKernelGetTickCount>
	result = MPU9250_Init(&hi2c1,&accelStruct,TM_MPU9250_Device_0);
 80017b4:	2200      	movs	r2, #0
 80017b6:	4928      	ldr	r1, [pc, #160]	; (8001858 <_Z14StartAccelTaskPv+0xb0>)
 80017b8:	4828      	ldr	r0, [pc, #160]	; (800185c <_Z14StartAccelTaskPv+0xb4>)
 80017ba:	f7ff fc3d 	bl	8001038 <MPU9250_Init>
	UART_Printf("start accel task\r\n");
 80017be:	4828      	ldr	r0, [pc, #160]	; (8001860 <_Z14StartAccelTaskPv+0xb8>)
 80017c0:	f7ff ffd4 	bl	800176c <UART_Printf>
	uint32_t countMessage=0;
 80017c4:	2500      	movs	r5, #0
		if(osEventFlagsWait(DataReadyEvent, 0x01, osFlagsWaitAny, 100)){
 80017c6:	2764      	movs	r7, #100	; 0x64
		Alldelay= osKernelGetTickCount();
 80017c8:	f002 fb64 	bl	8003e94 <osKernelGetTickCount>
		if(osEventFlagsWait(DataReadyEvent, 0x01, osFlagsWaitAny, 100)){
 80017cc:	4e25      	ldr	r6, [pc, #148]	; (8001864 <_Z14StartAccelTaskPv+0xbc>)
		Alldelay= osKernelGetTickCount();
 80017ce:	4680      	mov	r8, r0
		if(osEventFlagsWait(DataReadyEvent, 0x01, osFlagsWaitAny, 100)){
 80017d0:	2364      	movs	r3, #100	; 0x64
 80017d2:	2200      	movs	r2, #0
 80017d4:	2101      	movs	r1, #1
 80017d6:	6830      	ldr	r0, [r6, #0]
 80017d8:	f002 fc42 	bl	8004060 <osEventFlagsWait>
 80017dc:	fbb5 f4f7 	udiv	r4, r5, r7
 80017e0:	fb07 5414 	mls	r4, r7, r4, r5
 80017e4:	b138      	cbz	r0, 80017f6 <_Z14StartAccelTaskPv+0x4e>
			delay = osKernelGetTickCount();
 80017e6:	f002 fb55 	bl	8003e94 <osKernelGetTickCount>
			result =	TM_MPU9250_ReadAcce(&accelStruct);
 80017ea:	481b      	ldr	r0, [pc, #108]	; (8001858 <_Z14StartAccelTaskPv+0xb0>)
 80017ec:	f7ff fce4 	bl	80011b8 <TM_MPU9250_ReadAcce>
			if(countMessage%100==0){
 80017f0:	b90c      	cbnz	r4, 80017f6 <_Z14StartAccelTaskPv+0x4e>
				stop = osKernelGetTickCount()-delay;
 80017f2:	f002 fb4f 	bl	8003e94 <osKernelGetTickCount>
		if(osEventFlagsWait(DataReadyEvent, 0x01, osFlagsWaitAny, 100)){
 80017f6:	2364      	movs	r3, #100	; 0x64
 80017f8:	2200      	movs	r2, #0
 80017fa:	2101      	movs	r1, #1
 80017fc:	6830      	ldr	r0, [r6, #0]
 80017fe:	f002 fc2f 	bl	8004060 <osEventFlagsWait>
 8001802:	b150      	cbz	r0, 800181a <_Z14StartAccelTaskPv+0x72>
			delay = osKernelGetTickCount();
 8001804:	f002 fb46 	bl	8003e94 <osKernelGetTickCount>
			result =	TM_MPU9250_ReadGyro(&accelStruct);
 8001808:	4813      	ldr	r0, [pc, #76]	; (8001858 <_Z14StartAccelTaskPv+0xb0>)
 800180a:	f7ff fd10 	bl	800122e <TM_MPU9250_ReadGyro>
			result =	TM_MPU9250_ReadMag(&accelStruct);
 800180e:	4812      	ldr	r0, [pc, #72]	; (8001858 <_Z14StartAccelTaskPv+0xb0>)
 8001810:	f7ff fd48 	bl	80012a4 <TM_MPU9250_ReadMag>
			if(countMessage%100==0){
 8001814:	b90c      	cbnz	r4, 800181a <_Z14StartAccelTaskPv+0x72>
				stop = osKernelGetTickCount()-delay;
 8001816:	f002 fb3d 	bl	8003e94 <osKernelGetTickCount>
		if(osEventFlagsWait(DataReadyEvent, 0x01, osFlagsWaitAny, 100)){
 800181a:	2364      	movs	r3, #100	; 0x64
 800181c:	2200      	movs	r2, #0
 800181e:	2101      	movs	r1, #1
 8001820:	6830      	ldr	r0, [r6, #0]
 8001822:	f002 fc1d 	bl	8004060 <osEventFlagsWait>
 8001826:	b960      	cbnz	r0, 8001842 <_Z14StartAccelTaskPv+0x9a>
		if(countMessage%100==0){
 8001828:	b94c      	cbnz	r4, 800183e <_Z14StartAccelTaskPv+0x96>
			stop = osKernelGetTickCount()-Alldelay;
 800182a:	f002 fb33 	bl	8003e94 <osKernelGetTickCount>
			UART_Printf("del:%d:%d\r\n",stop,accelStruct.Ax_Raw);}
 800182e:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <_Z14StartAccelTaskPv+0xb0>)
 8001830:	eba0 0108 	sub.w	r1, r0, r8
 8001834:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	; 0x24
 8001838:	480b      	ldr	r0, [pc, #44]	; (8001868 <_Z14StartAccelTaskPv+0xc0>)
 800183a:	f7ff ff97 	bl	800176c <UART_Printf>
		countMessage++;
 800183e:	3501      	adds	r5, #1
		Alldelay= osKernelGetTickCount();
 8001840:	e7c2      	b.n	80017c8 <_Z14StartAccelTaskPv+0x20>
			delay = osKernelGetTickCount();
 8001842:	f002 fb27 	bl	8003e94 <osKernelGetTickCount>
			result =	TM_MPU9250_ReadMag(&accelStruct);
 8001846:	4804      	ldr	r0, [pc, #16]	; (8001858 <_Z14StartAccelTaskPv+0xb0>)
 8001848:	f7ff fd2c 	bl	80012a4 <TM_MPU9250_ReadMag>
			if(countMessage%100==0){
 800184c:	2c00      	cmp	r4, #0
 800184e:	d1f6      	bne.n	800183e <_Z14StartAccelTaskPv+0x96>
				stop = osKernelGetTickCount()-delay;
 8001850:	f002 fb20 	bl	8003e94 <osKernelGetTickCount>
 8001854:	e7e9      	b.n	800182a <_Z14StartAccelTaskPv+0x82>
 8001856:	bf00      	nop
 8001858:	20000218 	.word	0x20000218
 800185c:	20000338 	.word	0x20000338
 8001860:	080081a7 	.word	0x080081a7
 8001864:	2000020c 	.word	0x2000020c
 8001868:	080081ba 	.word	0x080081ba

0800186c <_ZN9NMEA_UART6ParserD1Ev>:
    GPS_COUNT = 0;

}

Parser::~Parser() {
}
 800186c:	4770      	bx	lr

0800186e <_ZN9NMEA_UART6ParserD0Ev>:
Parser::~Parser() {
 800186e:	b510      	push	{r4, lr}
 8001870:	4604      	mov	r4, r0
}
 8001872:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001876:	f004 fbe7 	bl	8006048 <_ZdlPvj>
 800187a:	4620      	mov	r0, r4
 800187c:	bd10      	pop	{r4, pc}
	...

08001880 <_ZN9NMEA_UART6ParserC1Ev>:
    GSV { UNUSED, UNUSED, ViewSatellite, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED}
 8001880:	4601      	mov	r1, r0
 8001882:	4a65      	ldr	r2, [pc, #404]	; (8001a18 <_ZN9NMEA_UART6ParserC1Ev+0x198>)
Parser::Parser() :
 8001884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    GSV { UNUSED, UNUSED, ViewSatellite, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED, UNUSED}
 8001888:	f841 2b04 	str.w	r2, [r1], #4
 800188c:	f100 020e 	add.w	r2, r0, #14
 8001890:	f8c0 20c8 	str.w	r2, [r0, #200]	; 0xc8
 8001894:	f100 0235 	add.w	r2, r0, #53	; 0x35
 8001898:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
 800189c:	f8c0 20e0 	str.w	r2, [r0, #224]	; 0xe0
 80018a0:	f8c0 1120 	str.w	r1, [r0, #288]	; 0x120
 80018a4:	f100 023e 	add.w	r2, r0, #62	; 0x3e
 80018a8:	f100 0163 	add.w	r1, r0, #99	; 0x63
 80018ac:	f100 042a 	add.w	r4, r0, #42	; 0x2a
 80018b0:	f100 0e2c 	add.w	lr, r0, #44	; 0x2c
 80018b4:	f8c0 20e4 	str.w	r2, [r0, #228]	; 0xe4
 80018b8:	f100 0848 	add.w	r8, r0, #72	; 0x48
 80018bc:	f100 02a0 	add.w	r2, r0, #160	; 0xa0
 80018c0:	f8c0 1134 	str.w	r1, [r0, #308]	; 0x134
 80018c4:	f100 0165 	add.w	r1, r0, #101	; 0x65
 80018c8:	e9c0 823e 	strd	r8, r2, [r0, #248]	; 0xf8
 80018cc:	f100 0710 	add.w	r7, r0, #16
 80018d0:	f100 061c 	add.w	r6, r0, #28
 80018d4:	f100 051e 	add.w	r5, r0, #30
 80018d8:	f8c0 40d8 	str.w	r4, [r0, #216]	; 0xd8
 80018dc:	f8c0 e0dc 	str.w	lr, [r0, #220]	; 0xdc
 80018e0:	f100 0c46 	add.w	ip, r0, #70	; 0x46
 80018e4:	f8c0 e108 	str.w	lr, [r0, #264]	; 0x108
 80018e8:	f8c0 4130 	str.w	r4, [r0, #304]	; 0x130
 80018ec:	f8c0 1138 	str.w	r1, [r0, #312]	; 0x138
 80018f0:	f100 0468 	add.w	r4, r0, #104	; 0x68
 80018f4:	f100 018c 	add.w	r1, r0, #140	; 0x8c
 80018f8:	f100 0851 	add.w	r8, r0, #81	; 0x51
 80018fc:	f100 0e5a 	add.w	lr, r0, #90	; 0x5a
 8001900:	e9c0 223a 	strd	r2, r2, [r0, #232]	; 0xe8
 8001904:	e9c0 c23c 	strd	ip, r2, [r0, #240]	; 0xf0
 8001908:	f8c0 2104 	str.w	r2, [r0, #260]	; 0x104
 800190c:	f8c0 210c 	str.w	r2, [r0, #268]	; 0x10c
 8001910:	f8c0 2114 	str.w	r2, [r0, #276]	; 0x114
 8001914:	f8c0 211c 	str.w	r2, [r0, #284]	; 0x11c
 8001918:	f8c0 70cc 	str.w	r7, [r0, #204]	; 0xcc
 800191c:	f8c0 60d0 	str.w	r6, [r0, #208]	; 0xd0
 8001920:	f8c0 50d4 	str.w	r5, [r0, #212]	; 0xd4
 8001924:	f8c0 8100 	str.w	r8, [r0, #256]	; 0x100
 8001928:	f8c0 e110 	str.w	lr, [r0, #272]	; 0x110
 800192c:	f8c0 c118 	str.w	ip, [r0, #280]	; 0x118
 8001930:	f8c0 7124 	str.w	r7, [r0, #292]	; 0x124
 8001934:	f8c0 6128 	str.w	r6, [r0, #296]	; 0x128
 8001938:	f8c0 512c 	str.w	r5, [r0, #300]	; 0x12c
 800193c:	f8c0 113c 	str.w	r1, [r0, #316]	; 0x13c
 8001940:	f8c0 4140 	str.w	r4, [r0, #320]	; 0x140
 8001944:	f100 0474 	add.w	r4, r0, #116	; 0x74
 8001948:	f8c0 4148 	str.w	r4, [r0, #328]	; 0x148
 800194c:	f100 0480 	add.w	r4, r0, #128	; 0x80
 8001950:	f8c0 415c 	str.w	r4, [r0, #348]	; 0x15c
 8001954:	f8c0 1198 	str.w	r1, [r0, #408]	; 0x198
 8001958:	f100 0482 	add.w	r4, r0, #130	; 0x82
 800195c:	f100 0194 	add.w	r1, r0, #148	; 0x94
 8001960:	f8c0 4160 	str.w	r4, [r0, #352]	; 0x160
 8001964:	f8c0 119c 	str.w	r1, [r0, #412]	; 0x19c
 8001968:	f100 0484 	add.w	r4, r0, #132	; 0x84
 800196c:	f100 019c 	add.w	r1, r0, #156	; 0x9c
 8001970:	f8c0 2144 	str.w	r2, [r0, #324]	; 0x144
 8001974:	f8c0 214c 	str.w	r2, [r0, #332]	; 0x14c
 8001978:	f8c0 2150 	str.w	r2, [r0, #336]	; 0x150
 800197c:	f8c0 2154 	str.w	r2, [r0, #340]	; 0x154
 8001980:	f8c0 2158 	str.w	r2, [r0, #344]	; 0x158
 8001984:	f8c0 2164 	str.w	r2, [r0, #356]	; 0x164
 8001988:	f8c0 2168 	str.w	r2, [r0, #360]	; 0x168
 800198c:	f8c0 216c 	str.w	r2, [r0, #364]	; 0x16c
 8001990:	f8c0 2170 	str.w	r2, [r0, #368]	; 0x170
 8001994:	f8c0 2174 	str.w	r2, [r0, #372]	; 0x174
 8001998:	f8c0 2178 	str.w	r2, [r0, #376]	; 0x178
 800199c:	f8c0 217c 	str.w	r2, [r0, #380]	; 0x17c
 80019a0:	f8c0 2180 	str.w	r2, [r0, #384]	; 0x180
 80019a4:	f8c0 2184 	str.w	r2, [r0, #388]	; 0x184
 80019a8:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 80019ac:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 80019b0:	f8c0 2190 	str.w	r2, [r0, #400]	; 0x190
 80019b4:	f8c0 21a0 	str.w	r2, [r0, #416]	; 0x1a0
 80019b8:	f8c0 21a4 	str.w	r2, [r0, #420]	; 0x1a4
 80019bc:	f8c0 21a8 	str.w	r2, [r0, #424]	; 0x1a8
 80019c0:	f8c0 21b0 	str.w	r2, [r0, #432]	; 0x1b0
 80019c4:	f8c0 21b4 	str.w	r2, [r0, #436]	; 0x1b4
 80019c8:	f8c0 21b8 	str.w	r2, [r0, #440]	; 0x1b8
 80019cc:	f8c0 21bc 	str.w	r2, [r0, #444]	; 0x1bc
 80019d0:	f8c0 4194 	str.w	r4, [r0, #404]	; 0x194
 80019d4:	f8c0 11ac 	str.w	r1, [r0, #428]	; 0x1ac
 80019d8:	f8c0 21c0 	str.w	r2, [r0, #448]	; 0x1c0
 80019dc:	f8c0 21c4 	str.w	r2, [r0, #452]	; 0x1c4
 80019e0:	f8c0 21c8 	str.w	r2, [r0, #456]	; 0x1c8
 80019e4:	f8c0 21cc 	str.w	r2, [r0, #460]	; 0x1cc
 80019e8:	f8c0 21d0 	str.w	r2, [r0, #464]	; 0x1d0
 80019ec:	f8c0 21d4 	str.w	r2, [r0, #468]	; 0x1d4
 80019f0:	f8c0 21d8 	str.w	r2, [r0, #472]	; 0x1d8
 80019f4:	f8c0 21dc 	str.w	r2, [r0, #476]	; 0x1dc
 80019f8:	f8c0 21e0 	str.w	r2, [r0, #480]	; 0x1e0
 80019fc:	f8c0 21e4 	str.w	r2, [r0, #484]	; 0x1e4
 8001a00:	f8c0 21e8 	str.w	r2, [r0, #488]	; 0x1e8
 8001a04:	f8c0 21ec 	str.w	r2, [r0, #492]	; 0x1ec
 8001a08:	f8c0 21f0 	str.w	r2, [r0, #496]	; 0x1f0
    GLONAS_COUNT = 0;
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f8a0 20c0 	strh.w	r2, [r0, #192]	; 0xc0
}
 8001a12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a16:	bf00      	nop
 8001a18:	0800830c 	.word	0x0800830c

08001a1c <_ZN9NMEA_UART10asciiToIntEPc>:
    resultDecCoor = dd + ((float) mm / 60) + ((float) ss / 60);
    return (resultDecCoor);
}

/*// String  Int,   , "154" -> 154*/
int asciiToInt(char* s) {
 8001a1c:	1e42      	subs	r2, r0, #1
    int n = 0;
    while (*s >= '0' && *s <= '9') {
        n *= 10;
 8001a1e:	210a      	movs	r1, #10
    int n = 0;
 8001a20:	2000      	movs	r0, #0
int asciiToInt(char* s) {
 8001a22:	b510      	push	{r4, lr}
    while (*s >= '0' && *s <= '9') {
 8001a24:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8001a28:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 8001a2c:	2c09      	cmp	r4, #9
 8001a2e:	d803      	bhi.n	8001a38 <_ZN9NMEA_UART10asciiToIntEPc+0x1c>
        n += *s++;
 8001a30:	fb01 3000 	mla	r0, r1, r0, r3
        n -= '0';
 8001a34:	3830      	subs	r0, #48	; 0x30
    while (*s >= '0' && *s <= '9') {
 8001a36:	e7f5      	b.n	8001a24 <_ZN9NMEA_UART10asciiToIntEPc+0x8>
    }
    return (n);
}
 8001a38:	bd10      	pop	{r4, pc}
	...

08001a3c <_ZN9NMEA_UART6Parser10charParserEh>:
    if (data == '$') {
 8001a3c:	2924      	cmp	r1, #36	; 0x24
GPS_MESSEGE_TYPE Parser::charParser(unsigned char data) {
 8001a3e:	b570      	push	{r4, r5, r6, lr}
 8001a40:	4604      	mov	r4, r0
 8001a42:	4e8e      	ldr	r6, [pc, #568]	; (8001c7c <_ZN9NMEA_UART6Parser10charParserEh+0x240>)
    if (data == '$') {
 8001a44:	d108      	bne.n	8001a58 <_ZN9NMEA_UART6Parser10charParserEh+0x1c>
        ComaPoint = 0xff;
 8001a46:	22ff      	movs	r2, #255	; 0xff
        ByteCount = 0;
 8001a48:	2000      	movs	r0, #0
        ComaPoint = 0xff;
 8001a4a:	4b8d      	ldr	r3, [pc, #564]	; (8001c80 <_ZN9NMEA_UART6Parser10charParserEh+0x244>)
        ByteCount = 0;
 8001a4c:	7030      	strb	r0, [r6, #0]
        ComaPoint = 0xff;
 8001a4e:	701a      	strb	r2, [r3, #0]
        MsgTxt = (char*) &MsgType;
 8001a50:	4b8c      	ldr	r3, [pc, #560]	; (8001c84 <_ZN9NMEA_UART6Parser10charParserEh+0x248>)
 8001a52:	4a8d      	ldr	r2, [pc, #564]	; (8001c88 <_ZN9NMEA_UART6Parser10charParserEh+0x24c>)
 8001a54:	601a      	str	r2, [r3, #0]
}
 8001a56:	bd70      	pop	{r4, r5, r6, pc}
    if (ByteCount == 0xff)
 8001a58:	7833      	ldrb	r3, [r6, #0]
 8001a5a:	2bff      	cmp	r3, #255	; 0xff
 8001a5c:	d101      	bne.n	8001a62 <_ZN9NMEA_UART6Parser10charParserEh+0x26>
        return (GPS_NULL);
 8001a5e:	2000      	movs	r0, #0
 8001a60:	e7f9      	b.n	8001a56 <_ZN9NMEA_UART6Parser10charParserEh+0x1a>
    ByteCount++;
 8001a62:	1c5a      	adds	r2, r3, #1
 8001a64:	b2d2      	uxtb	r2, r2
    if (ByteCount <= 1)
 8001a66:	2a01      	cmp	r2, #1
    ByteCount++;
 8001a68:	7032      	strb	r2, [r6, #0]
    if (ByteCount <= 1)
 8001a6a:	d0f8      	beq.n	8001a5e <_ZN9NMEA_UART6Parser10charParserEh+0x22>
    if (ByteCount < 6 && ByteCount > 1) /*// 4  */
 8001a6c:	3b01      	subs	r3, #1
 8001a6e:	2b03      	cmp	r3, #3
 8001a70:	d805      	bhi.n	8001a7e <_ZN9NMEA_UART6Parser10charParserEh+0x42>
        *MsgTxt = data; /*//    */
 8001a72:	4a84      	ldr	r2, [pc, #528]	; (8001c84 <_ZN9NMEA_UART6Parser10charParserEh+0x248>)
 8001a74:	6813      	ldr	r3, [r2, #0]
 8001a76:	f803 1b01 	strb.w	r1, [r3], #1
        MsgTxt++;
 8001a7a:	6013      	str	r3, [r2, #0]
 8001a7c:	e7ef      	b.n	8001a5e <_ZN9NMEA_UART6Parser10charParserEh+0x22>
    switch (MsgType) {
 8001a7e:	4d82      	ldr	r5, [pc, #520]	; (8001c88 <_ZN9NMEA_UART6Parser10charParserEh+0x24c>)
 8001a80:	4a82      	ldr	r2, [pc, #520]	; (8001c8c <_ZN9NMEA_UART6Parser10charParserEh+0x250>)
 8001a82:	682b      	ldr	r3, [r5, #0]
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d055      	beq.n	8001b34 <_ZN9NMEA_UART6Parser10charParserEh+0xf8>
 8001a88:	d826      	bhi.n	8001ad8 <_ZN9NMEA_UART6Parser10charParserEh+0x9c>
 8001a8a:	f1a2 7201 	sub.w	r2, r2, #33816576	; 0x2040000
 8001a8e:	f5a2 3202 	sub.w	r2, r2, #133120	; 0x20800
 8001a92:	f2a2 22fe 	subw	r2, r2, #766	; 0x2fe
 8001a96:	4293      	cmp	r3, r2
 8001a98:	f000 8092 	beq.w	8001bc0 <_ZN9NMEA_UART6Parser10charParserEh+0x184>
 8001a9c:	d806      	bhi.n	8001aac <_ZN9NMEA_UART6Parser10charParserEh+0x70>
 8001a9e:	3a02      	subs	r2, #2
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	f000 808d 	beq.w	8001bc0 <_ZN9NMEA_UART6Parser10charParserEh+0x184>
        ByteCount = 0xff;
 8001aa6:	23ff      	movs	r3, #255	; 0xff
 8001aa8:	7033      	strb	r3, [r6, #0]
 8001aaa:	e7d8      	b.n	8001a5e <_ZN9NMEA_UART6Parser10charParserEh+0x22>
    switch (MsgType) {
 8001aac:	4a78      	ldr	r2, [pc, #480]	; (8001c90 <_ZN9NMEA_UART6Parser10charParserEh+0x254>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d002      	beq.n	8001ab8 <_ZN9NMEA_UART6Parser10charParserEh+0x7c>
 8001ab2:	3202      	adds	r2, #2
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d1f6      	bne.n	8001aa6 <_ZN9NMEA_UART6Parser10charParserEh+0x6a>
        if (data == ',') {
 8001ab8:	292c      	cmp	r1, #44	; 0x2c
 8001aba:	f040 80ca 	bne.w	8001c52 <_ZN9NMEA_UART6Parser10charParserEh+0x216>
            CharPoint = 0;
 8001abe:	2000      	movs	r0, #0
            ComaPoint++;
 8001ac0:	4a6f      	ldr	r2, [pc, #444]	; (8001c80 <_ZN9NMEA_UART6Parser10charParserEh+0x244>)
 8001ac2:	7813      	ldrb	r3, [r2, #0]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	7013      	strb	r3, [r2, #0]
            CharPoint = 0;
 8001aca:	4a72      	ldr	r2, [pc, #456]	; (8001c94 <_ZN9NMEA_UART6Parser10charParserEh+0x258>)
            GSA[ComaPoint][0] = 0;
 8001acc:	eb04 0483 	add.w	r4, r4, r3, lsl #2
            CharPoint = 0;
 8001ad0:	7010      	strb	r0, [r2, #0]
            GSA[ComaPoint][0] = 0;
 8001ad2:	f8d4 315c 	ldr.w	r3, [r4, #348]	; 0x15c
 8001ad6:	e03b      	b.n	8001b50 <_ZN9NMEA_UART6Parser10charParserEh+0x114>
    switch (MsgType) {
 8001ad8:	4a6f      	ldr	r2, [pc, #444]	; (8001c98 <_ZN9NMEA_UART6Parser10charParserEh+0x25c>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d051      	beq.n	8001b82 <_ZN9NMEA_UART6Parser10charParserEh+0x146>
 8001ade:	d813      	bhi.n	8001b08 <_ZN9NMEA_UART6Parser10charParserEh+0xcc>
 8001ae0:	f1a2 2204 	sub.w	r2, r2, #67109888	; 0x4000400
 8001ae4:	f5a2 22e0 	sub.w	r2, r2, #458752	; 0x70000
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d023      	beq.n	8001b34 <_ZN9NMEA_UART6Parser10charParserEh+0xf8>
 8001aec:	f102 6280 	add.w	r2, r2, #67108864	; 0x4000000
 8001af0:	f502 22e0 	add.w	r2, r2, #458752	; 0x70000
 8001af4:	f202 32fe 	addw	r2, r2, #1022	; 0x3fe
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d1d4      	bne.n	8001aa6 <_ZN9NMEA_UART6Parser10charParserEh+0x6a>
        if (data == ',') {
 8001afc:	292c      	cmp	r1, #44	; 0x2c
 8001afe:	d042      	beq.n	8001b86 <_ZN9NMEA_UART6Parser10charParserEh+0x14a>
        if (data == '*') {
 8001b00:	292a      	cmp	r1, #42	; 0x2a
 8001b02:	d14e      	bne.n	8001ba2 <_ZN9NMEA_UART6Parser10charParserEh+0x166>
            return (GPS_NVTG);
 8001b04:	2008      	movs	r0, #8
 8001b06:	e7a6      	b.n	8001a56 <_ZN9NMEA_UART6Parser10charParserEh+0x1a>
    switch (MsgType) {
 8001b08:	4a64      	ldr	r2, [pc, #400]	; (8001c9c <_ZN9NMEA_UART6Parser10charParserEh+0x260>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	f000 8084 	beq.w	8001c18 <_ZN9NMEA_UART6Parser10charParserEh+0x1dc>
 8001b10:	3204      	adds	r2, #4
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d1c7      	bne.n	8001aa6 <_ZN9NMEA_UART6Parser10charParserEh+0x6a>
        if (data == ',') {
 8001b16:	292c      	cmp	r1, #44	; 0x2c
 8001b18:	d173      	bne.n	8001c02 <_ZN9NMEA_UART6Parser10charParserEh+0x1c6>
            CharPoint = 0;
 8001b1a:	2000      	movs	r0, #0
            ComaPoint++;
 8001b1c:	4a58      	ldr	r2, [pc, #352]	; (8001c80 <_ZN9NMEA_UART6Parser10charParserEh+0x244>)
 8001b1e:	7813      	ldrb	r3, [r2, #0]
 8001b20:	3301      	adds	r3, #1
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	7013      	strb	r3, [r2, #0]
            CharPoint = 0;
 8001b26:	4a5b      	ldr	r2, [pc, #364]	; (8001c94 <_ZN9NMEA_UART6Parser10charParserEh+0x258>)
            GSV[ComaPoint][0] = 0;
 8001b28:	eb04 0483 	add.w	r4, r4, r3, lsl #2
            CharPoint = 0;
 8001b2c:	7010      	strb	r0, [r2, #0]
            GSV[ComaPoint][0] = 0;
 8001b2e:	f8d4 31a4 	ldr.w	r3, [r4, #420]	; 0x1a4
 8001b32:	e00d      	b.n	8001b50 <_ZN9NMEA_UART6Parser10charParserEh+0x114>
        if (data == ',') {
 8001b34:	292c      	cmp	r1, #44	; 0x2c
 8001b36:	d10d      	bne.n	8001b54 <_ZN9NMEA_UART6Parser10charParserEh+0x118>
            CharPoint = 0;
 8001b38:	2000      	movs	r0, #0
            ComaPoint++;
 8001b3a:	4a51      	ldr	r2, [pc, #324]	; (8001c80 <_ZN9NMEA_UART6Parser10charParserEh+0x244>)
 8001b3c:	7813      	ldrb	r3, [r2, #0]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	7013      	strb	r3, [r2, #0]
            RMC[ComaPoint][0] = 0;
 8001b44:	eb04 0483 	add.w	r4, r4, r3, lsl #2
            CharPoint = 0;
 8001b48:	4a52      	ldr	r2, [pc, #328]	; (8001c94 <_ZN9NMEA_UART6Parser10charParserEh+0x258>)
            RMC[ComaPoint][0] = 0;
 8001b4a:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
            CharPoint = 0;
 8001b4e:	7010      	strb	r0, [r2, #0]
            GSA[ComaPoint][0] = 0;
 8001b50:	7018      	strb	r0, [r3, #0]
 8001b52:	e780      	b.n	8001a56 <_ZN9NMEA_UART6Parser10charParserEh+0x1a>
        if ((data) == ('*')) {
 8001b54:	292a      	cmp	r1, #42	; 0x2a
 8001b56:	d103      	bne.n	8001b60 <_ZN9NMEA_UART6Parser10charParserEh+0x124>
            MsgType = 0;
 8001b58:	2300      	movs	r3, #0
            return (GPS_NRMC);
 8001b5a:	2002      	movs	r0, #2
            MsgType = 0;
 8001b5c:	602b      	str	r3, [r5, #0]
 8001b5e:	e77a      	b.n	8001a56 <_ZN9NMEA_UART6Parser10charParserEh+0x1a>
        RMC[ComaPoint][CharPoint++] = data;
 8001b60:	4b47      	ldr	r3, [pc, #284]	; (8001c80 <_ZN9NMEA_UART6Parser10charParserEh+0x244>)
 8001b62:	484c      	ldr	r0, [pc, #304]	; (8001c94 <_ZN9NMEA_UART6Parser10charParserEh+0x258>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	7802      	ldrb	r2, [r0, #0]
 8001b68:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001b6c:	f8d4 50c4 	ldr.w	r5, [r4, #196]	; 0xc4
 8001b70:	1c53      	adds	r3, r2, #1
 8001b72:	54a9      	strb	r1, [r5, r2]
 8001b74:	b2db      	uxtb	r3, r3
        RMC[ComaPoint][CharPoint] = 0;
 8001b76:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
        RMC[ComaPoint][CharPoint++] = data;
 8001b7a:	7003      	strb	r3, [r0, #0]
        GSA[ComaPoint][CharPoint] = 0;
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	54d0      	strb	r0, [r2, r3]
 8001b80:	e769      	b.n	8001a56 <_ZN9NMEA_UART6Parser10charParserEh+0x1a>
        if (data == ',') {
 8001b82:	292c      	cmp	r1, #44	; 0x2c
 8001b84:	d10b      	bne.n	8001b9e <_ZN9NMEA_UART6Parser10charParserEh+0x162>
            CharPoint = 0;
 8001b86:	2000      	movs	r0, #0
            ComaPoint++;
 8001b88:	4a3d      	ldr	r2, [pc, #244]	; (8001c80 <_ZN9NMEA_UART6Parser10charParserEh+0x244>)
 8001b8a:	7813      	ldrb	r3, [r2, #0]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	7013      	strb	r3, [r2, #0]
            CharPoint = 0;
 8001b92:	4a40      	ldr	r2, [pc, #256]	; (8001c94 <_ZN9NMEA_UART6Parser10charParserEh+0x258>)
            VTG[ComaPoint][0] = 0;
 8001b94:	333e      	adds	r3, #62	; 0x3e
            CharPoint = 0;
 8001b96:	7010      	strb	r0, [r2, #0]
            GGA[ComaPoint][0] = 0;
 8001b98:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8001b9c:	e7d8      	b.n	8001b50 <_ZN9NMEA_UART6Parser10charParserEh+0x114>
        if (data == '*') {
 8001b9e:	292a      	cmp	r1, #42	; 0x2a
 8001ba0:	d068      	beq.n	8001c74 <_ZN9NMEA_UART6Parser10charParserEh+0x238>
        VTG[ComaPoint][CharPoint++] = data;
 8001ba2:	4b37      	ldr	r3, [pc, #220]	; (8001c80 <_ZN9NMEA_UART6Parser10charParserEh+0x244>)
 8001ba4:	483b      	ldr	r0, [pc, #236]	; (8001c94 <_ZN9NMEA_UART6Parser10charParserEh+0x258>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	7802      	ldrb	r2, [r0, #0]
 8001baa:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001bae:	f8d4 50f8 	ldr.w	r5, [r4, #248]	; 0xf8
 8001bb2:	1c53      	adds	r3, r2, #1
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	7003      	strb	r3, [r0, #0]
 8001bb8:	54a9      	strb	r1, [r5, r2]
        VTG[ComaPoint][CharPoint] = 0;
 8001bba:	f8d4 20f8 	ldr.w	r2, [r4, #248]	; 0xf8
 8001bbe:	e7dd      	b.n	8001b7c <_ZN9NMEA_UART6Parser10charParserEh+0x140>
        if (data == ',') {
 8001bc0:	292c      	cmp	r1, #44	; 0x2c
 8001bc2:	d109      	bne.n	8001bd8 <_ZN9NMEA_UART6Parser10charParserEh+0x19c>
            CharPoint = 0;
 8001bc4:	2000      	movs	r0, #0
            ComaPoint++;
 8001bc6:	4a2e      	ldr	r2, [pc, #184]	; (8001c80 <_ZN9NMEA_UART6Parser10charParserEh+0x244>)
 8001bc8:	7813      	ldrb	r3, [r2, #0]
 8001bca:	3301      	adds	r3, #1
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	7013      	strb	r3, [r2, #0]
            CharPoint = 0;
 8001bd0:	4a30      	ldr	r2, [pc, #192]	; (8001c94 <_ZN9NMEA_UART6Parser10charParserEh+0x258>)
            GGA[ComaPoint][0] = 0;
 8001bd2:	3348      	adds	r3, #72	; 0x48
            CharPoint = 0;
 8001bd4:	7010      	strb	r0, [r2, #0]
 8001bd6:	e7df      	b.n	8001b98 <_ZN9NMEA_UART6Parser10charParserEh+0x15c>
        if (data == '*') {
 8001bd8:	292a      	cmp	r1, #42	; 0x2a
 8001bda:	d103      	bne.n	8001be4 <_ZN9NMEA_UART6Parser10charParserEh+0x1a8>
            MsgType = 0;
 8001bdc:	2300      	movs	r3, #0
            return (GPS_NGGA);
 8001bde:	2004      	movs	r0, #4
            MsgType = 0;
 8001be0:	602b      	str	r3, [r5, #0]
 8001be2:	e738      	b.n	8001a56 <_ZN9NMEA_UART6Parser10charParserEh+0x1a>
        GGA[ComaPoint][CharPoint++] = data;
 8001be4:	4b26      	ldr	r3, [pc, #152]	; (8001c80 <_ZN9NMEA_UART6Parser10charParserEh+0x244>)
 8001be6:	482b      	ldr	r0, [pc, #172]	; (8001c94 <_ZN9NMEA_UART6Parser10charParserEh+0x258>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	7802      	ldrb	r2, [r0, #0]
 8001bec:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001bf0:	f8d4 5120 	ldr.w	r5, [r4, #288]	; 0x120
 8001bf4:	1c53      	adds	r3, r2, #1
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	54a9      	strb	r1, [r5, r2]
 8001bfa:	7003      	strb	r3, [r0, #0]
        GGA[ComaPoint][CharPoint] = 0;
 8001bfc:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8001c00:	e7bc      	b.n	8001b7c <_ZN9NMEA_UART6Parser10charParserEh+0x140>
        if (data == '*') {
 8001c02:	292a      	cmp	r1, #42	; 0x2a
 8001c04:	d116      	bne.n	8001c34 <_ZN9NMEA_UART6Parser10charParserEh+0x1f8>
            GPS_COUNT = asciiToInt(ViewSatellite);
 8001c06:	309c      	adds	r0, #156	; 0x9c
 8001c08:	f7ff ff08 	bl	8001a1c <_ZN9NMEA_UART10asciiToIntEPc>
            MsgType = 0;
 8001c0c:	2300      	movs	r3, #0
            GPS_COUNT = asciiToInt(ViewSatellite);
 8001c0e:	f884 00c1 	strb.w	r0, [r4, #193]	; 0xc1
            MsgType = 0;
 8001c12:	602b      	str	r3, [r5, #0]
            return (GPS_PGSV);
 8001c14:	2005      	movs	r0, #5
 8001c16:	e71e      	b.n	8001a56 <_ZN9NMEA_UART6Parser10charParserEh+0x1a>
        if (data == ',') {
 8001c18:	292c      	cmp	r1, #44	; 0x2c
 8001c1a:	f43f af7e 	beq.w	8001b1a <_ZN9NMEA_UART6Parser10charParserEh+0xde>
        if (data == '*') {
 8001c1e:	292a      	cmp	r1, #42	; 0x2a
 8001c20:	d108      	bne.n	8001c34 <_ZN9NMEA_UART6Parser10charParserEh+0x1f8>
            GLONAS_COUNT = asciiToInt(ViewSatellite);
 8001c22:	309c      	adds	r0, #156	; 0x9c
 8001c24:	f7ff fefa 	bl	8001a1c <_ZN9NMEA_UART10asciiToIntEPc>
            MsgType = 0;
 8001c28:	2300      	movs	r3, #0
            GLONAS_COUNT = asciiToInt(ViewSatellite);
 8001c2a:	f884 00c0 	strb.w	r0, [r4, #192]	; 0xc0
            MsgType = 0;
 8001c2e:	602b      	str	r3, [r5, #0]
            return (GPS_LGSV);
 8001c30:	2006      	movs	r0, #6
 8001c32:	e710      	b.n	8001a56 <_ZN9NMEA_UART6Parser10charParserEh+0x1a>
        GSV[ComaPoint][CharPoint++] = data;
 8001c34:	4b12      	ldr	r3, [pc, #72]	; (8001c80 <_ZN9NMEA_UART6Parser10charParserEh+0x244>)
 8001c36:	4817      	ldr	r0, [pc, #92]	; (8001c94 <_ZN9NMEA_UART6Parser10charParserEh+0x258>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	7802      	ldrb	r2, [r0, #0]
 8001c3c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001c40:	f8d4 51a4 	ldr.w	r5, [r4, #420]	; 0x1a4
 8001c44:	1c53      	adds	r3, r2, #1
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	7003      	strb	r3, [r0, #0]
 8001c4a:	54a9      	strb	r1, [r5, r2]
        GSV[ComaPoint][CharPoint] = 0;
 8001c4c:	f8d4 21a4 	ldr.w	r2, [r4, #420]	; 0x1a4
 8001c50:	e794      	b.n	8001b7c <_ZN9NMEA_UART6Parser10charParserEh+0x140>
        if (data == '*') {
 8001c52:	292a      	cmp	r1, #42	; 0x2a
 8001c54:	d010      	beq.n	8001c78 <_ZN9NMEA_UART6Parser10charParserEh+0x23c>
        GSA[ComaPoint][CharPoint++] = data;
 8001c56:	4b0a      	ldr	r3, [pc, #40]	; (8001c80 <_ZN9NMEA_UART6Parser10charParserEh+0x244>)
 8001c58:	480e      	ldr	r0, [pc, #56]	; (8001c94 <_ZN9NMEA_UART6Parser10charParserEh+0x258>)
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	7802      	ldrb	r2, [r0, #0]
 8001c5e:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001c62:	f8d4 515c 	ldr.w	r5, [r4, #348]	; 0x15c
 8001c66:	1c53      	adds	r3, r2, #1
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	54a9      	strb	r1, [r5, r2]
 8001c6c:	7003      	strb	r3, [r0, #0]
        GSA[ComaPoint][CharPoint] = 0;
 8001c6e:	f8d4 215c 	ldr.w	r2, [r4, #348]	; 0x15c
 8001c72:	e783      	b.n	8001b7c <_ZN9NMEA_UART6Parser10charParserEh+0x140>
            return (GPS_PVTG);
 8001c74:	2007      	movs	r0, #7
 8001c76:	e6ee      	b.n	8001a56 <_ZN9NMEA_UART6Parser10charParserEh+0x1a>
            return (GPS_GNGSA);
 8001c78:	200a      	movs	r0, #10
 8001c7a:	e6ec      	b.n	8001a56 <_ZN9NMEA_UART6Parser10charParserEh+0x1a>
 8001c7c:	20000004 	.word	0x20000004
 8001c80:	20000005 	.word	0x20000005
 8001c84:	20000000 	.word	0x20000000
 8001c88:	200004cc 	.word	0x200004cc
 8001c8c:	434d524e 	.word	0x434d524e
 8001c90:	4153474e 	.word	0x4153474e
 8001c94:	200004d0 	.word	0x200004d0
 8001c98:	47545650 	.word	0x47545650
 8001c9c:	5653474c 	.word	0x5653474c

08001ca0 <_ZN9NMEA_UART6Parser10parseStingEPc>:
GPS_MESSEGE_TYPE Parser::parseSting(char* data) {
 8001ca0:	b570      	push	{r4, r5, r6, lr}
 8001ca2:	4606      	mov	r6, r0
 8001ca4:	1e4c      	subs	r4, r1, #1
 8001ca6:	f101 057f 	add.w	r5, r1, #127	; 0x7f
	while(buffer&&count<128)
 8001caa:	1c63      	adds	r3, r4, #1
 8001cac:	d009      	beq.n	8001cc2 <_ZN9NMEA_UART6Parser10parseStingEPc+0x22>
 8001cae:	42ac      	cmp	r4, r5
 8001cb0:	d007      	beq.n	8001cc2 <_ZN9NMEA_UART6Parser10parseStingEPc+0x22>
		result = charParser(buffer[0]);
 8001cb2:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8001cb6:	4630      	mov	r0, r6
 8001cb8:	f7ff fec0 	bl	8001a3c <_ZN9NMEA_UART6Parser10charParserEh>
		if(result!= GPS_NULL) return result;
 8001cbc:	2800      	cmp	r0, #0
 8001cbe:	d0f4      	beq.n	8001caa <_ZN9NMEA_UART6Parser10parseStingEPc+0xa>
}
 8001cc0:	bd70      	pop	{r4, r5, r6, pc}
	return GPS_NULL;
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	e7fc      	b.n	8001cc0 <_ZN9NMEA_UART6Parser10parseStingEPc+0x20>
	...

08001cc8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cc8:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <HAL_MspInit+0x48>)
{
 8001cca:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ccc:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cce:	210f      	movs	r1, #15
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cd0:	f042 0201 	orr.w	r2, r2, #1
 8001cd4:	619a      	str	r2, [r3, #24]
 8001cd6:	699a      	ldr	r2, [r3, #24]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cd8:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001cdc:	f002 0201 	and.w	r2, r2, #1
 8001ce0:	9200      	str	r2, [sp, #0]
 8001ce2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ce4:	69da      	ldr	r2, [r3, #28]
 8001ce6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001cea:	61da      	str	r2, [r3, #28]
 8001cec:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cee:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf4:	9301      	str	r3, [sp, #4]
 8001cf6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cf8:	f000 fab6 	bl	8002268 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cfc:	4a05      	ldr	r2, [pc, #20]	; (8001d14 <HAL_MspInit+0x4c>)
 8001cfe:	6853      	ldr	r3, [r2, #4]
 8001d00:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d04:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d08:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d0a:	b003      	add	sp, #12
 8001d0c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40010000 	.word	0x40010000

08001d18 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d18:	b510      	push	{r4, lr}
 8001d1a:	4604      	mov	r4, r0
 8001d1c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1e:	2210      	movs	r2, #16
 8001d20:	2100      	movs	r1, #0
 8001d22:	a802      	add	r0, sp, #8
 8001d24:	f004 f9d9 	bl	80060da <memset>
  if(hi2c->Instance==I2C1)
 8001d28:	6822      	ldr	r2, [r4, #0]
 8001d2a:	4b15      	ldr	r3, [pc, #84]	; (8001d80 <HAL_I2C_MspInit+0x68>)
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d124      	bne.n	8001d7a <HAL_I2C_MspInit+0x62>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d30:	4c14      	ldr	r4, [pc, #80]	; (8001d84 <HAL_I2C_MspInit+0x6c>)
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d32:	f44f 7240 	mov.w	r2, #768	; 0x300
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d36:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d38:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d3a:	f043 0308 	orr.w	r3, r3, #8
 8001d3e:	61a3      	str	r3, [r4, #24]
 8001d40:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d42:	4811      	ldr	r0, [pc, #68]	; (8001d88 <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d44:	f003 0308 	and.w	r3, r3, #8
 8001d48:	9300      	str	r3, [sp, #0]
 8001d4a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d4c:	2312      	movs	r3, #18
 8001d4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d52:	2303      	movs	r3, #3
 8001d54:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d56:	f000 fbeb 	bl	8002530 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001d5a:	4a0c      	ldr	r2, [pc, #48]	; (8001d8c <HAL_I2C_MspInit+0x74>)
 8001d5c:	6853      	ldr	r3, [r2, #4]
 8001d5e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d62:	f043 0302 	orr.w	r3, r3, #2
 8001d66:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d68:	69e3      	ldr	r3, [r4, #28]
 8001d6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d6e:	61e3      	str	r3, [r4, #28]
 8001d70:	69e3      	ldr	r3, [r4, #28]
 8001d72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d76:	9301      	str	r3, [sp, #4]
 8001d78:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d7a:	b006      	add	sp, #24
 8001d7c:	bd10      	pop	{r4, pc}
 8001d7e:	bf00      	nop
 8001d80:	40005400 	.word	0x40005400
 8001d84:	40021000 	.word	0x40021000
 8001d88:	40010c00 	.word	0x40010c00
 8001d8c:	40010000 	.word	0x40010000

08001d90 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d90:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d92:	2710      	movs	r7, #16
{
 8001d94:	4606      	mov	r6, r0
 8001d96:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d98:	463a      	mov	r2, r7
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	a802      	add	r0, sp, #8
 8001d9e:	f004 f99c 	bl	80060da <memset>
  if(hspi->Instance==SPI2)
 8001da2:	6832      	ldr	r2, [r6, #0]
 8001da4:	4b2e      	ldr	r3, [pc, #184]	; (8001e60 <HAL_SPI_MspInit+0xd0>)
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d157      	bne.n	8001e5a <HAL_SPI_MspInit+0xca>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001daa:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 8001dae:	69da      	ldr	r2, [r3, #28]
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db0:	f44f 4120 	mov.w	r1, #40960	; 0xa000
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001db4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001db8:	61da      	str	r2, [r3, #28]
 8001dba:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dbc:	4829      	ldr	r0, [pc, #164]	; (8001e64 <HAL_SPI_MspInit+0xd4>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001dbe:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001dc2:	9200      	str	r2, [sp, #0]
 8001dc4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc6:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_14;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc8:	2500      	movs	r5, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dca:	f042 0208 	orr.w	r2, r2, #8
 8001dce:	619a      	str	r2, [r3, #24]
 8001dd0:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001dd2:	4c25      	ldr	r4, [pc, #148]	; (8001e68 <HAL_SPI_MspInit+0xd8>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd4:	f003 0308 	and.w	r3, r3, #8
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	e9cd 1302 	strd	r1, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001de2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de4:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001de6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de8:	f000 fba2 	bl	8002530 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df0:	481c      	ldr	r0, [pc, #112]	; (8001e64 <HAL_SPI_MspInit+0xd4>)
 8001df2:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001df4:	e9cd 3502 	strd	r3, r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfa:	f000 fb99 	bl	8002530 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8001dfe:	4b1b      	ldr	r3, [pc, #108]	; (8001e6c <HAL_SPI_MspInit+0xdc>)
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001e00:	4620      	mov	r0, r4
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e02:	e9c4 3700 	strd	r3, r7, [r4]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e06:	2380      	movs	r3, #128	; 0x80
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e08:	60a5      	str	r5, [r4, #8]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e0a:	e9c4 3503 	strd	r3, r5, [r4, #12]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001e0e:	e9c4 5505 	strd	r5, r5, [r4, #20]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001e12:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001e14:	f000 fa80 	bl	8002318 <HAL_DMA_Init>
 8001e18:	b108      	cbz	r0, 8001e1e <HAL_SPI_MspInit+0x8e>
    {
      Error_Handler();
 8001e1a:	f7ff fab9 	bl	8001390 <Error_Handler>

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);

    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	4a13      	ldr	r2, [pc, #76]	; (8001e70 <HAL_SPI_MspInit+0xe0>)
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001e22:	64b4      	str	r4, [r6, #72]	; 0x48
 8001e24:	6266      	str	r6, [r4, #36]	; 0x24
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8001e26:	4c13      	ldr	r4, [pc, #76]	; (8001e74 <HAL_SPI_MspInit+0xe4>)
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e28:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e2c:	2280      	movs	r2, #128	; 0x80
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001e2e:	4620      	mov	r0, r4
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e30:	60a3      	str	r3, [r4, #8]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e32:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001e36:	e9c4 3305 	strd	r3, r3, [r4, #20]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e3a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001e3c:	f000 fa6c 	bl	8002318 <HAL_DMA_Init>
 8001e40:	b108      	cbz	r0, 8001e46 <HAL_SPI_MspInit+0xb6>
    {
      Error_Handler();
 8001e42:	f7ff faa5 	bl	8001390 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001e46:	2024      	movs	r0, #36	; 0x24
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001e48:	64f4      	str	r4, [r6, #76]	; 0x4c
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	2105      	movs	r1, #5
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001e4e:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001e50:	f000 fa0a 	bl	8002268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001e54:	2024      	movs	r0, #36	; 0x24
 8001e56:	f000 fa3b 	bl	80022d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001e5a:	b007      	add	sp, #28
 8001e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40003800 	.word	0x40003800
 8001e64:	40010c00 	.word	0x40010c00
 8001e68:	200002b0 	.word	0x200002b0
 8001e6c:	40020058 	.word	0x40020058
 8001e70:	40020044 	.word	0x40020044
 8001e74:	2000026c 	.word	0x2000026c

08001e78 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM2)
 8001e78:	6803      	ldr	r3, [r0, #0]
{
 8001e7a:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM2)
 8001e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e80:	d10a      	bne.n	8001e98 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e82:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001e86:	69da      	ldr	r2, [r3, #28]
 8001e88:	f042 0201 	orr.w	r2, r2, #1
 8001e8c:	61da      	str	r2, [r3, #28]
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	f003 0301 	and.w	r3, r3, #1
 8001e94:	9301      	str	r3, [sp, #4]
 8001e96:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001e98:	b002      	add	sp, #8
 8001e9a:	4770      	bx	lr

08001e9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e9c:	b510      	push	{r4, lr}
 8001e9e:	4604      	mov	r4, r0
 8001ea0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea2:	2210      	movs	r2, #16
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	a802      	add	r0, sp, #8
 8001ea8:	f004 f917 	bl	80060da <memset>
  if(htim->Instance==TIM2)
 8001eac:	6823      	ldr	r3, [r4, #0]
 8001eae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001eb2:	d113      	bne.n	8001edc <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001eb8:	699a      	ldr	r2, [r3, #24]
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = BUZZER_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001eba:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ebc:	f042 0204 	orr.w	r2, r2, #4
 8001ec0:	619a      	str	r2, [r3, #24]
 8001ec2:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec4:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec6:	f003 0304 	and.w	r3, r3, #4
 8001eca:	9301      	str	r3, [sp, #4]
 8001ecc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ece:	2302      	movs	r3, #2
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001ed0:	4803      	ldr	r0, [pc, #12]	; (8001ee0 <HAL_TIM_MspPostInit+0x44>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed2:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001ed8:	f000 fb2a 	bl	8002530 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001edc:	b006      	add	sp, #24
 8001ede:	bd10      	pop	{r4, pc}
 8001ee0:	40010800 	.word	0x40010800

08001ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee6:	2710      	movs	r7, #16
{
 8001ee8:	4606      	mov	r6, r0
 8001eea:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eec:	463a      	mov	r2, r7
 8001eee:	2100      	movs	r1, #0
 8001ef0:	eb0d 0007 	add.w	r0, sp, r7
 8001ef4:	f004 f8f1 	bl	80060da <memset>
  if(huart->Instance==USART1)
 8001ef8:	6833      	ldr	r3, [r6, #0]
 8001efa:	4a3b      	ldr	r2, [pc, #236]	; (8001fe8 <HAL_UART_MspInit+0x104>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d133      	bne.n	8001f68 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f00:	4b3a      	ldr	r3, [pc, #232]	; (8001fec <HAL_UART_MspInit+0x108>)
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f02:	f44f 7100 	mov.w	r1, #512	; 0x200
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f06:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f08:	4839      	ldr	r0, [pc, #228]	; (8001ff0 <HAL_UART_MspInit+0x10c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f0e:	619a      	str	r2, [r3, #24]
 8001f10:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f12:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f14:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001f18:	9200      	str	r2, [sp, #0]
 8001f1a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1c:	699a      	ldr	r2, [r3, #24]
 8001f1e:	f042 0204 	orr.w	r2, r2, #4
 8001f22:	619a      	str	r2, [r3, #24]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	f003 0304 	and.w	r3, r3, #4
 8001f2a:	9301      	str	r3, [sp, #4]
 8001f2c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f34:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f36:	eb0d 0107 	add.w	r1, sp, r7
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f3a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3c:	f000 faf8 	bl	8002530 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f40:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f44:	eb0d 0107 	add.w	r1, sp, r7
 8001f48:	4829      	ldr	r0, [pc, #164]	; (8001ff0 <HAL_UART_MspInit+0x10c>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f4a:	e9cd 3404 	strd	r3, r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4e:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f50:	f000 faee 	bl	8002530 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001f54:	2025      	movs	r0, #37	; 0x25
 8001f56:	4622      	mov	r2, r4
 8001f58:	2105      	movs	r1, #5
 8001f5a:	f000 f985 	bl	8002268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f5e:	2025      	movs	r0, #37	; 0x25
 8001f60:	f000 f9b6 	bl	80022d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f64:	b009      	add	sp, #36	; 0x24
 8001f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(huart->Instance==USART3)
 8001f68:	4a22      	ldr	r2, [pc, #136]	; (8001ff4 <HAL_UART_MspInit+0x110>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d1fa      	bne.n	8001f64 <HAL_UART_MspInit+0x80>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f6e:	4b1f      	ldr	r3, [pc, #124]	; (8001fec <HAL_UART_MspInit+0x108>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f70:	a904      	add	r1, sp, #16
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f72:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f74:	4820      	ldr	r0, [pc, #128]	; (8001ff8 <HAL_UART_MspInit+0x114>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f76:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001f7a:	61da      	str	r2, [r3, #28]
 8001f7c:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f7e:	2500      	movs	r5, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f80:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8001f84:	9202      	str	r2, [sp, #8]
 8001f86:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f88:	699a      	ldr	r2, [r3, #24]
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001f8a:	4c1c      	ldr	r4, [pc, #112]	; (8001ffc <HAL_UART_MspInit+0x118>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f8c:	f042 0208 	orr.w	r2, r2, #8
 8001f90:	619a      	str	r2, [r3, #24]
 8001f92:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f94:	f44f 6280 	mov.w	r2, #1024	; 0x400
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f98:	f003 0308 	and.w	r3, r3, #8
 8001f9c:	9303      	str	r3, [sp, #12]
 8001f9e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001faa:	f000 fac1 	bl	8002530 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fae:	f44f 6300 	mov.w	r3, #2048	; 0x800
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fb2:	4811      	ldr	r0, [pc, #68]	; (8001ff8 <HAL_UART_MspInit+0x114>)
 8001fb4:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fb6:	e9cd 3504 	strd	r3, r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fbc:	f000 fab8 	bl	8002530 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001fc0:	4b0f      	ldr	r3, [pc, #60]	; (8002000 <HAL_UART_MspInit+0x11c>)
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001fc2:	4620      	mov	r0, r4
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fc4:	e9c4 3700 	strd	r3, r7, [r4]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fc8:	2380      	movs	r3, #128	; 0x80
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fca:	60a5      	str	r5, [r4, #8]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fcc:	e9c4 3503 	strd	r3, r5, [r4, #12]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001fd0:	e9c4 5505 	strd	r5, r5, [r4, #20]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fd4:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001fd6:	f000 f99f 	bl	8002318 <HAL_DMA_Init>
 8001fda:	b108      	cbz	r0, 8001fe0 <HAL_UART_MspInit+0xfc>
      Error_Handler();
 8001fdc:	f7ff f9d8 	bl	8001390 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001fe0:	6334      	str	r4, [r6, #48]	; 0x30
 8001fe2:	6266      	str	r6, [r4, #36]	; 0x24
}
 8001fe4:	e7be      	b.n	8001f64 <HAL_UART_MspInit+0x80>
 8001fe6:	bf00      	nop
 8001fe8:	40013800 	.word	0x40013800
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40010800 	.word	0x40010800
 8001ff4:	40004800 	.word	0x40004800
 8001ff8:	40010c00 	.word	0x40010c00
 8001ffc:	200002f4 	.word	0x200002f4
 8002000:	4002001c 	.word	0x4002001c

08002004 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002004:	4770      	bx	lr

08002006 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002006:	e7fe      	b.n	8002006 <HardFault_Handler>

08002008 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002008:	e7fe      	b.n	8002008 <MemManage_Handler>

0800200a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800200a:	e7fe      	b.n	800200a <BusFault_Handler>

0800200c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800200c:	e7fe      	b.n	800200c <UsageFault_Handler>

0800200e <DebugMon_Handler>:
 800200e:	4770      	bx	lr

08002010 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002010:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002012:	f000 f905 	bl	8002220 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002016:	f003 fb7f 	bl	8005718 <xTaskGetSchedulerState>
 800201a:	2801      	cmp	r0, #1
 800201c:	d003      	beq.n	8002026 <SysTick_Handler+0x16>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800201e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  xPortSysTickHandler();
 8002022:	f003 be6f 	b.w	8005d04 <xPortSysTickHandler>
}
 8002026:	bd08      	pop	{r3, pc}

08002028 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002028:	4801      	ldr	r0, [pc, #4]	; (8002030 <DMA1_Channel2_IRQHandler+0x8>)
 800202a:	f000 b9ed 	b.w	8002408 <HAL_DMA_IRQHandler>
 800202e:	bf00      	nop
 8002030:	200002f4 	.word	0x200002f4

08002034 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8002034:	4801      	ldr	r0, [pc, #4]	; (800203c <DMA1_Channel4_IRQHandler+0x8>)
 8002036:	f000 b9e7 	b.w	8002408 <HAL_DMA_IRQHandler>
 800203a:	bf00      	nop
 800203c:	2000026c 	.word	0x2000026c

08002040 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002040:	4801      	ldr	r0, [pc, #4]	; (8002048 <DMA1_Channel5_IRQHandler+0x8>)
 8002042:	f000 b9e1 	b.w	8002408 <HAL_DMA_IRQHandler>
 8002046:	bf00      	nop
 8002048:	200002b0 	.word	0x200002b0

0800204c <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800204c:	4801      	ldr	r0, [pc, #4]	; (8002054 <SPI2_IRQHandler+0x8>)
 800204e:	f001 bac9 	b.w	80035e4 <HAL_SPI_IRQHandler>
 8002052:	bf00      	nop
 8002054:	2000038c 	.word	0x2000038c

08002058 <USART1_IRQHandler>:
	static char buffer[128];
	static uint8_t bufIndex=0;
	static uint8_t crcIndex=0;
	static uint8_t crcFlag=0;

	if((USART1->SR & USART_SR_RXNE)!=0)
 8002058:	4b17      	ldr	r3, [pc, #92]	; (80020b8 <USART1_IRQHandler+0x60>)
{
 800205a:	b510      	push	{r4, lr}
	if((USART1->SR & USART_SR_RXNE)!=0)
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	0692      	lsls	r2, r2, #26
 8002060:	d524      	bpl.n	80020ac <USART1_IRQHandler+0x54>
	{
		tmp = USART1->DR;                   //  
 8002062:	685c      	ldr	r4, [r3, #4]
 8002064:	4815      	ldr	r0, [pc, #84]	; (80020bc <USART1_IRQHandler+0x64>)
 8002066:	b2e4      	uxtb	r4, r4
		if(tmp ==  '$') bufIndex=0;
 8002068:	2c24      	cmp	r4, #36	; 0x24
 800206a:	bf04      	itt	eq
 800206c:	2300      	moveq	r3, #0
 800206e:	7003      	strbeq	r3, [r0, #0]
		buffer[bufIndex] = tmp;
 8002070:	7803      	ldrb	r3, [r0, #0]
 8002072:	4913      	ldr	r1, [pc, #76]	; (80020c0 <USART1_IRQHandler+0x68>)
 8002074:	54cc      	strb	r4, [r1, r3]
		bufIndex++;
 8002076:	3301      	adds	r3, #1
 8002078:	b2db      	uxtb	r3, r3
		if(bufIndex>1&&buffer[bufIndex-1]== '\n'&&buffer[bufIndex-2]=='\r')
 800207a:	2b01      	cmp	r3, #1
		bufIndex++;
 800207c:	7003      	strb	r3, [r0, #0]
		if(bufIndex>1&&buffer[bufIndex-1]== '\n'&&buffer[bufIndex-2]=='\r')
 800207e:	d910      	bls.n	80020a2 <USART1_IRQHandler+0x4a>
 8002080:	18ca      	adds	r2, r1, r3
 8002082:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 8002086:	2a0a      	cmp	r2, #10
 8002088:	d10b      	bne.n	80020a2 <USART1_IRQHandler+0x4a>
 800208a:	1e9a      	subs	r2, r3, #2
 800208c:	5c8b      	ldrb	r3, [r1, r2]
 800208e:	2b0d      	cmp	r3, #13
 8002090:	d107      	bne.n	80020a2 <USART1_IRQHandler+0x4a>
		{
			//PUT MESSAGE
			buffer[bufIndex-2]=0;
 8002092:	2300      	movs	r3, #0
			bufIndex=0;
 8002094:	7003      	strb	r3, [r0, #0]
			osMessageQueuePut(GPS_UARTQueueHandle, &buffer, 0U, 0U);
 8002096:	480b      	ldr	r0, [pc, #44]	; (80020c4 <USART1_IRQHandler+0x6c>)
			buffer[bufIndex-2]=0;
 8002098:	548b      	strb	r3, [r1, r2]
			osMessageQueuePut(GPS_UARTQueueHandle, &buffer, 0U, 0U);
 800209a:	6800      	ldr	r0, [r0, #0]
 800209c:	461a      	mov	r2, r3
 800209e:	f002 f8bd 	bl	800421c <osMessageQueuePut>
		}
		HAL_UART_Receive_IT(&huart1, tmp, (uint8_t)1);
 80020a2:	2201      	movs	r2, #1
 80020a4:	4621      	mov	r1, r4
 80020a6:	4808      	ldr	r0, [pc, #32]	; (80020c8 <USART1_IRQHandler+0x70>)
 80020a8:	f001 fdab 	bl	8003c02 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_UART_IRQHandler(&huart1);
 80020b0:	4805      	ldr	r0, [pc, #20]	; (80020c8 <USART1_IRQHandler+0x70>)
 80020b2:	f001 be0b 	b.w	8003ccc <HAL_UART_IRQHandler>
 80020b6:	bf00      	nop
 80020b8:	40013800 	.word	0x40013800
 80020bc:	200004d1 	.word	0x200004d1
 80020c0:	200004d2 	.word	0x200004d2
 80020c4:	20000210 	.word	0x20000210
 80020c8:	20000424 	.word	0x20000424

080020cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	//UART_Printf("interupt\r\n");
  osEventFlagsSet(DataReadyEvent, 0x01);
 80020ce:	4b05      	ldr	r3, [pc, #20]	; (80020e4 <EXTI15_10_IRQHandler+0x18>)
 80020d0:	2101      	movs	r1, #1
 80020d2:	6818      	ldr	r0, [r3, #0]
 80020d4:	f001 ff8a 	bl	8003fec <osEventFlagsSet>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80020dc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80020e0:	f000 bb0c 	b.w	80026fc <HAL_GPIO_EXTI_IRQHandler>
 80020e4:	2000020c 	.word	0x2000020c

080020e8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80020e8:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80020ea:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <_sbrk+0x2c>)
{
 80020ec:	4602      	mov	r2, r0
	if (heap_end == 0)
 80020ee:	6819      	ldr	r1, [r3, #0]
 80020f0:	b909      	cbnz	r1, 80020f6 <_sbrk+0xe>
		heap_end = &end;
 80020f2:	4909      	ldr	r1, [pc, #36]	; (8002118 <_sbrk+0x30>)
 80020f4:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80020f6:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 80020f8:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80020fa:	4402      	add	r2, r0
 80020fc:	428a      	cmp	r2, r1
 80020fe:	d906      	bls.n	800210e <_sbrk+0x26>
	{
		errno = ENOMEM;
 8002100:	f003 ffa6 	bl	8006050 <__errno>
 8002104:	230c      	movs	r3, #12
 8002106:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8002108:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 800210c:	bd08      	pop	{r3, pc}
	heap_end += incr;
 800210e:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 8002110:	e7fc      	b.n	800210c <_sbrk+0x24>
 8002112:	bf00      	nop
 8002114:	20000554 	.word	0x20000554
 8002118:	20003eb8 	.word	0x20003eb8

0800211c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800211c:	4b0f      	ldr	r3, [pc, #60]	; (800215c <SystemInit+0x40>)
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	f042 0201 	orr.w	r2, r2, #1
 8002124:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002126:	6859      	ldr	r1, [r3, #4]
 8002128:	4a0d      	ldr	r2, [pc, #52]	; (8002160 <SystemInit+0x44>)
 800212a:	400a      	ands	r2, r1
 800212c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002134:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002138:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002140:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002148:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800214a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800214e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002150:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002154:	4b03      	ldr	r3, [pc, #12]	; (8002164 <SystemInit+0x48>)
 8002156:	609a      	str	r2, [r3, #8]
#endif 
}
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	40021000 	.word	0x40021000
 8002160:	f8ff0000 	.word	0xf8ff0000
 8002164:	e000ed00 	.word	0xe000ed00

08002168 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002168:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800216a:	e003      	b.n	8002174 <LoopCopyDataInit>

0800216c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800216c:	4b0b      	ldr	r3, [pc, #44]	; (800219c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800216e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002170:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002172:	3104      	adds	r1, #4

08002174 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002174:	480a      	ldr	r0, [pc, #40]	; (80021a0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002176:	4b0b      	ldr	r3, [pc, #44]	; (80021a4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002178:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800217a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800217c:	d3f6      	bcc.n	800216c <CopyDataInit>
  ldr r2, =_sbss
 800217e:	4a0a      	ldr	r2, [pc, #40]	; (80021a8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002180:	e002      	b.n	8002188 <LoopFillZerobss>

08002182 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002182:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002184:	f842 3b04 	str.w	r3, [r2], #4

08002188 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002188:	4b08      	ldr	r3, [pc, #32]	; (80021ac <LoopFillZerobss+0x24>)
  cmp r2, r3
 800218a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800218c:	d3f9      	bcc.n	8002182 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800218e:	f7ff ffc5 	bl	800211c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002192:	f003 ff63 	bl	800605c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002196:	f7ff f935 	bl	8001404 <main>
  bx lr
 800219a:	4770      	bx	lr
  ldr r3, =_sidata
 800219c:	080085a0 	.word	0x080085a0
  ldr r0, =_sdata
 80021a0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80021a4:	200001e8 	.word	0x200001e8
  ldr r2, =_sbss
 80021a8:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 80021ac:	20003eb8 	.word	0x20003eb8

080021b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021b0:	e7fe      	b.n	80021b0 <ADC1_2_IRQHandler>
	...

080021b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021b4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021b6:	4b0e      	ldr	r3, [pc, #56]	; (80021f0 <HAL_InitTick+0x3c>)
{
 80021b8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021ba:	7818      	ldrb	r0, [r3, #0]
 80021bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021c0:	fbb3 f3f0 	udiv	r3, r3, r0
 80021c4:	4a0b      	ldr	r2, [pc, #44]	; (80021f4 <HAL_InitTick+0x40>)
 80021c6:	6810      	ldr	r0, [r2, #0]
 80021c8:	fbb0 f0f3 	udiv	r0, r0, r3
 80021cc:	f000 f88e 	bl	80022ec <HAL_SYSTICK_Config>
 80021d0:	4604      	mov	r4, r0
 80021d2:	b958      	cbnz	r0, 80021ec <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021d4:	2d0f      	cmp	r5, #15
 80021d6:	d809      	bhi.n	80021ec <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021d8:	4602      	mov	r2, r0
 80021da:	4629      	mov	r1, r5
 80021dc:	f04f 30ff 	mov.w	r0, #4294967295
 80021e0:	f000 f842 	bl	8002268 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021e4:	4620      	mov	r0, r4
 80021e6:	4b04      	ldr	r3, [pc, #16]	; (80021f8 <HAL_InitTick+0x44>)
 80021e8:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80021ea:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80021ec:	2001      	movs	r0, #1
 80021ee:	e7fc      	b.n	80021ea <HAL_InitTick+0x36>
 80021f0:	2000000c 	.word	0x2000000c
 80021f4:	20000008 	.word	0x20000008
 80021f8:	20000010 	.word	0x20000010

080021fc <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021fc:	4a07      	ldr	r2, [pc, #28]	; (800221c <HAL_Init+0x20>)
{
 80021fe:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002200:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002202:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002204:	f043 0310 	orr.w	r3, r3, #16
 8002208:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800220a:	f000 f81b 	bl	8002244 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800220e:	200f      	movs	r0, #15
 8002210:	f7ff ffd0 	bl	80021b4 <HAL_InitTick>
  HAL_MspInit();
 8002214:	f7ff fd58 	bl	8001cc8 <HAL_MspInit>
}
 8002218:	2000      	movs	r0, #0
 800221a:	bd08      	pop	{r3, pc}
 800221c:	40022000 	.word	0x40022000

08002220 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002220:	4a03      	ldr	r2, [pc, #12]	; (8002230 <HAL_IncTick+0x10>)
 8002222:	4b04      	ldr	r3, [pc, #16]	; (8002234 <HAL_IncTick+0x14>)
 8002224:	6811      	ldr	r1, [r2, #0]
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	440b      	add	r3, r1
 800222a:	6013      	str	r3, [r2, #0]
}
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	20003e70 	.word	0x20003e70
 8002234:	2000000c 	.word	0x2000000c

08002238 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002238:	4b01      	ldr	r3, [pc, #4]	; (8002240 <HAL_GetTick+0x8>)
 800223a:	6818      	ldr	r0, [r3, #0]
}
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	20003e70 	.word	0x20003e70

08002244 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002244:	4a07      	ldr	r2, [pc, #28]	; (8002264 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002246:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002248:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800224a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800224e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002252:	041b      	lsls	r3, r3, #16
 8002254:	0c1b      	lsrs	r3, r3, #16
 8002256:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800225a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800225e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002260:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002262:	4770      	bx	lr
 8002264:	e000ed00 	.word	0xe000ed00

08002268 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002268:	4b17      	ldr	r3, [pc, #92]	; (80022c8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800226a:	b570      	push	{r4, r5, r6, lr}
 800226c:	68dc      	ldr	r4, [r3, #12]

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800226e:	f04f 36ff 	mov.w	r6, #4294967295
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002272:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002276:	f1c4 0507 	rsb	r5, r4, #7
 800227a:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800227c:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002280:	bf28      	it	cs
 8002282:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002284:	2b06      	cmp	r3, #6
 8002286:	bf98      	it	ls
 8002288:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800228a:	fa06 f305 	lsl.w	r3, r6, r5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800228e:	bf88      	it	hi
 8002290:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002292:	ea21 0303 	bic.w	r3, r1, r3
 8002296:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002298:	fa06 f404 	lsl.w	r4, r6, r4
 800229c:	ea22 0404 	bic.w	r4, r2, r4
  if ((int32_t)(IRQn) >= 0)
 80022a0:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a2:	ea43 0304 	orr.w	r3, r3, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a6:	bfa8      	it	ge
 80022a8:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 80022ac:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022b0:	bfb8      	it	lt
 80022b2:	4a06      	ldrlt	r2, [pc, #24]	; (80022cc <HAL_NVIC_SetPriority+0x64>)
 80022b4:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022b6:	bfab      	itete	ge
 80022b8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022bc:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c0:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c4:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80022c6:	bd70      	pop	{r4, r5, r6, pc}
 80022c8:	e000ed00 	.word	0xe000ed00
 80022cc:	e000ed14 	.word	0xe000ed14

080022d0 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80022d0:	2800      	cmp	r0, #0
 80022d2:	db08      	blt.n	80022e6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022d4:	2301      	movs	r3, #1
 80022d6:	0942      	lsrs	r2, r0, #5
 80022d8:	f000 001f 	and.w	r0, r0, #31
 80022dc:	fa03 f000 	lsl.w	r0, r3, r0
 80022e0:	4b01      	ldr	r3, [pc, #4]	; (80022e8 <HAL_NVIC_EnableIRQ+0x18>)
 80022e2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80022e6:	4770      	bx	lr
 80022e8:	e000e100 	.word	0xe000e100

080022ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022ec:	3801      	subs	r0, #1
 80022ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80022f2:	d20a      	bcs.n	800230a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f4:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022f6:	4b06      	ldr	r3, [pc, #24]	; (8002310 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f8:	4a06      	ldr	r2, [pc, #24]	; (8002314 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022fa:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022fc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002300:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002302:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002304:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800230a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	e000e010 	.word	0xe000e010
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002318:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800231a:	b330      	cbz	r0, 800236a <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800231c:	2214      	movs	r2, #20
 800231e:	6801      	ldr	r1, [r0, #0]
 8002320:	4b13      	ldr	r3, [pc, #76]	; (8002370 <HAL_DMA_Init+0x58>)
 8002322:	440b      	add	r3, r1
 8002324:	fbb3 f3f2 	udiv	r3, r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800232c:	4b11      	ldr	r3, [pc, #68]	; (8002374 <HAL_DMA_Init+0x5c>)

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800232e:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8002330:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002332:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 8002336:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002338:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800233a:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800233e:	4323      	orrs	r3, r4
 8002340:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002342:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002346:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002348:	6944      	ldr	r4, [r0, #20]
 800234a:	4323      	orrs	r3, r4
 800234c:	6984      	ldr	r4, [r0, #24]
 800234e:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8002350:	69c4      	ldr	r4, [r0, #28]
 8002352:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8002354:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002356:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002358:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800235a:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 800235c:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002360:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002362:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8002366:	4618      	mov	r0, r3
}
 8002368:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800236a:	2001      	movs	r0, #1
 800236c:	e7fc      	b.n	8002368 <HAL_DMA_Init+0x50>
 800236e:	bf00      	nop
 8002370:	bffdfff8 	.word	0xbffdfff8
 8002374:	40020000 	.word	0x40020000

08002378 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002378:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 800237c:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800237e:	2b02      	cmp	r3, #2
 8002380:	d003      	beq.n	800238a <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002382:	2304      	movs	r3, #4
 8002384:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8002386:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8002388:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800238a:	6803      	ldr	r3, [r0, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	f022 020e 	bic.w	r2, r2, #14
 8002392:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	f022 0201 	bic.w	r2, r2, #1
 800239a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800239c:	4a18      	ldr	r2, [pc, #96]	; (8002400 <HAL_DMA_Abort_IT+0x88>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d01f      	beq.n	80023e2 <HAL_DMA_Abort_IT+0x6a>
 80023a2:	3214      	adds	r2, #20
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d01e      	beq.n	80023e6 <HAL_DMA_Abort_IT+0x6e>
 80023a8:	3214      	adds	r2, #20
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d01d      	beq.n	80023ea <HAL_DMA_Abort_IT+0x72>
 80023ae:	3214      	adds	r2, #20
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d01d      	beq.n	80023f0 <HAL_DMA_Abort_IT+0x78>
 80023b4:	3214      	adds	r2, #20
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d01d      	beq.n	80023f6 <HAL_DMA_Abort_IT+0x7e>
 80023ba:	3214      	adds	r2, #20
 80023bc:	4293      	cmp	r3, r2
 80023be:	bf0c      	ite	eq
 80023c0:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80023c4:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80023c8:	4a0e      	ldr	r2, [pc, #56]	; (8002404 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 80023ca:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80023cc:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80023ce:	2301      	movs	r3, #1
 80023d0:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 80023d4:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80023d6:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80023da:	b17b      	cbz	r3, 80023fc <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 80023dc:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80023de:	4620      	mov	r0, r4
 80023e0:	e7d2      	b.n	8002388 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80023e2:	2301      	movs	r3, #1
 80023e4:	e7f0      	b.n	80023c8 <HAL_DMA_Abort_IT+0x50>
 80023e6:	2310      	movs	r3, #16
 80023e8:	e7ee      	b.n	80023c8 <HAL_DMA_Abort_IT+0x50>
 80023ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023ee:	e7eb      	b.n	80023c8 <HAL_DMA_Abort_IT+0x50>
 80023f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023f4:	e7e8      	b.n	80023c8 <HAL_DMA_Abort_IT+0x50>
 80023f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023fa:	e7e5      	b.n	80023c8 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 80023fc:	4618      	mov	r0, r3
 80023fe:	e7c3      	b.n	8002388 <HAL_DMA_Abort_IT+0x10>
 8002400:	40020008 	.word	0x40020008
 8002404:	40020000 	.word	0x40020000

08002408 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002408:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
  uint32_t source_it = hdma->Instance->CCR;
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800240a:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800240c:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800240e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002410:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002412:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002414:	4095      	lsls	r5, r2
 8002416:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8002418:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800241a:	d032      	beq.n	8002482 <HAL_DMA_IRQHandler+0x7a>
 800241c:	074d      	lsls	r5, r1, #29
 800241e:	d530      	bpl.n	8002482 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	0696      	lsls	r6, r2, #26
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002424:	bf5e      	ittt	pl
 8002426:	681a      	ldrpl	r2, [r3, #0]
 8002428:	f022 0204 	bicpl.w	r2, r2, #4
 800242c:	601a      	strpl	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800242e:	4a3e      	ldr	r2, [pc, #248]	; (8002528 <HAL_DMA_IRQHandler+0x120>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d019      	beq.n	8002468 <HAL_DMA_IRQHandler+0x60>
 8002434:	3214      	adds	r2, #20
 8002436:	4293      	cmp	r3, r2
 8002438:	d018      	beq.n	800246c <HAL_DMA_IRQHandler+0x64>
 800243a:	3214      	adds	r2, #20
 800243c:	4293      	cmp	r3, r2
 800243e:	d017      	beq.n	8002470 <HAL_DMA_IRQHandler+0x68>
 8002440:	3214      	adds	r2, #20
 8002442:	4293      	cmp	r3, r2
 8002444:	d017      	beq.n	8002476 <HAL_DMA_IRQHandler+0x6e>
 8002446:	3214      	adds	r2, #20
 8002448:	4293      	cmp	r3, r2
 800244a:	d017      	beq.n	800247c <HAL_DMA_IRQHandler+0x74>
 800244c:	3214      	adds	r2, #20
 800244e:	4293      	cmp	r3, r2
 8002450:	bf0c      	ite	eq
 8002452:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8002456:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 800245a:	4a34      	ldr	r2, [pc, #208]	; (800252c <HAL_DMA_IRQHandler+0x124>)
 800245c:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800245e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    if (hdma->XferErrorCallback != NULL)
 8002460:	2b00      	cmp	r3, #0
 8002462:	d05e      	beq.n	8002522 <HAL_DMA_IRQHandler+0x11a>
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
    }
  }
  return;
}
 8002464:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8002466:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002468:	2304      	movs	r3, #4
 800246a:	e7f6      	b.n	800245a <HAL_DMA_IRQHandler+0x52>
 800246c:	2340      	movs	r3, #64	; 0x40
 800246e:	e7f4      	b.n	800245a <HAL_DMA_IRQHandler+0x52>
 8002470:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002474:	e7f1      	b.n	800245a <HAL_DMA_IRQHandler+0x52>
 8002476:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800247a:	e7ee      	b.n	800245a <HAL_DMA_IRQHandler+0x52>
 800247c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002480:	e7eb      	b.n	800245a <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002482:	2502      	movs	r5, #2
 8002484:	4095      	lsls	r5, r2
 8002486:	4225      	tst	r5, r4
 8002488:	d035      	beq.n	80024f6 <HAL_DMA_IRQHandler+0xee>
 800248a:	078d      	lsls	r5, r1, #30
 800248c:	d533      	bpl.n	80024f6 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	0694      	lsls	r4, r2, #26
 8002492:	d406      	bmi.n	80024a2 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	f022 020a 	bic.w	r2, r2, #10
 800249a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800249c:	2201      	movs	r2, #1
 800249e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80024a2:	4a21      	ldr	r2, [pc, #132]	; (8002528 <HAL_DMA_IRQHandler+0x120>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d019      	beq.n	80024dc <HAL_DMA_IRQHandler+0xd4>
 80024a8:	3214      	adds	r2, #20
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d018      	beq.n	80024e0 <HAL_DMA_IRQHandler+0xd8>
 80024ae:	3214      	adds	r2, #20
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d017      	beq.n	80024e4 <HAL_DMA_IRQHandler+0xdc>
 80024b4:	3214      	adds	r2, #20
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d017      	beq.n	80024ea <HAL_DMA_IRQHandler+0xe2>
 80024ba:	3214      	adds	r2, #20
 80024bc:	4293      	cmp	r3, r2
 80024be:	d017      	beq.n	80024f0 <HAL_DMA_IRQHandler+0xe8>
 80024c0:	3214      	adds	r2, #20
 80024c2:	4293      	cmp	r3, r2
 80024c4:	bf0c      	ite	eq
 80024c6:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 80024ca:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 80024ce:	4a17      	ldr	r2, [pc, #92]	; (800252c <HAL_DMA_IRQHandler+0x124>)
 80024d0:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80024d2:	2300      	movs	r3, #0
 80024d4:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80024d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80024da:	e7c1      	b.n	8002460 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80024dc:	2302      	movs	r3, #2
 80024de:	e7f6      	b.n	80024ce <HAL_DMA_IRQHandler+0xc6>
 80024e0:	2320      	movs	r3, #32
 80024e2:	e7f4      	b.n	80024ce <HAL_DMA_IRQHandler+0xc6>
 80024e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80024e8:	e7f1      	b.n	80024ce <HAL_DMA_IRQHandler+0xc6>
 80024ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024ee:	e7ee      	b.n	80024ce <HAL_DMA_IRQHandler+0xc6>
 80024f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024f4:	e7eb      	b.n	80024ce <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80024f6:	2508      	movs	r5, #8
 80024f8:	4095      	lsls	r5, r2
 80024fa:	4225      	tst	r5, r4
 80024fc:	d011      	beq.n	8002522 <HAL_DMA_IRQHandler+0x11a>
 80024fe:	0709      	lsls	r1, r1, #28
 8002500:	d50f      	bpl.n	8002522 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002502:	6819      	ldr	r1, [r3, #0]
 8002504:	f021 010e 	bic.w	r1, r1, #14
 8002508:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800250a:	2301      	movs	r3, #1
 800250c:	fa03 f202 	lsl.w	r2, r3, r2
 8002510:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002512:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002514:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002518:	2300      	movs	r3, #0
 800251a:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800251e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002520:	e79e      	b.n	8002460 <HAL_DMA_IRQHandler+0x58>
}
 8002522:	bc70      	pop	{r4, r5, r6}
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	40020008 	.word	0x40020008
 800252c:	40020000 	.word	0x40020000

08002530 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002530:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002534:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8002536:	4626      	mov	r6, r4
 8002538:	4b65      	ldr	r3, [pc, #404]	; (80026d0 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800253a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80026e0 <HAL_GPIO_Init+0x1b0>
 800253e:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80026e4 <HAL_GPIO_Init+0x1b4>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002542:	680a      	ldr	r2, [r1, #0]
 8002544:	fa32 f506 	lsrs.w	r5, r2, r6
 8002548:	d102      	bne.n	8002550 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 800254a:	b003      	add	sp, #12
 800254c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8002550:	f04f 0801 	mov.w	r8, #1
 8002554:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002558:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 800255c:	4590      	cmp	r8, r2
 800255e:	d17e      	bne.n	800265e <HAL_GPIO_Init+0x12e>
      switch (GPIO_Init->Mode)
 8002560:	684d      	ldr	r5, [r1, #4]
 8002562:	2d12      	cmp	r5, #18
 8002564:	f000 80a9 	beq.w	80026ba <HAL_GPIO_Init+0x18a>
 8002568:	f200 8082 	bhi.w	8002670 <HAL_GPIO_Init+0x140>
 800256c:	2d02      	cmp	r5, #2
 800256e:	f000 80a1 	beq.w	80026b4 <HAL_GPIO_Init+0x184>
 8002572:	d876      	bhi.n	8002662 <HAL_GPIO_Init+0x132>
 8002574:	2d00      	cmp	r5, #0
 8002576:	f000 8088 	beq.w	800268a <HAL_GPIO_Init+0x15a>
 800257a:	2d01      	cmp	r5, #1
 800257c:	f000 8098 	beq.w	80026b0 <HAL_GPIO_Init+0x180>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002580:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002584:	2aff      	cmp	r2, #255	; 0xff
 8002586:	bf93      	iteet	ls
 8002588:	4682      	movls	sl, r0
 800258a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800258e:	3d08      	subhi	r5, #8
 8002590:	f8d0 b000 	ldrls.w	fp, [r0]
 8002594:	bf92      	itee	ls
 8002596:	00b5      	lslls	r5, r6, #2
 8002598:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800259c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800259e:	fa09 f805 	lsl.w	r8, r9, r5
 80025a2:	ea2b 0808 	bic.w	r8, fp, r8
 80025a6:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80025aa:	bf88      	it	hi
 80025ac:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80025b0:	ea48 0505 	orr.w	r5, r8, r5
 80025b4:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025b8:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80025bc:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80025c0:	d04d      	beq.n	800265e <HAL_GPIO_Init+0x12e>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025c2:	4f44      	ldr	r7, [pc, #272]	; (80026d4 <HAL_GPIO_Init+0x1a4>)
 80025c4:	f026 0803 	bic.w	r8, r6, #3
 80025c8:	69bd      	ldr	r5, [r7, #24]
 80025ca:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80025ce:	f045 0501 	orr.w	r5, r5, #1
 80025d2:	61bd      	str	r5, [r7, #24]
 80025d4:	69bd      	ldr	r5, [r7, #24]
 80025d6:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 80025da:	f005 0501 	and.w	r5, r5, #1
 80025de:	9501      	str	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025e0:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025e4:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025e6:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80025ea:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025ee:	fa09 f90b 	lsl.w	r9, r9, fp
 80025f2:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025f6:	4d38      	ldr	r5, [pc, #224]	; (80026d8 <HAL_GPIO_Init+0x1a8>)
 80025f8:	42a8      	cmp	r0, r5
 80025fa:	d063      	beq.n	80026c4 <HAL_GPIO_Init+0x194>
 80025fc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002600:	42a8      	cmp	r0, r5
 8002602:	d061      	beq.n	80026c8 <HAL_GPIO_Init+0x198>
 8002604:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002608:	42a8      	cmp	r0, r5
 800260a:	d05f      	beq.n	80026cc <HAL_GPIO_Init+0x19c>
 800260c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002610:	42a8      	cmp	r0, r5
 8002612:	bf0c      	ite	eq
 8002614:	2503      	moveq	r5, #3
 8002616:	2504      	movne	r5, #4
 8002618:	fa05 f50b 	lsl.w	r5, r5, fp
 800261c:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8002620:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 8002624:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002626:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800262a:	bf14      	ite	ne
 800262c:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800262e:	4395      	biceq	r5, r2
 8002630:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 8002632:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002634:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8002638:	bf14      	ite	ne
 800263a:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800263c:	4395      	biceq	r5, r2
 800263e:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 8002640:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002642:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8002646:	bf14      	ite	ne
 8002648:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800264a:	4395      	biceq	r5, r2
 800264c:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 800264e:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002650:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8002654:	bf14      	ite	ne
 8002656:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002658:	ea25 0202 	biceq.w	r2, r5, r2
 800265c:	60da      	str	r2, [r3, #12]
	position++;
 800265e:	3601      	adds	r6, #1
 8002660:	e76f      	b.n	8002542 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 8002662:	2d03      	cmp	r5, #3
 8002664:	d022      	beq.n	80026ac <HAL_GPIO_Init+0x17c>
 8002666:	2d11      	cmp	r5, #17
 8002668:	d18a      	bne.n	8002580 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800266a:	68cc      	ldr	r4, [r1, #12]
 800266c:	3404      	adds	r4, #4
          break;
 800266e:	e787      	b.n	8002580 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8002670:	4f1a      	ldr	r7, [pc, #104]	; (80026dc <HAL_GPIO_Init+0x1ac>)
 8002672:	42bd      	cmp	r5, r7
 8002674:	d009      	beq.n	800268a <HAL_GPIO_Init+0x15a>
 8002676:	d812      	bhi.n	800269e <HAL_GPIO_Init+0x16e>
 8002678:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80026e8 <HAL_GPIO_Init+0x1b8>
 800267c:	454d      	cmp	r5, r9
 800267e:	d004      	beq.n	800268a <HAL_GPIO_Init+0x15a>
 8002680:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8002684:	454d      	cmp	r5, r9
 8002686:	f47f af7b 	bne.w	8002580 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800268a:	688c      	ldr	r4, [r1, #8]
 800268c:	b1c4      	cbz	r4, 80026c0 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800268e:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8002690:	bf0c      	ite	eq
 8002692:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8002696:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800269a:	2408      	movs	r4, #8
 800269c:	e770      	b.n	8002580 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 800269e:	4565      	cmp	r5, ip
 80026a0:	d0f3      	beq.n	800268a <HAL_GPIO_Init+0x15a>
 80026a2:	4575      	cmp	r5, lr
 80026a4:	d0f1      	beq.n	800268a <HAL_GPIO_Init+0x15a>
 80026a6:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80026ec <HAL_GPIO_Init+0x1bc>
 80026aa:	e7eb      	b.n	8002684 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80026ac:	2400      	movs	r4, #0
 80026ae:	e767      	b.n	8002580 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026b0:	68cc      	ldr	r4, [r1, #12]
          break;
 80026b2:	e765      	b.n	8002580 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026b4:	68cc      	ldr	r4, [r1, #12]
 80026b6:	3408      	adds	r4, #8
          break;
 80026b8:	e762      	b.n	8002580 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80026ba:	68cc      	ldr	r4, [r1, #12]
 80026bc:	340c      	adds	r4, #12
          break;
 80026be:	e75f      	b.n	8002580 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80026c0:	2404      	movs	r4, #4
 80026c2:	e75d      	b.n	8002580 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80026c4:	2500      	movs	r5, #0
 80026c6:	e7a7      	b.n	8002618 <HAL_GPIO_Init+0xe8>
 80026c8:	2501      	movs	r5, #1
 80026ca:	e7a5      	b.n	8002618 <HAL_GPIO_Init+0xe8>
 80026cc:	2502      	movs	r5, #2
 80026ce:	e7a3      	b.n	8002618 <HAL_GPIO_Init+0xe8>
 80026d0:	40010400 	.word	0x40010400
 80026d4:	40021000 	.word	0x40021000
 80026d8:	40010800 	.word	0x40010800
 80026dc:	10210000 	.word	0x10210000
 80026e0:	10310000 	.word	0x10310000
 80026e4:	10320000 	.word	0x10320000
 80026e8:	10110000 	.word	0x10110000
 80026ec:	10220000 	.word	0x10220000

080026f0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026f0:	b10a      	cbz	r2, 80026f6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026f2:	6101      	str	r1, [r0, #16]
  }
}
 80026f4:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80026f6:	0409      	lsls	r1, r1, #16
 80026f8:	e7fb      	b.n	80026f2 <HAL_GPIO_WritePin+0x2>

080026fa <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80026fa:	4770      	bx	lr

080026fc <HAL_GPIO_EXTI_IRQHandler>:
{
 80026fc:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80026fe:	4b04      	ldr	r3, [pc, #16]	; (8002710 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8002700:	6959      	ldr	r1, [r3, #20]
 8002702:	4201      	tst	r1, r0
 8002704:	d002      	beq.n	800270c <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002706:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002708:	f7ff fff7 	bl	80026fa <HAL_GPIO_EXTI_Callback>
}
 800270c:	bd08      	pop	{r3, pc}
 800270e:	bf00      	nop
 8002710:	40010400 	.word	0x40010400

08002714 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002714:	6801      	ldr	r1, [r0, #0]
 8002716:	2200      	movs	r2, #0
 8002718:	694b      	ldr	r3, [r1, #20]
 800271a:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 800271e:	d010      	beq.n	8002742 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002720:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8002724:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 8002726:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002728:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800272a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800272e:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002732:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002734:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002738:	f043 0304 	orr.w	r3, r3, #4
 800273c:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 800273e:	2001      	movs	r0, #1
 8002740:	4770      	bx	lr
  }
  return HAL_OK;
 8002742:	4618      	mov	r0, r3
}
 8002744:	4770      	bx	lr

08002746 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8002746:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800274a:	4604      	mov	r4, r0
 800274c:	4616      	mov	r6, r2
 800274e:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002750:	b28f      	uxth	r7, r1
 8002752:	6825      	ldr	r5, [r4, #0]
 8002754:	6968      	ldr	r0, [r5, #20]
 8002756:	ea37 0000 	bics.w	r0, r7, r0
 800275a:	d017      	beq.n	800278c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x46>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800275c:	696b      	ldr	r3, [r5, #20]
 800275e:	055a      	lsls	r2, r3, #21
 8002760:	d516      	bpl.n	8002790 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002762:	682b      	ldr	r3, [r5, #0]
      hi2c->State               = HAL_I2C_STATE_READY;
 8002764:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002766:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800276a:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800276c:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8002770:	616b      	str	r3, [r5, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002772:	2300      	movs	r3, #0
 8002774:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002776:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800277a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800277e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002780:	f042 0204 	orr.w	r2, r2, #4
        return HAL_ERROR;
 8002784:	2001      	movs	r0, #1
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002786:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002788:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800278c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002790:	1c73      	adds	r3, r6, #1
 8002792:	d0df      	beq.n	8002754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002794:	f7ff fd50 	bl	8002238 <HAL_GetTick>
 8002798:	eba0 0008 	sub.w	r0, r0, r8
 800279c:	42b0      	cmp	r0, r6
 800279e:	d801      	bhi.n	80027a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>
 80027a0:	2e00      	cmp	r6, #0
 80027a2:	d1d6      	bne.n	8002752 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80027a4:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 80027a6:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 80027a8:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80027aa:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027ae:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027b2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80027b4:	f042 0220 	orr.w	r2, r2, #32
 80027b8:	e7e4      	b.n	8002784 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3e>

080027ba <I2C_WaitOnBTFFlagUntilTimeout>:
{
 80027ba:	b570      	push	{r4, r5, r6, lr}
 80027bc:	4604      	mov	r4, r0
 80027be:	460d      	mov	r5, r1
 80027c0:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80027c2:	6823      	ldr	r3, [r4, #0]
 80027c4:	695b      	ldr	r3, [r3, #20]
 80027c6:	075b      	lsls	r3, r3, #29
 80027c8:	d501      	bpl.n	80027ce <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 80027ca:	2000      	movs	r0, #0
}
 80027cc:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80027ce:	4620      	mov	r0, r4
 80027d0:	f7ff ffa0 	bl	8002714 <I2C_IsAcknowledgeFailed>
 80027d4:	b9a8      	cbnz	r0, 8002802 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 80027d6:	1c6a      	adds	r2, r5, #1
 80027d8:	d0f3      	beq.n	80027c2 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027da:	f7ff fd2d 	bl	8002238 <HAL_GetTick>
 80027de:	1b80      	subs	r0, r0, r6
 80027e0:	42a8      	cmp	r0, r5
 80027e2:	d801      	bhi.n	80027e8 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 80027e4:	2d00      	cmp	r5, #0
 80027e6:	d1ec      	bne.n	80027c2 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80027e8:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80027ea:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80027ec:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80027ee:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80027f2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80027f6:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80027f8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80027fc:	f042 0220 	orr.w	r2, r2, #32
 8002800:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8002802:	2001      	movs	r0, #1
 8002804:	e7e2      	b.n	80027cc <I2C_WaitOnBTFFlagUntilTimeout+0x12>

08002806 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8002806:	b570      	push	{r4, r5, r6, lr}
 8002808:	4604      	mov	r4, r0
 800280a:	460d      	mov	r5, r1
 800280c:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800280e:	6820      	ldr	r0, [r4, #0]
 8002810:	6943      	ldr	r3, [r0, #20]
 8002812:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8002816:	d001      	beq.n	800281c <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 8002818:	2000      	movs	r0, #0
 800281a:	e010      	b.n	800283e <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800281c:	6942      	ldr	r2, [r0, #20]
 800281e:	06d2      	lsls	r2, r2, #27
 8002820:	d50e      	bpl.n	8002840 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002822:	f06f 0210 	mvn.w	r2, #16
 8002826:	6142      	str	r2, [r0, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 8002828:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 800282a:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800282c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002830:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002834:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002836:	2001      	movs	r0, #1
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002838:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800283a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800283e:	bd70      	pop	{r4, r5, r6, pc}
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002840:	f7ff fcfa 	bl	8002238 <HAL_GetTick>
 8002844:	1b80      	subs	r0, r0, r6
 8002846:	42a8      	cmp	r0, r5
 8002848:	d801      	bhi.n	800284e <I2C_WaitOnRXNEFlagUntilTimeout+0x48>
 800284a:	2d00      	cmp	r5, #0
 800284c:	d1df      	bne.n	800280e <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 800284e:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8002850:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002852:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002854:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002858:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800285c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800285e:	f042 0220 	orr.w	r2, r2, #32
 8002862:	e7e8      	b.n	8002836 <I2C_WaitOnRXNEFlagUntilTimeout+0x30>

08002864 <I2C_WaitOnFlagUntilTimeout>:
{
 8002864:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002868:	4604      	mov	r4, r0
 800286a:	4690      	mov	r8, r2
 800286c:	461f      	mov	r7, r3
 800286e:	9e08      	ldr	r6, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002870:	ea4f 4911 	mov.w	r9, r1, lsr #16
 8002874:	b28d      	uxth	r5, r1
 8002876:	6821      	ldr	r1, [r4, #0]
 8002878:	f1b9 0f01 	cmp.w	r9, #1
 800287c:	bf0c      	ite	eq
 800287e:	694b      	ldreq	r3, [r1, #20]
 8002880:	698b      	ldrne	r3, [r1, #24]
 8002882:	ea35 0303 	bics.w	r3, r5, r3
 8002886:	bf0c      	ite	eq
 8002888:	2301      	moveq	r3, #1
 800288a:	2300      	movne	r3, #0
 800288c:	4598      	cmp	r8, r3
 800288e:	d001      	beq.n	8002894 <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 8002890:	2000      	movs	r0, #0
 8002892:	e016      	b.n	80028c2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    if (Timeout != HAL_MAX_DELAY)
 8002894:	1c7b      	adds	r3, r7, #1
 8002896:	d0ef      	beq.n	8002878 <I2C_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002898:	f7ff fcce 	bl	8002238 <HAL_GetTick>
 800289c:	1b80      	subs	r0, r0, r6
 800289e:	42b8      	cmp	r0, r7
 80028a0:	d801      	bhi.n	80028a6 <I2C_WaitOnFlagUntilTimeout+0x42>
 80028a2:	2f00      	cmp	r7, #0
 80028a4:	d1e7      	bne.n	8002876 <I2C_WaitOnFlagUntilTimeout+0x12>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80028a6:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80028a8:	2220      	movs	r2, #32
        __HAL_UNLOCK(hi2c);
 80028aa:	2001      	movs	r0, #1
        hi2c->PreviousState     = I2C_STATE_NONE;
 80028ac:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80028ae:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80028b2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80028b6:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80028b8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80028bc:	f042 0220 	orr.w	r2, r2, #32
 80028c0:	6422      	str	r2, [r4, #64]	; 0x40
}
 80028c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080028c6 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 80028c6:	b570      	push	{r4, r5, r6, lr}
 80028c8:	4604      	mov	r4, r0
 80028ca:	460d      	mov	r5, r1
 80028cc:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80028ce:	6823      	ldr	r3, [r4, #0]
 80028d0:	695b      	ldr	r3, [r3, #20]
 80028d2:	061b      	lsls	r3, r3, #24
 80028d4:	d501      	bpl.n	80028da <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 80028d6:	2000      	movs	r0, #0
}
 80028d8:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028da:	4620      	mov	r0, r4
 80028dc:	f7ff ff1a 	bl	8002714 <I2C_IsAcknowledgeFailed>
 80028e0:	b9a8      	cbnz	r0, 800290e <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 80028e2:	1c6a      	adds	r2, r5, #1
 80028e4:	d0f3      	beq.n	80028ce <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028e6:	f7ff fca7 	bl	8002238 <HAL_GetTick>
 80028ea:	1b80      	subs	r0, r0, r6
 80028ec:	42a8      	cmp	r0, r5
 80028ee:	d801      	bhi.n	80028f4 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 80028f0:	2d00      	cmp	r5, #0
 80028f2:	d1ec      	bne.n	80028ce <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80028f4:	2300      	movs	r3, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80028f6:	2220      	movs	r2, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80028f8:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80028fa:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80028fe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002902:	6c22      	ldr	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002904:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002908:	f042 0220 	orr.w	r2, r2, #32
 800290c:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 800290e:	2001      	movs	r0, #1
 8002910:	e7e2      	b.n	80028d8 <I2C_WaitOnTXEFlagUntilTimeout+0x12>
	...

08002914 <HAL_I2C_Init>:
{
 8002914:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8002916:	4604      	mov	r4, r0
 8002918:	b908      	cbnz	r0, 800291e <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 800291a:	2001      	movs	r0, #1
}
 800291c:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800291e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002922:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002926:	b91b      	cbnz	r3, 8002930 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8002928:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 800292c:	f7ff f9f4 	bl	8001d18 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002930:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8002932:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002934:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002938:	6813      	ldr	r3, [r2, #0]
 800293a:	f023 0301 	bic.w	r3, r3, #1
 800293e:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002940:	f000 fdf4 	bl	800352c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002944:	6863      	ldr	r3, [r4, #4]
 8002946:	4a41      	ldr	r2, [pc, #260]	; (8002a4c <HAL_I2C_Init+0x138>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d84d      	bhi.n	80029e8 <HAL_I2C_Init+0xd4>
 800294c:	4a40      	ldr	r2, [pc, #256]	; (8002a50 <HAL_I2C_Init+0x13c>)
 800294e:	4290      	cmp	r0, r2
 8002950:	d9e3      	bls.n	800291a <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8002952:	4940      	ldr	r1, [pc, #256]	; (8002a54 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002954:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002956:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800295a:	6855      	ldr	r5, [r2, #4]
 800295c:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002960:	430d      	orrs	r5, r1
 8002962:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002964:	6a15      	ldr	r5, [r2, #32]
 8002966:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 800296a:	3101      	adds	r1, #1
 800296c:	4329      	orrs	r1, r5
 800296e:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002970:	69d1      	ldr	r1, [r2, #28]
 8002972:	4d36      	ldr	r5, [pc, #216]	; (8002a4c <HAL_I2C_Init+0x138>)
 8002974:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8002978:	42ab      	cmp	r3, r5
 800297a:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800297e:	f100 30ff 	add.w	r0, r0, #4294967295
 8002982:	d848      	bhi.n	8002a16 <HAL_I2C_Init+0x102>
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	fbb0 f0f3 	udiv	r0, r0, r3
 800298a:	1c43      	adds	r3, r0, #1
 800298c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002990:	2b04      	cmp	r3, #4
 8002992:	bf38      	it	cc
 8002994:	2304      	movcc	r3, #4
 8002996:	430b      	orrs	r3, r1
 8002998:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800299a:	6811      	ldr	r1, [r2, #0]
 800299c:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 80029a0:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 80029a4:	4303      	orrs	r3, r0
 80029a6:	430b      	orrs	r3, r1
 80029a8:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80029aa:	6891      	ldr	r1, [r2, #8]
 80029ac:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 80029b0:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 80029b4:	4303      	orrs	r3, r0
 80029b6:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80029ba:	430b      	orrs	r3, r1
 80029bc:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80029be:	68d1      	ldr	r1, [r2, #12]
 80029c0:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 80029c4:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80029c8:	4303      	orrs	r3, r0
 80029ca:	430b      	orrs	r3, r1
 80029cc:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 80029ce:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029d0:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 80029d2:	f043 0301 	orr.w	r3, r3, #1
 80029d6:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80029d8:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029da:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80029dc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80029e0:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80029e2:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 80029e6:	e799      	b.n	800291c <HAL_I2C_Init+0x8>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029e8:	4a1b      	ldr	r2, [pc, #108]	; (8002a58 <HAL_I2C_Init+0x144>)
 80029ea:	4290      	cmp	r0, r2
 80029ec:	d995      	bls.n	800291a <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 80029ee:	4e19      	ldr	r6, [pc, #100]	; (8002a54 <HAL_I2C_Init+0x140>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029f0:	f44f 7196 	mov.w	r1, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 80029f4:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029f8:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80029fa:	4371      	muls	r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80029fc:	6855      	ldr	r5, [r2, #4]
 80029fe:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002a02:	4335      	orrs	r5, r6
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a04:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a08:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a0a:	6a15      	ldr	r5, [r2, #32]
 8002a0c:	fbb1 f1f6 	udiv	r1, r1, r6
 8002a10:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002a14:	e7a9      	b.n	800296a <HAL_I2C_Init+0x56>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a16:	68a5      	ldr	r5, [r4, #8]
 8002a18:	b955      	cbnz	r5, 8002a30 <HAL_I2C_Init+0x11c>
 8002a1a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002a1e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a22:	1c43      	adds	r3, r0, #1
 8002a24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a28:	b16b      	cbz	r3, 8002a46 <HAL_I2C_Init+0x132>
 8002a2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a2e:	e7b2      	b.n	8002996 <HAL_I2C_Init+0x82>
 8002a30:	2519      	movs	r5, #25
 8002a32:	436b      	muls	r3, r5
 8002a34:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a38:	1c43      	adds	r3, r0, #1
 8002a3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a3e:	b113      	cbz	r3, 8002a46 <HAL_I2C_Init+0x132>
 8002a40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a44:	e7a7      	b.n	8002996 <HAL_I2C_Init+0x82>
 8002a46:	2301      	movs	r3, #1
 8002a48:	e7a5      	b.n	8002996 <HAL_I2C_Init+0x82>
 8002a4a:	bf00      	nop
 8002a4c:	000186a0 	.word	0x000186a0
 8002a50:	001e847f 	.word	0x001e847f
 8002a54:	000f4240 	.word	0x000f4240
 8002a58:	003d08ff 	.word	0x003d08ff

08002a5c <HAL_I2C_Master_Transmit>:
{
 8002a5c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8002a60:	4604      	mov	r4, r0
 8002a62:	461f      	mov	r7, r3
 8002a64:	460d      	mov	r5, r1
 8002a66:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8002a68:	f7ff fbe6 	bl	8002238 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a6c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8002a70:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a72:	2b20      	cmp	r3, #32
 8002a74:	d004      	beq.n	8002a80 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8002a76:	2502      	movs	r5, #2
}
 8002a78:	4628      	mov	r0, r5
 8002a7a:	b004      	add	sp, #16
 8002a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a80:	9000      	str	r0, [sp, #0]
 8002a82:	2319      	movs	r3, #25
 8002a84:	2201      	movs	r2, #1
 8002a86:	4958      	ldr	r1, [pc, #352]	; (8002be8 <HAL_I2C_Master_Transmit+0x18c>)
 8002a88:	4620      	mov	r0, r4
 8002a8a:	f7ff feeb 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8002a8e:	2800      	cmp	r0, #0
 8002a90:	d1f1      	bne.n	8002a76 <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8002a92:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d0ed      	beq.n	8002a76 <HAL_I2C_Master_Transmit+0x1a>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002aa0:	6823      	ldr	r3, [r4, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002aa6:	bf5e      	ittt	pl
 8002aa8:	681a      	ldrpl	r2, [r3, #0]
 8002aaa:	f042 0201 	orrpl.w	r2, r2, #1
 8002aae:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ab6:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ab8:	2221      	movs	r2, #33	; 0x21
 8002aba:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002abe:	2210      	movs	r2, #16
 8002ac0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8002ac8:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002aca:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8002acc:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8002ad0:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ad2:	4a46      	ldr	r2, [pc, #280]	; (8002bec <HAL_I2C_Master_Transmit+0x190>)
 8002ad4:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ad6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ad8:	2a08      	cmp	r2, #8
 8002ada:	d004      	beq.n	8002ae6 <HAL_I2C_Master_Transmit+0x8a>
 8002adc:	2a01      	cmp	r2, #1
 8002ade:	d002      	beq.n	8002ae6 <HAL_I2C_Master_Transmit+0x8a>
 8002ae0:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002ae4:	d104      	bne.n	8002af0 <HAL_I2C_Master_Transmit+0x94>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002aec:	601a      	str	r2, [r3, #0]
 8002aee:	e002      	b.n	8002af6 <HAL_I2C_Master_Transmit+0x9a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002af0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002af2:	2a12      	cmp	r2, #18
 8002af4:	d0f7      	beq.n	8002ae6 <HAL_I2C_Master_Transmit+0x8a>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002af6:	9600      	str	r6, [sp, #0]
 8002af8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002afa:	2200      	movs	r2, #0
 8002afc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b00:	4620      	mov	r0, r4
 8002b02:	f7ff feaf 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8002b06:	b108      	cbz	r0, 8002b0c <HAL_I2C_Master_Transmit+0xb0>
        return HAL_ERROR;
 8002b08:	2501      	movs	r5, #1
 8002b0a:	e7b5      	b.n	8002a78 <HAL_I2C_Master_Transmit+0x1c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b0c:	6923      	ldr	r3, [r4, #16]
 8002b0e:	6822      	ldr	r2, [r4, #0]
 8002b10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b14:	d121      	bne.n	8002b5a <HAL_I2C_Master_Transmit+0xfe>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b16:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8002b1a:	6115      	str	r5, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b1c:	4633      	mov	r3, r6
 8002b1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002b20:	4933      	ldr	r1, [pc, #204]	; (8002bf0 <HAL_I2C_Master_Transmit+0x194>)
 8002b22:	4620      	mov	r0, r4
 8002b24:	f7ff fe0f 	bl	8002746 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b28:	4605      	mov	r5, r0
 8002b2a:	2800      	cmp	r0, #0
 8002b2c:	d1ec      	bne.n	8002b08 <HAL_I2C_Master_Transmit+0xac>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b2e:	6823      	ldr	r3, [r4, #0]
 8002b30:	9003      	str	r0, [sp, #12]
 8002b32:	695a      	ldr	r2, [r3, #20]
 8002b34:	9203      	str	r2, [sp, #12]
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	9303      	str	r3, [sp, #12]
 8002b3a:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8002b3c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002b3e:	b9f3      	cbnz	r3, 8002b7e <HAL_I2C_Master_Transmit+0x122>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b40:	6821      	ldr	r1, [r4, #0]
 8002b42:	680a      	ldr	r2, [r1, #0]
 8002b44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b48:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002b4a:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8002b4c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8002b50:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b54:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8002b58:	e78e      	b.n	8002a78 <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b5a:	11eb      	asrs	r3, r5, #7
 8002b5c:	f003 0306 	and.w	r3, r3, #6
 8002b60:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8002b64:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b66:	4923      	ldr	r1, [pc, #140]	; (8002bf4 <HAL_I2C_Master_Transmit+0x198>)
 8002b68:	4633      	mov	r3, r6
 8002b6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002b6c:	4620      	mov	r0, r4
 8002b6e:	f7ff fdea 	bl	8002746 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b72:	2800      	cmp	r0, #0
 8002b74:	d1c8      	bne.n	8002b08 <HAL_I2C_Master_Transmit+0xac>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b76:	6823      	ldr	r3, [r4, #0]
 8002b78:	b2ed      	uxtb	r5, r5
 8002b7a:	611d      	str	r5, [r3, #16]
 8002b7c:	e7ce      	b.n	8002b1c <HAL_I2C_Master_Transmit+0xc0>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b7e:	4632      	mov	r2, r6
 8002b80:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002b82:	4620      	mov	r0, r4
 8002b84:	f7ff fe9f 	bl	80028c6 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b88:	b140      	cbz	r0, 8002b9c <HAL_I2C_Master_Transmit+0x140>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b8c:	2b04      	cmp	r3, #4
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b8e:	bf01      	itttt	eq
 8002b90:	6822      	ldreq	r2, [r4, #0]
 8002b92:	6813      	ldreq	r3, [r2, #0]
 8002b94:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8002b98:	6013      	streq	r3, [r2, #0]
 8002b9a:	e7b5      	b.n	8002b08 <HAL_I2C_Master_Transmit+0xac>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b9e:	6820      	ldr	r0, [r4, #0]
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	f812 1b01 	ldrb.w	r1, [r2], #1
 8002ba6:	6101      	str	r1, [r0, #16]
      hi2c->pBuffPtr++;
 8002ba8:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002baa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002bac:	3a01      	subs	r2, #1
 8002bae:	b292      	uxth	r2, r2
 8002bb0:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002bb2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002bb4:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8002bb6:	1e51      	subs	r1, r2, #1
 8002bb8:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002bba:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8002bbc:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002bbe:	d50a      	bpl.n	8002bd6 <HAL_I2C_Master_Transmit+0x17a>
 8002bc0:	b149      	cbz	r1, 8002bd6 <HAL_I2C_Master_Transmit+0x17a>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bc2:	7859      	ldrb	r1, [r3, #1]
        hi2c->pBuffPtr++;
 8002bc4:	3302      	adds	r3, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002bc6:	6101      	str	r1, [r0, #16]
        hi2c->pBuffPtr++;
 8002bc8:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8002bca:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8002bcc:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8002bce:	3b01      	subs	r3, #1
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8002bd4:	8522      	strh	r2, [r4, #40]	; 0x28
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bd6:	4632      	mov	r2, r6
 8002bd8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002bda:	4620      	mov	r0, r4
 8002bdc:	f7ff fded 	bl	80027ba <I2C_WaitOnBTFFlagUntilTimeout>
 8002be0:	2800      	cmp	r0, #0
 8002be2:	d0ab      	beq.n	8002b3c <HAL_I2C_Master_Transmit+0xe0>
 8002be4:	e7d1      	b.n	8002b8a <HAL_I2C_Master_Transmit+0x12e>
 8002be6:	bf00      	nop
 8002be8:	00100002 	.word	0x00100002
 8002bec:	ffff0000 	.word	0xffff0000
 8002bf0:	00010002 	.word	0x00010002
 8002bf4:	00010008 	.word	0x00010008

08002bf8 <HAL_I2C_Master_Receive>:
{
 8002bf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002bfc:	4604      	mov	r4, r0
 8002bfe:	b089      	sub	sp, #36	; 0x24
 8002c00:	4698      	mov	r8, r3
 8002c02:	460f      	mov	r7, r1
 8002c04:	4691      	mov	r9, r2
 8002c06:	9e10      	ldr	r6, [sp, #64]	; 0x40
  uint32_t tickstart = HAL_GetTick();
 8002c08:	f7ff fb16 	bl	8002238 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c0c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8002c10:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c12:	2b20      	cmp	r3, #32
 8002c14:	d004      	beq.n	8002c20 <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 8002c16:	2702      	movs	r7, #2
}
 8002c18:	4638      	mov	r0, r7
 8002c1a:	b009      	add	sp, #36	; 0x24
 8002c1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c20:	9000      	str	r0, [sp, #0]
 8002c22:	2319      	movs	r3, #25
 8002c24:	2201      	movs	r2, #1
 8002c26:	499d      	ldr	r1, [pc, #628]	; (8002e9c <HAL_I2C_Master_Receive+0x2a4>)
 8002c28:	4620      	mov	r0, r4
 8002c2a:	f7ff fe1b 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8002c2e:	2800      	cmp	r0, #0
 8002c30:	d1f1      	bne.n	8002c16 <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8002c32:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d0ed      	beq.n	8002c16 <HAL_I2C_Master_Receive+0x1e>
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c40:	6823      	ldr	r3, [r4, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	07d0      	lsls	r0, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002c46:	bf5e      	ittt	pl
 8002c48:	681a      	ldrpl	r2, [r3, #0]
 8002c4a:	f042 0201 	orrpl.w	r2, r2, #1
 8002c4e:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c56:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002c58:	2222      	movs	r2, #34	; 0x22
 8002c5a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c5e:	2210      	movs	r2, #16
 8002c60:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c64:	2200      	movs	r2, #0
 8002c66:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8002c68:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c6c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8002c6e:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8002c72:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c74:	4a8a      	ldr	r2, [pc, #552]	; (8002ea0 <HAL_I2C_Master_Receive+0x2a8>)
 8002c76:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c78:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c7a:	6819      	ldr	r1, [r3, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002c7c:	2a08      	cmp	r2, #8
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c7e:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8002c82:	6019      	str	r1, [r3, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002c84:	d004      	beq.n	8002c90 <HAL_I2C_Master_Receive+0x98>
 8002c86:	2a01      	cmp	r2, #1
 8002c88:	d002      	beq.n	8002c90 <HAL_I2C_Master_Receive+0x98>
 8002c8a:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002c8e:	d104      	bne.n	8002c9a <HAL_I2C_Master_Receive+0xa2>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	e002      	b.n	8002ca0 <HAL_I2C_Master_Receive+0xa8>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002c9a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002c9c:	2a11      	cmp	r2, #17
 8002c9e:	d0f7      	beq.n	8002c90 <HAL_I2C_Master_Receive+0x98>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ca0:	9500      	str	r5, [sp, #0]
 8002ca2:	4633      	mov	r3, r6
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002caa:	4620      	mov	r0, r4
 8002cac:	f7ff fdda 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8002cb0:	b108      	cbz	r0, 8002cb6 <HAL_I2C_Master_Receive+0xbe>
      return HAL_ERROR;
 8002cb2:	2701      	movs	r7, #1
 8002cb4:	e7b0      	b.n	8002c18 <HAL_I2C_Master_Receive+0x20>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002cb6:	6922      	ldr	r2, [r4, #16]
 8002cb8:	6823      	ldr	r3, [r4, #0]
 8002cba:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8002cbe:	d123      	bne.n	8002d08 <HAL_I2C_Master_Receive+0x110>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002cc0:	f047 0701 	orr.w	r7, r7, #1
 8002cc4:	b2ff      	uxtb	r7, r7
 8002cc6:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cc8:	462b      	mov	r3, r5
 8002cca:	4632      	mov	r2, r6
 8002ccc:	4975      	ldr	r1, [pc, #468]	; (8002ea4 <HAL_I2C_Master_Receive+0x2ac>)
 8002cce:	4620      	mov	r0, r4
 8002cd0:	f7ff fd39 	bl	8002746 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cd4:	4607      	mov	r7, r0
 8002cd6:	2800      	cmp	r0, #0
 8002cd8:	d1eb      	bne.n	8002cb2 <HAL_I2C_Master_Receive+0xba>
    if (hi2c->XferSize == 0U)
 8002cda:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002cdc:	6823      	ldr	r3, [r4, #0]
 8002cde:	2a00      	cmp	r2, #0
 8002ce0:	d146      	bne.n	8002d70 <HAL_I2C_Master_Receive+0x178>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ce2:	9003      	str	r0, [sp, #12]
 8002ce4:	695a      	ldr	r2, [r3, #20]
 8002ce6:	9203      	str	r2, [sp, #12]
 8002ce8:	699a      	ldr	r2, [r3, #24]
 8002cea:	9203      	str	r2, [sp, #12]
 8002cec:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cf4:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002cf6:	2320      	movs	r3, #32
 8002cf8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8002d02:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8002d06:	e787      	b.n	8002c18 <HAL_I2C_Master_Receive+0x20>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002d08:	ea4f 18e7 	mov.w	r8, r7, asr #7
 8002d0c:	f008 0806 	and.w	r8, r8, #6
 8002d10:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8002d14:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002d16:	4964      	ldr	r1, [pc, #400]	; (8002ea8 <HAL_I2C_Master_Receive+0x2b0>)
 8002d18:	462b      	mov	r3, r5
 8002d1a:	4632      	mov	r2, r6
 8002d1c:	4620      	mov	r0, r4
 8002d1e:	f7ff fd12 	bl	8002746 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d22:	2800      	cmp	r0, #0
 8002d24:	d1c5      	bne.n	8002cb2 <HAL_I2C_Master_Receive+0xba>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002d26:	6823      	ldr	r3, [r4, #0]
 8002d28:	b2ff      	uxtb	r7, r7
 8002d2a:	611f      	str	r7, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d2c:	4632      	mov	r2, r6
 8002d2e:	462b      	mov	r3, r5
 8002d30:	495c      	ldr	r1, [pc, #368]	; (8002ea4 <HAL_I2C_Master_Receive+0x2ac>)
 8002d32:	4620      	mov	r0, r4
 8002d34:	f7ff fd07 	bl	8002746 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	2800      	cmp	r0, #0
 8002d3c:	d1b9      	bne.n	8002cb2 <HAL_I2C_Master_Receive+0xba>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d3e:	6823      	ldr	r3, [r4, #0]
 8002d40:	9007      	str	r0, [sp, #28]
 8002d42:	6959      	ldr	r1, [r3, #20]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d44:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d46:	9107      	str	r1, [sp, #28]
 8002d48:	6999      	ldr	r1, [r3, #24]
 8002d4a:	9107      	str	r1, [sp, #28]
 8002d4c:	9907      	ldr	r1, [sp, #28]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d4e:	6819      	ldr	r1, [r3, #0]
 8002d50:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002d54:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d56:	9500      	str	r5, [sp, #0]
 8002d58:	4633      	mov	r3, r6
 8002d5a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d5e:	f7ff fd81 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8002d62:	2800      	cmp	r0, #0
 8002d64:	d1a5      	bne.n	8002cb2 <HAL_I2C_Master_Receive+0xba>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002d66:	6822      	ldr	r2, [r4, #0]
 8002d68:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8002d6c:	6113      	str	r3, [r2, #16]
 8002d6e:	e7ab      	b.n	8002cc8 <HAL_I2C_Master_Receive+0xd0>
    else if (hi2c->XferSize == 1U)
 8002d70:	2a01      	cmp	r2, #1
 8002d72:	d131      	bne.n	8002dd8 <HAL_I2C_Master_Receive+0x1e0>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d7a:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d7c:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d7e:	6823      	ldr	r3, [r4, #0]
 8002d80:	9004      	str	r0, [sp, #16]
 8002d82:	695a      	ldr	r2, [r3, #20]
 8002d84:	9204      	str	r2, [sp, #16]
 8002d86:	699a      	ldr	r2, [r3, #24]
 8002d88:	9204      	str	r2, [sp, #16]
 8002d8a:	9a04      	ldr	r2, [sp, #16]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d92:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002d94:	b662      	cpsie	i
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d96:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8002eac <HAL_I2C_Master_Receive+0x2b4>
    while (hi2c->XferSize > 0U)
 8002d9a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d0aa      	beq.n	8002cf6 <HAL_I2C_Master_Receive+0xfe>
      if (hi2c->XferSize <= 3U)
 8002da0:	2b03      	cmp	r3, #3
 8002da2:	f200 8085 	bhi.w	8002eb0 <HAL_I2C_Master_Receive+0x2b8>
        if (hi2c->XferSize == 1U)
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d132      	bne.n	8002e10 <HAL_I2C_Master_Receive+0x218>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002daa:	462a      	mov	r2, r5
 8002dac:	4631      	mov	r1, r6
 8002dae:	4620      	mov	r0, r4
 8002db0:	f7ff fd29 	bl	8002806 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002db4:	2800      	cmp	r0, #0
 8002db6:	f47f af7c 	bne.w	8002cb2 <HAL_I2C_Master_Receive+0xba>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dba:	6823      	ldr	r3, [r4, #0]
 8002dbc:	691a      	ldr	r2, [r3, #16]
 8002dbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002dc0:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002dc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002dc4:	3301      	adds	r3, #1
 8002dc6:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8002dc8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002dce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002dd6:	e7e0      	b.n	8002d9a <HAL_I2C_Master_Receive+0x1a2>
    else if (hi2c->XferSize == 2U)
 8002dd8:	2a02      	cmp	r2, #2
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dda:	681a      	ldr	r2, [r3, #0]
    else if (hi2c->XferSize == 2U)
 8002ddc:	d10e      	bne.n	8002dfc <HAL_I2C_Master_Receive+0x204>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dde:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002de2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002de4:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002de6:	6823      	ldr	r3, [r4, #0]
 8002de8:	9005      	str	r0, [sp, #20]
 8002dea:	695a      	ldr	r2, [r3, #20]
 8002dec:	9205      	str	r2, [sp, #20]
 8002dee:	699a      	ldr	r2, [r3, #24]
 8002df0:	9205      	str	r2, [sp, #20]
 8002df2:	9a05      	ldr	r2, [sp, #20]
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dfa:	e7ca      	b.n	8002d92 <HAL_I2C_Master_Receive+0x19a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dfc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e00:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e02:	9006      	str	r0, [sp, #24]
 8002e04:	695a      	ldr	r2, [r3, #20]
 8002e06:	9206      	str	r2, [sp, #24]
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	9306      	str	r3, [sp, #24]
 8002e0c:	9b06      	ldr	r3, [sp, #24]
 8002e0e:	e7c2      	b.n	8002d96 <HAL_I2C_Master_Receive+0x19e>
        else if (hi2c->XferSize == 2U)
 8002e10:	2b02      	cmp	r3, #2
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e12:	9500      	str	r5, [sp, #0]
 8002e14:	4633      	mov	r3, r6
 8002e16:	f04f 0200 	mov.w	r2, #0
 8002e1a:	4641      	mov	r1, r8
 8002e1c:	4620      	mov	r0, r4
        else if (hi2c->XferSize == 2U)
 8002e1e:	d119      	bne.n	8002e54 <HAL_I2C_Master_Receive+0x25c>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e20:	f7ff fd20 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8002e24:	2800      	cmp	r0, #0
 8002e26:	f47f af44 	bne.w	8002cb2 <HAL_I2C_Master_Receive+0xba>
 8002e2a:	b672      	cpsid	i
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e2c:	6823      	ldr	r3, [r4, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e34:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e36:	691a      	ldr	r2, [r3, #16]
 8002e38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e3a:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8002e3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e3e:	3301      	adds	r3, #1
 8002e40:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8002e42:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002e44:	3b01      	subs	r3, #1
 8002e46:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002e48:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002e50:	b662      	cpsie	i
 8002e52:	e7b2      	b.n	8002dba <HAL_I2C_Master_Receive+0x1c2>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e54:	f7ff fd06 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	2800      	cmp	r0, #0
 8002e5c:	f47f af29 	bne.w	8002cb2 <HAL_I2C_Master_Receive+0xba>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e60:	6821      	ldr	r1, [r4, #0]
 8002e62:	680b      	ldr	r3, [r1, #0]
 8002e64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e68:	600b      	str	r3, [r1, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002e6a:	b672      	cpsid	i
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e6c:	6823      	ldr	r3, [r4, #0]
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e6e:	4620      	mov	r0, r4
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e70:	6919      	ldr	r1, [r3, #16]
 8002e72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002e74:	7019      	strb	r1, [r3, #0]
          hi2c->pBuffPtr++;
 8002e76:	6a63      	ldr	r3, [r4, #36]	; 0x24
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e78:	9500      	str	r5, [sp, #0]
          hi2c->pBuffPtr++;
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8002e7e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e80:	4641      	mov	r1, r8
          hi2c->XferSize--;
 8002e82:	3b01      	subs	r3, #1
 8002e84:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8002e86:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e8e:	4633      	mov	r3, r6
 8002e90:	f7ff fce8 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8002e94:	2800      	cmp	r0, #0
 8002e96:	d0c9      	beq.n	8002e2c <HAL_I2C_Master_Receive+0x234>
 8002e98:	e70b      	b.n	8002cb2 <HAL_I2C_Master_Receive+0xba>
 8002e9a:	bf00      	nop
 8002e9c:	00100002 	.word	0x00100002
 8002ea0:	ffff0000 	.word	0xffff0000
 8002ea4:	00010002 	.word	0x00010002
 8002ea8:	00010008 	.word	0x00010008
 8002eac:	00010004 	.word	0x00010004
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eb0:	462a      	mov	r2, r5
 8002eb2:	4631      	mov	r1, r6
 8002eb4:	4620      	mov	r0, r4
 8002eb6:	f7ff fca6 	bl	8002806 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002eba:	2800      	cmp	r0, #0
 8002ebc:	f47f aef9 	bne.w	8002cb2 <HAL_I2C_Master_Receive+0xba>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ec0:	6823      	ldr	r3, [r4, #0]
 8002ec2:	691a      	ldr	r2, [r3, #16]
 8002ec4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002ec6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002ec8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002eca:	1c53      	adds	r3, r2, #1
 8002ecc:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8002ece:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8002ed4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002edc:	6823      	ldr	r3, [r4, #0]
 8002ede:	6959      	ldr	r1, [r3, #20]
 8002ee0:	0749      	lsls	r1, r1, #29
 8002ee2:	f57f af5a 	bpl.w	8002d9a <HAL_I2C_Master_Receive+0x1a2>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	7053      	strb	r3, [r2, #1]
 8002eea:	e76a      	b.n	8002dc2 <HAL_I2C_Master_Receive+0x1ca>

08002eec <HAL_I2C_IsDeviceReady>:
{
 8002eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ef0:	4604      	mov	r4, r0
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	4698      	mov	r8, r3
 8002ef6:	4689      	mov	r9, r1
 8002ef8:	4692      	mov	sl, r2
  uint32_t tickstart = HAL_GetTick();
 8002efa:	f7ff f99d 	bl	8002238 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002efe:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  uint32_t tickstart = HAL_GetTick();
 8002f02:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f04:	2b20      	cmp	r3, #32
 8002f06:	d003      	beq.n	8002f10 <HAL_I2C_IsDeviceReady+0x24>
    return HAL_BUSY;
 8002f08:	2002      	movs	r0, #2
}
 8002f0a:	b005      	add	sp, #20
 8002f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f10:	9000      	str	r0, [sp, #0]
 8002f12:	2319      	movs	r3, #25
 8002f14:	2201      	movs	r2, #1
 8002f16:	4949      	ldr	r1, [pc, #292]	; (800303c <HAL_I2C_IsDeviceReady+0x150>)
 8002f18:	4620      	mov	r0, r4
 8002f1a:	f7ff fca3 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8002f1e:	2800      	cmp	r0, #0
 8002f20:	d1f2      	bne.n	8002f08 <HAL_I2C_IsDeviceReady+0x1c>
    __HAL_LOCK(hi2c);
 8002f22:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d0ee      	beq.n	8002f08 <HAL_I2C_IsDeviceReady+0x1c>
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f30:	6823      	ldr	r3, [r4, #0]
  uint32_t I2C_Trials = 1U;
 8002f32:	2701      	movs	r7, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f34:	681a      	ldr	r2, [r3, #0]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f36:	f8df b104 	ldr.w	fp, [pc, #260]	; 800303c <HAL_I2C_IsDeviceReady+0x150>
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f3a:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002f3c:	bf58      	it	pl
 8002f3e:	681a      	ldrpl	r2, [r3, #0]
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f40:	f009 09fe 	and.w	r9, r9, #254	; 0xfe
      __HAL_I2C_ENABLE(hi2c);
 8002f44:	bf5c      	itt	pl
 8002f46:	f042 0201 	orrpl.w	r2, r2, #1
 8002f4a:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f52:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f54:	2324      	movs	r3, #36	; 0x24
 8002f56:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f5e:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8002f62:	62e3      	str	r3, [r4, #44]	; 0x2c
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f64:	6822      	ldr	r2, [r4, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002f66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f6a:	6813      	ldr	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002f6c:	4620      	mov	r0, r4
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f72:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002f74:	9500      	str	r5, [sp, #0]
 8002f76:	4643      	mov	r3, r8
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f7ff fc73 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8002f7e:	b108      	cbz	r0, 8002f84 <HAL_I2C_IsDeviceReady+0x98>
    return HAL_ERROR;
 8002f80:	2001      	movs	r0, #1
 8002f82:	e7c2      	b.n	8002f0a <HAL_I2C_IsDeviceReady+0x1e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f84:	6823      	ldr	r3, [r4, #0]
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002f86:	26a0      	movs	r6, #160	; 0xa0
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f88:	f8c3 9010 	str.w	r9, [r3, #16]
      tickstart = HAL_GetTick();
 8002f8c:	f7ff f954 	bl	8002238 <HAL_GetTick>
 8002f90:	4605      	mov	r5, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f92:	6823      	ldr	r3, [r4, #0]
 8002f94:	695a      	ldr	r2, [r3, #20]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f96:	695b      	ldr	r3, [r3, #20]
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f98:	f3c2 0240 	ubfx	r2, r2, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f9c:	f3c3 2380 	ubfx	r3, r3, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002fa0:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8002fa4:	29a0      	cmp	r1, #160	; 0xa0
 8002fa6:	d001      	beq.n	8002fac <HAL_I2C_IsDeviceReady+0xc0>
 8002fa8:	b902      	cbnz	r2, 8002fac <HAL_I2C_IsDeviceReady+0xc0>
 8002faa:	b303      	cbz	r3, 8002fee <HAL_I2C_IsDeviceReady+0x102>
      hi2c->State = HAL_I2C_STATE_READY;
 8002fac:	2620      	movs	r6, #32
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002fae:	6823      	ldr	r3, [r4, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8002fb0:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002fb4:	695a      	ldr	r2, [r3, #20]
 8002fb6:	f012 0f02 	tst.w	r2, #2
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fc0:	601a      	str	r2, [r3, #0]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002fc2:	d026      	beq.n	8003012 <HAL_I2C_IsDeviceReady+0x126>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	9203      	str	r2, [sp, #12]
 8002fc8:	695a      	ldr	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fca:	491c      	ldr	r1, [pc, #112]	; (800303c <HAL_I2C_IsDeviceReady+0x150>)
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fcc:	9203      	str	r2, [sp, #12]
 8002fce:	699b      	ldr	r3, [r3, #24]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fd0:	2201      	movs	r2, #1
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fd2:	9303      	str	r3, [sp, #12]
 8002fd4:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fd6:	9500      	str	r5, [sp, #0]
 8002fd8:	2319      	movs	r3, #25
 8002fda:	4620      	mov	r0, r4
 8002fdc:	f7ff fc42 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8002fe0:	2800      	cmp	r0, #0
 8002fe2:	d1cd      	bne.n	8002f80 <HAL_I2C_IsDeviceReady+0x94>
        hi2c->State = HAL_I2C_STATE_READY;
 8002fe4:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8002fe8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        return HAL_OK;
 8002fec:	e78d      	b.n	8002f0a <HAL_I2C_IsDeviceReady+0x1e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002fee:	f7ff f923 	bl	8002238 <HAL_GetTick>
 8002ff2:	1b40      	subs	r0, r0, r5
 8002ff4:	4540      	cmp	r0, r8
 8002ff6:	d802      	bhi.n	8002ffe <HAL_I2C_IsDeviceReady+0x112>
 8002ff8:	f1b8 0f00 	cmp.w	r8, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_I2C_IsDeviceReady+0x116>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002ffe:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003002:	6823      	ldr	r3, [r4, #0]
 8003004:	695a      	ldr	r2, [r3, #20]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003006:	695b      	ldr	r3, [r3, #20]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003008:	f3c2 0240 	ubfx	r2, r2, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800300c:	f3c3 2380 	ubfx	r3, r3, #10, #1
 8003010:	e7c6      	b.n	8002fa0 <HAL_I2C_IsDeviceReady+0xb4>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003012:	f46f 6280 	mvn.w	r2, #1024	; 0x400
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003016:	4659      	mov	r1, fp
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003018:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800301a:	4620      	mov	r0, r4
 800301c:	9500      	str	r5, [sp, #0]
 800301e:	2319      	movs	r3, #25
 8003020:	2201      	movs	r2, #1
 8003022:	f7ff fc1f 	bl	8002864 <I2C_WaitOnFlagUntilTimeout>
 8003026:	2800      	cmp	r0, #0
 8003028:	d1aa      	bne.n	8002f80 <HAL_I2C_IsDeviceReady+0x94>
      I2C_Trials++;
 800302a:	3701      	adds	r7, #1
    while (I2C_Trials < Trials);
 800302c:	4557      	cmp	r7, sl
 800302e:	d399      	bcc.n	8002f64 <HAL_I2C_IsDeviceReady+0x78>
    hi2c->State = HAL_I2C_STATE_READY;
 8003030:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8003034:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
 8003038:	e7a2      	b.n	8002f80 <HAL_I2C_IsDeviceReady+0x94>
 800303a:	bf00      	nop
 800303c:	00100002 	.word	0x00100002

08003040 <HAL_I2C_GetError>:
  return hi2c->ErrorCode;
 8003040:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 8003042:	4770      	bx	lr

08003044 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003044:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003048:	4605      	mov	r5, r0
 800304a:	b908      	cbnz	r0, 8003050 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 800304c:	2001      	movs	r0, #1
 800304e:	e03c      	b.n	80030ca <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003050:	6803      	ldr	r3, [r0, #0]
 8003052:	07db      	lsls	r3, r3, #31
 8003054:	d410      	bmi.n	8003078 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003056:	682b      	ldr	r3, [r5, #0]
 8003058:	079f      	lsls	r7, r3, #30
 800305a:	d45d      	bmi.n	8003118 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800305c:	682b      	ldr	r3, [r5, #0]
 800305e:	0719      	lsls	r1, r3, #28
 8003060:	f100 8094 	bmi.w	800318c <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003064:	682b      	ldr	r3, [r5, #0]
 8003066:	075a      	lsls	r2, r3, #29
 8003068:	f100 80be 	bmi.w	80031e8 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800306c:	69e8      	ldr	r0, [r5, #28]
 800306e:	2800      	cmp	r0, #0
 8003070:	f040 812c 	bne.w	80032cc <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8003074:	2000      	movs	r0, #0
 8003076:	e028      	b.n	80030ca <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003078:	4c8f      	ldr	r4, [pc, #572]	; (80032b8 <HAL_RCC_OscConfig+0x274>)
 800307a:	6863      	ldr	r3, [r4, #4]
 800307c:	f003 030c 	and.w	r3, r3, #12
 8003080:	2b04      	cmp	r3, #4
 8003082:	d007      	beq.n	8003094 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003084:	6863      	ldr	r3, [r4, #4]
 8003086:	f003 030c 	and.w	r3, r3, #12
 800308a:	2b08      	cmp	r3, #8
 800308c:	d109      	bne.n	80030a2 <HAL_RCC_OscConfig+0x5e>
 800308e:	6863      	ldr	r3, [r4, #4]
 8003090:	03de      	lsls	r6, r3, #15
 8003092:	d506      	bpl.n	80030a2 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003094:	6823      	ldr	r3, [r4, #0]
 8003096:	039c      	lsls	r4, r3, #14
 8003098:	d5dd      	bpl.n	8003056 <HAL_RCC_OscConfig+0x12>
 800309a:	686b      	ldr	r3, [r5, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d1da      	bne.n	8003056 <HAL_RCC_OscConfig+0x12>
 80030a0:	e7d4      	b.n	800304c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030a2:	686b      	ldr	r3, [r5, #4]
 80030a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030a8:	d112      	bne.n	80030d0 <HAL_RCC_OscConfig+0x8c>
 80030aa:	6823      	ldr	r3, [r4, #0]
 80030ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80030b2:	f7ff f8c1 	bl	8002238 <HAL_GetTick>
 80030b6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030b8:	6823      	ldr	r3, [r4, #0]
 80030ba:	0398      	lsls	r0, r3, #14
 80030bc:	d4cb      	bmi.n	8003056 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030be:	f7ff f8bb 	bl	8002238 <HAL_GetTick>
 80030c2:	1b80      	subs	r0, r0, r6
 80030c4:	2864      	cmp	r0, #100	; 0x64
 80030c6:	d9f7      	bls.n	80030b8 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80030c8:	2003      	movs	r0, #3
}
 80030ca:	b002      	add	sp, #8
 80030cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030d0:	b99b      	cbnz	r3, 80030fa <HAL_RCC_OscConfig+0xb6>
 80030d2:	6823      	ldr	r3, [r4, #0]
 80030d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030d8:	6023      	str	r3, [r4, #0]
 80030da:	6823      	ldr	r3, [r4, #0]
 80030dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030e0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80030e2:	f7ff f8a9 	bl	8002238 <HAL_GetTick>
 80030e6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030e8:	6823      	ldr	r3, [r4, #0]
 80030ea:	0399      	lsls	r1, r3, #14
 80030ec:	d5b3      	bpl.n	8003056 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030ee:	f7ff f8a3 	bl	8002238 <HAL_GetTick>
 80030f2:	1b80      	subs	r0, r0, r6
 80030f4:	2864      	cmp	r0, #100	; 0x64
 80030f6:	d9f7      	bls.n	80030e8 <HAL_RCC_OscConfig+0xa4>
 80030f8:	e7e6      	b.n	80030c8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030fe:	6823      	ldr	r3, [r4, #0]
 8003100:	d103      	bne.n	800310a <HAL_RCC_OscConfig+0xc6>
 8003102:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003106:	6023      	str	r3, [r4, #0]
 8003108:	e7cf      	b.n	80030aa <HAL_RCC_OscConfig+0x66>
 800310a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800310e:	6023      	str	r3, [r4, #0]
 8003110:	6823      	ldr	r3, [r4, #0]
 8003112:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003116:	e7cb      	b.n	80030b0 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003118:	4c67      	ldr	r4, [pc, #412]	; (80032b8 <HAL_RCC_OscConfig+0x274>)
 800311a:	6863      	ldr	r3, [r4, #4]
 800311c:	f013 0f0c 	tst.w	r3, #12
 8003120:	d007      	beq.n	8003132 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003122:	6863      	ldr	r3, [r4, #4]
 8003124:	f003 030c 	and.w	r3, r3, #12
 8003128:	2b08      	cmp	r3, #8
 800312a:	d110      	bne.n	800314e <HAL_RCC_OscConfig+0x10a>
 800312c:	6863      	ldr	r3, [r4, #4]
 800312e:	03da      	lsls	r2, r3, #15
 8003130:	d40d      	bmi.n	800314e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003132:	6823      	ldr	r3, [r4, #0]
 8003134:	079b      	lsls	r3, r3, #30
 8003136:	d502      	bpl.n	800313e <HAL_RCC_OscConfig+0xfa>
 8003138:	692b      	ldr	r3, [r5, #16]
 800313a:	2b01      	cmp	r3, #1
 800313c:	d186      	bne.n	800304c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800313e:	6823      	ldr	r3, [r4, #0]
 8003140:	696a      	ldr	r2, [r5, #20]
 8003142:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003146:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800314a:	6023      	str	r3, [r4, #0]
 800314c:	e786      	b.n	800305c <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800314e:	692a      	ldr	r2, [r5, #16]
 8003150:	4b5a      	ldr	r3, [pc, #360]	; (80032bc <HAL_RCC_OscConfig+0x278>)
 8003152:	b16a      	cbz	r2, 8003170 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8003154:	2201      	movs	r2, #1
 8003156:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003158:	f7ff f86e 	bl	8002238 <HAL_GetTick>
 800315c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800315e:	6823      	ldr	r3, [r4, #0]
 8003160:	079f      	lsls	r7, r3, #30
 8003162:	d4ec      	bmi.n	800313e <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003164:	f7ff f868 	bl	8002238 <HAL_GetTick>
 8003168:	1b80      	subs	r0, r0, r6
 800316a:	2802      	cmp	r0, #2
 800316c:	d9f7      	bls.n	800315e <HAL_RCC_OscConfig+0x11a>
 800316e:	e7ab      	b.n	80030c8 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8003170:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003172:	f7ff f861 	bl	8002238 <HAL_GetTick>
 8003176:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003178:	6823      	ldr	r3, [r4, #0]
 800317a:	0798      	lsls	r0, r3, #30
 800317c:	f57f af6e 	bpl.w	800305c <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003180:	f7ff f85a 	bl	8002238 <HAL_GetTick>
 8003184:	1b80      	subs	r0, r0, r6
 8003186:	2802      	cmp	r0, #2
 8003188:	d9f6      	bls.n	8003178 <HAL_RCC_OscConfig+0x134>
 800318a:	e79d      	b.n	80030c8 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800318c:	69aa      	ldr	r2, [r5, #24]
 800318e:	4c4a      	ldr	r4, [pc, #296]	; (80032b8 <HAL_RCC_OscConfig+0x274>)
 8003190:	4b4b      	ldr	r3, [pc, #300]	; (80032c0 <HAL_RCC_OscConfig+0x27c>)
 8003192:	b1da      	cbz	r2, 80031cc <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8003194:	2201      	movs	r2, #1
 8003196:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8003198:	f7ff f84e 	bl	8002238 <HAL_GetTick>
 800319c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800319e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031a0:	079b      	lsls	r3, r3, #30
 80031a2:	d50d      	bpl.n	80031c0 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031a4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80031a8:	4b46      	ldr	r3, [pc, #280]	; (80032c4 <HAL_RCC_OscConfig+0x280>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80031b0:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80031b2:	bf00      	nop
  }
  while (Delay --);
 80031b4:	9b01      	ldr	r3, [sp, #4]
 80031b6:	1e5a      	subs	r2, r3, #1
 80031b8:	9201      	str	r2, [sp, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1f9      	bne.n	80031b2 <HAL_RCC_OscConfig+0x16e>
 80031be:	e751      	b.n	8003064 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031c0:	f7ff f83a 	bl	8002238 <HAL_GetTick>
 80031c4:	1b80      	subs	r0, r0, r6
 80031c6:	2802      	cmp	r0, #2
 80031c8:	d9e9      	bls.n	800319e <HAL_RCC_OscConfig+0x15a>
 80031ca:	e77d      	b.n	80030c8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80031cc:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80031ce:	f7ff f833 	bl	8002238 <HAL_GetTick>
 80031d2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031d6:	079f      	lsls	r7, r3, #30
 80031d8:	f57f af44 	bpl.w	8003064 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031dc:	f7ff f82c 	bl	8002238 <HAL_GetTick>
 80031e0:	1b80      	subs	r0, r0, r6
 80031e2:	2802      	cmp	r0, #2
 80031e4:	d9f6      	bls.n	80031d4 <HAL_RCC_OscConfig+0x190>
 80031e6:	e76f      	b.n	80030c8 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031e8:	4c33      	ldr	r4, [pc, #204]	; (80032b8 <HAL_RCC_OscConfig+0x274>)
 80031ea:	69e3      	ldr	r3, [r4, #28]
 80031ec:	00d8      	lsls	r0, r3, #3
 80031ee:	d424      	bmi.n	800323a <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80031f0:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80031f2:	69e3      	ldr	r3, [r4, #28]
 80031f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031f8:	61e3      	str	r3, [r4, #28]
 80031fa:	69e3      	ldr	r3, [r4, #28]
 80031fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003200:	9300      	str	r3, [sp, #0]
 8003202:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003204:	4e30      	ldr	r6, [pc, #192]	; (80032c8 <HAL_RCC_OscConfig+0x284>)
 8003206:	6833      	ldr	r3, [r6, #0]
 8003208:	05d9      	lsls	r1, r3, #23
 800320a:	d518      	bpl.n	800323e <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800320c:	68eb      	ldr	r3, [r5, #12]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d126      	bne.n	8003260 <HAL_RCC_OscConfig+0x21c>
 8003212:	6a23      	ldr	r3, [r4, #32]
 8003214:	f043 0301 	orr.w	r3, r3, #1
 8003218:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800321a:	f7ff f80d 	bl	8002238 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800321e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003222:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003224:	6a23      	ldr	r3, [r4, #32]
 8003226:	079b      	lsls	r3, r3, #30
 8003228:	d53f      	bpl.n	80032aa <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800322a:	2f00      	cmp	r7, #0
 800322c:	f43f af1e 	beq.w	800306c <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003230:	69e3      	ldr	r3, [r4, #28]
 8003232:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003236:	61e3      	str	r3, [r4, #28]
 8003238:	e718      	b.n	800306c <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800323a:	2700      	movs	r7, #0
 800323c:	e7e2      	b.n	8003204 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800323e:	6833      	ldr	r3, [r6, #0]
 8003240:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003244:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003246:	f7fe fff7 	bl	8002238 <HAL_GetTick>
 800324a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800324c:	6833      	ldr	r3, [r6, #0]
 800324e:	05da      	lsls	r2, r3, #23
 8003250:	d4dc      	bmi.n	800320c <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003252:	f7fe fff1 	bl	8002238 <HAL_GetTick>
 8003256:	eba0 0008 	sub.w	r0, r0, r8
 800325a:	2864      	cmp	r0, #100	; 0x64
 800325c:	d9f6      	bls.n	800324c <HAL_RCC_OscConfig+0x208>
 800325e:	e733      	b.n	80030c8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003260:	b9ab      	cbnz	r3, 800328e <HAL_RCC_OscConfig+0x24a>
 8003262:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003264:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003268:	f023 0301 	bic.w	r3, r3, #1
 800326c:	6223      	str	r3, [r4, #32]
 800326e:	6a23      	ldr	r3, [r4, #32]
 8003270:	f023 0304 	bic.w	r3, r3, #4
 8003274:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8003276:	f7fe ffdf 	bl	8002238 <HAL_GetTick>
 800327a:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800327c:	6a23      	ldr	r3, [r4, #32]
 800327e:	0798      	lsls	r0, r3, #30
 8003280:	d5d3      	bpl.n	800322a <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003282:	f7fe ffd9 	bl	8002238 <HAL_GetTick>
 8003286:	1b80      	subs	r0, r0, r6
 8003288:	4540      	cmp	r0, r8
 800328a:	d9f7      	bls.n	800327c <HAL_RCC_OscConfig+0x238>
 800328c:	e71c      	b.n	80030c8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800328e:	2b05      	cmp	r3, #5
 8003290:	6a23      	ldr	r3, [r4, #32]
 8003292:	d103      	bne.n	800329c <HAL_RCC_OscConfig+0x258>
 8003294:	f043 0304 	orr.w	r3, r3, #4
 8003298:	6223      	str	r3, [r4, #32]
 800329a:	e7ba      	b.n	8003212 <HAL_RCC_OscConfig+0x1ce>
 800329c:	f023 0301 	bic.w	r3, r3, #1
 80032a0:	6223      	str	r3, [r4, #32]
 80032a2:	6a23      	ldr	r3, [r4, #32]
 80032a4:	f023 0304 	bic.w	r3, r3, #4
 80032a8:	e7b6      	b.n	8003218 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032aa:	f7fe ffc5 	bl	8002238 <HAL_GetTick>
 80032ae:	eba0 0008 	sub.w	r0, r0, r8
 80032b2:	42b0      	cmp	r0, r6
 80032b4:	d9b6      	bls.n	8003224 <HAL_RCC_OscConfig+0x1e0>
 80032b6:	e707      	b.n	80030c8 <HAL_RCC_OscConfig+0x84>
 80032b8:	40021000 	.word	0x40021000
 80032bc:	42420000 	.word	0x42420000
 80032c0:	42420480 	.word	0x42420480
 80032c4:	20000008 	.word	0x20000008
 80032c8:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032cc:	4b2a      	ldr	r3, [pc, #168]	; (8003378 <HAL_RCC_OscConfig+0x334>)
 80032ce:	685a      	ldr	r2, [r3, #4]
 80032d0:	461c      	mov	r4, r3
 80032d2:	f002 020c 	and.w	r2, r2, #12
 80032d6:	2a08      	cmp	r2, #8
 80032d8:	d03d      	beq.n	8003356 <HAL_RCC_OscConfig+0x312>
 80032da:	2300      	movs	r3, #0
 80032dc:	4e27      	ldr	r6, [pc, #156]	; (800337c <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032de:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80032e0:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032e2:	d12b      	bne.n	800333c <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80032e4:	f7fe ffa8 	bl	8002238 <HAL_GetTick>
 80032e8:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032ea:	6823      	ldr	r3, [r4, #0]
 80032ec:	0199      	lsls	r1, r3, #6
 80032ee:	d41f      	bmi.n	8003330 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032f0:	6a2b      	ldr	r3, [r5, #32]
 80032f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032f6:	d105      	bne.n	8003304 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032f8:	6862      	ldr	r2, [r4, #4]
 80032fa:	68a9      	ldr	r1, [r5, #8]
 80032fc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003300:	430a      	orrs	r2, r1
 8003302:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003304:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8003306:	6862      	ldr	r2, [r4, #4]
 8003308:	430b      	orrs	r3, r1
 800330a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800330e:	4313      	orrs	r3, r2
 8003310:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8003312:	2301      	movs	r3, #1
 8003314:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8003316:	f7fe ff8f 	bl	8002238 <HAL_GetTick>
 800331a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800331c:	6823      	ldr	r3, [r4, #0]
 800331e:	019a      	lsls	r2, r3, #6
 8003320:	f53f aea8 	bmi.w	8003074 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003324:	f7fe ff88 	bl	8002238 <HAL_GetTick>
 8003328:	1b40      	subs	r0, r0, r5
 800332a:	2802      	cmp	r0, #2
 800332c:	d9f6      	bls.n	800331c <HAL_RCC_OscConfig+0x2d8>
 800332e:	e6cb      	b.n	80030c8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003330:	f7fe ff82 	bl	8002238 <HAL_GetTick>
 8003334:	1bc0      	subs	r0, r0, r7
 8003336:	2802      	cmp	r0, #2
 8003338:	d9d7      	bls.n	80032ea <HAL_RCC_OscConfig+0x2a6>
 800333a:	e6c5      	b.n	80030c8 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800333c:	f7fe ff7c 	bl	8002238 <HAL_GetTick>
 8003340:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003342:	6823      	ldr	r3, [r4, #0]
 8003344:	019b      	lsls	r3, r3, #6
 8003346:	f57f ae95 	bpl.w	8003074 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800334a:	f7fe ff75 	bl	8002238 <HAL_GetTick>
 800334e:	1b40      	subs	r0, r0, r5
 8003350:	2802      	cmp	r0, #2
 8003352:	d9f6      	bls.n	8003342 <HAL_RCC_OscConfig+0x2fe>
 8003354:	e6b8      	b.n	80030c8 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003356:	2801      	cmp	r0, #1
 8003358:	f43f aeb7 	beq.w	80030ca <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 800335c:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800335e:	6a2b      	ldr	r3, [r5, #32]
 8003360:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8003364:	429a      	cmp	r2, r3
 8003366:	f47f ae71 	bne.w	800304c <HAL_RCC_OscConfig+0x8>
 800336a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800336c:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8003370:	1ac0      	subs	r0, r0, r3
 8003372:	bf18      	it	ne
 8003374:	2001      	movne	r0, #1
 8003376:	e6a8      	b.n	80030ca <HAL_RCC_OscConfig+0x86>
 8003378:	40021000 	.word	0x40021000
 800337c:	42420060 	.word	0x42420060

08003380 <HAL_RCC_GetSysClockFreq>:
{
 8003380:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003382:	4b18      	ldr	r3, [pc, #96]	; (80033e4 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8003384:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003386:	ac02      	add	r4, sp, #8
 8003388:	f103 0510 	add.w	r5, r3, #16
 800338c:	4622      	mov	r2, r4
 800338e:	6818      	ldr	r0, [r3, #0]
 8003390:	6859      	ldr	r1, [r3, #4]
 8003392:	3308      	adds	r3, #8
 8003394:	c203      	stmia	r2!, {r0, r1}
 8003396:	42ab      	cmp	r3, r5
 8003398:	4614      	mov	r4, r2
 800339a:	d1f7      	bne.n	800338c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800339c:	f240 2301 	movw	r3, #513	; 0x201
  tmpreg = RCC->CFGR;
 80033a0:	4911      	ldr	r1, [pc, #68]	; (80033e8 <HAL_RCC_GetSysClockFreq+0x68>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80033a2:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 80033a6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80033a8:	f003 020c 	and.w	r2, r3, #12
 80033ac:	2a08      	cmp	r2, #8
 80033ae:	d117      	bne.n	80033e0 <HAL_RCC_GetSysClockFreq+0x60>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80033b0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80033b4:	a806      	add	r0, sp, #24
 80033b6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033b8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80033ba:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80033be:	d50c      	bpl.n	80033da <HAL_RCC_GetSysClockFreq+0x5a>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033c0:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033c2:	480a      	ldr	r0, [pc, #40]	; (80033ec <HAL_RCC_GetSysClockFreq+0x6c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033c4:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033c8:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033ca:	aa06      	add	r2, sp, #24
 80033cc:	4413      	add	r3, r2
 80033ce:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033d2:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80033d6:	b007      	add	sp, #28
 80033d8:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033da:	4805      	ldr	r0, [pc, #20]	; (80033f0 <HAL_RCC_GetSysClockFreq+0x70>)
 80033dc:	4350      	muls	r0, r2
 80033de:	e7fa      	b.n	80033d6 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
 80033e0:	4802      	ldr	r0, [pc, #8]	; (80033ec <HAL_RCC_GetSysClockFreq+0x6c>)
  return sysclockfreq;
 80033e2:	e7f8      	b.n	80033d6 <HAL_RCC_GetSysClockFreq+0x56>
 80033e4:	08008188 	.word	0x08008188
 80033e8:	40021000 	.word	0x40021000
 80033ec:	007a1200 	.word	0x007a1200
 80033f0:	003d0900 	.word	0x003d0900

080033f4 <HAL_RCC_ClockConfig>:
{
 80033f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033f8:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80033fa:	4604      	mov	r4, r0
 80033fc:	b910      	cbnz	r0, 8003404 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80033fe:	2001      	movs	r0, #1
}
 8003400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003404:	4a44      	ldr	r2, [pc, #272]	; (8003518 <HAL_RCC_ClockConfig+0x124>)
 8003406:	6813      	ldr	r3, [r2, #0]
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	428b      	cmp	r3, r1
 800340e:	d328      	bcc.n	8003462 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003410:	6821      	ldr	r1, [r4, #0]
 8003412:	078e      	lsls	r6, r1, #30
 8003414:	d430      	bmi.n	8003478 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003416:	07ca      	lsls	r2, r1, #31
 8003418:	d443      	bmi.n	80034a2 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800341a:	4a3f      	ldr	r2, [pc, #252]	; (8003518 <HAL_RCC_ClockConfig+0x124>)
 800341c:	6813      	ldr	r3, [r2, #0]
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	42ab      	cmp	r3, r5
 8003424:	d865      	bhi.n	80034f2 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003426:	6822      	ldr	r2, [r4, #0]
 8003428:	4d3c      	ldr	r5, [pc, #240]	; (800351c <HAL_RCC_ClockConfig+0x128>)
 800342a:	f012 0f04 	tst.w	r2, #4
 800342e:	d16c      	bne.n	800350a <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003430:	0713      	lsls	r3, r2, #28
 8003432:	d506      	bpl.n	8003442 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003434:	686b      	ldr	r3, [r5, #4]
 8003436:	6922      	ldr	r2, [r4, #16]
 8003438:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800343c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003440:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003442:	f7ff ff9d 	bl	8003380 <HAL_RCC_GetSysClockFreq>
 8003446:	686b      	ldr	r3, [r5, #4]
 8003448:	4a35      	ldr	r2, [pc, #212]	; (8003520 <HAL_RCC_ClockConfig+0x12c>)
 800344a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800344e:	5cd3      	ldrb	r3, [r2, r3]
 8003450:	40d8      	lsrs	r0, r3
 8003452:	4b34      	ldr	r3, [pc, #208]	; (8003524 <HAL_RCC_ClockConfig+0x130>)
 8003454:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8003456:	4b34      	ldr	r3, [pc, #208]	; (8003528 <HAL_RCC_ClockConfig+0x134>)
 8003458:	6818      	ldr	r0, [r3, #0]
 800345a:	f7fe feab 	bl	80021b4 <HAL_InitTick>
  return HAL_OK;
 800345e:	2000      	movs	r0, #0
 8003460:	e7ce      	b.n	8003400 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003462:	6813      	ldr	r3, [r2, #0]
 8003464:	f023 0307 	bic.w	r3, r3, #7
 8003468:	430b      	orrs	r3, r1
 800346a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800346c:	6813      	ldr	r3, [r2, #0]
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	428b      	cmp	r3, r1
 8003474:	d1c3      	bne.n	80033fe <HAL_RCC_ClockConfig+0xa>
 8003476:	e7cb      	b.n	8003410 <HAL_RCC_ClockConfig+0x1c>
 8003478:	4b28      	ldr	r3, [pc, #160]	; (800351c <HAL_RCC_ClockConfig+0x128>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800347a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800347e:	bf1e      	ittt	ne
 8003480:	685a      	ldrne	r2, [r3, #4]
 8003482:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8003486:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003488:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800348a:	bf42      	ittt	mi
 800348c:	685a      	ldrmi	r2, [r3, #4]
 800348e:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8003492:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003494:	685a      	ldr	r2, [r3, #4]
 8003496:	68a0      	ldr	r0, [r4, #8]
 8003498:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800349c:	4302      	orrs	r2, r0
 800349e:	605a      	str	r2, [r3, #4]
 80034a0:	e7b9      	b.n	8003416 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034a2:	6862      	ldr	r2, [r4, #4]
 80034a4:	4e1d      	ldr	r6, [pc, #116]	; (800351c <HAL_RCC_ClockConfig+0x128>)
 80034a6:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a8:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034aa:	d11a      	bne.n	80034e2 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034b0:	d0a5      	beq.n	80033fe <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034b2:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034b4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034b8:	f023 0303 	bic.w	r3, r3, #3
 80034bc:	4313      	orrs	r3, r2
 80034be:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80034c0:	f7fe feba 	bl	8002238 <HAL_GetTick>
 80034c4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034c6:	6873      	ldr	r3, [r6, #4]
 80034c8:	6862      	ldr	r2, [r4, #4]
 80034ca:	f003 030c 	and.w	r3, r3, #12
 80034ce:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80034d2:	d0a2      	beq.n	800341a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034d4:	f7fe feb0 	bl	8002238 <HAL_GetTick>
 80034d8:	1bc0      	subs	r0, r0, r7
 80034da:	4540      	cmp	r0, r8
 80034dc:	d9f3      	bls.n	80034c6 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 80034de:	2003      	movs	r0, #3
 80034e0:	e78e      	b.n	8003400 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034e2:	2a02      	cmp	r2, #2
 80034e4:	d102      	bne.n	80034ec <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034e6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80034ea:	e7e1      	b.n	80034b0 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ec:	f013 0f02 	tst.w	r3, #2
 80034f0:	e7de      	b.n	80034b0 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f2:	6813      	ldr	r3, [r2, #0]
 80034f4:	f023 0307 	bic.w	r3, r3, #7
 80034f8:	432b      	orrs	r3, r5
 80034fa:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034fc:	6813      	ldr	r3, [r2, #0]
 80034fe:	f003 0307 	and.w	r3, r3, #7
 8003502:	42ab      	cmp	r3, r5
 8003504:	f47f af7b 	bne.w	80033fe <HAL_RCC_ClockConfig+0xa>
 8003508:	e78d      	b.n	8003426 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800350a:	686b      	ldr	r3, [r5, #4]
 800350c:	68e1      	ldr	r1, [r4, #12]
 800350e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003512:	430b      	orrs	r3, r1
 8003514:	606b      	str	r3, [r5, #4]
 8003516:	e78b      	b.n	8003430 <HAL_RCC_ClockConfig+0x3c>
 8003518:	40022000 	.word	0x40022000
 800351c:	40021000 	.word	0x40021000
 8003520:	08008314 	.word	0x08008314
 8003524:	20000008 	.word	0x20000008
 8003528:	20000010 	.word	0x20000010

0800352c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800352c:	4b04      	ldr	r3, [pc, #16]	; (8003540 <HAL_RCC_GetPCLK1Freq+0x14>)
 800352e:	4a05      	ldr	r2, [pc, #20]	; (8003544 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003536:	5cd3      	ldrb	r3, [r2, r3]
 8003538:	4a03      	ldr	r2, [pc, #12]	; (8003548 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800353a:	6810      	ldr	r0, [r2, #0]
}
 800353c:	40d8      	lsrs	r0, r3
 800353e:	4770      	bx	lr
 8003540:	40021000 	.word	0x40021000
 8003544:	08008324 	.word	0x08008324
 8003548:	20000008 	.word	0x20000008

0800354c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800354c:	4b04      	ldr	r3, [pc, #16]	; (8003560 <HAL_RCC_GetPCLK2Freq+0x14>)
 800354e:	4a05      	ldr	r2, [pc, #20]	; (8003564 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003556:	5cd3      	ldrb	r3, [r2, r3]
 8003558:	4a03      	ldr	r2, [pc, #12]	; (8003568 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800355a:	6810      	ldr	r0, [r2, #0]
}
 800355c:	40d8      	lsrs	r0, r3
 800355e:	4770      	bx	lr
 8003560:	40021000 	.word	0x40021000
 8003564:	08008324 	.word	0x08008324
 8003568:	20000008 	.word	0x20000008

0800356c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800356c:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800356e:	4604      	mov	r4, r0
 8003570:	2800      	cmp	r0, #0
 8003572:	d034      	beq.n	80035de <HAL_SPI_Init+0x72>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003574:	2300      	movs	r3, #0
 8003576:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003578:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800357c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003580:	b91b      	cbnz	r3, 800358a <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003582:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003586:	f7fe fc03 	bl	8001d90 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800358a:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800358c:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 800358e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8003592:	6813      	ldr	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003594:	69a1      	ldr	r1, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8003596:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800359a:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800359c:	e9d4 3001 	ldrd	r3, r0, [r4, #4]
 80035a0:	4303      	orrs	r3, r0
 80035a2:	68e0      	ldr	r0, [r4, #12]
 80035a4:	4303      	orrs	r3, r0
 80035a6:	6920      	ldr	r0, [r4, #16]
 80035a8:	4303      	orrs	r3, r0
 80035aa:	6960      	ldr	r0, [r4, #20]
 80035ac:	4303      	orrs	r3, r0
 80035ae:	69e0      	ldr	r0, [r4, #28]
 80035b0:	4303      	orrs	r3, r0
 80035b2:	6a20      	ldr	r0, [r4, #32]
 80035b4:	4303      	orrs	r3, r0
 80035b6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80035b8:	4303      	orrs	r3, r0
 80035ba:	f401 7000 	and.w	r0, r1, #512	; 0x200
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80035be:	0c09      	lsrs	r1, r1, #16
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80035c0:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80035c2:	f001 0104 	and.w	r1, r1, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80035c6:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80035c8:	6051      	str	r1, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80035ca:	69d3      	ldr	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035cc:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80035ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035d2:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 80035d4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035d6:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80035d8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
}
 80035dc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80035de:	2001      	movs	r0, #1
 80035e0:	e7fc      	b.n	80035dc <HAL_SPI_Init+0x70>

080035e2 <HAL_SPI_ErrorCallback>:
 80035e2:	4770      	bx	lr

080035e4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80035e4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  uint32_t itsource = hspi->Instance->CR2;
 80035e6:	6803      	ldr	r3, [r0, #0]
{
 80035e8:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 80035ea:	685d      	ldr	r5, [r3, #4]
  uint32_t itflag   = hspi->Instance->SR;
 80035ec:	689a      	ldr	r2, [r3, #8]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80035ee:	0991      	lsrs	r1, r2, #6
 80035f0:	f011 0601 	ands.w	r6, r1, #1
 80035f4:	d10a      	bne.n	800360c <HAL_SPI_IRQHandler+0x28>
 80035f6:	f012 0f01 	tst.w	r2, #1
 80035fa:	d007      	beq.n	800360c <HAL_SPI_IRQHandler+0x28>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80035fc:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003600:	d004      	beq.n	800360c <HAL_SPI_IRQHandler+0x28>
  {
    hspi->RxISR(hspi);
 8003602:	6c03      	ldr	r3, [r0, #64]	; 0x40
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
  }
}
 8003604:	b004      	add	sp, #16
 8003606:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    hspi->TxISR(hspi);
 800360a:	4718      	bx	r3
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800360c:	0790      	lsls	r0, r2, #30
 800360e:	d504      	bpl.n	800361a <HAL_SPI_IRQHandler+0x36>
 8003610:	0628      	lsls	r0, r5, #24
 8003612:	d502      	bpl.n	800361a <HAL_SPI_IRQHandler+0x36>
    hspi->TxISR(hspi);
 8003614:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003616:	4620      	mov	r0, r4
 8003618:	e7f4      	b.n	8003604 <HAL_SPI_IRQHandler+0x20>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800361a:	0952      	lsrs	r2, r2, #5
 800361c:	4311      	orrs	r1, r2
 800361e:	07c9      	lsls	r1, r1, #31
 8003620:	d54c      	bpl.n	80036bc <HAL_SPI_IRQHandler+0xd8>
       && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003622:	06a8      	lsls	r0, r5, #26
 8003624:	d54a      	bpl.n	80036bc <HAL_SPI_IRQHandler+0xd8>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003626:	b176      	cbz	r6, 8003646 <HAL_SPI_IRQHandler+0x62>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003628:	f894 1051 	ldrb.w	r1, [r4, #81]	; 0x51
 800362c:	2000      	movs	r0, #0
 800362e:	2903      	cmp	r1, #3
 8003630:	d03e      	beq.n	80036b0 <HAL_SPI_IRQHandler+0xcc>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003632:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8003634:	f041 0104 	orr.w	r1, r1, #4
 8003638:	6561      	str	r1, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800363a:	9001      	str	r0, [sp, #4]
 800363c:	68d9      	ldr	r1, [r3, #12]
 800363e:	9101      	str	r1, [sp, #4]
 8003640:	6899      	ldr	r1, [r3, #8]
 8003642:	9101      	str	r1, [sp, #4]
 8003644:	9901      	ldr	r1, [sp, #4]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003646:	07d1      	lsls	r1, r2, #31
 8003648:	d50c      	bpl.n	8003664 <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800364a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800364c:	f042 0201 	orr.w	r2, r2, #1
 8003650:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003652:	2200      	movs	r2, #0
 8003654:	9203      	str	r2, [sp, #12]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	9203      	str	r2, [sp, #12]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	9a03      	ldr	r2, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003664:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8003666:	b34a      	cbz	r2, 80036bc <HAL_SPI_IRQHandler+0xd8>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003668:	685a      	ldr	r2, [r3, #4]
 800366a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800366e:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8003670:	2201      	movs	r2, #1
 8003672:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003676:	07aa      	lsls	r2, r5, #30
 8003678:	d022      	beq.n	80036c0 <HAL_SPI_IRQHandler+0xdc>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800367a:	685a      	ldr	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 800367c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800367e:	f022 0203 	bic.w	r2, r2, #3
 8003682:	605a      	str	r2, [r3, #4]
        if (hspi->hdmarx != NULL)
 8003684:	b140      	cbz	r0, 8003698 <HAL_SPI_IRQHandler+0xb4>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003686:	4b10      	ldr	r3, [pc, #64]	; (80036c8 <HAL_SPI_IRQHandler+0xe4>)
 8003688:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800368a:	f7fe fe75 	bl	8002378 <HAL_DMA_Abort_IT>
 800368e:	b118      	cbz	r0, 8003698 <HAL_SPI_IRQHandler+0xb4>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003690:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003692:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003696:	6563      	str	r3, [r4, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003698:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800369a:	b178      	cbz	r0, 80036bc <HAL_SPI_IRQHandler+0xd8>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800369c:	4b0a      	ldr	r3, [pc, #40]	; (80036c8 <HAL_SPI_IRQHandler+0xe4>)
 800369e:	6343      	str	r3, [r0, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80036a0:	f7fe fe6a 	bl	8002378 <HAL_DMA_Abort_IT>
 80036a4:	b150      	cbz	r0, 80036bc <HAL_SPI_IRQHandler+0xd8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80036a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80036a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036ac:	6563      	str	r3, [r4, #84]	; 0x54
 80036ae:	e005      	b.n	80036bc <HAL_SPI_IRQHandler+0xd8>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80036b0:	9002      	str	r0, [sp, #8]
 80036b2:	68da      	ldr	r2, [r3, #12]
 80036b4:	9202      	str	r2, [sp, #8]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	9302      	str	r3, [sp, #8]
 80036ba:	9b02      	ldr	r3, [sp, #8]
}
 80036bc:	b004      	add	sp, #16
 80036be:	bd70      	pop	{r4, r5, r6, pc}
        HAL_SPI_ErrorCallback(hspi);
 80036c0:	4620      	mov	r0, r4
 80036c2:	f7ff ff8e 	bl	80035e2 <HAL_SPI_ErrorCallback>
 80036c6:	e7f9      	b.n	80036bc <HAL_SPI_IRQHandler+0xd8>
 80036c8:	080036cd 	.word	0x080036cd

080036cc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80036cc:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
  hspi->RxXferCount = 0U;
 80036ce:	2300      	movs	r3, #0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80036d0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 80036d2:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80036d4:	86c3      	strh	r3, [r0, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80036d6:	f7ff ff84 	bl	80035e2 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80036da:	bd08      	pop	{r3, pc}

080036dc <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036dc:	6a03      	ldr	r3, [r0, #32]
{
 80036de:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036e0:	f023 0301 	bic.w	r3, r3, #1
 80036e4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036e6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036e8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80036ea:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80036ec:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80036ee:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80036f2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80036f4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80036f6:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80036fa:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80036fc:	4d0a      	ldr	r5, [pc, #40]	; (8003728 <TIM_OC1_SetConfig+0x4c>)
 80036fe:	42a8      	cmp	r0, r5
 8003700:	d10b      	bne.n	800371a <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003702:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003704:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003708:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800370a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800370e:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8003712:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003714:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003718:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800371a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800371c:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800371e:	684a      	ldr	r2, [r1, #4]
 8003720:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003722:	6203      	str	r3, [r0, #32]
}
 8003724:	bd70      	pop	{r4, r5, r6, pc}
 8003726:	bf00      	nop
 8003728:	40012c00 	.word	0x40012c00

0800372c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800372c:	6a03      	ldr	r3, [r0, #32]
{
 800372e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003730:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003734:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003736:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003738:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800373a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800373c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800373e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003742:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003744:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003746:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800374a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800374e:	4d0b      	ldr	r5, [pc, #44]	; (800377c <TIM_OC3_SetConfig+0x50>)
 8003750:	42a8      	cmp	r0, r5
 8003752:	d10d      	bne.n	8003770 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003754:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003756:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800375a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800375e:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003762:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8003766:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8003768:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800376c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003770:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003772:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003774:	684a      	ldr	r2, [r1, #4]
 8003776:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003778:	6203      	str	r3, [r0, #32]
}
 800377a:	bd70      	pop	{r4, r5, r6, pc}
 800377c:	40012c00 	.word	0x40012c00

08003780 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003780:	6a03      	ldr	r3, [r0, #32]
{
 8003782:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003784:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003788:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800378a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800378c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800378e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003790:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003792:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003796:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800379a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800379c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80037a0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037a4:	4d06      	ldr	r5, [pc, #24]	; (80037c0 <TIM_OC4_SetConfig+0x40>)
 80037a6:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80037a8:	bf02      	ittt	eq
 80037aa:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80037ac:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80037b0:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037b4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037b6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80037b8:	684a      	ldr	r2, [r1, #4]
 80037ba:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037bc:	6203      	str	r3, [r0, #32]
}
 80037be:	bd30      	pop	{r4, r5, pc}
 80037c0:	40012c00 	.word	0x40012c00

080037c4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037c4:	4a1a      	ldr	r2, [pc, #104]	; (8003830 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 80037c6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037c8:	4290      	cmp	r0, r2
 80037ca:	d00a      	beq.n	80037e2 <TIM_Base_SetConfig+0x1e>
 80037cc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80037d0:	d007      	beq.n	80037e2 <TIM_Base_SetConfig+0x1e>
 80037d2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80037d6:	4290      	cmp	r0, r2
 80037d8:	d003      	beq.n	80037e2 <TIM_Base_SetConfig+0x1e>
 80037da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80037de:	4290      	cmp	r0, r2
 80037e0:	d115      	bne.n	800380e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 80037e2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80037e8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037ea:	4a11      	ldr	r2, [pc, #68]	; (8003830 <TIM_Base_SetConfig+0x6c>)
 80037ec:	4290      	cmp	r0, r2
 80037ee:	d00a      	beq.n	8003806 <TIM_Base_SetConfig+0x42>
 80037f0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80037f4:	d007      	beq.n	8003806 <TIM_Base_SetConfig+0x42>
 80037f6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80037fa:	4290      	cmp	r0, r2
 80037fc:	d003      	beq.n	8003806 <TIM_Base_SetConfig+0x42>
 80037fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003802:	4290      	cmp	r0, r2
 8003804:	d103      	bne.n	800380e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003806:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003808:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800380c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800380e:	694a      	ldr	r2, [r1, #20]
 8003810:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003814:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003816:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003818:	688b      	ldr	r3, [r1, #8]
 800381a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800381c:	680b      	ldr	r3, [r1, #0]
 800381e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003820:	4b03      	ldr	r3, [pc, #12]	; (8003830 <TIM_Base_SetConfig+0x6c>)
 8003822:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8003824:	bf04      	itt	eq
 8003826:	690b      	ldreq	r3, [r1, #16]
 8003828:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800382a:	2301      	movs	r3, #1
 800382c:	6143      	str	r3, [r0, #20]
}
 800382e:	4770      	bx	lr
 8003830:	40012c00 	.word	0x40012c00

08003834 <HAL_TIM_PWM_Init>:
{
 8003834:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003836:	4604      	mov	r4, r0
 8003838:	b1a0      	cbz	r0, 8003864 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800383a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800383e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003842:	b91b      	cbnz	r3, 800384c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003844:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003848:	f7fe fb16 	bl	8001e78 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800384c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800384e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003850:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003854:	1d21      	adds	r1, r4, #4
 8003856:	f7ff ffb5 	bl	80037c4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800385a:	2301      	movs	r3, #1
  return HAL_OK;
 800385c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800385e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003862:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003864:	2001      	movs	r0, #1
 8003866:	e7fc      	b.n	8003862 <HAL_TIM_PWM_Init+0x2e>

08003868 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003868:	6a03      	ldr	r3, [r0, #32]
{
 800386a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800386c:	f023 0310 	bic.w	r3, r3, #16
 8003870:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003872:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003874:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003876:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003878:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800387a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800387e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003882:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003884:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003888:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800388c:	4d0b      	ldr	r5, [pc, #44]	; (80038bc <TIM_OC2_SetConfig+0x54>)
 800388e:	42a8      	cmp	r0, r5
 8003890:	d10d      	bne.n	80038ae <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003892:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003894:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003898:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800389c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80038a0:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80038a4:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 80038a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80038aa:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80038ae:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80038b0:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80038b2:	684a      	ldr	r2, [r1, #4]
 80038b4:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80038b6:	6203      	str	r3, [r0, #32]
}
 80038b8:	bd70      	pop	{r4, r5, r6, pc}
 80038ba:	bf00      	nop
 80038bc:	40012c00 	.word	0x40012c00

080038c0 <HAL_TIM_PWM_ConfigChannel>:
{
 80038c0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80038c2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80038c6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	f04f 0002 	mov.w	r0, #2
 80038ce:	d025      	beq.n	800391c <HAL_TIM_PWM_ConfigChannel+0x5c>
 80038d0:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80038d2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 80038d6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 80038da:	2a0c      	cmp	r2, #12
 80038dc:	d818      	bhi.n	8003910 <HAL_TIM_PWM_ConfigChannel+0x50>
 80038de:	e8df f002 	tbb	[pc, r2]
 80038e2:	1707      	.short	0x1707
 80038e4:	171e1717 	.word	0x171e1717
 80038e8:	172f1717 	.word	0x172f1717
 80038ec:	1717      	.short	0x1717
 80038ee:	40          	.byte	0x40
 80038ef:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80038f0:	6820      	ldr	r0, [r4, #0]
 80038f2:	f7ff fef3 	bl	80036dc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80038f6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80038f8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80038fa:	699a      	ldr	r2, [r3, #24]
 80038fc:	f042 0208 	orr.w	r2, r2, #8
 8003900:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003902:	699a      	ldr	r2, [r3, #24]
 8003904:	f022 0204 	bic.w	r2, r2, #4
 8003908:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800390a:	699a      	ldr	r2, [r3, #24]
 800390c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800390e:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8003910:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003912:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003914:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003918:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800391c:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800391e:	6820      	ldr	r0, [r4, #0]
 8003920:	f7ff ffa2 	bl	8003868 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003924:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003926:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003928:	699a      	ldr	r2, [r3, #24]
 800392a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800392e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003930:	699a      	ldr	r2, [r3, #24]
 8003932:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003936:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003938:	699a      	ldr	r2, [r3, #24]
 800393a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800393e:	e7e6      	b.n	800390e <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003940:	6820      	ldr	r0, [r4, #0]
 8003942:	f7ff fef3 	bl	800372c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003946:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003948:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800394a:	69da      	ldr	r2, [r3, #28]
 800394c:	f042 0208 	orr.w	r2, r2, #8
 8003950:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003952:	69da      	ldr	r2, [r3, #28]
 8003954:	f022 0204 	bic.w	r2, r2, #4
 8003958:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800395a:	69da      	ldr	r2, [r3, #28]
 800395c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800395e:	61da      	str	r2, [r3, #28]
      break;
 8003960:	e7d6      	b.n	8003910 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003962:	6820      	ldr	r0, [r4, #0]
 8003964:	f7ff ff0c 	bl	8003780 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003968:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800396a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800396c:	69da      	ldr	r2, [r3, #28]
 800396e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003972:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003974:	69da      	ldr	r2, [r3, #28]
 8003976:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800397a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800397c:	69da      	ldr	r2, [r3, #28]
 800397e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003982:	e7ec      	b.n	800395e <HAL_TIM_PWM_ConfigChannel+0x9e>

08003984 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003984:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003986:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003988:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800398a:	f001 011f 	and.w	r1, r1, #31
 800398e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8003990:	ea23 0304 	bic.w	r3, r3, r4
 8003994:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003996:	6a03      	ldr	r3, [r0, #32]
 8003998:	408a      	lsls	r2, r1
 800399a:	431a      	orrs	r2, r3
 800399c:	6202      	str	r2, [r0, #32]
}
 800399e:	bd10      	pop	{r4, pc}

080039a0 <HAL_TIM_OC_Start>:
{
 80039a0:	b510      	push	{r4, lr}
 80039a2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039a4:	2201      	movs	r2, #1
 80039a6:	6800      	ldr	r0, [r0, #0]
 80039a8:	f7ff ffec 	bl	8003984 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039ac:	6823      	ldr	r3, [r4, #0]
 80039ae:	4a09      	ldr	r2, [pc, #36]	; (80039d4 <HAL_TIM_OC_Start+0x34>)
}
 80039b0:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039b2:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 80039b4:	bf02      	ittt	eq
 80039b6:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80039b8:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 80039bc:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039be:	689a      	ldr	r2, [r3, #8]
 80039c0:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039c4:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80039c6:	bf1e      	ittt	ne
 80039c8:	681a      	ldrne	r2, [r3, #0]
 80039ca:	f042 0201 	orrne.w	r2, r2, #1
 80039ce:	601a      	strne	r2, [r3, #0]
}
 80039d0:	bd10      	pop	{r4, pc}
 80039d2:	bf00      	nop
 80039d4:	40012c00 	.word	0x40012c00

080039d8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039d8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80039dc:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80039de:	2b01      	cmp	r3, #1
 80039e0:	f04f 0302 	mov.w	r3, #2
 80039e4:	d014      	beq.n	8003a10 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039e6:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80039e8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80039ec:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039ee:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039f0:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039f2:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 80039f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 80039f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039fc:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039fe:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a00:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a02:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a04:	2301      	movs	r3, #1
 8003a06:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003a10:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003a12:	bd30      	pop	{r4, r5, pc}

08003a14 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a14:	6803      	ldr	r3, [r0, #0]
 8003a16:	68da      	ldr	r2, [r3, #12]
 8003a18:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003a1c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a1e:	695a      	ldr	r2, [r3, #20]
 8003a20:	f022 0201 	bic.w	r2, r2, #1
 8003a24:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a26:	2320      	movs	r3, #32
 8003a28:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 8003a2c:	4770      	bx	lr
	...

08003a30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a30:	b538      	push	{r3, r4, r5, lr}
 8003a32:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a34:	6803      	ldr	r3, [r0, #0]
 8003a36:	68c1      	ldr	r1, [r0, #12]
 8003a38:	691a      	ldr	r2, [r3, #16]
 8003a3a:	2419      	movs	r4, #25
 8003a3c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003a40:	430a      	orrs	r2, r1
 8003a42:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a44:	6882      	ldr	r2, [r0, #8]
 8003a46:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8003a48:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a4a:	4302      	orrs	r2, r0
 8003a4c:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 8003a4e:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 8003a52:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a56:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8003a58:	430a      	orrs	r2, r1
 8003a5a:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a5c:	695a      	ldr	r2, [r3, #20]
 8003a5e:	69a9      	ldr	r1, [r5, #24]
 8003a60:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003a64:	430a      	orrs	r2, r1
 8003a66:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003a68:	4a0d      	ldr	r2, [pc, #52]	; (8003aa0 <UART_SetConfig+0x70>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d114      	bne.n	8003a98 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a6e:	f7ff fd6d 	bl	800354c <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a72:	4360      	muls	r0, r4
 8003a74:	686c      	ldr	r4, [r5, #4]
 8003a76:	2264      	movs	r2, #100	; 0x64
 8003a78:	00a4      	lsls	r4, r4, #2
 8003a7a:	fbb0 f0f4 	udiv	r0, r0, r4
 8003a7e:	fbb0 f1f2 	udiv	r1, r0, r2
 8003a82:	fb02 0311 	mls	r3, r2, r1, r0
 8003a86:	011b      	lsls	r3, r3, #4
 8003a88:	3332      	adds	r3, #50	; 0x32
 8003a8a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a8e:	682c      	ldr	r4, [r5, #0]
 8003a90:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8003a94:	60a3      	str	r3, [r4, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 8003a96:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8003a98:	f7ff fd48 	bl	800352c <HAL_RCC_GetPCLK1Freq>
 8003a9c:	e7e9      	b.n	8003a72 <UART_SetConfig+0x42>
 8003a9e:	bf00      	nop
 8003aa0:	40013800 	.word	0x40013800

08003aa4 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8003aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aa6:	4604      	mov	r4, r0
 8003aa8:	460e      	mov	r6, r1
 8003aaa:	4617      	mov	r7, r2
 8003aac:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003aae:	6821      	ldr	r1, [r4, #0]
 8003ab0:	680b      	ldr	r3, [r1, #0]
 8003ab2:	ea36 0303 	bics.w	r3, r6, r3
 8003ab6:	d101      	bne.n	8003abc <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8003ab8:	2000      	movs	r0, #0
 8003aba:	e014      	b.n	8003ae6 <UART_WaitOnFlagUntilTimeout.constprop.3+0x42>
    if (Timeout != HAL_MAX_DELAY)
 8003abc:	1c6b      	adds	r3, r5, #1
 8003abe:	d0f7      	beq.n	8003ab0 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003ac0:	b995      	cbnz	r5, 8003ae8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ac2:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8003ac4:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ac6:	68da      	ldr	r2, [r3, #12]
 8003ac8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003acc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ace:	695a      	ldr	r2, [r3, #20]
 8003ad0:	f022 0201 	bic.w	r2, r2, #1
 8003ad4:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003ad6:	2320      	movs	r3, #32
 8003ad8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003adc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 8003ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003ae8:	f7fe fba6 	bl	8002238 <HAL_GetTick>
 8003aec:	1bc0      	subs	r0, r0, r7
 8003aee:	4285      	cmp	r5, r0
 8003af0:	d2dd      	bcs.n	8003aae <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8003af2:	e7e6      	b.n	8003ac2 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08003af4 <HAL_UART_Init>:
{
 8003af4:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003af6:	4604      	mov	r4, r0
 8003af8:	b340      	cbz	r0, 8003b4c <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003afa:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003afe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003b02:	b91b      	cbnz	r3, 8003b0c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003b04:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8003b08:	f7fe f9ec 	bl	8001ee4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003b0c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8003b0e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003b10:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003b14:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8003b16:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8003b18:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b1c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003b1e:	f7ff ff87 	bl	8003a30 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b22:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b24:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b26:	691a      	ldr	r2, [r3, #16]
 8003b28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b2e:	695a      	ldr	r2, [r3, #20]
 8003b30:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b34:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003b36:	68da      	ldr	r2, [r3, #12]
 8003b38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b3c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003b3e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b40:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003b42:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003b46:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8003b4a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003b4c:	2001      	movs	r0, #1
 8003b4e:	e7fc      	b.n	8003b4a <HAL_UART_Init+0x56>

08003b50 <HAL_UART_Transmit>:
{
 8003b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b54:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003b56:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8003b5a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8003b5c:	2b20      	cmp	r3, #32
{
 8003b5e:	460d      	mov	r5, r1
 8003b60:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003b62:	d14c      	bne.n	8003bfe <HAL_UART_Transmit+0xae>
    if ((pData == NULL) || (Size == 0U))
 8003b64:	2900      	cmp	r1, #0
 8003b66:	d048      	beq.n	8003bfa <HAL_UART_Transmit+0xaa>
 8003b68:	2a00      	cmp	r2, #0
 8003b6a:	d046      	beq.n	8003bfa <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 8003b6c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d044      	beq.n	8003bfe <HAL_UART_Transmit+0xae>
 8003b74:	2301      	movs	r3, #1
 8003b76:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b7e:	2321      	movs	r3, #33	; 0x21
 8003b80:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8003b84:	f7fe fb58 	bl	8002238 <HAL_GetTick>
 8003b88:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8003b8a:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8003b8e:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003b92:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003b94:	b29b      	uxth	r3, r3
 8003b96:	b963      	cbnz	r3, 8003bb2 <HAL_UART_Transmit+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b98:	463b      	mov	r3, r7
 8003b9a:	4632      	mov	r2, r6
 8003b9c:	2140      	movs	r1, #64	; 0x40
 8003b9e:	4620      	mov	r0, r4
 8003ba0:	f7ff ff80 	bl	8003aa4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003ba4:	b9a0      	cbnz	r0, 8003bd0 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8003ba6:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8003ba8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8003bac:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8003bb0:	e00f      	b.n	8003bd2 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 8003bb2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bb4:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8003bb6:	3b01      	subs	r3, #1
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003bbc:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bbe:	2180      	movs	r1, #128	; 0x80
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003bc0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bc4:	4620      	mov	r0, r4
 8003bc6:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003bc8:	d10e      	bne.n	8003be8 <HAL_UART_Transmit+0x98>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bca:	f7ff ff6b 	bl	8003aa4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003bce:	b110      	cbz	r0, 8003bd6 <HAL_UART_Transmit+0x86>
          return HAL_TIMEOUT;
 8003bd0:	2003      	movs	r0, #3
}
 8003bd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003bd6:	882b      	ldrh	r3, [r5, #0]
 8003bd8:	6822      	ldr	r2, [r4, #0]
 8003bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bde:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003be0:	6923      	ldr	r3, [r4, #16]
 8003be2:	b943      	cbnz	r3, 8003bf6 <HAL_UART_Transmit+0xa6>
          pData += 2U;
 8003be4:	3502      	adds	r5, #2
 8003be6:	e7d4      	b.n	8003b92 <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003be8:	f7ff ff5c 	bl	8003aa4 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003bec:	2800      	cmp	r0, #0
 8003bee:	d1ef      	bne.n	8003bd0 <HAL_UART_Transmit+0x80>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003bf0:	6823      	ldr	r3, [r4, #0]
 8003bf2:	782a      	ldrb	r2, [r5, #0]
 8003bf4:	605a      	str	r2, [r3, #4]
 8003bf6:	3501      	adds	r5, #1
 8003bf8:	e7cb      	b.n	8003b92 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8003bfa:	2001      	movs	r0, #1
 8003bfc:	e7e9      	b.n	8003bd2 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8003bfe:	2002      	movs	r0, #2
 8003c00:	e7e7      	b.n	8003bd2 <HAL_UART_Transmit+0x82>

08003c02 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c02:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003c06:	2b20      	cmp	r3, #32
 8003c08:	d120      	bne.n	8003c4c <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8003c0a:	b1e9      	cbz	r1, 8003c48 <HAL_UART_Receive_IT+0x46>
 8003c0c:	b1e2      	cbz	r2, 8003c48 <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8003c0e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d01a      	beq.n	8003c4c <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8003c16:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8003c18:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c1a:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c1c:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c1e:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c20:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003c24:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8003c26:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003c28:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8003c2a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003c2e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8003c32:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003c34:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8003c36:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003c38:	f041 0101 	orr.w	r1, r1, #1
 8003c3c:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003c3e:	68d1      	ldr	r1, [r2, #12]
 8003c40:	f041 0120 	orr.w	r1, r1, #32
 8003c44:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8003c46:	4770      	bx	lr
      return HAL_ERROR;
 8003c48:	2001      	movs	r0, #1
 8003c4a:	4770      	bx	lr
    return HAL_BUSY;
 8003c4c:	2002      	movs	r0, #2
}
 8003c4e:	4770      	bx	lr

08003c50 <HAL_UART_TxCpltCallback>:
 8003c50:	4770      	bx	lr

08003c52 <HAL_UART_RxCpltCallback>:
 8003c52:	4770      	bx	lr

08003c54 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c54:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8003c58:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c5a:	2b22      	cmp	r3, #34	; 0x22
 8003c5c:	d133      	bne.n	8003cc6 <UART_Receive_IT+0x72>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003c5e:	6881      	ldr	r1, [r0, #8]
 8003c60:	6904      	ldr	r4, [r0, #16]
 8003c62:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8003c66:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003c68:	6802      	ldr	r2, [r0, #0]
 8003c6a:	d123      	bne.n	8003cb4 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003c6c:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003c6e:	b9ec      	cbnz	r4, 8003cac <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003c70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c74:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8003c78:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8003c7a:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8003c7c:	3c01      	subs	r4, #1
 8003c7e:	b2a4      	uxth	r4, r4
 8003c80:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8003c82:	b98c      	cbnz	r4, 8003ca8 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c84:	6803      	ldr	r3, [r0, #0]
 8003c86:	68da      	ldr	r2, [r3, #12]
 8003c88:	f022 0220 	bic.w	r2, r2, #32
 8003c8c:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c8e:	68da      	ldr	r2, [r3, #12]
 8003c90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c94:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003c96:	695a      	ldr	r2, [r3, #20]
 8003c98:	f022 0201 	bic.w	r2, r2, #1
 8003c9c:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003c9e:	2320      	movs	r3, #32
 8003ca0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8003ca4:	f7ff ffd5 	bl	8003c52 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8003ca8:	2000      	movs	r0, #0
 8003caa:	e00d      	b.n	8003cc8 <UART_Receive_IT+0x74>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003cac:	b2d2      	uxtb	r2, r2
 8003cae:	f823 2b01 	strh.w	r2, [r3], #1
 8003cb2:	e7e1      	b.n	8003c78 <UART_Receive_IT+0x24>
 8003cb4:	1c59      	adds	r1, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003cb6:	6852      	ldr	r2, [r2, #4]
 8003cb8:	6281      	str	r1, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003cba:	b90c      	cbnz	r4, 8003cc0 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003cbc:	701a      	strb	r2, [r3, #0]
 8003cbe:	e7dc      	b.n	8003c7a <UART_Receive_IT+0x26>
 8003cc0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003cc4:	e7fa      	b.n	8003cbc <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8003cc6:	2002      	movs	r0, #2
}
 8003cc8:	bd10      	pop	{r4, pc}

08003cca <HAL_UART_ErrorCallback>:
 8003cca:	4770      	bx	lr

08003ccc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ccc:	6803      	ldr	r3, [r0, #0]
{
 8003cce:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003cd0:	681a      	ldr	r2, [r3, #0]
{
 8003cd2:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8003cd4:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003cd6:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003cd8:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8003cda:	d107      	bne.n	8003cec <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003cdc:	0696      	lsls	r6, r2, #26
 8003cde:	d558      	bpl.n	8003d92 <HAL_UART_IRQHandler+0xc6>
 8003ce0:	068d      	lsls	r5, r1, #26
 8003ce2:	d556      	bpl.n	8003d92 <HAL_UART_IRQHandler+0xc6>
}
 8003ce4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8003ce8:	f7ff bfb4 	b.w	8003c54 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003cec:	f015 0501 	ands.w	r5, r5, #1
 8003cf0:	d102      	bne.n	8003cf8 <HAL_UART_IRQHandler+0x2c>
 8003cf2:	f411 7f90 	tst.w	r1, #288	; 0x120
 8003cf6:	d04c      	beq.n	8003d92 <HAL_UART_IRQHandler+0xc6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003cf8:	07d3      	lsls	r3, r2, #31
 8003cfa:	d505      	bpl.n	8003d08 <HAL_UART_IRQHandler+0x3c>
 8003cfc:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003cfe:	bf42      	ittt	mi
 8003d00:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8003d02:	f043 0301 	orrmi.w	r3, r3, #1
 8003d06:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d08:	0750      	lsls	r0, r2, #29
 8003d0a:	d504      	bpl.n	8003d16 <HAL_UART_IRQHandler+0x4a>
 8003d0c:	b11d      	cbz	r5, 8003d16 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d0e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003d10:	f043 0302 	orr.w	r3, r3, #2
 8003d14:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d16:	0793      	lsls	r3, r2, #30
 8003d18:	d504      	bpl.n	8003d24 <HAL_UART_IRQHandler+0x58>
 8003d1a:	b11d      	cbz	r5, 8003d24 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d1c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003d1e:	f043 0304 	orr.w	r3, r3, #4
 8003d22:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d24:	0716      	lsls	r6, r2, #28
 8003d26:	d504      	bpl.n	8003d32 <HAL_UART_IRQHandler+0x66>
 8003d28:	b11d      	cbz	r5, 8003d32 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d2a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003d2c:	f043 0308 	orr.w	r3, r3, #8
 8003d30:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d32:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003d34:	b343      	cbz	r3, 8003d88 <HAL_UART_IRQHandler+0xbc>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d36:	0695      	lsls	r5, r2, #26
 8003d38:	d504      	bpl.n	8003d44 <HAL_UART_IRQHandler+0x78>
 8003d3a:	0688      	lsls	r0, r1, #26
 8003d3c:	d502      	bpl.n	8003d44 <HAL_UART_IRQHandler+0x78>
        UART_Receive_IT(huart);
 8003d3e:	4620      	mov	r0, r4
 8003d40:	f7ff ff88 	bl	8003c54 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d44:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8003d46:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d48:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d4a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003d4c:	0711      	lsls	r1, r2, #28
 8003d4e:	d402      	bmi.n	8003d56 <HAL_UART_IRQHandler+0x8a>
 8003d50:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8003d54:	d019      	beq.n	8003d8a <HAL_UART_IRQHandler+0xbe>
        UART_EndRxTransfer(huart);
 8003d56:	f7ff fe5d 	bl	8003a14 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d5a:	6823      	ldr	r3, [r4, #0]
 8003d5c:	695a      	ldr	r2, [r3, #20]
 8003d5e:	0652      	lsls	r2, r2, #25
 8003d60:	d50f      	bpl.n	8003d82 <HAL_UART_IRQHandler+0xb6>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d62:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003d64:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d6a:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003d6c:	b148      	cbz	r0, 8003d82 <HAL_UART_IRQHandler+0xb6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d6e:	4b26      	ldr	r3, [pc, #152]	; (8003e08 <HAL_UART_IRQHandler+0x13c>)
 8003d70:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d72:	f7fe fb01 	bl	8002378 <HAL_DMA_Abort_IT>
 8003d76:	b138      	cbz	r0, 8003d88 <HAL_UART_IRQHandler+0xbc>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d78:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8003d7a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d7e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003d80:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003d82:	4620      	mov	r0, r4
 8003d84:	f7ff ffa1 	bl	8003cca <HAL_UART_ErrorCallback>
}
 8003d88:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8003d8a:	f7ff ff9e 	bl	8003cca <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d8e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8003d90:	e7fa      	b.n	8003d88 <HAL_UART_IRQHandler+0xbc>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003d92:	0616      	lsls	r6, r2, #24
 8003d94:	d528      	bpl.n	8003de8 <HAL_UART_IRQHandler+0x11c>
 8003d96:	060d      	lsls	r5, r1, #24
 8003d98:	d526      	bpl.n	8003de8 <HAL_UART_IRQHandler+0x11c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d9a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8003d9e:	2a21      	cmp	r2, #33	; 0x21
 8003da0:	d1f2      	bne.n	8003d88 <HAL_UART_IRQHandler+0xbc>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003da2:	68a1      	ldr	r1, [r4, #8]
 8003da4:	6a22      	ldr	r2, [r4, #32]
 8003da6:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8003daa:	d118      	bne.n	8003dde <HAL_UART_IRQHandler+0x112>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003dac:	8811      	ldrh	r1, [r2, #0]
 8003dae:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003db2:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003db4:	6921      	ldr	r1, [r4, #16]
 8003db6:	b981      	cbnz	r1, 8003dda <HAL_UART_IRQHandler+0x10e>
        huart->pTxBuffPtr += 2U;
 8003db8:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8003dba:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8003dbc:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003dbe:	3a01      	subs	r2, #1
 8003dc0:	b292      	uxth	r2, r2
 8003dc2:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003dc4:	2a00      	cmp	r2, #0
 8003dc6:	d1df      	bne.n	8003d88 <HAL_UART_IRQHandler+0xbc>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003dc8:	68da      	ldr	r2, [r3, #12]
 8003dca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dce:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003dd0:	68da      	ldr	r2, [r3, #12]
 8003dd2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003dd6:	60da      	str	r2, [r3, #12]
 8003dd8:	e7d6      	b.n	8003d88 <HAL_UART_IRQHandler+0xbc>
        huart->pTxBuffPtr += 1U;
 8003dda:	3201      	adds	r2, #1
 8003ddc:	e7ed      	b.n	8003dba <HAL_UART_IRQHandler+0xee>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003dde:	1c51      	adds	r1, r2, #1
 8003de0:	6221      	str	r1, [r4, #32]
 8003de2:	7812      	ldrb	r2, [r2, #0]
 8003de4:	605a      	str	r2, [r3, #4]
 8003de6:	e7e9      	b.n	8003dbc <HAL_UART_IRQHandler+0xf0>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003de8:	0650      	lsls	r0, r2, #25
 8003dea:	d5cd      	bpl.n	8003d88 <HAL_UART_IRQHandler+0xbc>
 8003dec:	064a      	lsls	r2, r1, #25
 8003dee:	d5cb      	bpl.n	8003d88 <HAL_UART_IRQHandler+0xbc>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003df0:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8003df2:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003df4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003df8:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003dfa:	2320      	movs	r3, #32
 8003dfc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003e00:	f7ff ff26 	bl	8003c50 <HAL_UART_TxCpltCallback>
 8003e04:	e7c0      	b.n	8003d88 <HAL_UART_IRQHandler+0xbc>
 8003e06:	bf00      	nop
 8003e08:	08003e0d 	.word	0x08003e0d

08003e0c <UART_DMAAbortOnError>:
{
 8003e0c:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8003e0e:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e10:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003e12:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003e14:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003e16:	f7ff ff58 	bl	8003cca <HAL_UART_ErrorCallback>
}
 8003e1a:	bd08      	pop	{r3, pc}

08003e1c <osKernelInitialize>:
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e1c:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e20:	b113      	cbz	r3, 8003e28 <osKernelInitialize+0xc>
    stat = osErrorISR;
 8003e22:	f06f 0005 	mvn.w	r0, #5
 8003e26:	4770      	bx	lr
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e28:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d1f8      	bne.n	8003e22 <osKernelInitialize+0x6>
 8003e30:	4b07      	ldr	r3, [pc, #28]	; (8003e50 <osKernelInitialize+0x34>)
 8003e32:	6818      	ldr	r0, [r3, #0]
 8003e34:	2802      	cmp	r0, #2
 8003e36:	d106      	bne.n	8003e46 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003e38:	f3ef 8311 	mrs	r3, BASEPRI
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1f0      	bne.n	8003e22 <osKernelInitialize+0x6>
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
      stat = osOK;
    } else {
      stat = osError;
 8003e40:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8003e44:	4770      	bx	lr
    if (KernelState == osKernelInactive) {
 8003e46:	2800      	cmp	r0, #0
 8003e48:	d1fa      	bne.n	8003e40 <osKernelInitialize+0x24>
      KernelState = osKernelReady;
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	4770      	bx	lr
 8003e50:	200006bc 	.word	0x200006bc

08003e54 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003e54:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e56:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e5a:	b113      	cbz	r3, 8003e62 <osKernelStart+0xe>
    stat = osErrorISR;
 8003e5c:	f06f 0005 	mvn.w	r0, #5
      stat = osError;
    }
  }

  return (stat);
}
 8003e60:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e62:	f3ef 8410 	mrs	r4, PRIMASK
  if (IS_IRQ()) {
 8003e66:	2c00      	cmp	r4, #0
 8003e68:	d1f8      	bne.n	8003e5c <osKernelStart+0x8>
 8003e6a:	4b09      	ldr	r3, [pc, #36]	; (8003e90 <osKernelStart+0x3c>)
 8003e6c:	681a      	ldr	r2, [r3, #0]
 8003e6e:	2a02      	cmp	r2, #2
 8003e70:	d106      	bne.n	8003e80 <osKernelStart+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003e72:	f3ef 8311 	mrs	r3, BASEPRI
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1f0      	bne.n	8003e5c <osKernelStart+0x8>
      stat = osError;
 8003e7a:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 8003e7e:	e7ef      	b.n	8003e60 <osKernelStart+0xc>
    if (KernelState == osKernelReady) {
 8003e80:	2a01      	cmp	r2, #1
 8003e82:	d1fa      	bne.n	8003e7a <osKernelStart+0x26>
      KernelState = osKernelRunning;
 8003e84:	2202      	movs	r2, #2
 8003e86:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8003e88:	f001 f936 	bl	80050f8 <vTaskStartScheduler>
      stat = osOK;
 8003e8c:	4620      	mov	r0, r4
 8003e8e:	e7e7      	b.n	8003e60 <osKernelStart+0xc>
 8003e90:	200006bc 	.word	0x200006bc

08003e94 <osKernelGetTickCount>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e94:	f3ef 8305 	mrs	r3, IPSR
}

uint32_t osKernelGetTickCount (void) {
  TickType_t ticks;

  if (IS_IRQ()) {
 8003e98:	b10b      	cbz	r3, 8003e9e <osKernelGetTickCount+0xa>
    ticks = xTaskGetTickCountFromISR();
 8003e9a:	f001 b981 	b.w	80051a0 <xTaskGetTickCountFromISR>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e9e:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d1f9      	bne.n	8003e9a <osKernelGetTickCount+0x6>
 8003ea6:	4b05      	ldr	r3, [pc, #20]	; (8003ebc <osKernelGetTickCount+0x28>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d103      	bne.n	8003eb6 <osKernelGetTickCount+0x22>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003eae:	f3ef 8311 	mrs	r3, BASEPRI
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1f1      	bne.n	8003e9a <osKernelGetTickCount+0x6>
  } else {
    ticks = xTaskGetTickCount();
 8003eb6:	f001 b96d 	b.w	8005194 <xTaskGetTickCount>
 8003eba:	bf00      	nop
 8003ebc:	200006bc 	.word	0x200006bc

08003ec0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ec2:	4614      	mov	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003ec4:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003ec6:	b087      	sub	sp, #28
 8003ec8:	460b      	mov	r3, r1
  hTask = NULL;
 8003eca:	9205      	str	r2, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ecc:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8003ed0:	bb62      	cbnz	r2, 8003f2c <osThreadNew+0x6c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ed2:	f3ef 8210 	mrs	r2, PRIMASK
 8003ed6:	bb4a      	cbnz	r2, 8003f2c <osThreadNew+0x6c>
 8003ed8:	4a26      	ldr	r2, [pc, #152]	; (8003f74 <osThreadNew+0xb4>)
 8003eda:	6812      	ldr	r2, [r2, #0]
 8003edc:	2a02      	cmp	r2, #2
 8003ede:	d102      	bne.n	8003ee6 <osThreadNew+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003ee0:	f3ef 8211 	mrs	r2, BASEPRI
 8003ee4:	bb12      	cbnz	r2, 8003f2c <osThreadNew+0x6c>
 8003ee6:	b308      	cbz	r0, 8003f2c <osThreadNew+0x6c>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f88d 2013 	strb.w	r2, [sp, #19]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8003eee:	2c00      	cmp	r4, #0
 8003ef0:	d039      	beq.n	8003f66 <osThreadNew+0xa6>
      if (attr->name != NULL) {
 8003ef2:	6821      	ldr	r1, [r4, #0]
 8003ef4:	b909      	cbnz	r1, 8003efa <osThreadNew+0x3a>
    name  = &empty;
 8003ef6:	f10d 0113 	add.w	r1, sp, #19
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8003efa:	69a5      	ldr	r5, [r4, #24]
 8003efc:	2d00      	cmp	r5, #0
 8003efe:	bf08      	it	eq
 8003f00:	2518      	moveq	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003f02:	1e6a      	subs	r2, r5, #1
 8003f04:	2a37      	cmp	r2, #55	; 0x37
 8003f06:	462f      	mov	r7, r5
 8003f08:	d832      	bhi.n	8003f70 <osThreadNew+0xb0>
 8003f0a:	6862      	ldr	r2, [r4, #4]
 8003f0c:	07d2      	lsls	r2, r2, #31
 8003f0e:	d42f      	bmi.n	8003f70 <osThreadNew+0xb0>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8003f10:	6966      	ldr	r6, [r4, #20]
 8003f12:	b176      	cbz	r6, 8003f32 <osThreadNew+0x72>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003f14:	08b2      	lsrs	r2, r6, #2
 8003f16:	e9d4 ce02 	ldrd	ip, lr, [r4, #8]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003f1a:	f1bc 0f00 	cmp.w	ip, #0
 8003f1e:	d00a      	beq.n	8003f36 <osThreadNew+0x76>
 8003f20:	f1be 0f63 	cmp.w	lr, #99	; 0x63
 8003f24:	d902      	bls.n	8003f2c <osThreadNew+0x6c>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003f26:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003f28:	b104      	cbz	r4, 8003f2c <osThreadNew+0x6c>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003f2a:	b9ae      	cbnz	r6, 8003f58 <osThreadNew+0x98>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003f2c:	9805      	ldr	r0, [sp, #20]
}
 8003f2e:	b007      	add	sp, #28
 8003f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 8003f32:	2240      	movs	r2, #64	; 0x40
 8003f34:	e7ef      	b.n	8003f16 <osThreadNew+0x56>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003f36:	f1be 0f00 	cmp.w	lr, #0
 8003f3a:	d1f7      	bne.n	8003f2c <osThreadNew+0x6c>
      if (mem == 0) {
 8003f3c:	6924      	ldr	r4, [r4, #16]
 8003f3e:	2c00      	cmp	r4, #0
 8003f40:	d1f4      	bne.n	8003f2c <osThreadNew+0x6c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003f42:	ac05      	add	r4, sp, #20
 8003f44:	e9cd 7400 	strd	r7, r4, [sp]
 8003f48:	b292      	uxth	r2, r2
 8003f4a:	f001 f8a8 	bl	800509e <xTaskCreate>
 8003f4e:	2801      	cmp	r0, #1
          hTask = NULL;
 8003f50:	bf1c      	itt	ne
 8003f52:	2300      	movne	r3, #0
 8003f54:	9305      	strne	r3, [sp, #20]
 8003f56:	e7e9      	b.n	8003f2c <osThreadNew+0x6c>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003f58:	e9cd 4c01 	strd	r4, ip, [sp, #4]
 8003f5c:	9500      	str	r5, [sp, #0]
 8003f5e:	f001 f867 	bl	8005030 <xTaskCreateStatic>
 8003f62:	9005      	str	r0, [sp, #20]
 8003f64:	e7e2      	b.n	8003f2c <osThreadNew+0x6c>
    prio  = (UBaseType_t)osPriorityNormal;
 8003f66:	2718      	movs	r7, #24
    stack = configMINIMAL_STACK_SIZE;
 8003f68:	2240      	movs	r2, #64	; 0x40
    name  = &empty;
 8003f6a:	f10d 0113 	add.w	r1, sp, #19
 8003f6e:	e7e8      	b.n	8003f42 <osThreadNew+0x82>
        return (NULL);
 8003f70:	2000      	movs	r0, #0
 8003f72:	e7dc      	b.n	8003f2e <osThreadNew+0x6e>
 8003f74:	200006bc 	.word	0x200006bc

08003f78 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8003f78:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f7a:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f7e:	b113      	cbz	r3, 8003f86 <osDelay+0xe>
    stat = osErrorISR;
 8003f80:	f06f 0005 	mvn.w	r0, #5
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8003f84:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f86:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1f8      	bne.n	8003f80 <osDelay+0x8>
 8003f8e:	4b07      	ldr	r3, [pc, #28]	; (8003fac <osDelay+0x34>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d103      	bne.n	8003f9e <osDelay+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003f96:	f3ef 8311 	mrs	r3, BASEPRI
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1f0      	bne.n	8003f80 <osDelay+0x8>
    if (ticks != 0U) {
 8003f9e:	2800      	cmp	r0, #0
 8003fa0:	d0f0      	beq.n	8003f84 <osDelay+0xc>
      vTaskDelay(ticks);
 8003fa2:	f001 fa09 	bl	80053b8 <vTaskDelay>
    stat = osOK;
 8003fa6:	2000      	movs	r0, #0
 8003fa8:	e7ec      	b.n	8003f84 <osDelay+0xc>
 8003faa:	bf00      	nop
 8003fac:	200006bc 	.word	0x200006bc

08003fb0 <osEventFlagsNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8003fb0:	4603      	mov	r3, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fb2:	f3ef 8205 	mrs	r2, IPSR
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;

  if (!IS_IRQ()) {
 8003fb6:	b992      	cbnz	r2, 8003fde <osEventFlagsNew+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fb8:	f3ef 8210 	mrs	r2, PRIMASK
 8003fbc:	b97a      	cbnz	r2, 8003fde <osEventFlagsNew+0x2e>
 8003fbe:	4a0a      	ldr	r2, [pc, #40]	; (8003fe8 <osEventFlagsNew+0x38>)
 8003fc0:	6812      	ldr	r2, [r2, #0]
 8003fc2:	2a02      	cmp	r2, #2
 8003fc4:	d102      	bne.n	8003fcc <osEventFlagsNew+0x1c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003fc6:	f3ef 8211 	mrs	r2, BASEPRI
 8003fca:	b942      	cbnz	r2, 8003fde <osEventFlagsNew+0x2e>
    mem = -1;

    if (attr != NULL) {
 8003fcc:	b14b      	cbz	r3, 8003fe2 <osEventFlagsNew+0x32>
 8003fce:	e9d3 0302 	ldrd	r0, r3, [r3, #8]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8003fd2:	b118      	cbz	r0, 8003fdc <osEventFlagsNew+0x2c>
 8003fd4:	2b1f      	cmp	r3, #31
 8003fd6:	d902      	bls.n	8003fde <osEventFlagsNew+0x2e>
    else {
      mem = 0;
    }

    if (mem == 1) {
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8003fd8:	f000 b9c2 	b.w	8004360 <xEventGroupCreateStatic>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003fdc:	b10b      	cbz	r3, 8003fe2 <osEventFlagsNew+0x32>
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
}
 8003fde:	2000      	movs	r0, #0
 8003fe0:	4770      	bx	lr
        hEventGroup = xEventGroupCreate();
 8003fe2:	f000 b9e1 	b.w	80043a8 <xEventGroupCreate>
 8003fe6:	bf00      	nop
 8003fe8:	200006bc 	.word	0x200006bc

08003fec <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8003fec:	b513      	push	{r0, r1, r4, lr}
 8003fee:	460c      	mov	r4, r1
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8003ff0:	b370      	cbz	r0, 8004050 <osEventFlagsSet+0x64>
 8003ff2:	f011 4f7f 	tst.w	r1, #4278190080	; 0xff000000
 8003ff6:	d12b      	bne.n	8004050 <osEventFlagsSet+0x64>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ff8:	f3ef 8305 	mrs	r3, IPSR
    rflags = (uint32_t)osErrorParameter;
  }
  else if (IS_IRQ()) {
 8003ffc:	b153      	cbz	r3, 8004014 <osEventFlagsSet+0x28>
    yield = pdFALSE;
 8003ffe:	2300      	movs	r3, #0
 8004000:	aa02      	add	r2, sp, #8
 8004002:	f842 3d04 	str.w	r3, [r2, #-4]!

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) != pdFAIL) {
 8004006:	4621      	mov	r1, r4
 8004008:	f000 faac 	bl	8004564 <xEventGroupSetBitsFromISR>
 800400c:	b198      	cbz	r0, 8004036 <osEventFlagsSet+0x4a>
      rflags = (uint32_t)osErrorResource;
 800400e:	f06f 0402 	mvn.w	r4, #2
 8004012:	e01a      	b.n	800404a <osEventFlagsSet+0x5e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004014:	f3ef 8310 	mrs	r3, PRIMASK
  else if (IS_IRQ()) {
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1f0      	bne.n	8003ffe <osEventFlagsSet+0x12>
 800401c:	4b0e      	ldr	r3, [pc, #56]	; (8004058 <osEventFlagsSet+0x6c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2b02      	cmp	r3, #2
 8004022:	d103      	bne.n	800402c <osEventFlagsSet+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004024:	f3ef 8311 	mrs	r3, BASEPRI
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1e8      	bne.n	8003ffe <osEventFlagsSet+0x12>
      rflags = flags;
      portYIELD_FROM_ISR (yield);
    }
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 800402c:	4621      	mov	r1, r4
 800402e:	f000 fa53 	bl	80044d8 <xEventGroupSetBits>
 8004032:	4604      	mov	r4, r0
 8004034:	e009      	b.n	800404a <osEventFlagsSet+0x5e>
      portYIELD_FROM_ISR (yield);
 8004036:	9b01      	ldr	r3, [sp, #4]
 8004038:	b13b      	cbz	r3, 800404a <osEventFlagsSet+0x5e>
 800403a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800403e:	4b07      	ldr	r3, [pc, #28]	; (800405c <osEventFlagsSet+0x70>)
 8004040:	601a      	str	r2, [r3, #0]
 8004042:	f3bf 8f4f 	dsb	sy
 8004046:	f3bf 8f6f 	isb	sy
  }

  return (rflags);
}
 800404a:	4620      	mov	r0, r4
 800404c:	b002      	add	sp, #8
 800404e:	bd10      	pop	{r4, pc}
    rflags = (uint32_t)osErrorParameter;
 8004050:	f06f 0403 	mvn.w	r4, #3
 8004054:	e7f9      	b.n	800404a <osEventFlagsSet+0x5e>
 8004056:	bf00      	nop
 8004058:	200006bc 	.word	0x200006bc
 800405c:	e000ed04 	.word	0xe000ed04

08004060 <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8004060:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004062:	460c      	mov	r4, r1
 8004064:	461d      	mov	r5, r3
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8004066:	b368      	cbz	r0, 80040c4 <osEventFlagsWait+0x64>
 8004068:	f011 4f7f 	tst.w	r1, #4278190080	; 0xff000000
 800406c:	d12a      	bne.n	80040c4 <osEventFlagsWait+0x64>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800406e:	f3ef 8305 	mrs	r3, IPSR
    rflags = (uint32_t)osErrorParameter;
  }
  else if (IS_IRQ()) {
 8004072:	b11b      	cbz	r3, 800407c <osEventFlagsWait+0x1c>
    rflags = (uint32_t)osErrorISR;
 8004074:	f06f 0005 	mvn.w	r0, #5
      }
    }
  }

  return (rflags);
}
 8004078:	b002      	add	sp, #8
 800407a:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800407c:	f3ef 8310 	mrs	r3, PRIMASK
  else if (IS_IRQ()) {
 8004080:	2b00      	cmp	r3, #0
 8004082:	d1f7      	bne.n	8004074 <osEventFlagsWait+0x14>
 8004084:	4b11      	ldr	r3, [pc, #68]	; (80040cc <osEventFlagsWait+0x6c>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2b02      	cmp	r3, #2
 800408a:	d103      	bne.n	8004094 <osEventFlagsWait+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800408c:	f3ef 8311 	mrs	r3, BASEPRI
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1ef      	bne.n	8004074 <osEventFlagsWait+0x14>
    if (options & osFlagsWaitAll) {
 8004094:	f002 0601 	and.w	r6, r2, #1
    if (options & osFlagsNoClear) {
 8004098:	f082 0202 	eor.w	r2, r2, #2
    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 800409c:	9500      	str	r5, [sp, #0]
 800409e:	4633      	mov	r3, r6
 80040a0:	f3c2 0240 	ubfx	r2, r2, #1, #1
 80040a4:	4621      	mov	r1, r4
 80040a6:	f000 f98d 	bl	80043c4 <xEventGroupWaitBits>
    if (options & osFlagsWaitAll) {
 80040aa:	b146      	cbz	r6, 80040be <osEventFlagsWait+0x5e>
      if (flags != rflags) {
 80040ac:	4284      	cmp	r4, r0
 80040ae:	d0e3      	beq.n	8004078 <osEventFlagsWait+0x18>
          rflags = (uint32_t)osErrorResource;
 80040b0:	2d00      	cmp	r5, #0
 80040b2:	bf14      	ite	ne
 80040b4:	f06f 0001 	mvnne.w	r0, #1
 80040b8:	f06f 0002 	mvneq.w	r0, #2
 80040bc:	e7dc      	b.n	8004078 <osEventFlagsWait+0x18>
      if ((flags & rflags) == 0U) {
 80040be:	4204      	tst	r4, r0
 80040c0:	d0f6      	beq.n	80040b0 <osEventFlagsWait+0x50>
 80040c2:	e7d9      	b.n	8004078 <osEventFlagsWait+0x18>
    rflags = (uint32_t)osErrorParameter;
 80040c4:	f06f 0003 	mvn.w	r0, #3
 80040c8:	e7d6      	b.n	8004078 <osEventFlagsWait+0x18>
 80040ca:	bf00      	nop
 80040cc:	200006bc 	.word	0x200006bc

080040d0 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80040d0:	b570      	push	{r4, r5, r6, lr}
 80040d2:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040d4:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 80040d8:	b113      	cbz	r3, 80040e0 <osMutexNew+0x10>
  hMutex = NULL;
 80040da:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 80040dc:	4628      	mov	r0, r5
 80040de:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040e0:	f3ef 8310 	mrs	r3, PRIMASK
  if (!IS_IRQ()) {
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1f8      	bne.n	80040da <osMutexNew+0xa>
 80040e8:	4a1a      	ldr	r2, [pc, #104]	; (8004154 <osMutexNew+0x84>)
 80040ea:	6812      	ldr	r2, [r2, #0]
 80040ec:	2a02      	cmp	r2, #2
 80040ee:	d103      	bne.n	80040f8 <osMutexNew+0x28>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80040f0:	f3ef 8211 	mrs	r2, BASEPRI
 80040f4:	2a00      	cmp	r2, #0
 80040f6:	d1f0      	bne.n	80040da <osMutexNew+0xa>
    if (attr != NULL) {
 80040f8:	b104      	cbz	r4, 80040fc <osMutexNew+0x2c>
      type = attr->attr_bits;
 80040fa:	6863      	ldr	r3, [r4, #4]
    if ((type & osMutexRecursive) == osMutexRecursive) {
 80040fc:	f003 0601 	and.w	r6, r3, #1
    if ((type & osMutexRobust) != osMutexRobust) {
 8004100:	071b      	lsls	r3, r3, #28
 8004102:	d4ea      	bmi.n	80040da <osMutexNew+0xa>
      if (attr != NULL) {
 8004104:	b1b4      	cbz	r4, 8004134 <osMutexNew+0x64>
 8004106:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800410a:	b189      	cbz	r1, 8004130 <osMutexNew+0x60>
 800410c:	2b4f      	cmp	r3, #79	; 0x4f
 800410e:	d9e4      	bls.n	80040da <osMutexNew+0xa>
        if (rmtx != 0U) {
 8004110:	b1de      	cbz	r6, 800414a <osMutexNew+0x7a>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004112:	2004      	movs	r0, #4
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004114:	f000 fc60 	bl	80049d8 <xQueueCreateMutexStatic>
 8004118:	4605      	mov	r5, r0
      if (hMutex != NULL) {
 800411a:	2800      	cmp	r0, #0
 800411c:	d0dd      	beq.n	80040da <osMutexNew+0xa>
          name = attr->name;
 800411e:	6821      	ldr	r1, [r4, #0]
        vQueueAddToRegistry (hMutex, name);
 8004120:	4628      	mov	r0, r5
 8004122:	f000 fdef 	bl	8004d04 <vQueueAddToRegistry>
      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004126:	2e00      	cmp	r6, #0
 8004128:	d0d8      	beq.n	80040dc <osMutexNew+0xc>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800412a:	f045 0501 	orr.w	r5, r5, #1
  return ((osMutexId_t)hMutex);
 800412e:	e7d5      	b.n	80040dc <osMutexNew+0xc>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004130:	2b00      	cmp	r3, #0
 8004132:	d1d2      	bne.n	80040da <osMutexNew+0xa>
          if (rmtx != 0U) {
 8004134:	b15e      	cbz	r6, 800414e <osMutexNew+0x7e>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8004136:	2004      	movs	r0, #4
            hMutex = xSemaphoreCreateMutex ();
 8004138:	f000 fc63 	bl	8004a02 <xQueueCreateMutex>
 800413c:	4605      	mov	r5, r0
      if (hMutex != NULL) {
 800413e:	2800      	cmp	r0, #0
 8004140:	d0cb      	beq.n	80040da <osMutexNew+0xa>
        if (attr != NULL) {
 8004142:	2c00      	cmp	r4, #0
 8004144:	d1eb      	bne.n	800411e <osMutexNew+0x4e>
          name = NULL;
 8004146:	4621      	mov	r1, r4
 8004148:	e7ea      	b.n	8004120 <osMutexNew+0x50>
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800414a:	2001      	movs	r0, #1
 800414c:	e7e2      	b.n	8004114 <osMutexNew+0x44>
            hMutex = xSemaphoreCreateMutex ();
 800414e:	2001      	movs	r0, #1
 8004150:	e7f2      	b.n	8004138 <osMutexNew+0x68>
 8004152:	bf00      	nop
 8004154:	200006bc 	.word	0x200006bc

08004158 <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
  uint32_t count;

  if (hSemaphore == NULL) {
 8004158:	4603      	mov	r3, r0
 800415a:	b1a0      	cbz	r0, 8004186 <osSemaphoreGetCount+0x2e>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800415c:	f3ef 8205 	mrs	r2, IPSR
    count = 0U;
  }
  else if (IS_IRQ()) {
 8004160:	b112      	cbz	r2, 8004168 <osSemaphoreGetCount+0x10>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 8004162:	4618      	mov	r0, r3
 8004164:	f000 bdc2 	b.w	8004cec <uxQueueMessagesWaitingFromISR>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004168:	f3ef 8210 	mrs	r2, PRIMASK
  else if (IS_IRQ()) {
 800416c:	2a00      	cmp	r2, #0
 800416e:	d1f8      	bne.n	8004162 <osSemaphoreGetCount+0xa>
 8004170:	4a05      	ldr	r2, [pc, #20]	; (8004188 <osSemaphoreGetCount+0x30>)
 8004172:	6812      	ldr	r2, [r2, #0]
 8004174:	2a02      	cmp	r2, #2
 8004176:	d103      	bne.n	8004180 <osSemaphoreGetCount+0x28>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004178:	f3ef 8211 	mrs	r2, BASEPRI
 800417c:	2a00      	cmp	r2, #0
 800417e:	d1f0      	bne.n	8004162 <osSemaphoreGetCount+0xa>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 8004180:	4618      	mov	r0, r3
 8004182:	f000 bda0 	b.w	8004cc6 <uxQueueMessagesWaiting>
  }

  return (count);
}
 8004186:	4770      	bx	lr
 8004188:	200006bc 	.word	0x200006bc

0800418c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800418c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800418e:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004190:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004194:	b11b      	cbz	r3, 800419e <osMessageQueueNew+0x12>
  hQueue = NULL;
 8004196:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 8004198:	4628      	mov	r0, r5
 800419a:	b002      	add	sp, #8
 800419c:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800419e:	f3ef 8310 	mrs	r3, PRIMASK
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1f7      	bne.n	8004196 <osMessageQueueNew+0xa>
 80041a6:	4b1c      	ldr	r3, [pc, #112]	; (8004218 <osMessageQueueNew+0x8c>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d103      	bne.n	80041b6 <osMessageQueueNew+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80041ae:	f3ef 8311 	mrs	r3, BASEPRI
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1ef      	bne.n	8004196 <osMessageQueueNew+0xa>
 80041b6:	2800      	cmp	r0, #0
 80041b8:	d0ed      	beq.n	8004196 <osMessageQueueNew+0xa>
 80041ba:	2900      	cmp	r1, #0
 80041bc:	d0eb      	beq.n	8004196 <osMessageQueueNew+0xa>
    if (attr != NULL) {
 80041be:	b304      	cbz	r4, 8004202 <osMessageQueueNew+0x76>
 80041c0:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80041c4:	b1ab      	cbz	r3, 80041f2 <osMessageQueueNew+0x66>
 80041c6:	2a4f      	cmp	r2, #79	; 0x4f
 80041c8:	d9e5      	bls.n	8004196 <osMessageQueueNew+0xa>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80041ca:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80041cc:	2a00      	cmp	r2, #0
 80041ce:	d0e2      	beq.n	8004196 <osMessageQueueNew+0xa>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80041d0:	fb01 f500 	mul.w	r5, r1, r0
 80041d4:	6966      	ldr	r6, [r4, #20]
 80041d6:	42ae      	cmp	r6, r5
 80041d8:	d3dd      	bcc.n	8004196 <osMessageQueueNew+0xa>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80041da:	2500      	movs	r5, #0
 80041dc:	9500      	str	r5, [sp, #0]
 80041de:	f000 fad5 	bl	800478c <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 80041e2:	4605      	mov	r5, r0
 80041e4:	2800      	cmp	r0, #0
 80041e6:	d0d6      	beq.n	8004196 <osMessageQueueNew+0xa>
        name = attr->name;
 80041e8:	6821      	ldr	r1, [r4, #0]
      vQueueAddToRegistry (hQueue, name);
 80041ea:	4628      	mov	r0, r5
 80041ec:	f000 fd8a 	bl	8004d04 <vQueueAddToRegistry>
  return ((osMessageQueueId_t)hQueue);
 80041f0:	e7d2      	b.n	8004198 <osMessageQueueNew+0xc>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80041f2:	2a00      	cmp	r2, #0
 80041f4:	d1cf      	bne.n	8004196 <osMessageQueueNew+0xa>
 80041f6:	6923      	ldr	r3, [r4, #16]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1cc      	bne.n	8004196 <osMessageQueueNew+0xa>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80041fc:	6963      	ldr	r3, [r4, #20]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1c9      	bne.n	8004196 <osMessageQueueNew+0xa>
        hQueue = xQueueCreate (msg_count, msg_size);
 8004202:	2200      	movs	r2, #0
 8004204:	f000 fb0f 	bl	8004826 <xQueueGenericCreate>
    if (hQueue != NULL) {
 8004208:	4605      	mov	r5, r0
 800420a:	2800      	cmp	r0, #0
 800420c:	d0c3      	beq.n	8004196 <osMessageQueueNew+0xa>
      if (attr != NULL) {
 800420e:	2c00      	cmp	r4, #0
 8004210:	d1ea      	bne.n	80041e8 <osMessageQueueNew+0x5c>
        name = NULL;
 8004212:	4621      	mov	r1, r4
 8004214:	e7e9      	b.n	80041ea <osMessageQueueNew+0x5e>
 8004216:	bf00      	nop
 8004218:	200006bc 	.word	0x200006bc

0800421c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800421c:	b513      	push	{r0, r1, r4, lr}
 800421e:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004220:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8004224:	b123      	cbz	r3, 8004230 <osMessageQueuePut+0x14>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004226:	b9e8      	cbnz	r0, 8004264 <osMessageQueuePut+0x48>
      stat = osErrorParameter;
 8004228:	f06f 0003 	mvn.w	r0, #3
      }
    }
  }

  return (stat);
}
 800422c:	b002      	add	sp, #8
 800422e:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004230:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8004234:	2b00      	cmp	r3, #0
 8004236:	d1f6      	bne.n	8004226 <osMessageQueuePut+0xa>
 8004238:	4b18      	ldr	r3, [pc, #96]	; (800429c <osMessageQueuePut+0x80>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2b02      	cmp	r3, #2
 800423e:	d103      	bne.n	8004248 <osMessageQueuePut+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004240:	f3ef 8311 	mrs	r3, BASEPRI
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1ee      	bne.n	8004226 <osMessageQueuePut+0xa>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004248:	2800      	cmp	r0, #0
 800424a:	d0ed      	beq.n	8004228 <osMessageQueuePut+0xc>
 800424c:	2900      	cmp	r1, #0
 800424e:	d0eb      	beq.n	8004228 <osMessageQueuePut+0xc>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004250:	2300      	movs	r3, #0
 8004252:	4622      	mov	r2, r4
 8004254:	f000 fb0e 	bl	8004874 <xQueueGenericSend>
 8004258:	2801      	cmp	r0, #1
 800425a:	d011      	beq.n	8004280 <osMessageQueuePut+0x64>
        if (timeout != 0U) {
 800425c:	b9dc      	cbnz	r4, 8004296 <osMessageQueuePut+0x7a>
          stat = osErrorResource;
 800425e:	f06f 0002 	mvn.w	r0, #2
 8004262:	e7e3      	b.n	800422c <osMessageQueuePut+0x10>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004264:	2900      	cmp	r1, #0
 8004266:	d0df      	beq.n	8004228 <osMessageQueuePut+0xc>
 8004268:	2c00      	cmp	r4, #0
 800426a:	d1dd      	bne.n	8004228 <osMessageQueuePut+0xc>
      yield = pdFALSE;
 800426c:	aa02      	add	r2, sp, #8
 800426e:	f842 4d04 	str.w	r4, [r2, #-4]!
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004272:	4623      	mov	r3, r4
 8004274:	f000 fbd7 	bl	8004a26 <xQueueGenericSendFromISR>
 8004278:	2801      	cmp	r0, #1
 800427a:	d1f0      	bne.n	800425e <osMessageQueuePut+0x42>
        portYIELD_FROM_ISR (yield);
 800427c:	9b01      	ldr	r3, [sp, #4]
 800427e:	b90b      	cbnz	r3, 8004284 <osMessageQueuePut+0x68>
  stat = osOK;
 8004280:	2000      	movs	r0, #0
 8004282:	e7d3      	b.n	800422c <osMessageQueuePut+0x10>
        portYIELD_FROM_ISR (yield);
 8004284:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004288:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <osMessageQueuePut+0x84>)
 800428a:	601a      	str	r2, [r3, #0]
 800428c:	f3bf 8f4f 	dsb	sy
 8004290:	f3bf 8f6f 	isb	sy
 8004294:	e7f4      	b.n	8004280 <osMessageQueuePut+0x64>
          stat = osErrorTimeout;
 8004296:	f06f 0001 	mvn.w	r0, #1
  return (stat);
 800429a:	e7c7      	b.n	800422c <osMessageQueuePut+0x10>
 800429c:	200006bc 	.word	0x200006bc
 80042a0:	e000ed04 	.word	0xe000ed04

080042a4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80042a4:	b513      	push	{r0, r1, r4, lr}
 80042a6:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042a8:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80042ac:	b123      	cbz	r3, 80042b8 <osMessageQueueGet+0x14>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80042ae:	b9e0      	cbnz	r0, 80042ea <osMessageQueueGet+0x46>
      stat = osErrorParameter;
 80042b0:	f06f 0003 	mvn.w	r0, #3
      }
    }
  }

  return (stat);
}
 80042b4:	b002      	add	sp, #8
 80042b6:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042b8:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d1f6      	bne.n	80042ae <osMessageQueueGet+0xa>
 80042c0:	4b17      	ldr	r3, [pc, #92]	; (8004320 <osMessageQueueGet+0x7c>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d103      	bne.n	80042d0 <osMessageQueueGet+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80042c8:	f3ef 8311 	mrs	r3, BASEPRI
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d1ee      	bne.n	80042ae <osMessageQueueGet+0xa>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80042d0:	2800      	cmp	r0, #0
 80042d2:	d0ed      	beq.n	80042b0 <osMessageQueueGet+0xc>
 80042d4:	2900      	cmp	r1, #0
 80042d6:	d0eb      	beq.n	80042b0 <osMessageQueueGet+0xc>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80042d8:	4622      	mov	r2, r4
 80042da:	f000 fc05 	bl	8004ae8 <xQueueReceive>
 80042de:	2801      	cmp	r0, #1
 80042e0:	d010      	beq.n	8004304 <osMessageQueueGet+0x60>
        if (timeout != 0U) {
 80042e2:	b9d4      	cbnz	r4, 800431a <osMessageQueueGet+0x76>
          stat = osErrorResource;
 80042e4:	f06f 0002 	mvn.w	r0, #2
 80042e8:	e7e4      	b.n	80042b4 <osMessageQueueGet+0x10>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80042ea:	2900      	cmp	r1, #0
 80042ec:	d0e0      	beq.n	80042b0 <osMessageQueueGet+0xc>
 80042ee:	2c00      	cmp	r4, #0
 80042f0:	d1de      	bne.n	80042b0 <osMessageQueueGet+0xc>
      yield = pdFALSE;
 80042f2:	aa02      	add	r2, sp, #8
 80042f4:	f842 4d04 	str.w	r4, [r2, #-4]!
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80042f8:	f000 fc96 	bl	8004c28 <xQueueReceiveFromISR>
 80042fc:	2801      	cmp	r0, #1
 80042fe:	d1f1      	bne.n	80042e4 <osMessageQueueGet+0x40>
        portYIELD_FROM_ISR (yield);
 8004300:	9b01      	ldr	r3, [sp, #4]
 8004302:	b90b      	cbnz	r3, 8004308 <osMessageQueueGet+0x64>
  stat = osOK;
 8004304:	2000      	movs	r0, #0
 8004306:	e7d5      	b.n	80042b4 <osMessageQueueGet+0x10>
        portYIELD_FROM_ISR (yield);
 8004308:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800430c:	4b05      	ldr	r3, [pc, #20]	; (8004324 <osMessageQueueGet+0x80>)
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	f3bf 8f4f 	dsb	sy
 8004314:	f3bf 8f6f 	isb	sy
 8004318:	e7f4      	b.n	8004304 <osMessageQueueGet+0x60>
          stat = osErrorTimeout;
 800431a:	f06f 0001 	mvn.w	r0, #1
  return (stat);
 800431e:	e7c9      	b.n	80042b4 <osMessageQueueGet+0x10>
 8004320:	200006bc 	.word	0x200006bc
 8004324:	e000ed04 	.word	0xe000ed04

08004328 <osMessageQueueGetCount>:
 8004328:	f7ff bf16 	b.w	8004158 <osSemaphoreGetCount>

0800432c <vApplicationStackOverflowHook>:
*/
#if (configCHECK_FOR_STACK_OVERFLOW > 0)
__WEAK void vApplicationStackOverflowHook (TaskHandle_t xTask, signed char *pcTaskName) {
  (void)xTask;
  (void)pcTaskName;
}
 800432c:	4770      	bx	lr
	...

08004330 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004330:	4b03      	ldr	r3, [pc, #12]	; (8004340 <vApplicationGetIdleTaskMemory+0x10>)
 8004332:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004334:	4b03      	ldr	r3, [pc, #12]	; (8004344 <vApplicationGetIdleTaskMemory+0x14>)
 8004336:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004338:	2340      	movs	r3, #64	; 0x40
 800433a:	6013      	str	r3, [r2, #0]
}
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	20000658 	.word	0x20000658
 8004344:	20000558 	.word	0x20000558

08004348 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004348:	4b03      	ldr	r3, [pc, #12]	; (8004358 <vApplicationGetTimerTaskMemory+0x10>)
 800434a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800434c:	4b03      	ldr	r3, [pc, #12]	; (800435c <vApplicationGetTimerTaskMemory+0x14>)
 800434e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004350:	2380      	movs	r3, #128	; 0x80
 8004352:	6013      	str	r3, [r2, #0]
}
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	200008c0 	.word	0x200008c0
 800435c:	200006c0 	.word	0x200006c0

08004360 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8004360:	b513      	push	{r0, r1, r4, lr}
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8004362:	4604      	mov	r4, r0
 8004364:	b940      	cbnz	r0, 8004378 <xEventGroupCreateStatic+0x18>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800436a:	f383 8811 	msr	BASEPRI, r3
 800436e:	f3bf 8f6f 	isb	sy
 8004372:	f3bf 8f4f 	dsb	sy
 8004376:	e7fe      	b.n	8004376 <xEventGroupCreateStatic+0x16>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8004378:	2320      	movs	r3, #32
 800437a:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800437c:	9b01      	ldr	r3, [sp, #4]
 800437e:	2b20      	cmp	r3, #32
 8004380:	d008      	beq.n	8004394 <xEventGroupCreateStatic+0x34>
 8004382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004386:	f383 8811 	msr	BASEPRI, r3
 800438a:	f3bf 8f6f 	isb	sy
 800438e:	f3bf 8f4f 	dsb	sy
 8004392:	e7fe      	b.n	8004392 <xEventGroupCreateStatic+0x32>
		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 EventGroup_t and StaticEventGroup_t are guaranteed to have the same size and alignment requirement - checked by configASSERT(). */

		if( pxEventBits != NULL )
		{
			pxEventBits->uxEventBits = 0;
 8004394:	2300      	movs	r3, #0
 8004396:	f840 3b04 	str.w	r3, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 800439a:	f000 f8eb 	bl	8004574 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800439e:	2301      	movs	r3, #1
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
	}
 80043a0:	4620      	mov	r0, r4
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80043a2:	7723      	strb	r3, [r4, #28]
	}
 80043a4:	b002      	add	sp, #8
 80043a6:	bd10      	pop	{r4, pc}

080043a8 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80043a8:	b538      	push	{r3, r4, r5, lr}
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 80043aa:	2020      	movs	r0, #32
 80043ac:	f001 fd86 	bl	8005ebc <pvPortMalloc>

		if( pxEventBits != NULL )
 80043b0:	4604      	mov	r4, r0
 80043b2:	b128      	cbz	r0, 80043c0 <xEventGroupCreate+0x18>
		{
			pxEventBits->uxEventBits = 0;
 80043b4:	2500      	movs	r5, #0
 80043b6:	f840 5b04 	str.w	r5, [r0], #4
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80043ba:	f000 f8db 	bl	8004574 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80043be:	7725      	strb	r5, [r4, #28]
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
	}
 80043c0:	4620      	mov	r0, r4
 80043c2:	bd38      	pop	{r3, r4, r5, pc}

080043c4 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80043c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043c8:	9f08      	ldr	r7, [sp, #32]
 80043ca:	460c      	mov	r4, r1
 80043cc:	4690      	mov	r8, r2
 80043ce:	4699      	mov	r9, r3
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80043d0:	4606      	mov	r6, r0
 80043d2:	b940      	cbnz	r0, 80043e6 <xEventGroupWaitBits+0x22>
 80043d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043d8:	f383 8811 	msr	BASEPRI, r3
 80043dc:	f3bf 8f6f 	isb	sy
 80043e0:	f3bf 8f4f 	dsb	sy
 80043e4:	e7fe      	b.n	80043e4 <xEventGroupWaitBits+0x20>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80043e6:	f011 4a7f 	ands.w	sl, r1, #4278190080	; 0xff000000
 80043ea:	d008      	beq.n	80043fe <xEventGroupWaitBits+0x3a>
 80043ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f0:	f383 8811 	msr	BASEPRI, r3
 80043f4:	f3bf 8f6f 	isb	sy
 80043f8:	f3bf 8f4f 	dsb	sy
 80043fc:	e7fe      	b.n	80043fc <xEventGroupWaitBits+0x38>
	configASSERT( uxBitsToWaitFor != 0 );
 80043fe:	b941      	cbnz	r1, 8004412 <xEventGroupWaitBits+0x4e>
 8004400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004404:	f383 8811 	msr	BASEPRI, r3
 8004408:	f3bf 8f6f 	isb	sy
 800440c:	f3bf 8f4f 	dsb	sy
 8004410:	e7fe      	b.n	8004410 <xEventGroupWaitBits+0x4c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004412:	f001 f981 	bl	8005718 <xTaskGetSchedulerState>
 8004416:	b948      	cbnz	r0, 800442c <xEventGroupWaitBits+0x68>
 8004418:	b147      	cbz	r7, 800442c <xEventGroupWaitBits+0x68>
 800441a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800441e:	f383 8811 	msr	BASEPRI, r3
 8004422:	f3bf 8f6f 	isb	sy
 8004426:	f3bf 8f4f 	dsb	sy
 800442a:	e7fe      	b.n	800442a <xEventGroupWaitBits+0x66>
	}
	#endif

	vTaskSuspendAll();
 800442c:	f000 feaa 	bl	8005184 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8004430:	6835      	ldr	r5, [r6, #0]
 8004432:	ea04 0305 	and.w	r3, r4, r5

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
BaseType_t xWaitConditionMet = pdFALSE;

	if( xWaitForAllBits == pdFALSE )
 8004436:	f1b9 0f00 	cmp.w	r9, #0
 800443a:	d115      	bne.n	8004468 <xEventGroupWaitBits+0xa4>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800443c:	b9b3      	cbnz	r3, 800446c <xEventGroupWaitBits+0xa8>
		else if( xTicksToWait == ( TickType_t ) 0 )
 800443e:	2f00      	cmp	r7, #0
 8004440:	d03d      	beq.n	80044be <xEventGroupWaitBits+0xfa>
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8004442:	f1b8 0f00 	cmp.w	r8, #0
 8004446:	bf0c      	ite	eq
 8004448:	2100      	moveq	r1, #0
 800444a:	f04f 7180 	movne.w	r1, #16777216	; 0x1000000
			if( xWaitForAllBits != pdFALSE )
 800444e:	f1b9 0f00 	cmp.w	r9, #0
 8004452:	d001      	beq.n	8004458 <xEventGroupWaitBits+0x94>
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8004454:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8004458:	463a      	mov	r2, r7
 800445a:	4321      	orrs	r1, r4
 800445c:	1d30      	adds	r0, r6, #4
 800445e:	f001 f83f 	bl	80054e0 <vTaskPlaceOnUnorderedEventList>
 8004462:	46ba      	mov	sl, r7
			uxReturn = 0;
 8004464:	2500      	movs	r5, #0
 8004466:	e007      	b.n	8004478 <xEventGroupWaitBits+0xb4>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8004468:	429c      	cmp	r4, r3
 800446a:	d1e8      	bne.n	800443e <xEventGroupWaitBits+0x7a>
			if( xClearOnExit != pdFALSE )
 800446c:	f1b8 0f00 	cmp.w	r8, #0
 8004470:	d002      	beq.n	8004478 <xEventGroupWaitBits+0xb4>
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8004472:	ea25 0304 	bic.w	r3, r5, r4
 8004476:	6033      	str	r3, [r6, #0]
	xAlreadyYielded = xTaskResumeAll();
 8004478:	f000 ff2a 	bl	80052d0 <xTaskResumeAll>
	if( xTicksToWait != ( TickType_t ) 0 )
 800447c:	f1ba 0f00 	cmp.w	sl, #0
 8004480:	d01a      	beq.n	80044b8 <xEventGroupWaitBits+0xf4>
		if( xAlreadyYielded == pdFALSE )
 8004482:	b938      	cbnz	r0, 8004494 <xEventGroupWaitBits+0xd0>
			portYIELD_WITHIN_API();
 8004484:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004488:	4b12      	ldr	r3, [pc, #72]	; (80044d4 <xEventGroupWaitBits+0x110>)
 800448a:	601a      	str	r2, [r3, #0]
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	f3bf 8f6f 	isb	sy
		uxReturn = uxTaskResetEventItemValue();
 8004494:	f001 f992 	bl	80057bc <uxTaskResetEventItemValue>
		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8004498:	0183      	lsls	r3, r0, #6
		uxReturn = uxTaskResetEventItemValue();
 800449a:	4605      	mov	r5, r0
		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800449c:	d40a      	bmi.n	80044b4 <xEventGroupWaitBits+0xf0>
			taskENTER_CRITICAL();
 800449e:	f001 fbd9 	bl	8005c54 <vPortEnterCritical>
				uxReturn = pxEventBits->uxEventBits;
 80044a2:	6835      	ldr	r5, [r6, #0]
 80044a4:	ea04 0305 	and.w	r3, r4, r5
	if( xWaitForAllBits == pdFALSE )
 80044a8:	f1b9 0f00 	cmp.w	r9, #0
 80044ac:	d109      	bne.n	80044c2 <xEventGroupWaitBits+0xfe>
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80044ae:	b953      	cbnz	r3, 80044c6 <xEventGroupWaitBits+0x102>
			taskEXIT_CRITICAL();
 80044b0:	f001 fbf2 	bl	8005c98 <vPortExitCritical>
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80044b4:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
}
 80044b8:	4628      	mov	r0, r5
 80044ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044be:	46ba      	mov	sl, r7
 80044c0:	e7da      	b.n	8004478 <xEventGroupWaitBits+0xb4>
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80044c2:	429c      	cmp	r4, r3
 80044c4:	d1f4      	bne.n	80044b0 <xEventGroupWaitBits+0xec>
					if( xClearOnExit != pdFALSE )
 80044c6:	f1b8 0f00 	cmp.w	r8, #0
 80044ca:	d0f1      	beq.n	80044b0 <xEventGroupWaitBits+0xec>
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80044cc:	ea25 0404 	bic.w	r4, r5, r4
 80044d0:	6034      	str	r4, [r6, #0]
 80044d2:	e7ed      	b.n	80044b0 <xEventGroupWaitBits+0xec>
 80044d4:	e000ed04 	.word	0xe000ed04

080044d8 <xEventGroupSetBits>:
{
 80044d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044dc:	460f      	mov	r7, r1
	configASSERT( xEventGroup );
 80044de:	4604      	mov	r4, r0
 80044e0:	b940      	cbnz	r0, 80044f4 <xEventGroupSetBits+0x1c>
 80044e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e6:	f383 8811 	msr	BASEPRI, r3
 80044ea:	f3bf 8f6f 	isb	sy
 80044ee:	f3bf 8f4f 	dsb	sy
 80044f2:	e7fe      	b.n	80044f2 <xEventGroupSetBits+0x1a>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80044f4:	f011 457f 	ands.w	r5, r1, #4278190080	; 0xff000000
 80044f8:	d008      	beq.n	800450c <xEventGroupSetBits+0x34>
 80044fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044fe:	f383 8811 	msr	BASEPRI, r3
 8004502:	f3bf 8f6f 	isb	sy
 8004506:	f3bf 8f4f 	dsb	sy
 800450a:	e7fe      	b.n	800450a <xEventGroupSetBits+0x32>
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800450c:	f100 060c 	add.w	r6, r0, #12
	vTaskSuspendAll();
 8004510:	f000 fe38 	bl	8005184 <vTaskSuspendAll>
		pxEventBits->uxEventBits |= uxBitsToSet;
 8004514:	6823      	ldr	r3, [r4, #0]
		pxListItem = listGET_HEAD_ENTRY( pxList );
 8004516:	6920      	ldr	r0, [r4, #16]
		pxEventBits->uxEventBits |= uxBitsToSet;
 8004518:	433b      	orrs	r3, r7
 800451a:	6023      	str	r3, [r4, #0]
		while( pxListItem != pxListEnd )
 800451c:	4286      	cmp	r6, r0
 800451e:	6821      	ldr	r1, [r4, #0]
 8004520:	d107      	bne.n	8004532 <xEventGroupSetBits+0x5a>
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004522:	ea21 0105 	bic.w	r1, r1, r5
 8004526:	6021      	str	r1, [r4, #0]
	( void ) xTaskResumeAll();
 8004528:	f000 fed2 	bl	80052d0 <xTaskResumeAll>
}
 800452c:	6820      	ldr	r0, [r4, #0]
 800452e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8004532:	e9d0 2800 	ldrd	r2, r8, [r0]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8004536:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800453a:	f012 6f80 	tst.w	r2, #67108864	; 0x4000000
 800453e:	ea03 0701 	and.w	r7, r3, r1
 8004542:	d102      	bne.n	800454a <xEventGroupSetBits+0x72>
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8004544:	b91f      	cbnz	r7, 800454e <xEventGroupSetBits+0x76>
{
 8004546:	4640      	mov	r0, r8
 8004548:	e7e8      	b.n	800451c <xEventGroupSetBits+0x44>
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800454a:	42bb      	cmp	r3, r7
 800454c:	d1fb      	bne.n	8004546 <xEventGroupSetBits+0x6e>
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800454e:	01d2      	lsls	r2, r2, #7
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8004550:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
					uxBitsToClear |= uxBitsWaitedFor;
 8004554:	bf48      	it	mi
 8004556:	431d      	orrmi	r5, r3
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8004558:	f001 f84e 	bl	80055f8 <vTaskRemoveFromUnorderedEventList>
 800455c:	e7f3      	b.n	8004546 <xEventGroupSetBits+0x6e>

0800455e <vEventGroupSetBitsCallback>:
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 800455e:	f7ff bfbb 	b.w	80044d8 <xEventGroupSetBits>
	...

08004564 <xEventGroupSetBitsFromISR>:
	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken );
 8004564:	4613      	mov	r3, r2
 8004566:	460a      	mov	r2, r1
 8004568:	4601      	mov	r1, r0
 800456a:	4801      	ldr	r0, [pc, #4]	; (8004570 <xEventGroupSetBitsFromISR+0xc>)
 800456c:	f001 bb08 	b.w	8005b80 <xTimerPendFunctionCallFromISR>
 8004570:	0800455f 	.word	0x0800455f

08004574 <vListInitialise>:
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004574:	f04f 32ff 	mov.w	r2, #4294967295
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004578:	f100 0308 	add.w	r3, r0, #8
 800457c:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800457e:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004582:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004588:	4770      	bx	lr

0800458a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800458a:	2300      	movs	r3, #0
 800458c:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800458e:	4770      	bx	lr

08004590 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004590:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004592:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8004594:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004596:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800459c:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800459e:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80045a0:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80045a2:	3301      	adds	r3, #1
 80045a4:	6003      	str	r3, [r0, #0]
}
 80045a6:	4770      	bx	lr

080045a8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80045a8:	680a      	ldr	r2, [r1, #0]
{
 80045aa:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80045ac:	1c53      	adds	r3, r2, #1
 80045ae:	d10a      	bne.n	80045c6 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80045b0:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80045b2:	685a      	ldr	r2, [r3, #4]
 80045b4:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80045b6:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80045b8:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80045ba:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80045bc:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80045be:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80045c0:	3301      	adds	r3, #1
 80045c2:	6003      	str	r3, [r0, #0]
}
 80045c4:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045c6:	f100 0308 	add.w	r3, r0, #8
 80045ca:	685c      	ldr	r4, [r3, #4]
 80045cc:	6825      	ldr	r5, [r4, #0]
 80045ce:	4295      	cmp	r5, r2
 80045d0:	d8ef      	bhi.n	80045b2 <vListInsert+0xa>
 80045d2:	4623      	mov	r3, r4
 80045d4:	e7f9      	b.n	80045ca <vListInsert+0x22>

080045d6 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80045d6:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80045d8:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
 80045dc:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80045de:	6882      	ldr	r2, [r0, #8]
 80045e0:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80045e2:	6859      	ldr	r1, [r3, #4]
 80045e4:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80045e6:	bf08      	it	eq
 80045e8:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80045ea:	2200      	movs	r2, #0
 80045ec:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	3a01      	subs	r2, #1
 80045f2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80045f4:	6818      	ldr	r0, [r3, #0]
}
 80045f6:	4770      	bx	lr

080045f8 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80045f8:	b510      	push	{r4, lr}
 80045fa:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80045fc:	f001 fb2a 	bl	8005c54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004600:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8004602:	f001 fb49 	bl	8005c98 <vPortExitCritical>

	return xReturn;
}
 8004606:	fab4 f084 	clz	r0, r4
 800460a:	0940      	lsrs	r0, r0, #5
 800460c:	bd10      	pop	{r4, pc}

0800460e <prvCopyDataToQueue>:
{
 800460e:	b570      	push	{r4, r5, r6, lr}
 8004610:	4615      	mov	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004612:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8004614:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004616:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004618:	b942      	cbnz	r2, 800462c <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800461a:	6805      	ldr	r5, [r0, #0]
 800461c:	b99d      	cbnz	r5, 8004646 <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800461e:	6840      	ldr	r0, [r0, #4]
 8004620:	f001 f88a 	bl	8005738 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8004624:	6065      	str	r5, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004626:	3601      	adds	r6, #1
 8004628:	63a6      	str	r6, [r4, #56]	; 0x38
}
 800462a:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800462c:	b96d      	cbnz	r5, 800464a <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800462e:	6880      	ldr	r0, [r0, #8]
 8004630:	f001 fd48 	bl	80060c4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004634:	68a3      	ldr	r3, [r4, #8]
 8004636:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004638:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800463a:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800463c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800463e:	4293      	cmp	r3, r2
 8004640:	d301      	bcc.n	8004646 <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004642:	6823      	ldr	r3, [r4, #0]
 8004644:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8004646:	2000      	movs	r0, #0
 8004648:	e7ed      	b.n	8004626 <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800464a:	68c0      	ldr	r0, [r0, #12]
 800464c:	f001 fd3a 	bl	80060c4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004650:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004652:	68e2      	ldr	r2, [r4, #12]
 8004654:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004656:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004658:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800465a:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800465c:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800465e:	bf3e      	ittt	cc
 8004660:	6862      	ldrcc	r2, [r4, #4]
 8004662:	189b      	addcc	r3, r3, r2
 8004664:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8004666:	2d02      	cmp	r5, #2
 8004668:	d1ed      	bne.n	8004646 <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800466a:	b10e      	cbz	r6, 8004670 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 800466c:	3e01      	subs	r6, #1
 800466e:	e7ea      	b.n	8004646 <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8004670:	4630      	mov	r0, r6
 8004672:	e7d8      	b.n	8004626 <prvCopyDataToQueue+0x18>

08004674 <prvCopyDataFromQueue>:
{
 8004674:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004676:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8004678:	b410      	push	{r4}
 800467a:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800467c:	b162      	cbz	r2, 8004698 <prvCopyDataFromQueue+0x24>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800467e:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004680:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004682:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004684:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004686:	60d9      	str	r1, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004688:	bf28      	it	cs
 800468a:	6819      	ldrcs	r1, [r3, #0]
}
 800468c:	bc10      	pop	{r4}
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800468e:	bf28      	it	cs
 8004690:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004692:	68d9      	ldr	r1, [r3, #12]
 8004694:	f001 bd16 	b.w	80060c4 <memcpy>
}
 8004698:	bc10      	pop	{r4}
 800469a:	4770      	bx	lr

0800469c <prvUnlockQueue>:
{
 800469c:	b570      	push	{r4, r5, r6, lr}
 800469e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80046a0:	f001 fad8 	bl	8005c54 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80046a4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046a8:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80046ac:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046ae:	2d00      	cmp	r5, #0
 80046b0:	dc14      	bgt.n	80046dc <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 80046b2:	23ff      	movs	r3, #255	; 0xff
 80046b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 80046b8:	f001 faee 	bl	8005c98 <vPortExitCritical>
	taskENTER_CRITICAL();
 80046bc:	f001 faca 	bl	8005c54 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80046c0:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046c4:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 80046c8:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80046ca:	2d00      	cmp	r5, #0
 80046cc:	dc12      	bgt.n	80046f4 <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 80046ce:	23ff      	movs	r3, #255	; 0xff
 80046d0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
}
 80046d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 80046d8:	f001 bade 	b.w	8005c98 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d0e7      	beq.n	80046b2 <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046e2:	4630      	mov	r0, r6
 80046e4:	f000 ff48 	bl	8005578 <xTaskRemoveFromEventList>
 80046e8:	b108      	cbz	r0, 80046ee <prvUnlockQueue+0x52>
						vTaskMissedYield();
 80046ea:	f001 f80f 	bl	800570c <vTaskMissedYield>
 80046ee:	3d01      	subs	r5, #1
 80046f0:	b26d      	sxtb	r5, r5
 80046f2:	e7dc      	b.n	80046ae <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046f4:	6923      	ldr	r3, [r4, #16]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d0e9      	beq.n	80046ce <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046fa:	4630      	mov	r0, r6
 80046fc:	f000 ff3c 	bl	8005578 <xTaskRemoveFromEventList>
 8004700:	b108      	cbz	r0, 8004706 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8004702:	f001 f803 	bl	800570c <vTaskMissedYield>
 8004706:	3d01      	subs	r5, #1
 8004708:	b26d      	sxtb	r5, r5
 800470a:	e7de      	b.n	80046ca <prvUnlockQueue+0x2e>

0800470c <xQueueGenericReset>:
{
 800470c:	b538      	push	{r3, r4, r5, lr}
 800470e:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8004710:	4604      	mov	r4, r0
 8004712:	b940      	cbnz	r0, 8004726 <xQueueGenericReset+0x1a>
 8004714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004718:	f383 8811 	msr	BASEPRI, r3
 800471c:	f3bf 8f6f 	isb	sy
 8004720:	f3bf 8f4f 	dsb	sy
 8004724:	e7fe      	b.n	8004724 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8004726:	f001 fa95 	bl	8005c54 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800472a:	e9d4 300f 	ldrd	r3, r0, [r4, #60]	; 0x3c
 800472e:	4343      	muls	r3, r0
 8004730:	6822      	ldr	r2, [r4, #0]
 8004732:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004734:	1a1b      	subs	r3, r3, r0
 8004736:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004738:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800473a:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800473c:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 800473e:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004740:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004742:	60a2      	str	r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8004744:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004748:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 800474c:	b995      	cbnz	r5, 8004774 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800474e:	6923      	ldr	r3, [r4, #16]
 8004750:	b163      	cbz	r3, 800476c <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004752:	f104 0010 	add.w	r0, r4, #16
 8004756:	f000 ff0f 	bl	8005578 <xTaskRemoveFromEventList>
 800475a:	b138      	cbz	r0, 800476c <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 800475c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004760:	4b09      	ldr	r3, [pc, #36]	; (8004788 <xQueueGenericReset+0x7c>)
 8004762:	601a      	str	r2, [r3, #0]
 8004764:	f3bf 8f4f 	dsb	sy
 8004768:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 800476c:	f001 fa94 	bl	8005c98 <vPortExitCritical>
}
 8004770:	2001      	movs	r0, #1
 8004772:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004774:	f104 0010 	add.w	r0, r4, #16
 8004778:	f7ff fefc 	bl	8004574 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800477c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004780:	f7ff fef8 	bl	8004574 <vListInitialise>
 8004784:	e7f2      	b.n	800476c <xQueueGenericReset+0x60>
 8004786:	bf00      	nop
 8004788:	e000ed04 	.word	0xe000ed04

0800478c <xQueueGenericCreateStatic>:
	{
 800478c:	b513      	push	{r0, r1, r4, lr}
 800478e:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004790:	b940      	cbnz	r0, 80047a4 <xQueueGenericCreateStatic+0x18>
 8004792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004796:	f383 8811 	msr	BASEPRI, r3
 800479a:	f3bf 8f6f 	isb	sy
 800479e:	f3bf 8f4f 	dsb	sy
 80047a2:	e7fe      	b.n	80047a2 <xQueueGenericCreateStatic+0x16>
		configASSERT( pxStaticQueue != NULL );
 80047a4:	b943      	cbnz	r3, 80047b8 <xQueueGenericCreateStatic+0x2c>
 80047a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047aa:	f383 8811 	msr	BASEPRI, r3
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f3bf 8f4f 	dsb	sy
 80047b6:	e7fe      	b.n	80047b6 <xQueueGenericCreateStatic+0x2a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80047b8:	b14a      	cbz	r2, 80047ce <xQueueGenericCreateStatic+0x42>
 80047ba:	b991      	cbnz	r1, 80047e2 <xQueueGenericCreateStatic+0x56>
 80047bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c0:	f383 8811 	msr	BASEPRI, r3
 80047c4:	f3bf 8f6f 	isb	sy
 80047c8:	f3bf 8f4f 	dsb	sy
 80047cc:	e7fe      	b.n	80047cc <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80047ce:	b141      	cbz	r1, 80047e2 <xQueueGenericCreateStatic+0x56>
 80047d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d4:	f383 8811 	msr	BASEPRI, r3
 80047d8:	f3bf 8f6f 	isb	sy
 80047dc:	f3bf 8f4f 	dsb	sy
 80047e0:	e7fe      	b.n	80047e0 <xQueueGenericCreateStatic+0x54>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80047e2:	2350      	movs	r3, #80	; 0x50
 80047e4:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80047e6:	9b01      	ldr	r3, [sp, #4]
 80047e8:	2b50      	cmp	r3, #80	; 0x50
 80047ea:	d008      	beq.n	80047fe <xQueueGenericCreateStatic+0x72>
 80047ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f0:	f383 8811 	msr	BASEPRI, r3
 80047f4:	f3bf 8f6f 	isb	sy
 80047f8:	f3bf 8f4f 	dsb	sy
 80047fc:	e7fe      	b.n	80047fc <xQueueGenericCreateStatic+0x70>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80047fe:	2301      	movs	r3, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004800:	2900      	cmp	r1, #0
 8004802:	bf08      	it	eq
 8004804:	4622      	moveq	r2, r4
	pxNewQueue->uxItemSize = uxItemSize;
 8004806:	e9c4 010f 	strd	r0, r1, [r4, #60]	; 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800480a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800480e:	4619      	mov	r1, r3
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004810:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004812:	4620      	mov	r0, r4
 8004814:	f7ff ff7a 	bl	800470c <xQueueGenericReset>
	}
 8004818:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 800481a:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800481e:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
 8004822:	b002      	add	sp, #8
 8004824:	bd10      	pop	{r4, pc}

08004826 <xQueueGenericCreate>:
	{
 8004826:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004828:	460d      	mov	r5, r1
 800482a:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800482c:	4606      	mov	r6, r0
 800482e:	b940      	cbnz	r0, 8004842 <xQueueGenericCreate+0x1c>
 8004830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004834:	f383 8811 	msr	BASEPRI, r3
 8004838:	f3bf 8f6f 	isb	sy
 800483c:	f3bf 8f4f 	dsb	sy
 8004840:	e7fe      	b.n	8004840 <xQueueGenericCreate+0x1a>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004842:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004844:	3050      	adds	r0, #80	; 0x50
 8004846:	f001 fb39 	bl	8005ebc <pvPortMalloc>
		if( pxNewQueue != NULL )
 800484a:	4604      	mov	r4, r0
 800484c:	b160      	cbz	r0, 8004868 <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800484e:	2300      	movs	r3, #0
 8004850:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8004854:	b955      	cbnz	r5, 800486c <xQueueGenericCreate+0x46>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004856:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxItemSize = uxItemSize;
 8004858:	e9c4 650f 	strd	r6, r5, [r4, #60]	; 0x3c
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800485c:	2101      	movs	r1, #1
 800485e:	4620      	mov	r0, r4
 8004860:	f7ff ff54 	bl	800470c <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8004864:	f884 704c 	strb.w	r7, [r4, #76]	; 0x4c
	}
 8004868:	4620      	mov	r0, r4
 800486a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800486c:	f100 0350 	add.w	r3, r0, #80	; 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004870:	6003      	str	r3, [r0, #0]
 8004872:	e7f1      	b.n	8004858 <xQueueGenericCreate+0x32>

08004874 <xQueueGenericSend>:
{
 8004874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004878:	4688      	mov	r8, r1
 800487a:	9201      	str	r2, [sp, #4]
 800487c:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 800487e:	4604      	mov	r4, r0
 8004880:	b940      	cbnz	r0, 8004894 <xQueueGenericSend+0x20>
 8004882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004886:	f383 8811 	msr	BASEPRI, r3
 800488a:	f3bf 8f6f 	isb	sy
 800488e:	f3bf 8f4f 	dsb	sy
 8004892:	e7fe      	b.n	8004892 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004894:	b951      	cbnz	r1, 80048ac <xQueueGenericSend+0x38>
 8004896:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004898:	b143      	cbz	r3, 80048ac <xQueueGenericSend+0x38>
 800489a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800489e:	f383 8811 	msr	BASEPRI, r3
 80048a2:	f3bf 8f6f 	isb	sy
 80048a6:	f3bf 8f4f 	dsb	sy
 80048aa:	e7fe      	b.n	80048aa <xQueueGenericSend+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80048ac:	2f02      	cmp	r7, #2
 80048ae:	d10b      	bne.n	80048c8 <xQueueGenericSend+0x54>
 80048b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d008      	beq.n	80048c8 <xQueueGenericSend+0x54>
 80048b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ba:	f383 8811 	msr	BASEPRI, r3
 80048be:	f3bf 8f6f 	isb	sy
 80048c2:	f3bf 8f4f 	dsb	sy
 80048c6:	e7fe      	b.n	80048c6 <xQueueGenericSend+0x52>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80048c8:	f000 ff26 	bl	8005718 <xTaskGetSchedulerState>
 80048cc:	b950      	cbnz	r0, 80048e4 <xQueueGenericSend+0x70>
 80048ce:	9e01      	ldr	r6, [sp, #4]
 80048d0:	b14e      	cbz	r6, 80048e6 <xQueueGenericSend+0x72>
 80048d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048d6:	f383 8811 	msr	BASEPRI, r3
 80048da:	f3bf 8f6f 	isb	sy
 80048de:	f3bf 8f4f 	dsb	sy
 80048e2:	e7fe      	b.n	80048e2 <xQueueGenericSend+0x6e>
 80048e4:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 80048e6:	f04f 0900 	mov.w	r9, #0
					portYIELD_WITHIN_API();
 80048ea:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 80049d4 <xQueueGenericSend+0x160>
 80048ee:	e037      	b.n	8004960 <xQueueGenericSend+0xec>
				if( xTicksToWait == ( TickType_t ) 0 )
 80048f0:	9d01      	ldr	r5, [sp, #4]
 80048f2:	b91d      	cbnz	r5, 80048fc <xQueueGenericSend+0x88>
					taskEXIT_CRITICAL();
 80048f4:	f001 f9d0 	bl	8005c98 <vPortExitCritical>
			return errQUEUE_FULL;
 80048f8:	2000      	movs	r0, #0
 80048fa:	e050      	b.n	800499e <xQueueGenericSend+0x12a>
				else if( xEntryTimeSet == pdFALSE )
 80048fc:	b916      	cbnz	r6, 8004904 <xQueueGenericSend+0x90>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80048fe:	a802      	add	r0, sp, #8
 8004900:	f000 febc 	bl	800567c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8004904:	f001 f9c8 	bl	8005c98 <vPortExitCritical>
		vTaskSuspendAll();
 8004908:	f000 fc3c 	bl	8005184 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800490c:	f001 f9a2 	bl	8005c54 <vPortEnterCritical>
 8004910:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004914:	2bff      	cmp	r3, #255	; 0xff
 8004916:	bf08      	it	eq
 8004918:	f884 9044 	strbeq.w	r9, [r4, #68]	; 0x44
 800491c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004920:	2bff      	cmp	r3, #255	; 0xff
 8004922:	bf08      	it	eq
 8004924:	f884 9045 	strbeq.w	r9, [r4, #69]	; 0x45
 8004928:	f001 f9b6 	bl	8005c98 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800492c:	a901      	add	r1, sp, #4
 800492e:	a802      	add	r0, sp, #8
 8004930:	f000 feb0 	bl	8005694 <xTaskCheckForTimeOut>
 8004934:	2800      	cmp	r0, #0
 8004936:	d146      	bne.n	80049c6 <xQueueGenericSend+0x152>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004938:	f001 f98c 	bl	8005c54 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800493c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800493e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004940:	429a      	cmp	r2, r3
 8004942:	d12f      	bne.n	80049a4 <xQueueGenericSend+0x130>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8004944:	f001 f9a8 	bl	8005c98 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004948:	9901      	ldr	r1, [sp, #4]
 800494a:	f104 0010 	add.w	r0, r4, #16
 800494e:	f000 fdad 	bl	80054ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004952:	4620      	mov	r0, r4
 8004954:	f7ff fea2 	bl	800469c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004958:	f000 fcba 	bl	80052d0 <xTaskResumeAll>
 800495c:	b350      	cbz	r0, 80049b4 <xQueueGenericSend+0x140>
 800495e:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8004960:	f001 f978 	bl	8005c54 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004964:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004966:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004968:	429a      	cmp	r2, r3
 800496a:	d301      	bcc.n	8004970 <xQueueGenericSend+0xfc>
 800496c:	2f02      	cmp	r7, #2
 800496e:	d1bf      	bne.n	80048f0 <xQueueGenericSend+0x7c>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004970:	463a      	mov	r2, r7
 8004972:	4641      	mov	r1, r8
 8004974:	4620      	mov	r0, r4
 8004976:	f7ff fe4a 	bl	800460e <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800497a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800497c:	b11b      	cbz	r3, 8004986 <xQueueGenericSend+0x112>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800497e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004982:	f000 fdf9 	bl	8005578 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8004986:	b138      	cbz	r0, 8004998 <xQueueGenericSend+0x124>
						queueYIELD_IF_USING_PREEMPTION();
 8004988:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800498c:	4b11      	ldr	r3, [pc, #68]	; (80049d4 <xQueueGenericSend+0x160>)
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	f3bf 8f4f 	dsb	sy
 8004994:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8004998:	f001 f97e 	bl	8005c98 <vPortExitCritical>
				return pdPASS;
 800499c:	2001      	movs	r0, #1
}
 800499e:	b004      	add	sp, #16
 80049a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	taskEXIT_CRITICAL();
 80049a4:	f001 f978 	bl	8005c98 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80049a8:	4620      	mov	r0, r4
 80049aa:	f7ff fe77 	bl	800469c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80049ae:	f000 fc8f 	bl	80052d0 <xTaskResumeAll>
 80049b2:	e7d4      	b.n	800495e <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
 80049b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80049b8:	f8ca 3000 	str.w	r3, [sl]
 80049bc:	f3bf 8f4f 	dsb	sy
 80049c0:	f3bf 8f6f 	isb	sy
 80049c4:	e7cb      	b.n	800495e <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
 80049c6:	4620      	mov	r0, r4
 80049c8:	f7ff fe68 	bl	800469c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049cc:	f000 fc80 	bl	80052d0 <xTaskResumeAll>
 80049d0:	e792      	b.n	80048f8 <xQueueGenericSend+0x84>
 80049d2:	bf00      	nop
 80049d4:	e000ed04 	.word	0xe000ed04

080049d8 <xQueueCreateMutexStatic>:
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80049d8:	2200      	movs	r2, #0
	{
 80049da:	b513      	push	{r0, r1, r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80049dc:	460b      	mov	r3, r1
 80049de:	9000      	str	r0, [sp, #0]
 80049e0:	4611      	mov	r1, r2
 80049e2:	2001      	movs	r0, #1
 80049e4:	f7ff fed2 	bl	800478c <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 80049e8:	4604      	mov	r4, r0
 80049ea:	b138      	cbz	r0, 80049fc <xQueueCreateMutexStatic+0x24>
			pxNewQueue->pxMutexHolder = NULL;
 80049ec:	2300      	movs	r3, #0
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80049ee:	e9c0 3300 	strd	r3, r3, [r0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80049f2:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80049f4:	461a      	mov	r2, r3
 80049f6:	4619      	mov	r1, r3
 80049f8:	f7ff ff3c 	bl	8004874 <xQueueGenericSend>
	}
 80049fc:	4620      	mov	r0, r4
 80049fe:	b002      	add	sp, #8
 8004a00:	bd10      	pop	{r4, pc}

08004a02 <xQueueCreateMutex>:
	{
 8004a02:	b510      	push	{r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004a04:	4602      	mov	r2, r0
 8004a06:	2100      	movs	r1, #0
 8004a08:	2001      	movs	r0, #1
 8004a0a:	f7ff ff0c 	bl	8004826 <xQueueGenericCreate>
		if( pxNewQueue != NULL )
 8004a0e:	4604      	mov	r4, r0
 8004a10:	b138      	cbz	r0, 8004a22 <xQueueCreateMutex+0x20>
			pxNewQueue->pxMutexHolder = NULL;
 8004a12:	2300      	movs	r3, #0
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004a14:	e9c0 3300 	strd	r3, r3, [r0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8004a18:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004a1a:	461a      	mov	r2, r3
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	f7ff ff29 	bl	8004874 <xQueueGenericSend>
	}
 8004a22:	4620      	mov	r0, r4
 8004a24:	bd10      	pop	{r4, pc}

08004a26 <xQueueGenericSendFromISR>:
{
 8004a26:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a2a:	4689      	mov	r9, r1
 8004a2c:	4690      	mov	r8, r2
 8004a2e:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8004a30:	4604      	mov	r4, r0
 8004a32:	b940      	cbnz	r0, 8004a46 <xQueueGenericSendFromISR+0x20>
 8004a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a38:	f383 8811 	msr	BASEPRI, r3
 8004a3c:	f3bf 8f6f 	isb	sy
 8004a40:	f3bf 8f4f 	dsb	sy
 8004a44:	e7fe      	b.n	8004a44 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a46:	b951      	cbnz	r1, 8004a5e <xQueueGenericSendFromISR+0x38>
 8004a48:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004a4a:	b143      	cbz	r3, 8004a5e <xQueueGenericSendFromISR+0x38>
 8004a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a50:	f383 8811 	msr	BASEPRI, r3
 8004a54:	f3bf 8f6f 	isb	sy
 8004a58:	f3bf 8f4f 	dsb	sy
 8004a5c:	e7fe      	b.n	8004a5c <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004a5e:	2f02      	cmp	r7, #2
 8004a60:	d10b      	bne.n	8004a7a <xQueueGenericSendFromISR+0x54>
 8004a62:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d008      	beq.n	8004a7a <xQueueGenericSendFromISR+0x54>
 8004a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a6c:	f383 8811 	msr	BASEPRI, r3
 8004a70:	f3bf 8f6f 	isb	sy
 8004a74:	f3bf 8f4f 	dsb	sy
 8004a78:	e7fe      	b.n	8004a78 <xQueueGenericSendFromISR+0x52>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004a7a:	f001 f9cd 	bl	8005e18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004a7e:	f3ef 8611 	mrs	r6, BASEPRI
 8004a82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a86:	f383 8811 	msr	BASEPRI, r3
 8004a8a:	f3bf 8f6f 	isb	sy
 8004a8e:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004a92:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004a94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d301      	bcc.n	8004a9e <xQueueGenericSendFromISR+0x78>
 8004a9a:	2f02      	cmp	r7, #2
 8004a9c:	d122      	bne.n	8004ae4 <xQueueGenericSendFromISR+0xbe>
			const int8_t cTxLock = pxQueue->cTxLock;
 8004a9e:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004aa2:	463a      	mov	r2, r7
			const int8_t cTxLock = pxQueue->cTxLock;
 8004aa4:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004aa6:	4649      	mov	r1, r9
 8004aa8:	4620      	mov	r0, r4
 8004aaa:	f7ff fdb0 	bl	800460e <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8004aae:	1c6b      	adds	r3, r5, #1
 8004ab0:	d113      	bne.n	8004ada <xQueueGenericSendFromISR+0xb4>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ab2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ab4:	b90b      	cbnz	r3, 8004aba <xQueueGenericSendFromISR+0x94>
			xReturn = pdPASS;
 8004ab6:	2001      	movs	r0, #1
 8004ab8:	e00b      	b.n	8004ad2 <xQueueGenericSendFromISR+0xac>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004aba:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004abe:	f000 fd5b 	bl	8005578 <xTaskRemoveFromEventList>
 8004ac2:	2800      	cmp	r0, #0
 8004ac4:	d0f7      	beq.n	8004ab6 <xQueueGenericSendFromISR+0x90>
							if( pxHigherPriorityTaskWoken != NULL )
 8004ac6:	f1b8 0f00 	cmp.w	r8, #0
 8004aca:	d0f4      	beq.n	8004ab6 <xQueueGenericSendFromISR+0x90>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004acc:	2001      	movs	r0, #1
 8004ace:	f8c8 0000 	str.w	r0, [r8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ad2:	f386 8811 	msr	BASEPRI, r6
}
 8004ad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004ada:	3501      	adds	r5, #1
 8004adc:	b26d      	sxtb	r5, r5
 8004ade:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
 8004ae2:	e7e8      	b.n	8004ab6 <xQueueGenericSendFromISR+0x90>
			xReturn = errQUEUE_FULL;
 8004ae4:	2000      	movs	r0, #0
 8004ae6:	e7f4      	b.n	8004ad2 <xQueueGenericSendFromISR+0xac>

08004ae8 <xQueueReceive>:
{
 8004ae8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004aec:	b085      	sub	sp, #20
 8004aee:	460f      	mov	r7, r1
 8004af0:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8004af2:	4604      	mov	r4, r0
 8004af4:	b940      	cbnz	r0, 8004b08 <xQueueReceive+0x20>
	__asm volatile
 8004af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afa:	f383 8811 	msr	BASEPRI, r3
 8004afe:	f3bf 8f6f 	isb	sy
 8004b02:	f3bf 8f4f 	dsb	sy
 8004b06:	e7fe      	b.n	8004b06 <xQueueReceive+0x1e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b08:	b951      	cbnz	r1, 8004b20 <xQueueReceive+0x38>
 8004b0a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004b0c:	b143      	cbz	r3, 8004b20 <xQueueReceive+0x38>
 8004b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b12:	f383 8811 	msr	BASEPRI, r3
 8004b16:	f3bf 8f6f 	isb	sy
 8004b1a:	f3bf 8f4f 	dsb	sy
 8004b1e:	e7fe      	b.n	8004b1e <xQueueReceive+0x36>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b20:	f000 fdfa 	bl	8005718 <xTaskGetSchedulerState>
 8004b24:	b950      	cbnz	r0, 8004b3c <xQueueReceive+0x54>
 8004b26:	9e01      	ldr	r6, [sp, #4]
 8004b28:	b14e      	cbz	r6, 8004b3e <xQueueReceive+0x56>
 8004b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b2e:	f383 8811 	msr	BASEPRI, r3
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	e7fe      	b.n	8004b3a <xQueueReceive+0x52>
 8004b3c:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8004b3e:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8004b42:	f8df 90e0 	ldr.w	r9, [pc, #224]	; 8004c24 <xQueueReceive+0x13c>
 8004b46:	e03b      	b.n	8004bc0 <xQueueReceive+0xd8>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b48:	9d01      	ldr	r5, [sp, #4]
 8004b4a:	b91d      	cbnz	r5, 8004b54 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
 8004b4c:	f001 f8a4 	bl	8005c98 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8004b50:	2000      	movs	r0, #0
 8004b52:	e052      	b.n	8004bfa <xQueueReceive+0x112>
				else if( xEntryTimeSet == pdFALSE )
 8004b54:	b916      	cbnz	r6, 8004b5c <xQueueReceive+0x74>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b56:	a802      	add	r0, sp, #8
 8004b58:	f000 fd90 	bl	800567c <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8004b5c:	f001 f89c 	bl	8005c98 <vPortExitCritical>
		vTaskSuspendAll();
 8004b60:	f000 fb10 	bl	8005184 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b64:	f001 f876 	bl	8005c54 <vPortEnterCritical>
 8004b68:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004b6c:	2bff      	cmp	r3, #255	; 0xff
 8004b6e:	bf08      	it	eq
 8004b70:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8004b74:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004b78:	2bff      	cmp	r3, #255	; 0xff
 8004b7a:	bf08      	it	eq
 8004b7c:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8004b80:	f001 f88a 	bl	8005c98 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b84:	a901      	add	r1, sp, #4
 8004b86:	a802      	add	r0, sp, #8
 8004b88:	f000 fd84 	bl	8005694 <xTaskCheckForTimeOut>
 8004b8c:	2800      	cmp	r0, #0
 8004b8e:	d13d      	bne.n	8004c0c <xQueueReceive+0x124>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b90:	4620      	mov	r0, r4
 8004b92:	f7ff fd31 	bl	80045f8 <prvIsQueueEmpty>
 8004b96:	b398      	cbz	r0, 8004c00 <xQueueReceive+0x118>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b98:	9901      	ldr	r1, [sp, #4]
 8004b9a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004b9e:	f000 fc85 	bl	80054ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ba2:	4620      	mov	r0, r4
 8004ba4:	f7ff fd7a 	bl	800469c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ba8:	f000 fb92 	bl	80052d0 <xTaskResumeAll>
 8004bac:	b938      	cbnz	r0, 8004bbe <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
 8004bae:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004bb2:	f8c9 3000 	str.w	r3, [r9]
 8004bb6:	f3bf 8f4f 	dsb	sy
 8004bba:	f3bf 8f6f 	isb	sy
 8004bbe:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8004bc0:	f001 f848 	bl	8005c54 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004bc4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004bc6:	2d00      	cmp	r5, #0
 8004bc8:	d0be      	beq.n	8004b48 <xQueueReceive+0x60>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004bca:	4639      	mov	r1, r7
 8004bcc:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004bce:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004bd0:	f7ff fd50 	bl	8004674 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004bd4:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bd6:	6923      	ldr	r3, [r4, #16]
 8004bd8:	b163      	cbz	r3, 8004bf4 <xQueueReceive+0x10c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bda:	f104 0010 	add.w	r0, r4, #16
 8004bde:	f000 fccb 	bl	8005578 <xTaskRemoveFromEventList>
 8004be2:	b138      	cbz	r0, 8004bf4 <xQueueReceive+0x10c>
						queueYIELD_IF_USING_PREEMPTION();
 8004be4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004be8:	4b0e      	ldr	r3, [pc, #56]	; (8004c24 <xQueueReceive+0x13c>)
 8004bea:	601a      	str	r2, [r3, #0]
 8004bec:	f3bf 8f4f 	dsb	sy
 8004bf0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8004bf4:	f001 f850 	bl	8005c98 <vPortExitCritical>
				return pdPASS;
 8004bf8:	2001      	movs	r0, #1
}
 8004bfa:	b005      	add	sp, #20
 8004bfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				prvUnlockQueue( pxQueue );
 8004c00:	4620      	mov	r0, r4
 8004c02:	f7ff fd4b 	bl	800469c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c06:	f000 fb63 	bl	80052d0 <xTaskResumeAll>
 8004c0a:	e7d8      	b.n	8004bbe <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
 8004c0c:	4620      	mov	r0, r4
 8004c0e:	f7ff fd45 	bl	800469c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c12:	f000 fb5d 	bl	80052d0 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c16:	4620      	mov	r0, r4
 8004c18:	f7ff fcee 	bl	80045f8 <prvIsQueueEmpty>
 8004c1c:	2800      	cmp	r0, #0
 8004c1e:	d0ce      	beq.n	8004bbe <xQueueReceive+0xd6>
 8004c20:	e796      	b.n	8004b50 <xQueueReceive+0x68>
 8004c22:	bf00      	nop
 8004c24:	e000ed04 	.word	0xe000ed04

08004c28 <xQueueReceiveFromISR>:
{
 8004c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c2c:	4689      	mov	r9, r1
 8004c2e:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 8004c30:	4605      	mov	r5, r0
 8004c32:	b940      	cbnz	r0, 8004c46 <xQueueReceiveFromISR+0x1e>
 8004c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c38:	f383 8811 	msr	BASEPRI, r3
 8004c3c:	f3bf 8f6f 	isb	sy
 8004c40:	f3bf 8f4f 	dsb	sy
 8004c44:	e7fe      	b.n	8004c44 <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c46:	b951      	cbnz	r1, 8004c5e <xQueueReceiveFromISR+0x36>
 8004c48:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004c4a:	b143      	cbz	r3, 8004c5e <xQueueReceiveFromISR+0x36>
 8004c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c50:	f383 8811 	msr	BASEPRI, r3
 8004c54:	f3bf 8f6f 	isb	sy
 8004c58:	f3bf 8f4f 	dsb	sy
 8004c5c:	e7fe      	b.n	8004c5c <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c5e:	f001 f8db 	bl	8005e18 <vPortValidateInterruptPriority>
	__asm volatile
 8004c62:	f3ef 8711 	mrs	r7, BASEPRI
 8004c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c6a:	f383 8811 	msr	BASEPRI, r3
 8004c6e:	f3bf 8f6f 	isb	sy
 8004c72:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c76:	6bac      	ldr	r4, [r5, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c78:	b31c      	cbz	r4, 8004cc2 <xQueueReceiveFromISR+0x9a>
			const int8_t cRxLock = pxQueue->cRxLock;
 8004c7a:	f895 6044 	ldrb.w	r6, [r5, #68]	; 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c7e:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 8004c80:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c82:	4628      	mov	r0, r5
 8004c84:	f7ff fcf6 	bl	8004674 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c88:	3c01      	subs	r4, #1
			if( cRxLock == queueUNLOCKED )
 8004c8a:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c8c:	63ac      	str	r4, [r5, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8004c8e:	d113      	bne.n	8004cb8 <xQueueReceiveFromISR+0x90>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c90:	692b      	ldr	r3, [r5, #16]
 8004c92:	b90b      	cbnz	r3, 8004c98 <xQueueReceiveFromISR+0x70>
			xReturn = pdPASS;
 8004c94:	2001      	movs	r0, #1
 8004c96:	e00b      	b.n	8004cb0 <xQueueReceiveFromISR+0x88>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c98:	f105 0010 	add.w	r0, r5, #16
 8004c9c:	f000 fc6c 	bl	8005578 <xTaskRemoveFromEventList>
 8004ca0:	2800      	cmp	r0, #0
 8004ca2:	d0f7      	beq.n	8004c94 <xQueueReceiveFromISR+0x6c>
						if( pxHigherPriorityTaskWoken != NULL )
 8004ca4:	f1b8 0f00 	cmp.w	r8, #0
 8004ca8:	d0f4      	beq.n	8004c94 <xQueueReceiveFromISR+0x6c>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004caa:	2001      	movs	r0, #1
 8004cac:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 8004cb0:	f387 8811 	msr	BASEPRI, r7
}
 8004cb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004cb8:	3601      	adds	r6, #1
 8004cba:	b276      	sxtb	r6, r6
 8004cbc:	f885 6044 	strb.w	r6, [r5, #68]	; 0x44
 8004cc0:	e7e8      	b.n	8004c94 <xQueueReceiveFromISR+0x6c>
			xReturn = pdFAIL;
 8004cc2:	4620      	mov	r0, r4
 8004cc4:	e7f4      	b.n	8004cb0 <xQueueReceiveFromISR+0x88>

08004cc6 <uxQueueMessagesWaiting>:
{
 8004cc6:	b510      	push	{r4, lr}
	configASSERT( xQueue );
 8004cc8:	4604      	mov	r4, r0
 8004cca:	b940      	cbnz	r0, 8004cde <uxQueueMessagesWaiting+0x18>
	__asm volatile
 8004ccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd0:	f383 8811 	msr	BASEPRI, r3
 8004cd4:	f3bf 8f6f 	isb	sy
 8004cd8:	f3bf 8f4f 	dsb	sy
 8004cdc:	e7fe      	b.n	8004cdc <uxQueueMessagesWaiting+0x16>
	taskENTER_CRITICAL();
 8004cde:	f000 ffb9 	bl	8005c54 <vPortEnterCritical>
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8004ce2:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8004ce4:	f000 ffd8 	bl	8005c98 <vPortExitCritical>
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004ce8:	4620      	mov	r0, r4
 8004cea:	bd10      	pop	{r4, pc}

08004cec <uxQueueMessagesWaitingFromISR>:
	configASSERT( xQueue );
 8004cec:	b940      	cbnz	r0, 8004d00 <uxQueueMessagesWaitingFromISR+0x14>
 8004cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf2:	f383 8811 	msr	BASEPRI, r3
 8004cf6:	f3bf 8f6f 	isb	sy
 8004cfa:	f3bf 8f4f 	dsb	sy
 8004cfe:	e7fe      	b.n	8004cfe <uxQueueMessagesWaitingFromISR+0x12>
	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8004d00:	6b80      	ldr	r0, [r0, #56]	; 0x38
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004d02:	4770      	bx	lr

08004d04 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d04:	2300      	movs	r3, #0
	{
 8004d06:	b530      	push	{r4, r5, lr}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004d08:	4a06      	ldr	r2, [pc, #24]	; (8004d24 <vQueueAddToRegistry+0x20>)
 8004d0a:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 8004d0e:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8004d12:	b91d      	cbnz	r5, 8004d1c <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004d14:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004d18:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004d1a:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	2b08      	cmp	r3, #8
 8004d20:	d1f3      	bne.n	8004d0a <vQueueAddToRegistry+0x6>
 8004d22:	e7fa      	b.n	8004d1a <vQueueAddToRegistry+0x16>
 8004d24:	20003e74 	.word	0x20003e74

08004d28 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004d28:	b570      	push	{r4, r5, r6, lr}
 8004d2a:	4604      	mov	r4, r0
 8004d2c:	460d      	mov	r5, r1
 8004d2e:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004d30:	f000 ff90 	bl	8005c54 <vPortEnterCritical>
 8004d34:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004d38:	2bff      	cmp	r3, #255	; 0xff
 8004d3a:	bf04      	itt	eq
 8004d3c:	2300      	moveq	r3, #0
 8004d3e:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8004d42:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004d46:	2bff      	cmp	r3, #255	; 0xff
 8004d48:	bf04      	itt	eq
 8004d4a:	2300      	moveq	r3, #0
 8004d4c:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8004d50:	f000 ffa2 	bl	8005c98 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004d54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d56:	b92b      	cbnz	r3, 8004d64 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004d58:	4632      	mov	r2, r6
 8004d5a:	4629      	mov	r1, r5
 8004d5c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004d60:	f000 fbea 	bl	8005538 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004d64:	4620      	mov	r0, r4
	}
 8004d66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 8004d6a:	f7ff bc97 	b.w	800469c <prvUnlockQueue>
	...

08004d70 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d74:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004d76:	f000 ff6d 	bl	8005c54 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004d7a:	4b2f      	ldr	r3, [pc, #188]	; (8004e38 <prvAddNewTaskToReadyList+0xc8>)
		if( pxCurrentTCB == NULL )
 8004d7c:	4d2f      	ldr	r5, [pc, #188]	; (8004e3c <prvAddNewTaskToReadyList+0xcc>)
		uxCurrentNumberOfTasks++;
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	4f2f      	ldr	r7, [pc, #188]	; (8004e40 <prvAddNewTaskToReadyList+0xd0>)
 8004d82:	3201      	adds	r2, #1
 8004d84:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8004d86:	682e      	ldr	r6, [r5, #0]
 8004d88:	2e00      	cmp	r6, #0
 8004d8a:	d149      	bne.n	8004e20 <prvAddNewTaskToReadyList+0xb0>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004d8c:	602c      	str	r4, [r5, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d11f      	bne.n	8004dd4 <prvAddNewTaskToReadyList+0x64>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004d94:	f04f 0814 	mov.w	r8, #20
 8004d98:	fb08 7006 	mla	r0, r8, r6, r7
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d9c:	3601      	adds	r6, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004d9e:	f7ff fbe9 	bl	8004574 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004da2:	2e38      	cmp	r6, #56	; 0x38
 8004da4:	d1f8      	bne.n	8004d98 <prvAddNewTaskToReadyList+0x28>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004da6:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8004e6c <prvAddNewTaskToReadyList+0xfc>
	vListInitialise( &xDelayedTaskList2 );
 8004daa:	4e26      	ldr	r6, [pc, #152]	; (8004e44 <prvAddNewTaskToReadyList+0xd4>)
	vListInitialise( &xDelayedTaskList1 );
 8004dac:	4640      	mov	r0, r8
 8004dae:	f7ff fbe1 	bl	8004574 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004db2:	4630      	mov	r0, r6
 8004db4:	f7ff fbde 	bl	8004574 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004db8:	4823      	ldr	r0, [pc, #140]	; (8004e48 <prvAddNewTaskToReadyList+0xd8>)
 8004dba:	f7ff fbdb 	bl	8004574 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004dbe:	4823      	ldr	r0, [pc, #140]	; (8004e4c <prvAddNewTaskToReadyList+0xdc>)
 8004dc0:	f7ff fbd8 	bl	8004574 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004dc4:	4822      	ldr	r0, [pc, #136]	; (8004e50 <prvAddNewTaskToReadyList+0xe0>)
 8004dc6:	f7ff fbd5 	bl	8004574 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004dca:	4b22      	ldr	r3, [pc, #136]	; (8004e54 <prvAddNewTaskToReadyList+0xe4>)
 8004dcc:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004dd0:	4b21      	ldr	r3, [pc, #132]	; (8004e58 <prvAddNewTaskToReadyList+0xe8>)
 8004dd2:	601e      	str	r6, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004dd4:	2014      	movs	r0, #20
		uxTaskNumber++;
 8004dd6:	4a21      	ldr	r2, [pc, #132]	; (8004e5c <prvAddNewTaskToReadyList+0xec>)
 8004dd8:	6813      	ldr	r3, [r2, #0]
 8004dda:	3301      	adds	r3, #1
 8004ddc:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004dde:	4a20      	ldr	r2, [pc, #128]	; (8004e60 <prvAddNewTaskToReadyList+0xf0>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004de0:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
 8004de2:	6811      	ldr	r1, [r2, #0]
 8004de4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004de6:	428b      	cmp	r3, r1
 8004de8:	fb00 7003 	mla	r0, r0, r3, r7
 8004dec:	f104 0104 	add.w	r1, r4, #4
 8004df0:	bf88      	it	hi
 8004df2:	6013      	strhi	r3, [r2, #0]
 8004df4:	f7ff fbcc 	bl	8004590 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8004df8:	f000 ff4e 	bl	8005c98 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8004dfc:	4b19      	ldr	r3, [pc, #100]	; (8004e64 <prvAddNewTaskToReadyList+0xf4>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	b163      	cbz	r3, 8004e1c <prvAddNewTaskToReadyList+0xac>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004e02:	682b      	ldr	r3, [r5, #0]
 8004e04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e06:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d207      	bcs.n	8004e1c <prvAddNewTaskToReadyList+0xac>
			taskYIELD_IF_USING_PREEMPTION();
 8004e0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e10:	4b15      	ldr	r3, [pc, #84]	; (8004e68 <prvAddNewTaskToReadyList+0xf8>)
 8004e12:	601a      	str	r2, [r3, #0]
 8004e14:	f3bf 8f4f 	dsb	sy
 8004e18:	f3bf 8f6f 	isb	sy
}
 8004e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8004e20:	4b10      	ldr	r3, [pc, #64]	; (8004e64 <prvAddNewTaskToReadyList+0xf4>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d1d5      	bne.n	8004dd4 <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004e28:	682b      	ldr	r3, [r5, #0]
 8004e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004e2e:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8004e30:	bf98      	it	ls
 8004e32:	602c      	strls	r4, [r5, #0]
 8004e34:	e7ce      	b.n	8004dd4 <prvAddNewTaskToReadyList+0x64>
 8004e36:	bf00      	nop
 8004e38:	20000d94 	.word	0x20000d94
 8004e3c:	20000924 	.word	0x20000924
 8004e40:	20000930 	.word	0x20000930
 8004e44:	20000dc0 	.word	0x20000dc0
 8004e48:	20000ddc 	.word	0x20000ddc
 8004e4c:	20000e08 	.word	0x20000e08
 8004e50:	20000df4 	.word	0x20000df4
 8004e54:	20000928 	.word	0x20000928
 8004e58:	2000092c 	.word	0x2000092c
 8004e5c:	20000da4 	.word	0x20000da4
 8004e60:	20000da8 	.word	0x20000da8
 8004e64:	20000df0 	.word	0x20000df0
 8004e68:	e000ed04 	.word	0xe000ed04
 8004e6c:	20000dac 	.word	0x20000dac

08004e70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004e70:	b510      	push	{r4, lr}
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004e72:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
	{
 8004e76:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004e78:	b93b      	cbnz	r3, 8004e8a <prvDeleteTCB+0x1a>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004e7a:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8004e7c:	f001 f8ac 	bl	8005fd8 <vPortFree>
				vPortFree( pxTCB );
 8004e80:	4620      	mov	r0, r4
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004e82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8004e86:	f001 b8a7 	b.w	8005fd8 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d0f9      	beq.n	8004e82 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d008      	beq.n	8004ea4 <prvDeleteTCB+0x34>
 8004e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e96:	f383 8811 	msr	BASEPRI, r3
 8004e9a:	f3bf 8f6f 	isb	sy
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	e7fe      	b.n	8004ea2 <prvDeleteTCB+0x32>
	}
 8004ea4:	bd10      	pop	{r4, pc}
	...

08004ea8 <prvIdleTask>:
{
 8004ea8:	b580      	push	{r7, lr}
				taskYIELD();
 8004eaa:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8004f08 <prvIdleTask+0x60>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004eae:	4f12      	ldr	r7, [pc, #72]	; (8004ef8 <prvIdleTask+0x50>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004eb0:	4c12      	ldr	r4, [pc, #72]	; (8004efc <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8004eb2:	4d13      	ldr	r5, [pc, #76]	; (8004f00 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004eb4:	6823      	ldr	r3, [r4, #0]
 8004eb6:	b963      	cbnz	r3, 8004ed2 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004eb8:	4b12      	ldr	r3, [pc, #72]	; (8004f04 <prvIdleTask+0x5c>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d9f8      	bls.n	8004eb2 <prvIdleTask+0xa>
				taskYIELD();
 8004ec0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004ec4:	f8c8 3000 	str.w	r3, [r8]
 8004ec8:	f3bf 8f4f 	dsb	sy
 8004ecc:	f3bf 8f6f 	isb	sy
 8004ed0:	e7ee      	b.n	8004eb0 <prvIdleTask+0x8>
			taskENTER_CRITICAL();
 8004ed2:	f000 febf 	bl	8005c54 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004eda:	1d30      	adds	r0, r6, #4
 8004edc:	f7ff fb7b 	bl	80045d6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004ee0:	682b      	ldr	r3, [r5, #0]
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004ee6:	6823      	ldr	r3, [r4, #0]
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8004eec:	f000 fed4 	bl	8005c98 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8004ef0:	4630      	mov	r0, r6
 8004ef2:	f7ff ffbd 	bl	8004e70 <prvDeleteTCB>
 8004ef6:	e7dd      	b.n	8004eb4 <prvIdleTask+0xc>
 8004ef8:	20000e08 	.word	0x20000e08
 8004efc:	20000d98 	.word	0x20000d98
 8004f00:	20000d94 	.word	0x20000d94
 8004f04:	20000930 	.word	0x20000930
 8004f08:	e000ed04 	.word	0xe000ed04

08004f0c <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f0c:	4a06      	ldr	r2, [pc, #24]	; (8004f28 <prvResetNextTaskUnblockTime+0x1c>)
 8004f0e:	6813      	ldr	r3, [r2, #0]
 8004f10:	6819      	ldr	r1, [r3, #0]
 8004f12:	4b06      	ldr	r3, [pc, #24]	; (8004f2c <prvResetNextTaskUnblockTime+0x20>)
 8004f14:	b919      	cbnz	r1, 8004f1e <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004f16:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004f1a:	601a      	str	r2, [r3, #0]
	}
}
 8004f1c:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004f1e:	6812      	ldr	r2, [r2, #0]
 8004f20:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004f22:	68d2      	ldr	r2, [r2, #12]
 8004f24:	6852      	ldr	r2, [r2, #4]
 8004f26:	e7f8      	b.n	8004f1a <prvResetNextTaskUnblockTime+0xe>
 8004f28:	20000928 	.word	0x20000928
 8004f2c:	20000dd4 	.word	0x20000dd4

08004f30 <prvInitialiseNewTask.isra.2>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004f30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f34:	460d      	mov	r5, r1
 8004f36:	e9dd 7409 	ldrd	r7, r4, [sp, #36]	; 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f3a:	0096      	lsls	r6, r2, #2
 8004f3c:	4632      	mov	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004f3e:	4680      	mov	r8, r0
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f40:	21a5      	movs	r1, #165	; 0xa5
 8004f42:	6b20      	ldr	r0, [r4, #48]	; 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8004f44:	4699      	mov	r9, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f46:	f001 f8c8 	bl	80060da <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004f4a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f4c:	3e04      	subs	r6, #4
 8004f4e:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004f50:	f026 0607 	bic.w	r6, r6, #7
 8004f54:	1e6b      	subs	r3, r5, #1
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 8004f56:	6466      	str	r6, [r4, #68]	; 0x44
 8004f58:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8004f5c:	350f      	adds	r5, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f5e:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8004f62:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8004f66:	7819      	ldrb	r1, [r3, #0]
 8004f68:	b109      	cbz	r1, 8004f6e <prvInitialiseNewTask.isra.2+0x3e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f6a:	42ab      	cmp	r3, r5
 8004f6c:	d1f7      	bne.n	8004f5e <prvInitialiseNewTask.isra.2+0x2e>
 8004f6e:	9d08      	ldr	r5, [sp, #32]
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f70:	f04f 0a00 	mov.w	sl, #0
 8004f74:	2d37      	cmp	r5, #55	; 0x37
 8004f76:	bf28      	it	cs
 8004f78:	2537      	movcs	r5, #55	; 0x37
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f7a:	1d20      	adds	r0, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 8004f7c:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxMutexesHeld = 0;
 8004f7e:	e9c4 5a14 	strd	r5, sl, [r4, #80]	; 0x50
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f82:	f884 a043 	strb.w	sl, [r4, #67]	; 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f86:	f7ff fb00 	bl	800458a <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f8a:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f8e:	f104 0018 	add.w	r0, r4, #24
 8004f92:	f7ff fafa 	bl	800458a <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8004f96:	f8c4 a05c 	str.w	sl, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f9a:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f9c:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f9e:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulRunTimeCounter = 0UL;
 8004fa0:	f8c4 a058 	str.w	sl, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004fa4:	f884 a060 	strb.w	sl, [r4, #96]	; 0x60
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004fa8:	464a      	mov	r2, r9
 8004faa:	4641      	mov	r1, r8
 8004fac:	4630      	mov	r0, r6
 8004fae:	f000 fe2b 	bl	8005c08 <pxPortInitialiseStack>
 8004fb2:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8004fb4:	b107      	cbz	r7, 8004fb8 <prvInitialiseNewTask.isra.2+0x88>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004fb6:	603c      	str	r4, [r7, #0]
}
 8004fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004fbc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fbe:	4605      	mov	r5, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004fc0:	4b15      	ldr	r3, [pc, #84]	; (8005018 <prvAddCurrentTaskToDelayedList+0x5c>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004fc2:	4e16      	ldr	r6, [pc, #88]	; (800501c <prvAddCurrentTaskToDelayedList+0x60>)
const TickType_t xConstTickCount = xTickCount;
 8004fc4:	681c      	ldr	r4, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004fc6:	6830      	ldr	r0, [r6, #0]
{
 8004fc8:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004fca:	3004      	adds	r0, #4
 8004fcc:	f7ff fb03 	bl	80045d6 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004fd0:	1c6b      	adds	r3, r5, #1
 8004fd2:	4633      	mov	r3, r6
 8004fd4:	d107      	bne.n	8004fe6 <prvAddCurrentTaskToDelayedList+0x2a>
 8004fd6:	b137      	cbz	r7, 8004fe6 <prvAddCurrentTaskToDelayedList+0x2a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004fd8:	6831      	ldr	r1, [r6, #0]
 8004fda:	4811      	ldr	r0, [pc, #68]	; (8005020 <prvAddCurrentTaskToDelayedList+0x64>)
 8004fdc:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004fde:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004fe2:	f7ff bad5 	b.w	8004590 <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	1964      	adds	r4, r4, r5
 8004fea:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8004fec:	d307      	bcc.n	8004ffe <prvAddCurrentTaskToDelayedList+0x42>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004fee:	4a0d      	ldr	r2, [pc, #52]	; (8005024 <prvAddCurrentTaskToDelayedList+0x68>)
 8004ff0:	6810      	ldr	r0, [r2, #0]
 8004ff2:	6819      	ldr	r1, [r3, #0]
}
 8004ff4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ff8:	3104      	adds	r1, #4
 8004ffa:	f7ff bad5 	b.w	80045a8 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ffe:	4a0a      	ldr	r2, [pc, #40]	; (8005028 <prvAddCurrentTaskToDelayedList+0x6c>)
 8005000:	6810      	ldr	r0, [r2, #0]
 8005002:	6819      	ldr	r1, [r3, #0]
 8005004:	3104      	adds	r1, #4
 8005006:	f7ff facf 	bl	80045a8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800500a:	4b08      	ldr	r3, [pc, #32]	; (800502c <prvAddCurrentTaskToDelayedList+0x70>)
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 8005010:	bf88      	it	hi
 8005012:	601c      	strhi	r4, [r3, #0]
}
 8005014:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005016:	bf00      	nop
 8005018:	20000e1c 	.word	0x20000e1c
 800501c:	20000924 	.word	0x20000924
 8005020:	20000df4 	.word	0x20000df4
 8005024:	2000092c 	.word	0x2000092c
 8005028:	20000928 	.word	0x20000928
 800502c:	20000dd4 	.word	0x20000dd4

08005030 <xTaskCreateStatic>:
	{
 8005030:	b570      	push	{r4, r5, r6, lr}
 8005032:	b086      	sub	sp, #24
 8005034:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	; 0x2c
		configASSERT( puxStackBuffer != NULL );
 8005038:	b945      	cbnz	r5, 800504c <xTaskCreateStatic+0x1c>
 800503a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800503e:	f383 8811 	msr	BASEPRI, r3
 8005042:	f3bf 8f6f 	isb	sy
 8005046:	f3bf 8f4f 	dsb	sy
 800504a:	e7fe      	b.n	800504a <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 800504c:	b944      	cbnz	r4, 8005060 <xTaskCreateStatic+0x30>
 800504e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	e7fe      	b.n	800505e <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8005060:	2664      	movs	r6, #100	; 0x64
 8005062:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005064:	9e04      	ldr	r6, [sp, #16]
 8005066:	2e64      	cmp	r6, #100	; 0x64
 8005068:	d008      	beq.n	800507c <xTaskCreateStatic+0x4c>
 800506a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800506e:	f383 8811 	msr	BASEPRI, r3
 8005072:	f3bf 8f6f 	isb	sy
 8005076:	f3bf 8f4f 	dsb	sy
 800507a:	e7fe      	b.n	800507a <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800507c:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800507e:	2502      	movs	r5, #2
 8005080:	f884 5061 	strb.w	r5, [r4, #97]	; 0x61
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005084:	ad05      	add	r5, sp, #20
 8005086:	9501      	str	r5, [sp, #4]
 8005088:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800508a:	9402      	str	r4, [sp, #8]
 800508c:	9500      	str	r5, [sp, #0]
 800508e:	f7ff ff4f 	bl	8004f30 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005092:	4620      	mov	r0, r4
 8005094:	f7ff fe6c 	bl	8004d70 <prvAddNewTaskToReadyList>
	}
 8005098:	9805      	ldr	r0, [sp, #20]
 800509a:	b006      	add	sp, #24
 800509c:	bd70      	pop	{r4, r5, r6, pc}

0800509e <xTaskCreate>:
	{
 800509e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80050a2:	4607      	mov	r7, r0
 80050a4:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050a6:	0090      	lsls	r0, r2, #2
	{
 80050a8:	4688      	mov	r8, r1
 80050aa:	4616      	mov	r6, r2
 80050ac:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050ae:	f000 ff05 	bl	8005ebc <pvPortMalloc>
			if( pxStack != NULL )
 80050b2:	4605      	mov	r5, r0
 80050b4:	b1e8      	cbz	r0, 80050f2 <xTaskCreate+0x54>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80050b6:	2064      	movs	r0, #100	; 0x64
 80050b8:	f000 ff00 	bl	8005ebc <pvPortMalloc>
				if( pxNewTCB != NULL )
 80050bc:	4604      	mov	r4, r0
 80050be:	b1a8      	cbz	r0, 80050ec <xTaskCreate+0x4e>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80050c0:	2300      	movs	r3, #0
 80050c2:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80050c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
					pxNewTCB->pxStack = pxStack;
 80050c8:	6305      	str	r5, [r0, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80050ca:	9301      	str	r3, [sp, #4]
 80050cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050ce:	9002      	str	r0, [sp, #8]
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	4632      	mov	r2, r6
 80050d4:	464b      	mov	r3, r9
 80050d6:	4641      	mov	r1, r8
 80050d8:	4638      	mov	r0, r7
 80050da:	f7ff ff29 	bl	8004f30 <prvInitialiseNewTask.isra.2>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050de:	4620      	mov	r0, r4
 80050e0:	f7ff fe46 	bl	8004d70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80050e4:	2001      	movs	r0, #1
	}
 80050e6:	b005      	add	sp, #20
 80050e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 80050ec:	4628      	mov	r0, r5
 80050ee:	f000 ff73 	bl	8005fd8 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80050f2:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 80050f6:	e7f6      	b.n	80050e6 <xTaskCreate+0x48>

080050f8 <vTaskStartScheduler>:
{
 80050f8:	b510      	push	{r4, lr}
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80050fa:	2400      	movs	r4, #0
{
 80050fc:	b088      	sub	sp, #32
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80050fe:	aa07      	add	r2, sp, #28
 8005100:	a906      	add	r1, sp, #24
 8005102:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005104:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005108:	f7ff f912 	bl	8004330 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800510c:	9b05      	ldr	r3, [sp, #20]
 800510e:	9a07      	ldr	r2, [sp, #28]
 8005110:	9302      	str	r3, [sp, #8]
 8005112:	9b06      	ldr	r3, [sp, #24]
 8005114:	4916      	ldr	r1, [pc, #88]	; (8005170 <vTaskStartScheduler+0x78>)
 8005116:	e9cd 4300 	strd	r4, r3, [sp]
 800511a:	4816      	ldr	r0, [pc, #88]	; (8005174 <vTaskStartScheduler+0x7c>)
 800511c:	4623      	mov	r3, r4
 800511e:	f7ff ff87 	bl	8005030 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8005122:	b1b8      	cbz	r0, 8005154 <vTaskStartScheduler+0x5c>
			xReturn = xTimerCreateTimerTask();
 8005124:	f000 fba8 	bl	8005878 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8005128:	2801      	cmp	r0, #1
 800512a:	d115      	bne.n	8005158 <vTaskStartScheduler+0x60>
 800512c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005130:	f383 8811 	msr	BASEPRI, r3
 8005134:	f3bf 8f6f 	isb	sy
 8005138:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 800513c:	f04f 32ff 	mov.w	r2, #4294967295
 8005140:	4b0d      	ldr	r3, [pc, #52]	; (8005178 <vTaskStartScheduler+0x80>)
 8005142:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005144:	4b0d      	ldr	r3, [pc, #52]	; (800517c <vTaskStartScheduler+0x84>)
 8005146:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005148:	4b0d      	ldr	r3, [pc, #52]	; (8005180 <vTaskStartScheduler+0x88>)
 800514a:	601c      	str	r4, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800514c:	f7fc f8de 	bl	800130c <configureTimerForRunTimeStats>
		if( xPortStartScheduler() != pdFALSE )
 8005150:	f000 fe08 	bl	8005d64 <xPortStartScheduler>
}
 8005154:	b008      	add	sp, #32
 8005156:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005158:	3001      	adds	r0, #1
 800515a:	d1fb      	bne.n	8005154 <vTaskStartScheduler+0x5c>
 800515c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005160:	f383 8811 	msr	BASEPRI, r3
 8005164:	f3bf 8f6f 	isb	sy
 8005168:	f3bf 8f4f 	dsb	sy
 800516c:	e7fe      	b.n	800516c <vTaskStartScheduler+0x74>
 800516e:	bf00      	nop
 8005170:	0800832c 	.word	0x0800832c
 8005174:	08004ea9 	.word	0x08004ea9
 8005178:	20000dd4 	.word	0x20000dd4
 800517c:	20000df0 	.word	0x20000df0
 8005180:	20000e1c 	.word	0x20000e1c

08005184 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8005184:	4a02      	ldr	r2, [pc, #8]	; (8005190 <vTaskSuspendAll+0xc>)
 8005186:	6813      	ldr	r3, [r2, #0]
 8005188:	3301      	adds	r3, #1
 800518a:	6013      	str	r3, [r2, #0]
}
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	20000da0 	.word	0x20000da0

08005194 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8005194:	4b01      	ldr	r3, [pc, #4]	; (800519c <xTaskGetTickCount+0x8>)
 8005196:	6818      	ldr	r0, [r3, #0]
}
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop
 800519c:	20000e1c 	.word	0x20000e1c

080051a0 <xTaskGetTickCountFromISR>:
{
 80051a0:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80051a2:	f000 fe39 	bl	8005e18 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 80051a6:	4b01      	ldr	r3, [pc, #4]	; (80051ac <xTaskGetTickCountFromISR+0xc>)
 80051a8:	6818      	ldr	r0, [r3, #0]
}
 80051aa:	bd08      	pop	{r3, pc}
 80051ac:	20000e1c 	.word	0x20000e1c

080051b0 <xTaskIncrementTick>:
{
 80051b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051b4:	4b3b      	ldr	r3, [pc, #236]	; (80052a4 <xTaskIncrementTick+0xf4>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d16b      	bne.n	8005294 <xTaskIncrementTick+0xe4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80051bc:	4b3a      	ldr	r3, [pc, #232]	; (80052a8 <xTaskIncrementTick+0xf8>)
 80051be:	681c      	ldr	r4, [r3, #0]
 80051c0:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80051c2:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80051c4:	b9bc      	cbnz	r4, 80051f6 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80051c6:	4b39      	ldr	r3, [pc, #228]	; (80052ac <xTaskIncrementTick+0xfc>)
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	6812      	ldr	r2, [r2, #0]
 80051cc:	b142      	cbz	r2, 80051e0 <xTaskIncrementTick+0x30>
 80051ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051d2:	f383 8811 	msr	BASEPRI, r3
 80051d6:	f3bf 8f6f 	isb	sy
 80051da:	f3bf 8f4f 	dsb	sy
 80051de:	e7fe      	b.n	80051de <xTaskIncrementTick+0x2e>
 80051e0:	4a33      	ldr	r2, [pc, #204]	; (80052b0 <xTaskIncrementTick+0x100>)
 80051e2:	6819      	ldr	r1, [r3, #0]
 80051e4:	6810      	ldr	r0, [r2, #0]
 80051e6:	6018      	str	r0, [r3, #0]
 80051e8:	6011      	str	r1, [r2, #0]
 80051ea:	4a32      	ldr	r2, [pc, #200]	; (80052b4 <xTaskIncrementTick+0x104>)
 80051ec:	6813      	ldr	r3, [r2, #0]
 80051ee:	3301      	adds	r3, #1
 80051f0:	6013      	str	r3, [r2, #0]
 80051f2:	f7ff fe8b 	bl	8004f0c <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 80051f6:	4d30      	ldr	r5, [pc, #192]	; (80052b8 <xTaskIncrementTick+0x108>)
BaseType_t xSwitchRequired = pdFALSE;
 80051f8:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 80051fc:	682b      	ldr	r3, [r5, #0]
 80051fe:	4f2f      	ldr	r7, [pc, #188]	; (80052bc <xTaskIncrementTick+0x10c>)
 8005200:	42a3      	cmp	r3, r4
 8005202:	d911      	bls.n	8005228 <xTaskIncrementTick+0x78>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005204:	683a      	ldr	r2, [r7, #0]
 8005206:	4b2e      	ldr	r3, [pc, #184]	; (80052c0 <xTaskIncrementTick+0x110>)
 8005208:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800520a:	2214      	movs	r2, #20
 800520c:	434a      	muls	r2, r1
 800520e:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 8005210:	2a02      	cmp	r2, #2
 8005212:	bf28      	it	cs
 8005214:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8005218:	4a2a      	ldr	r2, [pc, #168]	; (80052c4 <xTaskIncrementTick+0x114>)
 800521a:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 800521c:	2a00      	cmp	r2, #0
}
 800521e:	bf0c      	ite	eq
 8005220:	4658      	moveq	r0, fp
 8005222:	2001      	movne	r0, #1
 8005224:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005228:	f8df 9080 	ldr.w	r9, [pc, #128]	; 80052ac <xTaskIncrementTick+0xfc>
					prvAddTaskToReadyList( pxTCB );
 800522c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 80052cc <xTaskIncrementTick+0x11c>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005230:	f8d9 2000 	ldr.w	r2, [r9]
 8005234:	6812      	ldr	r2, [r2, #0]
 8005236:	b91a      	cbnz	r2, 8005240 <xTaskIncrementTick+0x90>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005238:	f04f 32ff 	mov.w	r2, #4294967295
 800523c:	602a      	str	r2, [r5, #0]
					break;
 800523e:	e7e1      	b.n	8005204 <xTaskIncrementTick+0x54>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005240:	f8d9 2000 	ldr.w	r2, [r9]
 8005244:	68d2      	ldr	r2, [r2, #12]
 8005246:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005248:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 800524a:	428c      	cmp	r4, r1
 800524c:	d201      	bcs.n	8005252 <xTaskIncrementTick+0xa2>
						xNextTaskUnblockTime = xItemValue;
 800524e:	6029      	str	r1, [r5, #0]
						break;
 8005250:	e7d8      	b.n	8005204 <xTaskIncrementTick+0x54>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005252:	f106 0804 	add.w	r8, r6, #4
 8005256:	4640      	mov	r0, r8
 8005258:	f7ff f9bd 	bl	80045d6 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800525c:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 800525e:	b119      	cbz	r1, 8005268 <xTaskIncrementTick+0xb8>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005260:	f106 0018 	add.w	r0, r6, #24
 8005264:	f7ff f9b7 	bl	80045d6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005268:	2214      	movs	r2, #20
 800526a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 800526c:	f8da 1000 	ldr.w	r1, [sl]
 8005270:	4b13      	ldr	r3, [pc, #76]	; (80052c0 <xTaskIncrementTick+0x110>)
 8005272:	4288      	cmp	r0, r1
 8005274:	bf88      	it	hi
 8005276:	f8ca 0000 	strhi.w	r0, [sl]
 800527a:	4641      	mov	r1, r8
 800527c:	fb02 3000 	mla	r0, r2, r0, r3
 8005280:	f7ff f986 	bl	8004590 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005284:	6838      	ldr	r0, [r7, #0]
 8005286:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 8005288:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 800528a:	4291      	cmp	r1, r2
 800528c:	bf28      	it	cs
 800528e:	f04f 0b01 	movcs.w	fp, #1
 8005292:	e7cd      	b.n	8005230 <xTaskIncrementTick+0x80>
		++uxPendedTicks;
 8005294:	4a0c      	ldr	r2, [pc, #48]	; (80052c8 <xTaskIncrementTick+0x118>)
BaseType_t xSwitchRequired = pdFALSE;
 8005296:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 800529a:	6813      	ldr	r3, [r2, #0]
 800529c:	3301      	adds	r3, #1
 800529e:	6013      	str	r3, [r2, #0]
 80052a0:	e7ba      	b.n	8005218 <xTaskIncrementTick+0x68>
 80052a2:	bf00      	nop
 80052a4:	20000da0 	.word	0x20000da0
 80052a8:	20000e1c 	.word	0x20000e1c
 80052ac:	20000928 	.word	0x20000928
 80052b0:	2000092c 	.word	0x2000092c
 80052b4:	20000dd8 	.word	0x20000dd8
 80052b8:	20000dd4 	.word	0x20000dd4
 80052bc:	20000924 	.word	0x20000924
 80052c0:	20000930 	.word	0x20000930
 80052c4:	20000e20 	.word	0x20000e20
 80052c8:	20000d9c 	.word	0x20000d9c
 80052cc:	20000da8 	.word	0x20000da8

080052d0 <xTaskResumeAll>:
{
 80052d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 80052d4:	4c2f      	ldr	r4, [pc, #188]	; (8005394 <xTaskResumeAll+0xc4>)
 80052d6:	6823      	ldr	r3, [r4, #0]
 80052d8:	b943      	cbnz	r3, 80052ec <xTaskResumeAll+0x1c>
 80052da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052de:	f383 8811 	msr	BASEPRI, r3
 80052e2:	f3bf 8f6f 	isb	sy
 80052e6:	f3bf 8f4f 	dsb	sy
 80052ea:	e7fe      	b.n	80052ea <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 80052ec:	f000 fcb2 	bl	8005c54 <vPortEnterCritical>
		--uxSchedulerSuspended;
 80052f0:	6823      	ldr	r3, [r4, #0]
 80052f2:	3b01      	subs	r3, #1
 80052f4:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052f6:	6824      	ldr	r4, [r4, #0]
 80052f8:	b12c      	cbz	r4, 8005306 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 80052fa:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80052fc:	f000 fccc 	bl	8005c98 <vPortExitCritical>
}
 8005300:	4620      	mov	r0, r4
 8005302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005306:	4b24      	ldr	r3, [pc, #144]	; (8005398 <xTaskResumeAll+0xc8>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d0f5      	beq.n	80052fa <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800530e:	4d23      	ldr	r5, [pc, #140]	; (800539c <xTaskResumeAll+0xcc>)
					prvAddTaskToReadyList( pxTCB );
 8005310:	4e23      	ldr	r6, [pc, #140]	; (80053a0 <xTaskResumeAll+0xd0>)
 8005312:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 80053b4 <xTaskResumeAll+0xe4>
 8005316:	e01d      	b.n	8005354 <xTaskResumeAll+0x84>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005318:	68eb      	ldr	r3, [r5, #12]
 800531a:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800531c:	1d27      	adds	r7, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800531e:	f104 0018 	add.w	r0, r4, #24
 8005322:	f7ff f958 	bl	80045d6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005326:	4638      	mov	r0, r7
 8005328:	f7ff f955 	bl	80045d6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800532c:	2014      	movs	r0, #20
 800532e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005330:	6832      	ldr	r2, [r6, #0]
 8005332:	fb00 8003 	mla	r0, r0, r3, r8
 8005336:	4293      	cmp	r3, r2
 8005338:	4639      	mov	r1, r7
 800533a:	bf88      	it	hi
 800533c:	6033      	strhi	r3, [r6, #0]
 800533e:	f7ff f927 	bl	8004590 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005342:	4b18      	ldr	r3, [pc, #96]	; (80053a4 <xTaskResumeAll+0xd4>)
 8005344:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800534a:	429a      	cmp	r2, r3
 800534c:	d302      	bcc.n	8005354 <xTaskResumeAll+0x84>
						xYieldPending = pdTRUE;
 800534e:	2201      	movs	r2, #1
 8005350:	4b15      	ldr	r3, [pc, #84]	; (80053a8 <xTaskResumeAll+0xd8>)
 8005352:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005354:	682b      	ldr	r3, [r5, #0]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d1de      	bne.n	8005318 <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 800535a:	b10c      	cbz	r4, 8005360 <xTaskResumeAll+0x90>
					prvResetNextTaskUnblockTime();
 800535c:	f7ff fdd6 	bl	8004f0c <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005360:	4d12      	ldr	r5, [pc, #72]	; (80053ac <xTaskResumeAll+0xdc>)
 8005362:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005364:	b144      	cbz	r4, 8005378 <xTaskResumeAll+0xa8>
								xYieldPending = pdTRUE;
 8005366:	2701      	movs	r7, #1
 8005368:	4e0f      	ldr	r6, [pc, #60]	; (80053a8 <xTaskResumeAll+0xd8>)
							if( xTaskIncrementTick() != pdFALSE )
 800536a:	f7ff ff21 	bl	80051b0 <xTaskIncrementTick>
 800536e:	b100      	cbz	r0, 8005372 <xTaskResumeAll+0xa2>
								xYieldPending = pdTRUE;
 8005370:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005372:	3c01      	subs	r4, #1
 8005374:	d1f9      	bne.n	800536a <xTaskResumeAll+0x9a>
						uxPendedTicks = 0;
 8005376:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8005378:	4b0b      	ldr	r3, [pc, #44]	; (80053a8 <xTaskResumeAll+0xd8>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d0bc      	beq.n	80052fa <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8005380:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005384:	4b0a      	ldr	r3, [pc, #40]	; (80053b0 <xTaskResumeAll+0xe0>)
 8005386:	601a      	str	r2, [r3, #0]
 8005388:	f3bf 8f4f 	dsb	sy
 800538c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8005390:	2401      	movs	r4, #1
 8005392:	e7b3      	b.n	80052fc <xTaskResumeAll+0x2c>
 8005394:	20000da0 	.word	0x20000da0
 8005398:	20000d94 	.word	0x20000d94
 800539c:	20000ddc 	.word	0x20000ddc
 80053a0:	20000da8 	.word	0x20000da8
 80053a4:	20000924 	.word	0x20000924
 80053a8:	20000e20 	.word	0x20000e20
 80053ac:	20000d9c 	.word	0x20000d9c
 80053b0:	e000ed04 	.word	0xe000ed04
 80053b4:	20000930 	.word	0x20000930

080053b8 <vTaskDelay>:
	{
 80053b8:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80053ba:	b940      	cbnz	r0, 80053ce <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 80053bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053c0:	4b0d      	ldr	r3, [pc, #52]	; (80053f8 <vTaskDelay+0x40>)
 80053c2:	601a      	str	r2, [r3, #0]
 80053c4:	f3bf 8f4f 	dsb	sy
 80053c8:	f3bf 8f6f 	isb	sy
	}
 80053cc:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 80053ce:	4b0b      	ldr	r3, [pc, #44]	; (80053fc <vTaskDelay+0x44>)
 80053d0:	6819      	ldr	r1, [r3, #0]
 80053d2:	b141      	cbz	r1, 80053e6 <vTaskDelay+0x2e>
 80053d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d8:	f383 8811 	msr	BASEPRI, r3
 80053dc:	f3bf 8f6f 	isb	sy
 80053e0:	f3bf 8f4f 	dsb	sy
 80053e4:	e7fe      	b.n	80053e4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80053e6:	f7ff fecd 	bl	8005184 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80053ea:	f7ff fde7 	bl	8004fbc <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 80053ee:	f7ff ff6f 	bl	80052d0 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 80053f2:	2800      	cmp	r0, #0
 80053f4:	d0e2      	beq.n	80053bc <vTaskDelay+0x4>
 80053f6:	e7e9      	b.n	80053cc <vTaskDelay+0x14>
 80053f8:	e000ed04 	.word	0xe000ed04
 80053fc:	20000da0 	.word	0x20000da0

08005400 <vTaskSwitchContext>:
{
 8005400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005402:	4b24      	ldr	r3, [pc, #144]	; (8005494 <vTaskSwitchContext+0x94>)
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	4b24      	ldr	r3, [pc, #144]	; (8005498 <vTaskSwitchContext+0x98>)
 8005408:	b112      	cbz	r2, 8005410 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800540a:	2201      	movs	r2, #1
 800540c:	601a      	str	r2, [r3, #0]
}
 800540e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		xYieldPending = pdFALSE;
 8005410:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8005412:	f7fb ff7c 	bl	800130e <getRunTimeCounterValue>
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 8005416:	4a21      	ldr	r2, [pc, #132]	; (800549c <vTaskSwitchContext+0x9c>)
 8005418:	4c21      	ldr	r4, [pc, #132]	; (80054a0 <vTaskSwitchContext+0xa0>)
 800541a:	6815      	ldr	r5, [r2, #0]
 800541c:	42a8      	cmp	r0, r5
 800541e:	d904      	bls.n	800542a <vTaskSwitchContext+0x2a>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8005420:	6821      	ldr	r1, [r4, #0]
 8005422:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 8005424:	1b5b      	subs	r3, r3, r5
 8005426:	4403      	add	r3, r0
 8005428:	658b      	str	r3, [r1, #88]	; 0x58
				ulTaskSwitchedInTime = ulTotalRunTime;
 800542a:	6010      	str	r0, [r2, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800542c:	6822      	ldr	r2, [r4, #0]
 800542e:	6823      	ldr	r3, [r4, #0]
 8005430:	6812      	ldr	r2, [r2, #0]
 8005432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005434:	429a      	cmp	r2, r3
 8005436:	d804      	bhi.n	8005442 <vTaskSwitchContext+0x42>
 8005438:	6820      	ldr	r0, [r4, #0]
 800543a:	6821      	ldr	r1, [r4, #0]
 800543c:	3134      	adds	r1, #52	; 0x34
 800543e:	f7fe ff75 	bl	800432c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005442:	4a18      	ldr	r2, [pc, #96]	; (80054a4 <vTaskSwitchContext+0xa4>)
 8005444:	f04f 0c14 	mov.w	ip, #20
 8005448:	4617      	mov	r7, r2
 800544a:	4e17      	ldr	r6, [pc, #92]	; (80054a8 <vTaskSwitchContext+0xa8>)
 800544c:	6833      	ldr	r3, [r6, #0]
 800544e:	fb0c f103 	mul.w	r1, ip, r3
 8005452:	5855      	ldr	r5, [r2, r1]
 8005454:	1850      	adds	r0, r2, r1
 8005456:	b18d      	cbz	r5, 800547c <vTaskSwitchContext+0x7c>
 8005458:	6845      	ldr	r5, [r0, #4]
 800545a:	3108      	adds	r1, #8
 800545c:	686d      	ldr	r5, [r5, #4]
 800545e:	440a      	add	r2, r1
 8005460:	4295      	cmp	r5, r2
 8005462:	bf08      	it	eq
 8005464:	686a      	ldreq	r2, [r5, #4]
 8005466:	6045      	str	r5, [r0, #4]
 8005468:	bf08      	it	eq
 800546a:	6042      	streq	r2, [r0, #4]
 800546c:	2214      	movs	r2, #20
 800546e:	fb02 7203 	mla	r2, r2, r3, r7
 8005472:	6852      	ldr	r2, [r2, #4]
 8005474:	68d2      	ldr	r2, [r2, #12]
 8005476:	6022      	str	r2, [r4, #0]
 8005478:	6033      	str	r3, [r6, #0]
}
 800547a:	e7c8      	b.n	800540e <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800547c:	b943      	cbnz	r3, 8005490 <vTaskSwitchContext+0x90>
 800547e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005482:	f383 8811 	msr	BASEPRI, r3
 8005486:	f3bf 8f6f 	isb	sy
 800548a:	f3bf 8f4f 	dsb	sy
 800548e:	e7fe      	b.n	800548e <vTaskSwitchContext+0x8e>
 8005490:	3b01      	subs	r3, #1
 8005492:	e7dc      	b.n	800544e <vTaskSwitchContext+0x4e>
 8005494:	20000da0 	.word	0x20000da0
 8005498:	20000e20 	.word	0x20000e20
 800549c:	20000d90 	.word	0x20000d90
 80054a0:	20000924 	.word	0x20000924
 80054a4:	20000930 	.word	0x20000930
 80054a8:	20000da8 	.word	0x20000da8

080054ac <vTaskPlaceOnEventList>:
{
 80054ac:	b510      	push	{r4, lr}
 80054ae:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 80054b0:	b940      	cbnz	r0, 80054c4 <vTaskPlaceOnEventList+0x18>
 80054b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b6:	f383 8811 	msr	BASEPRI, r3
 80054ba:	f3bf 8f6f 	isb	sy
 80054be:	f3bf 8f4f 	dsb	sy
 80054c2:	e7fe      	b.n	80054c2 <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80054c4:	4b05      	ldr	r3, [pc, #20]	; (80054dc <vTaskPlaceOnEventList+0x30>)
 80054c6:	6819      	ldr	r1, [r3, #0]
 80054c8:	3118      	adds	r1, #24
 80054ca:	f7ff f86d 	bl	80045a8 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80054ce:	4620      	mov	r0, r4
}
 80054d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80054d4:	2101      	movs	r1, #1
 80054d6:	f7ff bd71 	b.w	8004fbc <prvAddCurrentTaskToDelayedList>
 80054da:	bf00      	nop
 80054dc:	20000924 	.word	0x20000924

080054e0 <vTaskPlaceOnUnorderedEventList>:
{
 80054e0:	b510      	push	{r4, lr}
 80054e2:	4614      	mov	r4, r2
	configASSERT( pxEventList );
 80054e4:	b940      	cbnz	r0, 80054f8 <vTaskPlaceOnUnorderedEventList+0x18>
 80054e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ea:	f383 8811 	msr	BASEPRI, r3
 80054ee:	f3bf 8f6f 	isb	sy
 80054f2:	f3bf 8f4f 	dsb	sy
 80054f6:	e7fe      	b.n	80054f6 <vTaskPlaceOnUnorderedEventList+0x16>
	configASSERT( uxSchedulerSuspended != 0 );
 80054f8:	4b0d      	ldr	r3, [pc, #52]	; (8005530 <vTaskPlaceOnUnorderedEventList+0x50>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	b943      	cbnz	r3, 8005510 <vTaskPlaceOnUnorderedEventList+0x30>
 80054fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005502:	f383 8811 	msr	BASEPRI, r3
 8005506:	f3bf 8f6f 	isb	sy
 800550a:	f3bf 8f4f 	dsb	sy
 800550e:	e7fe      	b.n	800550e <vTaskPlaceOnUnorderedEventList+0x2e>
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005510:	4b08      	ldr	r3, [pc, #32]	; (8005534 <vTaskPlaceOnUnorderedEventList+0x54>)
 8005512:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	6191      	str	r1, [r2, #24]
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800551a:	6819      	ldr	r1, [r3, #0]
 800551c:	3118      	adds	r1, #24
 800551e:	f7ff f837 	bl	8004590 <vListInsertEnd>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005522:	4620      	mov	r0, r4
}
 8005524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005528:	2101      	movs	r1, #1
 800552a:	f7ff bd47 	b.w	8004fbc <prvAddCurrentTaskToDelayedList>
 800552e:	bf00      	nop
 8005530:	20000da0 	.word	0x20000da0
 8005534:	20000924 	.word	0x20000924

08005538 <vTaskPlaceOnEventListRestricted>:
	{
 8005538:	b538      	push	{r3, r4, r5, lr}
 800553a:	460d      	mov	r5, r1
 800553c:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 800553e:	b940      	cbnz	r0, 8005552 <vTaskPlaceOnEventListRestricted+0x1a>
 8005540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005544:	f383 8811 	msr	BASEPRI, r3
 8005548:	f3bf 8f6f 	isb	sy
 800554c:	f3bf 8f4f 	dsb	sy
 8005550:	e7fe      	b.n	8005550 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005552:	4b08      	ldr	r3, [pc, #32]	; (8005574 <vTaskPlaceOnEventListRestricted+0x3c>)
 8005554:	6819      	ldr	r1, [r3, #0]
 8005556:	3118      	adds	r1, #24
 8005558:	f7ff f81a 	bl	8004590 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 800555c:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800555e:	4621      	mov	r1, r4
 8005560:	bf08      	it	eq
 8005562:	4628      	moveq	r0, r5
	}
 8005564:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005568:	bf18      	it	ne
 800556a:	f04f 30ff 	movne.w	r0, #4294967295
 800556e:	f7ff bd25 	b.w	8004fbc <prvAddCurrentTaskToDelayedList>
 8005572:	bf00      	nop
 8005574:	20000924 	.word	0x20000924

08005578 <xTaskRemoveFromEventList>:
{
 8005578:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800557a:	68c3      	ldr	r3, [r0, #12]
 800557c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800557e:	b944      	cbnz	r4, 8005592 <xTaskRemoveFromEventList+0x1a>
 8005580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005584:	f383 8811 	msr	BASEPRI, r3
 8005588:	f3bf 8f6f 	isb	sy
 800558c:	f3bf 8f4f 	dsb	sy
 8005590:	e7fe      	b.n	8005590 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005592:	f104 0518 	add.w	r5, r4, #24
 8005596:	4628      	mov	r0, r5
 8005598:	f7ff f81d 	bl	80045d6 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800559c:	4b10      	ldr	r3, [pc, #64]	; (80055e0 <xTaskRemoveFromEventList+0x68>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	b9db      	cbnz	r3, 80055da <xTaskRemoveFromEventList+0x62>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80055a2:	1d25      	adds	r5, r4, #4
 80055a4:	4628      	mov	r0, r5
 80055a6:	f7ff f816 	bl	80045d6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80055aa:	4a0e      	ldr	r2, [pc, #56]	; (80055e4 <xTaskRemoveFromEventList+0x6c>)
 80055ac:	2014      	movs	r0, #20
 80055ae:	6811      	ldr	r1, [r2, #0]
 80055b0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80055b2:	428b      	cmp	r3, r1
 80055b4:	4629      	mov	r1, r5
 80055b6:	bf88      	it	hi
 80055b8:	6013      	strhi	r3, [r2, #0]
 80055ba:	4a0b      	ldr	r2, [pc, #44]	; (80055e8 <xTaskRemoveFromEventList+0x70>)
 80055bc:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80055c0:	f7fe ffe6 	bl	8004590 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80055c4:	4b09      	ldr	r3, [pc, #36]	; (80055ec <xTaskRemoveFromEventList+0x74>)
 80055c6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055cc:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80055ce:	bf85      	ittet	hi
 80055d0:	2001      	movhi	r0, #1
 80055d2:	4b07      	ldrhi	r3, [pc, #28]	; (80055f0 <xTaskRemoveFromEventList+0x78>)
		xReturn = pdFALSE;
 80055d4:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 80055d6:	6018      	strhi	r0, [r3, #0]
}
 80055d8:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80055da:	4629      	mov	r1, r5
 80055dc:	4805      	ldr	r0, [pc, #20]	; (80055f4 <xTaskRemoveFromEventList+0x7c>)
 80055de:	e7ef      	b.n	80055c0 <xTaskRemoveFromEventList+0x48>
 80055e0:	20000da0 	.word	0x20000da0
 80055e4:	20000da8 	.word	0x20000da8
 80055e8:	20000930 	.word	0x20000930
 80055ec:	20000924 	.word	0x20000924
 80055f0:	20000e20 	.word	0x20000e20
 80055f4:	20000ddc 	.word	0x20000ddc

080055f8 <vTaskRemoveFromUnorderedEventList>:
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80055f8:	4a1b      	ldr	r2, [pc, #108]	; (8005668 <vTaskRemoveFromUnorderedEventList+0x70>)
{
 80055fa:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80055fc:	6812      	ldr	r2, [r2, #0]
 80055fe:	b942      	cbnz	r2, 8005612 <vTaskRemoveFromUnorderedEventList+0x1a>
 8005600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005604:	f383 8811 	msr	BASEPRI, r3
 8005608:	f3bf 8f6f 	isb	sy
 800560c:	f3bf 8f4f 	dsb	sy
 8005610:	e7fe      	b.n	8005610 <vTaskRemoveFromUnorderedEventList+0x18>
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8005612:	68c4      	ldr	r4, [r0, #12]
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005614:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8005618:	6001      	str	r1, [r0, #0]
	configASSERT( pxUnblockedTCB );
 800561a:	b944      	cbnz	r4, 800562e <vTaskRemoveFromUnorderedEventList+0x36>
 800561c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005620:	f383 8811 	msr	BASEPRI, r3
 8005624:	f3bf 8f6f 	isb	sy
 8005628:	f3bf 8f4f 	dsb	sy
 800562c:	e7fe      	b.n	800562c <vTaskRemoveFromUnorderedEventList+0x34>
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800562e:	1d25      	adds	r5, r4, #4
	( void ) uxListRemove( pxEventListItem );
 8005630:	f7fe ffd1 	bl	80045d6 <uxListRemove>
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005634:	4628      	mov	r0, r5
 8005636:	f7fe ffce 	bl	80045d6 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800563a:	2014      	movs	r0, #20
 800563c:	4a0b      	ldr	r2, [pc, #44]	; (800566c <vTaskRemoveFromUnorderedEventList+0x74>)
 800563e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005640:	6811      	ldr	r1, [r2, #0]
 8005642:	428b      	cmp	r3, r1
 8005644:	bf88      	it	hi
 8005646:	6013      	strhi	r3, [r2, #0]
 8005648:	4a09      	ldr	r2, [pc, #36]	; (8005670 <vTaskRemoveFromUnorderedEventList+0x78>)
 800564a:	4629      	mov	r1, r5
 800564c:	fb00 2003 	mla	r0, r0, r3, r2
 8005650:	f7fe ff9e 	bl	8004590 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005654:	4b07      	ldr	r3, [pc, #28]	; (8005674 <vTaskRemoveFromUnorderedEventList+0x7c>)
 8005656:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800565c:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 800565e:	bf82      	ittt	hi
 8005660:	2201      	movhi	r2, #1
 8005662:	4b05      	ldrhi	r3, [pc, #20]	; (8005678 <vTaskRemoveFromUnorderedEventList+0x80>)
 8005664:	601a      	strhi	r2, [r3, #0]
}
 8005666:	bd38      	pop	{r3, r4, r5, pc}
 8005668:	20000da0 	.word	0x20000da0
 800566c:	20000da8 	.word	0x20000da8
 8005670:	20000930 	.word	0x20000930
 8005674:	20000924 	.word	0x20000924
 8005678:	20000e20 	.word	0x20000e20

0800567c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800567c:	4b03      	ldr	r3, [pc, #12]	; (800568c <vTaskInternalSetTimeOutState+0x10>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005682:	4b03      	ldr	r3, [pc, #12]	; (8005690 <vTaskInternalSetTimeOutState+0x14>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	6043      	str	r3, [r0, #4]
}
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	20000dd8 	.word	0x20000dd8
 8005690:	20000e1c 	.word	0x20000e1c

08005694 <xTaskCheckForTimeOut>:
{
 8005694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005696:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8005698:	4605      	mov	r5, r0
 800569a:	b940      	cbnz	r0, 80056ae <xTaskCheckForTimeOut+0x1a>
 800569c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056a0:	f383 8811 	msr	BASEPRI, r3
 80056a4:	f3bf 8f6f 	isb	sy
 80056a8:	f3bf 8f4f 	dsb	sy
 80056ac:	e7fe      	b.n	80056ac <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 80056ae:	b941      	cbnz	r1, 80056c2 <xTaskCheckForTimeOut+0x2e>
 80056b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b4:	f383 8811 	msr	BASEPRI, r3
 80056b8:	f3bf 8f6f 	isb	sy
 80056bc:	f3bf 8f4f 	dsb	sy
 80056c0:	e7fe      	b.n	80056c0 <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 80056c2:	f000 fac7 	bl	8005c54 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80056c6:	4b0f      	ldr	r3, [pc, #60]	; (8005704 <xTaskCheckForTimeOut+0x70>)
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80056c8:	6868      	ldr	r0, [r5, #4]
		const TickType_t xConstTickCount = xTickCount;
 80056ca:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80056cc:	6823      	ldr	r3, [r4, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80056ce:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
 80056d0:	1c5e      	adds	r6, r3, #1
 80056d2:	d00d      	beq.n	80056f0 <xTaskCheckForTimeOut+0x5c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80056d4:	4e0c      	ldr	r6, [pc, #48]	; (8005708 <xTaskCheckForTimeOut+0x74>)
 80056d6:	682f      	ldr	r7, [r5, #0]
 80056d8:	6836      	ldr	r6, [r6, #0]
 80056da:	42b7      	cmp	r7, r6
 80056dc:	d001      	beq.n	80056e2 <xTaskCheckForTimeOut+0x4e>
 80056de:	4288      	cmp	r0, r1
 80056e0:	d90d      	bls.n	80056fe <xTaskCheckForTimeOut+0x6a>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d909      	bls.n	80056fa <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait -= xElapsedTime;
 80056e6:	1a9b      	subs	r3, r3, r2
 80056e8:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80056ea:	4628      	mov	r0, r5
 80056ec:	f7ff ffc6 	bl	800567c <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 80056f0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80056f2:	f000 fad1 	bl	8005c98 <vPortExitCritical>
}
 80056f6:	4620      	mov	r0, r4
 80056f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			*pxTicksToWait = 0;
 80056fa:	2300      	movs	r3, #0
 80056fc:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 80056fe:	2401      	movs	r4, #1
 8005700:	e7f7      	b.n	80056f2 <xTaskCheckForTimeOut+0x5e>
 8005702:	bf00      	nop
 8005704:	20000e1c 	.word	0x20000e1c
 8005708:	20000dd8 	.word	0x20000dd8

0800570c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 800570c:	2201      	movs	r2, #1
 800570e:	4b01      	ldr	r3, [pc, #4]	; (8005714 <vTaskMissedYield+0x8>)
 8005710:	601a      	str	r2, [r3, #0]
}
 8005712:	4770      	bx	lr
 8005714:	20000e20 	.word	0x20000e20

08005718 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8005718:	4b05      	ldr	r3, [pc, #20]	; (8005730 <xTaskGetSchedulerState+0x18>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	b133      	cbz	r3, 800572c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800571e:	4b05      	ldr	r3, [pc, #20]	; (8005734 <xTaskGetSchedulerState+0x1c>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8005724:	bf0c      	ite	eq
 8005726:	2002      	moveq	r0, #2
 8005728:	2000      	movne	r0, #0
 800572a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800572c:	2001      	movs	r0, #1
	}
 800572e:	4770      	bx	lr
 8005730:	20000df0 	.word	0x20000df0
 8005734:	20000da0 	.word	0x20000da0

08005738 <xTaskPriorityDisinherit>:
	{
 8005738:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 800573a:	b908      	cbnz	r0, 8005740 <xTaskPriorityDisinherit+0x8>
	BaseType_t xReturn = pdFALSE;
 800573c:	2000      	movs	r0, #0
	}
 800573e:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8005740:	4b1b      	ldr	r3, [pc, #108]	; (80057b0 <xTaskPriorityDisinherit+0x78>)
 8005742:	681c      	ldr	r4, [r3, #0]
 8005744:	4284      	cmp	r4, r0
 8005746:	d008      	beq.n	800575a <xTaskPriorityDisinherit+0x22>
 8005748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800574c:	f383 8811 	msr	BASEPRI, r3
 8005750:	f3bf 8f6f 	isb	sy
 8005754:	f3bf 8f4f 	dsb	sy
 8005758:	e7fe      	b.n	8005758 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 800575a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800575c:	b943      	cbnz	r3, 8005770 <xTaskPriorityDisinherit+0x38>
 800575e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005762:	f383 8811 	msr	BASEPRI, r3
 8005766:	f3bf 8f6f 	isb	sy
 800576a:	f3bf 8f4f 	dsb	sy
 800576e:	e7fe      	b.n	800576e <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005770:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005772:	6d22      	ldr	r2, [r4, #80]	; 0x50
			( pxTCB->uxMutexesHeld )--;
 8005774:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005776:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8005778:	6563      	str	r3, [r4, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800577a:	d0df      	beq.n	800573c <xTaskPriorityDisinherit+0x4>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1dd      	bne.n	800573c <xTaskPriorityDisinherit+0x4>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005780:	1d25      	adds	r5, r4, #4
 8005782:	4628      	mov	r0, r5
 8005784:	f7fe ff27 	bl	80045d6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005788:	2014      	movs	r0, #20
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800578a:	6d23      	ldr	r3, [r4, #80]	; 0x50
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800578c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005790:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8005792:	4a08      	ldr	r2, [pc, #32]	; (80057b4 <xTaskPriorityDisinherit+0x7c>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005794:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8005796:	6811      	ldr	r1, [r2, #0]
 8005798:	428b      	cmp	r3, r1
 800579a:	bf88      	it	hi
 800579c:	6013      	strhi	r3, [r2, #0]
 800579e:	4a06      	ldr	r2, [pc, #24]	; (80057b8 <xTaskPriorityDisinherit+0x80>)
 80057a0:	4629      	mov	r1, r5
 80057a2:	fb00 2003 	mla	r0, r0, r3, r2
 80057a6:	f7fe fef3 	bl	8004590 <vListInsertEnd>
					xReturn = pdTRUE;
 80057aa:	2001      	movs	r0, #1
		return xReturn;
 80057ac:	e7c7      	b.n	800573e <xTaskPriorityDisinherit+0x6>
 80057ae:	bf00      	nop
 80057b0:	20000924 	.word	0x20000924
 80057b4:	20000da8 	.word	0x20000da8
 80057b8:	20000930 	.word	0x20000930

080057bc <uxTaskResetEventItemValue>:
	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80057bc:	4b04      	ldr	r3, [pc, #16]	; (80057d0 <uxTaskResetEventItemValue+0x14>)
 80057be:	681a      	ldr	r2, [r3, #0]
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057c0:	6819      	ldr	r1, [r3, #0]
	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80057c2:	6990      	ldr	r0, [r2, #24]
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80057c8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80057cc:	6193      	str	r3, [r2, #24]
}
 80057ce:	4770      	bx	lr
 80057d0:	20000924 	.word	0x20000924

080057d4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80057d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80057d6:	4c11      	ldr	r4, [pc, #68]	; (800581c <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 80057d8:	f000 fa3c 	bl	8005c54 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80057dc:	6825      	ldr	r5, [r4, #0]
 80057de:	b9bd      	cbnz	r5, 8005810 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 80057e0:	4f0f      	ldr	r7, [pc, #60]	; (8005820 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 80057e2:	4e10      	ldr	r6, [pc, #64]	; (8005824 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 80057e4:	4638      	mov	r0, r7
 80057e6:	f7fe fec5 	bl	8004574 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80057ea:	4630      	mov	r0, r6
 80057ec:	f7fe fec2 	bl	8004574 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80057f0:	4b0d      	ldr	r3, [pc, #52]	; (8005828 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80057f2:	4a0e      	ldr	r2, [pc, #56]	; (800582c <prvCheckForValidListAndQueue+0x58>)
			pxCurrentTimerList = &xActiveTimerList1;
 80057f4:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80057f6:	4b0e      	ldr	r3, [pc, #56]	; (8005830 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80057f8:	2110      	movs	r1, #16
			pxOverflowTimerList = &xActiveTimerList2;
 80057fa:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80057fc:	200a      	movs	r0, #10
 80057fe:	9500      	str	r5, [sp, #0]
 8005800:	4b0c      	ldr	r3, [pc, #48]	; (8005834 <prvCheckForValidListAndQueue+0x60>)
 8005802:	f7fe ffc3 	bl	800478c <xQueueGenericCreateStatic>
 8005806:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005808:	b110      	cbz	r0, 8005810 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800580a:	490b      	ldr	r1, [pc, #44]	; (8005838 <prvCheckForValidListAndQueue+0x64>)
 800580c:	f7ff fa7a 	bl	8004d04 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8005810:	b003      	add	sp, #12
 8005812:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8005816:	f000 ba3f 	b.w	8005c98 <vPortExitCritical>
 800581a:	bf00      	nop
 800581c:	20000f48 	.word	0x20000f48
 8005820:	20000ecc 	.word	0x20000ecc
 8005824:	20000ee0 	.word	0x20000ee0
 8005828:	20000e24 	.word	0x20000e24
 800582c:	20000e2c 	.word	0x20000e2c
 8005830:	20000e28 	.word	0x20000e28
 8005834:	20000ef8 	.word	0x20000ef8
 8005838:	08008331 	.word	0x08008331

0800583c <prvInsertTimerInActiveList>:
	if( xNextExpiryTime <= xTimeNow )
 800583c:	4291      	cmp	r1, r2
{
 800583e:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005840:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005842:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8005844:	d80a      	bhi.n	800585c <prvInsertTimerInActiveList+0x20>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005846:	1ad2      	subs	r2, r2, r3
 8005848:	6983      	ldr	r3, [r0, #24]
 800584a:	429a      	cmp	r2, r3
 800584c:	d20d      	bcs.n	800586a <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800584e:	4b08      	ldr	r3, [pc, #32]	; (8005870 <prvInsertTimerInActiveList+0x34>)
 8005850:	1d01      	adds	r1, r0, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005852:	6818      	ldr	r0, [r3, #0]
 8005854:	f7fe fea8 	bl	80045a8 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8005858:	2000      	movs	r0, #0
}
 800585a:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800585c:	429a      	cmp	r2, r3
 800585e:	d201      	bcs.n	8005864 <prvInsertTimerInActiveList+0x28>
 8005860:	4299      	cmp	r1, r3
 8005862:	d202      	bcs.n	800586a <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005864:	1d01      	adds	r1, r0, #4
 8005866:	4b03      	ldr	r3, [pc, #12]	; (8005874 <prvInsertTimerInActiveList+0x38>)
 8005868:	e7f3      	b.n	8005852 <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 800586a:	2001      	movs	r0, #1
	return xProcessTimerNow;
 800586c:	e7f5      	b.n	800585a <prvInsertTimerInActiveList+0x1e>
 800586e:	bf00      	nop
 8005870:	20000e28 	.word	0x20000e28
 8005874:	20000e24 	.word	0x20000e24

08005878 <xTimerCreateTimerTask>:
{
 8005878:	b510      	push	{r4, lr}
 800587a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800587c:	f7ff ffaa 	bl	80057d4 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8005880:	4b12      	ldr	r3, [pc, #72]	; (80058cc <xTimerCreateTimerTask+0x54>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	b1b3      	cbz	r3, 80058b4 <xTimerCreateTimerTask+0x3c>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005886:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005888:	aa07      	add	r2, sp, #28
 800588a:	a906      	add	r1, sp, #24
 800588c:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800588e:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005892:	f7fe fd59 	bl	8004348 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005896:	9b05      	ldr	r3, [sp, #20]
 8005898:	9a07      	ldr	r2, [sp, #28]
 800589a:	9302      	str	r3, [sp, #8]
 800589c:	9b06      	ldr	r3, [sp, #24]
 800589e:	490c      	ldr	r1, [pc, #48]	; (80058d0 <xTimerCreateTimerTask+0x58>)
 80058a0:	9301      	str	r3, [sp, #4]
 80058a2:	2302      	movs	r3, #2
 80058a4:	480b      	ldr	r0, [pc, #44]	; (80058d4 <xTimerCreateTimerTask+0x5c>)
 80058a6:	9300      	str	r3, [sp, #0]
 80058a8:	4623      	mov	r3, r4
 80058aa:	f7ff fbc1 	bl	8005030 <xTaskCreateStatic>
 80058ae:	4b0a      	ldr	r3, [pc, #40]	; (80058d8 <xTimerCreateTimerTask+0x60>)
 80058b0:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 80058b2:	b940      	cbnz	r0, 80058c6 <xTimerCreateTimerTask+0x4e>
 80058b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058b8:	f383 8811 	msr	BASEPRI, r3
 80058bc:	f3bf 8f6f 	isb	sy
 80058c0:	f3bf 8f4f 	dsb	sy
 80058c4:	e7fe      	b.n	80058c4 <xTimerCreateTimerTask+0x4c>
}
 80058c6:	2001      	movs	r0, #1
 80058c8:	b008      	add	sp, #32
 80058ca:	bd10      	pop	{r4, pc}
 80058cc:	20000f48 	.word	0x20000f48
 80058d0:	08008336 	.word	0x08008336
 80058d4:	080059b1 	.word	0x080059b1
 80058d8:	20000f4c 	.word	0x20000f4c

080058dc <xTimerGenericCommand>:
{
 80058dc:	b530      	push	{r4, r5, lr}
 80058de:	4615      	mov	r5, r2
 80058e0:	b085      	sub	sp, #20
 80058e2:	461a      	mov	r2, r3
	configASSERT( xTimer );
 80058e4:	4603      	mov	r3, r0
 80058e6:	b940      	cbnz	r0, 80058fa <xTimerGenericCommand+0x1e>
 80058e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ec:	f383 8811 	msr	BASEPRI, r3
 80058f0:	f3bf 8f6f 	isb	sy
 80058f4:	f3bf 8f4f 	dsb	sy
 80058f8:	e7fe      	b.n	80058f8 <xTimerGenericCommand+0x1c>
	if( xTimerQueue != NULL )
 80058fa:	4c0d      	ldr	r4, [pc, #52]	; (8005930 <xTimerGenericCommand+0x54>)
 80058fc:	6820      	ldr	r0, [r4, #0]
 80058fe:	b178      	cbz	r0, 8005920 <xTimerGenericCommand+0x44>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005900:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005902:	e9cd 1500 	strd	r1, r5, [sp]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8005906:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005908:	dc0c      	bgt.n	8005924 <xTimerGenericCommand+0x48>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800590a:	f7ff ff05 	bl	8005718 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800590e:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005910:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005912:	bf0c      	ite	eq
 8005914:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005916:	461a      	movne	r2, r3
 8005918:	4669      	mov	r1, sp
 800591a:	6820      	ldr	r0, [r4, #0]
 800591c:	f7fe ffaa 	bl	8004874 <xQueueGenericSend>
}
 8005920:	b005      	add	sp, #20
 8005922:	bd30      	pop	{r4, r5, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005924:	2300      	movs	r3, #0
 8005926:	4669      	mov	r1, sp
 8005928:	f7ff f87d 	bl	8004a26 <xQueueGenericSendFromISR>
 800592c:	e7f8      	b.n	8005920 <xTimerGenericCommand+0x44>
 800592e:	bf00      	nop
 8005930:	20000f48 	.word	0x20000f48

08005934 <prvSwitchTimerLists>:
{
 8005934:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005938:	f04f 0800 	mov.w	r8, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800593c:	4d1a      	ldr	r5, [pc, #104]	; (80059a8 <prvSwitchTimerLists+0x74>)
 800593e:	682b      	ldr	r3, [r5, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	b932      	cbnz	r2, 8005952 <prvSwitchTimerLists+0x1e>
	pxCurrentTimerList = pxOverflowTimerList;
 8005944:	4a19      	ldr	r2, [pc, #100]	; (80059ac <prvSwitchTimerLists+0x78>)
 8005946:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005948:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 800594a:	6029      	str	r1, [r5, #0]
}
 800594c:	b002      	add	sp, #8
 800594e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005952:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005954:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005956:	681e      	ldr	r6, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005958:	1d27      	adds	r7, r4, #4
 800595a:	4638      	mov	r0, r7
 800595c:	f7fe fe3b 	bl	80045d6 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005960:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005962:	4620      	mov	r0, r4
 8005964:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005966:	69e3      	ldr	r3, [r4, #28]
 8005968:	2b01      	cmp	r3, #1
 800596a:	d1e8      	bne.n	800593e <prvSwitchTimerLists+0xa>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800596c:	69a3      	ldr	r3, [r4, #24]
 800596e:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8005970:	429e      	cmp	r6, r3
 8005972:	d206      	bcs.n	8005982 <prvSwitchTimerLists+0x4e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005974:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005976:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005978:	4639      	mov	r1, r7
 800597a:	6828      	ldr	r0, [r5, #0]
 800597c:	f7fe fe14 	bl	80045a8 <vListInsert>
 8005980:	e7dd      	b.n	800593e <prvSwitchTimerLists+0xa>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005982:	2300      	movs	r3, #0
 8005984:	f8cd 8000 	str.w	r8, [sp]
 8005988:	4632      	mov	r2, r6
 800598a:	4619      	mov	r1, r3
 800598c:	4620      	mov	r0, r4
 800598e:	f7ff ffa5 	bl	80058dc <xTimerGenericCommand>
				configASSERT( xResult );
 8005992:	2800      	cmp	r0, #0
 8005994:	d1d3      	bne.n	800593e <prvSwitchTimerLists+0xa>
 8005996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800599a:	f383 8811 	msr	BASEPRI, r3
 800599e:	f3bf 8f6f 	isb	sy
 80059a2:	f3bf 8f4f 	dsb	sy
 80059a6:	e7fe      	b.n	80059a6 <prvSwitchTimerLists+0x72>
 80059a8:	20000e24 	.word	0x20000e24
 80059ac:	20000e28 	.word	0x20000e28

080059b0 <prvTimerTask>:
{
 80059b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80059b4:	4d6d      	ldr	r5, [pc, #436]	; (8005b6c <prvTimerTask+0x1bc>)
					portYIELD_WITHIN_API();
 80059b6:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 8005b7c <prvTimerTask+0x1cc>
 80059ba:	462f      	mov	r7, r5
{
 80059bc:	b087      	sub	sp, #28
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80059be:	682b      	ldr	r3, [r5, #0]
 80059c0:	f8d3 b000 	ldr.w	fp, [r3]
	if( *pxListWasEmpty == pdFALSE )
 80059c4:	f1bb 0f00 	cmp.w	fp, #0
 80059c8:	d04b      	beq.n	8005a62 <prvTimerTask+0xb2>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	f8d3 a000 	ldr.w	sl, [r3]
	vTaskSuspendAll();
 80059d0:	f7ff fbd8 	bl	8005184 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 80059d4:	f7ff fbde 	bl	8005194 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 80059d8:	4c65      	ldr	r4, [pc, #404]	; (8005b70 <prvTimerTask+0x1c0>)
	xTimeNow = xTaskGetTickCount();
 80059da:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 80059dc:	6823      	ldr	r3, [r4, #0]
 80059de:	4626      	mov	r6, r4
 80059e0:	4298      	cmp	r0, r3
 80059e2:	d240      	bcs.n	8005a66 <prvTimerTask+0xb6>
		prvSwitchTimerLists();
 80059e4:	f7ff ffa6 	bl	8005934 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 80059e8:	f8c4 9000 	str.w	r9, [r4]
			( void ) xTaskResumeAll();
 80059ec:	f7ff fc70 	bl	80052d0 <xTaskResumeAll>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80059f0:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8005b78 <prvTimerTask+0x1c8>
 80059f4:	2200      	movs	r2, #0
 80059f6:	a902      	add	r1, sp, #8
 80059f8:	f8d9 0000 	ldr.w	r0, [r9]
 80059fc:	f7ff f874 	bl	8004ae8 <xQueueReceive>
 8005a00:	2800      	cmp	r0, #0
 8005a02:	d0dc      	beq.n	80059be <prvTimerTask+0xe>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005a04:	9b02      	ldr	r3, [sp, #8]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	da03      	bge.n	8005a12 <prvTimerTask+0x62>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005a0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a0e:	9b03      	ldr	r3, [sp, #12]
 8005a10:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005a12:	9b02      	ldr	r3, [sp, #8]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	dbed      	blt.n	80059f4 <prvTimerTask+0x44>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005a18:	9c04      	ldr	r4, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005a1a:	6963      	ldr	r3, [r4, #20]
 8005a1c:	b113      	cbz	r3, 8005a24 <prvTimerTask+0x74>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005a1e:	1d20      	adds	r0, r4, #4
 8005a20:	f7fe fdd9 	bl	80045d6 <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 8005a24:	f7ff fbb6 	bl	8005194 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8005a28:	6833      	ldr	r3, [r6, #0]
	xTimeNow = xTaskGetTickCount();
 8005a2a:	4683      	mov	fp, r0
	if( xTimeNow < xLastTime )
 8005a2c:	4298      	cmp	r0, r3
 8005a2e:	d201      	bcs.n	8005a34 <prvTimerTask+0x84>
		prvSwitchTimerLists();
 8005a30:	f7ff ff80 	bl	8005934 <prvSwitchTimerLists>
 8005a34:	9a02      	ldr	r2, [sp, #8]
	xLastTime = xTimeNow;
 8005a36:	f8c6 b000 	str.w	fp, [r6]
 8005a3a:	2a09      	cmp	r2, #9
 8005a3c:	d8da      	bhi.n	80059f4 <prvTimerTask+0x44>
 8005a3e:	2301      	movs	r3, #1
 8005a40:	4093      	lsls	r3, r2
 8005a42:	f413 7a04 	ands.w	sl, r3, #528	; 0x210
 8005a46:	d17e      	bne.n	8005b46 <prvTimerTask+0x196>
 8005a48:	f013 0fc7 	tst.w	r3, #199	; 0xc7
 8005a4c:	d154      	bne.n	8005af8 <prvTimerTask+0x148>
 8005a4e:	069b      	lsls	r3, r3, #26
 8005a50:	d5d0      	bpl.n	80059f4 <prvTimerTask+0x44>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005a52:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1cc      	bne.n	80059f4 <prvTimerTask+0x44>
							vPortFree( pxTimer );
 8005a5a:	4620      	mov	r0, r4
 8005a5c:	f000 fabc 	bl	8005fd8 <vPortFree>
 8005a60:	e7c8      	b.n	80059f4 <prvTimerTask+0x44>
		xNextExpireTime = ( TickType_t ) 0U;
 8005a62:	46da      	mov	sl, fp
 8005a64:	e7b4      	b.n	80059d0 <prvTimerTask+0x20>
	xLastTime = xTimeNow;
 8005a66:	6020      	str	r0, [r4, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005a68:	f1bb 0f00 	cmp.w	fp, #0
 8005a6c:	d029      	beq.n	8005ac2 <prvTimerTask+0x112>
 8005a6e:	4582      	cmp	sl, r0
 8005a70:	d840      	bhi.n	8005af4 <prvTimerTask+0x144>
				( void ) xTaskResumeAll();
 8005a72:	f7ff fc2d 	bl	80052d0 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005a7c:	1d20      	adds	r0, r4, #4
 8005a7e:	f7fe fdaa 	bl	80045d6 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005a82:	69e3      	ldr	r3, [r4, #28]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d118      	bne.n	8005aba <prvTimerTask+0x10a>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005a88:	69a1      	ldr	r1, [r4, #24]
 8005a8a:	4653      	mov	r3, sl
 8005a8c:	464a      	mov	r2, r9
 8005a8e:	4451      	add	r1, sl
 8005a90:	4620      	mov	r0, r4
 8005a92:	f7ff fed3 	bl	800583c <prvInsertTimerInActiveList>
 8005a96:	b180      	cbz	r0, 8005aba <prvTimerTask+0x10a>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005a98:	2300      	movs	r3, #0
 8005a9a:	4652      	mov	r2, sl
 8005a9c:	9300      	str	r3, [sp, #0]
 8005a9e:	4619      	mov	r1, r3
 8005aa0:	4620      	mov	r0, r4
 8005aa2:	f7ff ff1b 	bl	80058dc <xTimerGenericCommand>
			configASSERT( xResult );
 8005aa6:	b940      	cbnz	r0, 8005aba <prvTimerTask+0x10a>
 8005aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aac:	f383 8811 	msr	BASEPRI, r3
 8005ab0:	f3bf 8f6f 	isb	sy
 8005ab4:	f3bf 8f4f 	dsb	sy
 8005ab8:	e7fe      	b.n	8005ab8 <prvTimerTask+0x108>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005aba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005abc:	4620      	mov	r0, r4
 8005abe:	4798      	blx	r3
 8005ac0:	e796      	b.n	80059f0 <prvTimerTask+0x40>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005ac2:	4b2c      	ldr	r3, [pc, #176]	; (8005b74 <prvTimerTask+0x1c4>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	fab2 f282 	clz	r2, r2
 8005acc:	0952      	lsrs	r2, r2, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005ace:	4b2a      	ldr	r3, [pc, #168]	; (8005b78 <prvTimerTask+0x1c8>)
 8005ad0:	ebaa 0109 	sub.w	r1, sl, r9
 8005ad4:	6818      	ldr	r0, [r3, #0]
 8005ad6:	f7ff f927 	bl	8004d28 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005ada:	f7ff fbf9 	bl	80052d0 <xTaskResumeAll>
 8005ade:	2800      	cmp	r0, #0
 8005ae0:	d186      	bne.n	80059f0 <prvTimerTask+0x40>
					portYIELD_WITHIN_API();
 8005ae2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005ae6:	f8c8 3000 	str.w	r3, [r8]
 8005aea:	f3bf 8f4f 	dsb	sy
 8005aee:	f3bf 8f6f 	isb	sy
 8005af2:	e77d      	b.n	80059f0 <prvTimerTask+0x40>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005af4:	2200      	movs	r2, #0
 8005af6:	e7ea      	b.n	8005ace <prvTimerTask+0x11e>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005af8:	69a1      	ldr	r1, [r4, #24]
 8005afa:	9b03      	ldr	r3, [sp, #12]
 8005afc:	465a      	mov	r2, fp
 8005afe:	4419      	add	r1, r3
 8005b00:	4620      	mov	r0, r4
 8005b02:	f7ff fe9b 	bl	800583c <prvInsertTimerInActiveList>
 8005b06:	2800      	cmp	r0, #0
 8005b08:	f43f af74 	beq.w	80059f4 <prvTimerTask+0x44>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b0c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b0e:	4620      	mov	r0, r4
 8005b10:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005b12:	69e3      	ldr	r3, [r4, #28]
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	f47f af6d 	bne.w	80059f4 <prvTimerTask+0x44>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005b1a:	69a2      	ldr	r2, [r4, #24]
 8005b1c:	9903      	ldr	r1, [sp, #12]
 8005b1e:	f8cd a000 	str.w	sl, [sp]
 8005b22:	440a      	add	r2, r1
 8005b24:	4653      	mov	r3, sl
 8005b26:	4651      	mov	r1, sl
 8005b28:	4620      	mov	r0, r4
 8005b2a:	f7ff fed7 	bl	80058dc <xTimerGenericCommand>
							configASSERT( xResult );
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	f47f af60 	bne.w	80059f4 <prvTimerTask+0x44>
 8005b34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b38:	f383 8811 	msr	BASEPRI, r3
 8005b3c:	f3bf 8f6f 	isb	sy
 8005b40:	f3bf 8f4f 	dsb	sy
 8005b44:	e7fe      	b.n	8005b44 <prvTimerTask+0x194>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005b46:	9903      	ldr	r1, [sp, #12]
 8005b48:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005b4a:	b941      	cbnz	r1, 8005b5e <prvTimerTask+0x1ae>
 8005b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b50:	f383 8811 	msr	BASEPRI, r3
 8005b54:	f3bf 8f6f 	isb	sy
 8005b58:	f3bf 8f4f 	dsb	sy
 8005b5c:	e7fe      	b.n	8005b5c <prvTimerTask+0x1ac>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005b5e:	465b      	mov	r3, fp
 8005b60:	465a      	mov	r2, fp
 8005b62:	4459      	add	r1, fp
 8005b64:	4620      	mov	r0, r4
 8005b66:	f7ff fe69 	bl	800583c <prvInsertTimerInActiveList>
 8005b6a:	e743      	b.n	80059f4 <prvTimerTask+0x44>
 8005b6c:	20000e24 	.word	0x20000e24
 8005b70:	20000ef4 	.word	0x20000ef4
 8005b74:	20000e28 	.word	0x20000e28
 8005b78:	20000f48 	.word	0x20000f48
 8005b7c:	e000ed04 	.word	0xe000ed04

08005b80 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005b80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b82:	461c      	mov	r4, r3
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8005b84:	f06f 0301 	mvn.w	r3, #1
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8005b88:	e9cd 3000 	strd	r3, r0, [sp]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005b8c:	4805      	ldr	r0, [pc, #20]	; (8005ba4 <xTimerPendFunctionCallFromISR+0x24>)
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8005b8e:	e9cd 1202 	strd	r1, r2, [sp, #8]
		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005b92:	2300      	movs	r3, #0
 8005b94:	4622      	mov	r2, r4
 8005b96:	4669      	mov	r1, sp
 8005b98:	6800      	ldr	r0, [r0, #0]
 8005b9a:	f7fe ff44 	bl	8004a26 <xQueueGenericSendFromISR>

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
	}
 8005b9e:	b004      	add	sp, #16
 8005ba0:	bd10      	pop	{r4, pc}
 8005ba2:	bf00      	nop
 8005ba4:	20000f48 	.word	0x20000f48

08005ba8 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0UL;
 8005ba8:	2300      	movs	r3, #0
{
 8005baa:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8005bac:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005bae:	4b0d      	ldr	r3, [pc, #52]	; (8005be4 <prvTaskExitError+0x3c>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	d008      	beq.n	8005bc8 <prvTaskExitError+0x20>
 8005bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bba:	f383 8811 	msr	BASEPRI, r3
 8005bbe:	f3bf 8f6f 	isb	sy
 8005bc2:	f3bf 8f4f 	dsb	sy
 8005bc6:	e7fe      	b.n	8005bc6 <prvTaskExitError+0x1e>
 8005bc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bcc:	f383 8811 	msr	BASEPRI, r3
 8005bd0:	f3bf 8f6f 	isb	sy
 8005bd4:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005bd8:	9b01      	ldr	r3, [sp, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d0fc      	beq.n	8005bd8 <prvTaskExitError+0x30>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005bde:	b002      	add	sp, #8
 8005be0:	4770      	bx	lr
 8005be2:	bf00      	nop
 8005be4:	20000014 	.word	0x20000014

08005be8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005be8:	4806      	ldr	r0, [pc, #24]	; (8005c04 <prvPortStartFirstTask+0x1c>)
 8005bea:	6800      	ldr	r0, [r0, #0]
 8005bec:	6800      	ldr	r0, [r0, #0]
 8005bee:	f380 8808 	msr	MSP, r0
 8005bf2:	b662      	cpsie	i
 8005bf4:	b661      	cpsie	f
 8005bf6:	f3bf 8f4f 	dsb	sy
 8005bfa:	f3bf 8f6f 	isb	sy
 8005bfe:	df00      	svc	0
 8005c00:	bf00      	nop
 8005c02:	0000      	.short	0x0000
 8005c04:	e000ed08 	.word	0xe000ed08

08005c08 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005c08:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005c0c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005c10:	4b05      	ldr	r3, [pc, #20]	; (8005c28 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005c12:	f021 0101 	bic.w	r1, r1, #1
 8005c16:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005c1a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005c1e:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8005c22:	3840      	subs	r0, #64	; 0x40
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop
 8005c28:	08005ba9 	.word	0x08005ba9
 8005c2c:	00000000 	.word	0x00000000

08005c30 <SVC_Handler>:
	__asm volatile (
 8005c30:	4b07      	ldr	r3, [pc, #28]	; (8005c50 <pxCurrentTCBConst2>)
 8005c32:	6819      	ldr	r1, [r3, #0]
 8005c34:	6808      	ldr	r0, [r1, #0]
 8005c36:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005c3a:	f380 8809 	msr	PSP, r0
 8005c3e:	f3bf 8f6f 	isb	sy
 8005c42:	f04f 0000 	mov.w	r0, #0
 8005c46:	f380 8811 	msr	BASEPRI, r0
 8005c4a:	f04e 0e0d 	orr.w	lr, lr, #13
 8005c4e:	4770      	bx	lr

08005c50 <pxCurrentTCBConst2>:
 8005c50:	20000924 	.word	0x20000924

08005c54 <vPortEnterCritical>:
 8005c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c58:	f383 8811 	msr	BASEPRI, r3
 8005c5c:	f3bf 8f6f 	isb	sy
 8005c60:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005c64:	4a0a      	ldr	r2, [pc, #40]	; (8005c90 <vPortEnterCritical+0x3c>)
 8005c66:	6813      	ldr	r3, [r2, #0]
 8005c68:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005c6a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 8005c6c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8005c6e:	d10d      	bne.n	8005c8c <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005c70:	4b08      	ldr	r3, [pc, #32]	; (8005c94 <vPortEnterCritical+0x40>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005c78:	d008      	beq.n	8005c8c <vPortEnterCritical+0x38>
 8005c7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c7e:	f383 8811 	msr	BASEPRI, r3
 8005c82:	f3bf 8f6f 	isb	sy
 8005c86:	f3bf 8f4f 	dsb	sy
 8005c8a:	e7fe      	b.n	8005c8a <vPortEnterCritical+0x36>
	}
}
 8005c8c:	4770      	bx	lr
 8005c8e:	bf00      	nop
 8005c90:	20000014 	.word	0x20000014
 8005c94:	e000ed04 	.word	0xe000ed04

08005c98 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8005c98:	4a08      	ldr	r2, [pc, #32]	; (8005cbc <vPortExitCritical+0x24>)
 8005c9a:	6813      	ldr	r3, [r2, #0]
 8005c9c:	b943      	cbnz	r3, 8005cb0 <vPortExitCritical+0x18>
 8005c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca2:	f383 8811 	msr	BASEPRI, r3
 8005ca6:	f3bf 8f6f 	isb	sy
 8005caa:	f3bf 8f4f 	dsb	sy
 8005cae:	e7fe      	b.n	8005cae <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005cb4:	b90b      	cbnz	r3, 8005cba <vPortExitCritical+0x22>
	__asm volatile
 8005cb6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005cba:	4770      	bx	lr
 8005cbc:	20000014 	.word	0x20000014

08005cc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005cc0:	f3ef 8009 	mrs	r0, PSP
 8005cc4:	f3bf 8f6f 	isb	sy
 8005cc8:	4b0d      	ldr	r3, [pc, #52]	; (8005d00 <pxCurrentTCBConst>)
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005cd0:	6010      	str	r0, [r2, #0]
 8005cd2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005cd6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005cda:	f380 8811 	msr	BASEPRI, r0
 8005cde:	f7ff fb8f 	bl	8005400 <vTaskSwitchContext>
 8005ce2:	f04f 0000 	mov.w	r0, #0
 8005ce6:	f380 8811 	msr	BASEPRI, r0
 8005cea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005cee:	6819      	ldr	r1, [r3, #0]
 8005cf0:	6808      	ldr	r0, [r1, #0]
 8005cf2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005cf6:	f380 8809 	msr	PSP, r0
 8005cfa:	f3bf 8f6f 	isb	sy
 8005cfe:	4770      	bx	lr

08005d00 <pxCurrentTCBConst>:
 8005d00:	20000924 	.word	0x20000924

08005d04 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005d04:	b508      	push	{r3, lr}
	__asm volatile
 8005d06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d0a:	f383 8811 	msr	BASEPRI, r3
 8005d0e:	f3bf 8f6f 	isb	sy
 8005d12:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005d16:	f7ff fa4b 	bl	80051b0 <xTaskIncrementTick>
 8005d1a:	b118      	cbz	r0, 8005d24 <xPortSysTickHandler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005d1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d20:	4b02      	ldr	r3, [pc, #8]	; (8005d2c <xPortSysTickHandler+0x28>)
 8005d22:	601a      	str	r2, [r3, #0]
	__asm volatile
 8005d24:	2300      	movs	r3, #0
 8005d26:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8005d2a:	bd08      	pop	{r3, pc}
 8005d2c:	e000ed04 	.word	0xe000ed04

08005d30 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005d30:	2300      	movs	r3, #0
 8005d32:	4a07      	ldr	r2, [pc, #28]	; (8005d50 <vPortSetupTimerInterrupt+0x20>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005d34:	4907      	ldr	r1, [pc, #28]	; (8005d54 <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005d36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005d38:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005d3a:	4b07      	ldr	r3, [pc, #28]	; (8005d58 <vPortSetupTimerInterrupt+0x28>)
 8005d3c:	4907      	ldr	r1, [pc, #28]	; (8005d5c <vPortSetupTimerInterrupt+0x2c>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d44:	4906      	ldr	r1, [pc, #24]	; (8005d60 <vPortSetupTimerInterrupt+0x30>)
 8005d46:	3b01      	subs	r3, #1
 8005d48:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005d4a:	2307      	movs	r3, #7
 8005d4c:	6013      	str	r3, [r2, #0]
}
 8005d4e:	4770      	bx	lr
 8005d50:	e000e010 	.word	0xe000e010
 8005d54:	e000e018 	.word	0xe000e018
 8005d58:	20000008 	.word	0x20000008
 8005d5c:	000186a0 	.word	0x000186a0
 8005d60:	e000e014 	.word	0xe000e014

08005d64 <xPortStartScheduler>:
{
 8005d64:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005d66:	4b27      	ldr	r3, [pc, #156]	; (8005e04 <xPortStartScheduler+0xa0>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005d68:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005d6a:	781a      	ldrb	r2, [r3, #0]
 8005d6c:	b2d2      	uxtb	r2, r2
 8005d6e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005d70:	22ff      	movs	r2, #255	; 0xff
 8005d72:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005d74:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005d76:	4a24      	ldr	r2, [pc, #144]	; (8005e08 <xPortStartScheduler+0xa4>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005d7e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8005d82:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005d86:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005d88:	2207      	movs	r2, #7
 8005d8a:	4b20      	ldr	r3, [pc, #128]	; (8005e0c <xPortStartScheduler+0xa8>)
 8005d8c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005d8e:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8005d92:	1e54      	subs	r4, r2, #1
 8005d94:	0600      	lsls	r0, r0, #24
 8005d96:	d40d      	bmi.n	8005db4 <xPortStartScheduler+0x50>
 8005d98:	b101      	cbz	r1, 8005d9c <xPortStartScheduler+0x38>
 8005d9a:	601a      	str	r2, [r3, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	2a03      	cmp	r2, #3
 8005da0:	d011      	beq.n	8005dc6 <xPortStartScheduler+0x62>
	__asm volatile
 8005da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005da6:	f383 8811 	msr	BASEPRI, r3
 8005daa:	f3bf 8f6f 	isb	sy
 8005dae:	f3bf 8f4f 	dsb	sy
 8005db2:	e7fe      	b.n	8005db2 <xPortStartScheduler+0x4e>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005db4:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8005db8:	2101      	movs	r1, #1
 8005dba:	0052      	lsls	r2, r2, #1
 8005dbc:	b2d2      	uxtb	r2, r2
 8005dbe:	f88d 2003 	strb.w	r2, [sp, #3]
 8005dc2:	4622      	mov	r2, r4
 8005dc4:	e7e3      	b.n	8005d8e <xPortStartScheduler+0x2a>
	uxCriticalNesting = 0;
 8005dc6:	2400      	movs	r4, #0
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005dc8:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005dca:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8005dce:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005dd0:	9b01      	ldr	r3, [sp, #4]
 8005dd2:	4a0c      	ldr	r2, [pc, #48]	; (8005e04 <xPortStartScheduler+0xa0>)
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005dd8:	4b0d      	ldr	r3, [pc, #52]	; (8005e10 <xPortStartScheduler+0xac>)
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005de0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8005de8:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8005dea:	f7ff ffa1 	bl	8005d30 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8005dee:	4b09      	ldr	r3, [pc, #36]	; (8005e14 <xPortStartScheduler+0xb0>)
 8005df0:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 8005df2:	f7ff fef9 	bl	8005be8 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8005df6:	f7ff fb03 	bl	8005400 <vTaskSwitchContext>
	prvTaskExitError();
 8005dfa:	f7ff fed5 	bl	8005ba8 <prvTaskExitError>
}
 8005dfe:	4620      	mov	r0, r4
 8005e00:	b002      	add	sp, #8
 8005e02:	bd10      	pop	{r4, pc}
 8005e04:	e000e400 	.word	0xe000e400
 8005e08:	20000f50 	.word	0x20000f50
 8005e0c:	20000f54 	.word	0x20000f54
 8005e10:	e000ed20 	.word	0xe000ed20
 8005e14:	20000014 	.word	0x20000014

08005e18 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005e18:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005e1c:	2b0f      	cmp	r3, #15
 8005e1e:	d90e      	bls.n	8005e3e <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005e20:	4a10      	ldr	r2, [pc, #64]	; (8005e64 <vPortValidateInterruptPriority+0x4c>)
 8005e22:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005e24:	4a10      	ldr	r2, [pc, #64]	; (8005e68 <vPortValidateInterruptPriority+0x50>)
 8005e26:	7812      	ldrb	r2, [r2, #0]
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d908      	bls.n	8005e3e <vPortValidateInterruptPriority+0x26>
 8005e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e30:	f383 8811 	msr	BASEPRI, r3
 8005e34:	f3bf 8f6f 	isb	sy
 8005e38:	f3bf 8f4f 	dsb	sy
 8005e3c:	e7fe      	b.n	8005e3c <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005e3e:	4b0b      	ldr	r3, [pc, #44]	; (8005e6c <vPortValidateInterruptPriority+0x54>)
 8005e40:	4a0b      	ldr	r2, [pc, #44]	; (8005e70 <vPortValidateInterruptPriority+0x58>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6812      	ldr	r2, [r2, #0]
 8005e46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d908      	bls.n	8005e60 <vPortValidateInterruptPriority+0x48>
 8005e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e52:	f383 8811 	msr	BASEPRI, r3
 8005e56:	f3bf 8f6f 	isb	sy
 8005e5a:	f3bf 8f4f 	dsb	sy
 8005e5e:	e7fe      	b.n	8005e5e <vPortValidateInterruptPriority+0x46>
	}
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	e000e3f0 	.word	0xe000e3f0
 8005e68:	20000f50 	.word	0x20000f50
 8005e6c:	e000ed0c 	.word	0xe000ed0c
 8005e70:	20000f54 	.word	0x20000f54

08005e74 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005e74:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005e76:	4b0f      	ldr	r3, [pc, #60]	; (8005eb4 <prvInsertBlockIntoFreeList+0x40>)
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	4282      	cmp	r2, r0
 8005e7c:	d318      	bcc.n	8005eb0 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005e7e:	685c      	ldr	r4, [r3, #4]
 8005e80:	1919      	adds	r1, r3, r4
 8005e82:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005e84:	bf01      	itttt	eq
 8005e86:	6841      	ldreq	r1, [r0, #4]
 8005e88:	4618      	moveq	r0, r3
 8005e8a:	1909      	addeq	r1, r1, r4
 8005e8c:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005e8e:	6844      	ldr	r4, [r0, #4]
 8005e90:	1901      	adds	r1, r0, r4
 8005e92:	428a      	cmp	r2, r1
 8005e94:	d107      	bne.n	8005ea6 <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005e96:	4908      	ldr	r1, [pc, #32]	; (8005eb8 <prvInsertBlockIntoFreeList+0x44>)
 8005e98:	6809      	ldr	r1, [r1, #0]
 8005e9a:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005e9c:	bf1f      	itttt	ne
 8005e9e:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005ea0:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005ea2:	1909      	addne	r1, r1, r4
 8005ea4:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005ea6:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005ea8:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005eaa:	bf18      	it	ne
 8005eac:	6018      	strne	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005eae:	bd10      	pop	{r4, pc}
 8005eb0:	4613      	mov	r3, r2
 8005eb2:	e7e1      	b.n	8005e78 <prvInsertBlockIntoFreeList+0x4>
 8005eb4:	20003e60 	.word	0x20003e60
 8005eb8:	20000f58 	.word	0x20000f58

08005ebc <pvPortMalloc>:
{
 8005ebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ec0:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8005ec2:	f7ff f95f 	bl	8005184 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8005ec6:	493d      	ldr	r1, [pc, #244]	; (8005fbc <pvPortMalloc+0x100>)
 8005ec8:	4d3d      	ldr	r5, [pc, #244]	; (8005fc0 <pvPortMalloc+0x104>)
 8005eca:	680b      	ldr	r3, [r1, #0]
 8005ecc:	b9fb      	cbnz	r3, 8005f0e <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 8005ece:	4a3d      	ldr	r2, [pc, #244]	; (8005fc4 <pvPortMalloc+0x108>)
	xStart.xBlockSize = ( size_t ) 0;
 8005ed0:	2000      	movs	r0, #0
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005ed2:	0756      	lsls	r6, r2, #29
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005ed4:	bf0f      	iteee	eq
 8005ed6:	f642 63f8 	movweq	r3, #12024	; 0x2ef8
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005eda:	3207      	addne	r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005edc:	4b3a      	ldrne	r3, [pc, #232]	; (8005fc8 <pvPortMalloc+0x10c>)
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ede:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005ee2:	bf18      	it	ne
 8005ee4:	1a9b      	subne	r3, r3, r2
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005ee6:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005ee8:	4e38      	ldr	r6, [pc, #224]	; (8005fcc <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 8005eea:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005eec:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8005ef0:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005ef2:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8005ef4:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005ef8:	1a98      	subs	r0, r3, r2
	pxEnd = ( void * ) uxAddress;
 8005efa:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005efc:	e9c2 3000 	strd	r3, r0, [r2]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f00:	4b33      	ldr	r3, [pc, #204]	; (8005fd0 <pvPortMalloc+0x114>)
 8005f02:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f04:	4b33      	ldr	r3, [pc, #204]	; (8005fd4 <pvPortMalloc+0x118>)
 8005f06:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005f08:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005f0c:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005f0e:	682f      	ldr	r7, [r5, #0]
 8005f10:	4227      	tst	r7, r4
 8005f12:	d14d      	bne.n	8005fb0 <pvPortMalloc+0xf4>
			if( xWantedSize > 0 )
 8005f14:	2c00      	cmp	r4, #0
 8005f16:	d03e      	beq.n	8005f96 <pvPortMalloc+0xda>
				xWantedSize += xHeapStructSize;
 8005f18:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005f1c:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005f1e:	bf1c      	itt	ne
 8005f20:	f023 0307 	bicne.w	r3, r3, #7
 8005f24:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d042      	beq.n	8005fb0 <pvPortMalloc+0xf4>
 8005f2a:	4a2a      	ldr	r2, [pc, #168]	; (8005fd4 <pvPortMalloc+0x118>)
 8005f2c:	6816      	ldr	r6, [r2, #0]
 8005f2e:	4690      	mov	r8, r2
 8005f30:	429e      	cmp	r6, r3
 8005f32:	d33d      	bcc.n	8005fb0 <pvPortMalloc+0xf4>
				pxBlock = xStart.pxNextFreeBlock;
 8005f34:	4a25      	ldr	r2, [pc, #148]	; (8005fcc <pvPortMalloc+0x110>)
 8005f36:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005f38:	6868      	ldr	r0, [r5, #4]
 8005f3a:	4298      	cmp	r0, r3
 8005f3c:	d201      	bcs.n	8005f42 <pvPortMalloc+0x86>
 8005f3e:	682c      	ldr	r4, [r5, #0]
 8005f40:	b9a4      	cbnz	r4, 8005f6c <pvPortMalloc+0xb0>
				if( pxBlock != pxEnd )
 8005f42:	6809      	ldr	r1, [r1, #0]
 8005f44:	42a9      	cmp	r1, r5
 8005f46:	d033      	beq.n	8005fb0 <pvPortMalloc+0xf4>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005f48:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005f4a:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005f4c:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005f4e:	1ac2      	subs	r2, r0, r3
 8005f50:	2a10      	cmp	r2, #16
 8005f52:	d912      	bls.n	8005f7a <pvPortMalloc+0xbe>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005f54:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f56:	0741      	lsls	r1, r0, #29
 8005f58:	d00b      	beq.n	8005f72 <pvPortMalloc+0xb6>
 8005f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f5e:	f383 8811 	msr	BASEPRI, r3
 8005f62:	f3bf 8f6f 	isb	sy
 8005f66:	f3bf 8f4f 	dsb	sy
 8005f6a:	e7fe      	b.n	8005f6a <pvPortMalloc+0xae>
 8005f6c:	462a      	mov	r2, r5
 8005f6e:	4625      	mov	r5, r4
 8005f70:	e7e2      	b.n	8005f38 <pvPortMalloc+0x7c>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005f72:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005f74:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005f76:	f7ff ff7d 	bl	8005e74 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005f7a:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005f7c:	4914      	ldr	r1, [pc, #80]	; (8005fd0 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005f7e:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005f80:	431f      	orrs	r7, r3
					pxBlock->pxNextFreeBlock = NULL;
 8005f82:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005f84:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005f86:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005f8a:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005f8c:	bf38      	it	cc
 8005f8e:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005f90:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005f92:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005f94:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8005f96:	f7ff f99b 	bl	80052d0 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f9a:	0763      	lsls	r3, r4, #29
 8005f9c:	d00a      	beq.n	8005fb4 <pvPortMalloc+0xf8>
 8005f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fa2:	f383 8811 	msr	BASEPRI, r3
 8005fa6:	f3bf 8f6f 	isb	sy
 8005faa:	f3bf 8f4f 	dsb	sy
 8005fae:	e7fe      	b.n	8005fae <pvPortMalloc+0xf2>
void *pvReturn = NULL;
 8005fb0:	2400      	movs	r4, #0
 8005fb2:	e7f0      	b.n	8005f96 <pvPortMalloc+0xda>
}
 8005fb4:	4620      	mov	r0, r4
 8005fb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fba:	bf00      	nop
 8005fbc:	20000f58 	.word	0x20000f58
 8005fc0:	20003e54 	.word	0x20003e54
 8005fc4:	20000f5c 	.word	0x20000f5c
 8005fc8:	20003e54 	.word	0x20003e54
 8005fcc:	20003e60 	.word	0x20003e60
 8005fd0:	20003e5c 	.word	0x20003e5c
 8005fd4:	20003e58 	.word	0x20003e58

08005fd8 <vPortFree>:
{
 8005fd8:	b510      	push	{r4, lr}
	if( pv != NULL )
 8005fda:	4604      	mov	r4, r0
 8005fdc:	b370      	cbz	r0, 800603c <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005fde:	4a18      	ldr	r2, [pc, #96]	; (8006040 <vPortFree+0x68>)
 8005fe0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8005fe4:	6812      	ldr	r2, [r2, #0]
 8005fe6:	4213      	tst	r3, r2
 8005fe8:	d108      	bne.n	8005ffc <vPortFree+0x24>
 8005fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fee:	f383 8811 	msr	BASEPRI, r3
 8005ff2:	f3bf 8f6f 	isb	sy
 8005ff6:	f3bf 8f4f 	dsb	sy
 8005ffa:	e7fe      	b.n	8005ffa <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005ffc:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8006000:	b141      	cbz	r1, 8006014 <vPortFree+0x3c>
 8006002:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006006:	f383 8811 	msr	BASEPRI, r3
 800600a:	f3bf 8f6f 	isb	sy
 800600e:	f3bf 8f4f 	dsb	sy
 8006012:	e7fe      	b.n	8006012 <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006014:	ea23 0302 	bic.w	r3, r3, r2
 8006018:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800601c:	f7ff f8b2 	bl	8005184 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006020:	4a08      	ldr	r2, [pc, #32]	; (8006044 <vPortFree+0x6c>)
 8006022:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006026:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006028:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 800602c:	440b      	add	r3, r1
 800602e:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006030:	f7ff ff20 	bl	8005e74 <prvInsertBlockIntoFreeList>
}
 8006034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8006038:	f7ff b94a 	b.w	80052d0 <xTaskResumeAll>
}
 800603c:	bd10      	pop	{r4, pc}
 800603e:	bf00      	nop
 8006040:	20003e54 	.word	0x20003e54
 8006044:	20003e58 	.word	0x20003e58

08006048 <_ZdlPvj>:
 8006048:	f000 b800 	b.w	800604c <_ZdlPv>

0800604c <_ZdlPv>:
 800604c:	f000 b832 	b.w	80060b4 <free>

08006050 <__errno>:
 8006050:	4b01      	ldr	r3, [pc, #4]	; (8006058 <__errno+0x8>)
 8006052:	6818      	ldr	r0, [r3, #0]
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	20000018 	.word	0x20000018

0800605c <__libc_init_array>:
 800605c:	b570      	push	{r4, r5, r6, lr}
 800605e:	2500      	movs	r5, #0
 8006060:	4e0c      	ldr	r6, [pc, #48]	; (8006094 <__libc_init_array+0x38>)
 8006062:	4c0d      	ldr	r4, [pc, #52]	; (8006098 <__libc_init_array+0x3c>)
 8006064:	1ba4      	subs	r4, r4, r6
 8006066:	10a4      	asrs	r4, r4, #2
 8006068:	42a5      	cmp	r5, r4
 800606a:	d109      	bne.n	8006080 <__libc_init_array+0x24>
 800606c:	f002 f880 	bl	8008170 <_init>
 8006070:	2500      	movs	r5, #0
 8006072:	4e0a      	ldr	r6, [pc, #40]	; (800609c <__libc_init_array+0x40>)
 8006074:	4c0a      	ldr	r4, [pc, #40]	; (80060a0 <__libc_init_array+0x44>)
 8006076:	1ba4      	subs	r4, r4, r6
 8006078:	10a4      	asrs	r4, r4, #2
 800607a:	42a5      	cmp	r5, r4
 800607c:	d105      	bne.n	800608a <__libc_init_array+0x2e>
 800607e:	bd70      	pop	{r4, r5, r6, pc}
 8006080:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006084:	4798      	blx	r3
 8006086:	3501      	adds	r5, #1
 8006088:	e7ee      	b.n	8006068 <__libc_init_array+0xc>
 800608a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800608e:	4798      	blx	r3
 8006090:	3501      	adds	r5, #1
 8006092:	e7f2      	b.n	800607a <__libc_init_array+0x1e>
 8006094:	08008598 	.word	0x08008598
 8006098:	08008598 	.word	0x08008598
 800609c:	08008598 	.word	0x08008598
 80060a0:	0800859c 	.word	0x0800859c

080060a4 <malloc>:
 80060a4:	4b02      	ldr	r3, [pc, #8]	; (80060b0 <malloc+0xc>)
 80060a6:	4601      	mov	r1, r0
 80060a8:	6818      	ldr	r0, [r3, #0]
 80060aa:	f000 b86b 	b.w	8006184 <_malloc_r>
 80060ae:	bf00      	nop
 80060b0:	20000018 	.word	0x20000018

080060b4 <free>:
 80060b4:	4b02      	ldr	r3, [pc, #8]	; (80060c0 <free+0xc>)
 80060b6:	4601      	mov	r1, r0
 80060b8:	6818      	ldr	r0, [r3, #0]
 80060ba:	f000 b817 	b.w	80060ec <_free_r>
 80060be:	bf00      	nop
 80060c0:	20000018 	.word	0x20000018

080060c4 <memcpy>:
 80060c4:	b510      	push	{r4, lr}
 80060c6:	1e43      	subs	r3, r0, #1
 80060c8:	440a      	add	r2, r1
 80060ca:	4291      	cmp	r1, r2
 80060cc:	d100      	bne.n	80060d0 <memcpy+0xc>
 80060ce:	bd10      	pop	{r4, pc}
 80060d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060d8:	e7f7      	b.n	80060ca <memcpy+0x6>

080060da <memset>:
 80060da:	4603      	mov	r3, r0
 80060dc:	4402      	add	r2, r0
 80060de:	4293      	cmp	r3, r2
 80060e0:	d100      	bne.n	80060e4 <memset+0xa>
 80060e2:	4770      	bx	lr
 80060e4:	f803 1b01 	strb.w	r1, [r3], #1
 80060e8:	e7f9      	b.n	80060de <memset+0x4>
	...

080060ec <_free_r>:
 80060ec:	b538      	push	{r3, r4, r5, lr}
 80060ee:	4605      	mov	r5, r0
 80060f0:	2900      	cmp	r1, #0
 80060f2:	d043      	beq.n	800617c <_free_r+0x90>
 80060f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060f8:	1f0c      	subs	r4, r1, #4
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	bfb8      	it	lt
 80060fe:	18e4      	addlt	r4, r4, r3
 8006100:	f001 fb92 	bl	8007828 <__malloc_lock>
 8006104:	4a1e      	ldr	r2, [pc, #120]	; (8006180 <_free_r+0x94>)
 8006106:	6813      	ldr	r3, [r2, #0]
 8006108:	4610      	mov	r0, r2
 800610a:	b933      	cbnz	r3, 800611a <_free_r+0x2e>
 800610c:	6063      	str	r3, [r4, #4]
 800610e:	6014      	str	r4, [r2, #0]
 8006110:	4628      	mov	r0, r5
 8006112:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006116:	f001 bb88 	b.w	800782a <__malloc_unlock>
 800611a:	42a3      	cmp	r3, r4
 800611c:	d90b      	bls.n	8006136 <_free_r+0x4a>
 800611e:	6821      	ldr	r1, [r4, #0]
 8006120:	1862      	adds	r2, r4, r1
 8006122:	4293      	cmp	r3, r2
 8006124:	bf01      	itttt	eq
 8006126:	681a      	ldreq	r2, [r3, #0]
 8006128:	685b      	ldreq	r3, [r3, #4]
 800612a:	1852      	addeq	r2, r2, r1
 800612c:	6022      	streq	r2, [r4, #0]
 800612e:	6063      	str	r3, [r4, #4]
 8006130:	6004      	str	r4, [r0, #0]
 8006132:	e7ed      	b.n	8006110 <_free_r+0x24>
 8006134:	4613      	mov	r3, r2
 8006136:	685a      	ldr	r2, [r3, #4]
 8006138:	b10a      	cbz	r2, 800613e <_free_r+0x52>
 800613a:	42a2      	cmp	r2, r4
 800613c:	d9fa      	bls.n	8006134 <_free_r+0x48>
 800613e:	6819      	ldr	r1, [r3, #0]
 8006140:	1858      	adds	r0, r3, r1
 8006142:	42a0      	cmp	r0, r4
 8006144:	d10b      	bne.n	800615e <_free_r+0x72>
 8006146:	6820      	ldr	r0, [r4, #0]
 8006148:	4401      	add	r1, r0
 800614a:	1858      	adds	r0, r3, r1
 800614c:	4282      	cmp	r2, r0
 800614e:	6019      	str	r1, [r3, #0]
 8006150:	d1de      	bne.n	8006110 <_free_r+0x24>
 8006152:	6810      	ldr	r0, [r2, #0]
 8006154:	6852      	ldr	r2, [r2, #4]
 8006156:	4401      	add	r1, r0
 8006158:	6019      	str	r1, [r3, #0]
 800615a:	605a      	str	r2, [r3, #4]
 800615c:	e7d8      	b.n	8006110 <_free_r+0x24>
 800615e:	d902      	bls.n	8006166 <_free_r+0x7a>
 8006160:	230c      	movs	r3, #12
 8006162:	602b      	str	r3, [r5, #0]
 8006164:	e7d4      	b.n	8006110 <_free_r+0x24>
 8006166:	6820      	ldr	r0, [r4, #0]
 8006168:	1821      	adds	r1, r4, r0
 800616a:	428a      	cmp	r2, r1
 800616c:	bf01      	itttt	eq
 800616e:	6811      	ldreq	r1, [r2, #0]
 8006170:	6852      	ldreq	r2, [r2, #4]
 8006172:	1809      	addeq	r1, r1, r0
 8006174:	6021      	streq	r1, [r4, #0]
 8006176:	6062      	str	r2, [r4, #4]
 8006178:	605c      	str	r4, [r3, #4]
 800617a:	e7c9      	b.n	8006110 <_free_r+0x24>
 800617c:	bd38      	pop	{r3, r4, r5, pc}
 800617e:	bf00      	nop
 8006180:	20003e68 	.word	0x20003e68

08006184 <_malloc_r>:
 8006184:	b570      	push	{r4, r5, r6, lr}
 8006186:	1ccd      	adds	r5, r1, #3
 8006188:	f025 0503 	bic.w	r5, r5, #3
 800618c:	3508      	adds	r5, #8
 800618e:	2d0c      	cmp	r5, #12
 8006190:	bf38      	it	cc
 8006192:	250c      	movcc	r5, #12
 8006194:	2d00      	cmp	r5, #0
 8006196:	4606      	mov	r6, r0
 8006198:	db01      	blt.n	800619e <_malloc_r+0x1a>
 800619a:	42a9      	cmp	r1, r5
 800619c:	d903      	bls.n	80061a6 <_malloc_r+0x22>
 800619e:	230c      	movs	r3, #12
 80061a0:	6033      	str	r3, [r6, #0]
 80061a2:	2000      	movs	r0, #0
 80061a4:	bd70      	pop	{r4, r5, r6, pc}
 80061a6:	f001 fb3f 	bl	8007828 <__malloc_lock>
 80061aa:	4a21      	ldr	r2, [pc, #132]	; (8006230 <_malloc_r+0xac>)
 80061ac:	6814      	ldr	r4, [r2, #0]
 80061ae:	4621      	mov	r1, r4
 80061b0:	b991      	cbnz	r1, 80061d8 <_malloc_r+0x54>
 80061b2:	4c20      	ldr	r4, [pc, #128]	; (8006234 <_malloc_r+0xb0>)
 80061b4:	6823      	ldr	r3, [r4, #0]
 80061b6:	b91b      	cbnz	r3, 80061c0 <_malloc_r+0x3c>
 80061b8:	4630      	mov	r0, r6
 80061ba:	f000 fc8d 	bl	8006ad8 <_sbrk_r>
 80061be:	6020      	str	r0, [r4, #0]
 80061c0:	4629      	mov	r1, r5
 80061c2:	4630      	mov	r0, r6
 80061c4:	f000 fc88 	bl	8006ad8 <_sbrk_r>
 80061c8:	1c43      	adds	r3, r0, #1
 80061ca:	d124      	bne.n	8006216 <_malloc_r+0x92>
 80061cc:	230c      	movs	r3, #12
 80061ce:	4630      	mov	r0, r6
 80061d0:	6033      	str	r3, [r6, #0]
 80061d2:	f001 fb2a 	bl	800782a <__malloc_unlock>
 80061d6:	e7e4      	b.n	80061a2 <_malloc_r+0x1e>
 80061d8:	680b      	ldr	r3, [r1, #0]
 80061da:	1b5b      	subs	r3, r3, r5
 80061dc:	d418      	bmi.n	8006210 <_malloc_r+0x8c>
 80061de:	2b0b      	cmp	r3, #11
 80061e0:	d90f      	bls.n	8006202 <_malloc_r+0x7e>
 80061e2:	600b      	str	r3, [r1, #0]
 80061e4:	18cc      	adds	r4, r1, r3
 80061e6:	50cd      	str	r5, [r1, r3]
 80061e8:	4630      	mov	r0, r6
 80061ea:	f001 fb1e 	bl	800782a <__malloc_unlock>
 80061ee:	f104 000b 	add.w	r0, r4, #11
 80061f2:	1d23      	adds	r3, r4, #4
 80061f4:	f020 0007 	bic.w	r0, r0, #7
 80061f8:	1ac3      	subs	r3, r0, r3
 80061fa:	d0d3      	beq.n	80061a4 <_malloc_r+0x20>
 80061fc:	425a      	negs	r2, r3
 80061fe:	50e2      	str	r2, [r4, r3]
 8006200:	e7d0      	b.n	80061a4 <_malloc_r+0x20>
 8006202:	684b      	ldr	r3, [r1, #4]
 8006204:	428c      	cmp	r4, r1
 8006206:	bf16      	itet	ne
 8006208:	6063      	strne	r3, [r4, #4]
 800620a:	6013      	streq	r3, [r2, #0]
 800620c:	460c      	movne	r4, r1
 800620e:	e7eb      	b.n	80061e8 <_malloc_r+0x64>
 8006210:	460c      	mov	r4, r1
 8006212:	6849      	ldr	r1, [r1, #4]
 8006214:	e7cc      	b.n	80061b0 <_malloc_r+0x2c>
 8006216:	1cc4      	adds	r4, r0, #3
 8006218:	f024 0403 	bic.w	r4, r4, #3
 800621c:	42a0      	cmp	r0, r4
 800621e:	d005      	beq.n	800622c <_malloc_r+0xa8>
 8006220:	1a21      	subs	r1, r4, r0
 8006222:	4630      	mov	r0, r6
 8006224:	f000 fc58 	bl	8006ad8 <_sbrk_r>
 8006228:	3001      	adds	r0, #1
 800622a:	d0cf      	beq.n	80061cc <_malloc_r+0x48>
 800622c:	6025      	str	r5, [r4, #0]
 800622e:	e7db      	b.n	80061e8 <_malloc_r+0x64>
 8006230:	20003e68 	.word	0x20003e68
 8006234:	20003e6c 	.word	0x20003e6c

08006238 <__cvt>:
 8006238:	2b00      	cmp	r3, #0
 800623a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800623e:	461e      	mov	r6, r3
 8006240:	bfbb      	ittet	lt
 8006242:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006246:	461e      	movlt	r6, r3
 8006248:	2300      	movge	r3, #0
 800624a:	232d      	movlt	r3, #45	; 0x2d
 800624c:	b088      	sub	sp, #32
 800624e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006250:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8006254:	f027 0720 	bic.w	r7, r7, #32
 8006258:	2f46      	cmp	r7, #70	; 0x46
 800625a:	4614      	mov	r4, r2
 800625c:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800625e:	700b      	strb	r3, [r1, #0]
 8006260:	d004      	beq.n	800626c <__cvt+0x34>
 8006262:	2f45      	cmp	r7, #69	; 0x45
 8006264:	d100      	bne.n	8006268 <__cvt+0x30>
 8006266:	3501      	adds	r5, #1
 8006268:	2302      	movs	r3, #2
 800626a:	e000      	b.n	800626e <__cvt+0x36>
 800626c:	2303      	movs	r3, #3
 800626e:	aa07      	add	r2, sp, #28
 8006270:	9204      	str	r2, [sp, #16]
 8006272:	aa06      	add	r2, sp, #24
 8006274:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006278:	e9cd 3500 	strd	r3, r5, [sp]
 800627c:	4622      	mov	r2, r4
 800627e:	4633      	mov	r3, r6
 8006280:	f000 fd02 	bl	8006c88 <_dtoa_r>
 8006284:	2f47      	cmp	r7, #71	; 0x47
 8006286:	4680      	mov	r8, r0
 8006288:	d102      	bne.n	8006290 <__cvt+0x58>
 800628a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800628c:	07db      	lsls	r3, r3, #31
 800628e:	d526      	bpl.n	80062de <__cvt+0xa6>
 8006290:	2f46      	cmp	r7, #70	; 0x46
 8006292:	eb08 0905 	add.w	r9, r8, r5
 8006296:	d111      	bne.n	80062bc <__cvt+0x84>
 8006298:	f898 3000 	ldrb.w	r3, [r8]
 800629c:	2b30      	cmp	r3, #48	; 0x30
 800629e:	d10a      	bne.n	80062b6 <__cvt+0x7e>
 80062a0:	2200      	movs	r2, #0
 80062a2:	2300      	movs	r3, #0
 80062a4:	4620      	mov	r0, r4
 80062a6:	4631      	mov	r1, r6
 80062a8:	f7fa fb7e 	bl	80009a8 <__aeabi_dcmpeq>
 80062ac:	b918      	cbnz	r0, 80062b6 <__cvt+0x7e>
 80062ae:	f1c5 0501 	rsb	r5, r5, #1
 80062b2:	f8ca 5000 	str.w	r5, [sl]
 80062b6:	f8da 3000 	ldr.w	r3, [sl]
 80062ba:	4499      	add	r9, r3
 80062bc:	2200      	movs	r2, #0
 80062be:	2300      	movs	r3, #0
 80062c0:	4620      	mov	r0, r4
 80062c2:	4631      	mov	r1, r6
 80062c4:	f7fa fb70 	bl	80009a8 <__aeabi_dcmpeq>
 80062c8:	b938      	cbnz	r0, 80062da <__cvt+0xa2>
 80062ca:	2230      	movs	r2, #48	; 0x30
 80062cc:	9b07      	ldr	r3, [sp, #28]
 80062ce:	454b      	cmp	r3, r9
 80062d0:	d205      	bcs.n	80062de <__cvt+0xa6>
 80062d2:	1c59      	adds	r1, r3, #1
 80062d4:	9107      	str	r1, [sp, #28]
 80062d6:	701a      	strb	r2, [r3, #0]
 80062d8:	e7f8      	b.n	80062cc <__cvt+0x94>
 80062da:	f8cd 901c 	str.w	r9, [sp, #28]
 80062de:	4640      	mov	r0, r8
 80062e0:	9b07      	ldr	r3, [sp, #28]
 80062e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80062e4:	eba3 0308 	sub.w	r3, r3, r8
 80062e8:	6013      	str	r3, [r2, #0]
 80062ea:	b008      	add	sp, #32
 80062ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080062f0 <__exponent>:
 80062f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062f2:	2900      	cmp	r1, #0
 80062f4:	bfb4      	ite	lt
 80062f6:	232d      	movlt	r3, #45	; 0x2d
 80062f8:	232b      	movge	r3, #43	; 0x2b
 80062fa:	4604      	mov	r4, r0
 80062fc:	bfb8      	it	lt
 80062fe:	4249      	neglt	r1, r1
 8006300:	2909      	cmp	r1, #9
 8006302:	f804 2b02 	strb.w	r2, [r4], #2
 8006306:	7043      	strb	r3, [r0, #1]
 8006308:	dd21      	ble.n	800634e <__exponent+0x5e>
 800630a:	f10d 0307 	add.w	r3, sp, #7
 800630e:	461f      	mov	r7, r3
 8006310:	260a      	movs	r6, #10
 8006312:	fb91 f5f6 	sdiv	r5, r1, r6
 8006316:	fb06 1115 	mls	r1, r6, r5, r1
 800631a:	2d09      	cmp	r5, #9
 800631c:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8006320:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006324:	f103 32ff 	add.w	r2, r3, #4294967295
 8006328:	4629      	mov	r1, r5
 800632a:	dc09      	bgt.n	8006340 <__exponent+0x50>
 800632c:	3130      	adds	r1, #48	; 0x30
 800632e:	3b02      	subs	r3, #2
 8006330:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006334:	42bb      	cmp	r3, r7
 8006336:	4622      	mov	r2, r4
 8006338:	d304      	bcc.n	8006344 <__exponent+0x54>
 800633a:	1a10      	subs	r0, r2, r0
 800633c:	b003      	add	sp, #12
 800633e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006340:	4613      	mov	r3, r2
 8006342:	e7e6      	b.n	8006312 <__exponent+0x22>
 8006344:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006348:	f804 2b01 	strb.w	r2, [r4], #1
 800634c:	e7f2      	b.n	8006334 <__exponent+0x44>
 800634e:	2330      	movs	r3, #48	; 0x30
 8006350:	4419      	add	r1, r3
 8006352:	7083      	strb	r3, [r0, #2]
 8006354:	1d02      	adds	r2, r0, #4
 8006356:	70c1      	strb	r1, [r0, #3]
 8006358:	e7ef      	b.n	800633a <__exponent+0x4a>
	...

0800635c <_printf_float>:
 800635c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006360:	b091      	sub	sp, #68	; 0x44
 8006362:	460c      	mov	r4, r1
 8006364:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8006366:	4693      	mov	fp, r2
 8006368:	461e      	mov	r6, r3
 800636a:	4605      	mov	r5, r0
 800636c:	f001 fa40 	bl	80077f0 <_localeconv_r>
 8006370:	6803      	ldr	r3, [r0, #0]
 8006372:	4618      	mov	r0, r3
 8006374:	9309      	str	r3, [sp, #36]	; 0x24
 8006376:	f7f9 feeb 	bl	8000150 <strlen>
 800637a:	2300      	movs	r3, #0
 800637c:	930e      	str	r3, [sp, #56]	; 0x38
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	900a      	str	r0, [sp, #40]	; 0x28
 8006382:	3307      	adds	r3, #7
 8006384:	f023 0307 	bic.w	r3, r3, #7
 8006388:	f103 0208 	add.w	r2, r3, #8
 800638c:	f894 8018 	ldrb.w	r8, [r4, #24]
 8006390:	f8d4 a000 	ldr.w	sl, [r4]
 8006394:	603a      	str	r2, [r7, #0]
 8006396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800639a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800639e:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80063a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80063a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80063a8:	f04f 32ff 	mov.w	r2, #4294967295
 80063ac:	4ba6      	ldr	r3, [pc, #664]	; (8006648 <_printf_float+0x2ec>)
 80063ae:	4638      	mov	r0, r7
 80063b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063b2:	f7fa fb2b 	bl	8000a0c <__aeabi_dcmpun>
 80063b6:	bb68      	cbnz	r0, 8006414 <_printf_float+0xb8>
 80063b8:	f04f 32ff 	mov.w	r2, #4294967295
 80063bc:	4ba2      	ldr	r3, [pc, #648]	; (8006648 <_printf_float+0x2ec>)
 80063be:	4638      	mov	r0, r7
 80063c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063c2:	f7fa fb05 	bl	80009d0 <__aeabi_dcmple>
 80063c6:	bb28      	cbnz	r0, 8006414 <_printf_float+0xb8>
 80063c8:	2200      	movs	r2, #0
 80063ca:	2300      	movs	r3, #0
 80063cc:	4638      	mov	r0, r7
 80063ce:	4649      	mov	r1, r9
 80063d0:	f7fa faf4 	bl	80009bc <__aeabi_dcmplt>
 80063d4:	b110      	cbz	r0, 80063dc <_printf_float+0x80>
 80063d6:	232d      	movs	r3, #45	; 0x2d
 80063d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063dc:	4f9b      	ldr	r7, [pc, #620]	; (800664c <_printf_float+0x2f0>)
 80063de:	4b9c      	ldr	r3, [pc, #624]	; (8006650 <_printf_float+0x2f4>)
 80063e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80063e4:	bf98      	it	ls
 80063e6:	461f      	movls	r7, r3
 80063e8:	2303      	movs	r3, #3
 80063ea:	f04f 0900 	mov.w	r9, #0
 80063ee:	6123      	str	r3, [r4, #16]
 80063f0:	f02a 0304 	bic.w	r3, sl, #4
 80063f4:	6023      	str	r3, [r4, #0]
 80063f6:	9600      	str	r6, [sp, #0]
 80063f8:	465b      	mov	r3, fp
 80063fa:	aa0f      	add	r2, sp, #60	; 0x3c
 80063fc:	4621      	mov	r1, r4
 80063fe:	4628      	mov	r0, r5
 8006400:	f000 f9e2 	bl	80067c8 <_printf_common>
 8006404:	3001      	adds	r0, #1
 8006406:	f040 8090 	bne.w	800652a <_printf_float+0x1ce>
 800640a:	f04f 30ff 	mov.w	r0, #4294967295
 800640e:	b011      	add	sp, #68	; 0x44
 8006410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006414:	463a      	mov	r2, r7
 8006416:	464b      	mov	r3, r9
 8006418:	4638      	mov	r0, r7
 800641a:	4649      	mov	r1, r9
 800641c:	f7fa faf6 	bl	8000a0c <__aeabi_dcmpun>
 8006420:	b110      	cbz	r0, 8006428 <_printf_float+0xcc>
 8006422:	4f8c      	ldr	r7, [pc, #560]	; (8006654 <_printf_float+0x2f8>)
 8006424:	4b8c      	ldr	r3, [pc, #560]	; (8006658 <_printf_float+0x2fc>)
 8006426:	e7db      	b.n	80063e0 <_printf_float+0x84>
 8006428:	6863      	ldr	r3, [r4, #4]
 800642a:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800642e:	1c59      	adds	r1, r3, #1
 8006430:	a80d      	add	r0, sp, #52	; 0x34
 8006432:	a90e      	add	r1, sp, #56	; 0x38
 8006434:	d140      	bne.n	80064b8 <_printf_float+0x15c>
 8006436:	2306      	movs	r3, #6
 8006438:	6063      	str	r3, [r4, #4]
 800643a:	f04f 0c00 	mov.w	ip, #0
 800643e:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8006442:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8006446:	6863      	ldr	r3, [r4, #4]
 8006448:	6022      	str	r2, [r4, #0]
 800644a:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800644e:	9300      	str	r3, [sp, #0]
 8006450:	463a      	mov	r2, r7
 8006452:	464b      	mov	r3, r9
 8006454:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8006458:	4628      	mov	r0, r5
 800645a:	f7ff feed 	bl	8006238 <__cvt>
 800645e:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8006462:	2b47      	cmp	r3, #71	; 0x47
 8006464:	4607      	mov	r7, r0
 8006466:	d109      	bne.n	800647c <_printf_float+0x120>
 8006468:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800646a:	1cd8      	adds	r0, r3, #3
 800646c:	db02      	blt.n	8006474 <_printf_float+0x118>
 800646e:	6862      	ldr	r2, [r4, #4]
 8006470:	4293      	cmp	r3, r2
 8006472:	dd47      	ble.n	8006504 <_printf_float+0x1a8>
 8006474:	f1a8 0802 	sub.w	r8, r8, #2
 8006478:	fa5f f888 	uxtb.w	r8, r8
 800647c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006480:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006482:	d824      	bhi.n	80064ce <_printf_float+0x172>
 8006484:	3901      	subs	r1, #1
 8006486:	4642      	mov	r2, r8
 8006488:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800648c:	910d      	str	r1, [sp, #52]	; 0x34
 800648e:	f7ff ff2f 	bl	80062f0 <__exponent>
 8006492:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006494:	4681      	mov	r9, r0
 8006496:	1813      	adds	r3, r2, r0
 8006498:	2a01      	cmp	r2, #1
 800649a:	6123      	str	r3, [r4, #16]
 800649c:	dc02      	bgt.n	80064a4 <_printf_float+0x148>
 800649e:	6822      	ldr	r2, [r4, #0]
 80064a0:	07d1      	lsls	r1, r2, #31
 80064a2:	d501      	bpl.n	80064a8 <_printf_float+0x14c>
 80064a4:	3301      	adds	r3, #1
 80064a6:	6123      	str	r3, [r4, #16]
 80064a8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d0a2      	beq.n	80063f6 <_printf_float+0x9a>
 80064b0:	232d      	movs	r3, #45	; 0x2d
 80064b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064b6:	e79e      	b.n	80063f6 <_printf_float+0x9a>
 80064b8:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80064bc:	f000 816e 	beq.w	800679c <_printf_float+0x440>
 80064c0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80064c4:	d1b9      	bne.n	800643a <_printf_float+0xde>
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1b7      	bne.n	800643a <_printf_float+0xde>
 80064ca:	2301      	movs	r3, #1
 80064cc:	e7b4      	b.n	8006438 <_printf_float+0xdc>
 80064ce:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80064d2:	d119      	bne.n	8006508 <_printf_float+0x1ac>
 80064d4:	2900      	cmp	r1, #0
 80064d6:	6863      	ldr	r3, [r4, #4]
 80064d8:	dd0c      	ble.n	80064f4 <_printf_float+0x198>
 80064da:	6121      	str	r1, [r4, #16]
 80064dc:	b913      	cbnz	r3, 80064e4 <_printf_float+0x188>
 80064de:	6822      	ldr	r2, [r4, #0]
 80064e0:	07d2      	lsls	r2, r2, #31
 80064e2:	d502      	bpl.n	80064ea <_printf_float+0x18e>
 80064e4:	3301      	adds	r3, #1
 80064e6:	440b      	add	r3, r1
 80064e8:	6123      	str	r3, [r4, #16]
 80064ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064ec:	f04f 0900 	mov.w	r9, #0
 80064f0:	65a3      	str	r3, [r4, #88]	; 0x58
 80064f2:	e7d9      	b.n	80064a8 <_printf_float+0x14c>
 80064f4:	b913      	cbnz	r3, 80064fc <_printf_float+0x1a0>
 80064f6:	6822      	ldr	r2, [r4, #0]
 80064f8:	07d0      	lsls	r0, r2, #31
 80064fa:	d501      	bpl.n	8006500 <_printf_float+0x1a4>
 80064fc:	3302      	adds	r3, #2
 80064fe:	e7f3      	b.n	80064e8 <_printf_float+0x18c>
 8006500:	2301      	movs	r3, #1
 8006502:	e7f1      	b.n	80064e8 <_printf_float+0x18c>
 8006504:	f04f 0867 	mov.w	r8, #103	; 0x67
 8006508:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800650c:	4293      	cmp	r3, r2
 800650e:	db05      	blt.n	800651c <_printf_float+0x1c0>
 8006510:	6822      	ldr	r2, [r4, #0]
 8006512:	6123      	str	r3, [r4, #16]
 8006514:	07d1      	lsls	r1, r2, #31
 8006516:	d5e8      	bpl.n	80064ea <_printf_float+0x18e>
 8006518:	3301      	adds	r3, #1
 800651a:	e7e5      	b.n	80064e8 <_printf_float+0x18c>
 800651c:	2b00      	cmp	r3, #0
 800651e:	bfcc      	ite	gt
 8006520:	2301      	movgt	r3, #1
 8006522:	f1c3 0302 	rsble	r3, r3, #2
 8006526:	4413      	add	r3, r2
 8006528:	e7de      	b.n	80064e8 <_printf_float+0x18c>
 800652a:	6823      	ldr	r3, [r4, #0]
 800652c:	055a      	lsls	r2, r3, #21
 800652e:	d407      	bmi.n	8006540 <_printf_float+0x1e4>
 8006530:	6923      	ldr	r3, [r4, #16]
 8006532:	463a      	mov	r2, r7
 8006534:	4659      	mov	r1, fp
 8006536:	4628      	mov	r0, r5
 8006538:	47b0      	blx	r6
 800653a:	3001      	adds	r0, #1
 800653c:	d129      	bne.n	8006592 <_printf_float+0x236>
 800653e:	e764      	b.n	800640a <_printf_float+0xae>
 8006540:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006544:	f240 80d7 	bls.w	80066f6 <_printf_float+0x39a>
 8006548:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800654c:	2200      	movs	r2, #0
 800654e:	2300      	movs	r3, #0
 8006550:	f7fa fa2a 	bl	80009a8 <__aeabi_dcmpeq>
 8006554:	b388      	cbz	r0, 80065ba <_printf_float+0x25e>
 8006556:	2301      	movs	r3, #1
 8006558:	4a40      	ldr	r2, [pc, #256]	; (800665c <_printf_float+0x300>)
 800655a:	4659      	mov	r1, fp
 800655c:	4628      	mov	r0, r5
 800655e:	47b0      	blx	r6
 8006560:	3001      	adds	r0, #1
 8006562:	f43f af52 	beq.w	800640a <_printf_float+0xae>
 8006566:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800656a:	429a      	cmp	r2, r3
 800656c:	db02      	blt.n	8006574 <_printf_float+0x218>
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	07d8      	lsls	r0, r3, #31
 8006572:	d50e      	bpl.n	8006592 <_printf_float+0x236>
 8006574:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006578:	4659      	mov	r1, fp
 800657a:	4628      	mov	r0, r5
 800657c:	47b0      	blx	r6
 800657e:	3001      	adds	r0, #1
 8006580:	f43f af43 	beq.w	800640a <_printf_float+0xae>
 8006584:	2700      	movs	r7, #0
 8006586:	f104 081a 	add.w	r8, r4, #26
 800658a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800658c:	3b01      	subs	r3, #1
 800658e:	42bb      	cmp	r3, r7
 8006590:	dc09      	bgt.n	80065a6 <_printf_float+0x24a>
 8006592:	6823      	ldr	r3, [r4, #0]
 8006594:	079f      	lsls	r7, r3, #30
 8006596:	f100 80fd 	bmi.w	8006794 <_printf_float+0x438>
 800659a:	68e0      	ldr	r0, [r4, #12]
 800659c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800659e:	4298      	cmp	r0, r3
 80065a0:	bfb8      	it	lt
 80065a2:	4618      	movlt	r0, r3
 80065a4:	e733      	b.n	800640e <_printf_float+0xb2>
 80065a6:	2301      	movs	r3, #1
 80065a8:	4642      	mov	r2, r8
 80065aa:	4659      	mov	r1, fp
 80065ac:	4628      	mov	r0, r5
 80065ae:	47b0      	blx	r6
 80065b0:	3001      	adds	r0, #1
 80065b2:	f43f af2a 	beq.w	800640a <_printf_float+0xae>
 80065b6:	3701      	adds	r7, #1
 80065b8:	e7e7      	b.n	800658a <_printf_float+0x22e>
 80065ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065bc:	2b00      	cmp	r3, #0
 80065be:	dc2b      	bgt.n	8006618 <_printf_float+0x2bc>
 80065c0:	2301      	movs	r3, #1
 80065c2:	4a26      	ldr	r2, [pc, #152]	; (800665c <_printf_float+0x300>)
 80065c4:	4659      	mov	r1, fp
 80065c6:	4628      	mov	r0, r5
 80065c8:	47b0      	blx	r6
 80065ca:	3001      	adds	r0, #1
 80065cc:	f43f af1d 	beq.w	800640a <_printf_float+0xae>
 80065d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065d2:	b923      	cbnz	r3, 80065de <_printf_float+0x282>
 80065d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065d6:	b913      	cbnz	r3, 80065de <_printf_float+0x282>
 80065d8:	6823      	ldr	r3, [r4, #0]
 80065da:	07d9      	lsls	r1, r3, #31
 80065dc:	d5d9      	bpl.n	8006592 <_printf_float+0x236>
 80065de:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065e2:	4659      	mov	r1, fp
 80065e4:	4628      	mov	r0, r5
 80065e6:	47b0      	blx	r6
 80065e8:	3001      	adds	r0, #1
 80065ea:	f43f af0e 	beq.w	800640a <_printf_float+0xae>
 80065ee:	f04f 0800 	mov.w	r8, #0
 80065f2:	f104 091a 	add.w	r9, r4, #26
 80065f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065f8:	425b      	negs	r3, r3
 80065fa:	4543      	cmp	r3, r8
 80065fc:	dc01      	bgt.n	8006602 <_printf_float+0x2a6>
 80065fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006600:	e797      	b.n	8006532 <_printf_float+0x1d6>
 8006602:	2301      	movs	r3, #1
 8006604:	464a      	mov	r2, r9
 8006606:	4659      	mov	r1, fp
 8006608:	4628      	mov	r0, r5
 800660a:	47b0      	blx	r6
 800660c:	3001      	adds	r0, #1
 800660e:	f43f aefc 	beq.w	800640a <_printf_float+0xae>
 8006612:	f108 0801 	add.w	r8, r8, #1
 8006616:	e7ee      	b.n	80065f6 <_printf_float+0x29a>
 8006618:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800661a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800661c:	429a      	cmp	r2, r3
 800661e:	bfa8      	it	ge
 8006620:	461a      	movge	r2, r3
 8006622:	2a00      	cmp	r2, #0
 8006624:	4690      	mov	r8, r2
 8006626:	dd07      	ble.n	8006638 <_printf_float+0x2dc>
 8006628:	4613      	mov	r3, r2
 800662a:	4659      	mov	r1, fp
 800662c:	463a      	mov	r2, r7
 800662e:	4628      	mov	r0, r5
 8006630:	47b0      	blx	r6
 8006632:	3001      	adds	r0, #1
 8006634:	f43f aee9 	beq.w	800640a <_printf_float+0xae>
 8006638:	f104 031a 	add.w	r3, r4, #26
 800663c:	f04f 0a00 	mov.w	sl, #0
 8006640:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8006644:	930b      	str	r3, [sp, #44]	; 0x2c
 8006646:	e015      	b.n	8006674 <_printf_float+0x318>
 8006648:	7fefffff 	.word	0x7fefffff
 800664c:	08008342 	.word	0x08008342
 8006650:	0800833e 	.word	0x0800833e
 8006654:	0800834a 	.word	0x0800834a
 8006658:	08008346 	.word	0x08008346
 800665c:	0800834e 	.word	0x0800834e
 8006660:	2301      	movs	r3, #1
 8006662:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006664:	4659      	mov	r1, fp
 8006666:	4628      	mov	r0, r5
 8006668:	47b0      	blx	r6
 800666a:	3001      	adds	r0, #1
 800666c:	f43f aecd 	beq.w	800640a <_printf_float+0xae>
 8006670:	f10a 0a01 	add.w	sl, sl, #1
 8006674:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8006678:	eba9 0308 	sub.w	r3, r9, r8
 800667c:	4553      	cmp	r3, sl
 800667e:	dcef      	bgt.n	8006660 <_printf_float+0x304>
 8006680:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006684:	429a      	cmp	r2, r3
 8006686:	444f      	add	r7, r9
 8006688:	db14      	blt.n	80066b4 <_printf_float+0x358>
 800668a:	6823      	ldr	r3, [r4, #0]
 800668c:	07da      	lsls	r2, r3, #31
 800668e:	d411      	bmi.n	80066b4 <_printf_float+0x358>
 8006690:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006692:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006694:	eba3 0209 	sub.w	r2, r3, r9
 8006698:	eba3 0901 	sub.w	r9, r3, r1
 800669c:	4591      	cmp	r9, r2
 800669e:	bfa8      	it	ge
 80066a0:	4691      	movge	r9, r2
 80066a2:	f1b9 0f00 	cmp.w	r9, #0
 80066a6:	dc0d      	bgt.n	80066c4 <_printf_float+0x368>
 80066a8:	2700      	movs	r7, #0
 80066aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066ae:	f104 081a 	add.w	r8, r4, #26
 80066b2:	e018      	b.n	80066e6 <_printf_float+0x38a>
 80066b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066b8:	4659      	mov	r1, fp
 80066ba:	4628      	mov	r0, r5
 80066bc:	47b0      	blx	r6
 80066be:	3001      	adds	r0, #1
 80066c0:	d1e6      	bne.n	8006690 <_printf_float+0x334>
 80066c2:	e6a2      	b.n	800640a <_printf_float+0xae>
 80066c4:	464b      	mov	r3, r9
 80066c6:	463a      	mov	r2, r7
 80066c8:	4659      	mov	r1, fp
 80066ca:	4628      	mov	r0, r5
 80066cc:	47b0      	blx	r6
 80066ce:	3001      	adds	r0, #1
 80066d0:	d1ea      	bne.n	80066a8 <_printf_float+0x34c>
 80066d2:	e69a      	b.n	800640a <_printf_float+0xae>
 80066d4:	2301      	movs	r3, #1
 80066d6:	4642      	mov	r2, r8
 80066d8:	4659      	mov	r1, fp
 80066da:	4628      	mov	r0, r5
 80066dc:	47b0      	blx	r6
 80066de:	3001      	adds	r0, #1
 80066e0:	f43f ae93 	beq.w	800640a <_printf_float+0xae>
 80066e4:	3701      	adds	r7, #1
 80066e6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80066ea:	1a9b      	subs	r3, r3, r2
 80066ec:	eba3 0309 	sub.w	r3, r3, r9
 80066f0:	42bb      	cmp	r3, r7
 80066f2:	dcef      	bgt.n	80066d4 <_printf_float+0x378>
 80066f4:	e74d      	b.n	8006592 <_printf_float+0x236>
 80066f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066f8:	2a01      	cmp	r2, #1
 80066fa:	dc01      	bgt.n	8006700 <_printf_float+0x3a4>
 80066fc:	07db      	lsls	r3, r3, #31
 80066fe:	d538      	bpl.n	8006772 <_printf_float+0x416>
 8006700:	2301      	movs	r3, #1
 8006702:	463a      	mov	r2, r7
 8006704:	4659      	mov	r1, fp
 8006706:	4628      	mov	r0, r5
 8006708:	47b0      	blx	r6
 800670a:	3001      	adds	r0, #1
 800670c:	f43f ae7d 	beq.w	800640a <_printf_float+0xae>
 8006710:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006714:	4659      	mov	r1, fp
 8006716:	4628      	mov	r0, r5
 8006718:	47b0      	blx	r6
 800671a:	3001      	adds	r0, #1
 800671c:	f107 0701 	add.w	r7, r7, #1
 8006720:	f43f ae73 	beq.w	800640a <_printf_float+0xae>
 8006724:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006728:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800672a:	2200      	movs	r2, #0
 800672c:	f103 38ff 	add.w	r8, r3, #4294967295
 8006730:	2300      	movs	r3, #0
 8006732:	f7fa f939 	bl	80009a8 <__aeabi_dcmpeq>
 8006736:	b9c0      	cbnz	r0, 800676a <_printf_float+0x40e>
 8006738:	4643      	mov	r3, r8
 800673a:	463a      	mov	r2, r7
 800673c:	4659      	mov	r1, fp
 800673e:	4628      	mov	r0, r5
 8006740:	47b0      	blx	r6
 8006742:	3001      	adds	r0, #1
 8006744:	d10d      	bne.n	8006762 <_printf_float+0x406>
 8006746:	e660      	b.n	800640a <_printf_float+0xae>
 8006748:	2301      	movs	r3, #1
 800674a:	4642      	mov	r2, r8
 800674c:	4659      	mov	r1, fp
 800674e:	4628      	mov	r0, r5
 8006750:	47b0      	blx	r6
 8006752:	3001      	adds	r0, #1
 8006754:	f43f ae59 	beq.w	800640a <_printf_float+0xae>
 8006758:	3701      	adds	r7, #1
 800675a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800675c:	3b01      	subs	r3, #1
 800675e:	42bb      	cmp	r3, r7
 8006760:	dcf2      	bgt.n	8006748 <_printf_float+0x3ec>
 8006762:	464b      	mov	r3, r9
 8006764:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006768:	e6e4      	b.n	8006534 <_printf_float+0x1d8>
 800676a:	2700      	movs	r7, #0
 800676c:	f104 081a 	add.w	r8, r4, #26
 8006770:	e7f3      	b.n	800675a <_printf_float+0x3fe>
 8006772:	2301      	movs	r3, #1
 8006774:	e7e1      	b.n	800673a <_printf_float+0x3de>
 8006776:	2301      	movs	r3, #1
 8006778:	4642      	mov	r2, r8
 800677a:	4659      	mov	r1, fp
 800677c:	4628      	mov	r0, r5
 800677e:	47b0      	blx	r6
 8006780:	3001      	adds	r0, #1
 8006782:	f43f ae42 	beq.w	800640a <_printf_float+0xae>
 8006786:	3701      	adds	r7, #1
 8006788:	68e3      	ldr	r3, [r4, #12]
 800678a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800678c:	1a9b      	subs	r3, r3, r2
 800678e:	42bb      	cmp	r3, r7
 8006790:	dcf1      	bgt.n	8006776 <_printf_float+0x41a>
 8006792:	e702      	b.n	800659a <_printf_float+0x23e>
 8006794:	2700      	movs	r7, #0
 8006796:	f104 0819 	add.w	r8, r4, #25
 800679a:	e7f5      	b.n	8006788 <_printf_float+0x42c>
 800679c:	2b00      	cmp	r3, #0
 800679e:	f43f ae94 	beq.w	80064ca <_printf_float+0x16e>
 80067a2:	f04f 0c00 	mov.w	ip, #0
 80067a6:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 80067aa:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80067ae:	6022      	str	r2, [r4, #0]
 80067b0:	e9cd 0803 	strd	r0, r8, [sp, #12]
 80067b4:	e9cd 2101 	strd	r2, r1, [sp, #4]
 80067b8:	9300      	str	r3, [sp, #0]
 80067ba:	463a      	mov	r2, r7
 80067bc:	464b      	mov	r3, r9
 80067be:	4628      	mov	r0, r5
 80067c0:	f7ff fd3a 	bl	8006238 <__cvt>
 80067c4:	4607      	mov	r7, r0
 80067c6:	e64f      	b.n	8006468 <_printf_float+0x10c>

080067c8 <_printf_common>:
 80067c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067cc:	4691      	mov	r9, r2
 80067ce:	461f      	mov	r7, r3
 80067d0:	688a      	ldr	r2, [r1, #8]
 80067d2:	690b      	ldr	r3, [r1, #16]
 80067d4:	4606      	mov	r6, r0
 80067d6:	4293      	cmp	r3, r2
 80067d8:	bfb8      	it	lt
 80067da:	4613      	movlt	r3, r2
 80067dc:	f8c9 3000 	str.w	r3, [r9]
 80067e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80067e4:	460c      	mov	r4, r1
 80067e6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067ea:	b112      	cbz	r2, 80067f2 <_printf_common+0x2a>
 80067ec:	3301      	adds	r3, #1
 80067ee:	f8c9 3000 	str.w	r3, [r9]
 80067f2:	6823      	ldr	r3, [r4, #0]
 80067f4:	0699      	lsls	r1, r3, #26
 80067f6:	bf42      	ittt	mi
 80067f8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80067fc:	3302      	addmi	r3, #2
 80067fe:	f8c9 3000 	strmi.w	r3, [r9]
 8006802:	6825      	ldr	r5, [r4, #0]
 8006804:	f015 0506 	ands.w	r5, r5, #6
 8006808:	d107      	bne.n	800681a <_printf_common+0x52>
 800680a:	f104 0a19 	add.w	sl, r4, #25
 800680e:	68e3      	ldr	r3, [r4, #12]
 8006810:	f8d9 2000 	ldr.w	r2, [r9]
 8006814:	1a9b      	subs	r3, r3, r2
 8006816:	42ab      	cmp	r3, r5
 8006818:	dc29      	bgt.n	800686e <_printf_common+0xa6>
 800681a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800681e:	6822      	ldr	r2, [r4, #0]
 8006820:	3300      	adds	r3, #0
 8006822:	bf18      	it	ne
 8006824:	2301      	movne	r3, #1
 8006826:	0692      	lsls	r2, r2, #26
 8006828:	d42e      	bmi.n	8006888 <_printf_common+0xc0>
 800682a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800682e:	4639      	mov	r1, r7
 8006830:	4630      	mov	r0, r6
 8006832:	47c0      	blx	r8
 8006834:	3001      	adds	r0, #1
 8006836:	d021      	beq.n	800687c <_printf_common+0xb4>
 8006838:	6823      	ldr	r3, [r4, #0]
 800683a:	68e5      	ldr	r5, [r4, #12]
 800683c:	f003 0306 	and.w	r3, r3, #6
 8006840:	2b04      	cmp	r3, #4
 8006842:	bf18      	it	ne
 8006844:	2500      	movne	r5, #0
 8006846:	f8d9 2000 	ldr.w	r2, [r9]
 800684a:	f04f 0900 	mov.w	r9, #0
 800684e:	bf08      	it	eq
 8006850:	1aad      	subeq	r5, r5, r2
 8006852:	68a3      	ldr	r3, [r4, #8]
 8006854:	6922      	ldr	r2, [r4, #16]
 8006856:	bf08      	it	eq
 8006858:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800685c:	4293      	cmp	r3, r2
 800685e:	bfc4      	itt	gt
 8006860:	1a9b      	subgt	r3, r3, r2
 8006862:	18ed      	addgt	r5, r5, r3
 8006864:	341a      	adds	r4, #26
 8006866:	454d      	cmp	r5, r9
 8006868:	d11a      	bne.n	80068a0 <_printf_common+0xd8>
 800686a:	2000      	movs	r0, #0
 800686c:	e008      	b.n	8006880 <_printf_common+0xb8>
 800686e:	2301      	movs	r3, #1
 8006870:	4652      	mov	r2, sl
 8006872:	4639      	mov	r1, r7
 8006874:	4630      	mov	r0, r6
 8006876:	47c0      	blx	r8
 8006878:	3001      	adds	r0, #1
 800687a:	d103      	bne.n	8006884 <_printf_common+0xbc>
 800687c:	f04f 30ff 	mov.w	r0, #4294967295
 8006880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006884:	3501      	adds	r5, #1
 8006886:	e7c2      	b.n	800680e <_printf_common+0x46>
 8006888:	2030      	movs	r0, #48	; 0x30
 800688a:	18e1      	adds	r1, r4, r3
 800688c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006890:	1c5a      	adds	r2, r3, #1
 8006892:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006896:	4422      	add	r2, r4
 8006898:	3302      	adds	r3, #2
 800689a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800689e:	e7c4      	b.n	800682a <_printf_common+0x62>
 80068a0:	2301      	movs	r3, #1
 80068a2:	4622      	mov	r2, r4
 80068a4:	4639      	mov	r1, r7
 80068a6:	4630      	mov	r0, r6
 80068a8:	47c0      	blx	r8
 80068aa:	3001      	adds	r0, #1
 80068ac:	d0e6      	beq.n	800687c <_printf_common+0xb4>
 80068ae:	f109 0901 	add.w	r9, r9, #1
 80068b2:	e7d8      	b.n	8006866 <_printf_common+0x9e>

080068b4 <_printf_i>:
 80068b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80068b8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80068bc:	460c      	mov	r4, r1
 80068be:	7e09      	ldrb	r1, [r1, #24]
 80068c0:	b085      	sub	sp, #20
 80068c2:	296e      	cmp	r1, #110	; 0x6e
 80068c4:	4617      	mov	r7, r2
 80068c6:	4606      	mov	r6, r0
 80068c8:	4698      	mov	r8, r3
 80068ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80068cc:	f000 80b3 	beq.w	8006a36 <_printf_i+0x182>
 80068d0:	d822      	bhi.n	8006918 <_printf_i+0x64>
 80068d2:	2963      	cmp	r1, #99	; 0x63
 80068d4:	d036      	beq.n	8006944 <_printf_i+0x90>
 80068d6:	d80a      	bhi.n	80068ee <_printf_i+0x3a>
 80068d8:	2900      	cmp	r1, #0
 80068da:	f000 80b9 	beq.w	8006a50 <_printf_i+0x19c>
 80068de:	2958      	cmp	r1, #88	; 0x58
 80068e0:	f000 8083 	beq.w	80069ea <_printf_i+0x136>
 80068e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068e8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80068ec:	e032      	b.n	8006954 <_printf_i+0xa0>
 80068ee:	2964      	cmp	r1, #100	; 0x64
 80068f0:	d001      	beq.n	80068f6 <_printf_i+0x42>
 80068f2:	2969      	cmp	r1, #105	; 0x69
 80068f4:	d1f6      	bne.n	80068e4 <_printf_i+0x30>
 80068f6:	6820      	ldr	r0, [r4, #0]
 80068f8:	6813      	ldr	r3, [r2, #0]
 80068fa:	0605      	lsls	r5, r0, #24
 80068fc:	f103 0104 	add.w	r1, r3, #4
 8006900:	d52a      	bpl.n	8006958 <_printf_i+0xa4>
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	6011      	str	r1, [r2, #0]
 8006906:	2b00      	cmp	r3, #0
 8006908:	da03      	bge.n	8006912 <_printf_i+0x5e>
 800690a:	222d      	movs	r2, #45	; 0x2d
 800690c:	425b      	negs	r3, r3
 800690e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006912:	486f      	ldr	r0, [pc, #444]	; (8006ad0 <_printf_i+0x21c>)
 8006914:	220a      	movs	r2, #10
 8006916:	e039      	b.n	800698c <_printf_i+0xd8>
 8006918:	2973      	cmp	r1, #115	; 0x73
 800691a:	f000 809d 	beq.w	8006a58 <_printf_i+0x1a4>
 800691e:	d808      	bhi.n	8006932 <_printf_i+0x7e>
 8006920:	296f      	cmp	r1, #111	; 0x6f
 8006922:	d020      	beq.n	8006966 <_printf_i+0xb2>
 8006924:	2970      	cmp	r1, #112	; 0x70
 8006926:	d1dd      	bne.n	80068e4 <_printf_i+0x30>
 8006928:	6823      	ldr	r3, [r4, #0]
 800692a:	f043 0320 	orr.w	r3, r3, #32
 800692e:	6023      	str	r3, [r4, #0]
 8006930:	e003      	b.n	800693a <_printf_i+0x86>
 8006932:	2975      	cmp	r1, #117	; 0x75
 8006934:	d017      	beq.n	8006966 <_printf_i+0xb2>
 8006936:	2978      	cmp	r1, #120	; 0x78
 8006938:	d1d4      	bne.n	80068e4 <_printf_i+0x30>
 800693a:	2378      	movs	r3, #120	; 0x78
 800693c:	4865      	ldr	r0, [pc, #404]	; (8006ad4 <_printf_i+0x220>)
 800693e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006942:	e055      	b.n	80069f0 <_printf_i+0x13c>
 8006944:	6813      	ldr	r3, [r2, #0]
 8006946:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800694a:	1d19      	adds	r1, r3, #4
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	6011      	str	r1, [r2, #0]
 8006950:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006954:	2301      	movs	r3, #1
 8006956:	e08c      	b.n	8006a72 <_printf_i+0x1be>
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800695e:	6011      	str	r1, [r2, #0]
 8006960:	bf18      	it	ne
 8006962:	b21b      	sxthne	r3, r3
 8006964:	e7cf      	b.n	8006906 <_printf_i+0x52>
 8006966:	6813      	ldr	r3, [r2, #0]
 8006968:	6825      	ldr	r5, [r4, #0]
 800696a:	1d18      	adds	r0, r3, #4
 800696c:	6010      	str	r0, [r2, #0]
 800696e:	0628      	lsls	r0, r5, #24
 8006970:	d501      	bpl.n	8006976 <_printf_i+0xc2>
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	e002      	b.n	800697c <_printf_i+0xc8>
 8006976:	0668      	lsls	r0, r5, #25
 8006978:	d5fb      	bpl.n	8006972 <_printf_i+0xbe>
 800697a:	881b      	ldrh	r3, [r3, #0]
 800697c:	296f      	cmp	r1, #111	; 0x6f
 800697e:	bf14      	ite	ne
 8006980:	220a      	movne	r2, #10
 8006982:	2208      	moveq	r2, #8
 8006984:	4852      	ldr	r0, [pc, #328]	; (8006ad0 <_printf_i+0x21c>)
 8006986:	2100      	movs	r1, #0
 8006988:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800698c:	6865      	ldr	r5, [r4, #4]
 800698e:	2d00      	cmp	r5, #0
 8006990:	60a5      	str	r5, [r4, #8]
 8006992:	f2c0 8095 	blt.w	8006ac0 <_printf_i+0x20c>
 8006996:	6821      	ldr	r1, [r4, #0]
 8006998:	f021 0104 	bic.w	r1, r1, #4
 800699c:	6021      	str	r1, [r4, #0]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d13d      	bne.n	8006a1e <_printf_i+0x16a>
 80069a2:	2d00      	cmp	r5, #0
 80069a4:	f040 808e 	bne.w	8006ac4 <_printf_i+0x210>
 80069a8:	4665      	mov	r5, ip
 80069aa:	2a08      	cmp	r2, #8
 80069ac:	d10b      	bne.n	80069c6 <_printf_i+0x112>
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	07db      	lsls	r3, r3, #31
 80069b2:	d508      	bpl.n	80069c6 <_printf_i+0x112>
 80069b4:	6923      	ldr	r3, [r4, #16]
 80069b6:	6862      	ldr	r2, [r4, #4]
 80069b8:	429a      	cmp	r2, r3
 80069ba:	bfde      	ittt	le
 80069bc:	2330      	movle	r3, #48	; 0x30
 80069be:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069c2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069c6:	ebac 0305 	sub.w	r3, ip, r5
 80069ca:	6123      	str	r3, [r4, #16]
 80069cc:	f8cd 8000 	str.w	r8, [sp]
 80069d0:	463b      	mov	r3, r7
 80069d2:	aa03      	add	r2, sp, #12
 80069d4:	4621      	mov	r1, r4
 80069d6:	4630      	mov	r0, r6
 80069d8:	f7ff fef6 	bl	80067c8 <_printf_common>
 80069dc:	3001      	adds	r0, #1
 80069de:	d14d      	bne.n	8006a7c <_printf_i+0x1c8>
 80069e0:	f04f 30ff 	mov.w	r0, #4294967295
 80069e4:	b005      	add	sp, #20
 80069e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80069ea:	4839      	ldr	r0, [pc, #228]	; (8006ad0 <_printf_i+0x21c>)
 80069ec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80069f0:	6813      	ldr	r3, [r2, #0]
 80069f2:	6821      	ldr	r1, [r4, #0]
 80069f4:	1d1d      	adds	r5, r3, #4
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	6015      	str	r5, [r2, #0]
 80069fa:	060a      	lsls	r2, r1, #24
 80069fc:	d50b      	bpl.n	8006a16 <_printf_i+0x162>
 80069fe:	07ca      	lsls	r2, r1, #31
 8006a00:	bf44      	itt	mi
 8006a02:	f041 0120 	orrmi.w	r1, r1, #32
 8006a06:	6021      	strmi	r1, [r4, #0]
 8006a08:	b91b      	cbnz	r3, 8006a12 <_printf_i+0x15e>
 8006a0a:	6822      	ldr	r2, [r4, #0]
 8006a0c:	f022 0220 	bic.w	r2, r2, #32
 8006a10:	6022      	str	r2, [r4, #0]
 8006a12:	2210      	movs	r2, #16
 8006a14:	e7b7      	b.n	8006986 <_printf_i+0xd2>
 8006a16:	064d      	lsls	r5, r1, #25
 8006a18:	bf48      	it	mi
 8006a1a:	b29b      	uxthmi	r3, r3
 8006a1c:	e7ef      	b.n	80069fe <_printf_i+0x14a>
 8006a1e:	4665      	mov	r5, ip
 8006a20:	fbb3 f1f2 	udiv	r1, r3, r2
 8006a24:	fb02 3311 	mls	r3, r2, r1, r3
 8006a28:	5cc3      	ldrb	r3, [r0, r3]
 8006a2a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006a2e:	460b      	mov	r3, r1
 8006a30:	2900      	cmp	r1, #0
 8006a32:	d1f5      	bne.n	8006a20 <_printf_i+0x16c>
 8006a34:	e7b9      	b.n	80069aa <_printf_i+0xf6>
 8006a36:	6813      	ldr	r3, [r2, #0]
 8006a38:	6825      	ldr	r5, [r4, #0]
 8006a3a:	1d18      	adds	r0, r3, #4
 8006a3c:	6961      	ldr	r1, [r4, #20]
 8006a3e:	6010      	str	r0, [r2, #0]
 8006a40:	0628      	lsls	r0, r5, #24
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	d501      	bpl.n	8006a4a <_printf_i+0x196>
 8006a46:	6019      	str	r1, [r3, #0]
 8006a48:	e002      	b.n	8006a50 <_printf_i+0x19c>
 8006a4a:	066a      	lsls	r2, r5, #25
 8006a4c:	d5fb      	bpl.n	8006a46 <_printf_i+0x192>
 8006a4e:	8019      	strh	r1, [r3, #0]
 8006a50:	2300      	movs	r3, #0
 8006a52:	4665      	mov	r5, ip
 8006a54:	6123      	str	r3, [r4, #16]
 8006a56:	e7b9      	b.n	80069cc <_printf_i+0x118>
 8006a58:	6813      	ldr	r3, [r2, #0]
 8006a5a:	1d19      	adds	r1, r3, #4
 8006a5c:	6011      	str	r1, [r2, #0]
 8006a5e:	681d      	ldr	r5, [r3, #0]
 8006a60:	6862      	ldr	r2, [r4, #4]
 8006a62:	2100      	movs	r1, #0
 8006a64:	4628      	mov	r0, r5
 8006a66:	f000 fed1 	bl	800780c <memchr>
 8006a6a:	b108      	cbz	r0, 8006a70 <_printf_i+0x1bc>
 8006a6c:	1b40      	subs	r0, r0, r5
 8006a6e:	6060      	str	r0, [r4, #4]
 8006a70:	6863      	ldr	r3, [r4, #4]
 8006a72:	6123      	str	r3, [r4, #16]
 8006a74:	2300      	movs	r3, #0
 8006a76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a7a:	e7a7      	b.n	80069cc <_printf_i+0x118>
 8006a7c:	6923      	ldr	r3, [r4, #16]
 8006a7e:	462a      	mov	r2, r5
 8006a80:	4639      	mov	r1, r7
 8006a82:	4630      	mov	r0, r6
 8006a84:	47c0      	blx	r8
 8006a86:	3001      	adds	r0, #1
 8006a88:	d0aa      	beq.n	80069e0 <_printf_i+0x12c>
 8006a8a:	6823      	ldr	r3, [r4, #0]
 8006a8c:	079b      	lsls	r3, r3, #30
 8006a8e:	d413      	bmi.n	8006ab8 <_printf_i+0x204>
 8006a90:	68e0      	ldr	r0, [r4, #12]
 8006a92:	9b03      	ldr	r3, [sp, #12]
 8006a94:	4298      	cmp	r0, r3
 8006a96:	bfb8      	it	lt
 8006a98:	4618      	movlt	r0, r3
 8006a9a:	e7a3      	b.n	80069e4 <_printf_i+0x130>
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	464a      	mov	r2, r9
 8006aa0:	4639      	mov	r1, r7
 8006aa2:	4630      	mov	r0, r6
 8006aa4:	47c0      	blx	r8
 8006aa6:	3001      	adds	r0, #1
 8006aa8:	d09a      	beq.n	80069e0 <_printf_i+0x12c>
 8006aaa:	3501      	adds	r5, #1
 8006aac:	68e3      	ldr	r3, [r4, #12]
 8006aae:	9a03      	ldr	r2, [sp, #12]
 8006ab0:	1a9b      	subs	r3, r3, r2
 8006ab2:	42ab      	cmp	r3, r5
 8006ab4:	dcf2      	bgt.n	8006a9c <_printf_i+0x1e8>
 8006ab6:	e7eb      	b.n	8006a90 <_printf_i+0x1dc>
 8006ab8:	2500      	movs	r5, #0
 8006aba:	f104 0919 	add.w	r9, r4, #25
 8006abe:	e7f5      	b.n	8006aac <_printf_i+0x1f8>
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d1ac      	bne.n	8006a1e <_printf_i+0x16a>
 8006ac4:	7803      	ldrb	r3, [r0, #0]
 8006ac6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006aca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ace:	e76c      	b.n	80069aa <_printf_i+0xf6>
 8006ad0:	08008350 	.word	0x08008350
 8006ad4:	08008361 	.word	0x08008361

08006ad8 <_sbrk_r>:
 8006ad8:	b538      	push	{r3, r4, r5, lr}
 8006ada:	2300      	movs	r3, #0
 8006adc:	4c05      	ldr	r4, [pc, #20]	; (8006af4 <_sbrk_r+0x1c>)
 8006ade:	4605      	mov	r5, r0
 8006ae0:	4608      	mov	r0, r1
 8006ae2:	6023      	str	r3, [r4, #0]
 8006ae4:	f7fb fb00 	bl	80020e8 <_sbrk>
 8006ae8:	1c43      	adds	r3, r0, #1
 8006aea:	d102      	bne.n	8006af2 <_sbrk_r+0x1a>
 8006aec:	6823      	ldr	r3, [r4, #0]
 8006aee:	b103      	cbz	r3, 8006af2 <_sbrk_r+0x1a>
 8006af0:	602b      	str	r3, [r5, #0]
 8006af2:	bd38      	pop	{r3, r4, r5, pc}
 8006af4:	20003eb4 	.word	0x20003eb4

08006af8 <_vsniprintf_r>:
 8006af8:	b530      	push	{r4, r5, lr}
 8006afa:	1e14      	subs	r4, r2, #0
 8006afc:	4605      	mov	r5, r0
 8006afe:	b09b      	sub	sp, #108	; 0x6c
 8006b00:	4618      	mov	r0, r3
 8006b02:	da05      	bge.n	8006b10 <_vsniprintf_r+0x18>
 8006b04:	238b      	movs	r3, #139	; 0x8b
 8006b06:	f04f 30ff 	mov.w	r0, #4294967295
 8006b0a:	602b      	str	r3, [r5, #0]
 8006b0c:	b01b      	add	sp, #108	; 0x6c
 8006b0e:	bd30      	pop	{r4, r5, pc}
 8006b10:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006b14:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006b18:	bf0c      	ite	eq
 8006b1a:	4623      	moveq	r3, r4
 8006b1c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006b20:	9302      	str	r3, [sp, #8]
 8006b22:	9305      	str	r3, [sp, #20]
 8006b24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006b28:	9100      	str	r1, [sp, #0]
 8006b2a:	9104      	str	r1, [sp, #16]
 8006b2c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006b30:	4602      	mov	r2, r0
 8006b32:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006b34:	4669      	mov	r1, sp
 8006b36:	4628      	mov	r0, r5
 8006b38:	f001 f9bc 	bl	8007eb4 <_svfiprintf_r>
 8006b3c:	1c43      	adds	r3, r0, #1
 8006b3e:	bfbc      	itt	lt
 8006b40:	238b      	movlt	r3, #139	; 0x8b
 8006b42:	602b      	strlt	r3, [r5, #0]
 8006b44:	2c00      	cmp	r4, #0
 8006b46:	d0e1      	beq.n	8006b0c <_vsniprintf_r+0x14>
 8006b48:	2200      	movs	r2, #0
 8006b4a:	9b00      	ldr	r3, [sp, #0]
 8006b4c:	701a      	strb	r2, [r3, #0]
 8006b4e:	e7dd      	b.n	8006b0c <_vsniprintf_r+0x14>

08006b50 <vsniprintf>:
 8006b50:	b507      	push	{r0, r1, r2, lr}
 8006b52:	9300      	str	r3, [sp, #0]
 8006b54:	4613      	mov	r3, r2
 8006b56:	460a      	mov	r2, r1
 8006b58:	4601      	mov	r1, r0
 8006b5a:	4803      	ldr	r0, [pc, #12]	; (8006b68 <vsniprintf+0x18>)
 8006b5c:	6800      	ldr	r0, [r0, #0]
 8006b5e:	f7ff ffcb 	bl	8006af8 <_vsniprintf_r>
 8006b62:	b003      	add	sp, #12
 8006b64:	f85d fb04 	ldr.w	pc, [sp], #4
 8006b68:	20000018 	.word	0x20000018

08006b6c <quorem>:
 8006b6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b70:	6903      	ldr	r3, [r0, #16]
 8006b72:	690c      	ldr	r4, [r1, #16]
 8006b74:	4680      	mov	r8, r0
 8006b76:	42a3      	cmp	r3, r4
 8006b78:	f2c0 8084 	blt.w	8006c84 <quorem+0x118>
 8006b7c:	3c01      	subs	r4, #1
 8006b7e:	f101 0714 	add.w	r7, r1, #20
 8006b82:	f100 0614 	add.w	r6, r0, #20
 8006b86:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006b8a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006b8e:	3501      	adds	r5, #1
 8006b90:	fbb0 f5f5 	udiv	r5, r0, r5
 8006b94:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006b98:	eb06 030c 	add.w	r3, r6, ip
 8006b9c:	eb07 090c 	add.w	r9, r7, ip
 8006ba0:	9301      	str	r3, [sp, #4]
 8006ba2:	b39d      	cbz	r5, 8006c0c <quorem+0xa0>
 8006ba4:	f04f 0a00 	mov.w	sl, #0
 8006ba8:	4638      	mov	r0, r7
 8006baa:	46b6      	mov	lr, r6
 8006bac:	46d3      	mov	fp, sl
 8006bae:	f850 2b04 	ldr.w	r2, [r0], #4
 8006bb2:	b293      	uxth	r3, r2
 8006bb4:	fb05 a303 	mla	r3, r5, r3, sl
 8006bb8:	0c12      	lsrs	r2, r2, #16
 8006bba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006bbe:	fb05 a202 	mla	r2, r5, r2, sl
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	ebab 0303 	sub.w	r3, fp, r3
 8006bc8:	f8de b000 	ldr.w	fp, [lr]
 8006bcc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006bd0:	fa1f fb8b 	uxth.w	fp, fp
 8006bd4:	445b      	add	r3, fp
 8006bd6:	fa1f fb82 	uxth.w	fp, r2
 8006bda:	f8de 2000 	ldr.w	r2, [lr]
 8006bde:	4581      	cmp	r9, r0
 8006be0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006be4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bee:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006bf2:	f84e 3b04 	str.w	r3, [lr], #4
 8006bf6:	d2da      	bcs.n	8006bae <quorem+0x42>
 8006bf8:	f856 300c 	ldr.w	r3, [r6, ip]
 8006bfc:	b933      	cbnz	r3, 8006c0c <quorem+0xa0>
 8006bfe:	9b01      	ldr	r3, [sp, #4]
 8006c00:	3b04      	subs	r3, #4
 8006c02:	429e      	cmp	r6, r3
 8006c04:	461a      	mov	r2, r3
 8006c06:	d331      	bcc.n	8006c6c <quorem+0x100>
 8006c08:	f8c8 4010 	str.w	r4, [r8, #16]
 8006c0c:	4640      	mov	r0, r8
 8006c0e:	f001 f821 	bl	8007c54 <__mcmp>
 8006c12:	2800      	cmp	r0, #0
 8006c14:	db26      	blt.n	8006c64 <quorem+0xf8>
 8006c16:	4630      	mov	r0, r6
 8006c18:	f04f 0c00 	mov.w	ip, #0
 8006c1c:	3501      	adds	r5, #1
 8006c1e:	f857 1b04 	ldr.w	r1, [r7], #4
 8006c22:	f8d0 e000 	ldr.w	lr, [r0]
 8006c26:	b28b      	uxth	r3, r1
 8006c28:	ebac 0303 	sub.w	r3, ip, r3
 8006c2c:	fa1f f28e 	uxth.w	r2, lr
 8006c30:	4413      	add	r3, r2
 8006c32:	0c0a      	lsrs	r2, r1, #16
 8006c34:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006c38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c42:	45b9      	cmp	r9, r7
 8006c44:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006c48:	f840 3b04 	str.w	r3, [r0], #4
 8006c4c:	d2e7      	bcs.n	8006c1e <quorem+0xb2>
 8006c4e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006c52:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006c56:	b92a      	cbnz	r2, 8006c64 <quorem+0xf8>
 8006c58:	3b04      	subs	r3, #4
 8006c5a:	429e      	cmp	r6, r3
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	d30b      	bcc.n	8006c78 <quorem+0x10c>
 8006c60:	f8c8 4010 	str.w	r4, [r8, #16]
 8006c64:	4628      	mov	r0, r5
 8006c66:	b003      	add	sp, #12
 8006c68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c6c:	6812      	ldr	r2, [r2, #0]
 8006c6e:	3b04      	subs	r3, #4
 8006c70:	2a00      	cmp	r2, #0
 8006c72:	d1c9      	bne.n	8006c08 <quorem+0x9c>
 8006c74:	3c01      	subs	r4, #1
 8006c76:	e7c4      	b.n	8006c02 <quorem+0x96>
 8006c78:	6812      	ldr	r2, [r2, #0]
 8006c7a:	3b04      	subs	r3, #4
 8006c7c:	2a00      	cmp	r2, #0
 8006c7e:	d1ef      	bne.n	8006c60 <quorem+0xf4>
 8006c80:	3c01      	subs	r4, #1
 8006c82:	e7ea      	b.n	8006c5a <quorem+0xee>
 8006c84:	2000      	movs	r0, #0
 8006c86:	e7ee      	b.n	8006c66 <quorem+0xfa>

08006c88 <_dtoa_r>:
 8006c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c8c:	4616      	mov	r6, r2
 8006c8e:	461f      	mov	r7, r3
 8006c90:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006c92:	b095      	sub	sp, #84	; 0x54
 8006c94:	4604      	mov	r4, r0
 8006c96:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8006c9a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006c9e:	b93d      	cbnz	r5, 8006cb0 <_dtoa_r+0x28>
 8006ca0:	2010      	movs	r0, #16
 8006ca2:	f7ff f9ff 	bl	80060a4 <malloc>
 8006ca6:	6260      	str	r0, [r4, #36]	; 0x24
 8006ca8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006cac:	6005      	str	r5, [r0, #0]
 8006cae:	60c5      	str	r5, [r0, #12]
 8006cb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cb2:	6819      	ldr	r1, [r3, #0]
 8006cb4:	b151      	cbz	r1, 8006ccc <_dtoa_r+0x44>
 8006cb6:	685a      	ldr	r2, [r3, #4]
 8006cb8:	2301      	movs	r3, #1
 8006cba:	4093      	lsls	r3, r2
 8006cbc:	604a      	str	r2, [r1, #4]
 8006cbe:	608b      	str	r3, [r1, #8]
 8006cc0:	4620      	mov	r0, r4
 8006cc2:	f000 fde7 	bl	8007894 <_Bfree>
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cca:	601a      	str	r2, [r3, #0]
 8006ccc:	1e3b      	subs	r3, r7, #0
 8006cce:	bfaf      	iteee	ge
 8006cd0:	2300      	movge	r3, #0
 8006cd2:	2201      	movlt	r2, #1
 8006cd4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006cd8:	9303      	strlt	r3, [sp, #12]
 8006cda:	bfac      	ite	ge
 8006cdc:	f8c8 3000 	strge.w	r3, [r8]
 8006ce0:	f8c8 2000 	strlt.w	r2, [r8]
 8006ce4:	4bae      	ldr	r3, [pc, #696]	; (8006fa0 <_dtoa_r+0x318>)
 8006ce6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006cea:	ea33 0308 	bics.w	r3, r3, r8
 8006cee:	d11b      	bne.n	8006d28 <_dtoa_r+0xa0>
 8006cf0:	f242 730f 	movw	r3, #9999	; 0x270f
 8006cf4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006cf6:	6013      	str	r3, [r2, #0]
 8006cf8:	9b02      	ldr	r3, [sp, #8]
 8006cfa:	b923      	cbnz	r3, 8006d06 <_dtoa_r+0x7e>
 8006cfc:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006d00:	2800      	cmp	r0, #0
 8006d02:	f000 8545 	beq.w	8007790 <_dtoa_r+0xb08>
 8006d06:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d08:	b953      	cbnz	r3, 8006d20 <_dtoa_r+0x98>
 8006d0a:	4ba6      	ldr	r3, [pc, #664]	; (8006fa4 <_dtoa_r+0x31c>)
 8006d0c:	e021      	b.n	8006d52 <_dtoa_r+0xca>
 8006d0e:	4ba6      	ldr	r3, [pc, #664]	; (8006fa8 <_dtoa_r+0x320>)
 8006d10:	9306      	str	r3, [sp, #24]
 8006d12:	3308      	adds	r3, #8
 8006d14:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006d16:	6013      	str	r3, [r2, #0]
 8006d18:	9806      	ldr	r0, [sp, #24]
 8006d1a:	b015      	add	sp, #84	; 0x54
 8006d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d20:	4ba0      	ldr	r3, [pc, #640]	; (8006fa4 <_dtoa_r+0x31c>)
 8006d22:	9306      	str	r3, [sp, #24]
 8006d24:	3303      	adds	r3, #3
 8006d26:	e7f5      	b.n	8006d14 <_dtoa_r+0x8c>
 8006d28:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	2300      	movs	r3, #0
 8006d30:	4630      	mov	r0, r6
 8006d32:	4639      	mov	r1, r7
 8006d34:	f7f9 fe38 	bl	80009a8 <__aeabi_dcmpeq>
 8006d38:	4682      	mov	sl, r0
 8006d3a:	b160      	cbz	r0, 8006d56 <_dtoa_r+0xce>
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006d40:	6013      	str	r3, [r2, #0]
 8006d42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	f000 8520 	beq.w	800778a <_dtoa_r+0xb02>
 8006d4a:	4b98      	ldr	r3, [pc, #608]	; (8006fac <_dtoa_r+0x324>)
 8006d4c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006d4e:	6013      	str	r3, [r2, #0]
 8006d50:	3b01      	subs	r3, #1
 8006d52:	9306      	str	r3, [sp, #24]
 8006d54:	e7e0      	b.n	8006d18 <_dtoa_r+0x90>
 8006d56:	ab12      	add	r3, sp, #72	; 0x48
 8006d58:	9301      	str	r3, [sp, #4]
 8006d5a:	ab13      	add	r3, sp, #76	; 0x4c
 8006d5c:	9300      	str	r3, [sp, #0]
 8006d5e:	4632      	mov	r2, r6
 8006d60:	463b      	mov	r3, r7
 8006d62:	4620      	mov	r0, r4
 8006d64:	f000 ffee 	bl	8007d44 <__d2b>
 8006d68:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006d6c:	4683      	mov	fp, r0
 8006d6e:	2d00      	cmp	r5, #0
 8006d70:	d07d      	beq.n	8006e6e <_dtoa_r+0x1e6>
 8006d72:	46b0      	mov	r8, r6
 8006d74:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006d78:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8006d7c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8006d80:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006d84:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8006d88:	2200      	movs	r2, #0
 8006d8a:	4b89      	ldr	r3, [pc, #548]	; (8006fb0 <_dtoa_r+0x328>)
 8006d8c:	4640      	mov	r0, r8
 8006d8e:	4649      	mov	r1, r9
 8006d90:	f7f9 f9ea 	bl	8000168 <__aeabi_dsub>
 8006d94:	a37c      	add	r3, pc, #496	; (adr r3, 8006f88 <_dtoa_r+0x300>)
 8006d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9a:	f7f9 fb9d 	bl	80004d8 <__aeabi_dmul>
 8006d9e:	a37c      	add	r3, pc, #496	; (adr r3, 8006f90 <_dtoa_r+0x308>)
 8006da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da4:	f7f9 f9e2 	bl	800016c <__adddf3>
 8006da8:	4606      	mov	r6, r0
 8006daa:	4628      	mov	r0, r5
 8006dac:	460f      	mov	r7, r1
 8006dae:	f7f9 fb29 	bl	8000404 <__aeabi_i2d>
 8006db2:	a379      	add	r3, pc, #484	; (adr r3, 8006f98 <_dtoa_r+0x310>)
 8006db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db8:	f7f9 fb8e 	bl	80004d8 <__aeabi_dmul>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	460b      	mov	r3, r1
 8006dc0:	4630      	mov	r0, r6
 8006dc2:	4639      	mov	r1, r7
 8006dc4:	f7f9 f9d2 	bl	800016c <__adddf3>
 8006dc8:	4606      	mov	r6, r0
 8006dca:	460f      	mov	r7, r1
 8006dcc:	f7f9 fe34 	bl	8000a38 <__aeabi_d2iz>
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	4682      	mov	sl, r0
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	4639      	mov	r1, r7
 8006dda:	f7f9 fdef 	bl	80009bc <__aeabi_dcmplt>
 8006dde:	b148      	cbz	r0, 8006df4 <_dtoa_r+0x16c>
 8006de0:	4650      	mov	r0, sl
 8006de2:	f7f9 fb0f 	bl	8000404 <__aeabi_i2d>
 8006de6:	4632      	mov	r2, r6
 8006de8:	463b      	mov	r3, r7
 8006dea:	f7f9 fddd 	bl	80009a8 <__aeabi_dcmpeq>
 8006dee:	b908      	cbnz	r0, 8006df4 <_dtoa_r+0x16c>
 8006df0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006df4:	f1ba 0f16 	cmp.w	sl, #22
 8006df8:	d85a      	bhi.n	8006eb0 <_dtoa_r+0x228>
 8006dfa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006dfe:	496d      	ldr	r1, [pc, #436]	; (8006fb4 <_dtoa_r+0x32c>)
 8006e00:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006e04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e08:	f7f9 fdf6 	bl	80009f8 <__aeabi_dcmpgt>
 8006e0c:	2800      	cmp	r0, #0
 8006e0e:	d051      	beq.n	8006eb4 <_dtoa_r+0x22c>
 8006e10:	2300      	movs	r3, #0
 8006e12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e16:	930d      	str	r3, [sp, #52]	; 0x34
 8006e18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e1a:	1b5d      	subs	r5, r3, r5
 8006e1c:	1e6b      	subs	r3, r5, #1
 8006e1e:	9307      	str	r3, [sp, #28]
 8006e20:	bf43      	ittte	mi
 8006e22:	2300      	movmi	r3, #0
 8006e24:	f1c5 0901 	rsbmi	r9, r5, #1
 8006e28:	9307      	strmi	r3, [sp, #28]
 8006e2a:	f04f 0900 	movpl.w	r9, #0
 8006e2e:	f1ba 0f00 	cmp.w	sl, #0
 8006e32:	db41      	blt.n	8006eb8 <_dtoa_r+0x230>
 8006e34:	9b07      	ldr	r3, [sp, #28]
 8006e36:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8006e3a:	4453      	add	r3, sl
 8006e3c:	9307      	str	r3, [sp, #28]
 8006e3e:	2300      	movs	r3, #0
 8006e40:	9308      	str	r3, [sp, #32]
 8006e42:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006e44:	2b09      	cmp	r3, #9
 8006e46:	f200 808f 	bhi.w	8006f68 <_dtoa_r+0x2e0>
 8006e4a:	2b05      	cmp	r3, #5
 8006e4c:	bfc4      	itt	gt
 8006e4e:	3b04      	subgt	r3, #4
 8006e50:	931e      	strgt	r3, [sp, #120]	; 0x78
 8006e52:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006e54:	bfc8      	it	gt
 8006e56:	2500      	movgt	r5, #0
 8006e58:	f1a3 0302 	sub.w	r3, r3, #2
 8006e5c:	bfd8      	it	le
 8006e5e:	2501      	movle	r5, #1
 8006e60:	2b03      	cmp	r3, #3
 8006e62:	f200 808d 	bhi.w	8006f80 <_dtoa_r+0x2f8>
 8006e66:	e8df f003 	tbb	[pc, r3]
 8006e6a:	7d7b      	.short	0x7d7b
 8006e6c:	6f2f      	.short	0x6f2f
 8006e6e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006e72:	441d      	add	r5, r3
 8006e74:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006e78:	2820      	cmp	r0, #32
 8006e7a:	dd13      	ble.n	8006ea4 <_dtoa_r+0x21c>
 8006e7c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006e80:	9b02      	ldr	r3, [sp, #8]
 8006e82:	fa08 f800 	lsl.w	r8, r8, r0
 8006e86:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006e8a:	fa23 f000 	lsr.w	r0, r3, r0
 8006e8e:	ea48 0000 	orr.w	r0, r8, r0
 8006e92:	f7f9 faa7 	bl	80003e4 <__aeabi_ui2d>
 8006e96:	2301      	movs	r3, #1
 8006e98:	4680      	mov	r8, r0
 8006e9a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8006e9e:	3d01      	subs	r5, #1
 8006ea0:	9310      	str	r3, [sp, #64]	; 0x40
 8006ea2:	e771      	b.n	8006d88 <_dtoa_r+0x100>
 8006ea4:	9b02      	ldr	r3, [sp, #8]
 8006ea6:	f1c0 0020 	rsb	r0, r0, #32
 8006eaa:	fa03 f000 	lsl.w	r0, r3, r0
 8006eae:	e7f0      	b.n	8006e92 <_dtoa_r+0x20a>
 8006eb0:	2301      	movs	r3, #1
 8006eb2:	e7b0      	b.n	8006e16 <_dtoa_r+0x18e>
 8006eb4:	900d      	str	r0, [sp, #52]	; 0x34
 8006eb6:	e7af      	b.n	8006e18 <_dtoa_r+0x190>
 8006eb8:	f1ca 0300 	rsb	r3, sl, #0
 8006ebc:	9308      	str	r3, [sp, #32]
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	eba9 090a 	sub.w	r9, r9, sl
 8006ec4:	930c      	str	r3, [sp, #48]	; 0x30
 8006ec6:	e7bc      	b.n	8006e42 <_dtoa_r+0x1ba>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	9309      	str	r3, [sp, #36]	; 0x24
 8006ecc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	dd74      	ble.n	8006fbc <_dtoa_r+0x334>
 8006ed2:	4698      	mov	r8, r3
 8006ed4:	9304      	str	r3, [sp, #16]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006eda:	6072      	str	r2, [r6, #4]
 8006edc:	2204      	movs	r2, #4
 8006ede:	f102 0014 	add.w	r0, r2, #20
 8006ee2:	4298      	cmp	r0, r3
 8006ee4:	6871      	ldr	r1, [r6, #4]
 8006ee6:	d96e      	bls.n	8006fc6 <_dtoa_r+0x33e>
 8006ee8:	4620      	mov	r0, r4
 8006eea:	f000 fc9f 	bl	800782c <_Balloc>
 8006eee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ef0:	6030      	str	r0, [r6, #0]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f1b8 0f0e 	cmp.w	r8, #14
 8006ef8:	9306      	str	r3, [sp, #24]
 8006efa:	f200 80ed 	bhi.w	80070d8 <_dtoa_r+0x450>
 8006efe:	2d00      	cmp	r5, #0
 8006f00:	f000 80ea 	beq.w	80070d8 <_dtoa_r+0x450>
 8006f04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f08:	f1ba 0f00 	cmp.w	sl, #0
 8006f0c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006f10:	dd77      	ble.n	8007002 <_dtoa_r+0x37a>
 8006f12:	4a28      	ldr	r2, [pc, #160]	; (8006fb4 <_dtoa_r+0x32c>)
 8006f14:	f00a 030f 	and.w	r3, sl, #15
 8006f18:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006f1c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006f20:	06f0      	lsls	r0, r6, #27
 8006f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f26:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006f2a:	d568      	bpl.n	8006ffe <_dtoa_r+0x376>
 8006f2c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006f30:	4b21      	ldr	r3, [pc, #132]	; (8006fb8 <_dtoa_r+0x330>)
 8006f32:	2503      	movs	r5, #3
 8006f34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f38:	f7f9 fbf8 	bl	800072c <__aeabi_ddiv>
 8006f3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f40:	f006 060f 	and.w	r6, r6, #15
 8006f44:	4f1c      	ldr	r7, [pc, #112]	; (8006fb8 <_dtoa_r+0x330>)
 8006f46:	e04f      	b.n	8006fe8 <_dtoa_r+0x360>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	9309      	str	r3, [sp, #36]	; 0x24
 8006f4c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006f4e:	4453      	add	r3, sl
 8006f50:	f103 0801 	add.w	r8, r3, #1
 8006f54:	9304      	str	r3, [sp, #16]
 8006f56:	4643      	mov	r3, r8
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	bfb8      	it	lt
 8006f5c:	2301      	movlt	r3, #1
 8006f5e:	e7ba      	b.n	8006ed6 <_dtoa_r+0x24e>
 8006f60:	2300      	movs	r3, #0
 8006f62:	e7b2      	b.n	8006eca <_dtoa_r+0x242>
 8006f64:	2300      	movs	r3, #0
 8006f66:	e7f0      	b.n	8006f4a <_dtoa_r+0x2c2>
 8006f68:	2501      	movs	r5, #1
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	9509      	str	r5, [sp, #36]	; 0x24
 8006f6e:	931e      	str	r3, [sp, #120]	; 0x78
 8006f70:	f04f 33ff 	mov.w	r3, #4294967295
 8006f74:	2200      	movs	r2, #0
 8006f76:	9304      	str	r3, [sp, #16]
 8006f78:	4698      	mov	r8, r3
 8006f7a:	2312      	movs	r3, #18
 8006f7c:	921f      	str	r2, [sp, #124]	; 0x7c
 8006f7e:	e7aa      	b.n	8006ed6 <_dtoa_r+0x24e>
 8006f80:	2301      	movs	r3, #1
 8006f82:	9309      	str	r3, [sp, #36]	; 0x24
 8006f84:	e7f4      	b.n	8006f70 <_dtoa_r+0x2e8>
 8006f86:	bf00      	nop
 8006f88:	636f4361 	.word	0x636f4361
 8006f8c:	3fd287a7 	.word	0x3fd287a7
 8006f90:	8b60c8b3 	.word	0x8b60c8b3
 8006f94:	3fc68a28 	.word	0x3fc68a28
 8006f98:	509f79fb 	.word	0x509f79fb
 8006f9c:	3fd34413 	.word	0x3fd34413
 8006fa0:	7ff00000 	.word	0x7ff00000
 8006fa4:	0800837b 	.word	0x0800837b
 8006fa8:	08008372 	.word	0x08008372
 8006fac:	0800834f 	.word	0x0800834f
 8006fb0:	3ff80000 	.word	0x3ff80000
 8006fb4:	080083a8 	.word	0x080083a8
 8006fb8:	08008380 	.word	0x08008380
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	9304      	str	r3, [sp, #16]
 8006fc0:	4698      	mov	r8, r3
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	e7da      	b.n	8006f7c <_dtoa_r+0x2f4>
 8006fc6:	3101      	adds	r1, #1
 8006fc8:	6071      	str	r1, [r6, #4]
 8006fca:	0052      	lsls	r2, r2, #1
 8006fcc:	e787      	b.n	8006ede <_dtoa_r+0x256>
 8006fce:	07f1      	lsls	r1, r6, #31
 8006fd0:	d508      	bpl.n	8006fe4 <_dtoa_r+0x35c>
 8006fd2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006fd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fda:	f7f9 fa7d 	bl	80004d8 <__aeabi_dmul>
 8006fde:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006fe2:	3501      	adds	r5, #1
 8006fe4:	1076      	asrs	r6, r6, #1
 8006fe6:	3708      	adds	r7, #8
 8006fe8:	2e00      	cmp	r6, #0
 8006fea:	d1f0      	bne.n	8006fce <_dtoa_r+0x346>
 8006fec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006ff0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ff4:	f7f9 fb9a 	bl	800072c <__aeabi_ddiv>
 8006ff8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ffc:	e01b      	b.n	8007036 <_dtoa_r+0x3ae>
 8006ffe:	2502      	movs	r5, #2
 8007000:	e7a0      	b.n	8006f44 <_dtoa_r+0x2bc>
 8007002:	f000 80a4 	beq.w	800714e <_dtoa_r+0x4c6>
 8007006:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800700a:	f1ca 0600 	rsb	r6, sl, #0
 800700e:	4ba0      	ldr	r3, [pc, #640]	; (8007290 <_dtoa_r+0x608>)
 8007010:	f006 020f 	and.w	r2, r6, #15
 8007014:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701c:	f7f9 fa5c 	bl	80004d8 <__aeabi_dmul>
 8007020:	2502      	movs	r5, #2
 8007022:	2300      	movs	r3, #0
 8007024:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007028:	4f9a      	ldr	r7, [pc, #616]	; (8007294 <_dtoa_r+0x60c>)
 800702a:	1136      	asrs	r6, r6, #4
 800702c:	2e00      	cmp	r6, #0
 800702e:	f040 8083 	bne.w	8007138 <_dtoa_r+0x4b0>
 8007032:	2b00      	cmp	r3, #0
 8007034:	d1e0      	bne.n	8006ff8 <_dtoa_r+0x370>
 8007036:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007038:	2b00      	cmp	r3, #0
 800703a:	f000 808a 	beq.w	8007152 <_dtoa_r+0x4ca>
 800703e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007042:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007046:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800704a:	2200      	movs	r2, #0
 800704c:	4b92      	ldr	r3, [pc, #584]	; (8007298 <_dtoa_r+0x610>)
 800704e:	f7f9 fcb5 	bl	80009bc <__aeabi_dcmplt>
 8007052:	2800      	cmp	r0, #0
 8007054:	d07d      	beq.n	8007152 <_dtoa_r+0x4ca>
 8007056:	f1b8 0f00 	cmp.w	r8, #0
 800705a:	d07a      	beq.n	8007152 <_dtoa_r+0x4ca>
 800705c:	9b04      	ldr	r3, [sp, #16]
 800705e:	2b00      	cmp	r3, #0
 8007060:	dd36      	ble.n	80070d0 <_dtoa_r+0x448>
 8007062:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007066:	2200      	movs	r2, #0
 8007068:	4b8c      	ldr	r3, [pc, #560]	; (800729c <_dtoa_r+0x614>)
 800706a:	f7f9 fa35 	bl	80004d8 <__aeabi_dmul>
 800706e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007072:	9e04      	ldr	r6, [sp, #16]
 8007074:	f10a 37ff 	add.w	r7, sl, #4294967295
 8007078:	3501      	adds	r5, #1
 800707a:	4628      	mov	r0, r5
 800707c:	f7f9 f9c2 	bl	8000404 <__aeabi_i2d>
 8007080:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007084:	f7f9 fa28 	bl	80004d8 <__aeabi_dmul>
 8007088:	2200      	movs	r2, #0
 800708a:	4b85      	ldr	r3, [pc, #532]	; (80072a0 <_dtoa_r+0x618>)
 800708c:	f7f9 f86e 	bl	800016c <__adddf3>
 8007090:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8007094:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007098:	950b      	str	r5, [sp, #44]	; 0x2c
 800709a:	2e00      	cmp	r6, #0
 800709c:	d15c      	bne.n	8007158 <_dtoa_r+0x4d0>
 800709e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070a2:	2200      	movs	r2, #0
 80070a4:	4b7f      	ldr	r3, [pc, #508]	; (80072a4 <_dtoa_r+0x61c>)
 80070a6:	f7f9 f85f 	bl	8000168 <__aeabi_dsub>
 80070aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070ac:	462b      	mov	r3, r5
 80070ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070b2:	f7f9 fca1 	bl	80009f8 <__aeabi_dcmpgt>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	f040 8281 	bne.w	80075be <_dtoa_r+0x936>
 80070bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070c2:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80070c6:	f7f9 fc79 	bl	80009bc <__aeabi_dcmplt>
 80070ca:	2800      	cmp	r0, #0
 80070cc:	f040 8275 	bne.w	80075ba <_dtoa_r+0x932>
 80070d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80070d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80070d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f2c0 814b 	blt.w	8007376 <_dtoa_r+0x6ee>
 80070e0:	f1ba 0f0e 	cmp.w	sl, #14
 80070e4:	f300 8147 	bgt.w	8007376 <_dtoa_r+0x6ee>
 80070e8:	4b69      	ldr	r3, [pc, #420]	; (8007290 <_dtoa_r+0x608>)
 80070ea:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80070ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070f6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f280 80d7 	bge.w	80072ac <_dtoa_r+0x624>
 80070fe:	f1b8 0f00 	cmp.w	r8, #0
 8007102:	f300 80d3 	bgt.w	80072ac <_dtoa_r+0x624>
 8007106:	f040 8257 	bne.w	80075b8 <_dtoa_r+0x930>
 800710a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800710e:	2200      	movs	r2, #0
 8007110:	4b64      	ldr	r3, [pc, #400]	; (80072a4 <_dtoa_r+0x61c>)
 8007112:	f7f9 f9e1 	bl	80004d8 <__aeabi_dmul>
 8007116:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800711a:	f7f9 fc63 	bl	80009e4 <__aeabi_dcmpge>
 800711e:	4646      	mov	r6, r8
 8007120:	4647      	mov	r7, r8
 8007122:	2800      	cmp	r0, #0
 8007124:	f040 822d 	bne.w	8007582 <_dtoa_r+0x8fa>
 8007128:	9b06      	ldr	r3, [sp, #24]
 800712a:	9a06      	ldr	r2, [sp, #24]
 800712c:	1c5d      	adds	r5, r3, #1
 800712e:	2331      	movs	r3, #49	; 0x31
 8007130:	f10a 0a01 	add.w	sl, sl, #1
 8007134:	7013      	strb	r3, [r2, #0]
 8007136:	e228      	b.n	800758a <_dtoa_r+0x902>
 8007138:	07f2      	lsls	r2, r6, #31
 800713a:	d505      	bpl.n	8007148 <_dtoa_r+0x4c0>
 800713c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007140:	f7f9 f9ca 	bl	80004d8 <__aeabi_dmul>
 8007144:	2301      	movs	r3, #1
 8007146:	3501      	adds	r5, #1
 8007148:	1076      	asrs	r6, r6, #1
 800714a:	3708      	adds	r7, #8
 800714c:	e76e      	b.n	800702c <_dtoa_r+0x3a4>
 800714e:	2502      	movs	r5, #2
 8007150:	e771      	b.n	8007036 <_dtoa_r+0x3ae>
 8007152:	4657      	mov	r7, sl
 8007154:	4646      	mov	r6, r8
 8007156:	e790      	b.n	800707a <_dtoa_r+0x3f2>
 8007158:	4b4d      	ldr	r3, [pc, #308]	; (8007290 <_dtoa_r+0x608>)
 800715a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800715e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8007162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007164:	2b00      	cmp	r3, #0
 8007166:	d048      	beq.n	80071fa <_dtoa_r+0x572>
 8007168:	4602      	mov	r2, r0
 800716a:	460b      	mov	r3, r1
 800716c:	2000      	movs	r0, #0
 800716e:	494e      	ldr	r1, [pc, #312]	; (80072a8 <_dtoa_r+0x620>)
 8007170:	f7f9 fadc 	bl	800072c <__aeabi_ddiv>
 8007174:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007178:	f7f8 fff6 	bl	8000168 <__aeabi_dsub>
 800717c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007180:	9d06      	ldr	r5, [sp, #24]
 8007182:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007186:	f7f9 fc57 	bl	8000a38 <__aeabi_d2iz>
 800718a:	9011      	str	r0, [sp, #68]	; 0x44
 800718c:	f7f9 f93a 	bl	8000404 <__aeabi_i2d>
 8007190:	4602      	mov	r2, r0
 8007192:	460b      	mov	r3, r1
 8007194:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007198:	f7f8 ffe6 	bl	8000168 <__aeabi_dsub>
 800719c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800719e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071a2:	3330      	adds	r3, #48	; 0x30
 80071a4:	f805 3b01 	strb.w	r3, [r5], #1
 80071a8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80071ac:	f7f9 fc06 	bl	80009bc <__aeabi_dcmplt>
 80071b0:	2800      	cmp	r0, #0
 80071b2:	d163      	bne.n	800727c <_dtoa_r+0x5f4>
 80071b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071b8:	2000      	movs	r0, #0
 80071ba:	4937      	ldr	r1, [pc, #220]	; (8007298 <_dtoa_r+0x610>)
 80071bc:	f7f8 ffd4 	bl	8000168 <__aeabi_dsub>
 80071c0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80071c4:	f7f9 fbfa 	bl	80009bc <__aeabi_dcmplt>
 80071c8:	2800      	cmp	r0, #0
 80071ca:	f040 80b5 	bne.w	8007338 <_dtoa_r+0x6b0>
 80071ce:	9b06      	ldr	r3, [sp, #24]
 80071d0:	1aeb      	subs	r3, r5, r3
 80071d2:	429e      	cmp	r6, r3
 80071d4:	f77f af7c 	ble.w	80070d0 <_dtoa_r+0x448>
 80071d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80071dc:	2200      	movs	r2, #0
 80071de:	4b2f      	ldr	r3, [pc, #188]	; (800729c <_dtoa_r+0x614>)
 80071e0:	f7f9 f97a 	bl	80004d8 <__aeabi_dmul>
 80071e4:	2200      	movs	r2, #0
 80071e6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80071ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071ee:	4b2b      	ldr	r3, [pc, #172]	; (800729c <_dtoa_r+0x614>)
 80071f0:	f7f9 f972 	bl	80004d8 <__aeabi_dmul>
 80071f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071f8:	e7c3      	b.n	8007182 <_dtoa_r+0x4fa>
 80071fa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80071fe:	f7f9 f96b 	bl	80004d8 <__aeabi_dmul>
 8007202:	9b06      	ldr	r3, [sp, #24]
 8007204:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007208:	199d      	adds	r5, r3, r6
 800720a:	461e      	mov	r6, r3
 800720c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007210:	f7f9 fc12 	bl	8000a38 <__aeabi_d2iz>
 8007214:	9011      	str	r0, [sp, #68]	; 0x44
 8007216:	f7f9 f8f5 	bl	8000404 <__aeabi_i2d>
 800721a:	4602      	mov	r2, r0
 800721c:	460b      	mov	r3, r1
 800721e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007222:	f7f8 ffa1 	bl	8000168 <__aeabi_dsub>
 8007226:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007228:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800722c:	3330      	adds	r3, #48	; 0x30
 800722e:	f806 3b01 	strb.w	r3, [r6], #1
 8007232:	42ae      	cmp	r6, r5
 8007234:	f04f 0200 	mov.w	r2, #0
 8007238:	d124      	bne.n	8007284 <_dtoa_r+0x5fc>
 800723a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800723e:	4b1a      	ldr	r3, [pc, #104]	; (80072a8 <_dtoa_r+0x620>)
 8007240:	f7f8 ff94 	bl	800016c <__adddf3>
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800724c:	f7f9 fbd4 	bl	80009f8 <__aeabi_dcmpgt>
 8007250:	2800      	cmp	r0, #0
 8007252:	d171      	bne.n	8007338 <_dtoa_r+0x6b0>
 8007254:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007258:	2000      	movs	r0, #0
 800725a:	4913      	ldr	r1, [pc, #76]	; (80072a8 <_dtoa_r+0x620>)
 800725c:	f7f8 ff84 	bl	8000168 <__aeabi_dsub>
 8007260:	4602      	mov	r2, r0
 8007262:	460b      	mov	r3, r1
 8007264:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007268:	f7f9 fba8 	bl	80009bc <__aeabi_dcmplt>
 800726c:	2800      	cmp	r0, #0
 800726e:	f43f af2f 	beq.w	80070d0 <_dtoa_r+0x448>
 8007272:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007276:	1e6a      	subs	r2, r5, #1
 8007278:	2b30      	cmp	r3, #48	; 0x30
 800727a:	d001      	beq.n	8007280 <_dtoa_r+0x5f8>
 800727c:	46ba      	mov	sl, r7
 800727e:	e04a      	b.n	8007316 <_dtoa_r+0x68e>
 8007280:	4615      	mov	r5, r2
 8007282:	e7f6      	b.n	8007272 <_dtoa_r+0x5ea>
 8007284:	4b05      	ldr	r3, [pc, #20]	; (800729c <_dtoa_r+0x614>)
 8007286:	f7f9 f927 	bl	80004d8 <__aeabi_dmul>
 800728a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800728e:	e7bd      	b.n	800720c <_dtoa_r+0x584>
 8007290:	080083a8 	.word	0x080083a8
 8007294:	08008380 	.word	0x08008380
 8007298:	3ff00000 	.word	0x3ff00000
 800729c:	40240000 	.word	0x40240000
 80072a0:	401c0000 	.word	0x401c0000
 80072a4:	40140000 	.word	0x40140000
 80072a8:	3fe00000 	.word	0x3fe00000
 80072ac:	9d06      	ldr	r5, [sp, #24]
 80072ae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80072b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072b6:	4630      	mov	r0, r6
 80072b8:	4639      	mov	r1, r7
 80072ba:	f7f9 fa37 	bl	800072c <__aeabi_ddiv>
 80072be:	f7f9 fbbb 	bl	8000a38 <__aeabi_d2iz>
 80072c2:	4681      	mov	r9, r0
 80072c4:	f7f9 f89e 	bl	8000404 <__aeabi_i2d>
 80072c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072cc:	f7f9 f904 	bl	80004d8 <__aeabi_dmul>
 80072d0:	4602      	mov	r2, r0
 80072d2:	460b      	mov	r3, r1
 80072d4:	4630      	mov	r0, r6
 80072d6:	4639      	mov	r1, r7
 80072d8:	f7f8 ff46 	bl	8000168 <__aeabi_dsub>
 80072dc:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80072e0:	f805 6b01 	strb.w	r6, [r5], #1
 80072e4:	9e06      	ldr	r6, [sp, #24]
 80072e6:	4602      	mov	r2, r0
 80072e8:	1bae      	subs	r6, r5, r6
 80072ea:	45b0      	cmp	r8, r6
 80072ec:	460b      	mov	r3, r1
 80072ee:	d135      	bne.n	800735c <_dtoa_r+0x6d4>
 80072f0:	f7f8 ff3c 	bl	800016c <__adddf3>
 80072f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072f8:	4606      	mov	r6, r0
 80072fa:	460f      	mov	r7, r1
 80072fc:	f7f9 fb7c 	bl	80009f8 <__aeabi_dcmpgt>
 8007300:	b9c8      	cbnz	r0, 8007336 <_dtoa_r+0x6ae>
 8007302:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007306:	4630      	mov	r0, r6
 8007308:	4639      	mov	r1, r7
 800730a:	f7f9 fb4d 	bl	80009a8 <__aeabi_dcmpeq>
 800730e:	b110      	cbz	r0, 8007316 <_dtoa_r+0x68e>
 8007310:	f019 0f01 	tst.w	r9, #1
 8007314:	d10f      	bne.n	8007336 <_dtoa_r+0x6ae>
 8007316:	4659      	mov	r1, fp
 8007318:	4620      	mov	r0, r4
 800731a:	f000 fabb 	bl	8007894 <_Bfree>
 800731e:	2300      	movs	r3, #0
 8007320:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007322:	702b      	strb	r3, [r5, #0]
 8007324:	f10a 0301 	add.w	r3, sl, #1
 8007328:	6013      	str	r3, [r2, #0]
 800732a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800732c:	2b00      	cmp	r3, #0
 800732e:	f43f acf3 	beq.w	8006d18 <_dtoa_r+0x90>
 8007332:	601d      	str	r5, [r3, #0]
 8007334:	e4f0      	b.n	8006d18 <_dtoa_r+0x90>
 8007336:	4657      	mov	r7, sl
 8007338:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800733c:	1e6b      	subs	r3, r5, #1
 800733e:	2a39      	cmp	r2, #57	; 0x39
 8007340:	d106      	bne.n	8007350 <_dtoa_r+0x6c8>
 8007342:	9a06      	ldr	r2, [sp, #24]
 8007344:	429a      	cmp	r2, r3
 8007346:	d107      	bne.n	8007358 <_dtoa_r+0x6d0>
 8007348:	2330      	movs	r3, #48	; 0x30
 800734a:	7013      	strb	r3, [r2, #0]
 800734c:	4613      	mov	r3, r2
 800734e:	3701      	adds	r7, #1
 8007350:	781a      	ldrb	r2, [r3, #0]
 8007352:	3201      	adds	r2, #1
 8007354:	701a      	strb	r2, [r3, #0]
 8007356:	e791      	b.n	800727c <_dtoa_r+0x5f4>
 8007358:	461d      	mov	r5, r3
 800735a:	e7ed      	b.n	8007338 <_dtoa_r+0x6b0>
 800735c:	2200      	movs	r2, #0
 800735e:	4b99      	ldr	r3, [pc, #612]	; (80075c4 <_dtoa_r+0x93c>)
 8007360:	f7f9 f8ba 	bl	80004d8 <__aeabi_dmul>
 8007364:	2200      	movs	r2, #0
 8007366:	2300      	movs	r3, #0
 8007368:	4606      	mov	r6, r0
 800736a:	460f      	mov	r7, r1
 800736c:	f7f9 fb1c 	bl	80009a8 <__aeabi_dcmpeq>
 8007370:	2800      	cmp	r0, #0
 8007372:	d09e      	beq.n	80072b2 <_dtoa_r+0x62a>
 8007374:	e7cf      	b.n	8007316 <_dtoa_r+0x68e>
 8007376:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007378:	2a00      	cmp	r2, #0
 800737a:	f000 8088 	beq.w	800748e <_dtoa_r+0x806>
 800737e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007380:	2a01      	cmp	r2, #1
 8007382:	dc6d      	bgt.n	8007460 <_dtoa_r+0x7d8>
 8007384:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007386:	2a00      	cmp	r2, #0
 8007388:	d066      	beq.n	8007458 <_dtoa_r+0x7d0>
 800738a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800738e:	464d      	mov	r5, r9
 8007390:	9e08      	ldr	r6, [sp, #32]
 8007392:	9a07      	ldr	r2, [sp, #28]
 8007394:	2101      	movs	r1, #1
 8007396:	441a      	add	r2, r3
 8007398:	4620      	mov	r0, r4
 800739a:	4499      	add	r9, r3
 800739c:	9207      	str	r2, [sp, #28]
 800739e:	f000 fb19 	bl	80079d4 <__i2b>
 80073a2:	4607      	mov	r7, r0
 80073a4:	2d00      	cmp	r5, #0
 80073a6:	dd0b      	ble.n	80073c0 <_dtoa_r+0x738>
 80073a8:	9b07      	ldr	r3, [sp, #28]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	dd08      	ble.n	80073c0 <_dtoa_r+0x738>
 80073ae:	42ab      	cmp	r3, r5
 80073b0:	bfa8      	it	ge
 80073b2:	462b      	movge	r3, r5
 80073b4:	9a07      	ldr	r2, [sp, #28]
 80073b6:	eba9 0903 	sub.w	r9, r9, r3
 80073ba:	1aed      	subs	r5, r5, r3
 80073bc:	1ad3      	subs	r3, r2, r3
 80073be:	9307      	str	r3, [sp, #28]
 80073c0:	9b08      	ldr	r3, [sp, #32]
 80073c2:	b1eb      	cbz	r3, 8007400 <_dtoa_r+0x778>
 80073c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d065      	beq.n	8007496 <_dtoa_r+0x80e>
 80073ca:	b18e      	cbz	r6, 80073f0 <_dtoa_r+0x768>
 80073cc:	4639      	mov	r1, r7
 80073ce:	4632      	mov	r2, r6
 80073d0:	4620      	mov	r0, r4
 80073d2:	f000 fb9d 	bl	8007b10 <__pow5mult>
 80073d6:	465a      	mov	r2, fp
 80073d8:	4601      	mov	r1, r0
 80073da:	4607      	mov	r7, r0
 80073dc:	4620      	mov	r0, r4
 80073de:	f000 fb02 	bl	80079e6 <__multiply>
 80073e2:	4659      	mov	r1, fp
 80073e4:	900a      	str	r0, [sp, #40]	; 0x28
 80073e6:	4620      	mov	r0, r4
 80073e8:	f000 fa54 	bl	8007894 <_Bfree>
 80073ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ee:	469b      	mov	fp, r3
 80073f0:	9b08      	ldr	r3, [sp, #32]
 80073f2:	1b9a      	subs	r2, r3, r6
 80073f4:	d004      	beq.n	8007400 <_dtoa_r+0x778>
 80073f6:	4659      	mov	r1, fp
 80073f8:	4620      	mov	r0, r4
 80073fa:	f000 fb89 	bl	8007b10 <__pow5mult>
 80073fe:	4683      	mov	fp, r0
 8007400:	2101      	movs	r1, #1
 8007402:	4620      	mov	r0, r4
 8007404:	f000 fae6 	bl	80079d4 <__i2b>
 8007408:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800740a:	4606      	mov	r6, r0
 800740c:	2b00      	cmp	r3, #0
 800740e:	f000 81c6 	beq.w	800779e <_dtoa_r+0xb16>
 8007412:	461a      	mov	r2, r3
 8007414:	4601      	mov	r1, r0
 8007416:	4620      	mov	r0, r4
 8007418:	f000 fb7a 	bl	8007b10 <__pow5mult>
 800741c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800741e:	4606      	mov	r6, r0
 8007420:	2b01      	cmp	r3, #1
 8007422:	dc3e      	bgt.n	80074a2 <_dtoa_r+0x81a>
 8007424:	9b02      	ldr	r3, [sp, #8]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d137      	bne.n	800749a <_dtoa_r+0x812>
 800742a:	9b03      	ldr	r3, [sp, #12]
 800742c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007430:	2b00      	cmp	r3, #0
 8007432:	d134      	bne.n	800749e <_dtoa_r+0x816>
 8007434:	9b03      	ldr	r3, [sp, #12]
 8007436:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800743a:	0d1b      	lsrs	r3, r3, #20
 800743c:	051b      	lsls	r3, r3, #20
 800743e:	b12b      	cbz	r3, 800744c <_dtoa_r+0x7c4>
 8007440:	9b07      	ldr	r3, [sp, #28]
 8007442:	f109 0901 	add.w	r9, r9, #1
 8007446:	3301      	adds	r3, #1
 8007448:	9307      	str	r3, [sp, #28]
 800744a:	2301      	movs	r3, #1
 800744c:	9308      	str	r3, [sp, #32]
 800744e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007450:	2b00      	cmp	r3, #0
 8007452:	d128      	bne.n	80074a6 <_dtoa_r+0x81e>
 8007454:	2001      	movs	r0, #1
 8007456:	e02e      	b.n	80074b6 <_dtoa_r+0x82e>
 8007458:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800745a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800745e:	e796      	b.n	800738e <_dtoa_r+0x706>
 8007460:	9b08      	ldr	r3, [sp, #32]
 8007462:	f108 36ff 	add.w	r6, r8, #4294967295
 8007466:	42b3      	cmp	r3, r6
 8007468:	bfb7      	itett	lt
 800746a:	9b08      	ldrlt	r3, [sp, #32]
 800746c:	1b9e      	subge	r6, r3, r6
 800746e:	1af2      	sublt	r2, r6, r3
 8007470:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8007472:	bfbf      	itttt	lt
 8007474:	9608      	strlt	r6, [sp, #32]
 8007476:	189b      	addlt	r3, r3, r2
 8007478:	930c      	strlt	r3, [sp, #48]	; 0x30
 800747a:	2600      	movlt	r6, #0
 800747c:	f1b8 0f00 	cmp.w	r8, #0
 8007480:	bfb9      	ittee	lt
 8007482:	eba9 0508 	sublt.w	r5, r9, r8
 8007486:	2300      	movlt	r3, #0
 8007488:	464d      	movge	r5, r9
 800748a:	4643      	movge	r3, r8
 800748c:	e781      	b.n	8007392 <_dtoa_r+0x70a>
 800748e:	9e08      	ldr	r6, [sp, #32]
 8007490:	464d      	mov	r5, r9
 8007492:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007494:	e786      	b.n	80073a4 <_dtoa_r+0x71c>
 8007496:	9a08      	ldr	r2, [sp, #32]
 8007498:	e7ad      	b.n	80073f6 <_dtoa_r+0x76e>
 800749a:	2300      	movs	r3, #0
 800749c:	e7d6      	b.n	800744c <_dtoa_r+0x7c4>
 800749e:	9b02      	ldr	r3, [sp, #8]
 80074a0:	e7d4      	b.n	800744c <_dtoa_r+0x7c4>
 80074a2:	2300      	movs	r3, #0
 80074a4:	9308      	str	r3, [sp, #32]
 80074a6:	6933      	ldr	r3, [r6, #16]
 80074a8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80074ac:	6918      	ldr	r0, [r3, #16]
 80074ae:	f000 fa43 	bl	8007938 <__hi0bits>
 80074b2:	f1c0 0020 	rsb	r0, r0, #32
 80074b6:	9b07      	ldr	r3, [sp, #28]
 80074b8:	4418      	add	r0, r3
 80074ba:	f010 001f 	ands.w	r0, r0, #31
 80074be:	d047      	beq.n	8007550 <_dtoa_r+0x8c8>
 80074c0:	f1c0 0320 	rsb	r3, r0, #32
 80074c4:	2b04      	cmp	r3, #4
 80074c6:	dd3b      	ble.n	8007540 <_dtoa_r+0x8b8>
 80074c8:	9b07      	ldr	r3, [sp, #28]
 80074ca:	f1c0 001c 	rsb	r0, r0, #28
 80074ce:	4481      	add	r9, r0
 80074d0:	4405      	add	r5, r0
 80074d2:	4403      	add	r3, r0
 80074d4:	9307      	str	r3, [sp, #28]
 80074d6:	f1b9 0f00 	cmp.w	r9, #0
 80074da:	dd05      	ble.n	80074e8 <_dtoa_r+0x860>
 80074dc:	4659      	mov	r1, fp
 80074de:	464a      	mov	r2, r9
 80074e0:	4620      	mov	r0, r4
 80074e2:	f000 fb63 	bl	8007bac <__lshift>
 80074e6:	4683      	mov	fp, r0
 80074e8:	9b07      	ldr	r3, [sp, #28]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	dd05      	ble.n	80074fa <_dtoa_r+0x872>
 80074ee:	4631      	mov	r1, r6
 80074f0:	461a      	mov	r2, r3
 80074f2:	4620      	mov	r0, r4
 80074f4:	f000 fb5a 	bl	8007bac <__lshift>
 80074f8:	4606      	mov	r6, r0
 80074fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074fc:	b353      	cbz	r3, 8007554 <_dtoa_r+0x8cc>
 80074fe:	4631      	mov	r1, r6
 8007500:	4658      	mov	r0, fp
 8007502:	f000 fba7 	bl	8007c54 <__mcmp>
 8007506:	2800      	cmp	r0, #0
 8007508:	da24      	bge.n	8007554 <_dtoa_r+0x8cc>
 800750a:	2300      	movs	r3, #0
 800750c:	4659      	mov	r1, fp
 800750e:	220a      	movs	r2, #10
 8007510:	4620      	mov	r0, r4
 8007512:	f000 f9d6 	bl	80078c2 <__multadd>
 8007516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007518:	f10a 3aff 	add.w	sl, sl, #4294967295
 800751c:	4683      	mov	fp, r0
 800751e:	2b00      	cmp	r3, #0
 8007520:	f000 8144 	beq.w	80077ac <_dtoa_r+0xb24>
 8007524:	2300      	movs	r3, #0
 8007526:	4639      	mov	r1, r7
 8007528:	220a      	movs	r2, #10
 800752a:	4620      	mov	r0, r4
 800752c:	f000 f9c9 	bl	80078c2 <__multadd>
 8007530:	9b04      	ldr	r3, [sp, #16]
 8007532:	4607      	mov	r7, r0
 8007534:	2b00      	cmp	r3, #0
 8007536:	dc4d      	bgt.n	80075d4 <_dtoa_r+0x94c>
 8007538:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800753a:	2b02      	cmp	r3, #2
 800753c:	dd4a      	ble.n	80075d4 <_dtoa_r+0x94c>
 800753e:	e011      	b.n	8007564 <_dtoa_r+0x8dc>
 8007540:	d0c9      	beq.n	80074d6 <_dtoa_r+0x84e>
 8007542:	9a07      	ldr	r2, [sp, #28]
 8007544:	331c      	adds	r3, #28
 8007546:	441a      	add	r2, r3
 8007548:	4499      	add	r9, r3
 800754a:	441d      	add	r5, r3
 800754c:	4613      	mov	r3, r2
 800754e:	e7c1      	b.n	80074d4 <_dtoa_r+0x84c>
 8007550:	4603      	mov	r3, r0
 8007552:	e7f6      	b.n	8007542 <_dtoa_r+0x8ba>
 8007554:	f1b8 0f00 	cmp.w	r8, #0
 8007558:	dc36      	bgt.n	80075c8 <_dtoa_r+0x940>
 800755a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800755c:	2b02      	cmp	r3, #2
 800755e:	dd33      	ble.n	80075c8 <_dtoa_r+0x940>
 8007560:	f8cd 8010 	str.w	r8, [sp, #16]
 8007564:	9b04      	ldr	r3, [sp, #16]
 8007566:	b963      	cbnz	r3, 8007582 <_dtoa_r+0x8fa>
 8007568:	4631      	mov	r1, r6
 800756a:	2205      	movs	r2, #5
 800756c:	4620      	mov	r0, r4
 800756e:	f000 f9a8 	bl	80078c2 <__multadd>
 8007572:	4601      	mov	r1, r0
 8007574:	4606      	mov	r6, r0
 8007576:	4658      	mov	r0, fp
 8007578:	f000 fb6c 	bl	8007c54 <__mcmp>
 800757c:	2800      	cmp	r0, #0
 800757e:	f73f add3 	bgt.w	8007128 <_dtoa_r+0x4a0>
 8007582:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007584:	9d06      	ldr	r5, [sp, #24]
 8007586:	ea6f 0a03 	mvn.w	sl, r3
 800758a:	f04f 0900 	mov.w	r9, #0
 800758e:	4631      	mov	r1, r6
 8007590:	4620      	mov	r0, r4
 8007592:	f000 f97f 	bl	8007894 <_Bfree>
 8007596:	2f00      	cmp	r7, #0
 8007598:	f43f aebd 	beq.w	8007316 <_dtoa_r+0x68e>
 800759c:	f1b9 0f00 	cmp.w	r9, #0
 80075a0:	d005      	beq.n	80075ae <_dtoa_r+0x926>
 80075a2:	45b9      	cmp	r9, r7
 80075a4:	d003      	beq.n	80075ae <_dtoa_r+0x926>
 80075a6:	4649      	mov	r1, r9
 80075a8:	4620      	mov	r0, r4
 80075aa:	f000 f973 	bl	8007894 <_Bfree>
 80075ae:	4639      	mov	r1, r7
 80075b0:	4620      	mov	r0, r4
 80075b2:	f000 f96f 	bl	8007894 <_Bfree>
 80075b6:	e6ae      	b.n	8007316 <_dtoa_r+0x68e>
 80075b8:	2600      	movs	r6, #0
 80075ba:	4637      	mov	r7, r6
 80075bc:	e7e1      	b.n	8007582 <_dtoa_r+0x8fa>
 80075be:	46ba      	mov	sl, r7
 80075c0:	4637      	mov	r7, r6
 80075c2:	e5b1      	b.n	8007128 <_dtoa_r+0x4a0>
 80075c4:	40240000 	.word	0x40240000
 80075c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ca:	f8cd 8010 	str.w	r8, [sp, #16]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	f000 80f3 	beq.w	80077ba <_dtoa_r+0xb32>
 80075d4:	2d00      	cmp	r5, #0
 80075d6:	dd05      	ble.n	80075e4 <_dtoa_r+0x95c>
 80075d8:	4639      	mov	r1, r7
 80075da:	462a      	mov	r2, r5
 80075dc:	4620      	mov	r0, r4
 80075de:	f000 fae5 	bl	8007bac <__lshift>
 80075e2:	4607      	mov	r7, r0
 80075e4:	9b08      	ldr	r3, [sp, #32]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d04c      	beq.n	8007684 <_dtoa_r+0x9fc>
 80075ea:	6879      	ldr	r1, [r7, #4]
 80075ec:	4620      	mov	r0, r4
 80075ee:	f000 f91d 	bl	800782c <_Balloc>
 80075f2:	4605      	mov	r5, r0
 80075f4:	693a      	ldr	r2, [r7, #16]
 80075f6:	f107 010c 	add.w	r1, r7, #12
 80075fa:	3202      	adds	r2, #2
 80075fc:	0092      	lsls	r2, r2, #2
 80075fe:	300c      	adds	r0, #12
 8007600:	f7fe fd60 	bl	80060c4 <memcpy>
 8007604:	2201      	movs	r2, #1
 8007606:	4629      	mov	r1, r5
 8007608:	4620      	mov	r0, r4
 800760a:	f000 facf 	bl	8007bac <__lshift>
 800760e:	46b9      	mov	r9, r7
 8007610:	4607      	mov	r7, r0
 8007612:	9b06      	ldr	r3, [sp, #24]
 8007614:	9307      	str	r3, [sp, #28]
 8007616:	9b02      	ldr	r3, [sp, #8]
 8007618:	f003 0301 	and.w	r3, r3, #1
 800761c:	9308      	str	r3, [sp, #32]
 800761e:	4631      	mov	r1, r6
 8007620:	4658      	mov	r0, fp
 8007622:	f7ff faa3 	bl	8006b6c <quorem>
 8007626:	4649      	mov	r1, r9
 8007628:	4605      	mov	r5, r0
 800762a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800762e:	4658      	mov	r0, fp
 8007630:	f000 fb10 	bl	8007c54 <__mcmp>
 8007634:	463a      	mov	r2, r7
 8007636:	9002      	str	r0, [sp, #8]
 8007638:	4631      	mov	r1, r6
 800763a:	4620      	mov	r0, r4
 800763c:	f000 fb24 	bl	8007c88 <__mdiff>
 8007640:	68c3      	ldr	r3, [r0, #12]
 8007642:	4602      	mov	r2, r0
 8007644:	bb03      	cbnz	r3, 8007688 <_dtoa_r+0xa00>
 8007646:	4601      	mov	r1, r0
 8007648:	9009      	str	r0, [sp, #36]	; 0x24
 800764a:	4658      	mov	r0, fp
 800764c:	f000 fb02 	bl	8007c54 <__mcmp>
 8007650:	4603      	mov	r3, r0
 8007652:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007654:	4611      	mov	r1, r2
 8007656:	4620      	mov	r0, r4
 8007658:	9309      	str	r3, [sp, #36]	; 0x24
 800765a:	f000 f91b 	bl	8007894 <_Bfree>
 800765e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007660:	b9a3      	cbnz	r3, 800768c <_dtoa_r+0xa04>
 8007662:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007664:	b992      	cbnz	r2, 800768c <_dtoa_r+0xa04>
 8007666:	9a08      	ldr	r2, [sp, #32]
 8007668:	b982      	cbnz	r2, 800768c <_dtoa_r+0xa04>
 800766a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800766e:	d029      	beq.n	80076c4 <_dtoa_r+0xa3c>
 8007670:	9b02      	ldr	r3, [sp, #8]
 8007672:	2b00      	cmp	r3, #0
 8007674:	dd01      	ble.n	800767a <_dtoa_r+0x9f2>
 8007676:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800767a:	9b07      	ldr	r3, [sp, #28]
 800767c:	1c5d      	adds	r5, r3, #1
 800767e:	f883 8000 	strb.w	r8, [r3]
 8007682:	e784      	b.n	800758e <_dtoa_r+0x906>
 8007684:	4638      	mov	r0, r7
 8007686:	e7c2      	b.n	800760e <_dtoa_r+0x986>
 8007688:	2301      	movs	r3, #1
 800768a:	e7e3      	b.n	8007654 <_dtoa_r+0x9cc>
 800768c:	9a02      	ldr	r2, [sp, #8]
 800768e:	2a00      	cmp	r2, #0
 8007690:	db04      	blt.n	800769c <_dtoa_r+0xa14>
 8007692:	d123      	bne.n	80076dc <_dtoa_r+0xa54>
 8007694:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007696:	bb0a      	cbnz	r2, 80076dc <_dtoa_r+0xa54>
 8007698:	9a08      	ldr	r2, [sp, #32]
 800769a:	b9fa      	cbnz	r2, 80076dc <_dtoa_r+0xa54>
 800769c:	2b00      	cmp	r3, #0
 800769e:	ddec      	ble.n	800767a <_dtoa_r+0x9f2>
 80076a0:	4659      	mov	r1, fp
 80076a2:	2201      	movs	r2, #1
 80076a4:	4620      	mov	r0, r4
 80076a6:	f000 fa81 	bl	8007bac <__lshift>
 80076aa:	4631      	mov	r1, r6
 80076ac:	4683      	mov	fp, r0
 80076ae:	f000 fad1 	bl	8007c54 <__mcmp>
 80076b2:	2800      	cmp	r0, #0
 80076b4:	dc03      	bgt.n	80076be <_dtoa_r+0xa36>
 80076b6:	d1e0      	bne.n	800767a <_dtoa_r+0x9f2>
 80076b8:	f018 0f01 	tst.w	r8, #1
 80076bc:	d0dd      	beq.n	800767a <_dtoa_r+0x9f2>
 80076be:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80076c2:	d1d8      	bne.n	8007676 <_dtoa_r+0x9ee>
 80076c4:	9b07      	ldr	r3, [sp, #28]
 80076c6:	9a07      	ldr	r2, [sp, #28]
 80076c8:	1c5d      	adds	r5, r3, #1
 80076ca:	2339      	movs	r3, #57	; 0x39
 80076cc:	7013      	strb	r3, [r2, #0]
 80076ce:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80076d2:	1e6a      	subs	r2, r5, #1
 80076d4:	2b39      	cmp	r3, #57	; 0x39
 80076d6:	d04d      	beq.n	8007774 <_dtoa_r+0xaec>
 80076d8:	3301      	adds	r3, #1
 80076da:	e052      	b.n	8007782 <_dtoa_r+0xafa>
 80076dc:	9a07      	ldr	r2, [sp, #28]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	f102 0501 	add.w	r5, r2, #1
 80076e4:	dd06      	ble.n	80076f4 <_dtoa_r+0xa6c>
 80076e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80076ea:	d0eb      	beq.n	80076c4 <_dtoa_r+0xa3c>
 80076ec:	f108 0801 	add.w	r8, r8, #1
 80076f0:	9b07      	ldr	r3, [sp, #28]
 80076f2:	e7c4      	b.n	800767e <_dtoa_r+0x9f6>
 80076f4:	9b06      	ldr	r3, [sp, #24]
 80076f6:	9a04      	ldr	r2, [sp, #16]
 80076f8:	1aeb      	subs	r3, r5, r3
 80076fa:	4293      	cmp	r3, r2
 80076fc:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007700:	d021      	beq.n	8007746 <_dtoa_r+0xabe>
 8007702:	4659      	mov	r1, fp
 8007704:	2300      	movs	r3, #0
 8007706:	220a      	movs	r2, #10
 8007708:	4620      	mov	r0, r4
 800770a:	f000 f8da 	bl	80078c2 <__multadd>
 800770e:	45b9      	cmp	r9, r7
 8007710:	4683      	mov	fp, r0
 8007712:	f04f 0300 	mov.w	r3, #0
 8007716:	f04f 020a 	mov.w	r2, #10
 800771a:	4649      	mov	r1, r9
 800771c:	4620      	mov	r0, r4
 800771e:	d105      	bne.n	800772c <_dtoa_r+0xaa4>
 8007720:	f000 f8cf 	bl	80078c2 <__multadd>
 8007724:	4681      	mov	r9, r0
 8007726:	4607      	mov	r7, r0
 8007728:	9507      	str	r5, [sp, #28]
 800772a:	e778      	b.n	800761e <_dtoa_r+0x996>
 800772c:	f000 f8c9 	bl	80078c2 <__multadd>
 8007730:	4639      	mov	r1, r7
 8007732:	4681      	mov	r9, r0
 8007734:	2300      	movs	r3, #0
 8007736:	220a      	movs	r2, #10
 8007738:	4620      	mov	r0, r4
 800773a:	f000 f8c2 	bl	80078c2 <__multadd>
 800773e:	4607      	mov	r7, r0
 8007740:	e7f2      	b.n	8007728 <_dtoa_r+0xaa0>
 8007742:	f04f 0900 	mov.w	r9, #0
 8007746:	4659      	mov	r1, fp
 8007748:	2201      	movs	r2, #1
 800774a:	4620      	mov	r0, r4
 800774c:	f000 fa2e 	bl	8007bac <__lshift>
 8007750:	4631      	mov	r1, r6
 8007752:	4683      	mov	fp, r0
 8007754:	f000 fa7e 	bl	8007c54 <__mcmp>
 8007758:	2800      	cmp	r0, #0
 800775a:	dcb8      	bgt.n	80076ce <_dtoa_r+0xa46>
 800775c:	d102      	bne.n	8007764 <_dtoa_r+0xadc>
 800775e:	f018 0f01 	tst.w	r8, #1
 8007762:	d1b4      	bne.n	80076ce <_dtoa_r+0xa46>
 8007764:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007768:	1e6a      	subs	r2, r5, #1
 800776a:	2b30      	cmp	r3, #48	; 0x30
 800776c:	f47f af0f 	bne.w	800758e <_dtoa_r+0x906>
 8007770:	4615      	mov	r5, r2
 8007772:	e7f7      	b.n	8007764 <_dtoa_r+0xadc>
 8007774:	9b06      	ldr	r3, [sp, #24]
 8007776:	4293      	cmp	r3, r2
 8007778:	d105      	bne.n	8007786 <_dtoa_r+0xafe>
 800777a:	2331      	movs	r3, #49	; 0x31
 800777c:	9a06      	ldr	r2, [sp, #24]
 800777e:	f10a 0a01 	add.w	sl, sl, #1
 8007782:	7013      	strb	r3, [r2, #0]
 8007784:	e703      	b.n	800758e <_dtoa_r+0x906>
 8007786:	4615      	mov	r5, r2
 8007788:	e7a1      	b.n	80076ce <_dtoa_r+0xa46>
 800778a:	4b17      	ldr	r3, [pc, #92]	; (80077e8 <_dtoa_r+0xb60>)
 800778c:	f7ff bae1 	b.w	8006d52 <_dtoa_r+0xca>
 8007790:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007792:	2b00      	cmp	r3, #0
 8007794:	f47f aabb 	bne.w	8006d0e <_dtoa_r+0x86>
 8007798:	4b14      	ldr	r3, [pc, #80]	; (80077ec <_dtoa_r+0xb64>)
 800779a:	f7ff bada 	b.w	8006d52 <_dtoa_r+0xca>
 800779e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	f77f ae3f 	ble.w	8007424 <_dtoa_r+0x79c>
 80077a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077a8:	9308      	str	r3, [sp, #32]
 80077aa:	e653      	b.n	8007454 <_dtoa_r+0x7cc>
 80077ac:	9b04      	ldr	r3, [sp, #16]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	dc03      	bgt.n	80077ba <_dtoa_r+0xb32>
 80077b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80077b4:	2b02      	cmp	r3, #2
 80077b6:	f73f aed5 	bgt.w	8007564 <_dtoa_r+0x8dc>
 80077ba:	9d06      	ldr	r5, [sp, #24]
 80077bc:	4631      	mov	r1, r6
 80077be:	4658      	mov	r0, fp
 80077c0:	f7ff f9d4 	bl	8006b6c <quorem>
 80077c4:	9b06      	ldr	r3, [sp, #24]
 80077c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80077ca:	f805 8b01 	strb.w	r8, [r5], #1
 80077ce:	9a04      	ldr	r2, [sp, #16]
 80077d0:	1aeb      	subs	r3, r5, r3
 80077d2:	429a      	cmp	r2, r3
 80077d4:	ddb5      	ble.n	8007742 <_dtoa_r+0xaba>
 80077d6:	4659      	mov	r1, fp
 80077d8:	2300      	movs	r3, #0
 80077da:	220a      	movs	r2, #10
 80077dc:	4620      	mov	r0, r4
 80077de:	f000 f870 	bl	80078c2 <__multadd>
 80077e2:	4683      	mov	fp, r0
 80077e4:	e7ea      	b.n	80077bc <_dtoa_r+0xb34>
 80077e6:	bf00      	nop
 80077e8:	0800834e 	.word	0x0800834e
 80077ec:	08008372 	.word	0x08008372

080077f0 <_localeconv_r>:
 80077f0:	4b04      	ldr	r3, [pc, #16]	; (8007804 <_localeconv_r+0x14>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	6a18      	ldr	r0, [r3, #32]
 80077f6:	4b04      	ldr	r3, [pc, #16]	; (8007808 <_localeconv_r+0x18>)
 80077f8:	2800      	cmp	r0, #0
 80077fa:	bf08      	it	eq
 80077fc:	4618      	moveq	r0, r3
 80077fe:	30f0      	adds	r0, #240	; 0xf0
 8007800:	4770      	bx	lr
 8007802:	bf00      	nop
 8007804:	20000018 	.word	0x20000018
 8007808:	2000007c 	.word	0x2000007c

0800780c <memchr>:
 800780c:	b510      	push	{r4, lr}
 800780e:	b2c9      	uxtb	r1, r1
 8007810:	4402      	add	r2, r0
 8007812:	4290      	cmp	r0, r2
 8007814:	4603      	mov	r3, r0
 8007816:	d101      	bne.n	800781c <memchr+0x10>
 8007818:	2300      	movs	r3, #0
 800781a:	e003      	b.n	8007824 <memchr+0x18>
 800781c:	781c      	ldrb	r4, [r3, #0]
 800781e:	3001      	adds	r0, #1
 8007820:	428c      	cmp	r4, r1
 8007822:	d1f6      	bne.n	8007812 <memchr+0x6>
 8007824:	4618      	mov	r0, r3
 8007826:	bd10      	pop	{r4, pc}

08007828 <__malloc_lock>:
 8007828:	4770      	bx	lr

0800782a <__malloc_unlock>:
 800782a:	4770      	bx	lr

0800782c <_Balloc>:
 800782c:	b570      	push	{r4, r5, r6, lr}
 800782e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007830:	4604      	mov	r4, r0
 8007832:	460e      	mov	r6, r1
 8007834:	b93d      	cbnz	r5, 8007846 <_Balloc+0x1a>
 8007836:	2010      	movs	r0, #16
 8007838:	f7fe fc34 	bl	80060a4 <malloc>
 800783c:	6260      	str	r0, [r4, #36]	; 0x24
 800783e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007842:	6005      	str	r5, [r0, #0]
 8007844:	60c5      	str	r5, [r0, #12]
 8007846:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007848:	68eb      	ldr	r3, [r5, #12]
 800784a:	b183      	cbz	r3, 800786e <_Balloc+0x42>
 800784c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007854:	b9b8      	cbnz	r0, 8007886 <_Balloc+0x5a>
 8007856:	2101      	movs	r1, #1
 8007858:	fa01 f506 	lsl.w	r5, r1, r6
 800785c:	1d6a      	adds	r2, r5, #5
 800785e:	0092      	lsls	r2, r2, #2
 8007860:	4620      	mov	r0, r4
 8007862:	f000 fabe 	bl	8007de2 <_calloc_r>
 8007866:	b160      	cbz	r0, 8007882 <_Balloc+0x56>
 8007868:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800786c:	e00e      	b.n	800788c <_Balloc+0x60>
 800786e:	2221      	movs	r2, #33	; 0x21
 8007870:	2104      	movs	r1, #4
 8007872:	4620      	mov	r0, r4
 8007874:	f000 fab5 	bl	8007de2 <_calloc_r>
 8007878:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800787a:	60e8      	str	r0, [r5, #12]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d1e4      	bne.n	800784c <_Balloc+0x20>
 8007882:	2000      	movs	r0, #0
 8007884:	bd70      	pop	{r4, r5, r6, pc}
 8007886:	6802      	ldr	r2, [r0, #0]
 8007888:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800788c:	2300      	movs	r3, #0
 800788e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007892:	e7f7      	b.n	8007884 <_Balloc+0x58>

08007894 <_Bfree>:
 8007894:	b570      	push	{r4, r5, r6, lr}
 8007896:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007898:	4606      	mov	r6, r0
 800789a:	460d      	mov	r5, r1
 800789c:	b93c      	cbnz	r4, 80078ae <_Bfree+0x1a>
 800789e:	2010      	movs	r0, #16
 80078a0:	f7fe fc00 	bl	80060a4 <malloc>
 80078a4:	6270      	str	r0, [r6, #36]	; 0x24
 80078a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80078aa:	6004      	str	r4, [r0, #0]
 80078ac:	60c4      	str	r4, [r0, #12]
 80078ae:	b13d      	cbz	r5, 80078c0 <_Bfree+0x2c>
 80078b0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80078b2:	686a      	ldr	r2, [r5, #4]
 80078b4:	68db      	ldr	r3, [r3, #12]
 80078b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80078ba:	6029      	str	r1, [r5, #0]
 80078bc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80078c0:	bd70      	pop	{r4, r5, r6, pc}

080078c2 <__multadd>:
 80078c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078c6:	461f      	mov	r7, r3
 80078c8:	4606      	mov	r6, r0
 80078ca:	460c      	mov	r4, r1
 80078cc:	2300      	movs	r3, #0
 80078ce:	690d      	ldr	r5, [r1, #16]
 80078d0:	f101 0c14 	add.w	ip, r1, #20
 80078d4:	f8dc 0000 	ldr.w	r0, [ip]
 80078d8:	3301      	adds	r3, #1
 80078da:	b281      	uxth	r1, r0
 80078dc:	fb02 7101 	mla	r1, r2, r1, r7
 80078e0:	0c00      	lsrs	r0, r0, #16
 80078e2:	0c0f      	lsrs	r7, r1, #16
 80078e4:	fb02 7000 	mla	r0, r2, r0, r7
 80078e8:	b289      	uxth	r1, r1
 80078ea:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80078ee:	429d      	cmp	r5, r3
 80078f0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80078f4:	f84c 1b04 	str.w	r1, [ip], #4
 80078f8:	dcec      	bgt.n	80078d4 <__multadd+0x12>
 80078fa:	b1d7      	cbz	r7, 8007932 <__multadd+0x70>
 80078fc:	68a3      	ldr	r3, [r4, #8]
 80078fe:	42ab      	cmp	r3, r5
 8007900:	dc12      	bgt.n	8007928 <__multadd+0x66>
 8007902:	6861      	ldr	r1, [r4, #4]
 8007904:	4630      	mov	r0, r6
 8007906:	3101      	adds	r1, #1
 8007908:	f7ff ff90 	bl	800782c <_Balloc>
 800790c:	4680      	mov	r8, r0
 800790e:	6922      	ldr	r2, [r4, #16]
 8007910:	f104 010c 	add.w	r1, r4, #12
 8007914:	3202      	adds	r2, #2
 8007916:	0092      	lsls	r2, r2, #2
 8007918:	300c      	adds	r0, #12
 800791a:	f7fe fbd3 	bl	80060c4 <memcpy>
 800791e:	4621      	mov	r1, r4
 8007920:	4630      	mov	r0, r6
 8007922:	f7ff ffb7 	bl	8007894 <_Bfree>
 8007926:	4644      	mov	r4, r8
 8007928:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800792c:	3501      	adds	r5, #1
 800792e:	615f      	str	r7, [r3, #20]
 8007930:	6125      	str	r5, [r4, #16]
 8007932:	4620      	mov	r0, r4
 8007934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007938 <__hi0bits>:
 8007938:	0c02      	lsrs	r2, r0, #16
 800793a:	0412      	lsls	r2, r2, #16
 800793c:	4603      	mov	r3, r0
 800793e:	b9b2      	cbnz	r2, 800796e <__hi0bits+0x36>
 8007940:	0403      	lsls	r3, r0, #16
 8007942:	2010      	movs	r0, #16
 8007944:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007948:	bf04      	itt	eq
 800794a:	021b      	lsleq	r3, r3, #8
 800794c:	3008      	addeq	r0, #8
 800794e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007952:	bf04      	itt	eq
 8007954:	011b      	lsleq	r3, r3, #4
 8007956:	3004      	addeq	r0, #4
 8007958:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800795c:	bf04      	itt	eq
 800795e:	009b      	lsleq	r3, r3, #2
 8007960:	3002      	addeq	r0, #2
 8007962:	2b00      	cmp	r3, #0
 8007964:	db06      	blt.n	8007974 <__hi0bits+0x3c>
 8007966:	005b      	lsls	r3, r3, #1
 8007968:	d503      	bpl.n	8007972 <__hi0bits+0x3a>
 800796a:	3001      	adds	r0, #1
 800796c:	4770      	bx	lr
 800796e:	2000      	movs	r0, #0
 8007970:	e7e8      	b.n	8007944 <__hi0bits+0xc>
 8007972:	2020      	movs	r0, #32
 8007974:	4770      	bx	lr

08007976 <__lo0bits>:
 8007976:	6803      	ldr	r3, [r0, #0]
 8007978:	4601      	mov	r1, r0
 800797a:	f013 0207 	ands.w	r2, r3, #7
 800797e:	d00b      	beq.n	8007998 <__lo0bits+0x22>
 8007980:	07da      	lsls	r2, r3, #31
 8007982:	d423      	bmi.n	80079cc <__lo0bits+0x56>
 8007984:	0798      	lsls	r0, r3, #30
 8007986:	bf49      	itett	mi
 8007988:	085b      	lsrmi	r3, r3, #1
 800798a:	089b      	lsrpl	r3, r3, #2
 800798c:	2001      	movmi	r0, #1
 800798e:	600b      	strmi	r3, [r1, #0]
 8007990:	bf5c      	itt	pl
 8007992:	600b      	strpl	r3, [r1, #0]
 8007994:	2002      	movpl	r0, #2
 8007996:	4770      	bx	lr
 8007998:	b298      	uxth	r0, r3
 800799a:	b9a8      	cbnz	r0, 80079c8 <__lo0bits+0x52>
 800799c:	2010      	movs	r0, #16
 800799e:	0c1b      	lsrs	r3, r3, #16
 80079a0:	f013 0fff 	tst.w	r3, #255	; 0xff
 80079a4:	bf04      	itt	eq
 80079a6:	0a1b      	lsreq	r3, r3, #8
 80079a8:	3008      	addeq	r0, #8
 80079aa:	071a      	lsls	r2, r3, #28
 80079ac:	bf04      	itt	eq
 80079ae:	091b      	lsreq	r3, r3, #4
 80079b0:	3004      	addeq	r0, #4
 80079b2:	079a      	lsls	r2, r3, #30
 80079b4:	bf04      	itt	eq
 80079b6:	089b      	lsreq	r3, r3, #2
 80079b8:	3002      	addeq	r0, #2
 80079ba:	07da      	lsls	r2, r3, #31
 80079bc:	d402      	bmi.n	80079c4 <__lo0bits+0x4e>
 80079be:	085b      	lsrs	r3, r3, #1
 80079c0:	d006      	beq.n	80079d0 <__lo0bits+0x5a>
 80079c2:	3001      	adds	r0, #1
 80079c4:	600b      	str	r3, [r1, #0]
 80079c6:	4770      	bx	lr
 80079c8:	4610      	mov	r0, r2
 80079ca:	e7e9      	b.n	80079a0 <__lo0bits+0x2a>
 80079cc:	2000      	movs	r0, #0
 80079ce:	4770      	bx	lr
 80079d0:	2020      	movs	r0, #32
 80079d2:	4770      	bx	lr

080079d4 <__i2b>:
 80079d4:	b510      	push	{r4, lr}
 80079d6:	460c      	mov	r4, r1
 80079d8:	2101      	movs	r1, #1
 80079da:	f7ff ff27 	bl	800782c <_Balloc>
 80079de:	2201      	movs	r2, #1
 80079e0:	6144      	str	r4, [r0, #20]
 80079e2:	6102      	str	r2, [r0, #16]
 80079e4:	bd10      	pop	{r4, pc}

080079e6 <__multiply>:
 80079e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079ea:	4614      	mov	r4, r2
 80079ec:	690a      	ldr	r2, [r1, #16]
 80079ee:	6923      	ldr	r3, [r4, #16]
 80079f0:	4688      	mov	r8, r1
 80079f2:	429a      	cmp	r2, r3
 80079f4:	bfbe      	ittt	lt
 80079f6:	460b      	movlt	r3, r1
 80079f8:	46a0      	movlt	r8, r4
 80079fa:	461c      	movlt	r4, r3
 80079fc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007a00:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007a04:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007a08:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007a0c:	eb07 0609 	add.w	r6, r7, r9
 8007a10:	42b3      	cmp	r3, r6
 8007a12:	bfb8      	it	lt
 8007a14:	3101      	addlt	r1, #1
 8007a16:	f7ff ff09 	bl	800782c <_Balloc>
 8007a1a:	f100 0514 	add.w	r5, r0, #20
 8007a1e:	462b      	mov	r3, r5
 8007a20:	2200      	movs	r2, #0
 8007a22:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007a26:	4573      	cmp	r3, lr
 8007a28:	d316      	bcc.n	8007a58 <__multiply+0x72>
 8007a2a:	f104 0214 	add.w	r2, r4, #20
 8007a2e:	f108 0114 	add.w	r1, r8, #20
 8007a32:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007a36:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007a3a:	9300      	str	r3, [sp, #0]
 8007a3c:	9b00      	ldr	r3, [sp, #0]
 8007a3e:	9201      	str	r2, [sp, #4]
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d80c      	bhi.n	8007a5e <__multiply+0x78>
 8007a44:	2e00      	cmp	r6, #0
 8007a46:	dd03      	ble.n	8007a50 <__multiply+0x6a>
 8007a48:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d05d      	beq.n	8007b0c <__multiply+0x126>
 8007a50:	6106      	str	r6, [r0, #16]
 8007a52:	b003      	add	sp, #12
 8007a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a58:	f843 2b04 	str.w	r2, [r3], #4
 8007a5c:	e7e3      	b.n	8007a26 <__multiply+0x40>
 8007a5e:	f8b2 b000 	ldrh.w	fp, [r2]
 8007a62:	f1bb 0f00 	cmp.w	fp, #0
 8007a66:	d023      	beq.n	8007ab0 <__multiply+0xca>
 8007a68:	4689      	mov	r9, r1
 8007a6a:	46ac      	mov	ip, r5
 8007a6c:	f04f 0800 	mov.w	r8, #0
 8007a70:	f859 4b04 	ldr.w	r4, [r9], #4
 8007a74:	f8dc a000 	ldr.w	sl, [ip]
 8007a78:	b2a3      	uxth	r3, r4
 8007a7a:	fa1f fa8a 	uxth.w	sl, sl
 8007a7e:	fb0b a303 	mla	r3, fp, r3, sl
 8007a82:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007a86:	f8dc 4000 	ldr.w	r4, [ip]
 8007a8a:	4443      	add	r3, r8
 8007a8c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007a90:	fb0b 840a 	mla	r4, fp, sl, r8
 8007a94:	46e2      	mov	sl, ip
 8007a96:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007a9a:	b29b      	uxth	r3, r3
 8007a9c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007aa0:	454f      	cmp	r7, r9
 8007aa2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007aa6:	f84a 3b04 	str.w	r3, [sl], #4
 8007aaa:	d82b      	bhi.n	8007b04 <__multiply+0x11e>
 8007aac:	f8cc 8004 	str.w	r8, [ip, #4]
 8007ab0:	9b01      	ldr	r3, [sp, #4]
 8007ab2:	3204      	adds	r2, #4
 8007ab4:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007ab8:	f1ba 0f00 	cmp.w	sl, #0
 8007abc:	d020      	beq.n	8007b00 <__multiply+0x11a>
 8007abe:	4689      	mov	r9, r1
 8007ac0:	46a8      	mov	r8, r5
 8007ac2:	f04f 0b00 	mov.w	fp, #0
 8007ac6:	682b      	ldr	r3, [r5, #0]
 8007ac8:	f8b9 c000 	ldrh.w	ip, [r9]
 8007acc:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	fb0a 440c 	mla	r4, sl, ip, r4
 8007ad6:	46c4      	mov	ip, r8
 8007ad8:	445c      	add	r4, fp
 8007ada:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007ade:	f84c 3b04 	str.w	r3, [ip], #4
 8007ae2:	f859 3b04 	ldr.w	r3, [r9], #4
 8007ae6:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007aea:	0c1b      	lsrs	r3, r3, #16
 8007aec:	fb0a b303 	mla	r3, sl, r3, fp
 8007af0:	454f      	cmp	r7, r9
 8007af2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007af6:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007afa:	d805      	bhi.n	8007b08 <__multiply+0x122>
 8007afc:	f8c8 3004 	str.w	r3, [r8, #4]
 8007b00:	3504      	adds	r5, #4
 8007b02:	e79b      	b.n	8007a3c <__multiply+0x56>
 8007b04:	46d4      	mov	ip, sl
 8007b06:	e7b3      	b.n	8007a70 <__multiply+0x8a>
 8007b08:	46e0      	mov	r8, ip
 8007b0a:	e7dd      	b.n	8007ac8 <__multiply+0xe2>
 8007b0c:	3e01      	subs	r6, #1
 8007b0e:	e799      	b.n	8007a44 <__multiply+0x5e>

08007b10 <__pow5mult>:
 8007b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b14:	4615      	mov	r5, r2
 8007b16:	f012 0203 	ands.w	r2, r2, #3
 8007b1a:	4606      	mov	r6, r0
 8007b1c:	460f      	mov	r7, r1
 8007b1e:	d007      	beq.n	8007b30 <__pow5mult+0x20>
 8007b20:	4c21      	ldr	r4, [pc, #132]	; (8007ba8 <__pow5mult+0x98>)
 8007b22:	3a01      	subs	r2, #1
 8007b24:	2300      	movs	r3, #0
 8007b26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b2a:	f7ff feca 	bl	80078c2 <__multadd>
 8007b2e:	4607      	mov	r7, r0
 8007b30:	10ad      	asrs	r5, r5, #2
 8007b32:	d035      	beq.n	8007ba0 <__pow5mult+0x90>
 8007b34:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007b36:	b93c      	cbnz	r4, 8007b48 <__pow5mult+0x38>
 8007b38:	2010      	movs	r0, #16
 8007b3a:	f7fe fab3 	bl	80060a4 <malloc>
 8007b3e:	6270      	str	r0, [r6, #36]	; 0x24
 8007b40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b44:	6004      	str	r4, [r0, #0]
 8007b46:	60c4      	str	r4, [r0, #12]
 8007b48:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007b4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b50:	b94c      	cbnz	r4, 8007b66 <__pow5mult+0x56>
 8007b52:	f240 2171 	movw	r1, #625	; 0x271
 8007b56:	4630      	mov	r0, r6
 8007b58:	f7ff ff3c 	bl	80079d4 <__i2b>
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	4604      	mov	r4, r0
 8007b60:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b64:	6003      	str	r3, [r0, #0]
 8007b66:	f04f 0800 	mov.w	r8, #0
 8007b6a:	07eb      	lsls	r3, r5, #31
 8007b6c:	d50a      	bpl.n	8007b84 <__pow5mult+0x74>
 8007b6e:	4639      	mov	r1, r7
 8007b70:	4622      	mov	r2, r4
 8007b72:	4630      	mov	r0, r6
 8007b74:	f7ff ff37 	bl	80079e6 <__multiply>
 8007b78:	4681      	mov	r9, r0
 8007b7a:	4639      	mov	r1, r7
 8007b7c:	4630      	mov	r0, r6
 8007b7e:	f7ff fe89 	bl	8007894 <_Bfree>
 8007b82:	464f      	mov	r7, r9
 8007b84:	106d      	asrs	r5, r5, #1
 8007b86:	d00b      	beq.n	8007ba0 <__pow5mult+0x90>
 8007b88:	6820      	ldr	r0, [r4, #0]
 8007b8a:	b938      	cbnz	r0, 8007b9c <__pow5mult+0x8c>
 8007b8c:	4622      	mov	r2, r4
 8007b8e:	4621      	mov	r1, r4
 8007b90:	4630      	mov	r0, r6
 8007b92:	f7ff ff28 	bl	80079e6 <__multiply>
 8007b96:	6020      	str	r0, [r4, #0]
 8007b98:	f8c0 8000 	str.w	r8, [r0]
 8007b9c:	4604      	mov	r4, r0
 8007b9e:	e7e4      	b.n	8007b6a <__pow5mult+0x5a>
 8007ba0:	4638      	mov	r0, r7
 8007ba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ba6:	bf00      	nop
 8007ba8:	08008470 	.word	0x08008470

08007bac <__lshift>:
 8007bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bb0:	460c      	mov	r4, r1
 8007bb2:	4607      	mov	r7, r0
 8007bb4:	4616      	mov	r6, r2
 8007bb6:	6923      	ldr	r3, [r4, #16]
 8007bb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007bbc:	eb0a 0903 	add.w	r9, sl, r3
 8007bc0:	6849      	ldr	r1, [r1, #4]
 8007bc2:	68a3      	ldr	r3, [r4, #8]
 8007bc4:	f109 0501 	add.w	r5, r9, #1
 8007bc8:	42ab      	cmp	r3, r5
 8007bca:	db32      	blt.n	8007c32 <__lshift+0x86>
 8007bcc:	4638      	mov	r0, r7
 8007bce:	f7ff fe2d 	bl	800782c <_Balloc>
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	4680      	mov	r8, r0
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	f100 0114 	add.w	r1, r0, #20
 8007bdc:	4553      	cmp	r3, sl
 8007bde:	db2b      	blt.n	8007c38 <__lshift+0x8c>
 8007be0:	6920      	ldr	r0, [r4, #16]
 8007be2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007be6:	f104 0314 	add.w	r3, r4, #20
 8007bea:	f016 021f 	ands.w	r2, r6, #31
 8007bee:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007bf2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007bf6:	d025      	beq.n	8007c44 <__lshift+0x98>
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	f1c2 0e20 	rsb	lr, r2, #32
 8007bfe:	468a      	mov	sl, r1
 8007c00:	681e      	ldr	r6, [r3, #0]
 8007c02:	4096      	lsls	r6, r2
 8007c04:	4330      	orrs	r0, r6
 8007c06:	f84a 0b04 	str.w	r0, [sl], #4
 8007c0a:	f853 0b04 	ldr.w	r0, [r3], #4
 8007c0e:	459c      	cmp	ip, r3
 8007c10:	fa20 f00e 	lsr.w	r0, r0, lr
 8007c14:	d814      	bhi.n	8007c40 <__lshift+0x94>
 8007c16:	6048      	str	r0, [r1, #4]
 8007c18:	b108      	cbz	r0, 8007c1e <__lshift+0x72>
 8007c1a:	f109 0502 	add.w	r5, r9, #2
 8007c1e:	3d01      	subs	r5, #1
 8007c20:	4638      	mov	r0, r7
 8007c22:	f8c8 5010 	str.w	r5, [r8, #16]
 8007c26:	4621      	mov	r1, r4
 8007c28:	f7ff fe34 	bl	8007894 <_Bfree>
 8007c2c:	4640      	mov	r0, r8
 8007c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c32:	3101      	adds	r1, #1
 8007c34:	005b      	lsls	r3, r3, #1
 8007c36:	e7c7      	b.n	8007bc8 <__lshift+0x1c>
 8007c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	e7cd      	b.n	8007bdc <__lshift+0x30>
 8007c40:	4651      	mov	r1, sl
 8007c42:	e7dc      	b.n	8007bfe <__lshift+0x52>
 8007c44:	3904      	subs	r1, #4
 8007c46:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c4a:	459c      	cmp	ip, r3
 8007c4c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c50:	d8f9      	bhi.n	8007c46 <__lshift+0x9a>
 8007c52:	e7e4      	b.n	8007c1e <__lshift+0x72>

08007c54 <__mcmp>:
 8007c54:	6903      	ldr	r3, [r0, #16]
 8007c56:	690a      	ldr	r2, [r1, #16]
 8007c58:	b530      	push	{r4, r5, lr}
 8007c5a:	1a9b      	subs	r3, r3, r2
 8007c5c:	d10c      	bne.n	8007c78 <__mcmp+0x24>
 8007c5e:	0092      	lsls	r2, r2, #2
 8007c60:	3014      	adds	r0, #20
 8007c62:	3114      	adds	r1, #20
 8007c64:	1884      	adds	r4, r0, r2
 8007c66:	4411      	add	r1, r2
 8007c68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c70:	4295      	cmp	r5, r2
 8007c72:	d003      	beq.n	8007c7c <__mcmp+0x28>
 8007c74:	d305      	bcc.n	8007c82 <__mcmp+0x2e>
 8007c76:	2301      	movs	r3, #1
 8007c78:	4618      	mov	r0, r3
 8007c7a:	bd30      	pop	{r4, r5, pc}
 8007c7c:	42a0      	cmp	r0, r4
 8007c7e:	d3f3      	bcc.n	8007c68 <__mcmp+0x14>
 8007c80:	e7fa      	b.n	8007c78 <__mcmp+0x24>
 8007c82:	f04f 33ff 	mov.w	r3, #4294967295
 8007c86:	e7f7      	b.n	8007c78 <__mcmp+0x24>

08007c88 <__mdiff>:
 8007c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c8c:	460d      	mov	r5, r1
 8007c8e:	4607      	mov	r7, r0
 8007c90:	4611      	mov	r1, r2
 8007c92:	4628      	mov	r0, r5
 8007c94:	4614      	mov	r4, r2
 8007c96:	f7ff ffdd 	bl	8007c54 <__mcmp>
 8007c9a:	1e06      	subs	r6, r0, #0
 8007c9c:	d108      	bne.n	8007cb0 <__mdiff+0x28>
 8007c9e:	4631      	mov	r1, r6
 8007ca0:	4638      	mov	r0, r7
 8007ca2:	f7ff fdc3 	bl	800782c <_Balloc>
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cb0:	bfa4      	itt	ge
 8007cb2:	4623      	movge	r3, r4
 8007cb4:	462c      	movge	r4, r5
 8007cb6:	4638      	mov	r0, r7
 8007cb8:	6861      	ldr	r1, [r4, #4]
 8007cba:	bfa6      	itte	ge
 8007cbc:	461d      	movge	r5, r3
 8007cbe:	2600      	movge	r6, #0
 8007cc0:	2601      	movlt	r6, #1
 8007cc2:	f7ff fdb3 	bl	800782c <_Balloc>
 8007cc6:	f04f 0e00 	mov.w	lr, #0
 8007cca:	60c6      	str	r6, [r0, #12]
 8007ccc:	692b      	ldr	r3, [r5, #16]
 8007cce:	6926      	ldr	r6, [r4, #16]
 8007cd0:	f104 0214 	add.w	r2, r4, #20
 8007cd4:	f105 0914 	add.w	r9, r5, #20
 8007cd8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007cdc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007ce0:	f100 0114 	add.w	r1, r0, #20
 8007ce4:	f852 ab04 	ldr.w	sl, [r2], #4
 8007ce8:	f859 5b04 	ldr.w	r5, [r9], #4
 8007cec:	fa1f f38a 	uxth.w	r3, sl
 8007cf0:	4473      	add	r3, lr
 8007cf2:	b2ac      	uxth	r4, r5
 8007cf4:	1b1b      	subs	r3, r3, r4
 8007cf6:	0c2c      	lsrs	r4, r5, #16
 8007cf8:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8007cfc:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8007d06:	45c8      	cmp	r8, r9
 8007d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8007d0c:	4694      	mov	ip, r2
 8007d0e:	f841 4b04 	str.w	r4, [r1], #4
 8007d12:	d8e7      	bhi.n	8007ce4 <__mdiff+0x5c>
 8007d14:	45bc      	cmp	ip, r7
 8007d16:	d304      	bcc.n	8007d22 <__mdiff+0x9a>
 8007d18:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007d1c:	b183      	cbz	r3, 8007d40 <__mdiff+0xb8>
 8007d1e:	6106      	str	r6, [r0, #16]
 8007d20:	e7c4      	b.n	8007cac <__mdiff+0x24>
 8007d22:	f85c 4b04 	ldr.w	r4, [ip], #4
 8007d26:	b2a2      	uxth	r2, r4
 8007d28:	4472      	add	r2, lr
 8007d2a:	1413      	asrs	r3, r2, #16
 8007d2c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007d30:	b292      	uxth	r2, r2
 8007d32:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007d36:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007d3a:	f841 2b04 	str.w	r2, [r1], #4
 8007d3e:	e7e9      	b.n	8007d14 <__mdiff+0x8c>
 8007d40:	3e01      	subs	r6, #1
 8007d42:	e7e9      	b.n	8007d18 <__mdiff+0x90>

08007d44 <__d2b>:
 8007d44:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007d48:	461c      	mov	r4, r3
 8007d4a:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8007d4e:	2101      	movs	r1, #1
 8007d50:	4690      	mov	r8, r2
 8007d52:	f7ff fd6b 	bl	800782c <_Balloc>
 8007d56:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8007d5a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007d5e:	4607      	mov	r7, r0
 8007d60:	bb34      	cbnz	r4, 8007db0 <__d2b+0x6c>
 8007d62:	9201      	str	r2, [sp, #4]
 8007d64:	f1b8 0200 	subs.w	r2, r8, #0
 8007d68:	d027      	beq.n	8007dba <__d2b+0x76>
 8007d6a:	a802      	add	r0, sp, #8
 8007d6c:	f840 2d08 	str.w	r2, [r0, #-8]!
 8007d70:	f7ff fe01 	bl	8007976 <__lo0bits>
 8007d74:	9900      	ldr	r1, [sp, #0]
 8007d76:	b1f0      	cbz	r0, 8007db6 <__d2b+0x72>
 8007d78:	9a01      	ldr	r2, [sp, #4]
 8007d7a:	f1c0 0320 	rsb	r3, r0, #32
 8007d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d82:	430b      	orrs	r3, r1
 8007d84:	40c2      	lsrs	r2, r0
 8007d86:	617b      	str	r3, [r7, #20]
 8007d88:	9201      	str	r2, [sp, #4]
 8007d8a:	9b01      	ldr	r3, [sp, #4]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	bf14      	ite	ne
 8007d90:	2102      	movne	r1, #2
 8007d92:	2101      	moveq	r1, #1
 8007d94:	61bb      	str	r3, [r7, #24]
 8007d96:	6139      	str	r1, [r7, #16]
 8007d98:	b1c4      	cbz	r4, 8007dcc <__d2b+0x88>
 8007d9a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007d9e:	4404      	add	r4, r0
 8007da0:	6034      	str	r4, [r6, #0]
 8007da2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007da6:	6028      	str	r0, [r5, #0]
 8007da8:	4638      	mov	r0, r7
 8007daa:	b002      	add	sp, #8
 8007dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007db0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007db4:	e7d5      	b.n	8007d62 <__d2b+0x1e>
 8007db6:	6179      	str	r1, [r7, #20]
 8007db8:	e7e7      	b.n	8007d8a <__d2b+0x46>
 8007dba:	a801      	add	r0, sp, #4
 8007dbc:	f7ff fddb 	bl	8007976 <__lo0bits>
 8007dc0:	2101      	movs	r1, #1
 8007dc2:	9b01      	ldr	r3, [sp, #4]
 8007dc4:	6139      	str	r1, [r7, #16]
 8007dc6:	617b      	str	r3, [r7, #20]
 8007dc8:	3020      	adds	r0, #32
 8007dca:	e7e5      	b.n	8007d98 <__d2b+0x54>
 8007dcc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007dd0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007dd4:	6030      	str	r0, [r6, #0]
 8007dd6:	6918      	ldr	r0, [r3, #16]
 8007dd8:	f7ff fdae 	bl	8007938 <__hi0bits>
 8007ddc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007de0:	e7e1      	b.n	8007da6 <__d2b+0x62>

08007de2 <_calloc_r>:
 8007de2:	b538      	push	{r3, r4, r5, lr}
 8007de4:	fb02 f401 	mul.w	r4, r2, r1
 8007de8:	4621      	mov	r1, r4
 8007dea:	f7fe f9cb 	bl	8006184 <_malloc_r>
 8007dee:	4605      	mov	r5, r0
 8007df0:	b118      	cbz	r0, 8007dfa <_calloc_r+0x18>
 8007df2:	4622      	mov	r2, r4
 8007df4:	2100      	movs	r1, #0
 8007df6:	f7fe f970 	bl	80060da <memset>
 8007dfa:	4628      	mov	r0, r5
 8007dfc:	bd38      	pop	{r3, r4, r5, pc}

08007dfe <__ssputs_r>:
 8007dfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e02:	688e      	ldr	r6, [r1, #8]
 8007e04:	4682      	mov	sl, r0
 8007e06:	429e      	cmp	r6, r3
 8007e08:	460c      	mov	r4, r1
 8007e0a:	4690      	mov	r8, r2
 8007e0c:	4699      	mov	r9, r3
 8007e0e:	d837      	bhi.n	8007e80 <__ssputs_r+0x82>
 8007e10:	898a      	ldrh	r2, [r1, #12]
 8007e12:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007e16:	d031      	beq.n	8007e7c <__ssputs_r+0x7e>
 8007e18:	2302      	movs	r3, #2
 8007e1a:	6825      	ldr	r5, [r4, #0]
 8007e1c:	6909      	ldr	r1, [r1, #16]
 8007e1e:	1a6f      	subs	r7, r5, r1
 8007e20:	6965      	ldr	r5, [r4, #20]
 8007e22:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e26:	fb95 f5f3 	sdiv	r5, r5, r3
 8007e2a:	f109 0301 	add.w	r3, r9, #1
 8007e2e:	443b      	add	r3, r7
 8007e30:	429d      	cmp	r5, r3
 8007e32:	bf38      	it	cc
 8007e34:	461d      	movcc	r5, r3
 8007e36:	0553      	lsls	r3, r2, #21
 8007e38:	d530      	bpl.n	8007e9c <__ssputs_r+0x9e>
 8007e3a:	4629      	mov	r1, r5
 8007e3c:	f7fe f9a2 	bl	8006184 <_malloc_r>
 8007e40:	4606      	mov	r6, r0
 8007e42:	b950      	cbnz	r0, 8007e5a <__ssputs_r+0x5c>
 8007e44:	230c      	movs	r3, #12
 8007e46:	f04f 30ff 	mov.w	r0, #4294967295
 8007e4a:	f8ca 3000 	str.w	r3, [sl]
 8007e4e:	89a3      	ldrh	r3, [r4, #12]
 8007e50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e54:	81a3      	strh	r3, [r4, #12]
 8007e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e5a:	463a      	mov	r2, r7
 8007e5c:	6921      	ldr	r1, [r4, #16]
 8007e5e:	f7fe f931 	bl	80060c4 <memcpy>
 8007e62:	89a3      	ldrh	r3, [r4, #12]
 8007e64:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007e68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e6c:	81a3      	strh	r3, [r4, #12]
 8007e6e:	6126      	str	r6, [r4, #16]
 8007e70:	443e      	add	r6, r7
 8007e72:	6026      	str	r6, [r4, #0]
 8007e74:	464e      	mov	r6, r9
 8007e76:	6165      	str	r5, [r4, #20]
 8007e78:	1bed      	subs	r5, r5, r7
 8007e7a:	60a5      	str	r5, [r4, #8]
 8007e7c:	454e      	cmp	r6, r9
 8007e7e:	d900      	bls.n	8007e82 <__ssputs_r+0x84>
 8007e80:	464e      	mov	r6, r9
 8007e82:	4632      	mov	r2, r6
 8007e84:	4641      	mov	r1, r8
 8007e86:	6820      	ldr	r0, [r4, #0]
 8007e88:	f000 f91e 	bl	80080c8 <memmove>
 8007e8c:	68a3      	ldr	r3, [r4, #8]
 8007e8e:	2000      	movs	r0, #0
 8007e90:	1b9b      	subs	r3, r3, r6
 8007e92:	60a3      	str	r3, [r4, #8]
 8007e94:	6823      	ldr	r3, [r4, #0]
 8007e96:	441e      	add	r6, r3
 8007e98:	6026      	str	r6, [r4, #0]
 8007e9a:	e7dc      	b.n	8007e56 <__ssputs_r+0x58>
 8007e9c:	462a      	mov	r2, r5
 8007e9e:	f000 f92c 	bl	80080fa <_realloc_r>
 8007ea2:	4606      	mov	r6, r0
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	d1e2      	bne.n	8007e6e <__ssputs_r+0x70>
 8007ea8:	6921      	ldr	r1, [r4, #16]
 8007eaa:	4650      	mov	r0, sl
 8007eac:	f7fe f91e 	bl	80060ec <_free_r>
 8007eb0:	e7c8      	b.n	8007e44 <__ssputs_r+0x46>
	...

08007eb4 <_svfiprintf_r>:
 8007eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb8:	461d      	mov	r5, r3
 8007eba:	898b      	ldrh	r3, [r1, #12]
 8007ebc:	b09d      	sub	sp, #116	; 0x74
 8007ebe:	061f      	lsls	r7, r3, #24
 8007ec0:	4680      	mov	r8, r0
 8007ec2:	460c      	mov	r4, r1
 8007ec4:	4616      	mov	r6, r2
 8007ec6:	d50f      	bpl.n	8007ee8 <_svfiprintf_r+0x34>
 8007ec8:	690b      	ldr	r3, [r1, #16]
 8007eca:	b96b      	cbnz	r3, 8007ee8 <_svfiprintf_r+0x34>
 8007ecc:	2140      	movs	r1, #64	; 0x40
 8007ece:	f7fe f959 	bl	8006184 <_malloc_r>
 8007ed2:	6020      	str	r0, [r4, #0]
 8007ed4:	6120      	str	r0, [r4, #16]
 8007ed6:	b928      	cbnz	r0, 8007ee4 <_svfiprintf_r+0x30>
 8007ed8:	230c      	movs	r3, #12
 8007eda:	f8c8 3000 	str.w	r3, [r8]
 8007ede:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee2:	e0c8      	b.n	8008076 <_svfiprintf_r+0x1c2>
 8007ee4:	2340      	movs	r3, #64	; 0x40
 8007ee6:	6163      	str	r3, [r4, #20]
 8007ee8:	2300      	movs	r3, #0
 8007eea:	9309      	str	r3, [sp, #36]	; 0x24
 8007eec:	2320      	movs	r3, #32
 8007eee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ef2:	2330      	movs	r3, #48	; 0x30
 8007ef4:	f04f 0b01 	mov.w	fp, #1
 8007ef8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007efc:	9503      	str	r5, [sp, #12]
 8007efe:	4637      	mov	r7, r6
 8007f00:	463d      	mov	r5, r7
 8007f02:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007f06:	b10b      	cbz	r3, 8007f0c <_svfiprintf_r+0x58>
 8007f08:	2b25      	cmp	r3, #37	; 0x25
 8007f0a:	d13e      	bne.n	8007f8a <_svfiprintf_r+0xd6>
 8007f0c:	ebb7 0a06 	subs.w	sl, r7, r6
 8007f10:	d00b      	beq.n	8007f2a <_svfiprintf_r+0x76>
 8007f12:	4653      	mov	r3, sl
 8007f14:	4632      	mov	r2, r6
 8007f16:	4621      	mov	r1, r4
 8007f18:	4640      	mov	r0, r8
 8007f1a:	f7ff ff70 	bl	8007dfe <__ssputs_r>
 8007f1e:	3001      	adds	r0, #1
 8007f20:	f000 80a4 	beq.w	800806c <_svfiprintf_r+0x1b8>
 8007f24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f26:	4453      	add	r3, sl
 8007f28:	9309      	str	r3, [sp, #36]	; 0x24
 8007f2a:	783b      	ldrb	r3, [r7, #0]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f000 809d 	beq.w	800806c <_svfiprintf_r+0x1b8>
 8007f32:	2300      	movs	r3, #0
 8007f34:	f04f 32ff 	mov.w	r2, #4294967295
 8007f38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f3c:	9304      	str	r3, [sp, #16]
 8007f3e:	9307      	str	r3, [sp, #28]
 8007f40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f44:	931a      	str	r3, [sp, #104]	; 0x68
 8007f46:	462f      	mov	r7, r5
 8007f48:	2205      	movs	r2, #5
 8007f4a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007f4e:	4850      	ldr	r0, [pc, #320]	; (8008090 <_svfiprintf_r+0x1dc>)
 8007f50:	f7ff fc5c 	bl	800780c <memchr>
 8007f54:	9b04      	ldr	r3, [sp, #16]
 8007f56:	b9d0      	cbnz	r0, 8007f8e <_svfiprintf_r+0xda>
 8007f58:	06d9      	lsls	r1, r3, #27
 8007f5a:	bf44      	itt	mi
 8007f5c:	2220      	movmi	r2, #32
 8007f5e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007f62:	071a      	lsls	r2, r3, #28
 8007f64:	bf44      	itt	mi
 8007f66:	222b      	movmi	r2, #43	; 0x2b
 8007f68:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007f6c:	782a      	ldrb	r2, [r5, #0]
 8007f6e:	2a2a      	cmp	r2, #42	; 0x2a
 8007f70:	d015      	beq.n	8007f9e <_svfiprintf_r+0xea>
 8007f72:	462f      	mov	r7, r5
 8007f74:	2000      	movs	r0, #0
 8007f76:	250a      	movs	r5, #10
 8007f78:	9a07      	ldr	r2, [sp, #28]
 8007f7a:	4639      	mov	r1, r7
 8007f7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f80:	3b30      	subs	r3, #48	; 0x30
 8007f82:	2b09      	cmp	r3, #9
 8007f84:	d94d      	bls.n	8008022 <_svfiprintf_r+0x16e>
 8007f86:	b1b8      	cbz	r0, 8007fb8 <_svfiprintf_r+0x104>
 8007f88:	e00f      	b.n	8007faa <_svfiprintf_r+0xf6>
 8007f8a:	462f      	mov	r7, r5
 8007f8c:	e7b8      	b.n	8007f00 <_svfiprintf_r+0x4c>
 8007f8e:	4a40      	ldr	r2, [pc, #256]	; (8008090 <_svfiprintf_r+0x1dc>)
 8007f90:	463d      	mov	r5, r7
 8007f92:	1a80      	subs	r0, r0, r2
 8007f94:	fa0b f000 	lsl.w	r0, fp, r0
 8007f98:	4318      	orrs	r0, r3
 8007f9a:	9004      	str	r0, [sp, #16]
 8007f9c:	e7d3      	b.n	8007f46 <_svfiprintf_r+0x92>
 8007f9e:	9a03      	ldr	r2, [sp, #12]
 8007fa0:	1d11      	adds	r1, r2, #4
 8007fa2:	6812      	ldr	r2, [r2, #0]
 8007fa4:	9103      	str	r1, [sp, #12]
 8007fa6:	2a00      	cmp	r2, #0
 8007fa8:	db01      	blt.n	8007fae <_svfiprintf_r+0xfa>
 8007faa:	9207      	str	r2, [sp, #28]
 8007fac:	e004      	b.n	8007fb8 <_svfiprintf_r+0x104>
 8007fae:	4252      	negs	r2, r2
 8007fb0:	f043 0302 	orr.w	r3, r3, #2
 8007fb4:	9207      	str	r2, [sp, #28]
 8007fb6:	9304      	str	r3, [sp, #16]
 8007fb8:	783b      	ldrb	r3, [r7, #0]
 8007fba:	2b2e      	cmp	r3, #46	; 0x2e
 8007fbc:	d10c      	bne.n	8007fd8 <_svfiprintf_r+0x124>
 8007fbe:	787b      	ldrb	r3, [r7, #1]
 8007fc0:	2b2a      	cmp	r3, #42	; 0x2a
 8007fc2:	d133      	bne.n	800802c <_svfiprintf_r+0x178>
 8007fc4:	9b03      	ldr	r3, [sp, #12]
 8007fc6:	3702      	adds	r7, #2
 8007fc8:	1d1a      	adds	r2, r3, #4
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	9203      	str	r2, [sp, #12]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	bfb8      	it	lt
 8007fd2:	f04f 33ff 	movlt.w	r3, #4294967295
 8007fd6:	9305      	str	r3, [sp, #20]
 8007fd8:	4d2e      	ldr	r5, [pc, #184]	; (8008094 <_svfiprintf_r+0x1e0>)
 8007fda:	2203      	movs	r2, #3
 8007fdc:	7839      	ldrb	r1, [r7, #0]
 8007fde:	4628      	mov	r0, r5
 8007fe0:	f7ff fc14 	bl	800780c <memchr>
 8007fe4:	b138      	cbz	r0, 8007ff6 <_svfiprintf_r+0x142>
 8007fe6:	2340      	movs	r3, #64	; 0x40
 8007fe8:	1b40      	subs	r0, r0, r5
 8007fea:	fa03 f000 	lsl.w	r0, r3, r0
 8007fee:	9b04      	ldr	r3, [sp, #16]
 8007ff0:	3701      	adds	r7, #1
 8007ff2:	4303      	orrs	r3, r0
 8007ff4:	9304      	str	r3, [sp, #16]
 8007ff6:	7839      	ldrb	r1, [r7, #0]
 8007ff8:	2206      	movs	r2, #6
 8007ffa:	4827      	ldr	r0, [pc, #156]	; (8008098 <_svfiprintf_r+0x1e4>)
 8007ffc:	1c7e      	adds	r6, r7, #1
 8007ffe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008002:	f7ff fc03 	bl	800780c <memchr>
 8008006:	2800      	cmp	r0, #0
 8008008:	d038      	beq.n	800807c <_svfiprintf_r+0x1c8>
 800800a:	4b24      	ldr	r3, [pc, #144]	; (800809c <_svfiprintf_r+0x1e8>)
 800800c:	bb13      	cbnz	r3, 8008054 <_svfiprintf_r+0x1a0>
 800800e:	9b03      	ldr	r3, [sp, #12]
 8008010:	3307      	adds	r3, #7
 8008012:	f023 0307 	bic.w	r3, r3, #7
 8008016:	3308      	adds	r3, #8
 8008018:	9303      	str	r3, [sp, #12]
 800801a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800801c:	444b      	add	r3, r9
 800801e:	9309      	str	r3, [sp, #36]	; 0x24
 8008020:	e76d      	b.n	8007efe <_svfiprintf_r+0x4a>
 8008022:	fb05 3202 	mla	r2, r5, r2, r3
 8008026:	2001      	movs	r0, #1
 8008028:	460f      	mov	r7, r1
 800802a:	e7a6      	b.n	8007f7a <_svfiprintf_r+0xc6>
 800802c:	2300      	movs	r3, #0
 800802e:	250a      	movs	r5, #10
 8008030:	4619      	mov	r1, r3
 8008032:	3701      	adds	r7, #1
 8008034:	9305      	str	r3, [sp, #20]
 8008036:	4638      	mov	r0, r7
 8008038:	f810 2b01 	ldrb.w	r2, [r0], #1
 800803c:	3a30      	subs	r2, #48	; 0x30
 800803e:	2a09      	cmp	r2, #9
 8008040:	d903      	bls.n	800804a <_svfiprintf_r+0x196>
 8008042:	2b00      	cmp	r3, #0
 8008044:	d0c8      	beq.n	8007fd8 <_svfiprintf_r+0x124>
 8008046:	9105      	str	r1, [sp, #20]
 8008048:	e7c6      	b.n	8007fd8 <_svfiprintf_r+0x124>
 800804a:	fb05 2101 	mla	r1, r5, r1, r2
 800804e:	2301      	movs	r3, #1
 8008050:	4607      	mov	r7, r0
 8008052:	e7f0      	b.n	8008036 <_svfiprintf_r+0x182>
 8008054:	ab03      	add	r3, sp, #12
 8008056:	9300      	str	r3, [sp, #0]
 8008058:	4622      	mov	r2, r4
 800805a:	4b11      	ldr	r3, [pc, #68]	; (80080a0 <_svfiprintf_r+0x1ec>)
 800805c:	a904      	add	r1, sp, #16
 800805e:	4640      	mov	r0, r8
 8008060:	f7fe f97c 	bl	800635c <_printf_float>
 8008064:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008068:	4681      	mov	r9, r0
 800806a:	d1d6      	bne.n	800801a <_svfiprintf_r+0x166>
 800806c:	89a3      	ldrh	r3, [r4, #12]
 800806e:	065b      	lsls	r3, r3, #25
 8008070:	f53f af35 	bmi.w	8007ede <_svfiprintf_r+0x2a>
 8008074:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008076:	b01d      	add	sp, #116	; 0x74
 8008078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800807c:	ab03      	add	r3, sp, #12
 800807e:	9300      	str	r3, [sp, #0]
 8008080:	4622      	mov	r2, r4
 8008082:	4b07      	ldr	r3, [pc, #28]	; (80080a0 <_svfiprintf_r+0x1ec>)
 8008084:	a904      	add	r1, sp, #16
 8008086:	4640      	mov	r0, r8
 8008088:	f7fe fc14 	bl	80068b4 <_printf_i>
 800808c:	e7ea      	b.n	8008064 <_svfiprintf_r+0x1b0>
 800808e:	bf00      	nop
 8008090:	0800847c 	.word	0x0800847c
 8008094:	08008482 	.word	0x08008482
 8008098:	08008486 	.word	0x08008486
 800809c:	0800635d 	.word	0x0800635d
 80080a0:	08007dff 	.word	0x08007dff

080080a4 <__ascii_mbtowc>:
 80080a4:	b082      	sub	sp, #8
 80080a6:	b901      	cbnz	r1, 80080aa <__ascii_mbtowc+0x6>
 80080a8:	a901      	add	r1, sp, #4
 80080aa:	b142      	cbz	r2, 80080be <__ascii_mbtowc+0x1a>
 80080ac:	b14b      	cbz	r3, 80080c2 <__ascii_mbtowc+0x1e>
 80080ae:	7813      	ldrb	r3, [r2, #0]
 80080b0:	600b      	str	r3, [r1, #0]
 80080b2:	7812      	ldrb	r2, [r2, #0]
 80080b4:	1c10      	adds	r0, r2, #0
 80080b6:	bf18      	it	ne
 80080b8:	2001      	movne	r0, #1
 80080ba:	b002      	add	sp, #8
 80080bc:	4770      	bx	lr
 80080be:	4610      	mov	r0, r2
 80080c0:	e7fb      	b.n	80080ba <__ascii_mbtowc+0x16>
 80080c2:	f06f 0001 	mvn.w	r0, #1
 80080c6:	e7f8      	b.n	80080ba <__ascii_mbtowc+0x16>

080080c8 <memmove>:
 80080c8:	4288      	cmp	r0, r1
 80080ca:	b510      	push	{r4, lr}
 80080cc:	eb01 0302 	add.w	r3, r1, r2
 80080d0:	d807      	bhi.n	80080e2 <memmove+0x1a>
 80080d2:	1e42      	subs	r2, r0, #1
 80080d4:	4299      	cmp	r1, r3
 80080d6:	d00a      	beq.n	80080ee <memmove+0x26>
 80080d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080dc:	f802 4f01 	strb.w	r4, [r2, #1]!
 80080e0:	e7f8      	b.n	80080d4 <memmove+0xc>
 80080e2:	4283      	cmp	r3, r0
 80080e4:	d9f5      	bls.n	80080d2 <memmove+0xa>
 80080e6:	1881      	adds	r1, r0, r2
 80080e8:	1ad2      	subs	r2, r2, r3
 80080ea:	42d3      	cmn	r3, r2
 80080ec:	d100      	bne.n	80080f0 <memmove+0x28>
 80080ee:	bd10      	pop	{r4, pc}
 80080f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80080f4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80080f8:	e7f7      	b.n	80080ea <memmove+0x22>

080080fa <_realloc_r>:
 80080fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080fc:	4607      	mov	r7, r0
 80080fe:	4614      	mov	r4, r2
 8008100:	460e      	mov	r6, r1
 8008102:	b921      	cbnz	r1, 800810e <_realloc_r+0x14>
 8008104:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008108:	4611      	mov	r1, r2
 800810a:	f7fe b83b 	b.w	8006184 <_malloc_r>
 800810e:	b922      	cbnz	r2, 800811a <_realloc_r+0x20>
 8008110:	f7fd ffec 	bl	80060ec <_free_r>
 8008114:	4625      	mov	r5, r4
 8008116:	4628      	mov	r0, r5
 8008118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800811a:	f000 f821 	bl	8008160 <_malloc_usable_size_r>
 800811e:	42a0      	cmp	r0, r4
 8008120:	d20f      	bcs.n	8008142 <_realloc_r+0x48>
 8008122:	4621      	mov	r1, r4
 8008124:	4638      	mov	r0, r7
 8008126:	f7fe f82d 	bl	8006184 <_malloc_r>
 800812a:	4605      	mov	r5, r0
 800812c:	2800      	cmp	r0, #0
 800812e:	d0f2      	beq.n	8008116 <_realloc_r+0x1c>
 8008130:	4631      	mov	r1, r6
 8008132:	4622      	mov	r2, r4
 8008134:	f7fd ffc6 	bl	80060c4 <memcpy>
 8008138:	4631      	mov	r1, r6
 800813a:	4638      	mov	r0, r7
 800813c:	f7fd ffd6 	bl	80060ec <_free_r>
 8008140:	e7e9      	b.n	8008116 <_realloc_r+0x1c>
 8008142:	4635      	mov	r5, r6
 8008144:	e7e7      	b.n	8008116 <_realloc_r+0x1c>

08008146 <__ascii_wctomb>:
 8008146:	b149      	cbz	r1, 800815c <__ascii_wctomb+0x16>
 8008148:	2aff      	cmp	r2, #255	; 0xff
 800814a:	bf8b      	itete	hi
 800814c:	238a      	movhi	r3, #138	; 0x8a
 800814e:	700a      	strbls	r2, [r1, #0]
 8008150:	6003      	strhi	r3, [r0, #0]
 8008152:	2001      	movls	r0, #1
 8008154:	bf88      	it	hi
 8008156:	f04f 30ff 	movhi.w	r0, #4294967295
 800815a:	4770      	bx	lr
 800815c:	4608      	mov	r0, r1
 800815e:	4770      	bx	lr

08008160 <_malloc_usable_size_r>:
 8008160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008164:	1f18      	subs	r0, r3, #4
 8008166:	2b00      	cmp	r3, #0
 8008168:	bfbc      	itt	lt
 800816a:	580b      	ldrlt	r3, [r1, r0]
 800816c:	18c0      	addlt	r0, r0, r3
 800816e:	4770      	bx	lr

08008170 <_init>:
 8008170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008172:	bf00      	nop
 8008174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008176:	bc08      	pop	{r3}
 8008178:	469e      	mov	lr, r3
 800817a:	4770      	bx	lr

0800817c <_fini>:
 800817c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800817e:	bf00      	nop
 8008180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008182:	bc08      	pop	{r3}
 8008184:	469e      	mov	lr, r3
 8008186:	4770      	bx	lr
