// Seed: 1468125844
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  assign module_1.id_1 = 0;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_15 = id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input wire id_5,
    output wand id_6,
    input tri0 id_7,
    input wand id_8,
    input tri id_9,
    input tri id_10,
    input wand id_11,
    input supply1 id_12,
    input wand id_13,
    input supply0 id_14,
    output uwire id_15,
    input uwire id_16
);
  uwire id_18;
  assign id_18 = -1;
  assign id_15 = -1 ? id_11 : id_4;
  logic [7:0] id_19;
  assign id_19[1 :-1] = id_19;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
