#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f8e3c7043c0 .scope module, "sync_fifo" "sync_fifo" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "almost_full";
    .port_info 9 /OUTPUT 1 "almost_empty";
    .port_info 10 /OUTPUT 1 "overflow";
    .port_info 11 /OUTPUT 1 "underflow";
P_0x7f8e3c704530 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000000011>;
P_0x7f8e3c704570 .param/l "AEMPTY_DEPTH" 0 2 5, +C4<00000000000000000000000000000001>;
P_0x7f8e3c7045b0 .param/l "AFULL_DEPTH" 0 2 4, +C4<000000000000000000000000000000111>;
P_0x7f8e3c7045f0 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000001000>;
P_0x7f8e3c704630 .param/l "FIFO_DEPTH" 0 2 3, +C4<00000000000000000000000000001000>;
P_0x7f8e3c704670 .param/l "RDATA_MODE" 0 2 7, +C4<00000000000000000000000000000001>;
v0x600000d3c000_0 .var/i "II", 31 0;
v0x600000d3c090_0 .net *"_ivl_0", 32 0, L_0x600000e38000;  1 drivers
L_0x7f8e3d863098 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000d3c120_0 .net *"_ivl_11", 27 0, L_0x7f8e3d863098;  1 drivers
L_0x7f8e3d8630e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600000d3c1b0_0 .net/2u *"_ivl_12", 31 0, L_0x7f8e3d8630e0;  1 drivers
L_0x7f8e3d863008 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000d3c240_0 .net *"_ivl_3", 28 0, L_0x7f8e3d863008;  1 drivers
L_0x7f8e3d863050 .functor BUFT 1, C4<000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000d3c2d0_0 .net/2u *"_ivl_4", 32 0, L_0x7f8e3d863050;  1 drivers
v0x600000d3c360_0 .net *"_ivl_8", 31 0, L_0x600000e38140;  1 drivers
v0x600000d3c3f0_0 .net "almost_empty", 0 0, L_0x600000e381e0;  1 drivers
v0x600000d3c480_0 .net "almost_full", 0 0, L_0x600000e380a0;  1 drivers
v0x600000d3c510 .array "buf_mem", 7 0, 7 0;
o0x7f8e3d832338 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000d3c5a0_0 .net "clk", 0 0, o0x7f8e3d832338;  0 drivers
L_0x7f8e3d863170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000d3c630_0 .net "empty", 0 0, L_0x7f8e3d863170;  1 drivers
v0x600000d3c6c0_0 .var "fifo_cnt", 3 0;
L_0x7f8e3d863128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000d3c750_0 .net "full", 0 0, L_0x7f8e3d863128;  1 drivers
v0x600000d3c7e0_0 .var "overflow", 0 0;
v0x600000d3c870_0 .var "rd_data", 7 0;
o0x7f8e3d832458 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000d3c900_0 .net "rd_en", 0 0, o0x7f8e3d832458;  0 drivers
v0x600000d3c990_0 .var "rd_ptr", 2 0;
o0x7f8e3d8324b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000d3ca20_0 .net "rst_n", 0 0, o0x7f8e3d8324b8;  0 drivers
v0x600000d3cab0_0 .var "underflow", 0 0;
o0x7f8e3d832518 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600000d3cb40_0 .net "wr_data", 7 0, o0x7f8e3d832518;  0 drivers
o0x7f8e3d832548 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000d3cbd0_0 .net "wr_en", 0 0, o0x7f8e3d832548;  0 drivers
v0x600000d3cc60_0 .var "wr_ptr", 2 0;
E_0x6000031302a0/0 .event negedge, v0x600000d3ca20_0;
E_0x6000031302a0/1 .event posedge, v0x600000d3c5a0_0;
E_0x6000031302a0 .event/or E_0x6000031302a0/0, E_0x6000031302a0/1;
L_0x600000e38000 .concat [ 4 29 0 0], v0x600000d3c6c0_0, L_0x7f8e3d863008;
L_0x600000e380a0 .cmp/ge 33, L_0x600000e38000, L_0x7f8e3d863050;
L_0x600000e38140 .concat [ 4 28 0 0], v0x600000d3c6c0_0, L_0x7f8e3d863098;
L_0x600000e381e0 .cmp/ge 32, L_0x7f8e3d8630e0, L_0x600000e38140;
S_0x7f8e3c7047e0 .scope generate, "genblk1" "genblk1" 2 74, 2 74 0, S_0x7f8e3c7043c0;
 .timescale 0 0;
v0x600000d3c510_0 .array/port v0x600000d3c510, 0;
v0x600000d3c510_1 .array/port v0x600000d3c510, 1;
v0x600000d3c510_2 .array/port v0x600000d3c510, 2;
E_0x6000031302d0/0 .event edge, v0x600000d3c990_0, v0x600000d3c510_0, v0x600000d3c510_1, v0x600000d3c510_2;
v0x600000d3c510_3 .array/port v0x600000d3c510, 3;
v0x600000d3c510_4 .array/port v0x600000d3c510, 4;
v0x600000d3c510_5 .array/port v0x600000d3c510, 5;
v0x600000d3c510_6 .array/port v0x600000d3c510, 6;
E_0x6000031302d0/1 .event edge, v0x600000d3c510_3, v0x600000d3c510_4, v0x600000d3c510_5, v0x600000d3c510_6;
v0x600000d3c510_7 .array/port v0x600000d3c510, 7;
E_0x6000031302d0/2 .event edge, v0x600000d3c510_7;
E_0x6000031302d0 .event/or E_0x6000031302d0/0, E_0x6000031302d0/1, E_0x6000031302d0/2;
    .scope S_0x7f8e3c7047e0;
T_0 ;
    %wait E_0x6000031302d0;
    %load/vec4 v0x600000d3c990_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600000d3c510, 4;
    %assign/vec4 v0x600000d3c870_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8e3c7043c0;
T_1 ;
    %wait E_0x6000031302a0;
    %load/vec4 v0x600000d3ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600000d3c6c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600000d3c900_0;
    %load/vec4 v0x600000d3cbd0_0;
    %and;
    %load/vec4 v0x600000d3c750_0;
    %inv;
    %and;
    %load/vec4 v0x600000d3c630_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x600000d3c6c0_0;
    %assign/vec4 v0x600000d3c6c0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x600000d3cbd0_0;
    %load/vec4 v0x600000d3c750_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x600000d3c6c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600000d3c6c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x600000d3c900_0;
    %load/vec4 v0x600000d3c630_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x600000d3c6c0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x600000d3c6c0_0, 0;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8e3c7043c0;
T_2 ;
    %wait E_0x6000031302a0;
    %load/vec4 v0x600000d3ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000d3cc60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000d3cc60_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000d3cc60_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x600000d3cbd0_0;
    %load/vec4 v0x600000d3c750_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x600000d3cc60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600000d3cc60_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8e3c7043c0;
T_3 ;
    %wait E_0x6000031302a0;
    %load/vec4 v0x600000d3ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000d3c990_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600000d3c990_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000d3c990_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600000d3c900_0;
    %load/vec4 v0x600000d3c630_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x600000d3c990_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600000d3c990_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8e3c7043c0;
T_4 ;
    %wait E_0x6000031302a0;
    %load/vec4 v0x600000d3ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000d3c000_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x600000d3c000_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600000d3c000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000d3c510, 0, 4;
    %load/vec4 v0x600000d3c000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000d3c000_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600000d3cbd0_0;
    %load/vec4 v0x600000d3c750_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x600000d3cb40_0;
    %load/vec4 v0x600000d3cc60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000d3c510, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8e3c7043c0;
T_5 ;
    %wait E_0x6000031302a0;
    %load/vec4 v0x600000d3ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000d3c7e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600000d3cbd0_0;
    %load/vec4 v0x600000d3c750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000d3c7e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f8e3c7043c0;
T_6 ;
    %wait E_0x6000031302a0;
    %load/vec4 v0x600000d3ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000d3cab0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600000d3c900_0;
    %load/vec4 v0x600000d3c630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000d3cab0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sync_fifo.v";
