<root><simulation><result_generated_time />2023-05-17 18:38:29<layer><layer_spec />{'B': 1, 'K': 546, 'C': 128, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />69888<total_data_size_element />{'W': 69888, 'I': 128, 'O': 546}<total_data_reuse />{'W': 1, 'I': 546.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'K_16']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3)], [('K', 91)], []]<I />[[('K', 3), ('K', 91)], [], []]<O />[[('K', 3)], [('K', 91)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [2.0, 273.0, 1.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 2236416, 2236416], 'I': [8, 4096, 4096], 'O': [24, 4368, 4368], 'O_partial': [0, 0, 0], 'O_final': [24, 4368, 4368]}<actual_mem_utilization_individual />{'W': [0.05, 0.07, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.05, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.07, 0.0], 'I': [0.02, 0.07, 0.0], 'O': [0.05, 0.07, 0.0]}<effective_mem_size_bit />{'W': [8, 24576, 2236416], 'I': [8, 4096, 4096], 'O': [8, 48, 4368], 'O_partial': [0, 0, 0], 'O_final': [8, 48, 4368]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[69888, 69888], [69888, 69888], [69888, 0]]<I />[[128, 128], [128, 128], [128, 0]]<O />[[(0, 546), (546, 0)], [(0, 546), (546, 0)], [(0, 546), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 546), (546, 0)], [(0, 546), (546, 0)], [(0, 546), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[8736, 8736], [1092, 1092], [273, 0]]<I />[[16, 16], [2, 2], [0, 0]]<O />[[(0, 68), (68, 0)], [(0, 9), (9, 0)], [(0, 2), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 68], [68, 0]), ([0, 9], [9, 0]), ([0, 2], [0, 0])]</mem_access_count_word><mac_count><active />69888<idle />768</mac_count></basic_info><energy><total_energy />153405.4<mem_energy_breakdown><W />[6.1, 216.4, 363.6]<I />[0.0, 0.4, 0.7]<O />[0.0, 1.7, 2.8]</mem_energy_breakdown><MAC_energy><active_MAC />152775.2<idle_MAC />38.4<total />152813.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0314<utilization_without_data_loading />0.0632<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.0314<mac_utilize_temporal_without_data_loading />0.0632</mac_array_utilization><latency><latency_cycle_with_data_loading />8707<latency_cycle_without_data_loading />4323<ideal_computing_cycle />273<data_loading><load_cycle_total />4384<load_cycle_individual />{'W': [48, 4368, 0], 'I': [8, 8, 0]}<load_cycle_combined />{'W': 4368, 'I': 9}</data_loading><mem_stalling><mem_stall_cycle_total />4050<mem_stall_cycle_individual />{'W': [[-272], [-270, 4050], [-273, -273]], 'I': [[-272], [-273, -273], [-273, -273]], 'O': [[-273], [-273, -273], [-264, -271]]}<mem_stall_cycle_shared />{'W': [[-272], [-270, 4050], [0, 0]], 'I': [[-272], [-273, 4050], [0, 0]], 'O': [[-273], [-273, -273], [-264, -271]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 2236416, 2236416], 'I': [8, 4096, 4096], 'O': [24, 4368, 4368], 'O_partial': [0, 0, 0], 'O_final': [24, 4368, 4368]}<data_size_each_level_total />{'W': [24576, 2236416, 2236416], 'I': [4096, 4096, 4096], 'O': [48, 4368, 4368]}<loop_cycles_each_level />{'W': [3, 273, 273], 'I': [273, 273, 273], 'O': [3, 273, 273]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [273, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 0.0], [15.0, 15.0], [15.0, 15.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 8.0], [4096.0, 15.0], [15.0, 15.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 0]], 'I': [[8.0, 0.0], [15.0, 15.0], [15.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8223.0, 8223.0], [8207.0, 16.0]], 'I': [[8.0, 0.0], [8223.0, 8223.0], [8207.0, 16.0]], 'O': [[8.0, 8.0], [8223.0, 8223.0], [8207.0, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 273], [3, 3, 91], [273, 273, 1]], 'I': [[1, 1, 273], [273, 273, 1], [273, 273, 1]], 'O': [[1, 1, 273], [3, 3, 91], [273, 273, 1]]}<trans_time_real />{'W': [[0, 1, 273], [[0, 3, 91], [48, 3, 91]], [[4368, 273, 1], [1092, 273, 1]]], 'I': [[0, 1, 273], [[0, 273, 1], [8, 273, 1]], [[8, 273, 1], [2, 273, 1]]], 'O': [[0, 1, 273], [[0, 3, 91], [0, 3, 91]], [[9, 273, 1], [2, 273, 1]]]}<single_stall_cycle />{'W': [[-1], [-3, 45], [4095, 819]], 'I': [[-1], [-273, -265], [-265, -271]], 'O': [[-1], [-3, -3], [-264, -271]]}<single_stall_count />{'W': [272, 90, 0], 'I': [272, 0, 0], 'O': [273, 91, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [9, 0]}, 1: {'W': [270, 0], 'I': [0, 0], 'O': [0, 9]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-273, -273], [-264, -273]], 1: [[-3, -273], [-273, -264]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>