{"mul8u_0FR":{"UID":"0FR","bfe":16,"bfe%":100.0,"bw":8,"cells":235,"cfun":"mult8_cgp14_wc111_wtmrca","chromozome":"mult8_cgp14_wc111_wtmrca.chr","cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.6383666992,"ep_neg%":26.9927978516,"ep_pos%":72.6455688477,"ep_zr%":100.0,"er":65810.0,"fpga_delay":10.736,"fpga_delay_logic":3.745,"fpga_delay_net":6.991,"fpga_lut":68,"fpga_power":1.137,"fpga_power_dynamic":0.753,"fpga_power_static":0.384,"fpga_slice":17,"lib":"cgp-approx14","mae":36.52258,"mae%":0.0557290344,"mae_zr":68.00783,"mhd":4.0,"mhd%":25.0,"mre%":2.6222213152,"mse":1921.96875,"osu180_area":6064.0,"osu180_cells":136.0,"osu180_delay":3.21,"osu180_pdp":12311955.0,"osu180_pwr":3835500.0,"osu180_pwrdynamic%":100.0,"pdk45_area":539.225703,"pdk45_cells":151,"pdk45_delay":1.11,"pdk45_pdp":0.358641,"pdk45_pwr":0.3231,"pdk45_pwrdynamic%":99.1,"saed32_area":312.342974,"saed32_cells":110.0,"saed32_delay":2.9,"saed32_pdp":292453.69,"saed32_pwr":100846.1,"saed32_pwrdynamic%":89.8,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14_wc111_wtmrca.v","verilog_entity":"mult8_cgp14_wc111_wtmrca","wce":111,"wce%":0.1693725586,"wce_neg":109,"wce_pos":111,"wce_zr":80,"wce_zr%":0.1220703125,"wcre%":7900.0,"wcre%_add":8000.0,"wcre%_max":8000.0,"chr":null,"evo":null,"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_10FE":{"UID":"10FE","bfe":15,"bfe%":93.75,"bw":8,"cells":16,"cfun":"mult8_cgp14rewc_51632_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2080688477,"ep_neg%":75.244140625,"ep_pos%":23.9639282227,"ep_zr%":0.0,"er":65017.0,"fpga_delay":6.402,"fpga_delay_logic":3.166,"fpga_delay_net":3.235,"fpga_lut":3,"fpga_power":0.281,"fpga_power_dynamic":0.017,"fpga_power_static":0.264,"fpga_slice":1,"lib":"cgp-approx14rewc","mae":3377.66354,"mae%":5.1539055481,"mae_zr":0.0,"mhd":6.4,"mhd%":40.0,"mre%":46.0010267886,"mse":16989728.625,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":41.767699,"pdk45_cells":18,"pdk45_delay":0.21,"pdk45_pdp":0.001836282,"pdk45_pwr":0.0087442,"pdk45_pwrdynamic%":98.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14rewc_51632_csamrca.v","verilog_entity":"mult8_cgp14rewc_51632_csamrca","wce":12625,"wce%":19.2642211914,"wce_neg":12625,"wce_pos":10514,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.9877944587,"wcre%_max":100.0,"chr":"mult8_cgp14rewc_51632_csamrca.chr","evo":{"Area":2336,"Delay":693.798,"Errors":65017,"Fit2":1620711,"Generation":140128,"Levels":4,"Max error":12625,"Max error zr":0,"Max rel error":1,"Nodes":16,"Sad":221358558},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_10K5":{"UID":"10K5","bfe":14,"bfe%":87.5,"bw":8,"cells":269,"cfun":"mult8_cgp14rewc_305526_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":69.9371337891,"ep_neg%":47.5982666016,"ep_pos%":22.3388671875,"ep_zr%":0.0,"er":45834.0,"fpga_delay":10.093,"fpga_delay_logic":3.372,"fpga_delay_net":6.721,"fpga_lut":72,"fpga_power":1.018,"fpga_power_dynamic":0.641,"fpga_power_static":0.377,"fpga_slice":20,"lib":"cgp-approx14rewc","mae":43.75781,"mae%":0.0667691193,"mae_zr":0.0,"mhd":2.4,"mhd%":15.0,"mre%":0.914729167,"mse":4091.9375,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":588.032899,"pdk45_cells":186,"pdk45_delay":1.02,"pdk45_pdp":0.298962,"pdk45_pwr":0.2931,"pdk45_pwrdynamic%":99.0,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14rewc_305526_wtmcla.v","verilog_entity":"mult8_cgp14rewc_305526_wtmcla","wce":290,"wce%":0.4425048828,"wce_neg":290,"wce_pos":256,"wce_zr":0,"wce_zr%":0.0,"wcre%":43.5555555556,"wcre%_add":43.3628318584,"wcre%_max":43.5555555556,"chr":"mult8_cgp14rewc_305526_wtmcla.chr","evo":{"Area":40672,"Delay":4848.58,"Errors":45834,"Fit2":197201627,"Generation":23694,"Levels":21,"Max error":290,"Max error zr":0,"Max rel error":0.435556,"Nodes":270,"Sad":2867712},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_10LA":{"UID":"10LA","bfe":13,"bfe%":81.25,"bw":8,"cells":204,"cfun":"mult8_cgp14rewc_179010_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":89.94140625,"ep_neg%":48.5488891602,"ep_pos%":41.3925170898,"ep_zr%":0.0,"er":58944.0,"fpga_delay":9.22,"fpga_delay_logic":3.396,"fpga_delay_net":5.823,"fpga_lut":51,"fpga_power":0.657,"fpga_power_dynamic":0.325,"fpga_power_static":0.332,"fpga_slice":14,"lib":"cgp-approx14rewc","mae":332.81726,"mae%":0.5078388367,"mae_zr":0.0,"mhd":3.6,"mhd%":22.5,"mre%":5.497189116,"mse":193339.00781,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":475.400893,"pdk45_cells":178,"pdk45_delay":0.84,"pdk45_pdp":0.14826,"pdk45_pwr":0.1765,"pdk45_pwrdynamic%":98.7,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14rewc_179010_wtmcsa.v","verilog_entity":"mult8_cgp14rewc_179010_wtmcsa","wce":1904,"wce%":2.9052734375,"wce_neg":1888,"wce_pos":1904,"wce_zr":0,"wce_zr%":0.0,"wcre%":85.7142857143,"wcre%_add":85.618729097,"wcre%_max":85.7142857143,"chr":"mult8_cgp14rewc_179010_wtmcsa.chr","evo":{"Area":29120,"Delay":3987.28,"Errors":58944,"Fit2":116109615,"Generation":74838,"Levels":17,"Max error":1904,"Max error zr":0,"Max rel error":0.857143,"Nodes":204,"Sad":21811512},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_10Y9":{"UID":"10Y9","bfe":14,"bfe%":87.5,"bw":8,"cells":241,"cfun":"mult8_cgp14rewc_560670_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":81.755065918,"ep_neg%":48.3627319336,"ep_pos%":33.3923339844,"ep_zr%":0.0,"er":53579.0,"fpga_delay":9.478,"fpga_delay_logic":3.305,"fpga_delay_net":6.173,"fpga_lut":67,"fpga_power":0.873,"fpga_power_dynamic":0.515,"fpga_power_static":0.358,"fpga_slice":19,"lib":"cgp-approx14rewc","mae":134.09253,"mae%":0.204608963,"mae_zr":0.0,"mhd":3.1,"mhd%":19.375,"mre%":2.2218507168,"mse":33664.44531,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":558.936295,"pdk45_cells":202,"pdk45_delay":1.0,"pdk45_pdp":0.2457,"pdk45_pwr":0.2457,"pdk45_pwrdynamic%":98.9,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14rewc_560670_wtmcsa.v","verilog_entity":"mult8_cgp14rewc_560670_wtmcsa","wce":720,"wce%":1.0986328125,"wce_neg":694,"wce_pos":720,"wce_zr":0,"wce_zr%":0.0,"wcre%":45.9259259259,"wcre%_add":45.8773784355,"wcre%_max":45.9259259259,"chr":"mult8_cgp14rewc_560670_wtmcsa.chr","evo":{"Area":35616,"Delay":4330.7,"Errors":53579,"Fit2":154242165,"Generation":75670,"Levels":18,"Max error":720,"Max error zr":0,"Max rel error":0.459259,"Nodes":241,"Sad":8787888},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_11FS":{"UID":"11FS","bfe":13,"bfe%":81.25,"bw":8,"cells":182,"cfun":"mult8_cgp14rewc_119144_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":86.2426757812,"ep_neg%":60.7299804688,"ep_pos%":25.5126953125,"ep_zr%":0.0,"er":56520.0,"fpga_delay":9.579,"fpga_delay_logic":3.312,"fpga_delay_net":6.267,"fpga_lut":48,"fpga_power":0.646,"fpga_power_dynamic":0.315,"fpga_power_static":0.331,"fpga_slice":15,"lib":"cgp-approx14rewc","mae":273.8114,"mae%":0.4178030396,"mae_zr":0.0,"mhd":3.7,"mhd%":23.125,"mre%":3.9427762245,"mse":132889.72656,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":448.181496,"pdk45_cells":164,"pdk45_delay":1.09,"pdk45_pdp":0.170476,"pdk45_pwr":0.1564,"pdk45_pwrdynamic%":98.7,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14rewc_119144_rcam.v","verilog_entity":"mult8_cgp14rewc_119144_rcam","wce":1408,"wce%":2.1484375,"wce_neg":1382,"wce_pos":1408,"wce_zr":0,"wce_zr%":0.0,"wcre%":51.1004784689,"wcre%_add":51.051625239,"wcre%_max":51.1004784689,"chr":"mult8_cgp14rewc_119144_rcam.chr","evo":{"Area":26368,"Delay":4762.07,"Errors":56520,"Fit2":125566360,"Generation":124735,"Levels":21,"Max error":1408,"Max error zr":0,"Max rel error":0.511005,"Nodes":182,"Sad":17944504},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_11U":{"UID":"11U","bfe":15,"bfe%":93.75,"bw":8,"cells":261,"cfun":"mult8_cgp14_wc114_wtmcla","chromozome":"mult8_cgp14_wc114_wtmcla.chr","cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.3255615234,"ep_neg%":19.9920654297,"ep_pos%":79.3334960938,"ep_zr%":100.0,"er":65605.0,"fpga_delay":9.929,"fpga_delay_logic":3.457,"fpga_delay_net":6.472,"fpga_lut":73,"fpga_power":1.134,"fpga_power_dynamic":0.753,"fpga_power_static":0.381,"fpga_slice":20,"lib":"cgp-approx14","mae":44.81683,"mae%":0.0683850555,"mae_zr":84.97847,"mhd":3.9,"mhd%":24.375,"mre%":3.3071112385,"mse":2840.98438,"osu180_area":6186.0,"osu180_cells":138.0,"osu180_delay":3.04,"osu180_pdp":11574192.0,"osu180_pwr":3807300.0,"osu180_pwrdynamic%":100.0,"pdk45_area":539.225704,"pdk45_cells":149,"pdk45_delay":1.1,"pdk45_pdp":0.35453,"pdk45_pwr":0.3223,"pdk45_pwrdynamic%":99.2,"saed32_area":314.376127,"saed32_cells":111.0,"saed32_delay":2.8,"saed32_pdp":274907.92,"saed32_pwr":98181.4,"saed32_pwrdynamic%":89.2,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14_wc114_wtmcla.v","verilog_entity":"mult8_cgp14_wc114_wtmcla","wce":114,"wce%":0.1739501953,"wce_neg":103,"wce_pos":114,"wce_zr":112,"wce_zr%":0.1708984375,"wcre%":9500.0,"wcre%_add":11200.0,"wcre%_max":11200.0,"chr":null,"evo":null,"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_12N4":{"UID":"12N4","bfe":13,"bfe%":81.25,"bw":8,"cells":183,"cfun":"mult8_cgp14rewc_123699_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":87.3138427734,"ep_neg%":61.7065429688,"ep_pos%":25.6072998047,"ep_zr%":0.0,"er":57222.0,"fpga_delay":9.618,"fpga_delay_logic":3.312,"fpga_delay_net":6.306,"fpga_lut":45,"fpga_power":0.618,"fpga_power_dynamic":0.291,"fpga_power_static":0.327,"fpga_slice":13,"lib":"cgp-approx14rewc","mae":283.55835,"mae%":0.432675705,"mae_zr":0.0,"mhd":3.9,"mhd%":24.375,"mre%":4.2028813062,"mse":139814.21875,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":390.457597,"pdk45_cells":134,"pdk45_delay":1.09,"pdk45_pdp":0.155325,"pdk45_pwr":0.1425,"pdk45_pwrdynamic%":98.8,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14rewc_123699_rcam.v","verilog_entity":"mult8_cgp14rewc_123699_rcam","wce":1408,"wce%":2.1484375,"wce_neg":1374,"wce_pos":1408,"wce_zr":0,"wce_zr%":0.0,"wcre%":80.0,"wcre%_add":79.7507788162,"wcre%_max":80.0,"chr":"mult8_cgp14rewc_123699_rcam.chr","evo":{"Area":25984,"Delay":4757.76,"Errors":57222,"Fit2":123625540,"Generation":17487,"Levels":21,"Max error":1408,"Max error zr":0,"Max rel error":0.8,"Nodes":182,"Sad":18583280},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_136M":{"UID":"136M","bfe":14,"bfe%":87.5,"bw":8,"cells":170,"cfun":"mult8_cgp14rewc_658064_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.828125,"ep_neg%":55.241394043,"ep_pos%":43.586730957,"ep_zr%":0.0,"er":64768.0,"fpga_delay":9.352,"fpga_delay_logic":3.579,"fpga_delay_net":5.773,"fpga_lut":50,"fpga_power":0.82,"fpga_power_dynamic":0.479,"fpga_power_static":0.341,"fpga_slice":16,"lib":"cgp-approx14rewc","mae":180.2153,"mae%":0.2749867249,"mae_zr":0.0,"mhd":4.6,"mhd%":28.75,"mre%":5.5761754837,"mse":50390.50977,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":399.3743,"pdk45_cells":131,"pdk45_delay":0.94,"pdk45_pdp":0.187718,"pdk45_pwr":0.1997,"pdk45_pwrdynamic%":99.0,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14rewc_658064_wtmcla.v","verilog_entity":"mult8_cgp14rewc_658064_wtmcla","wce":758,"wce%":1.1566162109,"wce_neg":751,"wce_pos":758,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.7402597403,"wcre%_max":100.0,"chr":"mult8_cgp14rewc_658064_wtmcla.chr","evo":{"Area":26496,"Delay":4069.84,"Errors":64768,"Fit2":107834457,"Generation":634691,"Levels":19,"Max error":758,"Max error zr":0,"Max rel error":1,"Nodes":171,"Sad":11810590},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_1396":{"UID":"1396","bfe":15,"bfe%":93.75,"bw":8,"cells":160,"cfun":"mult8_cgp14rewc_400655_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.3383178711,"ep_neg%":57.5103759766,"ep_pos%":40.8279418945,"ep_zr%":0.0,"er":64447.0,"fpga_delay":10.561,"fpga_delay_logic":3.84,"fpga_delay_net":6.721,"fpga_lut":44,"fpga_power":0.739,"fpga_power_dynamic":0.403,"fpga_power_static":0.336,"fpga_slice":11,"lib":"cgp-approx14rewc","mae":176.6452,"mae%":0.2695391846,"mae_zr":0.0,"mhd":4.7,"mhd%":29.375,"mre%":5.7028839373,"mse":48202.90625,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":364.176801,"pdk45_cells":107,"pdk45_delay":1.15,"pdk45_pdp":0.218615,"pdk45_pwr":0.1901,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14rewc_400655_csamrca.v","verilog_entity":"mult8_cgp14rewc_400655_csamrca","wce":749,"wce%":1.1428833008,"wce_neg":749,"wce_pos":740,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.7854077253,"wcre%_max":100.0,"chr":"mult8_cgp14rewc_400655_csamrca.chr","evo":{"Area":24960,"Delay":5727.99,"Errors":64447,"Fit2":142970636,"Generation":135254,"Levels":25,"Max error":749,"Max error zr":0,"Max rel error":1,"Nodes":159,"Sad":11576620},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_144E":{"UID":"144E","bfe":14,"bfe%":87.5,"bw":8,"cells":268,"cfun":"mult8_cgp14rewc_305530_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":69.9432373047,"ep_neg%":46.826171875,"ep_pos%":23.1170654297,"ep_zr%":0.0,"er":45838.0,"fpga_delay":10.088,"fpga_delay_logic":3.479,"fpga_delay_net":6.609,"fpga_lut":72,"fpga_power":1.029,"fpga_power_dynamic":0.653,"fpga_power_static":0.376,"fpga_slice":20,"lib":"cgp-approx14rewc","mae":43.33533,"mae%":0.0661244659,"mae_zr":0.0,"mhd":2.4,"mhd%":15.0,"mre%":0.9094534033,"mse":3998.9375,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":574.8925,"pdk45_cells":179,"pdk45_delay":1.03,"pdk45_pdp":0.301481,"pdk45_pwr":0.2927,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14rewc_305530_wtmcla.v","verilog_entity":"mult8_cgp14rewc_305530_wtmcla","wce":290,"wce%":0.4425048828,"wce_neg":290,"wce_pos":256,"wce_zr":0,"wce_zr%":0.0,"wcre%":43.5555555556,"wcre%_add":43.3628318584,"wcre%_max":43.5555555556,"chr":"mult8_cgp14rewc_305530_wtmcla.chr","evo":{"Area":40224,"Delay":4848.94,"Errors":45838,"Fit2":195043642,"Generation":24511,"Levels":21,"Max error":290,"Max error zr":0,"Max rel error":0.435556,"Nodes":267,"Sad":2840024},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_14GJ":{"UID":"14GJ","bfe":14,"bfe%":87.5,"bw":8,"cells":194,"cfun":"mult8_cgp14rewc_112173_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":85.0936889648,"ep_neg%":59.3292236328,"ep_pos%":25.764465332,"ep_zr%":0.0,"er":55767.0,"fpga_delay":9.434,"fpga_delay_logic":3.447,"fpga_delay_net":5.987,"fpga_lut":52,"fpga_power":0.635,"fpga_power_dynamic":0.303,"fpga_power_static":0.332,"fpga_slice":15,"lib":"cgp-approx14rewc","mae":283.93604,"mae%":0.4332520142,"mae_zr":0.0,"mhd":3.8,"mhd%":23.75,"mre%":3.8167510132,"mse":147726.4375,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":480.093895,"pdk45_cells":179,"pdk45_delay":0.97,"pdk45_pdp":0.168101,"pdk45_pwr":0.1733,"pdk45_pwrdynamic%":98.7,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14rewc_112173_csamrca.v","verilog_entity":"mult8_cgp14rewc_112173_csamrca","wce":1762,"wce%":2.6885986328,"wce_neg":1762,"wce_pos":1408,"wce_zr":0,"wce_zr%":0.0,"wcre%":46.2992125984,"wcre%_add":46.2749213012,"wcre%_max":46.2992125984,"chr":"mult8_cgp14rewc_112173_csamrca.chr","evo":{"Area":27904,"Delay":4312.51,"Errors":55767,"Fit2":120336286,"Generation":805803,"Levels":19,"Max error":1762,"Max error zr":0,"Max rel error":0.462992,"Nodes":193,"Sad":18608032},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_14HJ":{"UID":"14HJ","bfe":15,"bfe%":93.75,"bw":8,"cells":61,"cfun":"mult8_cgp14rewc_363346_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1912841797,"ep_neg%":57.5820922852,"ep_pos%":41.6091918945,"ep_zr%":0.0,"er":65006.0,"fpga_delay":7.719,"fpga_delay_logic":3.385,"fpga_delay_net":4.334,"fpga_lut":16,"fpga_power":0.371,"fpga_power_dynamic":0.084,"fpga_power_static":0.287,"fpga_slice":5,"lib":"cgp-approx14rewc","mae":1057.99194,"mae%":1.6143675842,"mae_zr":0.0,"mhd":5.9,"mhd%":36.875,"mre%":22.6810930611,"mse":1742818.5,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":157.684797,"pdk45_cells":65,"pdk45_delay":0.77,"pdk45_pdp":0.0384153,"pdk45_pwr":0.04989,"pdk45_pwrdynamic%":98.5,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14rewc_363346_wtmrca.v","verilog_entity":"mult8_cgp14rewc_363346_wtmrca","wce":4961,"wce%":7.5698852539,"wce_neg":4961,"wce_pos":4640,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.9748110831,"wcre%_max":100.0,"chr":"mult8_cgp14rewc_363346_wtmrca.chr","evo":{"Area":9536,"Delay":3018.67,"Errors":65006,"Fit2":28786059,"Generation":64939,"Levels":14,"Max error":4961,"Max error zr":0,"Max rel error":1,"Nodes":61,"Sad":69336560},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_158B":{"UID":"158B","bfe":14,"bfe%":87.5,"bw":8,"cells":282,"cfun":"mult8_cgp14rewc_10452_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":50.8544921875,"ep_neg%":38.6474609375,"ep_pos%":12.20703125,"ep_zr%":0.0,"er":33328.0,"fpga_delay":10.528,"fpga_delay_logic":3.619,"fpga_delay_net":6.909,"fpga_lut":75,"fpga_power":1.13,"fpga_power_dynamic":0.729,"fpga_power_static":0.401,"fpga_slice":22,"lib":"cgp-approx14rewc","mae":15.0293,"mae%":0.0229328918,"mae_zr":0.0,"mhd":1.7,"mhd%":10.625,"mre%":0.3655298491,"mse":645.0625,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":639.186602,"pdk45_cells":192,"pdk45_delay":1.19,"pdk45_pdp":0.416262,"pdk45_pwr":0.3498,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14rewc_10452_wtmrca.v","verilog_entity":"mult8_cgp14rewc_10452_wtmrca","wce":112,"wce%":0.1708984375,"wce_neg":100,"wce_pos":112,"wce_zr":0,"wce_zr%":0.0,"wcre%":40.0,"wcre%_add":39.6226415094,"wcre%_max":40.0,"chr":"mult8_cgp14rewc_10452_wtmrca.chr","evo":{"Area":43872,"Delay":6315.83,"Errors":33328,"Fit2":277088161,"Generation":12602,"Levels":27,"Max error":112,"Max error zr":0,"Max rel error":0.4,"Nodes":282,"Sad":984960},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_15QP":{"UID":"15QP","bfe":15,"bfe%":93.75,"bw":8,"cells":15,"cfun":"mult8_cgp14rewc_51630_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2080688477,"ep_neg%":71.3226318359,"ep_pos%":27.8854370117,"ep_zr%":0.0,"er":65017.0,"fpga_delay":6.445,"fpga_delay_logic":3.211,"fpga_delay_net":3.234,"fpga_lut":3,"fpga_power":0.279,"fpga_power_dynamic":0.014,"fpga_power_static":0.265,"fpga_slice":1,"lib":"cgp-approx14rewc","mae":3297.50662,"mae%":5.0315957947,"mae_zr":0.0,"mhd":6.4,"mhd%":40.0,"mre%":45.5413317612,"mse":16594224.0,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":45.991399,"pdk45_cells":20,"pdk45_delay":0.22,"pdk45_pdp":0.00246004,"pdk45_pwr":0.011182,"pdk45_pwrdynamic%":98.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14rewc_51630_csamrca.v","verilog_entity":"mult8_cgp14rewc_51630_csamrca","wce":12440,"wce%":18.9819335938,"wce_neg":12033,"wce_pos":12440,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.9877944587,"wcre%_max":100.0,"chr":"mult8_cgp14rewc_51630_csamrca.chr","evo":{"Area":2208,"Delay":784.83,"Errors":65017,"Fit2":1732904,"Generation":124334,"Levels":4,"Max error":12440,"Max error zr":0,"Max rel error":1,"Nodes":15,"Sad":216105394},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_162S":{"UID":"162S","bfe":16,"bfe%":100.0,"bw":8,"cells":267,"cfun":"mult8_cgp14rewc_25660_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":93.5897827148,"ep_neg%":59.0438842773,"ep_pos%":34.5458984375,"ep_zr%":0.0,"er":61335.0,"fpga_delay":11.161,"fpga_delay_logic":3.642,"fpga_delay_net":7.518,"fpga_lut":68,"fpga_power":1.148,"fpga_power_dynamic":0.766,"fpga_power_static":0.382,"fpga_slice":19,"lib":"cgp-approx14rewc","mae":25.64456,"mae%":0.0391304932,"mae_zr":0.0,"mhd":3.4,"mhd%":21.25,"mre%":1.208233566,"mse":1049.22302,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":563.160003,"pdk45_cells":163,"pdk45_delay":1.13,"pdk45_pdp":0.367024,"pdk45_pwr":0.3248,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14rewc_25660_wtmcla.v","verilog_entity":"mult8_cgp14rewc_25660_wtmcla","wce":107,"wce%":0.163269043,"wce_neg":107,"wce_pos":100,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":98.4375,"wcre%_max":100.0,"chr":"mult8_cgp14rewc_25660_wtmcla.chr","evo":{"Area":42016,"Delay":4865.6,"Errors":61335,"Fit2":204433012,"Generation":110709,"Levels":22,"Max error":107,"Max error zr":0,"Max rel error":1,"Nodes":269,"Sad":1680642},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_16B4":{"UID":"16B4","bfe":14,"bfe%":87.5,"bw":8,"cells":281,"cfun":"mult8_cgp14rewc_10689_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":59.375,"ep_neg%":21.044921875,"ep_pos%":38.330078125,"ep_zr%":0.0,"er":38912.0,"fpga_delay":10.436,"fpga_delay_logic":3.348,"fpga_delay_net":7.088,"fpga_lut":78,"fpga_power":1.201,"fpga_power_dynamic":0.806,"fpga_power_static":0.395,"fpga_slice":21,"lib":"cgp-approx14rewc","mae":15.52148,"mae%":0.0236838989,"mae_zr":0.0,"mhd":1.5,"mhd%":9.375,"mre%":0.3518772791,"mse":569.0,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":618.537403,"pdk45_cells":175,"pdk45_delay":1.12,"pdk45_pdp":0.39256,"pdk45_pwr":0.3505,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14rewc_10689_wtmrca.v","verilog_entity":"mult8_cgp14rewc_10689_wtmrca","wce":96,"wce%":0.146484375,"wce_neg":66,"wce_pos":96,"wce_zr":0,"wce_zr%":0.0,"wcre%":40.0,"wcre%_add":39.6226415094,"wcre%_max":40.0,"chr":"mult8_cgp14rewc_10689_wtmrca.chr","evo":{"Area":43552,"Delay":6262.63,"Errors":38912,"Fit2":272750226,"Generation":6669,"Levels":27,"Max error":96,"Max error zr":0,"Max rel error":0.4,"Nodes":281,"Sad":1017216},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_16NY":{"UID":"16NY","bfe":15,"bfe%":93.75,"bw":8,"cells":63,"cfun":"mult8_cgp14zr_wc3391_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1592407227,"ep_neg%":53.0975341797,"ep_pos%":46.061706543,"ep_zr%":0.0,"er":64985.0,"fpga_delay":8.506,"fpga_delay_logic":3.514,"fpga_delay_net":4.991,"fpga_lut":17,"fpga_power":0.418,"fpga_power_dynamic":0.114,"fpga_power_static":0.304,"fpga_slice":5,"lib":"cgp-approx14zr","mae":854.39749,"mae%":1.3037071075,"mae_zr":0.0,"mhd":5.7,"mhd%":35.625,"mre%":19.4098330328,"mse":1097984.90625,"osu180_area":1667.0,"osu180_cells":46.0,"osu180_delay":1.99,"osu180_pdp":1581851.0,"osu180_pwr":794900.0,"osu180_pwrdynamic%":100.0,"pdk45_area":163.785699,"pdk45_cells":53,"pdk45_delay":0.78,"pdk45_pdp":0.05524194,"pdk45_pwr":0.070823,"pdk45_pwrdynamic%":98.9,"saed32_area":90.983552,"saed32_cells":34.0,"saed32_delay":1.78,"saed32_pdp":39659.468,"saed32_pwr":22280.6,"saed32_pwrdynamic%":86.8,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14zr_wc3391_csamrca.v","verilog_entity":"mult8_cgp14zr_wc3391_csamrca","wce":3391,"wce%":5.1742553711,"wce_neg":3391,"wce_pos":3386,"wce_zr":0,"wce_zr%":0.0,"wcre%":200.0,"wcre%_add":199.8048780488,"wcre%_max":200.0,"chr":"mult8_cgp14zr_wc3391_csamrca.chr","evo":{"Area":9888,"Delay":"3506.8","Errors":64985,"Fit2":34675277.0,"Generation":54012,"Levels":16,"Max error":3391,"Max error zr":0,"Nodes":63,"Sad":55993794},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_16Q0":{"UID":"16Q0","bfe":15,"bfe%":93.75,"bw":8,"cells":129,"cfun":"mult8_cgp14zr_wc1308_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.9532470703,"ep_neg%":60.2508544922,"ep_pos%":38.7023925781,"ep_zr%":0.0,"er":64850.0,"fpga_delay":9.415,"fpga_delay_logic":3.569,"fpga_delay_net":5.846,"fpga_lut":38,"fpga_power":0.712,"fpga_power_dynamic":0.359,"fpga_power_static":0.353,"fpga_slice":12,"lib":"cgp-approx14zr","mae":302.7699,"mae%":0.4619902039,"mae_zr":0.0,"mhd":5.1,"mhd%":31.875,"mre%":9.821279811,"mse":142366.2749,"osu180_area":3448.0,"osu180_cells":87.0,"osu180_delay":2.47,"osu180_pdp":4762654.0,"osu180_pwr":1928200.0,"osu180_pwrdynamic%":100.0,"pdk45_area":320.0626,"pdk45_cells":101,"pdk45_delay":0.93,"pdk45_pdp":0.15345,"pdk45_pwr":0.165,"pdk45_pwrdynamic%":99.0,"saed32_area":180.950528,"saed32_cells":68.0,"saed32_delay":2.05,"saed32_pdp":108649.385,"saed32_pwr":52999.7,"saed32_pwrdynamic%":88.8,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14zr_wc1308_wtmrca.v","verilog_entity":"mult8_cgp14zr_wc1308_wtmrca","wce":1308,"wce%":1.9958496094,"wce_neg":1308,"wce_pos":1181,"wce_zr":0,"wce_zr%":0.0,"wcre%":3100.0,"wcre%_add":2917.6470588235,"wcre%_max":3100.0,"chr":"mult8_cgp14zr_wc1308_wtmrca.chr","evo":{"Area":20448,"Delay":"4691.2","Errors":64850,"Fit2":95925721.0,"Generation":111879,"Levels":21,"Max error":1308,"Max error zr":0,"Nodes":129,"Sad":19842328},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_16X2":{"UID":"16X2","bfe":15,"bfe%":93.75,"bw":8,"cells":59,"cfun":"mult8_cgp14zr_wc4191_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1333007812,"ep_neg%":76.676940918,"ep_pos%":22.4563598633,"ep_zr%":0.0,"er":64968.0,"fpga_delay":8.26,"fpga_delay_logic":3.393,"fpga_delay_net":4.867,"fpga_lut":17,"fpga_power":0.403,"fpga_power_dynamic":0.106,"fpga_power_static":0.297,"fpga_slice":6,"lib":"cgp-approx14zr","mae":1143.11081,"mae%":1.7442486725,"mae_zr":0.0,"mhd":5.8,"mhd%":36.25,"mre%":22.4120217535,"mse":2004998.76562,"osu180_area":1619.0,"osu180_cells":49.0,"osu180_delay":1.72,"osu180_pdp":1152056.0,"osu180_pwr":669800.0,"osu180_pwrdynamic%":100.0,"pdk45_area":152.522499,"pdk45_cells":53,"pdk45_delay":0.8,"pdk45_pdp":0.0442312,"pdk45_pwr":0.055289,"pdk45_pwrdynamic%":98.7,"saed32_area":86.917248,"saed32_cells":32.0,"saed32_delay":1.86,"saed32_pdp":35698.422,"saed32_pwr":19192.7,"saed32_pwrdynamic%":85.6,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc4191_rcam.v","verilog_entity":"mult8_cgp14zr_wc4191_rcam","wce":4191,"wce%":6.3949584961,"wce_neg":4191,"wce_pos":3844,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":299.4152046784,"wcre%_max":300.0,"chr":"mult8_cgp14zr_wc4191_rcam.chr","evo":{"Area":9184,"Delay":"3460.06","Errors":64968,"Fit2":31777169.0,"Generation":854294,"Levels":15,"Max error":4191,"Max error zr":0,"Nodes":59,"Sad":74914910},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_16XZ":{"UID":"16XZ","bfe":16,"bfe%":100.0,"bw":8,"cells":3,"cfun":"mult8_cgp14zr_wc20193_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2111206055,"ep_neg%":68.6660766602,"ep_pos%":30.5450439453,"ep_zr%":0.0,"er":65019.0,"fpga_delay":6.097,"fpga_delay_logic":3.067,"fpga_delay_net":3.03,"fpga_lut":3,"fpga_power":0.258,"fpga_power_dynamic":0.005,"fpga_power_static":0.253,"fpga_slice":2,"lib":"cgp-approx14zr","mae":5293.28506,"mae%":8.0769120178,"mae_zr":0.0,"mhd":6.6,"mhd%":41.25,"mre%":64.49511498,"mse":47820979.0,"osu180_area":96.0,"osu180_cells":3.0,"osu180_delay":0.08,"osu180_pdp":734.864,"osu180_pwr":9185.8,"osu180_pwrdynamic%":99.9,"pdk45_area":7.0395,"pdk45_cells":3,"pdk45_delay":0.04,"pdk45_pdp":0.0000355996,"pdk45_pwr":0.00088999,"pdk45_pwrdynamic%":94.7,"saed32_area":6.099456,"saed32_cells":3.0,"saed32_delay":0.09,"saed32_pdp":21.249,"saed32_pwr":236.1,"saed32_pwrdynamic%":27.6,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14zr_wc20193_wtmcsa.v","verilog_entity":"mult8_cgp14zr_wc20193_wtmcsa","wce":20193,"wce%":30.8120727539,"wce_neg":20193,"wce_pos":16384,"wce_zr":0,"wce_zr%":0.0,"wcre%":703.125,"wcre%_add":702.4390243902,"wcre%_max":703.125,"chr":"mult8_cgp14zr_wc20193_wtmcsa.chr","evo":{"Area":384,"Delay":"126.322","Errors":65019,"Fit2":48507.0,"Generation":176770,"Levels":1,"Max error":20193,"Max error zr":0,"Nodes":3,"Sad":346900730},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_172K":{"UID":"172K","bfe":16,"bfe%":100.0,"bw":8,"cells":76,"cfun":"mult8_cgp14zr_wc2857_3_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.0966796875,"ep_neg%":69.1787719727,"ep_pos%":29.9179077148,"ep_zr%":0.0,"er":64944.0,"fpga_delay":8.58,"fpga_delay_logic":3.387,"fpga_delay_net":5.192,"fpga_lut":25,"fpga_power":0.47,"fpga_power_dynamic":0.157,"fpga_power_static":0.313,"fpga_slice":7,"lib":"cgp-approx14zr","mae":806.87491,"mae%":1.2311934052,"mae_zr":0.0,"mhd":5.7,"mhd%":35.625,"mre%":18.4288924796,"mse":954097.875,"osu180_area":1967.0,"osu180_cells":55.0,"osu180_delay":1.92,"osu180_pdp":1576128.0,"osu180_pwr":820900.0,"osu180_pwrdynamic%":100.0,"pdk45_area":194.759499,"pdk45_cells":68,"pdk45_delay":0.71,"pdk45_pdp":0.05127691,"pdk45_pwr":0.072221,"pdk45_pwrdynamic%":98.8,"saed32_area":108.519489,"saed32_cells":40.0,"saed32_delay":1.71,"saed32_pdp":40804.02,"saed32_pwr":23862.0,"saed32_pwrdynamic%":86.0,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc2857_3_rcam.v","verilog_entity":"mult8_cgp14zr_wc2857_3_rcam","wce":2857,"wce%":4.3594360352,"wce_neg":2857,"wce_pos":2643,"wce_zr":0,"wce_zr%":0.0,"wcre%":325.0,"wcre%_add":324.3664717349,"wcre%_max":325.0,"chr":"mult8_cgp14zr_wc2857_3_rcam.chr","evo":{"Area":11936,"Delay":"3867.99","Errors":64944,"Fit2":46168287.0,"Generation":144083,"Levels":18,"Max error":2857,"Max error zr":0,"Nodes":76,"Sad":52879354},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_176X":{"UID":"176X","bfe":16,"bfe%":100.0,"bw":8,"cells":121,"cfun":"mult8_cgp14zr_wc1347_2_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.9303588867,"ep_neg%":64.6362304688,"ep_pos%":34.294128418,"ep_zr%":0.0,"er":64835.0,"fpga_delay":10.029,"fpga_delay_logic":3.76,"fpga_delay_net":6.269,"fpga_lut":34,"fpga_power":0.637,"fpga_power_dynamic":0.302,"fpga_power_static":0.335,"fpga_slice":10,"lib":"cgp-approx14zr","mae":304.84863,"mae%":0.4651620941,"mae_zr":0.0,"mhd":5.1,"mhd%":31.875,"mre%":9.3652831265,"mse":145131.57892,"osu180_area":3176.0,"osu180_cells":84.0,"osu180_delay":3.17,"osu180_pdp":5176610.0,"osu180_pwr":1633000.0,"osu180_pwrdynamic%":99.9,"pdk45_area":310.676599,"pdk45_cells":105,"pdk45_delay":1.34,"pdk45_pdp":0.188806,"pdk45_pwr":0.1409,"pdk45_pwrdynamic%":98.9,"saed32_area":188.574849,"saed32_cells":72.0,"saed32_delay":2.92,"saed32_pdp":140139.56,"saed32_pwr":47993.0,"saed32_pwrdynamic%":87.7,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc1347_2_rcam.v","verilog_entity":"mult8_cgp14zr_wc1347_2_rcam","wce":1347,"wce%":2.0553588867,"wce_neg":1347,"wce_pos":1227,"wce_zr":0,"wce_zr%":0.0,"wcre%":1500.0,"wcre%_add":1454.5454545455,"wcre%_max":1500.0,"chr":"mult8_cgp14zr_wc1347_2_rcam.chr","evo":{"Area":19136,"Delay":"5478.63","Errors":64835,"Fit2":104839145.0,"Generation":787167,"Levels":23,"Max error":1347,"Max error zr":0,"Nodes":121,"Sad":19978560},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17A6":{"UID":"17A6","bfe":16,"bfe%":100.0,"bw":8,"cells":9,"cfun":"mult8_cgp14zr_wc16388_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2172241211,"ep_neg%":76.4450073242,"ep_pos%":22.7722167969,"ep_zr%":0.0,"er":65023.0,"fpga_delay":6.187,"fpga_delay_logic":3.173,"fpga_delay_net":3.014,"fpga_lut":1,"fpga_power":0.258,"fpga_power_dynamic":0.005,"fpga_power_static":0.253,"fpga_slice":1,"lib":"cgp-approx14zr","mae":4924.42938,"mae%":7.5140829163,"mae_zr":0.0,"mhd":6.6,"mhd%":41.25,"mre%":59.604801116,"mse":38114504.5,"osu180_area":128.0,"osu180_cells":5.0,"osu180_delay":0.24,"osu180_pdp":9656.16,"osu180_pwr":40234.0,"osu180_pwrdynamic%":100.0,"pdk45_area":10.3246,"pdk45_cells":4,"pdk45_delay":0.08,"pdk45_pdp":0.00016452,"pdk45_pwr":0.0020565,"pdk45_pwrdynamic%":98.0,"saed32_area":7.878464,"saed32_cells":4.0,"saed32_delay":0.2,"saed32_pdp":121.22,"saed32_pwr":606.1,"saed32_pwrdynamic%":60.9,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14zr_wc16388_wtmcla.v","verilog_entity":"mult8_cgp14zr_wc16388_wtmcla","wce":16388,"wce%":25.0061035156,"wce_neg":16129,"wce_pos":16388,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.09765625,"wcre%_add":100.0854387892,"wcre%_max":100.09765625,"chr":"mult8_cgp14zr_wc16388_wtmcla.chr","evo":{"Area":1536,"Delay":"1038.58","Errors":65023,"Fit2":1595263.0,"Generation":665488,"Levels":5,"Max error":16388,"Max error zr":0,"Nodes":9,"Sad":322727404},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17AE":{"UID":"17AE","bfe":14,"bfe%":87.5,"bw":8,"cells":314,"cfun":"mult8_cgp14zr_wc12_5_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":73.2421875,"ep_neg%":41.40625,"ep_pos%":31.8359375,"ep_zr%":0.0,"er":48000.0,"fpga_delay":10.757,"fpga_delay_logic":3.559,"fpga_delay_net":7.198,"fpga_lut":78,"fpga_power":1.351,"fpga_power_dynamic":0.932,"fpga_power_static":0.419,"fpga_slice":20,"lib":"cgp-approx14zr","mae":3.30469,"mae%":0.0050425568,"mae_zr":0.0,"mhd":1.4,"mhd%":8.75,"mre%":0.1887632778,"mse":20.41406,"osu180_area":7467.0,"osu180_cells":144.0,"osu180_delay":3.7,"osu180_pdp":16529750.0,"osu180_pwr":4467500.0,"osu180_pwrdynamic%":99.9,"pdk45_area":635.432208,"pdk45_cells":157,"pdk45_delay":1.47,"pdk45_pdp":0.554925,"pdk45_pwr":0.3775,"pdk45_pwrdynamic%":99.1,"saed32_area":382.232574,"saed32_cells":129.0,"saed32_delay":3.25,"saed32_pdp":384806.5,"saed32_pwr":118402.0,"saed32_pwrdynamic%":89.4,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14zr_wc12_5_csamcsa.v","verilog_entity":"mult8_cgp14zr_wc12_5_csamcsa","wce":12,"wce%":0.0183105469,"wce_neg":11,"wce_pos":12,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":90.0,"wcre%_max":100.0,"chr":"mult8_cgp14zr_wc12_5_csamcsa.chr","evo":{"Area":49056,"Delay":"6012.47","Errors":48000,"Fit2":294947690.0,"Generation":151690,"Levels":26,"Max error":12,"Max error zr":0,"Nodes":314,"Sad":216576},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17AY":{"UID":"17AY","bfe":15,"bfe%":93.75,"bw":8,"cells":58,"cfun":"mult8_cgp14zr_wc4160_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.0966796875,"ep_neg%":69.0093994141,"ep_pos%":30.0872802734,"ep_zr%":0.0,"er":64944.0,"fpga_delay":7.999,"fpga_delay_logic":3.313,"fpga_delay_net":4.687,"fpga_lut":18,"fpga_power":0.4,"fpga_power_dynamic":0.103,"fpga_power_static":0.297,"fpga_slice":8,"lib":"cgp-approx14zr","mae":978.9194,"mae%":1.4937124634,"mae_zr":0.0,"mhd":5.7,"mhd%":35.625,"mre%":20.678045523,"mse":1491604.6875,"osu180_area":1672.0,"osu180_cells":57.0,"osu180_delay":1.66,"osu180_pdp":1128634.0,"osu180_pwr":679900.0,"osu180_pwrdynamic%":100.0,"pdk45_area":168.947998,"pdk45_cells":64,"pdk45_delay":0.74,"pdk45_pdp":0.04155988,"pdk45_pwr":0.056162,"pdk45_pwrdynamic%":98.6,"saed32_area":106.232193,"saed32_cells":46.0,"saed32_delay":1.64,"saed32_pdp":32779.828,"saed32_pwr":19987.7,"saed32_pwrdynamic%":82.5,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc4160_rcam.v","verilog_entity":"mult8_cgp14zr_wc4160_rcam","wce":4160,"wce%":6.34765625,"wce_neg":4153,"wce_pos":4160,"wce_zr":0,"wce_zr%":0.0,"wcre%":125.0,"wcre%_add":124.8780487805,"wcre%_max":125.0,"chr":"mult8_cgp14zr_wc4160_rcam.chr","evo":{"Area":8960,"Delay":"3016.44","Errors":64944,"Fit2":27027275.0,"Generation":390102,"Levels":13,"Max error":4160,"Max error zr":0,"Nodes":58,"Sad":64154462},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17BE":{"UID":"17BE","bfe":16,"bfe%":100.0,"bw":8,"cells":44,"cfun":"mult8_cgp14zr_wc6109_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2004394531,"ep_neg%":55.0003051758,"ep_pos%":44.2001342773,"ep_zr%":0.0,"er":65012.0,"fpga_delay":7.717,"fpga_delay_logic":3.321,"fpga_delay_net":4.397,"fpga_lut":10,"fpga_power":0.333,"fpga_power_dynamic":0.046,"fpga_power_static":0.287,"fpga_slice":4,"lib":"cgp-approx14zr","mae":1490.85834,"mae%":2.2748692932,"mae_zr":0.0,"mhd":6.3,"mhd%":39.375,"mre%":28.9331541763,"mse":3524088.2968799998,"osu180_area":1090.0,"osu180_cells":33.0,"osu180_delay":1.28,"osu180_pdp":534784.0,"osu180_pwr":417800.0,"osu180_pwrdynamic%":100.0,"pdk45_area":113.101299,"pdk45_cells":43,"pdk45_delay":0.56,"pdk45_pdp":0.02085944,"pdk45_pwr":0.037249,"pdk45_pwrdynamic%":98.7,"saed32_area":64.552575,"saed32_cells":30.0,"saed32_delay":1.27,"saed32_pdp":19253.2,"saed32_pwr":15160.0,"saed32_pwrdynamic%":84.2,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc6109_rcam.v","verilog_entity":"mult8_cgp14zr_wc6109_rcam","wce":6109,"wce%":9.3215942383,"wce_neg":6109,"wce_pos":5637,"wce_zr":0,"wce_zr%":0.0,"wcre%":366.40625,"wcre%_add":366.0487804878,"wcre%_max":366.40625,"chr":"mult8_cgp14zr_wc6109_rcam.chr","evo":{"Area":6688,"Delay":"3046.11","Errors":65012,"Fit2":20372399.0,"Generation":204397,"Levels":14,"Max error":6109,"Max error zr":0,"Nodes":44,"Sad":97704892},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17G2":{"UID":"17G2","bfe":16,"bfe%":100.0,"bw":8,"cells":69,"cfun":"mult8_cgp14zr_wc3353_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1180419922,"ep_neg%":63.606262207,"ep_pos%":35.5117797852,"ep_zr%":0.0,"er":64958.0,"fpga_delay":8.887,"fpga_delay_logic":3.366,"fpga_delay_net":5.521,"fpga_lut":18,"fpga_power":0.392,"fpga_power_dynamic":0.105,"fpga_power_static":0.287,"fpga_slice":7,"lib":"cgp-approx14zr","mae":746.53918,"mae%":1.1391283875,"mae_zr":0.0,"mhd":5.5,"mhd%":34.375,"mre%":17.8598441493,"mse":857772.375,"osu180_area":1934.0,"osu180_cells":59.0,"osu180_delay":2.11,"osu180_pdp":1835911.0,"osu180_pwr":870100.0,"osu180_pwrdynamic%":100.0,"pdk45_area":181.619099,"pdk45_cells":65,"pdk45_delay":0.91,"pdk45_pdp":0.06365359,"pdk45_pwr":0.069949,"pdk45_pwrdynamic%":98.8,"saed32_area":118.939392,"saed32_cells":52.0,"saed32_delay":1.96,"saed32_pdp":52620.512,"saed32_pwr":26847.2,"saed32_pwrdynamic%":84.0,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc3353_rcam.v","verilog_entity":"mult8_cgp14zr_wc3353_rcam","wce":3353,"wce%":5.1162719727,"wce_neg":3353,"wce_pos":3008,"wce_zr":0,"wce_zr%":0.0,"wcre%":150.0,"wcre%_add":149.8536585366,"wcre%_max":150.0,"chr":"mult8_cgp14zr_wc3353_rcam.chr","evo":{"Area":10688,"Delay":"3742.97","Errors":64958,"Fit2":40004829.0,"Generation":224377,"Levels":17,"Max error":3353,"Max error zr":0,"Nodes":69,"Sad":48925192},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17GG":{"UID":"17GG","bfe":15,"bfe%":93.75,"bw":8,"cells":115,"cfun":"mult8_cgp14zr_wc1608_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.0509033203,"ep_neg%":52.946472168,"ep_pos%":46.1044311523,"ep_zr%":0.0,"er":64914.0,"fpga_delay":9.662,"fpga_delay_logic":3.448,"fpga_delay_net":6.215,"fpga_lut":34,"fpga_power":0.628,"fpga_power_dynamic":0.297,"fpga_power_static":0.331,"fpga_slice":10,"lib":"cgp-approx14zr","mae":365.66977,"mae%":0.5579677887,"mae_zr":0.0,"mhd":5.5,"mhd%":34.375,"mre%":11.7103663247,"mse":205506.21875,"osu180_area":3112.0,"osu180_cells":79.0,"osu180_delay":2.76,"osu180_pdp":4561728.0,"osu180_pwr":1652800.0,"osu180_pwrdynamic%":100.0,"pdk45_area":263.277302,"pdk45_cells":78,"pdk45_delay":1.02,"pdk45_pdp":0.137394,"pdk45_pwr":0.1347,"pdk45_pwrdynamic%":99.1,"saed32_area":162.652159,"saed32_cells":64.0,"saed32_delay":2.33,"saed32_pdp":120350.558,"saed32_pwr":51652.6,"saed32_pwrdynamic%":89.7,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14zr_wc1608_csamrca.v","verilog_entity":"mult8_cgp14zr_wc1608_csamrca","wce":1608,"wce%":2.4536132812,"wce_neg":1608,"wce_pos":1521,"wce_zr":0,"wce_zr%":0.0,"wcre%":1500.0,"wcre%_add":1476.9230769231,"wcre%_max":1500.0,"chr":"mult8_cgp14zr_wc1608_csamrca.chr","evo":{"Area":18272,"Delay":"4845.93","Errors":64914,"Fit2":88544791.0,"Generation":615404,"Levels":21,"Max error":1608,"Max error zr":0,"Nodes":115,"Sad":23964534},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17HP":{"UID":"17HP","bfe":16,"bfe%":100.0,"bw":8,"cells":67,"cfun":"mult8_cgp14zr_wc3449_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1119384766,"ep_neg%":74.9984741211,"ep_pos%":24.1134643555,"ep_zr%":0.0,"er":64954.0,"fpga_delay":8.238,"fpga_delay_logic":3.624,"fpga_delay_net":4.615,"fpga_lut":18,"fpga_power":0.41,"fpga_power_dynamic":0.114,"fpga_power_static":0.296,"fpga_slice":6,"lib":"cgp-approx14zr","mae":968.15668,"mae%":1.477289856,"mae_zr":0.0,"mhd":5.8,"mhd%":36.25,"mre%":20.7815582568,"mse":1353819.7265600001,"osu180_area":1754.0,"osu180_cells":62.0,"osu180_delay":1.73,"osu180_pdp":1177784.0,"osu180_pwr":680800.0,"osu180_pwrdynamic%":100.0,"pdk45_area":196.636697,"pdk45_cells":79,"pdk45_delay":0.8,"pdk45_pdp":0.0514072,"pdk45_pwr":0.064259,"pdk45_pwrdynamic%":98.6,"saed32_area":116.143808,"saed32_cells":52.0,"saed32_delay":1.77,"saed32_pdp":42893.826,"saed32_pwr":24233.8,"saed32_pwrdynamic%":84.1,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc3449_rcam.v","verilog_entity":"mult8_cgp14zr_wc3449_rcam","wce":3449,"wce%":5.2627563477,"wce_neg":3449,"wce_pos":3322,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.390625,"wcre%_add":100.3416300634,"wcre%_max":100.390625,"chr":"mult8_cgp14zr_wc3449_rcam.chr","evo":{"Area":9952,"Delay":"3130.11","Errors":64954,"Fit2":31150858.0,"Generation":276901,"Levels":15,"Max error":3449,"Max error zr":0,"Nodes":66,"Sad":63449116},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17HQ":{"UID":"17HQ","bfe":15,"bfe%":93.75,"bw":8,"cells":8,"cfun":"mult8_cgp14zr_wc16512_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2202758789,"ep_neg%":76.2084960938,"ep_pos%":23.0117797852,"ep_zr%":0.0,"er":65025.0,"fpga_delay":6.266,"fpga_delay_logic":3.173,"fpga_delay_net":3.093,"fpga_lut":1,"fpga_power":0.26,"fpga_power_dynamic":0.004,"fpga_power_static":0.256,"fpga_slice":1,"lib":"cgp-approx14zr","mae":4923.67346,"mae%":7.5129294739,"mae_zr":0.0,"mhd":6.6,"mhd%":41.25,"mre%":59.6249974151,"mse":38097932.0,"osu180_area":128.0,"osu180_cells":5.0,"osu180_delay":0.24,"osu180_pdp":9656.4,"osu180_pwr":40235.0,"osu180_pwrdynamic%":100.0,"pdk45_area":10.3246,"pdk45_cells":4,"pdk45_delay":0.08,"pdk45_pdp":0.00016452,"pdk45_pwr":0.0020565,"pdk45_pwrdynamic%":98.0,"saed32_area":7.878464,"saed32_cells":4.0,"saed32_delay":0.2,"saed32_pdp":125.88,"saed32_pwr":629.4,"saed32_pwrdynamic%":62.3,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14zr_wc16512_wtmcla.v","verilog_entity":"mult8_cgp14zr_wc16512_wtmcla","wce":16512,"wce%":25.1953125,"wce_neg":16129,"wce_pos":16512,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.78125,"wcre%_add":100.7750991761,"wcre%_max":100.78125,"chr":"mult8_cgp14zr_wc16512_wtmcla.chr","evo":{"Area":1216,"Delay":"789.226","Errors":65025,"Fit2":959698.0,"Generation":91012,"Levels":4,"Max error":16512,"Max error zr":0,"Nodes":8,"Sad":322677864},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17L5":{"UID":"17L5","bfe":14,"bfe%":87.5,"bw":8,"cells":21,"cfun":"mult8_cgp14zr_wc8897_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2095947266,"ep_neg%":68.7561035156,"ep_pos%":30.4534912109,"ep_zr%":0.0,"er":65018.0,"fpga_delay":6.243,"fpga_delay_logic":3.007,"fpga_delay_net":3.236,"fpga_lut":4,"fpga_power":0.273,"fpga_power_dynamic":0.015,"fpga_power_static":0.258,"fpga_slice":1,"lib":"cgp-approx14zr","mae":2455.59457,"mae%":3.7469399567,"mae_zr":0.0,"mhd":6.2,"mhd%":38.75,"mre%":40.5415718544,"mse":9269390.25,"osu180_area":623.0,"osu180_cells":19.0,"osu180_delay":1.1,"osu180_pdp":255090.0,"osu180_pwr":231900.0,"osu180_pwrdynamic%":100.0,"pdk45_area":68.048499,"pdk45_cells":24,"pdk45_delay":0.44,"pdk45_pdp":0.00945692,"pdk45_pwr":0.021493,"pdk45_pwrdynamic%":98.4,"saed32_area":35.071872,"saed32_cells":14.0,"saed32_delay":0.9,"saed32_pdp":6076.8,"saed32_pwr":6752.0,"saed32_pwrdynamic%":81.6,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14zr_wc8897_csamcsa.v","verilog_entity":"mult8_cgp14zr_wc8897_csamcsa","wce":8897,"wce%":13.5757446289,"wce_neg":8897,"wce_pos":8192,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.9875031242,"wcre%_max":100.0,"chr":"mult8_cgp14zr_wc8897_csamcsa.chr","evo":{"Area":3264,"Delay":"1625.37","Errors":65018,"Fit2":5305208.0,"Generation":386163,"Levels":8,"Max error":8897,"Max error zr":0,"Nodes":21,"Sad":160929846},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17RB":{"UID":"17RB","bfe":16,"bfe%":100.0,"bw":8,"cells":156,"cfun":"mult8_cgp14zr_wc630_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.1719970703,"ep_neg%":59.2681884766,"ep_pos%":38.9038085938,"ep_zr%":0.0,"er":64338.0,"fpga_delay":10.767,"fpga_delay_logic":3.505,"fpga_delay_net":7.262,"fpga_lut":46,"fpga_power":0.83,"fpga_power_dynamic":0.486,"fpga_power_static":0.344,"fpga_slice":14,"lib":"cgp-approx14zr","mae":143.82086,"mae%":0.2194532166,"mae_zr":0.0,"mhd":4.6,"mhd%":28.75,"mre%":5.7980053325,"mse":32402.02039,"osu180_area":4251.0,"osu180_cells":114.0,"osu180_delay":3.32,"osu180_pdp":7549348.0,"osu180_pwr":2273900.0,"osu180_pwrdynamic%":100.0,"pdk45_area":411.5761,"pdk45_cells":138,"pdk45_delay":1.35,"pdk45_pdp":0.273375,"pdk45_pwr":0.2025,"pdk45_pwrdynamic%":99.1,"saed32_area":229.746174,"saed32_cells":90.0,"saed32_delay":3.22,"saed32_pdp":223458.018,"saed32_pwr":69396.9,"saed32_pwrdynamic%":88.2,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc630_rcam.v","verilog_entity":"mult8_cgp14zr_wc630_rcam","wce":630,"wce%":0.9613037109,"wce_neg":630,"wce_pos":547,"wce_zr":0,"wce_zr%":0.0,"wcre%":6300.0,"wcre%_add":5040.0,"wcre%_max":6300.0,"chr":"mult8_cgp14zr_wc630_rcam.chr","evo":{"Area":24576,"Delay":"5514.63","Errors":64338,"Fit2":135527460.0,"Generation":807131,"Levels":23,"Max error":630,"Max error zr":0,"Nodes":156,"Sad":9425444},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17S5":{"UID":"17S5","bfe":15,"bfe%":93.75,"bw":8,"cells":37,"cfun":"mult8_cgp14zr_wc7137_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.201965332,"ep_neg%":61.1312866211,"ep_pos%":38.0706787109,"ep_zr%":0.0,"er":65013.0,"fpga_delay":7.296,"fpga_delay_logic":3.184,"fpga_delay_net":4.111,"fpga_lut":9,"fpga_power":0.323,"fpga_power_dynamic":0.047,"fpga_power_static":0.276,"fpga_slice":3,"lib":"cgp-approx14zr","mae":1811.43253,"mae%":2.7640266876,"mae_zr":0.0,"mhd":6.1,"mhd%":38.125,"mre%":33.0914857823,"mse":5134963.5,"osu180_area":1004.0,"osu180_cells":30.0,"osu180_delay":1.37,"osu180_pdp":527998.0,"osu180_pwr":385400.0,"osu180_pwrdynamic%":100.0,"pdk45_area":92.452099,"pdk45_cells":32,"pdk45_delay":0.6,"pdk45_pdp":0.019797,"pdk45_pwr":0.032995,"pdk45_pwrdynamic%":98.7,"saed32_area":55.149248,"saed32_cells":22.0,"saed32_delay":1.21,"saed32_pdp":13897.213,"saed32_pwr":11485.3,"saed32_pwrdynamic%":84.3,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14zr_wc7137_csamcsa.v","verilog_entity":"mult8_cgp14zr_wc7137_csamcsa","wce":7137,"wce%":10.8901977539,"wce_neg":7137,"wce_pos":6948,"wce_zr":0,"wce_zr%":0.0,"wcre%":700.0,"wcre%_add":698.6354775828,"wcre%_max":700.0,"chr":"mult8_cgp14zr_wc7137_csamcsa.chr","evo":{"Area":5792,"Delay":"2607.5","Errors":65013,"Fit2":15102640.0,"Generation":33172,"Levels":12,"Max error":7137,"Max error zr":0,"Nodes":37,"Sad":118714042},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17SR":{"UID":"17SR","bfe":15,"bfe%":93.75,"bw":8,"cells":216,"cfun":"mult8_cgp14zr_wc243_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":97.8118896484,"ep_neg%":46.1929321289,"ep_pos%":51.6189575195,"ep_zr%":0.0,"er":64102.0,"fpga_delay":11.807,"fpga_delay_logic":3.927,"fpga_delay_net":7.879,"fpga_lut":56,"fpga_power":0.975,"fpga_power_dynamic":0.62,"fpga_power_static":0.355,"fpga_slice":18,"lib":"cgp-approx14zr","mae":65.95544,"mae%":0.1006400146,"mae_zr":0.0,"mhd":4.3,"mhd%":26.875,"mre%":2.7943343238,"mse":6758.375,"osu180_area":5629.0,"osu180_cells":124.0,"osu180_delay":3.81,"osu180_pdp":12322302.0,"osu180_pwr":3234200.0,"osu180_pwrdynamic%":100.0,"pdk45_area":465.545605,"pdk45_cells":121,"pdk45_delay":1.35,"pdk45_pdp":0.35937,"pdk45_pwr":0.2662,"pdk45_pwrdynamic%":99.1,"saed32_area":281.845696,"saed32_cells":97.0,"saed32_delay":3.26,"saed32_pdp":271518.228,"saed32_pwr":83287.8,"saed32_pwrdynamic%":89.2,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14zr_wc243_csamrca.v","verilog_entity":"mult8_cgp14zr_wc243_csamrca","wce":243,"wce%":0.3707885742,"wce_neg":243,"wce_pos":239,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":290.9090909091,"wcre%_max":300.0,"chr":"mult8_cgp14zr_wc243_csamrca.chr","evo":{"Area":34176,"Delay":"6718.1","Errors":64102,"Fit2":229597889.0,"Generation":346156,"Levels":29,"Max error":243,"Max error zr":0,"Nodes":216,"Sad":4322456},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_17YL":{"UID":"17YL","bfe":15,"bfe%":93.75,"bw":8,"cells":13,"cfun":"mult8_cgp14zr_wc12993_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2095947266,"ep_neg%":75.5752563477,"ep_pos%":23.6343383789,"ep_zr%":0.0,"er":65018.0,"fpga_delay":6.463,"fpga_delay_logic":3.204,"fpga_delay_net":3.259,"fpga_lut":2,"fpga_power":0.282,"fpga_power_dynamic":0.011,"fpga_power_static":0.271,"fpga_slice":1,"lib":"cgp-approx14zr","mae":3558.18045,"mae%":5.4293524933,"mae_zr":0.0,"mhd":6.4,"mhd%":40.0,"mre%":48.1873331986,"mse":19911890.0,"osu180_area":300.0,"osu180_cells":13.0,"osu180_delay":0.47,"osu180_pdp":41310.65,"osu180_pwr":87895.0,"osu180_pwrdynamic%":100.0,"pdk45_area":35.197499,"pdk45_cells":16,"pdk45_delay":0.22,"pdk45_pdp":0.001470524,"pdk45_pwr":0.0066842,"pdk45_pwrdynamic%":97.8,"saed32_area":23.635392,"saed32_cells":11.0,"saed32_delay":0.43,"saed32_pdp":1321.175,"saed32_pwr":3072.5,"saed32_pwrdynamic%":73.4,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14zr_wc12993_csamrca.v","verilog_entity":"mult8_cgp14zr_wc12993_csamrca","wce":12993,"wce%":19.8257446289,"wce_neg":12993,"wce_pos":10752,"wce_zr":0,"wce_zr%":0.0,"wcre%":126.26953125,"wcre%_add":126.2541193702,"wcre%_max":126.26953125,"chr":"mult8_cgp14zr_wc12993_csamrca.chr","evo":{"Area":1952,"Delay":"628.513","Errors":65018,"Fit2":1226857.0,"Generation":984487,"Levels":4,"Max error":12993,"Max error zr":0,"Nodes":13,"Sad":233188914},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_183L":{"UID":"183L","bfe":16,"bfe%":100.0,"bw":8,"cells":224,"cfun":"mult8_cgp14zr_wc235_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":96.1334228516,"ep_neg%":51.6174316406,"ep_pos%":44.5159912109,"ep_zr%":0.0,"er":63002.0,"fpga_delay":9.735,"fpga_delay_logic":3.324,"fpga_delay_net":6.411,"fpga_lut":63,"fpga_power":1.009,"fpga_power_dynamic":0.645,"fpga_power_static":0.364,"fpga_slice":17,"lib":"cgp-approx14zr","mae":54.33856,"mae%":0.0829140625,"mae_zr":0.0,"mhd":4.0,"mhd%":25.0,"mre%":2.2278066088,"mse":4665.02734,"osu180_area":5594.0,"osu180_cells":140.0,"osu180_delay":3.29,"osu180_pdp":11337340.0,"osu180_pwr":3446000.0,"osu180_pwrdynamic%":100.0,"pdk45_area":489.010602,"pdk45_cells":142,"pdk45_delay":1.16,"pdk45_pdp":0.324684,"pdk45_pwr":0.2799,"pdk45_pwrdynamic%":99.1,"saed32_area":292.011454,"saed32_cells":113.0,"saed32_delay":2.86,"saed32_pdp":278444.452,"saed32_pwr":97358.2,"saed32_pwrdynamic%":89.6,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14zr_wc235_wtmcla.v","verilog_entity":"mult8_cgp14zr_wc235_wtmcla","wce":235,"wce%":0.358581543,"wce_neg":235,"wce_pos":231,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":290.9090909091,"wcre%_max":300.0,"chr":"mult8_cgp14zr_wc235_wtmcla.chr","evo":{"Area":35104,"Delay":"4754.8","Errors":63002,"Fit2":166912440.0,"Generation":774536,"Levels":21,"Max error":235,"Max error zr":0,"Nodes":224,"Sad":3561132},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_1855":{"UID":"1855","bfe":15,"bfe%":93.75,"bw":8,"cells":62,"cfun":"mult8_cgp14zr_wc3373_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.0798950195,"ep_neg%":70.8908081055,"ep_pos%":28.1890869141,"ep_zr%":0.0,"er":64933.0,"fpga_delay":8.096,"fpga_delay_logic":3.359,"fpga_delay_net":4.736,"fpga_lut":19,"fpga_power":0.428,"fpga_power_dynamic":0.123,"fpga_power_static":0.305,"fpga_slice":6,"lib":"cgp-approx14zr","mae":783.34384,"mae%":1.1952878418,"mae_zr":0.0,"mhd":5.7,"mhd%":35.625,"mre%":18.4308731525,"mse":942430.72852,"osu180_area":1773.0,"osu180_cells":54.0,"osu180_delay":1.92,"osu180_pdp":1578624.0,"osu180_pwr":822200.0,"osu180_pwrdynamic%":99.9,"pdk45_area":160.969899,"pdk45_cells":54,"pdk45_delay":0.83,"pdk45_pdp":0.05596939,"pdk45_pwr":0.067433,"pdk45_pwrdynamic%":98.9,"saed32_area":92.508416,"saed32_cells":35.0,"saed32_delay":1.65,"saed32_pdp":38109.39,"saed32_pwr":23096.6,"saed32_pwrdynamic%":86.9,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14zr_wc3373_csamrca.v","verilog_entity":"mult8_cgp14zr_wc3373_csamrca","wce":3373,"wce%":5.1467895508,"wce_neg":3373,"wce_pos":2988,"wce_zr":0,"wce_zr%":0.0,"wcre%":106.25,"wcre%_add":106.1463414634,"wcre%_max":106.25,"chr":"mult8_cgp14zr_wc3373_csamrca.chr","evo":{"Area":9760,"Delay":"3467.56","Errors":64933,"Fit2":33843376.0,"Generation":666253,"Levels":16,"Max error":3373,"Max error zr":0,"Nodes":62,"Sad":51337222},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_185P":{"UID":"185P","bfe":15,"bfe%":93.75,"bw":8,"cells":43,"cfun":"mult8_cgp14zr_wc6139_2_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1821289062,"ep_neg%":51.628112793,"ep_pos%":47.5540161133,"ep_zr%":0.0,"er":65000.0,"fpga_delay":7.684,"fpga_delay_logic":3.314,"fpga_delay_net":4.37,"fpga_lut":12,"fpga_power":0.357,"fpga_power_dynamic":0.07,"fpga_power_static":0.287,"fpga_slice":4,"lib":"cgp-approx14zr","mae":1812.69928,"mae%":2.7659595947,"mae_zr":0.0,"mhd":6.0,"mhd%":37.5,"mre%":33.8921087986,"mse":4666719.40625,"osu180_area":1270.0,"osu180_cells":40.0,"osu180_delay":1.56,"osu180_pdp":822276.0,"osu180_pwr":527100.0,"osu180_pwrdynamic%":100.0,"pdk45_area":105.1232,"pdk45_cells":34,"pdk45_delay":0.62,"pdk45_pdp":0.02473986,"pdk45_pwr":0.039903,"pdk45_pwrdynamic%":98.7,"saed32_area":66.331585,"saed32_cells":25.0,"saed32_delay":1.36,"saed32_pdp":19094.264,"saed32_pwr":14039.9,"saed32_pwrdynamic%":85.5,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14zr_wc6139_2_csamcsa.v","verilog_entity":"mult8_cgp14zr_wc6139_2_csamcsa","wce":6139,"wce%":9.3673706055,"wce_neg":6139,"wce_pos":5540,"wce_zr":0,"wce_zr%":0.0,"wcre%":250.0,"wcre%_add":249.8779892631,"wcre%_max":250.0,"chr":"mult8_cgp14zr_wc6139_2_csamcsa.chr","evo":{"Area":6656,"Delay":"2560.64","Errors":65000,"Fit2":17043591.0,"Generation":651214,"Levels":12,"Max error":6139,"Max error zr":0,"Nodes":43,"Sad":118797060},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_18DT":{"UID":"18DT","bfe":16,"bfe%":100.0,"bw":8,"cells":33,"cfun":"mult8_cgp14zr_wc7345_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1897583008,"ep_neg%":77.3422241211,"ep_pos%":21.8475341797,"ep_zr%":0.0,"er":65005.0,"fpga_delay":7.095,"fpga_delay_logic":3.133,"fpga_delay_net":3.962,"fpga_lut":9,"fpga_power":0.3,"fpga_power_dynamic":0.035,"fpga_power_static":0.265,"fpga_slice":4,"lib":"cgp-approx14zr","mae":1912.2326,"mae%":2.9178353882,"mae_zr":0.0,"mhd":6.2,"mhd%":38.75,"mre%":31.9181037048,"mse":5723259.375,"osu180_area":929.0,"osu180_cells":31.0,"osu180_delay":1.06,"osu180_pdp":358810.0,"osu180_pwr":338500.0,"osu180_pwrdynamic%":100.0,"pdk45_area":100.430198,"pdk45_cells":38,"pdk45_delay":0.48,"pdk45_pdp":0.01502208,"pdk45_pwr":0.031296,"pdk45_pwrdynamic%":98.3,"saed32_area":59.72384,"saed32_cells":27.0,"saed32_delay":1.02,"saed32_pdp":12282.432,"saed32_pwr":12041.6,"saed32_pwrdynamic%":81.1,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14zr_wc7345_csamcsa.v","verilog_entity":"mult8_cgp14zr_wc7345_csamcsa","wce":7345,"wce%":11.2075805664,"wce_neg":7345,"wce_pos":5633,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.048828125,"wcre%_add":100.0,"wcre%_max":100.048828125,"chr":"mult8_cgp14zr_wc7345_csamcsa.chr","evo":{"Area":5088,"Delay":"1846.54","Errors":65005,"Fit2":9395173.0,"Generation":323773,"Levels":8,"Max error":7345,"Max error zr":0,"Nodes":33,"Sad":125320076},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_18G6":{"UID":"18G6","bfe":15,"bfe%":93.75,"bw":8,"cells":90,"cfun":"mult8_cgp14zr_wc1917_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.0325927734,"ep_neg%":57.6599121094,"ep_pos%":41.3726806641,"ep_zr%":0.0,"er":64902.0,"fpga_delay":9.41,"fpga_delay_logic":3.43,"fpga_delay_net":5.98,"fpga_lut":23,"fpga_power":0.512,"fpga_power_dynamic":0.206,"fpga_power_static":0.306,"fpga_slice":8,"lib":"cgp-approx14zr","mae":435.52628,"mae%":0.6645603638,"mae_zr":0.0,"mhd":5.3,"mhd%":33.125,"mre%":12.0045703435,"mse":297163.49219,"osu180_area":2478.0,"osu180_cells":82.0,"osu180_delay":2.95,"osu180_pdp":3539115.0,"osu180_pwr":1199700.0,"osu180_pwrdynamic%":100.0,"pdk45_area":263.277297,"pdk45_cells":99,"pdk45_delay":1.22,"pdk45_pdp":0.125782,"pdk45_pwr":0.1031,"pdk45_pwrdynamic%":98.9,"saed32_area":171.038914,"saed32_cells":72.0,"saed32_delay":2.37,"saed32_pdp":93767.865,"saed32_pwr":39564.5,"saed32_pwrdynamic%":86.1,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc1917_rcam.v","verilog_entity":"mult8_cgp14zr_wc1917_rcam","wce":1917,"wce%":2.9251098633,"wce_neg":1917,"wce_pos":1888,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":298.8326848249,"wcre%_max":300.0,"chr":"mult8_cgp14zr_wc1917_rcam.chr","evo":{"Area":14208,"Delay":"4750.05","Errors":64902,"Fit2":67488742.0,"Generation":793014,"Levels":21,"Max error":1917,"Max error zr":0,"Nodes":90,"Sad":28542650},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_18KG":{"UID":"18KG","bfe":16,"bfe%":100.0,"bw":8,"cells":65,"cfun":"mult8_cgp14zr_wc4200_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.137878418,"ep_neg%":63.2064819336,"ep_pos%":35.9313964844,"ep_zr%":0.0,"er":64971.0,"fpga_delay":8.323,"fpga_delay_logic":3.504,"fpga_delay_net":4.819,"fpga_lut":15,"fpga_power":0.412,"fpga_power_dynamic":0.101,"fpga_power_static":0.311,"fpga_slice":4,"lib":"cgp-approx14zr","mae":946.25964,"mae%":1.4438776245,"mae_zr":0.0,"mhd":5.8,"mhd%":36.25,"mre%":19.2603762447,"mse":1441809.15625,"osu180_area":1800.0,"osu180_cells":52.0,"osu180_delay":1.91,"osu180_pdp":1517304.0,"osu180_pwr":794400.0,"osu180_pwrdynamic%":99.9,"pdk45_area":175.518199,"pdk45_cells":61,"pdk45_delay":0.75,"pdk45_pdp":0.049953,"pdk45_pwr":0.066604,"pdk45_pwrdynamic%":98.8,"saed32_area":98.862016,"saed32_cells":37.0,"saed32_delay":2.0,"saed32_pdp":45624.8,"saed32_pwr":22812.4,"saed32_pwrdynamic%":86.5,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc4200_rcam.v","verilog_entity":"mult8_cgp14zr_wc4200_rcam","wce":4200,"wce%":6.4086914062,"wce_neg":4200,"wce_pos":4165,"wce_zr":0,"wce_zr%":0.0,"wcre%":107.2916666667,"wcre%_add":107.2567523593,"wcre%_max":107.2916666667,"chr":"mult8_cgp14zr_wc4200_rcam.chr","evo":{"Area":10048,"Delay":"3686.01","Errors":64971,"Fit2":37037070.0,"Generation":60126,"Levels":16,"Max error":4200,"Max error zr":0,"Nodes":65,"Sad":62014072},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_18NQ":{"UID":"18NQ","bfe":15,"bfe%":93.75,"bw":8,"cells":142,"cfun":"mult8_cgp14zr_wc1107_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.0112304688,"ep_neg%":76.0925292969,"ep_pos%":22.9187011719,"ep_zr%":0.0,"er":64888.0,"fpga_delay":9.508,"fpga_delay_logic":3.46,"fpga_delay_net":6.048,"fpga_lut":35,"fpga_power":0.673,"fpga_power_dynamic":0.329,"fpga_power_static":0.344,"fpga_slice":10,"lib":"cgp-approx14zr","mae":292.81857,"mae%":0.4468056793,"mae_zr":0.0,"mhd":5.2,"mhd%":32.5,"mre%":8.0782583089,"mse":132293.98682,"osu180_area":3494.0,"osu180_cells":101.0,"osu180_delay":2.58,"osu180_pdp":4707726.0,"osu180_pwr":1824700.0,"osu180_pwrdynamic%":100.0,"pdk45_area":336.957399,"pdk45_cells":115,"pdk45_delay":0.93,"pdk45_pdp":0.139407,"pdk45_pwr":0.1499,"pdk45_pwrdynamic%":98.9,"saed32_area":197.978175,"saed32_cells":80.0,"saed32_delay":2.0,"saed32_pdp":112380.0,"saed32_pwr":56190.0,"saed32_pwrdynamic%":88.4,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14zr_wc1107_csamcsa.v","verilog_entity":"mult8_cgp14zr_wc1107_csamcsa","wce":1107,"wce%":1.6891479492,"wce_neg":1107,"wce_pos":1064,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.8876404494,"wcre%_max":100.0,"chr":"mult8_cgp14zr_wc1107_csamcsa.chr","evo":{"Area":21792,"Delay":"4021.44","Errors":64888,"Fit2":87635314.0,"Generation":111872,"Levels":18,"Max error":1107,"Max error zr":0,"Nodes":142,"Sad":19190158},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_18RV":{"UID":"18RV","bfe":15,"bfe%":93.75,"bw":8,"cells":83,"cfun":"mult8_cgp14zr_wc2867_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1424560547,"ep_neg%":50.422668457,"ep_pos%":48.7197875977,"ep_zr%":0.0,"er":64974.0,"fpga_delay":8.784,"fpga_delay_logic":3.252,"fpga_delay_net":5.532,"fpga_lut":28,"fpga_power":0.507,"fpga_power_dynamic":0.2,"fpga_power_static":0.307,"fpga_slice":7,"lib":"cgp-approx14zr","mae":763.45706,"mae%":1.1649430237,"mae_zr":0.0,"mhd":5.8,"mhd%":36.25,"mre%":18.7126954462,"mse":872304.75,"osu180_area":2192.0,"osu180_cells":65.0,"osu180_delay":1.93,"osu180_pdp":1943509.9999999998,"osu180_pwr":1006999.9999999999,"osu180_pwrdynamic%":100.0,"pdk45_area":201.798999,"pdk45_cells":66,"pdk45_delay":0.77,"pdk45_pdp":0.063679,"pdk45_pwr":0.0827,"pdk45_pwrdynamic%":98.8,"saed32_area":122.243264,"saed32_cells":48.0,"saed32_delay":1.83,"saed32_pdp":53817.372,"saed32_pwr":29408.4,"saed32_pwrdynamic%":85.9,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14zr_wc2867_csamrca.v","verilog_entity":"mult8_cgp14zr_wc2867_csamrca","wce":2867,"wce%":4.3746948242,"wce_neg":2867,"wce_pos":2626,"wce_zr":0,"wce_zr%":0.0,"wcre%":200.0,"wcre%_add":199.8048780488,"wcre%_max":200.0,"chr":"mult8_cgp14zr_wc2867_csamrca.chr","evo":{"Area":13120,"Delay":"3766.03","Errors":64974,"Fit2":49410288.0,"Generation":649295,"Levels":17,"Max error":2867,"Max error zr":0,"Nodes":83,"Sad":50033922},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_18VP":{"UID":"18VP","bfe":14,"bfe%":87.5,"bw":8,"cells":175,"cfun":"mult8_cgp14zr_wc614_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.6404418945,"ep_neg%":58.7371826172,"ep_pos%":39.9032592773,"ep_zr%":0.0,"er":64645.0,"fpga_delay":9.635,"fpga_delay_logic":3.452,"fpga_delay_net":6.182,"fpga_lut":42,"fpga_power":0.812,"fpga_power_dynamic":0.463,"fpga_power_static":0.349,"fpga_slice":11,"lib":"cgp-approx14zr","mae":146.50198,"mae%":0.223544281,"mae_zr":0.0,"mhd":4.7,"mhd%":29.375,"mre%":4.9796974346,"mse":33225.10938,"osu180_area":3991.0,"osu180_cells":78.0,"osu180_delay":3.21,"osu180_pdp":7327788.0,"osu180_pwr":2282800.0,"osu180_pwrdynamic%":100.0,"pdk45_area":366.054002,"pdk45_cells":102,"pdk45_delay":1.38,"pdk45_pdp":0.278484,"pdk45_pwr":0.2018,"pdk45_pwrdynamic%":99.1,"saed32_area":201.536189,"saed32_cells":75.0,"saed32_delay":3.16,"saed32_pdp":212127.956,"saed32_pwr":67129.1,"saed32_pwrdynamic%":89.4,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14zr_wc614_csamcsa.v","verilog_entity":"mult8_cgp14zr_wc614_csamcsa","wce":614,"wce%":0.9368896484,"wce_neg":605,"wce_pos":614,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.7737556561,"wcre%_max":100.0,"chr":"mult8_cgp14zr_wc614_csamcsa.chr","evo":{"Area":27040,"Delay":"5167.1","Errors":64645,"Fit2":139718254.0,"Generation":729585,"Levels":23,"Max error":614,"Max error zr":0,"Nodes":175,"Sad":9601154},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_195L":{"UID":"195L","bfe":16,"bfe%":100.0,"bw":8,"cells":314,"cfun":"mult8_cgp14zr_wc13_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":75.0,"ep_neg%":36.71875,"ep_pos%":38.28125,"ep_zr%":0.0,"er":49152.0,"fpga_delay":10.759,"fpga_delay_logic":3.65,"fpga_delay_net":7.109,"fpga_lut":77,"fpga_power":1.324,"fpga_power_dynamic":0.921,"fpga_power_static":0.403,"fpga_slice":21,"lib":"cgp-approx14zr","mae":3.53125,"mae%":0.0053882599,"mae_zr":0.0,"mhd":2.0,"mhd%":12.5,"mre%":0.2121597024,"mse":21.75,"osu180_area":7482.0,"osu180_cells":145.0,"osu180_delay":3.79,"osu180_pdp":17018995.0,"osu180_pwr":4490500.0,"osu180_pwrdynamic%":100.0,"pdk45_area":619.945309,"pdk45_cells":148,"pdk45_delay":1.49,"pdk45_pdp":0.563965,"pdk45_pwr":0.3785,"pdk45_pwrdynamic%":99.2,"saed32_area":381.978429,"saed32_cells":128.0,"saed32_delay":3.16,"saed32_pdp":373955.98,"saed32_pwr":118340.5,"saed32_pwrdynamic%":89.3,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14zr_wc13_csamcsa.v","verilog_entity":"mult8_cgp14zr_wc13_csamcsa","wce":13,"wce%":0.0198364258,"wce_neg":13,"wce_pos":12,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":90.0,"wcre%_max":100.0,"chr":"mult8_cgp14zr_wc13_csamcsa.chr","evo":{"Area":49120,"Delay":"5979.33","Errors":49152,"Fit2":293704501.0,"Generation":274233,"Levels":26,"Max error":13,"Max error zr":0,"Nodes":313,"Sad":231424},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_196X":{"UID":"196X","bfe":16,"bfe%":100.0,"bw":8,"cells":37,"cfun":"mult8_cgp14zr_wc6991_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2034912109,"ep_neg%":80.7205200195,"ep_pos%":18.4829711914,"ep_zr%":0.0,"er":65014.0,"fpga_delay":7.523,"fpga_delay_logic":3.324,"fpga_delay_net":4.199,"fpga_lut":10,"fpga_power":0.332,"fpga_power_dynamic":0.051,"fpga_power_static":0.281,"fpga_slice":3,"lib":"cgp-approx14zr","mae":1662.16714,"mae%":2.5362657776,"mae_zr":0.0,"mhd":6.2,"mhd%":38.75,"mre%":29.726372489,"mse":4224926.125,"osu180_area":1064.0,"osu180_cells":36.0,"osu180_delay":1.23,"osu180_pdp":505407.0,"osu180_pwr":410900.0,"osu180_pwrdynamic%":100.0,"pdk45_area":103.245999,"pdk45_cells":37,"pdk45_delay":0.59,"pdk45_pdp":0.01939566,"pdk45_pwr":0.032874,"pdk45_pwrdynamic%":98.5,"saed32_area":66.585728,"saed32_cells":27.0,"saed32_delay":1.17,"saed32_pdp":15532.92,"saed32_pwr":13276.0,"saed32_pwrdynamic%":84.6,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc6991_rcam.v","verilog_entity":"mult8_cgp14zr_wc6991_rcam","wce":6991,"wce%":10.6674194336,"wce_neg":6991,"wce_pos":4871,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.1953125,"wcre%_add":100.1464128843,"wcre%_max":100.1953125,"chr":"mult8_cgp14zr_wc6991_rcam.chr","evo":{"Area":5792,"Delay":"2542.2","Errors":65014,"Fit2":14724427.0,"Generation":80361,"Levels":12,"Max error":6991,"Max error zr":0,"Nodes":37,"Sad":108931786},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_199B":{"UID":"199B","bfe":16,"bfe%":100.0,"bw":8,"cells":178,"cfun":"mult8_cgp14zr_wc631_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.2391357422,"ep_neg%":60.3179931641,"ep_pos%":37.9211425781,"ep_zr%":0.0,"er":64382.0,"fpga_delay":9.366,"fpga_delay_logic":3.428,"fpga_delay_net":5.938,"fpga_lut":52,"fpga_power":0.813,"fpga_power_dynamic":0.47,"fpga_power_static":0.343,"fpga_slice":15,"lib":"cgp-approx14zr","mae":160.72366,"mae%":0.2452448425,"mae_zr":0.0,"mhd":4.6,"mhd%":28.75,"mre%":5.4821552952,"mse":39755.07031,"osu180_area":4335.0,"osu180_cells":107.0,"osu180_delay":2.45,"osu180_pdp":6288905.0,"osu180_pwr":2566900.0,"osu180_pwrdynamic%":100.0,"pdk45_area":402.6594,"pdk45_cells":125,"pdk45_delay":1.05,"pdk45_pdp":0.222075,"pdk45_pwr":0.2115,"pdk45_pwrdynamic%":99.0,"saed32_area":232.54176,"saed32_cells":84.0,"saed32_delay":2.16,"saed32_pdp":151882.776,"saed32_pwr":70316.1,"saed32_pwrdynamic%":89.2,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14zr_wc631_wtmcsa.v","verilog_entity":"mult8_cgp14zr_wc631_wtmcsa","wce":631,"wce%":0.9628295898,"wce_neg":631,"wce_pos":611,"wce_zr":0,"wce_zr%":0.0,"wcre%":112.5,"wcre%_add":111.6279069767,"wcre%_max":112.5,"chr":"mult8_cgp14zr_wc631_wtmcsa.chr","evo":{"Area":27840,"Delay":"4291.63","Errors":64382,"Fit2":119479071.0,"Generation":806340,"Levels":19,"Max error":631,"Max error zr":0,"Nodes":178,"Sad":10533186},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_199Z":{"UID":"199Z","bfe":15,"bfe%":93.75,"bw":8,"cells":0,"cfun":"mult8_cgp14zr_wc65025_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2202758789,"ep_neg%":99.2202758789,"ep_pos%":0.0,"ep_zr%":0.0,"er":65025.0,"fpga_delay":0.0,"fpga_delay_logic":0.0,"fpga_delay_net":0.0,"fpga_lut":0,"fpga_power":0.241,"fpga_power_dynamic":0.0,"fpga_power_static":0.241,"fpga_slice":0,"lib":"cgp-approx14zr","mae":16256.25,"mae%":24.8050689697,"mae_zr":0.0,"mhd":6.6,"mhd%":41.25,"mre%":100.0,"mse":471649806.25,"osu180_area":0.0,"osu180_cells":0.0,"osu180_delay":0.0,"osu180_pdp":0.0,"osu180_pwr":0.0,"osu180_pwrdynamic%":null,"pdk45_area":0.0,"pdk45_cells":0,"pdk45_delay":0.0,"pdk45_pdp":0.0,"pdk45_pwr":0.0,"pdk45_pwrdynamic%":null,"saed32_area":0.0,"saed32_cells":0.0,"saed32_delay":0.0,"saed32_pdp":0.0,"saed32_pwr":0.0,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc65025_rcam.v","verilog_entity":"mult8_cgp14zr_wc65025_rcam","wce":65025,"wce%":99.2202758789,"wce_neg":65025,"wce_pos":0,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.9984621536,"wcre%_max":100.0,"chr":"mult8_cgp14zr_wc65025_rcam.chr","evo":{"Area":0,"Delay":"1.98564e-39","Errors":65025,"Fit2":0.0,"Generation":50529,"Levels":0,"Max error":65025,"Max error zr":0,"Nodes":0,"Sad":1065369600},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_19BC":{"UID":"19BC","bfe":15,"bfe%":93.75,"bw":8,"cells":154,"cfun":"mult8_cgp14zr_wc877_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.811340332,"ep_neg%":59.5169067383,"ep_pos%":39.2944335938,"ep_zr%":0.0,"er":64757.0,"fpga_delay":9.706,"fpga_delay_logic":3.645,"fpga_delay_net":6.061,"fpga_lut":35,"fpga_power":0.73,"fpga_power_dynamic":0.379,"fpga_power_static":0.351,"fpga_slice":10,"lib":"cgp-approx14zr","mae":193.50516,"mae%":0.2952654419,"mae_zr":0.0,"mhd":5.0,"mhd%":31.25,"mre%":6.4669027265,"mse":57981.3103,"osu180_area":3665.0,"osu180_cells":91.0,"osu180_delay":2.68,"osu180_pdp":5656408.0,"osu180_pwr":2110600.0,"osu180_pwrdynamic%":99.9,"pdk45_area":337.896,"pdk45_cells":104,"pdk45_delay":0.99,"pdk45_pdp":0.176319,"pdk45_pwr":0.1781,"pdk45_pwrdynamic%":99.0,"saed32_area":190.099711,"saed32_cells":69.0,"saed32_delay":2.43,"saed32_pdp":145479.726,"saed32_pwr":59868.2,"saed32_pwrdynamic%":89.5,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14zr_wc877_wtmcla.v","verilog_entity":"mult8_cgp14zr_wc877_wtmcla","wce":877,"wce%":1.3381958008,"wce_neg":877,"wce_pos":763,"wce_zr":0,"wce_zr%":0.0,"wcre%":113.28125,"wcre%_add":112.8404669261,"wcre%_max":113.28125,"chr":"mult8_cgp14zr_wc877_wtmcla.chr","evo":{"Area":23936,"Delay":"4132.42","Errors":64757,"Fit2":98913626.0,"Generation":365803,"Levels":19,"Max error":877,"Max error zr":0,"Nodes":154,"Sad":12681554},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_19BL":{"UID":"19BL","bfe":16,"bfe%":100.0,"bw":8,"cells":3,"cfun":"mult8_cgp14zr_wc20193_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2141723633,"ep_neg%":68.4768676758,"ep_pos%":30.7373046875,"ep_zr%":0.0,"er":65021.0,"fpga_delay":6.097,"fpga_delay_logic":3.067,"fpga_delay_net":3.03,"fpga_lut":3,"fpga_power":0.256,"fpga_power_dynamic":0.005,"fpga_power_static":0.251,"fpga_slice":2,"lib":"cgp-approx14zr","mae":5294.22946,"mae%":8.0783530579,"mae_zr":0.0,"mhd":6.6,"mhd%":41.25,"mre%":64.5217837676,"mse":47901182.25,"osu180_area":96.0,"osu180_cells":3.0,"osu180_delay":0.08,"osu180_pdp":734.864,"osu180_pwr":9185.8,"osu180_pwrdynamic%":99.9,"pdk45_area":7.0395,"pdk45_cells":3,"pdk45_delay":0.04,"pdk45_pdp":0.0000355996,"pdk45_pwr":0.00088999,"pdk45_pwrdynamic%":94.7,"saed32_area":6.099456,"saed32_cells":3.0,"saed32_delay":0.09,"saed32_pdp":19.908,"saed32_pwr":221.2,"saed32_pwrdynamic%":22.7,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc20193_rcam.v","verilog_entity":"mult8_cgp14zr_wc20193_rcam","wce":20193,"wce%":30.8120727539,"wce_neg":20193,"wce_pos":16384,"wce_zr":0,"wce_zr%":0.0,"wcre%":700.0,"wcre%_add":699.3170731707,"wcre%_max":700.0,"chr":"mult8_cgp14zr_wc20193_rcam.chr","evo":{"Area":384,"Delay":"126.322","Errors":65021,"Fit2":48507.0,"Generation":117422,"Levels":1,"Max error":20193,"Max error zr":0,"Nodes":3,"Sad":346962622},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_19CM":{"UID":"19CM","bfe":16,"bfe%":100.0,"bw":8,"cells":216,"cfun":"mult8_cgp14zr_wc358_2_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":97.5387573242,"ep_neg%":60.0662231445,"ep_pos%":37.4725341797,"ep_zr%":0.0,"er":63923.0,"fpga_delay":9.869,"fpga_delay_logic":3.324,"fpga_delay_net":6.545,"fpga_lut":57,"fpga_power":0.974,"fpga_power_dynamic":0.615,"fpga_power_static":0.359,"fpga_slice":18,"lib":"cgp-approx14zr","mae":86.05762,"mae%":0.1313135071,"mae_zr":0.0,"mhd":4.3,"mhd%":26.875,"mre%":3.2917084945,"mse":11556.45312,"osu180_area":5172.0,"osu180_cells":130.0,"osu180_delay":2.84,"osu180_pdp":8871308.0,"osu180_pwr":3123700.0,"osu180_pwrdynamic%":100.0,"pdk45_area":494.6422,"pdk45_cells":159,"pdk45_delay":1.03,"pdk45_pdp":0.279542,"pdk45_pwr":0.2714,"pdk45_pwrdynamic%":99.2,"saed32_area":274.475518,"saed32_cells":105.0,"saed32_delay":2.57,"saed32_pdp":218480.84,"saed32_pwr":85012.0,"saed32_pwrdynamic%":88.9,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14zr_wc358_2_wtmcsa.v","verilog_entity":"mult8_cgp14zr_wc358_2_wtmcsa","wce":358,"wce%":0.5462646484,"wce_neg":355,"wce_pos":358,"wce_zr":0,"wce_zr%":0.0,"wcre%":1500.0,"wcre%_add":1333.3333333333,"wcre%_max":1500.0,"chr":"mult8_cgp14zr_wc358_2_wtmcsa.chr","evo":{"Area":33440,"Delay":"4672.82","Errors":63923,"Fit2":156259078.0,"Generation":234926,"Levels":21,"Max error":358,"Max error zr":0,"Nodes":216,"Sad":5639872},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_19DS":{"UID":"19DS","bfe":15,"bfe%":93.75,"bw":8,"cells":160,"cfun":"mult8_cgp14zr_wc861_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.7045288086,"ep_neg%":67.1646118164,"ep_pos%":31.5399169922,"ep_zr%":0.0,"er":64687.0,"fpga_delay":9.52,"fpga_delay_logic":3.324,"fpga_delay_net":6.196,"fpga_lut":46,"fpga_power":0.746,"fpga_power_dynamic":0.399,"fpga_power_static":0.347,"fpga_slice":13,"lib":"cgp-approx14zr","mae":210.05939,"mae%":0.3205251923,"mae_zr":0.0,"mhd":4.9,"mhd%":30.625,"mre%":6.96371399,"mse":66963.34961,"osu180_area":3998.0,"osu180_cells":115.0,"osu180_delay":2.38,"osu180_pdp":5319062.0,"osu180_pwr":2234900.0,"osu180_pwrdynamic%":100.0,"pdk45_area":399.374298,"pdk45_cells":143,"pdk45_delay":0.92,"pdk45_pdp":0.172132,"pdk45_pwr":0.1871,"pdk45_pwrdynamic%":99.0,"saed32_area":226.950592,"saed32_cells":92.0,"saed32_delay":2.27,"saed32_pdp":147225.617,"saed32_pwr":64857.1,"saed32_pwrdynamic%":88.0,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14zr_wc861_wtmcsa.v","verilog_entity":"mult8_cgp14zr_wc861_wtmcsa","wce":861,"wce%":1.3137817383,"wce_neg":861,"wce_pos":845,"wce_zr":0,"wce_zr%":0.0,"wcre%":125.0,"wcre%_add":124.513618677,"wcre%_max":125.0,"chr":"mult8_cgp14zr_wc861_wtmcsa.chr","evo":{"Area":24544,"Delay":"4222.5","Errors":64687,"Fit2":103637135.0,"Generation":773417,"Levels":19,"Max error":861,"Max error zr":0,"Nodes":160,"Sad":13766452},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_19G8":{"UID":"19G8","bfe":15,"bfe%":93.75,"bw":8,"cells":49,"cfun":"mult8_cgp14zr_wc6049_2_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1989135742,"ep_neg%":60.6597900391,"ep_pos%":38.5391235352,"ep_zr%":0.0,"er":65011.0,"fpga_delay":7.469,"fpga_delay_logic":3.193,"fpga_delay_net":4.276,"fpga_lut":15,"fpga_power":0.387,"fpga_power_dynamic":0.088,"fpga_power_static":0.299,"fpga_slice":4,"lib":"cgp-approx14zr","mae":1403.07721,"mae%":2.1409259186,"mae_zr":0.0,"mhd":6.1,"mhd%":38.125,"mre%":27.7091624366,"mse":3010267.59375,"osu180_area":1359.0,"osu180_cells":50.0,"osu180_delay":1.38,"osu180_pdp":806195.9999999999,"osu180_pwr":584200.0,"osu180_pwrdynamic%":100.0,"pdk45_area":132.342599,"pdk45_cells":48,"pdk45_delay":0.53,"pdk45_pdp":0.02686623,"pdk45_pwr":0.050691,"pdk45_pwrdynamic%":98.8,"saed32_area":85.13824,"saed32_cells":37.0,"saed32_delay":1.23,"saed32_pdp":24322.635,"saed32_pwr":19774.5,"saed32_pwrdynamic%":85.6,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14zr_wc6049_2_csamrca.v","verilog_entity":"mult8_cgp14zr_wc6049_2_csamrca","wce":6049,"wce%":9.2300415039,"wce_neg":6049,"wce_pos":5856,"wce_zr":0,"wce_zr%":0.0,"wcre%":150.0,"wcre%_add":149.9267935578,"wcre%_max":150.0,"chr":"mult8_cgp14zr_wc6049_2_csamrca.chr","evo":{"Area":7296,"Delay":"2269.75","Errors":65011,"Fit2":16560099.0,"Generation":717418,"Levels":11,"Max error":6049,"Max error zr":0,"Nodes":48,"Sad":91952068},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_19KC":{"UID":"19KC","bfe":15,"bfe%":93.75,"bw":8,"cells":43,"cfun":"mult8_cgp14zr_wc7343_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2126464844,"ep_neg%":58.7051391602,"ep_pos%":40.5075073242,"ep_zr%":0.0,"er":65020.0,"fpga_delay":7.262,"fpga_delay_logic":3.266,"fpga_delay_net":3.996,"fpga_lut":11,"fpga_power":0.339,"fpga_power_dynamic":0.05,"fpga_power_static":0.289,"fpga_slice":4,"lib":"cgp-approx14zr","mae":1837.74664,"mae%":2.804178833,"mae_zr":0.0,"mhd":6.3,"mhd%":39.375,"mre%":33.2997500155,"mse":5216637.1835899996,"osu180_area":838.0,"osu180_cells":29.0,"osu180_delay":1.15,"osu180_pdp":361215.0,"osu180_pwr":314100.0,"osu180_pwrdynamic%":100.0,"pdk45_area":102.776698,"pdk45_cells":45,"pdk45_delay":0.61,"pdk45_pdp":0.01867454,"pdk45_pwr":0.030614,"pdk45_pwrdynamic%":98.5,"saed32_area":57.436545,"saed32_cells":27.0,"saed32_delay":1.07,"saed32_pdp":11257.577,"saed32_pwr":10521.1,"saed32_pwrdynamic%":80.8,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14zr_wc7343_wtmcsa.v","verilog_entity":"mult8_cgp14zr_wc7343_wtmcsa","wce":7343,"wce%":11.2045288086,"wce_neg":7343,"wce_pos":7309,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.1953125,"wcre%_add":299.9024390244,"wcre%_max":300.1953125,"chr":"mult8_cgp14zr_wc7343_wtmcsa.chr","evo":{"Area":6944,"Delay":"2747.04","Errors":65020,"Fit2":19075459.0,"Generation":406046,"Levels":13,"Max error":7343,"Max error zr":0,"Nodes":43,"Sad":120438564},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_19L":{"UID":"19L","bfe":15,"bfe%":93.75,"bw":8,"cells":231,"cfun":"mult8_cgp14_wc139_wtmrca","chromozome":"mult8_cgp14_wc139_wtmrca.chr","cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.3469238281,"ep_neg%":31.6101074219,"ep_pos%":67.7368164062,"ep_zr%":100.0,"er":65619.0,"fpga_delay":10.239,"fpga_delay_logic":3.489,"fpga_delay_net":6.75,"fpga_lut":64,"fpga_power":1.077,"fpga_power_dynamic":0.699,"fpga_power_static":0.378,"fpga_slice":20,"lib":"cgp-approx14","mae":50.92456,"mae%":0.0777047119,"mae_zr":82.5362,"mhd":4.1,"mhd%":25.625,"mre%":3.7233381659,"mse":3816.625,"osu180_area":5969.0,"osu180_cells":136.0,"osu180_delay":3.1,"osu180_pdp":11449540.0,"osu180_pwr":3693400.0,"osu180_pwrdynamic%":99.9,"pdk45_area":517.168604,"pdk45_cells":146,"pdk45_delay":1.15,"pdk45_pdp":0.353625,"pdk45_pwr":0.3075,"pdk45_pwrdynamic%":99.2,"saed32_area":304.718654,"saed32_cells":110.0,"saed32_delay":2.81,"saed32_pdp":282431.414,"saed32_pwr":100509.4,"saed32_pwrdynamic%":90.0,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14_wc139_wtmrca.v","verilog_entity":"mult8_cgp14_wc139_wtmrca","wce":139,"wce%":0.212097168,"wce_neg":139,"wce_pos":139,"wce_zr":136,"wce_zr%":0.2075195312,"wcre%":7100.0,"wcre%_add":13600.0,"wcre%_max":13600.0,"chr":null,"evo":null,"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_19NK":{"UID":"19NK","bfe":16,"bfe%":100.0,"bw":8,"cells":15,"cfun":"mult8_cgp14zr_wc12993_2_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2080688477,"ep_neg%":68.4143066406,"ep_pos%":30.793762207,"ep_zr%":0.0,"er":65017.0,"fpga_delay":6.236,"fpga_delay_logic":3.134,"fpga_delay_net":3.102,"fpga_lut":4,"fpga_power":0.282,"fpga_power_dynamic":0.019,"fpga_power_static":0.263,"fpga_slice":1,"lib":"cgp-approx14zr","mae":3226.75021,"mae%":4.9236300812,"mae_zr":0.0,"mhd":6.5,"mhd%":40.625,"mre%":47.285316273,"mse":16569834.6875,"osu180_area":452.0,"osu180_cells":16.0,"osu180_delay":0.59,"osu180_pdp":84075.0,"osu180_pwr":142500.0,"osu180_pwrdynamic%":100.0,"pdk45_area":45.522099,"pdk45_cells":19,"pdk45_delay":0.19,"pdk45_pdp":0.0021641,"pdk45_pwr":0.01139,"pdk45_pwrdynamic%":98.0,"saed32_area":27.193408,"saed32_cells":11.0,"saed32_delay":0.54,"saed32_pdp":2171.502,"saed32_pwr":4021.3,"saed32_pwrdynamic%":77.7,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14zr_wc12993_2_csamrca.v","verilog_entity":"mult8_cgp14zr_wc12993_2_csamrca","wce":12993,"wce%":19.8257446289,"wce_neg":12993,"wce_pos":12357,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.048828125,"wcre%_add":299.9023914104,"wcre%_max":300.048828125,"chr":"mult8_cgp14zr_wc12993_2_csamrca.chr","evo":{"Area":2304,"Delay":"1041.17","Errors":65017,"Fit2":2398860.0,"Generation":187634,"Levels":5,"Max error":12993,"Max error zr":0,"Nodes":15,"Sad":211468302},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_19PQ":{"UID":"19PQ","bfe":15,"bfe%":93.75,"bw":8,"cells":217,"cfun":"mult8_cgp14zr_wc432_2_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.3810424805,"ep_neg%":54.1580200195,"ep_pos%":44.2230224609,"ep_zr%":0.0,"er":64475.0,"fpga_delay":9.481,"fpga_delay_logic":3.309,"fpga_delay_net":6.172,"fpga_lut":60,"fpga_power":0.946,"fpga_power_dynamic":0.561,"fpga_power_static":0.385,"fpga_slice":17,"lib":"cgp-approx14zr","mae":110.763,"mae%":0.1690109253,"mae_zr":0.0,"mhd":4.5,"mhd%":28.125,"mre%":3.991791611,"mse":18862.41577,"osu180_area":5373.0,"osu180_cells":150.0,"osu180_delay":2.58,"osu180_pdp":8577468.0,"osu180_pwr":3324600.0,"osu180_pwrdynamic%":99.9,"pdk45_area":523.269498,"pdk45_cells":177,"pdk45_delay":1.02,"pdk45_pdp":0.287742,"pdk45_pwr":0.2821,"pdk45_pwrdynamic%":99.1,"saed32_area":288.45344,"saed32_cells":111.0,"saed32_delay":2.26,"saed32_pdp":204099.018,"saed32_pwr":90309.3,"saed32_pwrdynamic%":89.3,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14zr_wc432_2_wtmcsa.v","verilog_entity":"mult8_cgp14zr_wc432_2_wtmcsa","wce":432,"wce%":0.6591796875,"wce_neg":432,"wce_pos":431,"wce_zr":0,"wce_zr%":0.0,"wcre%":350.0,"wcre%_add":339.3939393939,"wcre%_max":350.0,"chr":"mult8_cgp14zr_wc432_2_wtmcsa.chr","evo":{"Area":33504,"Delay":"4348.42","Errors":64475,"Fit2":145689297.0,"Generation":525248,"Levels":20,"Max error":432,"Max error zr":0,"Nodes":217,"Sad":7258964},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_19SM":{"UID":"19SM","bfe":14,"bfe%":87.5,"bw":8,"cells":39,"cfun":"mult8_cgp14zr_wc8889_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2080688477,"ep_neg%":60.5529785156,"ep_pos%":38.655090332,"ep_zr%":0.0,"er":65017.0,"fpga_delay":6.383,"fpga_delay_logic":3.007,"fpga_delay_net":3.377,"fpga_lut":5,"fpga_power":0.307,"fpga_power_dynamic":0.019,"fpga_power_static":0.288,"fpga_slice":2,"lib":"cgp-approx14zr","mae":2219.82513,"mae%":3.3871843414,"mae_zr":0.0,"mhd":6.5,"mhd%":40.625,"mre%":36.5123494471,"mse":7973789.4218800003,"osu180_area":820.0,"osu180_cells":29.0,"osu180_delay":1.09,"osu180_pdp":325147.0,"osu180_pwr":298300.0,"osu180_pwrdynamic%":100.0,"pdk45_area":93.390698,"pdk45_cells":38,"pdk45_delay":0.41,"pdk45_pdp":0.01138201,"pdk45_pwr":0.027761,"pdk45_pwrdynamic%":98.3,"saed32_area":52.353664,"saed32_cells":23.0,"saed32_delay":0.96,"saed32_pdp":10249.824,"saed32_pwr":10676.9,"saed32_pwrdynamic%":82.8,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14zr_wc8889_wtmcla.v","verilog_entity":"mult8_cgp14zr_wc8889_wtmcla","wce":8889,"wce%":13.5635375977,"wce_neg":8331,"wce_pos":8889,"wce_zr":0,"wce_zr%":0.0,"wcre%":200.3662109375,"wcre%_add":200.3173053454,"wcre%_max":200.3662109375,"chr":"mult8_cgp14zr_wc8889_wtmcla.chr","evo":{"Area":5728,"Delay":"2345.29","Errors":65017,"Fit2":13433808.0,"Generation":839071,"Levels":12,"Max error":8889,"Max error zr":0,"Nodes":38,"Sad":145478460},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_19Z3":{"UID":"19Z3","bfe":16,"bfe%":100.0,"bw":8,"cells":338,"cfun":"mult8_cgp14zr_wc5_3_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":60.15625,"ep_neg%":33.984375,"ep_pos%":26.171875,"ep_zr%":0.0,"er":39424.0,"fpga_delay":10.387,"fpga_delay_logic":3.748,"fpga_delay_net":6.639,"fpga_lut":93,"fpga_power":1.529,"fpga_power_dynamic":1.095,"fpga_power_static":0.434,"fpga_slice":25,"lib":"cgp-approx14zr","mae":1.57812,"mae%":0.00240802,"mae_zr":0.0,"mhd":1.4,"mhd%":8.75,"mre%":0.099831961,"mse":4.96094,"osu180_area":8105.0,"osu180_cells":195.0,"osu180_delay":2.97,"osu180_pdp":15354900.0000000019,"osu180_pwr":5170000.0,"osu180_pwrdynamic%":100.0,"pdk45_area":756.980901,"pdk45_cells":231,"pdk45_delay":1.1,"pdk45_pdp":0.47927,"pdk45_pwr":0.4357,"pdk45_pwrdynamic%":99.1,"saed32_area":450.343168,"saed32_cells":168.0,"saed32_delay":2.45,"saed32_pdp":357600.53,"saed32_pwr":145959.4,"saed32_pwrdynamic%":89.8,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14zr_wc5_3_wtmcla.v","verilog_entity":"mult8_cgp14zr_wc5_3_wtmcla","wce":5,"wce%":0.0076293945,"wce_neg":4,"wce_pos":5,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":80.0,"wcre%_max":100.0,"chr":"mult8_cgp14zr_wc5_3_wtmcla.chr","evo":{"Area":53056,"Delay":"5086.36","Errors":39424,"Fit2":269861883.0,"Generation":750480,"Levels":23,"Max error":5,"Max error zr":0,"Nodes":338,"Sad":103424},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_1A5A":{"UID":"1A5A","bfe":16,"bfe%":100.0,"bw":8,"cells":35,"cfun":"mult8_cgp14zr_wc7009_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1928100586,"ep_neg%":76.220703125,"ep_pos%":22.9721069336,"ep_zr%":0.0,"er":65007.0,"fpga_delay":7.39,"fpga_delay_logic":3.309,"fpga_delay_net":4.081,"fpga_lut":10,"fpga_power":0.34,"fpga_power_dynamic":0.049,"fpga_power_static":0.291,"fpga_slice":3,"lib":"cgp-approx14zr","mae":1940.3017,"mae%":2.9606654358,"mae_zr":0.0,"mhd":6.2,"mhd%":38.75,"mre%":31.9221873837,"mse":5771867.0117199998,"osu180_area":1017.0,"osu180_cells":33.0,"osu180_delay":1.2,"osu180_pdp":448680.0,"osu180_pwr":373900.0,"osu180_pwrdynamic%":100.0,"pdk45_area":95.737199,"pdk45_cells":34,"pdk45_delay":0.5,"pdk45_pdp":0.015435,"pdk45_pwr":0.03087,"pdk45_pwrdynamic%":98.6,"saed32_area":56.674112,"saed32_cells":22.0,"saed32_delay":1.19,"saed32_pdp":12816.419,"saed32_pwr":10770.1,"saed32_pwrdynamic%":83.4,"seed":"rcam","verified":"all","verilog":"mult8_cgp14zr_wc7009_rcam.v","verilog_entity":"mult8_cgp14zr_wc7009_rcam","wce":7009,"wce%":10.6948852539,"wce_neg":7009,"wce_pos":6855,"wce_zr":0,"wce_zr%":0.0,"wcre%":125.0,"wcre%_add":124.8780487805,"wcre%_max":125.0,"chr":"mult8_cgp14zr_wc7009_rcam.chr","evo":{"Area":5440,"Delay":"2305.75","Errors":65007,"Fit2":12543270.0,"Generation":108038,"Levels":10,"Max error":7009,"Max error zr":0,"Nodes":35,"Sad":127159612},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_1AAB":{"UID":"1AAB","bfe":15,"bfe%":93.75,"bw":8,"cells":103,"cfun":"mult8_cgp14zr_wc2873_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1500854492,"ep_neg%":65.5151367188,"ep_pos%":33.6349487305,"ep_zr%":0.0,"er":64979.0,"fpga_delay":8.493,"fpga_delay_logic":3.367,"fpga_delay_net":5.126,"fpga_lut":26,"fpga_power":0.507,"fpga_power_dynamic":0.184,"fpga_power_static":0.323,"fpga_slice":8,"lib":"cgp-approx14zr","mae":694.42004,"mae%":1.0596008911,"mae_zr":0.0,"mhd":5.7,"mhd%":35.625,"mre%":16.9154443622,"mse":745227.375,"osu180_area":2607.0,"osu180_cells":81.0,"osu180_delay":1.92,"osu180_pdp":2366784.0,"osu180_pwr":1232700.0,"osu180_pwrdynamic%":100.0,"pdk45_area":244.035999,"pdk45_cells":83,"pdk45_delay":0.71,"pdk45_pdp":0.072704,"pdk45_pwr":0.1024,"pdk45_pwrdynamic%":98.9,"saed32_area":142.066496,"saed32_cells":55.0,"saed32_delay":1.65,"saed32_pdp":61366.47,"saed32_pwr":37191.8,"saed32_pwrdynamic%":87.2,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14zr_wc2873_csamcsa.v","verilog_entity":"mult8_cgp14zr_wc2873_csamcsa","wce":2873,"wce%":4.3838500977,"wce_neg":2873,"wce_pos":2796,"wce_zr":0,"wce_zr%":0.0,"wcre%":358.203125,"wcre%_add":356.8093385214,"wcre%_max":358.203125,"chr":"mult8_cgp14zr_wc2873_csamcsa.chr","evo":{"Area":15552,"Delay":"3345.96","Errors":64979,"Fit2":52036369.0,"Generation":284534,"Levels":15,"Max error":2873,"Max error zr":0,"Nodes":103,"Sad":45509512},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_1AB0":{"UID":"1AB0","bfe":16,"bfe%":100.0,"bw":8,"cells":262,"cfun":"mult8_cgp14zr_wc115_3_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":94.3725585938,"ep_neg%":47.0825195312,"ep_pos%":47.2900390625,"ep_zr%":0.0,"er":61848.0,"fpga_delay":10.887,"fpga_delay_logic":3.513,"fpga_delay_net":7.374,"fpga_lut":67,"fpga_power":1.093,"fpga_power_dynamic":0.717,"fpga_power_static":0.376,"fpga_slice":17,"lib":"cgp-approx14zr","mae":30.84717,"mae%":0.047069046,"mae_zr":0.0,"mhd":3.5,"mhd%":21.875,"mre%":1.3887613672,"mse":1492.03125,"osu180_area":6270.0,"osu180_cells":136.0,"osu180_delay":3.15,"osu180_pdp":12408795.0,"osu180_pwr":3939300.0,"osu180_pwrdynamic%":100.0,"pdk45_area":542.980105,"pdk45_cells":147,"pdk45_delay":1.11,"pdk45_pdp":0.368187,"pdk45_pwr":0.3317,"pdk45_pwrdynamic%":99.2,"saed32_area":325.812606,"saed32_cells":117.0,"saed32_delay":2.95,"saed32_pdp":315844.11,"saed32_pwr":107065.8,"saed32_pwrdynamic%":90.0,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14zr_wc115_3_wtmcla.v","verilog_entity":"mult8_cgp14zr_wc115_3_wtmcla","wce":115,"wce%":0.1754760742,"wce_neg":115,"wce_pos":102,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":282.3529411765,"wcre%_max":300.0,"chr":"mult8_cgp14zr_wc115_3_wtmcla.chr","evo":{"Area":41024,"Delay":"4763.17","Errors":61848,"Fit2":195404242.0,"Generation":602572,"Levels":21,"Max error":115,"Max error zr":0,"Nodes":262,"Sad":2021600},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_1G9M":{"UID":"1G9M","bfe":15,"bfe%":93.75,"bw":8,"cells":110,"cfun":"cmpmul8_so_3in_2out_wc_65_19_csamcsa","chromozome":null,"cite":["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049\/iet-cdt.2017.0188"],"ep%":98.486328125,"ep_neg%":32.2265625,"ep_pos%":66.259765625,"ep_zr%":100.0,"er":null,"fpga_delay":11.348,"fpga_delay_logic":3.726,"fpga_delay_net":7.622,"fpga_lut":65,"fpga_power":1.122,"fpga_power_dynamic":0.743,"fpga_power_static":0.379,"fpga_slice":20,"lib":"cgp-compare17","mae":23.6,"mae%":0.0360107422,"mae_zr":null,"mhd":3.5,"mhd%":21.875,"mre%":1.759444415,"mse":846.0,"osu180_area":6628.0,"osu180_cells":133.0,"osu180_delay":3.85,"osu180_pdp":14703920.0,"osu180_pwr":3819200.0,"osu180_pwrdynamic%":100.0,"pdk45_area":598.826805,"pdk45_cells":167,"pdk45_delay":1.4,"pdk45_pdp":0.46592,"pdk45_pwr":0.3328,"pdk45_pwrdynamic%":99.1,"saed32_area":107.757061,"saed32_cells":105.0,"saed32_delay":0.09,"saed32_pdp":531.63,"saed32_pwr":5907.0,"saed32_pwrdynamic%":48.8,"seed":"csamcsa","verified":"all","verilog":"cmpmul8_so_3in_2out_wc_65_19_csamcsa.v","verilog_entity":"cmpmul8_so_3in_2out_wc_65_19_csamcsa","wce":62,"wce%":0.0946044922,"wce_neg":60,"wce_pos":62,"wce_zr":62,"wce_zr%":0.0946044922,"wcre%":5500.0,"wcre%_add":null,"wcre%_max":null,"chr":null,"evo":"so","wclim":65.0,"epmax":null,"circ_type":"mul8u"},"mul8u_1GNL":{"UID":"1GNL","bfe":15,"bfe%":93.75,"bw":8,"cells":98,"cfun":"cmpmul8_so_3in_2out_wc_65_15_csamrca","chromozome":null,"cite":["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049\/iet-cdt.2017.0188"],"ep%":96.826171875,"ep_neg%":50.78125,"ep_pos%":46.044921875,"ep_zr%":72.0156555773,"er":null,"fpga_delay":11.765,"fpga_delay_logic":3.976,"fpga_delay_net":7.789,"fpga_lut":66,"fpga_power":1.178,"fpga_power_dynamic":0.782,"fpga_power_static":0.396,"fpga_slice":18,"lib":"cgp-compare17","mae":17.4,"mae%":0.026550293,"mae_zr":null,"mhd":3.4,"mhd%":21.25,"mre%":0.9942278584,"mse":464.5,"osu180_area":6660.0,"osu180_cells":131.0,"osu180_delay":4.0,"osu180_pdp":15559600.0,"osu180_pwr":3889900.0,"osu180_pwrdynamic%":99.9,"pdk45_area":554.243308,"pdk45_cells":135,"pdk45_delay":1.43,"pdk45_pdp":0.468468,"pdk45_pwr":0.3276,"pdk45_pwrdynamic%":99.2,"saed32_area":26.430977,"saed32_cells":17.0,"saed32_delay":0.22,"saed32_pdp":207.482,"saed32_pwr":943.1,"saed32_pwrdynamic%":21.5,"seed":"csamrca","verified":"all","verilog":"cmpmul8_so_3in_2out_wc_65_15_csamrca.v","verilog_entity":"cmpmul8_so_3in_2out_wc_65_15_csamrca","wce":58,"wce%":0.0885009766,"wce_neg":58,"wce_pos":55,"wce_zr":33,"wce_zr%":0.0503540039,"wcre%":1950.0,"wcre%_add":null,"wcre%_max":null,"chr":null,"evo":"so","wclim":65.0,"epmax":null,"circ_type":"mul8u"},"mul8u_1H7U":{"UID":"1H7U","bfe":15,"bfe%":93.75,"bw":8,"cells":143,"cfun":"cmpmul8_so_3in_2out_wc_65_14_wtmcsa","chromozome":null,"cite":["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049\/iet-cdt.2017.0188"],"ep%":98.5107421875,"ep_neg%":33.5205078125,"ep_pos%":64.990234375,"ep_zr%":100.0,"er":null,"fpga_delay":10.888,"fpga_delay_logic":3.676,"fpga_delay_net":7.212,"fpga_lut":70,"fpga_power":1.207,"fpga_power_dynamic":0.827,"fpga_power_static":0.38,"fpga_slice":19,"lib":"cgp-compare17","mae":21.9,"mae%":0.033416748,"mae_zr":null,"mhd":3.5,"mhd%":21.875,"mre%":1.5615363087,"mse":718.8,"osu180_area":7917.0,"osu180_cells":210.0,"osu180_delay":2.56,"osu180_pdp":13233664.0,"osu180_pwr":5169400.0,"osu180_pwrdynamic%":100.0,"pdk45_area":775.752898,"pdk45_cells":251,"pdk45_delay":1.03,"pdk45_pdp":0.457526,"pdk45_pwr":0.4442,"pdk45_pwrdynamic%":99.1,"saed32_area":36.342593,"saed32_cells":40.0,"saed32_delay":0.15,"saed32_pdp":396.27,"saed32_pwr":2641.8,"saed32_pwrdynamic%":59.1,"seed":"wtmcsa","verified":"all","verilog":"cmpmul8_so_3in_2out_wc_65_14_wtmcsa.v","verilog_entity":"cmpmul8_so_3in_2out_wc_65_14_wtmcsa","wce":64,"wce%":0.09765625,"wce_neg":62,"wce_pos":64,"wce_zr":62,"wce_zr%":0.0946044922,"wcre%":5500.0,"wcre%_add":null,"wcre%_max":null,"chr":null,"evo":"so","wclim":65.0,"epmax":null,"circ_type":"mul8u"},"mul8u_1HGX":{"UID":"1HGX","bfe":14,"bfe%":87.5,"bw":8,"cells":118,"cfun":"cmpmul8_so_3in_2out_wc_65_16_wtmrca","chromozome":null,"cite":["V. Mrazek, Z. Vasicek and R. Hrbacek, \"Role of circuit representation in evolutionary design of energy-efficient approximate circuits\" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: 10.1049\/iet-cdt.2017.0188"],"ep%":99.21875,"ep_neg%":30.46875,"ep_pos%":68.75,"ep_zr%":100.0,"er":null,"fpga_delay":10.483,"fpga_delay_logic":3.757,"fpga_delay_net":6.726,"fpga_lut":69,"fpga_power":1.133,"fpga_power_dynamic":0.758,"fpga_power_static":0.375,"fpga_slice":19,"lib":"cgp-compare17","mae":22.2,"mae%":0.0338745117,"mae_zr":null,"mhd":3.6,"mhd%":22.5,"mre%":1.6220415791,"mse":739.0,"osu180_area":6764.0,"osu180_cells":143.0,"osu180_delay":3.4,"osu180_pdp":14366360.0,"osu180_pwr":4225400.0,"osu180_pwrdynamic%":100.0,"pdk45_area":577.708306,"pdk45_cells":153,"pdk45_delay":1.28,"pdk45_pdp":0.44992,"pdk45_pwr":0.3515,"pdk45_pwrdynamic%":99.2,"saed32_area":29.480705,"saed32_cells":24.0,"saed32_delay":0.32,"saed32_pdp":542.24,"saed32_pwr":1694.5,"saed32_pwrdynamic%":48.4,"seed":"wtmrca","verified":"all","verilog":"cmpmul8_so_3in_2out_wc_65_16_wtmrca.v","verilog_entity":"cmpmul8_so_3in_2out_wc_65_16_wtmrca","wce":62,"wce%":0.0946044922,"wce_neg":62,"wce_pos":62,"wce_zr":62,"wce_zr%":0.0946044922,"wcre%":5700.0,"wcre%_add":null,"wcre%_max":null,"chr":null,"evo":"so","wclim":65.0,"epmax":null,"circ_type":"mul8u"},"mul8u_1JD3":{"UID":"1JD3","bfe":0,"bfe%":0.0,"bw":8,"cells":121,"cfun":"mul8_364","chromozome":"mul8_364.chr","cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":0.0,"ep_neg%":0.0,"ep_pos%":0.0,"ep_zr%":0.0,"er":null,"fpga_delay":11.787,"fpga_delay_logic":3.726,"fpga_delay_net":8.061,"fpga_lut":74,"fpga_power":1.317,"fpga_power_dynamic":0.888,"fpga_power_static":0.429,"fpga_slice":22,"lib":"cgp-evoapproxlib","mae":0.0,"mae%":0.0,"mae_zr":null,"mhd":0.0,"mhd%":0.0,"mre%":0.0,"mse":0.0,"osu180_area":8035.0,"osu180_cells":154.0,"osu180_delay":4.02,"osu180_pdp":18730787.9999999963,"osu180_pwr":4659400.0,"osu180_pwrdynamic%":100.0,"pdk45_area":709.581609,"pdk45_cells":186,"pdk45_delay":1.43,"pdk45_pdp":0.558558,"pdk45_pwr":0.3906,"pdk45_pwrdynamic%":99.1,"saed32_area":407.392829,"saed32_cells":131.0,"saed32_delay":3.51,"saed32_pdp":417743.703,"saed32_pwr":119015.3,"saed32_pwrdynamic%":89.1,"seed":null,"verified":"all","verilog":"mul8_364.v","verilog_entity":"mul8_364","wce":0,"wce%":0.0,"wce_neg":0,"wce_pos":0,"wce_zr":0,"wce_zr%":0.0,"wcre%":0.0,"wcre%_add":null,"wcre%_max":null,"chr":null,"evo":null,"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_1JUL":{"UID":"1JUL","bfe":14,"bfe%":87.5,"bw":8,"cells":209,"cfun":"cgpnn_mul8_e00_5_00317_wtmrca","chromozome":null,"cite":["V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, \"Design of power-efficient approximate multipliers for approximate artificial neural networks,\" 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: 10.1145\/2966986.2967021"],"ep%":97.9919433594,"ep_neg%":47.7783203125,"ep_pos%":50.2136230469,"ep_zr%":0.0,"er":64220.0,"fpga_delay":10.249,"fpga_delay_logic":3.497,"fpga_delay_net":6.752,"fpga_lut":57,"fpga_power":0.9,"fpga_power_dynamic":0.536,"fpga_power_static":0.364,"fpga_slice":18,"lib":"cgp-nn-iccad16","mae":73.28461,"mae%":0.1118234406,"mae_zr":0.0,"mhd":4.3,"mhd%":26.875,"mre%":3.4027680113,"mse":8351.73438,"osu180_area":5273.0,"osu180_cells":119.0,"osu180_delay":3.08,"osu180_pdp":10049424.0,"osu180_pwr":3262800.0,"osu180_pwrdynamic%":100.0,"pdk45_area":463.199103,"pdk45_cells":133,"pdk45_delay":1.09,"pdk45_pdp":0.296153,"pdk45_pwr":0.2717,"pdk45_pwrdynamic%":99.2,"saed32_area":264.309759,"saed32_cells":93.0,"saed32_delay":2.6,"saed32_pdp":217565.92,"saed32_pwr":83679.2,"saed32_pwrdynamic%":89.6,"seed":"wtm_rca","verified":"all","verilog":"cgpnn_mul8_e00_5_00317_wtmrca.v","verilog_entity":"cgpnn_mul8_e00_5_00317_wtmrca","wce":326,"wce%":0.4974365234,"wce_neg":315,"wce_pos":326,"wce_zr":0,"wce_zr%":0.0,"wcre%":6300.0,"wcre%_add":4200.0,"wcre%_max":6300.0,"chr":"cgpnn_mul8_e00_5_00317_wtmrca.chr","evo":null,"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_2AE":{"UID":"2AE","bfe":16,"bfe%":100.0,"bw":8,"cells":326,"cfun":"mult8_cgp14_wc4_4_csamcsa","chromozome":"mult8_cgp14_wc4_4_csamcsa.chr","cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":81.25,"ep_neg%":18.75,"ep_pos%":62.5,"ep_zr%":100.0,"er":53759.0,"fpga_delay":10.798,"fpga_delay_logic":3.563,"fpga_delay_net":7.235,"fpga_lut":78,"fpga_power":1.32,"fpga_power_dynamic":0.902,"fpga_power_static":0.418,"fpga_slice":23,"lib":"cgp-approx14","mae":2.5,"mae%":0.0038146973,"mae_zr":4.0,"mhd":1.4,"mhd%":8.75,"mre%":0.1372420311,"mse":8.75,"osu180_area":7812.0,"osu180_cells":148.0,"osu180_delay":3.85,"osu180_pdp":17794700.0,"osu180_pwr":4622000.0,"osu180_pwrdynamic%":100.0,"pdk45_area":651.388409,"pdk45_cells":157,"pdk45_delay":1.45,"pdk45_pdp":0.56086,"pdk45_pwr":0.3868,"pdk45_pwrdynamic%":99.1,"saed32_area":396.972925,"saed32_cells":133.0,"saed32_delay":3.29,"saed32_pdp":397072.732,"saed32_pwr":120690.8,"saed32_pwrdynamic%":89.1,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14_wc4_4_csamcsa.v","verilog_entity":"mult8_cgp14_wc4_4_csamcsa","wce":4,"wce%":0.0061035156,"wce_neg":3,"wce_pos":4,"wce_zr":4,"wce_zr%":0.0061035156,"wcre%":300.0,"wcre%_add":400.0,"wcre%_max":400.0,"chr":null,"evo":null,"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_2VB":{"UID":"2VB","bfe":14,"bfe%":87.5,"bw":8,"cells":316,"cfun":"mult8_cgp14_wc2_5_wtmrca","chromozome":"mult8_cgp14_wc2_5_wtmrca.chr","cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":56.25,"ep_neg%":31.25,"ep_pos%":25.0,"ep_zr%":25.0489236791,"er":36992.0,"fpga_delay":10.893,"fpga_delay_logic":3.505,"fpga_delay_net":7.388,"fpga_lut":90,"fpga_power":1.385,"fpga_power_dynamic":0.951,"fpga_power_static":0.434,"fpga_slice":25,"lib":"cgp-approx14","mae":0.875,"mae%":0.001335144,"mae_zr":0.25049,"mhd":0.7,"mhd%":4.375,"mre%":0.0534984567,"mse":1.5,"osu180_area":7841.0,"osu180_cells":167.0,"osu180_delay":3.31,"osu180_pdp":16413959.0,"osu180_pwr":4958900.0,"osu180_pwrdynamic%":99.9,"pdk45_area":672.976206,"pdk45_cells":176,"pdk45_delay":1.34,"pdk45_pdp":0.55208,"pdk45_pwr":0.412,"pdk45_pwrdynamic%":99.2,"saed32_area":407.138686,"saed32_cells":144.0,"saed32_delay":3.04,"saed32_pdp":393925.024,"saed32_pwr":129580.6,"saed32_pwrdynamic%":89.7,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14_wc2_5_wtmrca.v","verilog_entity":"mult8_cgp14_wc2_5_wtmrca","wce":2,"wce%":0.0030517578,"wce_neg":2,"wce_pos":2,"wce_zr":1,"wce_zr%":0.0015258789,"wcre%":100.0,"wcre%_add":100.0,"wcre%_max":100.0,"chr":null,"evo":null,"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_3C2":{"UID":"3C2","bfe":15,"bfe%":93.75,"bw":8,"cells":252,"cfun":"mult8_cgp14_wc138_3_wtmcsa","chromozome":"mult8_cgp14_wc138_3_wtmcsa.chr","cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.2711791992,"ep_neg%":31.3323974609,"ep_pos%":66.9387817383,"ep_zr%":81.4090019569,"er":64819.0,"fpga_delay":9.652,"fpga_delay_logic":3.441,"fpga_delay_net":6.211,"fpga_lut":69,"fpga_power":1.143,"fpga_power_dynamic":0.755,"fpga_power_static":0.388,"fpga_slice":19,"lib":"cgp-approx14","mae":41.01636,"mae%":0.0625859985,"mae_zr":45.58904,"mhd":4.0,"mhd%":25.0,"mre%":1.9942186311,"mse":2542.72412,"osu180_area":6188.0,"osu180_cells":144.0,"osu180_delay":2.98,"osu180_pdp":11590114.0,"osu180_pwr":3889300.0,"osu180_pwrdynamic%":99.9,"pdk45_area":562.690703,"pdk45_cells":160,"pdk45_delay":1.05,"pdk45_pdp":0.346185,"pdk45_pwr":0.3297,"pdk45_pwrdynamic%":99.2,"saed32_area":324.287742,"saed32_cells":115.0,"saed32_delay":2.55,"saed32_pdp":263811.78,"saed32_pwr":103455.6,"saed32_pwrdynamic%":89.8,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14_wc138_3_wtmcsa.v","verilog_entity":"mult8_cgp14_wc138_3_wtmcsa","wce":138,"wce%":0.2105712891,"wce_neg":138,"wce_pos":136,"wce_zr":96,"wce_zr%":0.146484375,"wcre%":1500.0,"wcre%_add":9600.0,"wcre%_max":9600.0,"chr":null,"evo":null,"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_3DU":{"UID":"3DU","bfe":16,"bfe%":100.0,"bw":8,"cells":331,"cfun":"mult8_cgp14_wc7_3_wtmcla","chromozome":"mult8_cgp14_wc7_3_wtmcla.chr","cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":78.125,"ep_neg%":34.375,"ep_pos%":43.75,"ep_zr%":37.5733855186,"er":51392.0,"fpga_delay":10.801,"fpga_delay_logic":3.504,"fpga_delay_net":7.297,"fpga_lut":94,"fpga_power":1.507,"fpga_power_dynamic":1.077,"fpga_power_static":0.43,"fpga_slice":28,"lib":"cgp-approx14","mae":2.40625,"mae%":0.0036716461,"mae_zr":0.75147,"mhd":1.7,"mhd%":10.625,"mre%":0.1354687725,"mse":9.5,"osu180_area":8149.0,"osu180_cells":198.0,"osu180_delay":2.48,"osu180_pdp":13194592.0,"osu180_pwr":5320400.0,"osu180_pwrdynamic%":99.9,"pdk45_area":671.568306,"pdk45_cells":175,"pdk45_delay":1.25,"pdk45_pdp":0.515375,"pdk45_pwr":0.4123,"pdk45_pwrdynamic%":99.2,"saed32_area":461.779649,"saed32_cells":173.0,"saed32_delay":2.43,"saed32_pdp":371561.823,"saed32_pwr":152906.1,"saed32_pwrdynamic%":90.1,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14_wc7_3_wtmcla.v","verilog_entity":"mult8_cgp14_wc7_3_wtmcla","wce":7,"wce%":0.0106811523,"wce_neg":7,"wce_pos":7,"wce_zr":3,"wce_zr%":0.0045776367,"wcre%":100.0,"wcre%_add":300.0,"wcre%_max":300.0,"chr":null,"evo":null,"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_40V":{"UID":"40V","bfe":16,"bfe%":100.0,"bw":8,"cells":291,"cfun":"mult8_cgp14_wc17_csamrca","chromozome":"mult8_cgp14_wc17_csamrca.chr","cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":81.4453125,"ep_neg%":33.59375,"ep_pos%":47.8515625,"ep_zr%":0.0,"er":53376.0,"fpga_delay":11.522,"fpga_delay_logic":3.609,"fpga_delay_net":7.914,"fpga_lut":75,"fpga_power":1.282,"fpga_power_dynamic":0.882,"fpga_power_static":0.4,"fpga_slice":22,"lib":"cgp-approx14","mae":5.46484,"mae%":0.0083386841,"mae_zr":0.0,"mhd":2.5,"mhd%":15.625,"mre%":0.2970104615,"mse":49.5,"osu180_area":7462.0,"osu180_cells":151.0,"osu180_delay":3.93,"osu180_pdp":17464920.0,"osu180_pwr":4444000.0,"osu180_pwrdynamic%":99.9,"pdk45_area":620.414608,"pdk45_cells":154,"pdk45_delay":1.4,"pdk45_pdp":0.52234,"pdk45_pwr":0.3731,"pdk45_pwrdynamic%":99.2,"saed32_area":363.171774,"saed32_cells":121.0,"saed32_delay":3.28,"saed32_pdp":371766.68,"saed32_pwr":113343.5,"saed32_pwrdynamic%":89.3,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14_wc17_csamrca.v","verilog_entity":"mult8_cgp14_wc17_csamrca","wce":17,"wce%":0.0259399414,"wce_neg":17,"wce_pos":17,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":93.75,"wcre%_max":100.0,"chr":null,"evo":null,"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_448":{"UID":"448","bfe":16,"bfe%":100.0,"bw":8,"cells":295,"cfun":"mult8_cgp14_wc31_4_csamcsa","chromozome":"mult8_cgp14_wc31_4_csamcsa.chr","cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":97.265625,"ep_neg%":35.15625,"ep_pos%":62.109375,"ep_zr%":100.0,"er":64255.0,"fpga_delay":11.125,"fpga_delay_logic":3.939,"fpga_delay_net":7.186,"fpga_lut":75,"fpga_power":1.295,"fpga_power_dynamic":0.894,"fpga_power_static":0.401,"fpga_slice":21,"lib":"cgp-approx14","mae":10.53125,"mae%":0.0160694122,"mae_zr":16.37573,"mhd":2.9,"mhd%":18.125,"mre%":0.5743406564,"mse":162.24219,"osu180_area":7031.0,"osu180_cells":136.0,"osu180_delay":4.08,"osu180_pdp":16952808.0,"osu180_pwr":4155100.0,"osu180_pwrdynamic%":100.0,"pdk45_area":580.054808,"pdk45_cells":140,"pdk45_delay":1.46,"pdk45_pdp":0.50735,"pdk45_pwr":0.3475,"pdk45_pwrdynamic%":99.1,"saed32_area":340.298814,"saed32_cells":111.0,"saed32_delay":3.39,"saed32_pdp":358559.283,"saed32_pwr":105769.7,"saed32_pwrdynamic%":89.6,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14_wc31_4_csamcsa.v","verilog_entity":"mult8_cgp14_wc31_4_csamcsa","wce":31,"wce%":0.0473022461,"wce_neg":31,"wce_pos":31,"wce_zr":17,"wce_zr%":0.0259399414,"wcre%":1500.0,"wcre%_add":1700.0,"wcre%_max":1700.0,"chr":null,"evo":null,"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_50M":{"UID":"50M","bfe":14,"bfe%":87.5,"bw":8,"cells":314,"cfun":"mult8_cgp14ep_ep19660_wc2_4_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":25.0,"ep_neg%":25.0,"ep_pos%":0.0,"ep_zr%":0.0,"er":16384.0,"fpga_delay":11.905,"fpga_delay_logic":3.794,"fpga_delay_net":8.11,"fpga_lut":79,"fpga_power":1.314,"fpga_power_dynamic":0.886,"fpga_power_static":0.428,"fpga_slice":25,"lib":"cgp-approx14ep","mae":0.5,"mae%":0.0007629395,"mae_zr":0.0,"mhd":0.4,"mhd%":2.5,"mre%":0.0297962011,"mse":1.0,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":675.322708,"pdk45_cells":172,"pdk45_delay":1.41,"pdk45_pdp":0.547785,"pdk45_pwr":0.3885,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep19660_wc2_4_csamrca.v","verilog_entity":"mult8_cgp14ep_ep19660_wc2_4_csamrca","wce":2,"wce%":0.0030517578,"wce_neg":2,"wce_pos":0,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":66.6666666667,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep19660_wc2_4_csamrca.chr","evo":{"Area":49984,"Delay":"6753.08","Errors":16384,"Fit2":337546174.0,"Generation":37156,"Levels":28,"Max error":2,"Max error zr":0,"Nodes":314,"Sad":32768},"wclim":null,"epmax":19660.0,"circ_type":"mul8u"},"mul8u_516":{"UID":"516","bfe":15,"bfe%":93.75,"bw":8,"cells":297,"cfun":"mult8_cgp14ep_ep42598_wc11_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":62.6953125,"ep_neg%":44.921875,"ep_pos%":17.7734375,"ep_zr%":0.0,"er":41088.0,"fpga_delay":11.656,"fpga_delay_logic":3.548,"fpga_delay_net":8.108,"fpga_lut":74,"fpga_power":1.281,"fpga_power_dynamic":0.869,"fpga_power_static":0.412,"fpga_slice":20,"lib":"cgp-approx14ep","mae":2.74219,"mae%":0.0041842499,"mae_zr":0.0,"mhd":1.4,"mhd%":8.75,"mre%":0.1581783882,"mse":15.51172,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":656.081406,"pdk45_cells":176,"pdk45_delay":1.46,"pdk45_pdp":0.54677,"pdk45_pwr":0.3745,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep42598_wc11_csamrca.v","verilog_entity":"mult8_cgp14ep_ep42598_wc11_csamrca","wce":11,"wce%":0.016784668,"wce_neg":11,"wce_pos":8,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":90.0,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep42598_wc11_csamrca.chr","evo":{"Area":47136,"Delay":"6786.23","Errors":41088,"Fit2":319875621.0,"Generation":651517,"Levels":29,"Max error":11,"Max error zr":0,"Nodes":297,"Sad":179712},"wclim":null,"epmax":42598.0,"circ_type":"mul8u"},"mul8u_589":{"UID":"589","bfe":14,"bfe%":87.5,"bw":8,"cells":288,"cfun":"mult8_cgp14ep_ep42598_wc32_2_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":64.9658203125,"ep_neg%":41.455078125,"ep_pos%":23.5107421875,"ep_zr%":0.0,"er":42576.0,"fpga_delay":11.646,"fpga_delay_logic":3.796,"fpga_delay_net":7.849,"fpga_lut":72,"fpga_power":1.248,"fpga_power_dynamic":0.84,"fpga_power_static":0.408,"fpga_slice":19,"lib":"cgp-approx14ep","mae":5.54297,"mae%":0.008457901,"mae_zr":0.0,"mhd":1.3,"mhd%":8.125,"mre%":0.2523136328,"mse":65.1875,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":644.348906,"pdk45_cells":174,"pdk45_delay":1.42,"pdk45_pdp":0.514324,"pdk45_pwr":0.3622,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep42598_wc32_2_csamrca.v","verilog_entity":"mult8_cgp14ep_ep42598_wc32_2_csamrca","wce":32,"wce%":0.048828125,"wce_neg":22,"wce_pos":32,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":92.3076923077,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep42598_wc32_2_csamrca.chr","evo":{"Area":45408,"Delay":"6786.23","Errors":42576,"Fit2":308149020.0,"Generation":38914,"Levels":29,"Max error":32,"Max error zr":0,"Nodes":288,"Sad":363264},"wclim":null,"epmax":42598.0,"circ_type":"mul8u"},"mul8u_5E8":{"UID":"5E8","bfe":16,"bfe%":100.0,"bw":8,"cells":272,"cfun":"mult8_cgp14ep_ep55705_wc43_3_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":84.9609375,"ep_neg%":50.68359375,"ep_pos%":34.27734375,"ep_zr%":0.0,"er":55680.0,"fpga_delay":10.993,"fpga_delay_logic":3.717,"fpga_delay_net":7.276,"fpga_lut":65,"fpga_power":1.201,"fpga_power_dynamic":0.808,"fpga_power_static":0.393,"fpga_slice":18,"lib":"cgp-approx14ep","mae":11.87695,"mae%":0.0181227875,"mae_zr":0.0,"mhd":2.5,"mhd%":15.625,"mre%":0.6249509845,"mse":232.75,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":587.094307,"pdk45_cells":148,"pdk45_delay":1.4,"pdk45_pdp":0.4865,"pdk45_pwr":0.3475,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep55705_wc43_3_csamrca.v","verilog_entity":"mult8_cgp14ep_ep55705_wc43_3_csamrca","wce":43,"wce%":0.065612793,"wce_neg":42,"wce_pos":43,"wce_zr":0,"wce_zr%":0.0,"wcre%":140.0,"wcre%_add":133.3333333333,"wcre%_max":140.0,"chr":"mult8_cgp14ep_ep55705_wc43_3_csamrca.chr","evo":{"Area":43264,"Delay":"6786.23","Errors":55680,"Fit2":293599348.0,"Generation":105405,"Levels":29,"Max error":43,"Max error zr":0,"Nodes":272,"Sad":778368},"wclim":null,"epmax":55705.0,"circ_type":"mul8u"},"mul8u_5N5":{"UID":"5N5","bfe":13,"bfe%":81.25,"bw":8,"cells":284,"cfun":"mult8_cgp14ep_ep42598_wc256_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":64.8681640625,"ep_neg%":57.861328125,"ep_pos%":7.0068359375,"ep_zr%":0.0,"er":42512.0,"fpga_delay":10.542,"fpga_delay_logic":3.443,"fpga_delay_net":7.099,"fpga_lut":71,"fpga_power":1.067,"fpga_power_dynamic":0.666,"fpga_power_static":0.401,"fpga_slice":22,"lib":"cgp-approx14ep","mae":22.20459,"mae%":0.0338815155,"mae_zr":0.0,"mhd":2.0,"mhd%":12.5,"mre%":0.5420818482,"mse":1806.25,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":622.291801,"pdk45_cells":190,"pdk45_delay":1.09,"pdk45_pdp":0.376813,"pdk45_pwr":0.3457,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep42598_wc256_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep42598_wc256_wtmcsa","wce":256,"wce%":0.390625,"wce_neg":242,"wce_pos":256,"wce_zr":0,"wce_zr%":0.0,"wcre%":200.0,"wcre%_add":133.3333333333,"wcre%_max":200.0,"chr":"mult8_cgp14ep_ep42598_wc256_wtmcsa.chr","evo":{"Area":43680,"Delay":"5095.74","Errors":42512,"Fit2":222581890.0,"Generation":284115,"Levels":22,"Max error":256,"Max error zr":0,"Nodes":284,"Sad":1455200},"wclim":null,"epmax":42598.0,"circ_type":"mul8u"},"mul8u_6A4":{"UID":"6A4","bfe":15,"bfe%":93.75,"bw":8,"cells":24,"cfun":"mult8_cgp14ep_ep65536_wc8769_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.2080688477,"ep_neg%":66.4993286133,"ep_pos%":32.7087402344,"ep_zr%":0.0,"er":65017.0,"fpga_delay":6.341,"fpga_delay_logic":3.009,"fpga_delay_net":3.332,"fpga_lut":7,"fpga_power":0.312,"fpga_power_dynamic":0.025,"fpga_power_static":0.287,"fpga_slice":3,"lib":"cgp-approx14ep","mae":2459.97986,"mae%":3.7536313782,"mae_zr":0.0,"mhd":6.4,"mhd%":40.0,"mre%":40.6555771177,"mse":9280709.4375,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":77.903798,"pdk45_cells":35,"pdk45_delay":0.47,"pdk45_pdp":0.01011346,"pdk45_pwr":0.021518,"pdk45_pwrdynamic%":98.5,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc8769_csamcsa.v","verilog_entity":"mult8_cgp14ep_ep65536_wc8769_csamcsa","wce":8769,"wce%":13.3804321289,"wce_neg":8769,"wce_pos":8685,"wce_zr":0,"wce_zr%":0.0,"wcre%":107.91015625,"wcre%_add":107.8838174274,"wcre%_max":107.91015625,"chr":"mult8_cgp14ep_ep65536_wc8769_csamcsa.chr","evo":{"Area":3712,"Delay":"1826.4","Errors":65017,"Fit2":6779613.0,"Generation":376713,"Levels":9,"Max error":8769,"Max error zr":0,"Nodes":24,"Sad":161217240},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_6CE":{"UID":"6CE","bfe":2,"bfe%":12.5,"bw":8,"cells":319,"cfun":"mult8_cgp14ep_ep49152_wc1_2_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":25.0,"ep_neg%":18.75,"ep_pos%":6.25,"ep_zr%":0.0,"er":16384.0,"fpga_delay":11.394,"fpga_delay_logic":3.779,"fpga_delay_net":7.615,"fpga_lut":78,"fpga_power":1.33,"fpga_power_dynamic":0.904,"fpga_power_static":0.426,"fpga_slice":22,"lib":"cgp-approx14ep","mae":0.25,"mae%":0.0003814697,"mae_zr":0.0,"mhd":0.3,"mhd%":1.875,"mre%":0.0178591404,"mse":0.25,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":684.239408,"pdk45_cells":173,"pdk45_delay":1.42,"pdk45_pdp":0.558344,"pdk45_pwr":0.3932,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep49152_wc1_2_csamrca.v","verilog_entity":"mult8_cgp14ep_ep49152_wc1_2_csamrca","wce":1,"wce%":0.0015258789,"wce_neg":1,"wce_pos":1,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":50.0,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep49152_wc1_2_csamrca.chr","evo":{"Area":50720,"Delay":"6767.81","Errors":16384,"Fit2":343263375.0,"Generation":63356,"Levels":28,"Max error":1,"Max error zr":0,"Nodes":319,"Sad":16384},"wclim":null,"epmax":49152.0,"circ_type":"mul8u"},"mul8u_6LH":{"UID":"6LH","bfe":16,"bfe%":100.0,"bw":8,"cells":269,"cfun":"mult8_cgp14ep_ep55705_wc163_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":84.7564697266,"ep_neg%":51.9332885742,"ep_pos%":32.8231811523,"ep_zr%":0.0,"er":55546.0,"fpga_delay":10.646,"fpga_delay_logic":3.644,"fpga_delay_net":7.002,"fpga_lut":63,"fpga_power":1.045,"fpga_power_dynamic":0.664,"fpga_power_static":0.381,"fpga_slice":17,"lib":"cgp-approx14ep","mae":33.11871,"mae%":0.050535141,"mae_zr":0.0,"mhd":3.2,"mhd%":20.0,"mre%":1.2777497555,"mse":2005.4115,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":559.405603,"pdk45_cells":161,"pdk45_delay":1.12,"pdk45_pdp":0.354144,"pdk45_pwr":0.3162,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14ep_ep55705_wc163_wtmcla.v","verilog_entity":"mult8_cgp14ep_ep55705_wc163_wtmcla","wce":163,"wce%":0.2487182617,"wce_neg":163,"wce_pos":162,"wce_zr":0,"wce_zr%":0.0,"wcre%":725.0,"wcre%_add":644.4444444444,"wcre%_max":725.0,"chr":"mult8_cgp14ep_ep55705_wc163_wtmcla.chr","evo":{"Area":41760,"Delay":"4795.21","Errors":55546,"Fit2":200247845.0,"Generation":569156,"Levels":21,"Max error":163,"Max error zr":0,"Nodes":270,"Sad":2170468},"wclim":null,"epmax":55705.0,"circ_type":"mul8u"},"mul8u_753":{"UID":"753","bfe":14,"bfe%":87.5,"bw":8,"cells":295,"cfun":"mult8_cgp14ep_ep42598_wc15_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":64.84375,"ep_neg%":48.4375,"ep_pos%":16.40625,"ep_zr%":0.0,"er":42496.0,"fpga_delay":11.748,"fpga_delay_logic":3.982,"fpga_delay_net":7.766,"fpga_lut":75,"fpga_power":1.268,"fpga_power_dynamic":0.858,"fpga_power_static":0.41,"fpga_slice":22,"lib":"cgp-approx14ep","mae":4.28125,"mae%":0.0065326691,"mae_zr":0.0,"mhd":1.5,"mhd%":9.375,"mre%":0.2239772368,"mse":35.3125,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":680.954306,"pdk45_cells":191,"pdk45_delay":1.38,"pdk45_pdp":0.52233,"pdk45_pwr":0.3785,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep42598_wc15_csamrca.v","verilog_entity":"mult8_cgp14ep_ep42598_wc15_csamrca","wce":15,"wce%":0.0228881836,"wce_neg":15,"wce_pos":8,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":90.0,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep42598_wc15_csamrca.chr","evo":{"Area":46784,"Delay":"6786.23","Errors":42496,"Fit2":317486869.0,"Generation":16655,"Levels":28,"Max error":15,"Max error zr":0,"Nodes":295,"Sad":280576},"wclim":null,"epmax":42598.0,"circ_type":"mul8u"},"mul8u_78R":{"UID":"78R","bfe":15,"bfe%":93.75,"bw":8,"cells":285,"cfun":"mult8_cgp14ep_ep49152_wc21_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":75.0,"ep_neg%":44.53125,"ep_pos%":30.46875,"ep_zr%":0.0,"er":49152.0,"fpga_delay":11.852,"fpga_delay_logic":3.677,"fpga_delay_net":8.174,"fpga_lut":72,"fpga_power":1.255,"fpga_power_dynamic":0.854,"fpga_power_static":0.401,"fpga_slice":23,"lib":"cgp-approx14ep","mae":5.60156,"mae%":0.0085473022,"mae_zr":0.0,"mhd":2.1,"mhd%":13.125,"mre%":0.3180890663,"mse":55.4375,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":623.699707,"pdk45_cells":162,"pdk45_delay":1.4,"pdk45_pdp":0.50862,"pdk45_pwr":0.3633,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep49152_wc21_csamrca.v","verilog_entity":"mult8_cgp14ep_ep49152_wc21_csamrca","wce":21,"wce%":0.032043457,"wce_neg":21,"wce_pos":20,"wce_zr":0,"wce_zr%":0.0,"wcre%":125.0,"wcre%_add":111.1111111111,"wcre%_max":125.0,"chr":"mult8_cgp14ep_ep49152_wc21_csamrca.chr","evo":{"Area":45408,"Delay":"6786.23","Errors":49152,"Fit2":308149020.0,"Generation":496027,"Levels":29,"Max error":21,"Max error zr":0,"Nodes":285,"Sad":367104},"wclim":null,"epmax":49152.0,"circ_type":"mul8u"},"mul8u_7CQ":{"UID":"7CQ","bfe":13,"bfe%":81.25,"bw":8,"cells":283,"cfun":"mult8_cgp14ep_ep49152_wc26_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":74.90234375,"ep_neg%":43.9453125,"ep_pos%":30.95703125,"ep_zr%":0.0,"er":49088.0,"fpga_delay":12.495,"fpga_delay_logic":3.726,"fpga_delay_net":8.769,"fpga_lut":76,"fpga_power":1.251,"fpga_power_dynamic":0.845,"fpga_power_static":0.406,"fpga_slice":22,"lib":"cgp-approx14ep","mae":6.53516,"mae%":0.0099718628,"mae_zr":0.0,"mhd":1.6,"mhd%":10.0,"mre%":0.3389115925,"mse":73.5,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":654.673505,"pdk45_cells":185,"pdk45_delay":1.4,"pdk45_pdp":0.50918,"pdk45_pwr":0.3637,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep49152_wc26_csamrca.v","verilog_entity":"mult8_cgp14ep_ep49152_wc26_csamrca","wce":26,"wce%":0.0396728516,"wce_neg":24,"wce_pos":26,"wce_zr":0,"wce_zr%":0.0,"wcre%":400.0,"wcre%_add":266.6666666667,"wcre%_max":400.0,"chr":"mult8_cgp14ep_ep49152_wc26_csamrca.chr","evo":{"Area":44768,"Delay":"6786.23","Errors":49088,"Fit2":303805834.0,"Generation":492393,"Levels":29,"Max error":26,"Max error zr":0,"Nodes":283,"Sad":428288},"wclim":null,"epmax":49152.0,"circ_type":"mul8u"},"mul8u_7D7":{"UID":"7D7","bfe":13,"bfe%":81.25,"bw":8,"cells":296,"cfun":"mult8_cgp14ep_ep19660_wc38_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":29.8828125,"ep_neg%":27.34375,"ep_pos%":2.5390625,"ep_zr%":0.0,"er":19584.0,"fpga_delay":12.156,"fpga_delay_logic":3.797,"fpga_delay_net":8.359,"fpga_lut":74,"fpga_power":1.261,"fpga_power_dynamic":0.842,"fpga_power_static":0.419,"fpga_slice":20,"lib":"cgp-approx14ep","mae":3.67188,"mae%":0.0056028442,"mae_zr":0.0,"mhd":1.0,"mhd%":6.25,"mre%":0.1114532201,"mse":68.5,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":703.950005,"pdk45_cells":209,"pdk45_delay":1.39,"pdk45_pdp":0.531397,"pdk45_pwr":0.3823,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep19660_wc38_csamrca.v","verilog_entity":"mult8_cgp14ep_ep19660_wc38_csamrca","wce":38,"wce%":0.0579833984,"wce_neg":38,"wce_pos":32,"wce_zr":0,"wce_zr%":0.0,"wcre%":64.0,"wcre%_add":62.7450980392,"wcre%_max":64.0,"chr":"mult8_cgp14ep_ep19660_wc38_csamrca.chr","evo":{"Area":46688,"Delay":"6753.08","Errors":19584,"Fit2":315288007.0,"Generation":70539,"Levels":28,"Max error":38,"Max error zr":0,"Nodes":295,"Sad":240640},"wclim":null,"epmax":19660.0,"circ_type":"mul8u"},"mul8u_7E1":{"UID":"7E1","bfe":15,"bfe%":93.75,"bw":8,"cells":222,"cfun":"mult8_cgp14ep_ep65536_wc249_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":97.8271484375,"ep_neg%":41.3208007812,"ep_pos%":56.5063476562,"ep_zr%":0.0,"er":64112.0,"fpga_delay":10.206,"fpga_delay_logic":3.639,"fpga_delay_net":6.567,"fpga_lut":56,"fpga_power":1.053,"fpga_power_dynamic":0.67,"fpga_power_static":0.383,"fpga_slice":16,"lib":"cgp-approx14ep","mae":60.00482,"mae%":0.0915600891,"mae_zr":0.0,"mhd":4.2,"mhd%":26.25,"mre%":2.9915649784,"mse":5601.28125,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":443.488504,"pdk45_cells":117,"pdk45_delay":1.45,"pdk45_pdp":0.397735,"pdk45_pwr":0.2743,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc249_csamcsa.v","verilog_entity":"mult8_cgp14ep_ep65536_wc249_csamcsa","wce":249,"wce%":0.3799438477,"wce_neg":248,"wce_pos":249,"wce_zr":0,"wce_zr%":0.0,"wcre%":3900.0,"wcre%_add":3120.0,"wcre%_max":3900.0,"chr":"mult8_cgp14ep_ep65536_wc249_csamcsa.chr","evo":{"Area":34592,"Delay":"5736.35","Errors":64112,"Fit2":198431670.0,"Generation":181127,"Levels":25,"Max error":249,"Max error zr":0,"Nodes":222,"Sad":3932476},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_7G9":{"UID":"7G9","bfe":16,"bfe%":100.0,"bw":8,"cells":268,"cfun":"mult8_cgp14ep_ep63078_wc83_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":94.1970825195,"ep_neg%":51.8783569336,"ep_pos%":42.3187255859,"ep_zr%":0.0,"er":61733.0,"fpga_delay":9.736,"fpga_delay_logic":3.262,"fpga_delay_net":6.475,"fpga_lut":74,"fpga_power":1.133,"fpga_power_dynamic":0.752,"fpga_power_static":0.381,"fpga_slice":20,"lib":"cgp-approx14ep","mae":23.85144,"mae%":0.0363944092,"mae_zr":0.0,"mhd":3.3,"mhd%":20.625,"mre%":1.1879552091,"mse":884.95264,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":603.050502,"pdk45_cells":177,"pdk45_delay":1.09,"pdk45_pdp":0.380192,"pdk45_pwr":0.3488,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep63078_wc83_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep63078_wc83_wtmcsa","wce":83,"wce%":0.1266479492,"wce_neg":83,"wce_pos":77,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":282.3529411765,"wcre%_max":300.0,"chr":"mult8_cgp14ep_ep63078_wc83_wtmcsa.chr","evo":{"Area":41632,"Delay":"5209.75","Errors":61733,"Fit2":216892291.0,"Generation":735326,"Levels":23,"Max error":83,"Max error zr":0,"Nodes":268,"Sad":1563128},"wclim":null,"epmax":63078.0,"circ_type":"mul8u"},"mul8u_7T1":{"UID":"7T1","bfe":16,"bfe%":100.0,"bw":8,"cells":63,"cfun":"mult8_cgp14ep_ep65536_wc3395_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1653442383,"ep_neg%":63.7588500977,"ep_pos%":35.4064941406,"ep_zr%":0.0,"er":64989.0,"fpga_delay":8.438,"fpga_delay_logic":3.239,"fpga_delay_net":5.199,"fpga_lut":16,"fpga_power":0.422,"fpga_power_dynamic":0.116,"fpga_power_static":0.306,"fpga_slice":5,"lib":"cgp-approx14ep","mae":764.68417,"mae%":1.1668154449,"mae_zr":0.0,"mhd":5.7,"mhd%":35.625,"mre%":18.0239767115,"mse":903134.23828,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":169.417299,"pdk45_cells":61,"pdk45_delay":0.8,"pdk45_pdp":0.053576,"pdk45_pwr":0.06697,"pdk45_pwrdynamic%":98.8,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc3395_rcam.v","verilog_entity":"mult8_cgp14ep_ep65536_wc3395_rcam","wce":3395,"wce%":5.1803588867,"wce_neg":3395,"wce_pos":3014,"wce_zr":0,"wce_zr%":0.0,"wcre%":150.1953125,"wcre%_add":150.0487804878,"wcre%_max":150.1953125,"chr":"mult8_cgp14ep_ep65536_wc3395_rcam.chr","evo":{"Area":9888,"Delay":"3527.91","Errors":64989,"Fit2":34883929.0,"Generation":206893,"Levels":16,"Max error":3395,"Max error zr":0,"Nodes":63,"Sad":50114342},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_7VX":{"UID":"7VX","bfe":15,"bfe%":93.75,"bw":8,"cells":336,"cfun":"mult8_cgp14ep_ep65536_wc4_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":59.375,"ep_neg%":25.0,"ep_pos%":34.375,"ep_zr%":0.0,"er":38912.0,"fpga_delay":10.805,"fpga_delay_logic":3.632,"fpga_delay_net":7.172,"fpga_lut":90,"fpga_power":1.432,"fpga_power_dynamic":1.008,"fpga_power_static":0.424,"fpga_slice":24,"lib":"cgp-approx14ep","mae":1.65625,"mae%":0.0025272369,"mae_zr":0.0,"mhd":1.5,"mhd%":9.375,"mre%":0.1032411976,"mse":5.15625,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":669.221807,"pdk45_cells":175,"pdk45_delay":1.28,"pdk45_pdp":0.526336,"pdk45_pwr":0.4112,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc4_wtmcla.v","verilog_entity":"mult8_cgp14ep_ep65536_wc4_wtmcla","wce":4,"wce%":0.0061035156,"wce_neg":4,"wce_pos":4,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":80.0,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep65536_wc4_wtmcla.chr","evo":{"Area":52928,"Delay":"4994.86","Errors":38912,"Fit2":264368201.0,"Generation":475927,"Levels":22,"Max error":4,"Max error zr":0,"Nodes":337,"Sad":108544},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_8G5":{"UID":"8G5","bfe":14,"bfe%":87.5,"bw":8,"cells":264,"cfun":"mult8_cgp14ep_ep49152_wc74_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":74.8046875,"ep_neg%":63.525390625,"ep_pos%":11.279296875,"ep_zr%":0.0,"er":49024.0,"fpga_delay":10.459,"fpga_delay_logic":3.378,"fpga_delay_net":7.081,"fpga_lut":73,"fpga_power":1.151,"fpga_power_dynamic":0.75,"fpga_power_static":0.401,"fpga_slice":22,"lib":"cgp-approx14ep","mae":16.33984,"mae%":0.0249326172,"mae_zr":0.0,"mhd":2.2,"mhd%":13.75,"mre%":0.6561105654,"mse":502.5,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":607.743503,"pdk45_cells":176,"pdk45_delay":1.2,"pdk45_pdp":0.41244,"pdk45_pwr":0.3437,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14ep_ep49152_wc74_wtmrca.v","verilog_entity":"mult8_cgp14ep_ep49152_wc74_wtmrca","wce":74,"wce%":0.1129150391,"wce_neg":74,"wce_pos":64,"wce_zr":0,"wce_zr%":0.0,"wcre%":140.0,"wcre%_add":136.5853658537,"wcre%_max":140.0,"chr":"mult8_cgp14ep_ep49152_wc74_wtmrca.chr","evo":{"Area":41664,"Delay":"6094.35","Errors":49024,"Fit2":253915083.0,"Generation":274176,"Levels":27,"Max error":74,"Max error zr":0,"Nodes":264,"Sad":1070848},"wclim":null,"epmax":49152.0,"circ_type":"mul8u"},"mul8u_8S5":{"UID":"8S5","bfe":15,"bfe%":93.75,"bw":8,"cells":232,"cfun":"mult8_cgp14ep_ep62259_wc248_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":94.9829101562,"ep_neg%":55.1818847656,"ep_pos%":39.8010253906,"ep_zr%":0.0,"er":62248.0,"fpga_delay":9.6,"fpga_delay_logic":3.682,"fpga_delay_net":5.918,"fpga_lut":62,"fpga_power":1.017,"fpga_power_dynamic":0.652,"fpga_power_static":0.365,"fpga_slice":18,"lib":"cgp-approx14ep","mae":61.64905,"mae%":0.094068985,"mae_zr":0.0,"mhd":3.7,"mhd%":23.125,"mre%":2.4442546413,"mse":6049.64062,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":524.6774,"pdk45_cells":162,"pdk45_delay":1.18,"pdk45_pdp":0.332524,"pdk45_pwr":0.2818,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep62259_wc248_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep62259_wc248_wtmcsa","wce":248,"wce%":0.3784179688,"wce_neg":243,"wce_pos":248,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":290.9090909091,"wcre%_max":300.0,"chr":"mult8_cgp14ep_ep62259_wc248_wtmcsa.chr","evo":{"Area":35968,"Delay":"4831.22","Errors":62248,"Fit2":173769153.0,"Generation":435425,"Levels":22,"Max error":248,"Max error zr":0,"Nodes":232,"Sad":4040232},"wclim":null,"epmax":62259.0,"circ_type":"mul8u"},"mul8u_8T7":{"UID":"8T7","bfe":14,"bfe%":87.5,"bw":8,"cells":113,"cfun":"mult8_cgp14ep_ep63897_wc2214_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":97.4807739258,"ep_neg%":70.1141357422,"ep_pos%":27.3666381836,"ep_zr%":0.0,"er":63885.0,"fpga_delay":9.027,"fpga_delay_logic":3.325,"fpga_delay_net":5.703,"fpga_lut":30,"fpga_power":0.517,"fpga_power_dynamic":0.19,"fpga_power_static":0.327,"fpga_slice":10,"lib":"cgp-approx14ep","mae":393.12848,"mae%":0.5998664551,"mae_zr":0.0,"mhd":4.8,"mhd%":30.0,"mre%":8.5735955772,"mse":271416.0,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":277.825599,"pdk45_cells":96,"pdk45_delay":1.01,"pdk45_pdp":0.109484,"pdk45_pwr":0.1084,"pdk45_pwrdynamic%":98.8,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep63897_wc2214_csamrca.v","verilog_entity":"mult8_cgp14ep_ep63897_wc2214_csamrca","wce":2214,"wce%":3.3782958984,"wce_neg":2214,"wce_pos":1824,"wce_zr":0,"wce_zr%":0.0,"wcre%":200.0,"wcre%_add":193.9393939394,"wcre%_max":200.0,"chr":"mult8_cgp14ep_ep63897_wc2214_csamrca.chr","evo":{"Area":16960,"Delay":"3789.03","Errors":63885,"Fit2":64261998.0,"Generation":636817,"Levels":17,"Max error":2214,"Max error zr":0,"Nodes":113,"Sad":25764068},"wclim":null,"epmax":63897.0,"circ_type":"mul8u"},"mul8u_8Z5":{"UID":"8Z5","bfe":16,"bfe%":100.0,"bw":8,"cells":124,"cfun":"mult8_cgp14ep_ep64716_wc957_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.6801147461,"ep_neg%":56.4498901367,"ep_pos%":42.2302246094,"ep_zr%":0.0,"er":64671.0,"fpga_delay":10.067,"fpga_delay_logic":3.422,"fpga_delay_net":6.645,"fpga_lut":40,"fpga_power":0.681,"fpga_power_dynamic":0.355,"fpga_power_static":0.326,"fpga_slice":13,"lib":"cgp-approx14ep","mae":218.49356,"mae%":0.3333947144,"mae_zr":0.0,"mhd":5.0,"mhd%":31.25,"mre%":7.1376716373,"mse":74826.13965,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":335.549498,"pdk45_cells":115,"pdk45_delay":1.35,"pdk45_pdp":0.205335,"pdk45_pwr":0.1521,"pdk45_pwrdynamic%":98.9,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14ep_ep64716_wc957_rcam.v","verilog_entity":"mult8_cgp14ep_ep64716_wc957_rcam","wce":957,"wce%":1.4602661133,"wce_neg":957,"wce_pos":896,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":297.6744186047,"wcre%_max":300.0,"chr":"mult8_cgp14ep_ep64716_wc957_rcam.chr","evo":{"Area":19616,"Delay":"5736.28","Errors":64671,"Fit2":112522816.0,"Generation":665226,"Levels":24,"Max error":957,"Max error zr":0,"Nodes":124,"Sad":14319194},"wclim":null,"epmax":64716.0,"circ_type":"mul8u"},"mul8u_9V9":{"UID":"9V9","bfe":15,"bfe%":93.75,"bw":8,"cells":272,"cfun":"mult8_cgp14ep_ep65536_wc40_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":92.4072265625,"ep_neg%":41.2384033203,"ep_pos%":51.1688232422,"ep_zr%":0.0,"er":60560.0,"fpga_delay":11.45,"fpga_delay_logic":3.847,"fpga_delay_net":7.603,"fpga_lut":70,"fpga_power":1.224,"fpga_power_dynamic":0.826,"fpga_power_static":0.398,"fpga_slice":18,"lib":"cgp-approx14ep","mae":10.867,"mae%":0.0165817261,"mae_zr":0.0,"mhd":3.0,"mhd%":18.75,"mre%":0.5507439509,"mse":188.04297,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":584.278507,"pdk45_cells":150,"pdk45_delay":1.42,"pdk45_pdp":0.493876,"pdk45_pwr":0.3478,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc40_csamrca.v","verilog_entity":"mult8_cgp14ep_ep65536_wc40_csamrca","wce":40,"wce%":0.0610351562,"wce_neg":39,"wce_pos":40,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":96.875,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep65536_wc40_csamrca.chr","evo":{"Area":43072,"Delay":"6753.08","Errors":60560,"Fit2":290868854.0,"Generation":90734,"Levels":29,"Max error":40,"Max error zr":0,"Nodes":272,"Sad":712180},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_A5R":{"UID":"A5R","bfe":14,"bfe%":87.5,"bw":8,"cells":169,"cfun":"mult8_cgp14ep_ep63078_wc1194_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":96.2493896484,"ep_neg%":53.8330078125,"ep_pos%":42.4163818359,"ep_zr%":0.0,"er":63078.0,"fpga_delay":9.367,"fpga_delay_logic":3.324,"fpga_delay_net":6.043,"fpga_lut":42,"fpga_power":0.752,"fpga_power_dynamic":0.395,"fpga_power_static":0.357,"fpga_slice":14,"lib":"cgp-approx14ep","mae":211.38177,"mae%":0.322542984,"mae_zr":0.0,"mhd":3.5,"mhd%":21.875,"mre%":5.6429408301,"mse":72185.71875,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":413.453299,"pdk45_cells":138,"pdk45_delay":0.92,"pdk45_pdp":0.180964,"pdk45_pwr":0.1967,"pdk45_pwrdynamic%":99.0,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14ep_ep63078_wc1194_wtmrca.v","verilog_entity":"mult8_cgp14ep_ep63078_wc1194_wtmrca","wce":1194,"wce%":1.8218994141,"wce_neg":1194,"wce_pos":1024,"wce_zr":0,"wce_zr%":0.0,"wcre%":200.0,"wcre%_add":193.9393939394,"wcre%_max":200.0,"chr":"mult8_cgp14ep_ep63078_wc1194_wtmrca.chr","evo":{"Area":26144,"Delay":"4736.42","Errors":63078,"Fit2":123828924.0,"Generation":217808,"Levels":21,"Max error":1194,"Max error zr":0,"Nodes":169,"Sad":13853116},"wclim":null,"epmax":63078.0,"circ_type":"mul8u"},"mul8u_A7J":{"UID":"A7J","bfe":15,"bfe%":93.75,"bw":8,"cells":91,"cfun":"mult8_cgp14ep_ep65536_wc1873_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.0692138672,"ep_neg%":59.4299316406,"ep_pos%":39.6392822266,"ep_zr%":0.0,"er":64926.0,"fpga_delay":9.407,"fpga_delay_logic":3.564,"fpga_delay_net":5.843,"fpga_lut":27,"fpga_power":0.541,"fpga_power_dynamic":0.213,"fpga_power_static":0.328,"fpga_slice":8,"lib":"cgp-approx14ep","mae":422.30887,"mae%":0.6443921967,"mae_zr":0.0,"mhd":5.4,"mhd%":33.75,"mre%":11.9376376791,"mse":277653.875,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":236.0579,"pdk45_cells":78,"pdk45_delay":0.93,"pdk45_pdp":0.100533,"pdk45_pwr":0.1081,"pdk45_pwrdynamic%":99.0,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc1873_csamrca.v","verilog_entity":"mult8_cgp14ep_ep65536_wc1873_csamrca","wce":1873,"wce%":2.8579711914,"wce_neg":1873,"wce_pos":1764,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":298.8326848249,"wcre%_max":300.0,"chr":"mult8_cgp14ep_ep65536_wc1873_csamrca.chr","evo":{"Area":14432,"Delay":"4526.27","Errors":64926,"Fit2":65323157.0,"Generation":805266,"Levels":20,"Max error":1873,"Max error zr":0,"Nodes":91,"Sad":27676434},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_ABX":{"UID":"ABX","bfe":14,"bfe%":87.5,"bw":8,"cells":299,"cfun":"mult8_cgp14ep_ep19660_wc22_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":28.125,"ep_neg%":16.015625,"ep_pos%":12.109375,"ep_zr%":0.0,"er":18432.0,"fpga_delay":11.17,"fpga_delay_logic":3.726,"fpga_delay_net":7.444,"fpga_lut":76,"fpga_power":1.252,"fpga_power_dynamic":0.835,"fpga_power_static":0.417,"fpga_slice":22,"lib":"cgp-approx14ep","mae":2.67188,"mae%":0.0040769653,"mae_zr":0.0,"mhd":0.7,"mhd%":4.375,"mre%":0.085292521,"mse":33.25,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":662.182306,"pdk45_cells":179,"pdk45_delay":1.41,"pdk45_pdp":0.525084,"pdk45_pwr":0.3724,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep19660_wc22_csamrca.v","verilog_entity":"mult8_cgp14ep_ep19660_wc22_csamrca","wce":22,"wce%":0.0335693359,"wce_neg":22,"wce_pos":16,"wce_zr":0,"wce_zr%":0.0,"wcre%":48.8888888889,"wcre%_add":47.8260869565,"wcre%_max":48.8888888889,"chr":"mult8_cgp14ep_ep19660_wc22_csamrca.chr","evo":{"Area":47200,"Delay":"6786.23","Errors":18432,"Fit2":320309939.0,"Generation":9548,"Levels":28,"Max error":22,"Max error zr":0,"Nodes":299,"Sad":175104},"wclim":null,"epmax":19660.0,"circ_type":"mul8u"},"mul8u_B59":{"UID":"B59","bfe":14,"bfe%":87.5,"bw":8,"cells":295,"cfun":"mult8_cgp14ep_ep32768_wc26_2_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":48.828125,"ep_neg%":44.921875,"ep_pos%":3.90625,"ep_zr%":0.0,"er":32000.0,"fpga_delay":11.407,"fpga_delay_logic":3.791,"fpga_delay_net":7.616,"fpga_lut":74,"fpga_power":1.3,"fpga_power_dynamic":0.887,"fpga_power_static":0.413,"fpga_slice":21,"lib":"cgp-approx14ep","mae":3.98438,"mae%":0.0060796814,"mae_zr":0.0,"mhd":1.3,"mhd%":8.125,"mre%":0.1565509785,"mse":47.125,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":651.388406,"pdk45_cells":176,"pdk45_delay":1.41,"pdk45_pdp":0.517047,"pdk45_pwr":0.3667,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep32768_wc26_2_csamrca.v","verilog_entity":"mult8_cgp14ep_ep32768_wc26_2_csamrca","wce":26,"wce%":0.0396728516,"wce_neg":26,"wce_pos":16,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":85.7142857143,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep32768_wc26_2_csamrca.chr","evo":{"Area":46688,"Delay":"6748.29","Errors":32000,"Fit2":315064347.0,"Generation":624153,"Levels":28,"Max error":26,"Max error zr":0,"Nodes":295,"Sad":261120},"wclim":null,"epmax":32768.0,"circ_type":"mul8u"},"mul8u_BFC":{"UID":"BFC","bfe":15,"bfe%":93.75,"bw":8,"cells":207,"cfun":"mult8_cgp14ep_ep65536_wc255_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.0728149414,"ep_neg%":35.530090332,"ep_pos%":62.5427246094,"ep_zr%":0.0,"er":64273.0,"fpga_delay":10.541,"fpga_delay_logic":3.546,"fpga_delay_net":6.996,"fpga_lut":56,"fpga_power":1.04,"fpga_power_dynamic":0.669,"fpga_power_static":0.371,"fpga_slice":17,"lib":"cgp-approx14ep","mae":75.15804,"mae%":0.1146820679,"mae_zr":0.0,"mhd":4.5,"mhd%":28.125,"mre%":3.2954504735,"mse":8494.13048,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":460.383304,"pdk45_cells":126,"pdk45_delay":1.35,"pdk45_pdp":0.352215,"pdk45_pwr":0.2609,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc255_csamrca.v","verilog_entity":"mult8_cgp14ep_ep65536_wc255_csamrca","wce":255,"wce%":0.3890991211,"wce_neg":243,"wce_pos":255,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":295.3846153846,"wcre%_max":300.0,"chr":"mult8_cgp14ep_ep65536_wc255_csamrca.chr","evo":{"Area":32832,"Delay":"6279.25","Errors":64273,"Fit2":206160175.0,"Generation":189429,"Levels":26,"Max error":255,"Max error zr":0,"Nodes":207,"Sad":4925557},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_BKH":{"UID":"BKH","bfe":15,"bfe%":93.75,"bw":8,"cells":49,"cfun":"mult8_cgp14ep_ep65536_wc5640_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1790771484,"ep_neg%":56.6207885742,"ep_pos%":42.5582885742,"ep_zr%":0.0,"er":64998.0,"fpga_delay":7.979,"fpga_delay_logic":3.317,"fpga_delay_net":4.662,"fpga_lut":14,"fpga_power":0.361,"fpga_power_dynamic":0.079,"fpga_power_static":0.282,"fpga_slice":4,"lib":"cgp-approx14ep","mae":1342.05646,"mae%":2.0478156433,"mae_zr":0.0,"mhd":5.9,"mhd%":36.875,"mre%":26.7239158201,"mse":2794331.5625,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":122.487299,"pdk45_cells":41,"pdk45_delay":0.64,"pdk45_pdp":0.02716352,"pdk45_pwr":0.042443,"pdk45_pwrdynamic%":98.6,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc5640_csamrca.v","verilog_entity":"mult8_cgp14ep_ep65536_wc5640_csamrca","wce":5640,"wce%":8.6059570312,"wce_neg":5209,"wce_pos":5640,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.78125,"wcre%_add":100.6829268293,"wcre%_max":100.78125,"chr":"mult8_cgp14ep_ep65536_wc5640_csamrca.chr","evo":{"Area":7520,"Delay":"2806.17","Errors":64998,"Fit2":21102432.0,"Generation":274774,"Levels":13,"Max error":5640,"Max error zr":0,"Nodes":49,"Sad":87953012},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_BRD":{"UID":"BRD","bfe":13,"bfe%":81.25,"bw":8,"cells":74,"cfun":"mult8_cgp14ep_ep64716_wc3146_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.7487792969,"ep_neg%":72.0947265625,"ep_pos%":26.6540527344,"ep_zr%":0.0,"er":64716.0,"fpga_delay":8.224,"fpga_delay_logic":3.282,"fpga_delay_net":4.942,"fpga_lut":18,"fpga_power":0.432,"fpga_power_dynamic":0.117,"fpga_power_static":0.315,"fpga_slice":7,"lib":"cgp-approx14ep","mae":705.09625,"mae%":1.0758914948,"mae_zr":0.0,"mhd":4.9,"mhd%":30.625,"mre%":16.7558121929,"mse":760743.875,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":208.838497,"pdk45_cells":79,"pdk45_delay":0.81,"pdk45_pdp":0.05574825,"pdk45_pwr":0.068825,"pdk45_pwrdynamic%":98.6,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14ep_ep64716_wc3146_rcam.v","verilog_entity":"mult8_cgp14ep_ep64716_wc3146_rcam","wce":3146,"wce%":4.8004150391,"wce_neg":3146,"wce_pos":2448,"wce_zr":0,"wce_zr%":0.0,"wcre%":400.0,"wcre%_add":355.5555555556,"wcre%_max":400.0,"chr":"mult8_cgp14ep_ep64716_wc3146_rcam.chr","evo":{"Area":11296,"Delay":"3528.43","Errors":64716,"Fit2":39857100.0,"Generation":248866,"Levels":16,"Max error":3146,"Max error zr":0,"Nodes":74,"Sad":46209188},"wclim":null,"epmax":64716.0,"circ_type":"mul8u"},"mul8u_CDL":{"UID":"CDL","bfe":14,"bfe%":87.5,"bw":8,"cells":106,"cfun":"mult8_cgp14ep_ep62259_wc8786_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":94.9951171875,"ep_neg%":74.4125366211,"ep_pos%":20.5825805664,"ep_zr%":0.0,"er":62256.0,"fpga_delay":7.454,"fpga_delay_logic":3.157,"fpga_delay_net":4.296,"fpga_lut":28,"fpga_power":0.418,"fpga_power_dynamic":0.113,"fpga_power_static":0.305,"fpga_slice":8,"lib":"cgp-approx14ep","mae":1582.76105,"mae%":2.4151016998,"mae_zr":0.0,"mhd":4.8,"mhd%":30.0,"mre%":22.8899860119,"mse":4761076.5625,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":235.588596,"pdk45_cells":94,"pdk45_delay":0.44,"pdk45_pdp":0.02917904,"pdk45_pwr":0.066316,"pdk45_pwrdynamic%":98.5,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14ep_ep62259_wc8786_csamcsa.v","verilog_entity":"mult8_cgp14ep_ep62259_wc8786_csamcsa","wce":8786,"wce%":13.4063720703,"wce_neg":8786,"wce_pos":7488,"wce_zr":0,"wce_zr%":0.0,"wcre%":1500.0,"wcre%_add":1494.1634241245,"wcre%_max":1500.0,"chr":"mult8_cgp14ep_ep62259_wc8786_csamcsa.chr","evo":{"Area":14240,"Delay":"1730.65","Errors":62256,"Fit2":24644390.0,"Generation":757936,"Levels":9,"Max error":8786,"Max error zr":0,"Nodes":106,"Sad":103727828},"wclim":null,"epmax":62259.0,"circ_type":"mul8u"},"mul8u_CXU":{"UID":"CXU","bfe":13,"bfe%":81.25,"bw":8,"cells":288,"cfun":"mult8_cgp14ep_ep42598_wc130_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":64.7216796875,"ep_neg%":39.8193359375,"ep_pos%":24.90234375,"ep_zr%":0.0,"er":42416.0,"fpga_delay":10.041,"fpga_delay_logic":3.435,"fpga_delay_net":6.606,"fpga_lut":76,"fpga_power":1.164,"fpga_power_dynamic":0.76,"fpga_power_static":0.404,"fpga_slice":21,"lib":"cgp-approx14ep","mae":19.54492,"mae%":0.0298231812,"mae_zr":0.0,"mhd":1.8,"mhd%":11.25,"mre%":0.7219431929,"mse":925.6875,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":634.962903,"pdk45_cells":193,"pdk45_delay":1.09,"pdk45_pdp":0.385097,"pdk45_pwr":0.3533,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14ep_ep42598_wc130_wtmcla.v","verilog_entity":"mult8_cgp14ep_ep42598_wc130_wtmcla","wce":130,"wce%":0.1983642578,"wce_neg":130,"wce_pos":128,"wce_zr":0,"wce_zr%":0.0,"wcre%":500.0,"wcre%_add":470.5882352941,"wcre%_max":500.0,"chr":"mult8_cgp14ep_ep42598_wc130_wtmcla.chr","evo":{"Area":44480,"Delay":"4728.56","Errors":42416,"Fit2":210326568.0,"Generation":532258,"Levels":21,"Max error":130,"Max error zr":0,"Nodes":289,"Sad":1280896},"wclim":null,"epmax":42598.0,"circ_type":"mul8u"},"mul8u_D1B":{"UID":"D1B","bfe":13,"bfe%":81.25,"bw":8,"cells":273,"cfun":"mult8_cgp14ep_ep55705_wc120_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":84.9853515625,"ep_neg%":42.0166015625,"ep_pos%":42.96875,"ep_zr%":0.0,"er":55696.0,"fpga_delay":10.666,"fpga_delay_logic":3.566,"fpga_delay_net":7.1,"fpga_lut":64,"fpga_power":1.07,"fpga_power_dynamic":0.677,"fpga_power_static":0.393,"fpga_slice":17,"lib":"cgp-approx14ep","mae":24.03906,"mae%":0.0366806946,"mae_zr":0.0,"mhd":2.3,"mhd%":14.375,"mre%":1.0220316795,"mse":961.75,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":569.730204,"pdk45_cells":159,"pdk45_delay":1.13,"pdk45_pdp":0.374143,"pdk45_pwr":0.3311,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14ep_ep55705_wc120_wtmcla.v","verilog_entity":"mult8_cgp14ep_ep55705_wc120_wtmcla","wce":120,"wce%":0.1831054688,"wce_neg":98,"wce_pos":120,"wce_zr":0,"wce_zr%":0.0,"wcre%":125.0,"wcre%_add":121.2121212121,"wcre%_max":125.0,"chr":"mult8_cgp14ep_ep55705_wc120_wtmcla.chr","evo":{"Area":42432,"Delay":"4727.3","Errors":55696,"Fit2":200588743.0,"Generation":364807,"Levels":22,"Max error":120,"Max error zr":0,"Nodes":273,"Sad":1575424},"wclim":null,"epmax":55705.0,"circ_type":"mul8u"},"mul8u_DBR":{"UID":"DBR","bfe":14,"bfe%":87.5,"bw":8,"cells":341,"cfun":"mult8_cgp14ep_ep19660_wc2_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":25.0,"ep_neg%":25.0,"ep_pos%":0.0,"ep_zr%":0.0,"er":16384.0,"fpga_delay":10.179,"fpga_delay_logic":3.562,"fpga_delay_net":6.617,"fpga_lut":96,"fpga_power":1.487,"fpga_power_dynamic":1.051,"fpga_power_static":0.436,"fpga_slice":27,"lib":"cgp-approx14ep","mae":0.5,"mae%":0.0007629395,"mae_zr":0.0,"mhd":0.4,"mhd%":2.5,"mre%":0.0297962011,"mse":1.0,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":693.156105,"pdk45_cells":188,"pdk45_delay":1.29,"pdk45_pdp":0.532641,"pdk45_pwr":0.4129,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14ep_ep19660_wc2_wtmcla.v","verilog_entity":"mult8_cgp14ep_ep19660_wc2_wtmcla","wce":2,"wce%":0.0030517578,"wce_neg":2,"wce_pos":0,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":66.6666666667,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep19660_wc2_wtmcla.chr","evo":{"Area":53632,"Delay":"5009.45","Errors":16384,"Fit2":268666832.0,"Generation":503059,"Levels":22,"Max error":2,"Max error zr":0,"Nodes":341,"Sad":32768},"wclim":null,"epmax":19660.0,"circ_type":"mul8u"},"mul8u_E8H":{"UID":"E8H","bfe":15,"bfe%":93.75,"bw":8,"cells":92,"cfun":"mult8_cgp14ep_ep64716_wc2237_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.7411499023,"ep_neg%":77.5955200195,"ep_pos%":21.1456298828,"ep_zr%":0.0,"er":64711.0,"fpga_delay":8.607,"fpga_delay_logic":3.501,"fpga_delay_net":5.106,"fpga_lut":29,"fpga_power":0.492,"fpga_power_dynamic":0.187,"fpga_power_static":0.305,"fpga_slice":9,"lib":"cgp-approx14ep","mae":562.8584,"mae%":0.8588537598,"mae_zr":0.0,"mhd":5.4,"mhd%":33.75,"mre%":14.0948873394,"mse":489669.0625,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":214.939401,"pdk45_cells":65,"pdk45_delay":0.93,"pdk45_pdp":0.08832675,"pdk45_pwr":0.094975,"pdk45_pwrdynamic%":98.9,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep64716_wc2237_csamrca.v","verilog_entity":"mult8_cgp14ep_ep64716_wc2237_csamrca","wce":2237,"wce%":3.4133911133,"wce_neg":2237,"wce_pos":1840,"wce_zr":0,"wce_zr%":0.0,"wcre%":1500.0,"wcre%_add":1476.9230769231,"wcre%_max":1500.0,"chr":"mult8_cgp14ep_ep64716_wc2237_csamrca.chr","evo":{"Area":14368,"Delay":"4226.14","Errors":64711,"Fit2":60721139.0,"Generation":148926,"Levels":19,"Max error":2237,"Max error zr":0,"Nodes":92,"Sad":36887488},"wclim":null,"epmax":64716.0,"circ_type":"mul8u"},"mul8u_E9Y":{"UID":"E9Y","bfe":13,"bfe%":81.25,"bw":8,"cells":172,"cfun":"mult8_cgp14ep_ep62259_wc1986_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":94.9829101562,"ep_neg%":59.9838256836,"ep_pos%":34.9990844727,"ep_zr%":0.0,"er":62248.0,"fpga_delay":9.62,"fpga_delay_logic":3.468,"fpga_delay_net":6.152,"fpga_lut":43,"fpga_power":0.672,"fpga_power_dynamic":0.319,"fpga_power_static":0.353,"fpga_slice":12,"lib":"cgp-approx14ep","mae":278.88715,"mae%":0.4255480194,"mae_zr":0.0,"mhd":3.6,"mhd%":22.5,"mre%":10.437759848,"mse":129252.75,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":441.611295,"pdk45_cells":163,"pdk45_delay":0.87,"pdk45_pdp":0.159123,"pdk45_pwr":0.1829,"pdk45_pwrdynamic%":98.9,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep62259_wc1986_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep62259_wc1986_wtmcsa","wce":1986,"wce%":3.0303955078,"wce_neg":1986,"wce_pos":1216,"wce_zr":0,"wce_zr%":0.0,"wcre%":3200.0,"wcre%_add":2844.4444444444,"wcre%_max":3200.0,"chr":"mult8_cgp14ep_ep62259_wc1986_wtmcsa.chr","evo":{"Area":25536,"Delay":"4044.16","Errors":62248,"Fit2":103271667.0,"Generation":765778,"Levels":18,"Max error":1986,"Max error zr":0,"Nodes":172,"Sad":18277148},"wclim":null,"epmax":62259.0,"circ_type":"mul8u"},"mul8u_EM7":{"UID":"EM7","bfe":16,"bfe%":100.0,"bw":8,"cells":331,"cfun":"mult8_cgp14ep_ep32768_wc3_5_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":50.0,"ep_neg%":28.125,"ep_pos%":21.875,"ep_zr%":0.0,"er":32768.0,"fpga_delay":10.808,"fpga_delay_logic":3.418,"fpga_delay_net":7.39,"fpga_lut":84,"fpga_power":1.441,"fpga_power_dynamic":1.02,"fpga_power_static":0.421,"fpga_slice":24,"lib":"cgp-approx14ep","mae":1.0,"mae%":0.0015258789,"mae_zr":0.0,"mhd":1.0,"mhd%":6.25,"mre%":0.0670531521,"mse":2.25,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":679.077108,"pdk45_cells":171,"pdk45_delay":1.36,"pdk45_pdp":0.5406,"pdk45_pwr":0.3975,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14ep_ep32768_wc3_5_csamcsa.v","verilog_entity":"mult8_cgp14ep_ep32768_wc3_5_csamcsa","wce":3,"wce%":0.0045776367,"wce_neg":3,"wce_pos":3,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":75.0,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep32768_wc3_5_csamcsa.chr","evo":{"Area":52000,"Delay":"5993.57","Errors":32768,"Fit2":311665453.0,"Generation":80422,"Levels":26,"Max error":3,"Max error zr":0,"Nodes":331,"Sad":65536},"wclim":null,"epmax":32768.0,"circ_type":"mul8u"},"mul8u_FE8":{"UID":"FE8","bfe":14,"bfe%":87.5,"bw":8,"cells":171,"cfun":"mult8_cgp14ep_ep62259_wc822_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":94.9813842773,"ep_neg%":64.3142700195,"ep_pos%":30.6671142578,"ep_zr%":0.0,"er":62247.0,"fpga_delay":9.736,"fpga_delay_logic":3.378,"fpga_delay_net":6.358,"fpga_lut":48,"fpga_power":0.731,"fpga_power_dynamic":0.378,"fpga_power_static":0.353,"fpga_slice":15,"lib":"cgp-approx14ep","mae":152.34729,"mae%":0.2324635162,"mae_zr":0.0,"mhd":3.8,"mhd%":23.75,"mre%":4.5183725351,"mse":37476.75,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":422.839301,"pdk45_cells":141,"pdk45_delay":1.18,"pdk45_pdp":0.223964,"pdk45_pwr":0.1898,"pdk45_pwrdynamic%":99.0,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep62259_wc822_csamrca.v","verilog_entity":"mult8_cgp14ep_ep62259_wc822_csamrca","wce":822,"wce%":1.2542724609,"wce_neg":822,"wce_pos":638,"wce_zr":0,"wce_zr%":0.0,"wcre%":400.0,"wcre%_add":376.4705882353,"wcre%_max":400.0,"chr":"mult8_cgp14ep_ep62259_wc822_csamrca.chr","evo":{"Area":26208,"Delay":"5480.93","Errors":62247,"Fit2":143644269.0,"Generation":352195,"Levels":23,"Max error":822,"Max error zr":0,"Nodes":171,"Sad":9984232},"wclim":null,"epmax":62259.0,"circ_type":"mul8u"},"mul8u_FQA":{"UID":"FQA","bfe":15,"bfe%":93.75,"bw":8,"cells":30,"cfun":"mult8_cgp14ep_ep65536_wc10817_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1958618164,"ep_neg%":72.7981567383,"ep_pos%":26.3977050781,"ep_zr%":0.0,"er":65009.0,"fpga_delay":6.221,"fpga_delay_logic":3.167,"fpga_delay_net":3.053,"fpga_lut":5,"fpga_power":0.287,"fpga_power_dynamic":0.02,"fpga_power_static":0.267,"fpga_slice":2,"lib":"cgp-approx14ep","mae":2559.37155,"mae%":3.9052910614,"mae_zr":0.0,"mhd":6.2,"mhd%":38.75,"mre%":39.150423432,"mse":10390227.0,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":64.7634,"pdk45_cells":22,"pdk45_delay":0.36,"pdk45_pdp":0.00696132,"pdk45_pwr":0.019337,"pdk45_pwrdynamic%":98.4,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc10817_csamrca.v","verilog_entity":"mult8_cgp14ep_ep65536_wc10817_csamrca","wce":10817,"wce%":16.5054321289,"wce_neg":10817,"wce_pos":9090,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.09765625,"wcre%_add":100.0488042948,"wcre%_max":100.09765625,"chr":"mult8_cgp14ep_ep65536_wc10817_csamrca.chr","evo":{"Area":4544,"Delay":"1345.92","Errors":65009,"Fit2":6115851.0,"Generation":437039,"Levels":6,"Max error":10817,"Max error zr":0,"Nodes":30,"Sad":167730974},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_G6V":{"UID":"G6V","bfe":15,"bfe%":93.75,"bw":8,"cells":300,"cfun":"mult8_cgp14ep_ep55705_wc14_5_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":80.859375,"ep_neg%":50.78125,"ep_pos%":30.078125,"ep_zr%":0.0,"er":52992.0,"fpga_delay":11.548,"fpga_delay_logic":3.72,"fpga_delay_net":7.827,"fpga_lut":75,"fpga_power":1.292,"fpga_power_dynamic":0.883,"fpga_power_static":0.409,"fpga_slice":21,"lib":"cgp-approx14ep","mae":4.67969,"mae%":0.0071406403,"mae_zr":0.0,"mhd":2.0,"mhd%":12.5,"mre%":0.2966523806,"mse":36.875,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":633.085708,"pdk45_cells":158,"pdk45_delay":1.41,"pdk45_pdp":0.525225,"pdk45_pwr":0.3725,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep55705_wc14_5_csamrca.v","verilog_entity":"mult8_cgp14ep_ep55705_wc14_5_csamrca","wce":14,"wce%":0.0213623047,"wce_neg":14,"wce_pos":13,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":240.0,"wcre%_max":300.0,"chr":"mult8_cgp14ep_ep55705_wc14_5_csamrca.chr","evo":{"Area":47616,"Delay":"6753.08","Errors":52992,"Fit2":321554870.0,"Generation":834954,"Levels":29,"Max error":14,"Max error zr":0,"Nodes":300,"Sad":306688},"wclim":null,"epmax":55705.0,"circ_type":"mul8u"},"mul8u_GT4":{"UID":"GT4","bfe":14,"bfe%":87.5,"bw":8,"cells":181,"cfun":"mult8_cgp14ep_ep63078_wc481_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":96.2493896484,"ep_neg%":60.4705810547,"ep_pos%":35.7788085938,"ep_zr%":0.0,"er":63078.0,"fpga_delay":9.714,"fpga_delay_logic":3.587,"fpga_delay_net":6.127,"fpga_lut":48,"fpga_power":0.85,"fpga_power_dynamic":0.499,"fpga_power_static":0.351,"fpga_slice":14,"lib":"cgp-approx14ep","mae":104.24438,"mae%":0.1590643005,"mae_zr":0.0,"mhd":4.3,"mhd%":26.875,"mre%":3.6772629363,"mse":17465.6687,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":426.124401,"pdk45_cells":132,"pdk45_delay":1.05,"pdk45_pdp":0.238665,"pdk45_pwr":0.2273,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14ep_ep63078_wc481_wtmrca.v","verilog_entity":"mult8_cgp14ep_ep63078_wc481_wtmrca","wce":481,"wce%":0.7339477539,"wce_neg":473,"wce_pos":481,"wce_zr":0,"wce_zr%":0.0,"wcre%":112.5,"wcre%_add":111.6279069767,"wcre%_max":112.5,"chr":"mult8_cgp14ep_ep63078_wc481_wtmrca.chr","evo":{"Area":28544,"Delay":"5210.4","Errors":63078,"Fit2":148725626.0,"Generation":406085,"Levels":23,"Max error":481,"Max error zr":0,"Nodes":181,"Sad":6831760},"wclim":null,"epmax":63078.0,"circ_type":"mul8u"},"mul8u_GYH":{"UID":"GYH","bfe":16,"bfe%":100.0,"bw":8,"cells":307,"cfun":"mult8_cgp14ep_ep49152_wc21_2_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":74.4140625,"ep_neg%":41.40625,"ep_pos%":33.0078125,"ep_zr%":0.0,"er":48768.0,"fpga_delay":10.499,"fpga_delay_logic":3.382,"fpga_delay_net":7.116,"fpga_lut":76,"fpga_power":1.298,"fpga_power_dynamic":0.888,"fpga_power_static":0.41,"fpga_slice":21,"lib":"cgp-approx14ep","mae":5.34375,"mae%":0.0081539154,"mae_zr":0.0,"mhd":2.2,"mhd%":13.75,"mre%":0.2980931576,"mse":50.5,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":611.028609,"pdk45_cells":149,"pdk45_delay":1.44,"pdk45_pdp":0.538272,"pdk45_pwr":0.3738,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14ep_ep49152_wc21_2_csamcsa.v","verilog_entity":"mult8_cgp14ep_ep49152_wc21_2_csamcsa","wce":21,"wce%":0.032043457,"wce_neg":21,"wce_pos":20,"wce_zr":0,"wce_zr%":0.0,"wcre%":125.0,"wcre%_add":111.1111111111,"wcre%_max":125.0,"chr":"mult8_cgp14ep_ep49152_wc21_2_csamcsa.chr","evo":{"Area":48064,"Delay":"5994.05","Errors":48768,"Fit2":288098127.0,"Generation":431630,"Levels":26,"Max error":21,"Max error zr":0,"Nodes":307,"Sad":350208},"wclim":null,"epmax":49152.0,"circ_type":"mul8u"},"mul8u_H75":{"UID":"H75","bfe":13,"bfe%":81.25,"bw":8,"cells":105,"cfun":"mult8_cgp14ep_ep62259_wc9258_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":94.9996948242,"ep_neg%":61.1587524414,"ep_pos%":33.8409423828,"ep_zr%":0.0,"er":62259.0,"fpga_delay":7.211,"fpga_delay_logic":3.301,"fpga_delay_net":3.91,"fpga_lut":24,"fpga_power":0.404,"fpga_power_dynamic":0.101,"fpga_power_static":0.303,"fpga_slice":6,"lib":"cgp-approx14ep","mae":1895.42303,"mae%":2.8921860199,"mae_zr":0.0,"mhd":5.0,"mhd%":31.25,"mre%":17.9015122458,"mse":6859751.25,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":263.277294,"pdk45_cells":109,"pdk45_delay":0.33,"pdk45_pdp":0.02487144,"pdk45_pwr":0.075368,"pdk45_pwrdynamic%":98.5,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14ep_ep62259_wc9258_rcam.v","verilog_entity":"mult8_cgp14ep_ep62259_wc9258_rcam","wce":9258,"wce%":14.1265869141,"wce_neg":9258,"wce_pos":8448,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.9755918965,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep62259_wc9258_rcam.chr","evo":{"Area":14400,"Delay":"1555.98","Errors":62259,"Fit2":22406053.0,"Generation":232102,"Levels":9,"Max error":9258,"Max error zr":0,"Nodes":105,"Sad":124218444},"wclim":null,"epmax":62259.0,"circ_type":"mul8u"},"mul8u_HFM":{"UID":"HFM","bfe":14,"bfe%":87.5,"bw":8,"cells":305,"cfun":"mult8_cgp14ep_ep13107_wc114_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":19.82421875,"ep_neg%":19.82421875,"ep_pos%":0.0,"ep_zr%":0.0,"er":12992.0,"fpga_delay":9.961,"fpga_delay_logic":3.557,"fpga_delay_net":6.404,"fpga_lut":82,"fpga_power":1.22,"fpga_power_dynamic":0.793,"fpga_power_static":0.427,"fpga_slice":24,"lib":"cgp-approx14ep","mae":6.625,"mae%":0.0101089478,"mae_zr":0.0,"mhd":0.6,"mhd%":3.75,"mre%":0.157459386,"mse":323.5,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":660.774405,"pdk45_cells":178,"pdk45_delay":1.16,"pdk45_pdp":0.448688,"pdk45_pwr":0.3868,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14ep_ep13107_wc114_wtmrca.v","verilog_entity":"mult8_cgp14ep_ep13107_wc114_wtmrca","wce":114,"wce%":0.1739501953,"wce_neg":114,"wce_pos":0,"wce_zr":0,"wce_zr%":0.0,"wcre%":57.1428571429,"wcre%_add":56.4705882353,"wcre%_max":57.1428571429,"chr":"mult8_cgp14ep_ep13107_wc114_wtmrca.chr","evo":{"Area":48256,"Delay":"6361.18","Errors":12992,"Fit2":306965157.0,"Generation":48071,"Levels":27,"Max error":114,"Max error zr":0,"Nodes":305,"Sad":434176},"wclim":null,"epmax":13107.0,"circ_type":"mul8u"},"mul8u_HZD":{"UID":"HZD","bfe":16,"bfe%":100.0,"bw":8,"cells":233,"cfun":"mult8_cgp14ep_ep63078_wc162_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":94.2001342773,"ep_neg%":51.2451171875,"ep_pos%":42.9550170898,"ep_zr%":0.0,"er":61735.0,"fpga_delay":10.601,"fpga_delay_logic":3.88,"fpga_delay_net":6.721,"fpga_lut":68,"fpga_power":1.118,"fpga_power_dynamic":0.74,"fpga_power_static":0.378,"fpga_slice":19,"lib":"cgp-approx14ep","mae":35.4772,"mae%":0.0541339111,"mae_zr":0.0,"mhd":3.6,"mhd%":22.5,"mre%":1.5961064717,"mse":2024.81714,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":517.637904,"pdk45_cells":140,"pdk45_delay":1.15,"pdk45_pdp":0.356615,"pdk45_pwr":0.3101,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14ep_ep63078_wc162_wtmrca.v","verilog_entity":"mult8_cgp14ep_ep63078_wc162_wtmrca","wce":162,"wce%":0.2471923828,"wce_neg":162,"wce_pos":149,"wce_zr":0,"wce_zr%":0.0,"wcre%":700.0,"wcre%_add":622.2222222222,"wcre%_max":700.0,"chr":"mult8_cgp14ep_ep63078_wc162_wtmrca.chr","evo":{"Area":36928,"Delay":"5872.65","Errors":61735,"Fit2":216865179.0,"Generation":171365,"Levels":26,"Max error":162,"Max error zr":0,"Nodes":233,"Sad":2325034},"wclim":null,"epmax":63078.0,"circ_type":"mul8u"},"mul8u_J9V":{"UID":"J9V","bfe":10,"bfe%":62.5,"bw":8,"cells":312,"cfun":"mult8_cgp14ep_ep32768_wc4_4_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":46.875,"ep_neg%":34.375,"ep_pos%":12.5,"ep_zr%":0.0,"er":30720.0,"fpga_delay":11.688,"fpga_delay_logic":3.857,"fpga_delay_net":7.831,"fpga_lut":78,"fpga_power":1.323,"fpga_power_dynamic":0.903,"fpga_power_static":0.42,"fpga_slice":22,"lib":"cgp-approx14ep","mae":0.9375,"mae%":0.0014305115,"mae_zr":0.0,"mhd":0.8,"mhd%":5.0,"mre%":0.0598893284,"mse":2.25,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":672.976208,"pdk45_cells":171,"pdk45_delay":1.42,"pdk45_pdp":0.54599,"pdk45_pwr":0.3845,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep32768_wc4_4_csamrca.v","verilog_entity":"mult8_cgp14ep_ep32768_wc4_4_csamrca","wce":4,"wce%":0.0061035156,"wce_neg":4,"wce_pos":4,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":75.0,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep32768_wc4_4_csamrca.chr","evo":{"Area":49536,"Delay":"6772.57","Errors":30720,"Fit2":335485946.0,"Generation":24673,"Levels":28,"Max error":4,"Max error zr":0,"Nodes":312,"Sad":61440},"wclim":null,"epmax":32768.0,"circ_type":"mul8u"},"mul8u_JY7":{"UID":"JY7","bfe":14,"bfe%":87.5,"bw":8,"cells":142,"cfun":"mult8_cgp14ep_ep63078_wc1466_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":96.2493896484,"ep_neg%":67.6879882812,"ep_pos%":28.5614013672,"ep_zr%":0.0,"er":63078.0,"fpga_delay":9.938,"fpga_delay_logic":3.625,"fpga_delay_net":6.313,"fpga_lut":37,"fpga_power":0.606,"fpga_power_dynamic":0.279,"fpga_power_static":0.327,"fpga_slice":10,"lib":"cgp-approx14ep","mae":275.00232,"mae%":0.4196202393,"mae_zr":0.0,"mhd":4.7,"mhd%":29.375,"mre%":6.0921087072,"mse":126155.39062,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":363.707498,"pdk45_cells":128,"pdk45_delay":1.05,"pdk45_pdp":0.144795,"pdk45_pwr":0.1379,"pdk45_pwrdynamic%":98.8,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14ep_ep63078_wc1466_rcam.v","verilog_entity":"mult8_cgp14ep_ep63078_wc1466_rcam","wce":1466,"wce%":2.2369384766,"wce_neg":1466,"wce_pos":1208,"wce_zr":0,"wce_zr%":0.0,"wcre%":400.0,"wcre%_add":376.4705882353,"wcre%_max":400.0,"chr":"mult8_cgp14ep_ep63078_wc1466_rcam.chr","evo":{"Area":21248,"Delay":"4746.95","Errors":63078,"Fit2":100863094.0,"Generation":197298,"Levels":22,"Max error":1466,"Max error zr":0,"Nodes":142,"Sad":18022552},"wclim":null,"epmax":63078.0,"circ_type":"mul8u"},"mul8u_JZN":{"UID":"JZN","bfe":16,"bfe%":100.0,"bw":8,"cells":86,"cfun":"mult8_cgp14ep_ep64716_wc2341_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.7442016602,"ep_neg%":71.9116210938,"ep_pos%":26.8325805664,"ep_zr%":0.0,"er":64713.0,"fpga_delay":9.251,"fpga_delay_logic":3.386,"fpga_delay_net":5.866,"fpga_lut":26,"fpga_power":0.494,"fpga_power_dynamic":0.186,"fpga_power_static":0.308,"fpga_slice":7,"lib":"cgp-approx14ep","mae":584.31876,"mae%":0.8915996704,"mae_zr":0.0,"mhd":5.4,"mhd%":33.75,"mre%":14.3565331885,"mse":532980.03125,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":244.505298,"pdk45_cells":94,"pdk45_delay":1.0,"pdk45_pdp":0.088572,"pdk45_pwr":0.088572,"pdk45_pwrdynamic%":98.6,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14ep_ep64716_wc2341_rcam.v","verilog_entity":"mult8_cgp14ep_ep64716_wc2341_rcam","wce":2341,"wce%":3.5720825195,"wce_neg":2341,"wce_pos":2248,"wce_zr":0,"wce_zr%":0.0,"wcre%":125.0,"wcre%_add":124.7563352827,"wcre%_max":125.0,"chr":"mult8_cgp14ep_ep64716_wc2341_rcam.chr","evo":{"Area":13504,"Delay":"4265.56","Errors":64713,"Fit2":57602070.0,"Generation":685030,"Levels":19,"Max error":2341,"Max error zr":0,"Nodes":86,"Sad":38293914},"wclim":null,"epmax":64716.0,"circ_type":"mul8u"},"mul8u_K49":{"UID":"K49","bfe":14,"bfe%":87.5,"bw":8,"cells":141,"cfun":"mult8_cgp14ep_ep63897_wc1732_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":97.4853515625,"ep_neg%":63.1912231445,"ep_pos%":34.294128418,"ep_zr%":0.0,"er":63888.0,"fpga_delay":9.53,"fpga_delay_logic":3.571,"fpga_delay_net":5.959,"fpga_lut":36,"fpga_power":0.61,"fpga_power_dynamic":0.278,"fpga_power_static":0.332,"fpga_slice":10,"lib":"cgp-approx14ep","mae":325.33551,"mae%":0.4964225922,"mae_zr":0.0,"mhd":4.6,"mhd%":28.75,"mre%":8.7176410187,"mse":167889.0,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":309.268699,"pdk45_cells":108,"pdk45_delay":0.88,"pdk45_pdp":0.115016,"pdk45_pwr":0.1307,"pdk45_pwrdynamic%":98.9,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14ep_ep63897_wc1732_csamcsa.v","verilog_entity":"mult8_cgp14ep_ep63897_wc1732_csamcsa","wce":1732,"wce%":2.6428222656,"wce_neg":1732,"wce_pos":1600,"wce_zr":0,"wce_zr%":0.0,"wcre%":750.0,"wcre%_add":738.4615384615,"wcre%_max":750.0,"chr":"mult8_cgp14ep_ep63897_wc1732_csamcsa.chr","evo":{"Area":20992,"Delay":"3637.83","Errors":63888,"Fit2":76365308.0,"Generation":811041,"Levels":17,"Max error":1732,"Max error zr":0,"Nodes":141,"Sad":21321188},"wclim":null,"epmax":63897.0,"circ_type":"mul8u"},"mul8u_KL5":{"UID":"KL5","bfe":15,"bfe%":93.75,"bw":8,"cells":182,"cfun":"mult8_cgp14ep_ep65536_wc764_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.8128662109,"ep_neg%":50.0061035156,"ep_pos%":48.8067626953,"ep_zr%":0.0,"er":64758.0,"fpga_delay":9.312,"fpga_delay_logic":3.425,"fpga_delay_net":5.887,"fpga_lut":51,"fpga_power":0.849,"fpga_power_dynamic":0.48,"fpga_power_static":0.369,"fpga_slice":15,"lib":"cgp-approx14ep","mae":200.49429,"mae%":0.3059300079,"mae_zr":0.0,"mhd":4.9,"mhd%":30.625,"mre%":6.6662636026,"mse":61496.91992,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":385.764601,"pdk45_cells":115,"pdk45_delay":1.02,"pdk45_pdp":0.221136,"pdk45_pwr":0.2168,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc764_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep65536_wc764_wtmcsa","wce":764,"wce%":1.1657714844,"wce_neg":761,"wce_pos":764,"wce_zr":0,"wce_zr%":0.0,"wcre%":318.75,"wcre%_add":316.2790697674,"wcre%_max":318.75,"chr":"mult8_cgp14ep_ep65536_wc764_wtmcsa.chr","evo":{"Area":28320,"Delay":"4466.43","Errors":64758,"Fit2":126489316.0,"Generation":504648,"Levels":20,"Max error":764,"Max error zr":0,"Nodes":182,"Sad":13139594},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_KT3":{"UID":"KT3","bfe":16,"bfe%":100.0,"bw":8,"cells":112,"cfun":"mult8_cgp14ep_ep64716_wc1869_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.7442016602,"ep_neg%":76.9393920898,"ep_pos%":21.8048095703,"ep_zr%":0.0,"er":64713.0,"fpga_delay":9.133,"fpga_delay_logic":3.557,"fpga_delay_net":5.575,"fpga_lut":30,"fpga_power":0.526,"fpga_power_dynamic":0.219,"fpga_power_static":0.307,"fpga_slice":9,"lib":"cgp-approx14ep","mae":476.35416,"mae%":0.7268587646,"mae_zr":0.0,"mhd":5.3,"mhd%":33.125,"mre%":12.4786663679,"mse":338809.90625,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":271.724699,"pdk45_cells":96,"pdk45_delay":0.86,"pdk45_pdp":0.096492,"pdk45_pwr":0.1122,"pdk45_pwrdynamic%":98.9,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14ep_ep64716_wc1869_csamcsa.v","verilog_entity":"mult8_cgp14ep_ep64716_wc1869_csamcsa","wce":1869,"wce%":2.8518676758,"wce_neg":1869,"wce_pos":1813,"wce_zr":0,"wce_zr%":0.0,"wcre%":106.25,"wcre%_add":106.0428849903,"wcre%_max":106.25,"chr":"mult8_cgp14ep_ep64716_wc1869_csamcsa.chr","evo":{"Area":17088,"Delay":"3724.97","Errors":64713,"Fit2":63652361.0,"Generation":527812,"Levels":17,"Max error":1869,"Max error zr":0,"Nodes":112,"Sad":31218346},"wclim":null,"epmax":64716.0,"circ_type":"mul8u"},"mul8u_L42":{"UID":"L42","bfe":15,"bfe%":93.75,"bw":8,"cells":19,"cfun":"mult8_cgp14ep_ep65536_wc9953_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.1958618164,"ep_neg%":79.5227050781,"ep_pos%":19.6731567383,"ep_zr%":0.0,"er":65009.0,"fpga_delay":6.235,"fpga_delay_logic":3.064,"fpga_delay_net":3.172,"fpga_lut":5,"fpga_power":0.277,"fpga_power_dynamic":0.015,"fpga_power_static":0.262,"fpga_slice":2,"lib":"cgp-approx14ep","mae":2728.16757,"mae%":4.1628533478,"mae_zr":0.0,"mhd":6.2,"mhd%":38.75,"mre%":41.9257318425,"mse":11489870.25,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":47.8686,"pdk45_cells":18,"pdk45_delay":0.32,"pdk45_pdp":0.0042192,"pdk45_pwr":0.013185,"pdk45_pwrdynamic%":98.3,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc9953_rcam.v","verilog_entity":"mult8_cgp14ep_ep65536_wc9953_rcam","wce":9953,"wce%":15.1870727539,"wce_neg":9953,"wce_pos":8192,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.9875031242,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep65536_wc9953_rcam.chr","evo":{"Area":2912,"Delay":"1879.24","Errors":65009,"Fit2":5472357.0,"Generation":545452,"Levels":9,"Max error":9953,"Max error zr":0,"Nodes":19,"Sad":178793190},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_L8K":{"UID":"L8K","bfe":15,"bfe%":93.75,"bw":8,"cells":110,"cfun":"mult8_cgp14ep_ep65536_wc1860_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.0753173828,"ep_neg%":61.7034912109,"ep_pos%":37.3718261719,"ep_zr%":0.0,"er":64930.0,"fpga_delay":9.291,"fpga_delay_logic":3.324,"fpga_delay_net":5.967,"fpga_lut":26,"fpga_power":0.589,"fpga_power_dynamic":0.241,"fpga_power_static":0.348,"fpga_slice":8,"lib":"cgp-approx14ep","mae":383.20239,"mae%":0.5847204437,"mae_zr":0.0,"mhd":5.5,"mhd%":34.375,"mre%":11.0321806937,"mse":226943.61133,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":293.781798,"pdk45_cells":107,"pdk45_delay":0.85,"pdk45_pdp":0.109395,"pdk45_pwr":0.1287,"pdk45_pwrdynamic%":98.9,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc1860_csamcsa.v","verilog_entity":"mult8_cgp14ep_ep65536_wc1860_csamcsa","wce":1860,"wce%":2.8381347656,"wce_neg":1860,"wce_pos":1576,"wce_zr":0,"wce_zr%":0.0,"wcre%":107.03125,"wcre%_add":106.8226120858,"wcre%_max":107.03125,"chr":"mult8_cgp14ep_ep65536_wc1860_csamcsa.chr","evo":{"Area":16832,"Delay":"3815.92","Errors":64930,"Fit2":64229597.0,"Generation":719348,"Levels":17,"Max error":1860,"Max error zr":0,"Nodes":110,"Sad":25113552},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_LE7":{"UID":"LE7","bfe":16,"bfe%":100.0,"bw":8,"cells":115,"cfun":"mult8_cgp14ep_ep64716_wc1509_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.7182617188,"ep_neg%":57.5881958008,"ep_pos%":41.130065918,"ep_zr%":0.0,"er":64696.0,"fpga_delay":9.612,"fpga_delay_logic":3.53,"fpga_delay_net":6.082,"fpga_lut":38,"fpga_power":0.625,"fpga_power_dynamic":0.304,"fpga_power_static":0.321,"fpga_slice":11,"lib":"cgp-approx14ep","mae":358.37762,"mae%":0.5468408508,"mae_zr":0.0,"mhd":5.2,"mhd%":32.5,"mre%":10.3865608712,"mse":198817.21094,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":275.948401,"pdk45_cells":84,"pdk45_delay":1.06,"pdk45_pdp":0.135574,"pdk45_pwr":0.1279,"pdk45_pwrdynamic%":99.0,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep64716_wc1509_csamrca.v","verilog_entity":"mult8_cgp14ep_ep64716_wc1509_csamrca","wce":1509,"wce%":2.3025512695,"wce_neg":1509,"wce_pos":1508,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":298.8326848249,"wcre%_max":300.0,"chr":"mult8_cgp14ep_ep64716_wc1509_csamrca.chr","evo":{"Area":18176,"Delay":"4957.51","Errors":64696,"Fit2":90107688.0,"Generation":745095,"Levels":22,"Max error":1509,"Max error zr":0,"Nodes":115,"Sad":23486636},"wclim":null,"epmax":64716.0,"circ_type":"mul8u"},"mul8u_M3H":{"UID":"M3H","bfe":16,"bfe%":100.0,"bw":8,"cells":102,"cfun":"mult8_cgp14ep_ep65536_wc2756_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.0234375,"ep_neg%":61.9049072266,"ep_pos%":37.1185302734,"ep_zr%":0.0,"er":64896.0,"fpga_delay":8.951,"fpga_delay_logic":3.509,"fpga_delay_net":5.442,"fpga_lut":26,"fpga_power":0.51,"fpga_power_dynamic":0.2,"fpga_power_static":0.31,"fpga_slice":9,"lib":"cgp-approx14ep","mae":666.97598,"mae%":1.0177245789,"mae_zr":0.0,"mhd":5.5,"mhd%":34.375,"mre%":20.3098590263,"mse":686462.125,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":261.869398,"pdk45_cells":97,"pdk45_delay":0.8,"pdk45_pdp":0.08224,"pdk45_pwr":0.1028,"pdk45_pwrdynamic%":98.9,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc2756_csamcsa.v","verilog_entity":"mult8_cgp14ep_ep65536_wc2756_csamcsa","wce":2756,"wce%":4.2053222656,"wce_neg":2717,"wce_pos":2756,"wce_zr":0,"wce_zr%":0.0,"wcre%":7900.0,"wcre%_add":7435.2941176471,"wcre%_max":7900.0,"chr":"mult8_cgp14ep_ep65536_wc2756_csamcsa.chr","evo":{"Area":15616,"Delay":"3366.85","Errors":64896,"Fit2":52576658.0,"Generation":509956,"Levels":15,"Max error":2756,"Max error zr":0,"Nodes":102,"Sad":43710938},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_MD6":{"UID":"MD6","bfe":14,"bfe%":87.5,"bw":8,"cells":265,"cfun":"mult8_cgp14ep_ep32768_wc242_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":49.9267578125,"ep_neg%":42.4682617188,"ep_pos%":7.4584960938,"ep_zr%":0.0,"er":32720.0,"fpga_delay":10.522,"fpga_delay_logic":3.376,"fpga_delay_net":7.146,"fpga_lut":71,"fpga_power":1.161,"fpga_power_dynamic":0.757,"fpga_power_static":0.404,"fpga_slice":21,"lib":"cgp-approx14ep","mae":19.68506,"mae%":0.0300370178,"mae_zr":0.0,"mhd":1.6,"mhd%":10.0,"mre%":0.4328617064,"mse":1230.875,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":591.318002,"pdk45_cells":173,"pdk45_delay":1.16,"pdk45_pdp":0.386164,"pdk45_pwr":0.3329,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14ep_ep32768_wc242_wtmrca.v","verilog_entity":"mult8_cgp14ep_ep32768_wc242_wtmrca","wce":242,"wce%":0.3692626953,"wce_neg":242,"wce_pos":32,"wce_zr":0,"wce_zr%":0.0,"wcre%":44.4444444444,"wcre%_add":43.8356164384,"wcre%_max":44.4444444444,"chr":"mult8_cgp14ep_ep32768_wc242_wtmrca.chr","evo":{"Area":41312,"Delay":"6094.33","Errors":32720,"Fit2":251768903.0,"Generation":153029,"Levels":26,"Max error":242,"Max error zr":0,"Nodes":265,"Sad":1290080},"wclim":null,"epmax":32768.0,"circ_type":"mul8u"},"mul8u_MSU":{"UID":"MSU","bfe":15,"bfe%":93.75,"bw":8,"cells":287,"cfun":"mult8_cgp14ep_ep65536_wc54_5_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":93.6645507812,"ep_neg%":48.2421875,"ep_pos%":45.4223632812,"ep_zr%":0.0,"er":61384.0,"fpga_delay":10.757,"fpga_delay_logic":3.545,"fpga_delay_net":7.212,"fpga_lut":78,"fpga_power":1.26,"fpga_power_dynamic":0.866,"fpga_power_static":0.394,"fpga_slice":21,"lib":"cgp-approx14ep","mae":15.62769,"mae%":0.0238459625,"mae_zr":0.0,"mhd":3.1,"mhd%":19.375,"mre%":0.8981600484,"mse":385.5625,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":568.791608,"pdk45_cells":139,"pdk45_delay":1.49,"pdk45_pdp":0.520755,"pdk45_pwr":0.3495,"pdk45_pwrdynamic%":99.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14ep_ep65536_wc54_5_csamcsa.v","verilog_entity":"mult8_cgp14ep_ep65536_wc54_5_csamcsa","wce":54,"wce%":0.0823974609,"wce_neg":54,"wce_pos":54,"wce_zr":0,"wce_zr%":0.0,"wcre%":3100.0,"wcre%_add":1550.0,"wcre%_max":3100.0,"chr":"mult8_cgp14ep_ep65536_wc54_5_csamcsa.chr","evo":{"Area":44736,"Delay":"5981.01","Errors":61384,"Fit2":267566365.0,"Generation":657110,"Levels":26,"Max error":54,"Max error zr":0,"Nodes":286,"Sad":1024176},"wclim":null,"epmax":65536.0,"circ_type":"mul8u"},"mul8u_N1G":{"UID":"N1G","bfe":14,"bfe%":87.5,"bw":8,"cells":280,"cfun":"mult8_cgp14ep_ep49152_wc100_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":74.462890625,"ep_neg%":52.294921875,"ep_pos%":22.16796875,"ep_zr%":0.0,"er":48800.0,"fpga_delay":10.169,"fpga_delay_logic":3.456,"fpga_delay_net":6.712,"fpga_lut":76,"fpga_power":1.2,"fpga_power_dynamic":0.803,"fpga_power_static":0.397,"fpga_slice":21,"lib":"cgp-approx14ep","mae":22.17188,"mae%":0.033831604,"mae_zr":0.0,"mhd":2.3,"mhd%":14.375,"mre%":0.8577154703,"mse":985.75,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":577.239004,"pdk45_cells":157,"pdk45_delay":1.17,"pdk45_pdp":0.394173,"pdk45_pwr":0.3369,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep49152_wc100_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep49152_wc100_wtmcsa","wce":100,"wce%":0.1525878906,"wce_neg":100,"wce_pos":86,"wce_zr":0,"wce_zr%":0.0,"wcre%":200.0,"wcre%_add":193.9393939394,"wcre%_max":200.0,"chr":"mult8_cgp14ep_ep49152_wc100_wtmcsa.chr","evo":{"Area":43360,"Delay":"5147.06","Errors":48800,"Fit2":223176651.0,"Generation":540670,"Levels":22,"Max error":100,"Max error zr":0,"Nodes":280,"Sad":1453056},"wclim":null,"epmax":49152.0,"circ_type":"mul8u"},"mul8u_N8B":{"UID":"N8B","bfe":15,"bfe%":93.75,"bw":8,"cells":183,"cfun":"mult8_cgp14ep_ep63078_wc494_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":96.1761474609,"ep_neg%":60.9176635742,"ep_pos%":35.2584838867,"ep_zr%":0.0,"er":63030.0,"fpga_delay":10.038,"fpga_delay_logic":3.878,"fpga_delay_net":6.16,"fpga_lut":51,"fpga_power":0.841,"fpga_power_dynamic":0.496,"fpga_power_static":0.345,"fpga_slice":15,"lib":"cgp-approx14ep","mae":101.64816,"mae%":0.1551027832,"mae_zr":0.0,"mhd":4.1,"mhd%":25.625,"mre%":3.8398907066,"mse":16535.26172,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":439.2648,"pdk45_cells":140,"pdk45_delay":1.04,"pdk45_pdp":0.233584,"pdk45_pwr":0.2246,"pdk45_pwrdynamic%":99.0,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14ep_ep63078_wc494_wtmrca.v","verilog_entity":"mult8_cgp14ep_ep63078_wc494_wtmrca","wce":494,"wce%":0.7537841797,"wce_neg":473,"wce_pos":494,"wce_zr":0,"wce_zr%":0.0,"wcre%":140.0,"wcre%_add":139.1304347826,"wcre%_max":140.0,"chr":"mult8_cgp14ep_ep63078_wc494_wtmrca.chr","evo":{"Area":28608,"Delay":"5165.42","Errors":63030,"Fit2":147772389.0,"Generation":526494,"Levels":23,"Max error":494,"Max error zr":0,"Nodes":183,"Sad":6661614},"wclim":null,"epmax":63078.0,"circ_type":"mul8u"},"mul8u_NAB":{"UID":"NAB","bfe":16,"bfe%":100.0,"bw":8,"cells":283,"cfun":"mult8_cgp14ep_ep63078_wc33_2_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":92.6940917969,"ep_neg%":37.0971679688,"ep_pos%":55.5969238281,"ep_zr%":0.0,"er":60748.0,"fpga_delay":11.923,"fpga_delay_logic":3.787,"fpga_delay_net":8.136,"fpga_lut":70,"fpga_power":1.244,"fpga_power_dynamic":0.836,"fpga_power_static":0.408,"fpga_slice":18,"lib":"cgp-approx14ep","mae":9.10718,"mae%":0.0138964539,"mae_zr":0.0,"mhd":3.1,"mhd%":19.375,"mre%":0.4792971105,"mse":130.34375,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":601.642607,"pdk45_cells":153,"pdk45_delay":1.4,"pdk45_pdp":0.49574,"pdk45_pwr":0.3541,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep63078_wc33_2_csamrca.v","verilog_entity":"mult8_cgp14ep_ep63078_wc33_2_csamrca","wce":33,"wce%":0.0503540039,"wce_neg":33,"wce_pos":31,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":95.4545454545,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep63078_wc33_2_csamrca.chr","evo":{"Area":44608,"Delay":"6753.08","Errors":60748,"Fit2":301241592.0,"Generation":39017,"Levels":28,"Max error":33,"Max error zr":0,"Nodes":283,"Sad":596848},"wclim":null,"epmax":63078.0,"circ_type":"mul8u"},"mul8u_NRC":{"UID":"NRC","bfe":14,"bfe%":87.5,"bw":8,"cells":289,"cfun":"mult8_cgp14ep_ep26214_wc74_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":39.990234375,"ep_neg%":36.42578125,"ep_pos%":3.564453125,"ep_zr%":0.0,"er":26208.0,"fpga_delay":11.199,"fpga_delay_logic":3.485,"fpga_delay_net":7.713,"fpga_lut":75,"fpga_power":1.204,"fpga_power_dynamic":0.793,"fpga_power_static":0.411,"fpga_slice":21,"lib":"cgp-approx14ep","mae":7.13477,"mae%":0.010886795,"mae_zr":0.0,"mhd":1.4,"mhd%":8.75,"mre%":0.1981968377,"mse":182.375,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":664.998103,"pdk45_cells":194,"pdk45_delay":1.18,"pdk45_pdp":0.440376,"pdk45_pwr":0.3732,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14ep_ep26214_wc74_wtmrca.v","verilog_entity":"mult8_cgp14ep_ep26214_wc74_wtmrca","wce":74,"wce%":0.1129150391,"wce_neg":74,"wce_pos":16,"wce_zr":0,"wce_zr%":0.0,"wcre%":48.8888888889,"wcre%_add":47.8260869565,"wcre%_max":48.8888888889,"chr":"mult8_cgp14ep_ep26214_wc74_wtmrca.chr","evo":{"Area":45344,"Delay":"6316.03","Errors":26208,"Fit2":286394121.0,"Generation":27342,"Levels":27,"Max error":74,"Max error zr":0,"Nodes":289,"Sad":467584},"wclim":null,"epmax":26214.0,"circ_type":"mul8u"},"mul8u_P5U":{"UID":"P5U","bfe":15,"bfe%":93.75,"bw":8,"cells":275,"cfun":"mult8_cgp14ep_ep63078_wc84_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":93.2861328125,"ep_neg%":61.5966796875,"ep_pos%":31.689453125,"ep_zr%":0.0,"er":61136.0,"fpga_delay":10.132,"fpga_delay_logic":3.765,"fpga_delay_net":6.367,"fpga_lut":71,"fpga_power":1.14,"fpga_power_dynamic":0.743,"fpga_power_static":0.397,"fpga_slice":22,"lib":"cgp-approx14ep","mae":22.79932,"mae%":0.0347890015,"mae_zr":0.0,"mhd":3.2,"mhd%":20.0,"mre%":1.0388641375,"mse":845.82812,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":602.581202,"pdk45_cells":178,"pdk45_delay":1.17,"pdk45_pdp":0.393237,"pdk45_pwr":0.3361,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14ep_ep63078_wc84_wtmcla.v","verilog_entity":"mult8_cgp14ep_ep63078_wc84_wtmcla","wce":84,"wce%":0.1281738281,"wce_neg":81,"wce_pos":84,"wce_zr":0,"wce_zr%":0.0,"wcre%":700.0,"wcre%_add":560.0,"wcre%_max":700.0,"chr":"mult8_cgp14ep_ep63078_wc84_wtmcla.chr","evo":{"Area":42784,"Delay":"4791.85","Errors":61136,"Fit2":205014723.0,"Generation":624715,"Levels":23,"Max error":84,"Max error zr":0,"Nodes":275,"Sad":1494176},"wclim":null,"epmax":63078.0,"circ_type":"mul8u"},"mul8u_PVB":{"UID":"PVB","bfe":16,"bfe%":100.0,"bw":8,"cells":290,"cfun":"mult8_cgp14ep_ep62259_wc17_3_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":82.2265625,"ep_neg%":38.0859375,"ep_pos%":44.140625,"ep_zr%":0.0,"er":53888.0,"fpga_delay":11.962,"fpga_delay_logic":3.79,"fpga_delay_net":8.172,"fpga_lut":73,"fpga_power":1.283,"fpga_power_dynamic":0.874,"fpga_power_static":0.409,"fpga_slice":22,"lib":"cgp-approx14ep","mae":5.26172,"mae%":0.0080287476,"mae_zr":0.0,"mhd":2.3,"mhd%":14.375,"mre%":0.2938119964,"mse":46.375,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":615.252308,"pdk45_cells":154,"pdk45_delay":1.45,"pdk45_pdp":0.534325,"pdk45_pwr":0.3685,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14ep_ep62259_wc17_3_csamrca.v","verilog_entity":"mult8_cgp14ep_ep62259_wc17_3_csamrca","wce":17,"wce%":0.0259399414,"wce_neg":17,"wce_pos":15,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":93.75,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep62259_wc17_3_csamrca.chr","evo":{"Area":46144,"Delay":"6753.08","Errors":53888,"Fit2":311614329.0,"Generation":39014,"Levels":28,"Max error":17,"Max error zr":0,"Nodes":290,"Sad":344832},"wclim":null,"epmax":62259.0,"circ_type":"mul8u"},"mul8u_PXR":{"UID":"PXR","bfe":2,"bfe%":12.5,"bw":8,"cells":371,"cfun":"mult8_cgp14ep_ep63078_wc1_4_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":25.0,"ep_neg%":18.75,"ep_pos%":6.25,"ep_zr%":0.0,"er":16384.0,"fpga_delay":10.779,"fpga_delay_logic":3.504,"fpga_delay_net":7.275,"fpga_lut":101,"fpga_power":1.602,"fpga_power_dynamic":1.163,"fpga_power_static":0.439,"fpga_slice":27,"lib":"cgp-approx14ep","mae":0.25,"mae%":0.0003814697,"mae_zr":0.0,"mhd":0.3,"mhd%":1.875,"mre%":0.0178591404,"mse":0.25,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":846.6172,"pdk45_cells":266,"pdk45_delay":1.13,"pdk45_pdp":0.534942,"pdk45_pwr":0.4734,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14ep_ep63078_wc1_4_wtmcla.v","verilog_entity":"mult8_cgp14ep_ep63078_wc1_4_wtmcla","wce":1,"wce%":0.0015258789,"wce_neg":1,"wce_pos":1,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":50.0,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep63078_wc1_4_wtmcla.chr","evo":{"Area":57952,"Delay":"5075.62","Errors":16384,"Fit2":294142591.0,"Generation":56944,"Levels":23,"Max error":1,"Max error zr":0,"Nodes":371,"Sad":16384},"wclim":null,"epmax":63078.0,"circ_type":"mul8u"},"mul8u_QAN":{"UID":"QAN","bfe":14,"bfe%":87.5,"bw":8,"cells":198,"cfun":"mult8_cgp14ep_ep63897_wc486_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":97.4548339844,"ep_neg%":41.4367675781,"ep_pos%":56.0180664062,"ep_zr%":0.0,"er":63868.0,"fpga_delay":9.598,"fpga_delay_logic":3.454,"fpga_delay_net":6.144,"fpga_lut":58,"fpga_power":0.94,"fpga_power_dynamic":0.586,"fpga_power_static":0.354,"fpga_slice":16,"lib":"cgp-approx14ep","mae":127.9498,"mae%":0.1952359009,"mae_zr":0.0,"mhd":4.2,"mhd%":26.25,"mre%":5.1573116364,"mse":24899.2301,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":459.4447,"pdk45_cells":147,"pdk45_delay":1.03,"pdk45_pdp":0.247303,"pdk45_pwr":0.2401,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep63897_wc486_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep63897_wc486_wtmcsa","wce":486,"wce%":0.7415771484,"wce_neg":477,"wce_pos":486,"wce_zr":0,"wce_zr%":0.0,"wcre%":312.5,"wcre%_add":307.6923076923,"wcre%_max":312.5,"chr":"mult8_cgp14ep_ep63897_wc486_wtmcsa.chr","evo":{"Area":30464,"Delay":"4358.33","Errors":63868,"Fit2":132772241.0,"Generation":126382,"Levels":19,"Max error":486,"Max error zr":0,"Nodes":198,"Sad":8385318},"wclim":null,"epmax":63897.0,"circ_type":"mul8u"},"mul8u_QE0":{"UID":"QE0","bfe":14,"bfe%":87.5,"bw":8,"cells":82,"cfun":"mult8_cgp14ep_ep63078_wc9826_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":96.223449707,"ep_neg%":88.8488769531,"ep_pos%":7.3745727539,"ep_zr%":0.0,"er":63061.0,"fpga_delay":6.886,"fpga_delay_logic":3.138,"fpga_delay_net":3.748,"fpga_lut":19,"fpga_power":0.364,"fpga_power_dynamic":0.071,"fpga_power_static":0.293,"fpga_slice":6,"lib":"cgp-approx14ep","mae":1638.44641,"mae%":2.500070816,"mae_zr":0.0,"mhd":5.8,"mhd%":36.25,"mre%":15.5882616062,"mse":5481229.75,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":182.557697,"pdk45_cells":73,"pdk45_delay":0.46,"pdk45_pdp":0.0213762,"pdk45_pwr":0.04647,"pdk45_pwrdynamic%":98.2,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14ep_ep63078_wc9826_rcam.v","verilog_entity":"mult8_cgp14ep_ep63078_wc9826_rcam","wce":9826,"wce%":14.9932861328,"wce_neg":9826,"wce_pos":6144,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.9346832136,"wcre%_max":100.0,"chr":"mult8_cgp14ep_ep63078_wc9826_rcam.chr","evo":{"Area":10976,"Delay":"1798.01","Errors":63061,"Fit2":19734906.0,"Generation":83914,"Levels":9,"Max error":9826,"Max error zr":0,"Nodes":82,"Sad":107377224},"wclim":null,"epmax":63078.0,"circ_type":"mul8u"},"mul8u_QM8":{"UID":"QM8","bfe":15,"bfe%":93.75,"bw":8,"cells":157,"cfun":"mult8_cgp14ep_ep64716_wc918_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.6541748047,"ep_neg%":56.071472168,"ep_pos%":42.5827026367,"ep_zr%":0.0,"er":64654.0,"fpga_delay":9.29,"fpga_delay_logic":3.313,"fpga_delay_net":5.977,"fpga_lut":42,"fpga_power":0.719,"fpga_power_dynamic":0.372,"fpga_power_static":0.347,"fpga_slice":12,"lib":"cgp-approx14ep","mae":218.27481,"mae%":0.3330609283,"mae_zr":0.0,"mhd":4.9,"mhd%":30.625,"mre%":7.1008816789,"mse":74379.1709,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":376.378598,"pdk45_cells":130,"pdk45_delay":0.93,"pdk45_pdp":0.166005,"pdk45_pwr":0.1785,"pdk45_pwrdynamic%":99.0,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep64716_wc918_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep64716_wc918_wtmcsa","wce":918,"wce%":1.4007568359,"wce_neg":911,"wce_pos":918,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":297.6744186047,"wcre%_max":300.0,"chr":"mult8_cgp14ep_ep64716_wc918_wtmcsa.chr","evo":{"Area":24128,"Delay":"4348.19","Errors":64654,"Fit2":104913068.0,"Generation":481438,"Levels":18,"Max error":918,"Max error zr":0,"Nodes":157,"Sad":14304858},"wclim":null,"epmax":64716.0,"circ_type":"mul8u"},"mul8u_R5R":{"UID":"R5R","bfe":14,"bfe%":87.5,"bw":8,"cells":58,"cfun":"mult8_cgp14ep_ep64716_wc13440_2_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.7457275391,"ep_neg%":77.5024414062,"ep_pos%":21.2432861328,"ep_zr%":0.0,"er":64714.0,"fpga_delay":6.919,"fpga_delay_logic":3.303,"fpga_delay_net":3.616,"fpga_lut":13,"fpga_power":0.34,"fpga_power_dynamic":0.047,"fpga_power_static":0.293,"fpga_slice":4,"lib":"cgp-approx14ep","mae":2212.72797,"mae%":3.3763549347,"mae_zr":0.0,"mhd":5.9,"mhd%":36.875,"mre%":28.5463886984,"mse":10345295.875,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":132.342597,"pdk45_cells":57,"pdk45_delay":0.3,"pdk45_pdp":0.0091143,"pdk45_pwr":0.030381,"pdk45_pwrdynamic%":98.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep64716_wc13440_2_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep64716_wc13440_2_wtmcsa","wce":13440,"wce%":20.5078125,"wce_neg":11938,"wce_pos":13440,"wce_zr":0,"wce_zr%":0.0,"wcre%":8000.0,"wcre%_add":7529.4117647059,"wcre%_max":8000.0,"chr":"mult8_cgp14ep_ep64716_wc13440_2_wtmcsa.chr","evo":{"Area":7648,"Delay":"1163.71","Errors":64714,"Fit2":8900057.0,"Generation":778719,"Levels":7,"Max error":13440,"Max error zr":0,"Nodes":58,"Sad":145013340},"wclim":null,"epmax":64716.0,"circ_type":"mul8u"},"mul8u_RM0":{"UID":"RM0","bfe":15,"bfe%":93.75,"bw":8,"cells":247,"cfun":"mult8_cgp14ep_ep63897_wc205_3_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":97.3892211914,"ep_neg%":53.0883789062,"ep_pos%":44.3008422852,"ep_zr%":0.0,"er":63825.0,"fpga_delay":10.085,"fpga_delay_logic":3.46,"fpga_delay_net":6.625,"fpga_lut":68,"fpga_power":1.109,"fpga_power_dynamic":0.727,"fpga_power_static":0.382,"fpga_slice":20,"lib":"cgp-approx14ep","mae":48.15643,"mae%":0.0734808807,"mae_zr":0.0,"mhd":3.9,"mhd%":24.375,"mre%":1.9660007424,"mse":3722.72656,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":513.883503,"pdk45_cells":144,"pdk45_delay":1.15,"pdk45_pdp":0.34408,"pdk45_pwr":0.2992,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep63897_wc205_3_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep63897_wc205_3_wtmcsa","wce":205,"wce%":0.3128051758,"wce_neg":205,"wce_pos":202,"wce_zr":0,"wce_zr%":0.0,"wcre%":300.0,"wcre%_add":282.3529411765,"wcre%_max":300.0,"chr":"mult8_cgp14ep_ep63897_wc205_3_wtmcsa.chr","evo":{"Area":38368,"Delay":"5076.67","Errors":63825,"Fit2":194781783.0,"Generation":638971,"Levels":23,"Max error":205,"Max error zr":0,"Nodes":247,"Sad":3155980},"wclim":null,"epmax":63897.0,"circ_type":"mul8u"},"mul8u_RVU":{"UID":"RVU","bfe":15,"bfe%":93.75,"bw":8,"cells":163,"cfun":"mult8_cgp14ep_ep63897_wc1201_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":97.4624633789,"ep_neg%":64.0045166016,"ep_pos%":33.4579467773,"ep_zr%":0.0,"er":63873.0,"fpga_delay":9.435,"fpga_delay_logic":3.723,"fpga_delay_net":5.711,"fpga_lut":42,"fpga_power":0.717,"fpga_power_dynamic":0.386,"fpga_power_static":0.331,"fpga_slice":12,"lib":"cgp-approx14ep","mae":250.34283,"mae%":0.3819928436,"mae_zr":0.0,"mhd":5.0,"mhd%":31.25,"mre%":6.9715088606,"mse":100187.59375,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":376.378599,"pdk45_cells":127,"pdk45_delay":0.9,"pdk45_pdp":0.16029,"pdk45_pwr":0.1781,"pdk45_pwrdynamic%":99.0,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep63897_wc1201_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep63897_wc1201_wtmcsa","wce":1201,"wce%":1.8325805664,"wce_neg":1201,"wce_pos":1066,"wce_zr":0,"wce_zr%":0.0,"wcre%":325.0,"wcre%_add":322.480620155,"wcre%_max":325.0,"chr":"mult8_cgp14ep_ep63897_wc1201_wtmcsa.chr","evo":{"Area":24960,"Delay":"4330.47","Errors":63873,"Fit2":108088475.0,"Generation":781012,"Levels":19,"Max error":1201,"Max error zr":0,"Nodes":163,"Sad":16406468},"wclim":null,"epmax":63897.0,"circ_type":"mul8u"},"mul8u_S4B":{"UID":"S4B","bfe":15,"bfe%":93.75,"bw":8,"cells":179,"cfun":"mult8_cgp14ep_ep62259_wc1502_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":94.9951171875,"ep_neg%":67.3477172852,"ep_pos%":27.6473999023,"ep_zr%":0.0,"er":62256.0,"fpga_delay":9.334,"fpga_delay_logic":3.446,"fpga_delay_net":5.888,"fpga_lut":46,"fpga_power":0.713,"fpga_power_dynamic":0.367,"fpga_power_static":0.346,"fpga_slice":14,"lib":"cgp-approx14ep","mae":272.13434,"mae%":0.4152440491,"mae_zr":0.0,"mhd":4.2,"mhd%":26.25,"mre%":5.1666179495,"mse":132160.0625,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":407.821698,"pdk45_cells":140,"pdk45_delay":0.91,"pdk45_pdp":0.162253,"pdk45_pwr":0.1783,"pdk45_pwrdynamic%":98.9,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14ep_ep62259_wc1502_wtmcla.v","verilog_entity":"mult8_cgp14ep_ep62259_wc1502_wtmcla","wce":1502,"wce%":2.2918701172,"wce_neg":1502,"wce_pos":1456,"wce_zr":0,"wce_zr%":0.0,"wcre%":800.0,"wcre%_add":640.0,"wcre%_max":800.0,"chr":"mult8_cgp14ep_ep62259_wc1502_wtmcla.chr","evo":{"Area":26848,"Delay":"4145.46","Errors":62256,"Fit2":111297269.0,"Generation":603497,"Levels":19,"Max error":1502,"Max error zr":0,"Nodes":179,"Sad":17834596},"wclim":null,"epmax":62259.0,"circ_type":"mul8u"},"mul8u_SAF":{"UID":"SAF","bfe":14,"bfe%":87.5,"bw":8,"cells":254,"cfun":"mult8_cgp14ep_ep55705_wc102_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":84.814453125,"ep_neg%":47.4609375,"ep_pos%":37.353515625,"ep_zr%":0.0,"er":55584.0,"fpga_delay":10.302,"fpga_delay_logic":3.378,"fpga_delay_net":6.924,"fpga_lut":69,"fpga_power":1.129,"fpga_power_dynamic":0.735,"fpga_power_static":0.394,"fpga_slice":22,"lib":"cgp-approx14ep","mae":25.32617,"mae%":0.0386446686,"mae_zr":0.0,"mhd":2.7,"mhd%":16.875,"mre%":1.5620364764,"mse":1114.5,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":562.690704,"pdk45_cells":153,"pdk45_delay":1.12,"pdk45_pdp":0.37296,"pdk45_pwr":0.333,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14ep_ep55705_wc102_wtmrca.v","verilog_entity":"mult8_cgp14ep_ep55705_wc102_wtmrca","wce":102,"wce%":0.1556396484,"wce_neg":94,"wce_pos":102,"wce_zr":0,"wce_zr%":0.0,"wcre%":6400.0,"wcre%_add":3200.0,"wcre%_max":6400.0,"chr":"mult8_cgp14ep_ep55705_wc102_wtmrca.chr","evo":{"Area":40192,"Delay":"6094.41","Errors":55584,"Fit2":244946552.0,"Generation":649951,"Levels":26,"Max error":102,"Max error zr":0,"Nodes":254,"Sad":1659776},"wclim":null,"epmax":55705.0,"circ_type":"mul8u"},"mul8u_SEH":{"UID":"SEH","bfe":13,"bfe%":81.25,"bw":8,"cells":297,"cfun":"mult8_cgp14ep_ep26214_wc146_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":39.94140625,"ep_neg%":39.94140625,"ep_pos%":0.0,"ep_zr%":0.0,"er":26176.0,"fpga_delay":10.106,"fpga_delay_logic":3.325,"fpga_delay_net":6.781,"fpga_lut":77,"fpga_power":1.202,"fpga_power_dynamic":0.789,"fpga_power_static":0.413,"fpga_slice":21,"lib":"cgp-approx14ep","mae":13.23438,"mae%":0.0201940613,"mae_zr":0.0,"mhd":1.4,"mhd%":8.75,"mre%":0.3255905217,"mse":706.0625,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":612.436505,"pdk45_cells":168,"pdk45_delay":1.16,"pdk45_pdp":0.411104,"pdk45_pwr":0.3544,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14ep_ep26214_wc146_wtmcsa.v","verilog_entity":"mult8_cgp14ep_ep26214_wc146_wtmcsa","wce":146,"wce%":0.2227783203,"wce_neg":146,"wce_pos":0,"wce_zr":0,"wce_zr%":0.0,"wcre%":57.7777777778,"wcre%_add":57.1428571429,"wcre%_max":57.7777777778,"chr":"mult8_cgp14ep_ep26214_wc146_wtmcsa.chr","evo":{"Area":45920,"Delay":"5368.74","Errors":26176,"Fit2":246532641.0,"Generation":413551,"Levels":23,"Max error":146,"Max error zr":0,"Nodes":297,"Sad":867328},"wclim":null,"epmax":26214.0,"circ_type":"mul8u"},"mul8u_UAZ":{"UID":"UAZ","bfe":16,"bfe%":100.0,"bw":8,"cells":156,"cfun":"mult8_cgp14rewc_400495_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.8571166992,"ep_neg%":62.1429443359,"ep_pos%":36.7141723633,"ep_zr%":0.0,"er":64787.0,"fpga_delay":9.772,"fpga_delay_logic":3.377,"fpga_delay_net":6.395,"fpga_lut":41,"fpga_power":0.747,"fpga_power_dynamic":0.393,"fpga_power_static":0.354,"fpga_slice":13,"lib":"cgp-approx14rewc","mae":177.17252,"mae%":0.270343811,"mae_zr":0.0,"mhd":4.9,"mhd%":30.625,"mre%":5.8414544714,"mse":48441.34979,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":396.0892,"pdk45_cells":129,"pdk45_delay":1.12,"pdk45_pdp":0.204624,"pdk45_pwr":0.1827,"pdk45_pwrdynamic%":99.0,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14rewc_400495_csamrca.v","verilog_entity":"mult8_cgp14rewc_400495_csamrca","wce":752,"wce%":1.1474609375,"wce_neg":752,"wce_pos":681,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.7854077253,"wcre%_max":100.0,"chr":"mult8_cgp14rewc_400495_csamrca.chr","evo":{"Area":24672,"Delay":5650.77,"Errors":64787,"Fit2":139415834,"Generation":676604,"Levels":24,"Max error":752,"Max error zr":0,"Max rel error":1,"Nodes":156,"Sad":11611178},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_VEJ":{"UID":"VEJ","bfe":13,"bfe%":81.25,"bw":8,"cells":200,"cfun":"mult8_cgp14rewc_179016_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":90.934753418,"ep_neg%":55.9707641602,"ep_pos%":34.9639892578,"ep_zr%":0.0,"er":59595.0,"fpga_delay":9.231,"fpga_delay_logic":3.57,"fpga_delay_net":5.661,"fpga_lut":47,"fpga_power":0.631,"fpga_power_dynamic":0.302,"fpga_power_static":0.329,"fpga_slice":12,"lib":"cgp-approx14rewc","mae":337.92584,"mae%":0.5156339111,"mae_zr":0.0,"mhd":3.7,"mhd%":23.125,"mre%":5.8063610953,"mse":196008.35938,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":436.448994,"pdk45_cells":163,"pdk45_delay":0.82,"pdk45_pdp":0.133578,"pdk45_pwr":0.1629,"pdk45_pwrdynamic%":98.8,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14rewc_179016_wtmcsa.v","verilog_entity":"mult8_cgp14rewc_179016_wtmcsa","wce":1962,"wce%":2.9937744141,"wce_neg":1962,"wce_pos":1472,"wce_zr":0,"wce_zr%":0.0,"wcre%":90.0,"wcre%_add":89.8595943838,"wcre%_max":90.0,"chr":"mult8_cgp14rewc_179016_wtmcsa.chr","evo":{"Area":28416,"Delay":3930.05,"Errors":59595,"Fit2":111676198,"Generation":121016,"Levels":18,"Max error":1962,"Max error zr":0,"Max rel error":0.9,"Nodes":200,"Sad":22146308},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_VVM":{"UID":"VVM","bfe":14,"bfe%":87.5,"bw":8,"cells":280,"cfun":"mult8_cgp14rewc_277790_wtmcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":68.4936523438,"ep_neg%":52.6580810547,"ep_pos%":15.8355712891,"ep_zr%":0.0,"er":44888.0,"fpga_delay":10.312,"fpga_delay_logic":3.587,"fpga_delay_net":6.725,"fpga_lut":72,"fpga_power":1.042,"fpga_power_dynamic":0.66,"fpga_power_static":0.382,"fpga_slice":20,"lib":"cgp-approx14rewc","mae":44.95386,"mae%":0.0685941467,"mae_zr":0.0,"mhd":2.4,"mhd%":15.0,"mre%":0.9487453228,"mse":4371.9375,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":565.506501,"pdk45_cells":169,"pdk45_delay":1.01,"pdk45_pdp":0.30199,"pdk45_pwr":0.299,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_csa","verified":"all","verilog":"mult8_cgp14rewc_277790_wtmcsa.v","verilog_entity":"mult8_cgp14rewc_277790_wtmcsa","wce":282,"wce%":0.4302978516,"wce_neg":282,"wce_pos":256,"wce_zr":0,"wce_zr%":0.0,"wcre%":96.9696969697,"wcre%_add":96.2406015038,"wcre%_max":96.9696969697,"chr":"mult8_cgp14rewc_277790_wtmcsa.chr","evo":{"Area":42560,"Delay":4737.72,"Errors":44888,"Fit2":201637538,"Generation":62664,"Levels":22,"Max error":282,"Max error zr":0,"Max rel error":0.969697,"Nodes":283,"Sad":2946096},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_VXP":{"UID":"VXP","bfe":0,"bfe%":0.0,"bw":8,"cells":319,"cfun":"mult8_cgp14rewc_9644_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":0.0,"ep_neg%":0.0,"ep_pos%":0.0,"ep_zr%":0.0,"er":0.0,"fpga_delay":11.056,"fpga_delay_logic":3.656,"fpga_delay_net":7.4,"fpga_lut":79,"fpga_power":1.329,"fpga_power_dynamic":0.899,"fpga_power_static":0.43,"fpga_slice":21,"lib":"cgp-approx14rewc","mae":0.0,"mae%":0.0,"mae_zr":0.0,"mhd":0.0,"mhd%":0.0,"mre%":0.0,"mse":0.0,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":694.564008,"pdk45_cells":178,"pdk45_delay":1.42,"pdk45_pdp":0.563314,"pdk45_pwr":0.3967,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14rewc_9644_csamrca.v","verilog_entity":"mult8_cgp14rewc_9644_csamrca","wce":0,"wce%":0.0,"wce_neg":0,"wce_pos":0,"wce_zr":0,"wce_zr%":0.0,"wcre%":0.0,"wcre%_add":0.0,"wcre%_max":0.0,"chr":"mult8_cgp14rewc_9644_csamrca.chr","evo":{"Area":50816,"Delay":6772.57,"Errors":0,"Fit2":344154833,"Generation":61398,"Levels":28,"Max error":0,"Max error zr":0,"Max rel error":0,"Nodes":319,"Sad":0},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_VZK":{"UID":"VZK","bfe":13,"bfe%":81.25,"bw":8,"cells":183,"cfun":"mult8_cgp14rewc_128082_rcam","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":86.5814208984,"ep_neg%":60.7437133789,"ep_pos%":25.8377075195,"ep_zr%":0.0,"er":56742.0,"fpga_delay":9.847,"fpga_delay_logic":3.693,"fpga_delay_net":6.154,"fpga_lut":45,"fpga_power":0.628,"fpga_power_dynamic":0.3,"fpga_power_static":0.328,"fpga_slice":12,"lib":"cgp-approx14rewc","mae":276.82404,"mae%":0.4223999634,"mae_zr":0.0,"mhd":3.9,"mhd%":24.375,"mre%":3.863293552,"mse":136823.85156,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":405.005898,"pdk45_cells":139,"pdk45_delay":1.19,"pdk45_pdp":0.175287,"pdk45_pwr":0.1473,"pdk45_pwrdynamic%":98.7,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"rcam","verified":"all","verilog":"mult8_cgp14rewc_128082_rcam.v","verilog_entity":"mult8_cgp14rewc_128082_rcam","wce":1408,"wce%":2.1484375,"wce_neg":1358,"wce_pos":1408,"wce_zr":0,"wce_zr%":0.0,"wcre%":66.6666666667,"wcre%_add":64.0,"wcre%_max":66.6666666667,"chr":"mult8_cgp14rewc_128082_rcam.chr","evo":{"Area":26144,"Delay":4778.62,"Errors":56742,"Fit2":124932320,"Generation":172495,"Levels":21,"Max error":1408,"Max error zr":0,"Max rel error":0.666667,"Nodes":183,"Sad":18141940},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_XC6":{"UID":"XC6","bfe":15,"bfe%":93.75,"bw":8,"cells":169,"cfun":"mult8_cgp14rewc_658068_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":98.583984375,"ep_neg%":49.8611450195,"ep_pos%":48.7228393555,"ep_zr%":0.0,"er":64608.0,"fpga_delay":9.462,"fpga_delay_logic":3.309,"fpga_delay_net":6.153,"fpga_lut":49,"fpga_power":0.774,"fpga_power_dynamic":0.442,"fpga_power_static":0.332,"fpga_slice":13,"lib":"cgp-approx14rewc","mae":184.34399,"mae%":0.2812866058,"mae_zr":0.0,"mhd":4.6,"mhd%":28.75,"mre%":5.6457267464,"mse":53048.78125,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":408.290999,"pdk45_cells":133,"pdk45_delay":0.94,"pdk45_pdp":0.190256,"pdk45_pwr":0.2024,"pdk45_pwrdynamic%":99.0,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14rewc_658068_wtmcla.v","verilog_entity":"mult8_cgp14rewc_658068_wtmcla","wce":756,"wce%":1.1535644531,"wce_neg":751,"wce_pos":756,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.7402597403,"wcre%_max":100.0,"chr":"mult8_cgp14rewc_658068_wtmcla.chr","evo":{"Area":26240,"Delay":4043.13,"Errors":64608,"Fit2":106091805,"Generation":644065,"Levels":19,"Max error":756,"Max error zr":0,"Max rel error":1,"Nodes":169,"Sad":12081168},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_XLV":{"UID":"XLV","bfe":14,"bfe%":87.5,"bw":8,"cells":276,"cfun":"mult8_cgp14rewc_2593_wtmrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":58.642578125,"ep_neg%":36.9384765625,"ep_pos%":21.7041015625,"ep_zr%":0.0,"er":38432.0,"fpga_delay":11.254,"fpga_delay_logic":3.508,"fpga_delay_net":7.746,"fpga_lut":74,"fpga_power":1.142,"fpga_power_dynamic":0.749,"fpga_power_static":0.393,"fpga_slice":21,"lib":"cgp-approx14rewc","mae":16.58594,"mae%":0.025308136,"mae_zr":0.0,"mhd":1.8,"mhd%":11.25,"mre%":0.4056946446,"mse":651.59375,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":603.519803,"pdk45_cells":173,"pdk45_delay":1.2,"pdk45_pdp":0.41124,"pdk45_pwr":0.3427,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_rca","verified":"all","verilog":"mult8_cgp14rewc_2593_wtmrca.v","verilog_entity":"mult8_cgp14rewc_2593_wtmrca","wce":106,"wce%":0.1617431641,"wce_neg":106,"wce_pos":100,"wce_zr":0,"wce_zr%":0.0,"wcre%":41.4746543779,"wcre%_add":41.2844036697,"wcre%_max":41.4746543779,"chr":"mult8_cgp14rewc_2593_wtmrca.chr","evo":{"Area":43040,"Delay":6139.5,"Errors":38432,"Fit2":264244164,"Generation":153578,"Levels":26,"Max error":106,"Max error zr":0,"Max rel error":0.414747,"Nodes":277,"Sad":1086976},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_XNR":{"UID":"XNR","bfe":13,"bfe%":81.25,"bw":8,"cells":176,"cfun":"mult8_cgp14rewc_354732_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":87.9608154297,"ep_neg%":69.921875,"ep_pos%":18.0389404297,"ep_zr%":0.0,"er":57646.0,"fpga_delay":8.499,"fpga_delay_logic":3.383,"fpga_delay_net":5.116,"fpga_lut":44,"fpga_power":0.539,"fpga_power_dynamic":0.227,"fpga_power_static":0.312,"fpga_slice":13,"lib":"cgp-approx14rewc","mae":656.20728,"mae%":1.0012928467,"mae_zr":0.0,"mhd":4.4,"mhd%":27.5,"mre%":6.890372421,"mse":884602.22656,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":375.439993,"pdk45_cells":143,"pdk45_delay":0.73,"pdk45_pdp":0.0876,"pdk45_pwr":0.12,"pdk45_pwrdynamic%":98.5,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14rewc_354732_csamcsa.v","verilog_entity":"mult8_cgp14rewc_354732_csamcsa","wce":4418,"wce%":6.7413330078,"wce_neg":4418,"wce_pos":4096,"wce_zr":0,"wce_zr%":0.0,"wcre%":72.0,"wcre%_add":71.6814159292,"wcre%_max":72.0,"chr":"mult8_cgp14rewc_354732_csamcsa.chr","evo":{"Area":24352,"Delay":3525.17,"Errors":57646,"Fit2":85844902,"Generation":8509,"Levels":15,"Max error":4418,"Max error zr":0,"Max rel error":0.72,"Nodes":176,"Sad":43005200},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_Y99":{"UID":"Y99","bfe":15,"bfe%":93.75,"bw":8,"cells":97,"cfun":"mult8_cgp14rewc_133556_csamrca","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":99.0753173828,"ep_neg%":58.4991455078,"ep_pos%":40.576171875,"ep_zr%":0.0,"er":64930.0,"fpga_delay":8.768,"fpga_delay_logic":3.566,"fpga_delay_net":5.203,"fpga_lut":28,"fpga_power":0.541,"fpga_power_dynamic":0.205,"fpga_power_static":0.336,"fpga_slice":10,"lib":"cgp-approx14rewc","mae":379.72861,"mae%":0.5794198761,"mae_zr":0.0,"mhd":5.4,"mhd%":33.75,"mre%":11.0560341485,"mse":222637.25,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":269.378198,"pdk45_cells":96,"pdk45_delay":0.96,"pdk45_pdp":0.11424,"pdk45_pwr":0.119,"pdk45_pwrdynamic%":98.9,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_rca","verified":"all","verilog":"mult8_cgp14rewc_133556_csamrca.v","verilog_entity":"mult8_cgp14rewc_133556_csamrca","wce":1699,"wce%":2.5924682617,"wce_neg":1699,"wce_pos":1671,"wce_zr":0,"wce_zr%":0.0,"wcre%":100.0,"wcre%_add":99.896049896,"wcre%_max":100.0,"chr":"mult8_cgp14rewc_133556_csamrca.chr","evo":{"Area":15200,"Delay":4528.46,"Errors":64930,"Fit2":68832561,"Generation":97881,"Levels":19,"Max error":1699,"Max error zr":0,"Max rel error":1,"Nodes":97,"Sad":24885894},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_YLK":{"UID":"YLK","bfe":13,"bfe%":81.25,"bw":8,"cells":265,"cfun":"mult8_cgp14rewc_307067_wtmcla","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":72.8149414062,"ep_neg%":35.64453125,"ep_pos%":37.1704101562,"ep_zr%":0.0,"er":47720.0,"fpga_delay":9.766,"fpga_delay_logic":3.583,"fpga_delay_net":6.183,"fpga_lut":69,"fpga_power":1.002,"fpga_power_dynamic":0.626,"fpga_power_static":0.376,"fpga_slice":18,"lib":"cgp-approx14rewc","mae":51.42505,"mae%":0.078468399,"mae_zr":0.0,"mhd":2.3,"mhd%":14.375,"mre%":1.0164470178,"mse":5361.45312,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":575.361799,"pdk45_cells":180,"pdk45_delay":1.02,"pdk45_pdp":0.295188,"pdk45_pwr":0.2894,"pdk45_pwrdynamic%":99.1,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"wtm_cla","verified":"all","verilog":"mult8_cgp14rewc_307067_wtmcla.v","verilog_entity":"mult8_cgp14rewc_307067_wtmcla","wce":292,"wce%":0.4455566406,"wce_neg":292,"wce_pos":288,"wce_zr":0,"wce_zr%":0.0,"wcre%":43.5555555556,"wcre%_add":43.3628318584,"wcre%_max":43.5555555556,"chr":"mult8_cgp14rewc_307067_wtmcla.chr","evo":{"Area":39968,"Delay":4608.26,"Errors":47720,"Fit2":184183023,"Generation":579039,"Levels":20,"Max error":292,"Max error zr":0,"Max rel error":0.435556,"Nodes":265,"Sad":3370192},"wclim":null,"epmax":null,"circ_type":"mul8u"},"mul8u_ZTR":{"UID":"ZTR","bfe":13,"bfe%":81.25,"bw":8,"cells":163,"cfun":"mult8_cgp14rewc_354758_csamcsa","chromozome":null,"cite":["V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, \"EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods\". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919\/DATE.2017.7926993"],"ep%":88.362121582,"ep_neg%":74.7467041016,"ep_pos%":13.6154174805,"ep_zr%":0.0,"er":57909.0,"fpga_delay":7.918,"fpga_delay_logic":3.352,"fpga_delay_net":4.566,"fpga_lut":41,"fpga_power":0.505,"fpga_power_dynamic":0.194,"fpga_power_static":0.311,"fpga_slice":12,"lib":"cgp-approx14rewc","mae":803.76691,"mae%":1.2264509735,"mae_zr":0.0,"mhd":4.5,"mhd%":28.125,"mre%":7.6523920224,"mse":1328671.4140600001,"osu180_area":null,"osu180_cells":null,"osu180_delay":null,"osu180_pdp":null,"osu180_pwr":null,"osu180_pwrdynamic%":null,"pdk45_area":353.382894,"pdk45_cells":136,"pdk45_delay":0.67,"pdk45_pdp":0.069546,"pdk45_pwr":0.1038,"pdk45_pwrdynamic%":98.5,"saed32_area":null,"saed32_cells":null,"saed32_delay":null,"saed32_pdp":null,"saed32_pwr":null,"saed32_pwrdynamic%":null,"seed":"csam_csa","verified":"all","verilog":"mult8_cgp14rewc_354758_csamcsa.v","verilog_entity":"mult8_cgp14rewc_354758_csamcsa","wce":4458,"wce%":6.8023681641,"wce_neg":4458,"wce_pos":4448,"wce_zr":0,"wce_zr%":0.0,"wcre%":72.0,"wcre%_add":71.6814159292,"wcre%_max":72.0,"chr":"mult8_cgp14rewc_354758_csamcsa.chr","evo":{"Area":22208,"Delay":3052.69,"Errors":57909,"Fit2":67794170,"Generation":12602,"Levels":13,"Max error":4458,"Max error zr":0,"Max rel error":0.72,"Nodes":163,"Sad":52675668},"wclim":null,"epmax":null,"circ_type":"mul8u"}}