
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.57

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bready$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.22    0.82    0.55    0.75 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.82    0.00    0.75 ^ bready$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.75   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bready$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.34    0.34   library removal time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)


Startpoint: write_done_r$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: write_done_r$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.03    0.10    0.39    0.39 v write_done_r$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net274 (net)
                  0.10    0.00    0.39 v _402_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.07    0.47 ^ _402_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _201_ (net)
                  0.08    0.00    0.47 ^ _404_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.05    0.05    0.51 v _404_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _136_ (net)
                  0.05    0.00    0.51 v write_done_r$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.51   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: awaddr[22]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.22    0.82    0.55    0.75 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.82    0.00    0.75 ^ awaddr[22]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.75   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ awaddr[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.20    9.80   library recovery time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  9.06   slack (MET)


Startpoint: state_r[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: araddr[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state_r[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.12    0.18    0.51    0.51 v state_r[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         state_r[1] (net)
                  0.18    0.00    0.51 v _207_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.27    0.77 v _207_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _142_ (net)
                  0.14    0.00    0.77 v _208_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.34    0.23    1.00 ^ _208_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _143_ (net)
                  0.34    0.00    1.00 ^ _209_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.62    1.13    0.79    1.79 ^ _209_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _144_ (net)
                  1.13    0.00    1.79 ^ _232_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.17    0.34    0.29    2.08 ^ _232_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _147_ (net)
                  0.34    0.00    2.08 ^ _238_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    2.32 v _238_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _025_ (net)
                  0.08    0.00    2.32 v araddr[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.32   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ araddr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: awaddr[22]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   142    2.22    0.82    0.55    0.75 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.82    0.00    0.75 ^ awaddr[22]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.75   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ awaddr[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.20    9.80   library recovery time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  9.06   slack (MET)


Startpoint: state_r[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: araddr[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ state_r[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     9    0.12    0.18    0.51    0.51 v state_r[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         state_r[1] (net)
                  0.18    0.00    0.51 v _207_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.04    0.14    0.27    0.77 v _207_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _142_ (net)
                  0.14    0.00    0.77 v _208_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.34    0.23    1.00 ^ _208_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _143_ (net)
                  0.34    0.00    1.00 ^ _209_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     5    0.62    1.13    0.79    1.79 ^ _209_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _144_ (net)
                  1.13    0.00    1.79 ^ _232_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.17    0.34    0.29    2.08 ^ _232_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _147_ (net)
                  0.34    0.00    2.08 ^ _238_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    2.32 v _238_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _025_ (net)
                  0.08    0.00    2.32 v araddr[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.32   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ araddr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.32   data arrival time
-----------------------------------------------------------------------------
                                  7.57   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
1.6691144704818726

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5961

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2839969992637634

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9729

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state_r[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: araddr[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ state_r[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.51    0.51 v state_r[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.27    0.77 v _207_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.23    1.00 ^ _208_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.79    1.79 ^ _209_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.29    2.08 ^ _232_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.24    2.32 v _238_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.32 v araddr[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.32   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ araddr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -2.32   data arrival time
---------------------------------------------------------
           7.57   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: write_done_r$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: write_done_r$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.39 v write_done_r$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.47 ^ _402_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.51 v _404_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.51 v write_done_r$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.51   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ write_done_r$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.51   data arrival time
---------------------------------------------------------
           0.47   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.3169

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.5664

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
326.574302

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.18e-02   4.22e-03   8.56e-08   3.60e-02  43.3%
Combinational          3.71e-02   1.00e-02   1.17e-07   4.71e-02  56.7%
Clock                  0.00e+00   0.00e+00   2.92e-07   2.92e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.89e-02   1.43e-02   4.95e-07   8.31e-02 100.0%
                          82.9%      17.1%       0.0%
