;redcode
;assert 1
	SPL 0, <-3
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	SUB 12, @10
	ADD -7, <-420
	ADD -7, <-420
	SUB #4, @8
	SUB @121, 103
	SUB @121, 103
	ADD 0, 4
	JMP <127, 180
	SUB 0, 101
	MOV @0, 0
	ADD 0, 4
	SUB @121, 103
	SLT 0, 108
	SUB 0, 101
	SUB 0, 101
	ADD -7, <-420
	SUB -207, <-120
	DJN 121, 16
	DJN 121, 16
	JMP -0
	JMP <-127, 100
	SPL -0, 2
	MOV @0, 0
	JMN 130, 9
	SUB @127, 180
	ADD #12, @201
	SUB #1, <-1
	ADD 0, 900
	JMZ 0, 4
	ADD 0, 900
	JMZ 0, 4
	JMZ 0, 4
	SUB @-127, 100
	SUB @-127, 100
	JMN 14, 90
	MOV -7, <-20
	SPL 0, <-3
	SPL 0, <-3
	DAT #0, #4
	MOV -91, <-20
	JMP @12, #201
	JMP @12, #201
	JMP @12, #201
	SPL 0, <-3
