// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Wed Jun 30 15:24:12 2021
// Host        : cream4 running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ cmac_usplus_0_sim_netlist.v
// Design      : cmac_usplus_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu250-figd2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "cmac_usplus_0,cmac_usplus_core,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* PARTIALLYOBFUSCATED *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_txusrclk2,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    sys_reset,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    usr_rx_reset,
    gt_rxusrclk2,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_ptp_tstamp_out,
    rx_ptp_pcslane_out,
    ctl_rx_systemtimerin,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    ctl_rx_enable,
    ctl_rx_force_resync,
    ctl_rx_test_pattern,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    core_rx_reset,
    rx_clk,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_uncorrected_cw_inc,
    ctl_tx_systemtimerin,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    tx_ptp_tstamp_valid_out,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_out,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_vlan,
    ctl_tx_enable,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_send_idle,
    ctl_tx_send_rfi,
    ctl_tx_send_lfi,
    core_tx_reset,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    tx_preamblein,
    usr_tx_reset,
    core_drp_reset,
    drp_clk,
    drp_addr,
    drp_di,
    drp_en,
    drp_do,
    drp_rdy,
    drp_we);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  output gt_txusrclk2;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input sys_reset;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output usr_rx_reset;
  output gt_rxusrclk2;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [79:0]rx_ptp_tstamp_out;
  output [4:0]rx_ptp_pcslane_out;
  input [79:0]ctl_rx_systemtimerin;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  input ctl_rx_enable;
  input ctl_rx_force_resync;
  input ctl_rx_test_pattern;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input core_rx_reset;
  input rx_clk;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output stat_rx_rsfec_uncorrected_cw_inc;
  input [79:0]ctl_tx_systemtimerin;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output tx_ptp_tstamp_valid_out;
  output [4:0]tx_ptp_pcslane_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output [79:0]tx_ptp_tstamp_out;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_vlan;
  input ctl_tx_enable;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input ctl_tx_send_idle;
  input ctl_tx_send_rfi;
  input ctl_tx_send_lfi;
  input core_tx_reset;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  input [55:0]tx_preamblein;
  output usr_tx_reset;
  input core_drp_reset;
  input drp_clk;
  input [9:0]drp_addr;
  input [15:0]drp_di;
  input drp_en;
  output [15:0]drp_do;
  output drp_rdy;
  input drp_we;

  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rsfec_ieee_error_indication_mode;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_rsfec_enable;
  wire ctl_rx_rsfec_enable_correction;
  wire ctl_rx_rsfec_enable_indication;
  wire [79:0]ctl_rx_systemtimerin;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_rsfec_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire [79:0]ctl_tx_systemtimerin;
  wire ctl_tx_test_pattern;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_tx_datapath;
  wire init_clk;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [6:0]rx_lane_aligner_fill_0;
  wire [6:0]rx_lane_aligner_fill_1;
  wire [6:0]rx_lane_aligner_fill_10;
  wire [6:0]rx_lane_aligner_fill_11;
  wire [6:0]rx_lane_aligner_fill_12;
  wire [6:0]rx_lane_aligner_fill_13;
  wire [6:0]rx_lane_aligner_fill_14;
  wire [6:0]rx_lane_aligner_fill_15;
  wire [6:0]rx_lane_aligner_fill_16;
  wire [6:0]rx_lane_aligner_fill_17;
  wire [6:0]rx_lane_aligner_fill_18;
  wire [6:0]rx_lane_aligner_fill_19;
  wire [6:0]rx_lane_aligner_fill_2;
  wire [6:0]rx_lane_aligner_fill_3;
  wire [6:0]rx_lane_aligner_fill_4;
  wire [6:0]rx_lane_aligner_fill_5;
  wire [6:0]rx_lane_aligner_fill_6;
  wire [6:0]rx_lane_aligner_fill_7;
  wire [6:0]rx_lane_aligner_fill_8;
  wire [6:0]rx_lane_aligner_fill_9;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [4:0]rx_ptp_pcslane_out;
  wire [79:0]rx_ptp_tstamp_out;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_rsfec_am_lock0;
  wire stat_rx_rsfec_am_lock1;
  wire stat_rx_rsfec_am_lock2;
  wire stat_rx_rsfec_am_lock3;
  wire stat_rx_rsfec_corrected_cw_inc;
  wire stat_rx_rsfec_cw_inc;
  wire [2:0]stat_rx_rsfec_err_count0_inc;
  wire [2:0]stat_rx_rsfec_err_count1_inc;
  wire [2:0]stat_rx_rsfec_err_count2_inc;
  wire [2:0]stat_rx_rsfec_err_count3_inc;
  wire stat_rx_rsfec_hi_ser;
  wire stat_rx_rsfec_lane_alignment_status;
  wire [13:0]stat_rx_rsfec_lane_fill_0;
  wire [13:0]stat_rx_rsfec_lane_fill_1;
  wire [13:0]stat_rx_rsfec_lane_fill_2;
  wire [13:0]stat_rx_rsfec_lane_fill_3;
  wire [7:0]stat_rx_rsfec_lane_mapping;
  wire stat_rx_rsfec_uncorrected_cw_inc;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire stat_tx_ptp_fifo_read_error;
  wire stat_tx_ptp_fifo_write_error;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [4:0]tx_ptp_pcslane_out;
  wire [15:0]tx_ptp_tag_field_in;
  wire [79:0]tx_ptp_tstamp_out;
  wire [15:0]tx_ptp_tstamp_tag_out;
  wire tx_ptp_tstamp_valid_out;
  wire tx_unfout;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire NLW_inst_common0_drprdy_UNCONNECTED;
  wire NLW_inst_gt0_drprdy_UNCONNECTED;
  wire NLW_inst_gt1_drprdy_UNCONNECTED;
  wire NLW_inst_gt2_drprdy_UNCONNECTED;
  wire NLW_inst_gt3_drprdy_UNCONNECTED;
  wire NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_inst_stat_rx_pause_UNCONNECTED;
  wire NLW_inst_stat_rx_user_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_user_pause_UNCONNECTED;
  wire [15:0]NLW_inst_common0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt1_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt2_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt3_drpdo_UNCONNECTED;
  wire [3:0]NLW_inst_gt_eyescandataerror_UNCONNECTED;
  wire [11:0]NLW_inst_gt_rxbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxprbserr_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_txresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [7:0]NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_inst_stat_tx_pause_valid_UNCONNECTED;

  (* C_ADD_GT_CNRL_STS_PORTS = "0" *) 
  (* C_CLOCKING_MODE = "Asynchronous" *) 
  (* C_CMAC_CAUI4_MODE = "1" *) 
  (* C_CMAC_CORE_SELECT = "CMACE4_X0Y8" *) 
  (* C_ENABLE_PIPELINE_REG = "1" *) 
  (* C_GT_DRP_CLK = "125" *) 
  (* C_GT_REF_CLK_FREQ = "161.132812" *) 
  (* C_GT_RX_BUFFER_BYPASS = "2" *) 
  (* C_GT_TYPE = "GTY" *) 
  (* C_INCLUDE_SHARED_LOGIC = "2" *) 
  (* C_INS_LOSS_NYQ = "12" *) 
  (* C_LANE10_GT_LOC = "NA" *) 
  (* C_LANE1_GT_LOC = "X1Y44" *) 
  (* C_LANE2_GT_LOC = "X1Y45" *) 
  (* C_LANE3_GT_LOC = "X1Y46" *) 
  (* C_LANE4_GT_LOC = "X1Y47" *) 
  (* C_LANE5_GT_LOC = "NA" *) 
  (* C_LANE6_GT_LOC = "NA" *) 
  (* C_LANE7_GT_LOC = "NA" *) 
  (* C_LANE8_GT_LOC = "NA" *) 
  (* C_LANE9_GT_LOC = "NA" *) 
  (* C_LINE_RATE = "25.781250" *) 
  (* C_NUM_LANES = "4" *) 
  (* C_OPERATING_MODE = "3" *) 
  (* C_PLL_TYPE = "QPLL0" *) 
  (* C_PTP_TRANSPCLK_MODE = "0" *) 
  (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
  (* C_RS_FEC_TRANSCODE_BYPASS = "0" *) 
  (* C_RX_CHECK_ACK = "1" *) 
  (* C_RX_CHECK_PREAMBLE = "0" *) 
  (* C_RX_CHECK_SFD = "0" *) 
  (* C_RX_DELETE_FCS = "1" *) 
  (* C_RX_EQ_MODE = "AUTO" *) 
  (* C_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* C_RX_FLOW_CONTROL = "0" *) 
  (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
  (* C_RX_GT_BUFFER = "2" *) 
  (* C_RX_IGNORE_FCS = "0" *) 
  (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* C_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PROCESS_LFI = "0" *) 
  (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* C_TX_FCS_INS_ENABLE = "1" *) 
  (* C_TX_FLOW_CONTROL = "0" *) 
  (* C_TX_IGNORE_FCS = "1" *) 
  (* C_TX_IPG_VALUE = "4'b1100" *) 
  (* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) 
  (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_TX_PTP_1STEP_ENABLE = "0" *) 
  (* C_TX_PTP_LATENCY_ADJUST = "0" *) 
  (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
  (* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_USER_INTERFACE = "AXIS" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MASTER_WATCHDOG_TIMER_RESET = "29'b00101100101101000001011110000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_wrapper inst
       (.common0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdo(NLW_inst_common0_drpdo_UNCONNECTED[15:0]),
        .common0_drpen(1'b0),
        .common0_drprdy(NLW_inst_common0_drprdy_UNCONNECTED),
        .common0_drpwe(1'b0),
        .core_drp_reset(core_drp_reset),
        .core_rx_reset(core_rx_reset),
        .core_tx_reset(core_tx_reset),
        .ctl_caui4_mode(1'b1),
        .ctl_rsfec_ieee_error_indication_mode(ctl_rsfec_ieee_error_indication_mode),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(ctl_rx_rsfec_enable),
        .ctl_rx_rsfec_enable_correction(ctl_rx_rsfec_enable_correction),
        .ctl_rx_rsfec_enable_indication(ctl_rx_rsfec_enable_indication),
        .ctl_rx_systemtimerin(ctl_rx_systemtimerin),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(ctl_tx_rsfec_enable),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin(ctl_tx_systemtimerin),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .gt0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdo(NLW_inst_gt0_drpdo_UNCONNECTED[15:0]),
        .gt0_drpen(1'b0),
        .gt0_drprdy(NLW_inst_gt0_drprdy_UNCONNECTED),
        .gt0_drpwe(1'b0),
        .gt1_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdo(NLW_inst_gt1_drpdo_UNCONNECTED[15:0]),
        .gt1_drpen(1'b0),
        .gt1_drprdy(NLW_inst_gt1_drprdy_UNCONNECTED),
        .gt1_drpwe(1'b0),
        .gt2_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdo(NLW_inst_gt2_drpdo_UNCONNECTED[15:0]),
        .gt2_drpen(1'b0),
        .gt2_drprdy(NLW_inst_gt2_drprdy_UNCONNECTED),
        .gt2_drpwe(1'b0),
        .gt3_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdo(NLW_inst_gt3_drpdo_UNCONNECTED[15:0]),
        .gt3_drpen(1'b0),
        .gt3_drprdy(NLW_inst_gt3_drprdy_UNCONNECTED),
        .gt3_drpwe(1'b0),
        .gt_drp_done(1'b0),
        .gt_drpclk(1'b0),
        .gt_eyescandataerror(NLW_inst_gt_eyescandataerror_UNCONNECTED[3:0]),
        .gt_eyescanreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_eyescantrigger({1'b0,1'b0,1'b0,1'b0}),
        .gt_loopback_in(gt_loopback_in),
        .gt_powergoodout(gt_powergoodout),
        .gt_ref_clk_n(gt_ref_clk_n),
        .gt_ref_clk_out(gt_ref_clk_out),
        .gt_ref_clk_p(gt_ref_clk_p),
        .gt_rxbufstatus(NLW_inst_gt_rxbufstatus_UNCONNECTED[11:0]),
        .gt_rxcdrhold({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxdfelpmreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxlpmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxn_in(gt_rxn_in),
        .gt_rxp_in(gt_rxp_in),
        .gt_rxpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbscntreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbserr(NLW_inst_gt_rxprbserr_UNCONNECTED[3:0]),
        .gt_rxprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrecclkout(gt_rxrecclkout),
        .gt_rxresetdone(NLW_inst_gt_rxresetdone_UNCONNECTED[3:0]),
        .gt_rxusrclk2(gt_rxusrclk2),
        .gt_txbufstatus(NLW_inst_gt_txbufstatus_UNCONNECTED[7:0]),
        .gt_txdiffctrl({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txinhibit({1'b0,1'b0,1'b0,1'b0}),
        .gt_txn_out(gt_txn_out),
        .gt_txp_out(gt_txp_out),
        .gt_txpippmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpippmsel({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpostcursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbsforceerr({1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprecursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txresetdone(NLW_inst_gt_txresetdone_UNCONNECTED[3:0]),
        .gt_txusrclk2(gt_txusrclk2),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath(gtwiz_reset_rx_datapath),
        .gtwiz_reset_tx_datapath(gtwiz_reset_tx_datapath),
        .init_clk(init_clk),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_lane_aligner_fill_0(rx_lane_aligner_fill_0),
        .rx_lane_aligner_fill_1(rx_lane_aligner_fill_1),
        .rx_lane_aligner_fill_10(rx_lane_aligner_fill_10),
        .rx_lane_aligner_fill_11(rx_lane_aligner_fill_11),
        .rx_lane_aligner_fill_12(rx_lane_aligner_fill_12),
        .rx_lane_aligner_fill_13(rx_lane_aligner_fill_13),
        .rx_lane_aligner_fill_14(rx_lane_aligner_fill_14),
        .rx_lane_aligner_fill_15(rx_lane_aligner_fill_15),
        .rx_lane_aligner_fill_16(rx_lane_aligner_fill_16),
        .rx_lane_aligner_fill_17(rx_lane_aligner_fill_17),
        .rx_lane_aligner_fill_18(rx_lane_aligner_fill_18),
        .rx_lane_aligner_fill_19(rx_lane_aligner_fill_19),
        .rx_lane_aligner_fill_2(rx_lane_aligner_fill_2),
        .rx_lane_aligner_fill_3(rx_lane_aligner_fill_3),
        .rx_lane_aligner_fill_4(rx_lane_aligner_fill_4),
        .rx_lane_aligner_fill_5(rx_lane_aligner_fill_5),
        .rx_lane_aligner_fill_6(rx_lane_aligner_fill_6),
        .rx_lane_aligner_fill_7(rx_lane_aligner_fill_7),
        .rx_lane_aligner_fill_8(rx_lane_aligner_fill_8),
        .rx_lane_aligner_fill_9(rx_lane_aligner_fill_9),
        .rx_otn_bip8_0(rx_otn_bip8_0),
        .rx_otn_bip8_1(rx_otn_bip8_1),
        .rx_otn_bip8_2(rx_otn_bip8_2),
        .rx_otn_bip8_3(rx_otn_bip8_3),
        .rx_otn_bip8_4(rx_otn_bip8_4),
        .rx_otn_data_0(rx_otn_data_0),
        .rx_otn_data_1(rx_otn_data_1),
        .rx_otn_data_2(rx_otn_data_2),
        .rx_otn_data_3(rx_otn_data_3),
        .rx_otn_data_4(rx_otn_data_4),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preambleout(rx_preambleout),
        .rx_ptp_pcslane_out(rx_ptp_pcslane_out),
        .rx_ptp_tstamp_out(rx_ptp_tstamp_out),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_inst_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_inst_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_inst_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_inst_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_inst_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_inst_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_inst_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_inst_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_inst_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_inst_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_inst_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_inst_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_pcsl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_pcsl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_pcsl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_pcsl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_pcsl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_pcsl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_pcsl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_pcsl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_pcsl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_pcsl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_pcsl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_pcsl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_pcsl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_pcsl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_pcsl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_pcsl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_pcsl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_pcsl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_pcsl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_pcsl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_pcsl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(stat_rx_rsfec_am_lock0),
        .stat_rx_rsfec_am_lock1(stat_rx_rsfec_am_lock1),
        .stat_rx_rsfec_am_lock2(stat_rx_rsfec_am_lock2),
        .stat_rx_rsfec_am_lock3(stat_rx_rsfec_am_lock3),
        .stat_rx_rsfec_corrected_cw_inc(stat_rx_rsfec_corrected_cw_inc),
        .stat_rx_rsfec_cw_inc(stat_rx_rsfec_cw_inc),
        .stat_rx_rsfec_err_count0_inc(stat_rx_rsfec_err_count0_inc),
        .stat_rx_rsfec_err_count1_inc(stat_rx_rsfec_err_count1_inc),
        .stat_rx_rsfec_err_count2_inc(stat_rx_rsfec_err_count2_inc),
        .stat_rx_rsfec_err_count3_inc(stat_rx_rsfec_err_count3_inc),
        .stat_rx_rsfec_hi_ser(stat_rx_rsfec_hi_ser),
        .stat_rx_rsfec_lane_alignment_status(stat_rx_rsfec_lane_alignment_status),
        .stat_rx_rsfec_lane_fill_0(stat_rx_rsfec_lane_fill_0),
        .stat_rx_rsfec_lane_fill_1(stat_rx_rsfec_lane_fill_1),
        .stat_rx_rsfec_lane_fill_2(stat_rx_rsfec_lane_fill_2),
        .stat_rx_rsfec_lane_fill_3(stat_rx_rsfec_lane_fill_3),
        .stat_rx_rsfec_lane_mapping(stat_rx_rsfec_lane_mapping),
        .stat_rx_rsfec_rsvd(NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(stat_rx_rsfec_uncorrected_cw_inc),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_inst_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_inst_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_inst_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(stat_tx_ptp_fifo_read_error),
        .stat_tx_ptp_fifo_write_error(stat_tx_ptp_fifo_write_error),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_inst_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .sys_reset(sys_reset),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_ovfout(tx_ovfout),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(tx_ptp_pcslane_out),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(tx_ptp_tstamp_out),
        .tx_ptp_tstamp_tag_out(tx_ptp_tstamp_tag_out),
        .tx_ptp_tstamp_valid_out(tx_ptp_tstamp_valid_out),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_unfout(tx_unfout),
        .usr_rx_reset(usr_rx_reset),
        .usr_tx_reset(usr_tx_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_axis2lbus_segmented_corelogic
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ,
    \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [1:0]Q;
  output [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ;
  output [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [1:0]Q;
  wire axis_tready_i;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ;
  wire [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 ;
  wire [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  wire lbus_eopin_int_0;
  wire lbus_eopin_int_1;
  wire lbus_eopin_int_2;
  wire seg_valid_0__13;
  wire seg_valid_1__13;
  wire seg_valid_2__13;
  wire seg_valid_3__13;
  wire state;
  wire state_i_1_n_0;
  wire [3:0]tkeep_to_mty;
  wire [3:0]tkeep_to_mty0;
  wire [3:0]tkeep_to_mty1;
  wire [3:0]tkeep_to_mty2;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [15:0]tx_ptp_tag_field_in;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[120]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[100] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[28]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[101] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[29]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[102] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[30]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[103] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[31]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[104] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[16]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[105] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[17]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[106] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[18]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[107] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[19]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[108] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[20]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[109] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[21]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[114]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[110] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[22]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[111] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[23]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[112] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[8]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[113] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[9]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[114] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[10]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[115] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[11]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[116] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[12]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[117] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[13]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[118] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[14]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[119] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[15]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[115]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[120] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[121] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[122] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[123] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[124] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[4]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[125] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[5]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[126] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[6]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[127] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[7]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [127]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[116]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[117]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[118]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[119]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[104]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[105]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[106]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[107]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[121]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[108]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[109]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[110]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[111]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[96]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[97]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[98]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[99]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[100]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[101]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[122]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[102]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[103]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[88]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[89]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[90]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[91]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[92]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[93]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[94]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[95]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[123]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[80]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[81]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[82]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[83]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[84]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[85]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[86]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[87]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[72]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[73]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[124]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[74]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[75]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[76]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[77]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[78]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[79]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[56] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[64]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[57] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[65]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[58] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[66]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[59] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[67]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[125]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[60] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[68]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[61] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[69]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[62] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[70]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[63] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[71]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[64] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[56]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[65] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[57]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[66] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[58]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[67] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[59]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[68] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[60]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[69] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[61]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[126]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[70] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[62]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[71] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[63]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[72] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[48]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[73] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[49]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[74] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[50]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[75] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[51]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[76] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[52]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[77] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[53]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[78] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[54]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[79] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[55]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[127]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[80] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[40]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[81] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[41]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[82] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[42]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[83] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[43]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[84] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[44]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[85] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[45]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[86] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[46]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[87] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[47]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[88] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[32]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[89] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[33]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[112]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[90] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[34]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[91] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[35]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[92] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[36]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[93] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[37]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[94] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[38]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[95] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[39]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[96] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[24]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[97] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[25]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[98] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[26]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[99] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[27]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[113]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1 
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .I2(tx_axis_tvalid),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_2 
       (.I0(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ),
        .I1(tx_axis_tkeep[1]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[3]),
        .I4(tx_axis_tkeep[2]),
        .I5(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ),
        .O(seg_valid_0__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3 
       (.I0(tx_axis_tkeep[5]),
        .I1(tx_axis_tkeep[4]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4 
       (.I0(tx_axis_tkeep[10]),
        .I1(tx_axis_tkeep[11]),
        .I2(tx_axis_tkeep[8]),
        .I3(tx_axis_tkeep[9]),
        .I4(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_ena_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_enain0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1 
       (.I0(tx_axis_tlast),
        .O(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_2 
       (.I0(seg_valid_1__13),
        .I1(seg_valid_0__13),
        .O(lbus_eopin_int_0));
  FDRE \genblk1.SEG_LOOP[0].lbus_eop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_0),
        .Q(tx_eopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_err[0]_i_1 
       (.I0(tx_axis_tuser),
        .O(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_err_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_errin0),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[15]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[13]),
        .I4(tx_axis_tkeep[14]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ),
        .O(tkeep_to_mty[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[5]),
        .I2(tx_axis_tkeep[4]),
        .I3(tx_axis_tkeep[7]),
        .I4(tx_axis_tkeep[6]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3 
       (.I0(tx_axis_tkeep[2]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[0]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ),
        .O(tkeep_to_mty[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[9]),
        .I4(tx_axis_tkeep[8]),
        .I5(tx_axis_tkeep[7]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4 
       (.I0(tx_axis_tkeep[4]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_1 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ),
        .O(tkeep_to_mty[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[13]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[14]),
        .I4(tx_axis_tkeep[15]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[8]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[5]),
        .I4(tx_axis_tkeep[4]),
        .I5(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[7]),
        .I5(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[2]),
        .I4(tx_axis_tkeep[3]),
        .O(tkeep_to_mty[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2 
       (.I0(tx_axis_tkeep[7]),
        .I1(tx_axis_tkeep[6]),
        .I2(tx_axis_tkeep[5]),
        .I3(tx_axis_tkeep[4]),
        .I4(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[8]),
        .I4(tx_axis_tkeep[9]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4 
       (.I0(tx_axis_tkeep[15]),
        .I1(tx_axis_tkeep[14]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[13]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1 
       (.I0(state),
        .O(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_sop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ),
        .Q(tx_sopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[0]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[10]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[11]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[12]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[13]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[14]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[15]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[16]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[17]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[18]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[19]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[1]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[20]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[21]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[22]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[23]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[24]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[25]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[26]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[27]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[28]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[29]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[2]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[30]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[31]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[32]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[33]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[34]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[35]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[36]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[37]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[38]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[39]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[3]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[40]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[41]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[42]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[43]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[44]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[45]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[46]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[47]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[48]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[49]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[4]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[50]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[51]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[52]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[53]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[54]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[55]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[5]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[6]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[7]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[8]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[9]),
        .Q(\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_1588op_in[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_1588op_in_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_1588op_in[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[0]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[10]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[11]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[12]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[13]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[14]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[15]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[1]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[2]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[3]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[4]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[5]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[6]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[7]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[8]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_ptp_tag_field_in[9]),
        .Q(\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[128] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[248]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[129] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[249]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[130] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[250]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[131] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[251]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[132] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[252]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[133] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[253]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[134] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[254]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[135] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[255]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[136] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[240]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[137] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[241]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[138] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[242]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[139] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[243]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[140] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[244]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[141] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[245]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[142] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[246]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[143] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[247]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[144] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[232]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[145] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[233]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[146] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[234]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[147] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[235]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[148] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[236]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[149] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[237]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[150] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[238]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[151] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[239]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[152] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[224]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[153] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[225]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[154] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[226]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[155] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[227]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[156] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[228]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[157] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[229]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[158] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[230]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[159] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[231]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[160] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[216]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[161] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[217]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[162] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[218]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[163] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[219]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[164] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[220]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[165] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[221]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[166] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[222]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[167] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[223]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[168] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[208]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[169] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[209]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[170] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[210]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[171] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[211]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[172] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[212]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[173] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[213]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[174] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[214]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[175] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[215]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[176] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[200]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[177] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[201]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[178] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[202]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[179] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[203]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[180] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[204]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[181] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[205]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[182] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[206]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[183] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[207]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[184] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[192]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[185] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[193]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[186] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[194]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[187] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[195]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[188] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[196]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[189] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[197]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[190] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[198]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[191] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[199]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[192] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[184]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[193] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[185]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[194] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[186]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[195] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[187]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[196] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[188]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[197] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[189]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[198] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[190]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[199] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[191]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[200] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[176]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[201] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[177]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[202] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[178]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[203] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[179]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[204] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[180]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[205] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[181]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[206] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[182]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[207] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[183]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[208] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[168]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[209] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[169]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[210] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[170]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[211] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[171]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[212] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[172]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[213] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[173]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[214] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[174]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[215] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[175]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[216] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[160]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[217] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[161]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[218] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[162]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[219] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[163]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[220] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[164]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[221] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[165]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[222] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[166]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[223] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[167]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[224] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[152]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[225] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[153]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[226] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[154]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[227] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[155]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[228] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[156]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[229] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[157]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[230] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[158]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[231] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[159]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[232] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[144]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[233] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[145]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[234] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[146]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[235] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[147]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[236] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[148]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[237] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[149]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[238] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[150]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[239] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[151]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[240] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[136]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[241] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[137]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[242] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[138]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[243] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[139]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[244] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[140]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[245] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[141]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[246] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[142]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[247] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[143]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[248] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[128]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[249] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[129]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[250] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[130]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[251] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[131]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[252] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[132]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[253] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[133]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[254] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[134]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[255] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[135]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[17]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[19]),
        .I4(tx_axis_tkeep[18]),
        .I5(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ),
        .O(seg_valid_1__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2 
       (.I0(tx_axis_tkeep[21]),
        .I1(tx_axis_tkeep[20]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3 
       (.I0(tx_axis_tkeep[26]),
        .I1(tx_axis_tkeep[27]),
        .I2(tx_axis_tkeep[24]),
        .I3(tx_axis_tkeep[25]),
        .I4(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_ena_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_enain1),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[1].lbus_eop[1]_i_1 
       (.I0(seg_valid_2__13),
        .I1(seg_valid_1__13),
        .O(lbus_eopin_int_1));
  FDRE \genblk1.SEG_LOOP[1].lbus_eop_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_1),
        .Q(tx_eopin1),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_err_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_errin1),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[31]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[29]),
        .I4(tx_axis_tkeep[30]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ),
        .O(tkeep_to_mty0[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[21]),
        .I2(tx_axis_tkeep[20]),
        .I3(tx_axis_tkeep[23]),
        .I4(tx_axis_tkeep[22]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3 
       (.I0(tx_axis_tkeep[18]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[16]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ),
        .O(tkeep_to_mty0[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[25]),
        .I4(tx_axis_tkeep[24]),
        .I5(tx_axis_tkeep[23]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4 
       (.I0(tx_axis_tkeep[20]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_1 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ),
        .O(tkeep_to_mty0[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[29]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[30]),
        .I4(tx_axis_tkeep[31]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[24]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[21]),
        .I4(tx_axis_tkeep[20]),
        .I5(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[23]),
        .I5(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[18]),
        .I4(tx_axis_tkeep[19]),
        .O(tkeep_to_mty0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2 
       (.I0(tx_axis_tkeep[23]),
        .I1(tx_axis_tkeep[22]),
        .I2(tx_axis_tkeep[21]),
        .I3(tx_axis_tkeep[20]),
        .I4(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[24]),
        .I4(tx_axis_tkeep[25]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4 
       (.I0(tx_axis_tkeep[31]),
        .I1(tx_axis_tkeep[30]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[29]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[0]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[1]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[2]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[3]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[256] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[376]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[257] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[377]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[258] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[378]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[259] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[379]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[260] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[380]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[261] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[381]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[262] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[382]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[263] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[383]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[264] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[368]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[265] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[369]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[266] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[370]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[267] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[371]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[268] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[372]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[269] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[373]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[270] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[374]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[271] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[375]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[272] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[360]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[273] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[361]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[274] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[362]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[275] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[363]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[276] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[364]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[277] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[365]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[278] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[366]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[279] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[367]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[280] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[352]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[281] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[353]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[282] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[354]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[283] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[355]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[284] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[356]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[285] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[357]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[286] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[358]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[287] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[359]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[288] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[344]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[289] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[345]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[290] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[346]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[291] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[347]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[292] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[348]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[293] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[349]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[294] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[350]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[295] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[351]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[296] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[336]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[297] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[337]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[298] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[338]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[299] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[339]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[300] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[340]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[301] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[341]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[302] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[342]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[303] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[343]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[304] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[328]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[305] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[329]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[306] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[330]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[307] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[331]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[308] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[332]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[309] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[333]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[310] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[334]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[311] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[335]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[312] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[320]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[313] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[321]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[314] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[322]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[315] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[323]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[316] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[324]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[317] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[325]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[318] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[326]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[319] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[327]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[320] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[312]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[321] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[313]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[322] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[314]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[323] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[315]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[324] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[316]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[325] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[317]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[326] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[318]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[327] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[319]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[328] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[304]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[329] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[305]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[330] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[306]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[331] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[307]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[332] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[308]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[333] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[309]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[334] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[310]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[335] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[311]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[336] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[296]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[337] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[297]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[338] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[298]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[339] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[299]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[340] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[300]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[341] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[301]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[342] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[302]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[343] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[303]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[344] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[288]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[345] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[289]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[346] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[290]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[347] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[291]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[348] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[292]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[349] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[293]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[350] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[294]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[351] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[295]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[352] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[280]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[353] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[281]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[354] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[282]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[355] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[283]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[356] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[284]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[357] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[285]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[358] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[286]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[359] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[287]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[360] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[272]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[361] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[273]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[362] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[274]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[363] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[275]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[364] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[276]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[365] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[277]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[366] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[278]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[367] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[279]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[368] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[264]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[369] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[265]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[370] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[266]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[371] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[267]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[372] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[268]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[373] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[269]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[374] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[270]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[375] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[271]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[376] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[256]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[377] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[257]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[378] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[258]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[379] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[259]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[380] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[260]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[381] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[261]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[382] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[262]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[383] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[263]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ),
        .I1(tx_axis_tkeep[33]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[35]),
        .I4(tx_axis_tkeep[34]),
        .I5(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ),
        .O(seg_valid_2__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2 
       (.I0(tx_axis_tkeep[37]),
        .I1(tx_axis_tkeep[36]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3 
       (.I0(tx_axis_tkeep[42]),
        .I1(tx_axis_tkeep[43]),
        .I2(tx_axis_tkeep[40]),
        .I3(tx_axis_tkeep[41]),
        .I4(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_ena_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_enain2),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[2].lbus_eop[2]_i_1 
       (.I0(seg_valid_3__13),
        .I1(seg_valid_2__13),
        .O(lbus_eopin_int_2));
  FDRE \genblk1.SEG_LOOP[2].lbus_eop_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_2),
        .Q(tx_eopin2),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_err_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_errin2),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_1 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ),
        .O(tkeep_to_mty1[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[45]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[46]),
        .I4(tx_axis_tkeep[47]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[40]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[37]),
        .I4(tx_axis_tkeep[36]),
        .I5(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[39]),
        .I5(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[34]),
        .I4(tx_axis_tkeep[35]),
        .O(tkeep_to_mty1[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2 
       (.I0(tx_axis_tkeep[39]),
        .I1(tx_axis_tkeep[38]),
        .I2(tx_axis_tkeep[37]),
        .I3(tx_axis_tkeep[36]),
        .I4(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[40]),
        .I4(tx_axis_tkeep[41]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4 
       (.I0(tx_axis_tkeep[47]),
        .I1(tx_axis_tkeep[46]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[45]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[47]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[45]),
        .I4(tx_axis_tkeep[46]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ),
        .O(tkeep_to_mty1[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[37]),
        .I2(tx_axis_tkeep[36]),
        .I3(tx_axis_tkeep[39]),
        .I4(tx_axis_tkeep[38]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3 
       (.I0(tx_axis_tkeep[34]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[32]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ),
        .O(tkeep_to_mty1[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[41]),
        .I4(tx_axis_tkeep[40]),
        .I5(tx_axis_tkeep[39]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4 
       (.I0(tx_axis_tkeep[36]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[2]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[3]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[0]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[1]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].axis_tready_i_reg 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_rdyout),
        .Q(axis_tready_i),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[384] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[504]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[385] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[505]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[386] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[506]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[387] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[507]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[388] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[508]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[389] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[509]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[390] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[510]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[391] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[511]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[392] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[496]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[393] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[497]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[394] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[498]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[395] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[499]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[396] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[500]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[397] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[501]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[398] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[502]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[399] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[503]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[400] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[488]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[401] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[489]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[402] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[490]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[403] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[491]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[404] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[492]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[405] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[493]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[406] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[494]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[407] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[495]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[408] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[480]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[409] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[481]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[410] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[482]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[411] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[483]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[412] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[484]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[413] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[485]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[414] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[486]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[415] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[487]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[416] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[472]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[417] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[473]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[418] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[474]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[419] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[475]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[420] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[476]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[421] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[477]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[422] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[478]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[423] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[479]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[424] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[464]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[425] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[465]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[426] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[466]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[427] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[467]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[428] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[468]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[429] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[469]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[430] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[470]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[431] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[471]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[432] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[456]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[433] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[457]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[434] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[458]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[435] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[459]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[436] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[460]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[437] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[461]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[438] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[462]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[439] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[463]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[440] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[448]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[441] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[449]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[442] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[450]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[443] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[451]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[444] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[452]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[445] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[453]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[446] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[454]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[447] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[455]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[448] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[440]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[449] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[441]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[450] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[442]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[451] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[443]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[452] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[444]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[453] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[445]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[454] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[446]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[455] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[447]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[456] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[432]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[457] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[433]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[458] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[434]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[459] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[435]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[460] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[436]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[461] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[437]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[462] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[438]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[463] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[439]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[464] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[424]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[465] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[425]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[466] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[426]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[467] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[427]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[468] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[428]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[469] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[429]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[470] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[430]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[471] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[431]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[472] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[416]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[473] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[417]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[474] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[418]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[475] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[419]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[476] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[420]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[477] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[421]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[478] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[422]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[479] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[423]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[480] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[408]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[481] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[409]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[482] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[410]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[483] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[411]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[484] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[412]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[485] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[413]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[486] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[414]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[487] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[415]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[488] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[400]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[489] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[401]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[490] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[402]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[491] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[403]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[492] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[404]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[493] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[405]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[494] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[406]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[495] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[407]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[496] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[392]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[497] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[393]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[498] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[394]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[499] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[395]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[500] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[396]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[501] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[397]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[502] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[398]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[503] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[399]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[504] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[384]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[505] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[385]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[506] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[386]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[507] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[387]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[508] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[388]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[509] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[389]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[510] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[390]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[511] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[391]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ),
        .I1(tx_axis_tkeep[49]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[51]),
        .I4(tx_axis_tkeep[50]),
        .I5(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ),
        .O(seg_valid_3__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2 
       (.I0(tx_axis_tkeep[53]),
        .I1(tx_axis_tkeep[52]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3 
       (.I0(tx_axis_tkeep[58]),
        .I1(tx_axis_tkeep[59]),
        .I2(tx_axis_tkeep[56]),
        .I3(tx_axis_tkeep[57]),
        .I4(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_ena_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_enain3),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_eop_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_eopin3),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_err_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_errin3),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[63]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[61]),
        .I4(tx_axis_tkeep[62]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ),
        .O(tkeep_to_mty2[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[53]),
        .I2(tx_axis_tkeep[52]),
        .I3(tx_axis_tkeep[55]),
        .I4(tx_axis_tkeep[54]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3 
       (.I0(tx_axis_tkeep[50]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[48]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ),
        .O(tkeep_to_mty2[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[57]),
        .I4(tx_axis_tkeep[56]),
        .I5(tx_axis_tkeep[55]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4 
       (.I0(tx_axis_tkeep[52]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_1 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ),
        .O(tkeep_to_mty2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[61]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[62]),
        .I4(tx_axis_tkeep[63]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[56]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[53]),
        .I4(tx_axis_tkeep[52]),
        .I5(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[55]),
        .I5(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[50]),
        .I4(tx_axis_tkeep[51]),
        .O(tkeep_to_mty2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2 
       (.I0(tx_axis_tkeep[55]),
        .I1(tx_axis_tkeep[54]),
        .I2(tx_axis_tkeep[53]),
        .I3(tx_axis_tkeep[52]),
        .I4(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[56]),
        .I4(tx_axis_tkeep[57]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4 
       (.I0(tx_axis_tkeep[63]),
        .I1(tx_axis_tkeep[62]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[61]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[0]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[1]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[2]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[3]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000002AAFEAA)) 
    state_i_1
       (.I0(state),
        .I1(axis_tready_i),
        .I2(tx_rdyout),
        .I3(tx_axis_tvalid),
        .I4(tx_axis_tlast),
        .I5(usr_tx_reset),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    tx_axis_tready_INST_0
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .O(tx_axis_tready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_axis2lbus_segmented_top
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ,
    \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127] ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255] ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383] ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511] ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3] ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7] ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11] ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15] ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3] ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ptp_1588op_in,
    tx_ptp_tag_field_in,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [1:0]Q;
  output [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ;
  output [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_tag_field_in;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [1:0]Q;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  wire [55:0]\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ;
  wire [15:0]\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire [1:0]tx_ptp_1588op_in;
  wire [15:0]tx_ptp_tag_field_in;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_axis2lbus_segmented_corelogic i_cmac_usplus_0_axis2lbus_segmented_corelogic
       (.Q(Q),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 (\genblk1.SEG_LOOP[0].lbus_data_reg[127] ),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 (\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ),
        .\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55]_0 (\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ),
        .\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15]_0 (\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] ),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 (\genblk1.SEG_LOOP[1].lbus_data_reg[255] ),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 (\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 (\genblk1.SEG_LOOP[2].lbus_data_reg[383] ),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 (\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 (\genblk1.SEG_LOOP[3].lbus_data_reg[511] ),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 (\genblk1.SEG_LOOP[3].lbus_err_reg[3] ),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 (\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync
   (SR,
    core_drp_reset,
    rx_clk,
    s_out_d4,
    s_out_d4_0);
  output [0:0]SR;
  input core_drp_reset;
  input rx_clk;
  input s_out_d4;
  input s_out_d4_0;

  wire [0:0]SR;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_rx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_0
   (usr_tx_reset,
    core_drp_reset,
    s_out_d4_reg_0,
    s_out_d4,
    s_out_d4_0);
  output usr_tx_reset;
  input core_drp_reset;
  input s_out_d4_reg_0;
  input s_out_d4;
  input s_out_d4_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire s_out_d4_reg_0;
  wire sig_in_cdc_from;
  wire usr_tx_reset;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_tx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_1
   (s_out_d4,
    core_rx_reset,
    rx_clk);
  output s_out_d4;
  input core_rx_reset;
  input rx_clk;

  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_rx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_2
   (s_out_d4,
    core_tx_reset,
    s_out_d3_reg_0);
  output s_out_d4;
  input core_tx_reset;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_tx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_3
   (s_out_d4,
    gt_rx_reset_done_inv,
    gtwiz_reset_rx_done_out,
    rx_clk);
  output s_out_d4;
  output gt_rx_reset_done_inv;
  input [0:0]gtwiz_reset_rx_done_out;
  input rx_clk;

  wire gt_rx_reset_done_inv;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_rx_done_out[0];
  LUT1 #(
    .INIT(2'h1)) 
    gt_rx_reset_done_inv_reg_i_1
       (.I0(s_out_d4),
        .O(gt_rx_reset_done_inv));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_4
   (rx_serdes_reset,
    in0,
    CLK,
    s_out_d4);
  output [0:0]rx_serdes_reset;
  input in0;
  input CLK;
  input s_out_d4;

  wire CLK;
  wire [0:0]rx_serdes_reset;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = in0;
  LUT2 #(
    .INIT(4'hE)) 
    i_cmac_usplus_0_top_i_1
       (.I0(s_out_d4_0),
        .I1(s_out_d4),
        .O(rx_serdes_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_5
   (s_out_d4,
    gtwiz_reset_tx_done_out,
    s_out_d3_reg_0);
  output s_out_d4;
  input [0:0]gtwiz_reset_tx_done_out;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_tx_done_out[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_6
   (s_out_d4,
    core_drp_reset,
    CLK);
  output s_out_d4;
  input core_drp_reset;
  input CLK;

  wire CLK;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_7
   (s_out_d4,
    SR,
    init_clk);
  output s_out_d4;
  input [0:0]SR;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = SR[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_8
   (s_out_d4,
    stat_rx_aligned,
    init_clk);
  output s_out_d4;
  input stat_rx_aligned;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = stat_rx_aligned;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_9
   (master_watchdog0,
    usr_tx_reset,
    init_clk,
    s_out_d4,
    s_out_d4_0,
    \master_watchdog_reg[0] );
  output master_watchdog0;
  input usr_tx_reset;
  input init_clk;
  input s_out_d4;
  input s_out_d4_0;
  input \master_watchdog_reg[0] ;

  wire init_clk;
  wire master_watchdog0;
  wire \master_watchdog_reg[0] ;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = usr_tx_reset;
  LUT4 #(
    .INIT(16'hFF04)) 
    \master_watchdog[0]_i_1 
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .I3(\master_watchdog_reg[0] ),
        .O(master_watchdog0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_fifo
   (D,
    rx_clk_0,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \wr_ptr_reg[2]_0 ,
    SR,
    \rot_reg[1] ,
    \rot_reg[0]_1 ,
    dout,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    E,
    p_0_in,
    ptp_rd_en_i_5_0,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \wr_ptr_reg[2]_1 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    rx_clk_1,
    lbus_err,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rot_reg[0]_124 ,
    \rot_reg[0]_125 ,
    \rot_reg[0]_126 ,
    \rot_reg[0]_127 ,
    \rot_reg[0]_128 ,
    \rot_reg[0]_129 ,
    \rot_reg[0]_130 ,
    \rot_reg[0]_131 ,
    \rot_reg[0]_132 ,
    \rot_reg[0]_133 ,
    \rot_reg[0]_134 ,
    \rot_reg[0]_135 ,
    \rot_reg[0]_136 ,
    \rot_reg[0]_137 ,
    \rot_reg[0]_138 ,
    \rot_reg[0]_139 ,
    \rot_reg[0]_140 ,
    \rot_reg[0]_141 ,
    \rot_reg[0]_142 ,
    \rot_reg[0]_143 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \axis_tkeep_reg[6] ,
    \rot_reg[0]_144 ,
    \rot_reg[0]_145 ,
    \rot_reg[0]_146 ,
    Q,
    din,
    full,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[15] ,
    \rd_ptr_reg[0]_0 ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    \rd_ptr_reg[2]_2 ,
    data_valid,
    \rd_ptr_reg[0]_1 ,
    \rd_ptr_reg[0]_2 ,
    \axis_tdata_reg[504] ,
    \rot_reg[0]_147 ,
    \rd_ptr_reg[2]_3 ,
    ptp_rd_en_reg,
    ptp_rd_en_reg_0,
    ptp_rd_en_reg_1,
    \axis_tkeep_reg[31]_1 ,
    \axis_tkeep_reg[31]_2 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rd_ptr[2]_i_4__0_0 ,
    \rd_ptr[2]_i_4__0_1 ,
    \axis_tdata_reg[390] ,
    \axis_tdata_reg[504]_0 ,
    \axis_tdata_reg[505] ,
    \axis_tdata_reg[509] ,
    \axis_tdata_reg[389] ,
    \axis_tdata_reg[509]_0 ,
    \axis_tdata_reg[510] ,
    \axis_tdata_reg[496] ,
    \axis_tdata_reg[497] ,
    \axis_tdata_reg[501] ,
    \axis_tdata_reg[502] ,
    \axis_tdata_reg[488] ,
    \axis_tdata_reg[489] ,
    \axis_tdata_reg[493] ,
    \axis_tdata_reg[494] ,
    \axis_tdata_reg[480] ,
    \axis_tdata_reg[481] ,
    \axis_tdata_reg[485] ,
    \axis_tdata_reg[486] ,
    \axis_tdata_reg[472] ,
    \axis_tdata_reg[473] ,
    \axis_tdata_reg[477] ,
    \axis_tdata_reg[478] ,
    \axis_tdata_reg[464] ,
    \axis_tdata_reg[465] ,
    \axis_tdata_reg[469] ,
    \axis_tdata_reg[470] ,
    \axis_tdata_reg[456] ,
    \axis_tdata_reg[457] ,
    \axis_tdata_reg[461] ,
    \axis_tdata_reg[462] ,
    \axis_tdata_reg[448] ,
    \axis_tdata_reg[449] ,
    \axis_tdata_reg[453] ,
    \axis_tdata_reg[454] ,
    \axis_tdata_reg[440] ,
    \axis_tdata_reg[441] ,
    \axis_tdata_reg[445] ,
    \axis_tdata_reg[446] ,
    \axis_tdata_reg[432] ,
    \axis_tdata_reg[433] ,
    \axis_tdata_reg[437] ,
    \axis_tdata_reg[438] ,
    \axis_tdata_reg[424] ,
    \axis_tdata_reg[425] ,
    \axis_tdata_reg[429] ,
    \axis_tdata_reg[430] ,
    \axis_tdata_reg[416] ,
    \axis_tdata_reg[417] ,
    \axis_tdata_reg[421] ,
    \axis_tdata_reg[422] ,
    \axis_tdata_reg[408] ,
    \axis_tdata_reg[409] ,
    \axis_tdata_reg[413] ,
    \axis_tdata_reg[414] ,
    \axis_tdata_reg[400] ,
    \axis_tdata_reg[401] ,
    \axis_tdata_reg[405] ,
    \axis_tdata_reg[406] ,
    \axis_tdata_reg[392] ,
    \axis_tdata_reg[393] ,
    \axis_tdata_reg[397] ,
    \axis_tdata_reg[398] ,
    \axis_tdata_reg[384] ,
    \axis_tdata_reg[385] ,
    \axis_tdata_reg[389]_0 ,
    \axis_tdata_reg[390]_0 ,
    \axis_tkeep_reg[53] ,
    \axis_tkeep_reg[54] ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    \axis_tdata_reg[322] ,
    \axis_tdata_reg[120] ,
    \axis_tdata_reg[120]_0 ,
    \axis_tdata_reg[120]_1 ,
    \axis_tdata_reg[121] ,
    \axis_tdata_reg[122] ,
    \axis_tdata_reg[124] ,
    \axis_tdata_reg[125] ,
    \axis_tdata_reg[127] ,
    \axis_tdata_reg[112] ,
    \axis_tdata_reg[113] ,
    \axis_tdata_reg[114] ,
    \axis_tdata_reg[116] ,
    \axis_tdata_reg[117] ,
    \axis_tdata_reg[119] ,
    \axis_tdata_reg[104] ,
    \axis_tdata_reg[105] ,
    \axis_tdata_reg[106] ,
    \axis_tdata_reg[108] ,
    \axis_tdata_reg[109] ,
    \axis_tdata_reg[111] ,
    \axis_tdata_reg[96] ,
    \axis_tdata_reg[97] ,
    \axis_tdata_reg[98] ,
    \axis_tdata_reg[100] ,
    \axis_tdata_reg[101] ,
    \axis_tdata_reg[103] ,
    \axis_tdata_reg[88] ,
    \axis_tdata_reg[89] ,
    \axis_tdata_reg[90] ,
    \axis_tdata_reg[92] ,
    \axis_tdata_reg[93] ,
    \axis_tdata_reg[95] ,
    \axis_tdata_reg[80] ,
    \axis_tdata_reg[81] ,
    \axis_tdata_reg[82] ,
    \axis_tdata_reg[84] ,
    \axis_tdata_reg[85] ,
    \axis_tdata_reg[87] ,
    \axis_tdata_reg[72] ,
    \axis_tdata_reg[73] ,
    \axis_tdata_reg[74] ,
    \axis_tdata_reg[76] ,
    \axis_tdata_reg[77] ,
    \axis_tdata_reg[79] ,
    \axis_tdata_reg[64] ,
    \axis_tdata_reg[65] ,
    \axis_tdata_reg[66] ,
    \axis_tdata_reg[68] ,
    \axis_tdata_reg[69] ,
    \axis_tdata_reg[71] ,
    \axis_tdata_reg[56] ,
    \axis_tdata_reg[57] ,
    \axis_tdata_reg[58] ,
    \axis_tdata_reg[60] ,
    \axis_tdata_reg[61] ,
    \axis_tdata_reg[63] ,
    \axis_tdata_reg[48] ,
    \axis_tdata_reg[49] ,
    \axis_tdata_reg[50] ,
    \axis_tdata_reg[52] ,
    \axis_tdata_reg[53] ,
    \axis_tdata_reg[55] ,
    \axis_tdata_reg[40] ,
    \axis_tdata_reg[41] ,
    \axis_tdata_reg[42] ,
    \axis_tdata_reg[44] ,
    \axis_tdata_reg[45] ,
    \axis_tdata_reg[47] ,
    \axis_tdata_reg[32] ,
    \axis_tdata_reg[33] ,
    \axis_tdata_reg[34] ,
    \axis_tdata_reg[36] ,
    \axis_tdata_reg[37] ,
    \axis_tdata_reg[39] ,
    \axis_tdata_reg[24] ,
    \axis_tdata_reg[25] ,
    \axis_tdata_reg[26] ,
    \axis_tdata_reg[28] ,
    \axis_tdata_reg[29] ,
    \axis_tdata_reg[31] ,
    \axis_tdata_reg[16] ,
    \axis_tdata_reg[17] ,
    \axis_tdata_reg[18] ,
    \axis_tdata_reg[20] ,
    \axis_tdata_reg[21] ,
    \axis_tdata_reg[23] ,
    \axis_tdata_reg[8] ,
    \axis_tdata_reg[9] ,
    \axis_tdata_reg[10] ,
    \axis_tdata_reg[12] ,
    \axis_tdata_reg[13] ,
    \axis_tdata_reg[15] ,
    \axis_tdata_reg[0] ,
    \axis_tdata_reg[1] ,
    \axis_tdata_reg[2] ,
    \axis_tdata_reg[4] ,
    \axis_tdata_reg[5] ,
    \axis_tdata_reg[7] ,
    \axis_tkeep_reg[15]_0 ,
    \axis_tkeep_reg[15]_1 ,
    \axis_tkeep_reg[6]_0 ,
    ptp_rd_en_i_5_1,
    \rd_ptr[2]_i_4__0_2 ,
    \rd_ptr[2]_i_4__0_3 ,
    \wr_ptr_reg[0]_0 ,
    rx_clk);
  output [11:0]D;
  output [2:0]rx_clk_0;
  output [0:0]\rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output [3:0]SR;
  output \rot_reg[1] ;
  output \rot_reg[0]_1 ;
  output [118:0]dout;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [0:0]E;
  output p_0_in;
  output ptp_rd_en_i_5_0;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output [0:0]\wr_ptr_reg[2]_1 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output [159:0]rx_clk_1;
  output [0:0]lbus_err;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  output \rot_reg[0]_121 ;
  output \rot_reg[0]_122 ;
  output \rot_reg[0]_123 ;
  output \rot_reg[0]_124 ;
  output \rot_reg[0]_125 ;
  output \rot_reg[0]_126 ;
  output \rot_reg[0]_127 ;
  output \rot_reg[0]_128 ;
  output \rot_reg[0]_129 ;
  output \rot_reg[0]_130 ;
  output \rot_reg[0]_131 ;
  output \rot_reg[0]_132 ;
  output \rot_reg[0]_133 ;
  output \rot_reg[0]_134 ;
  output \rot_reg[0]_135 ;
  output \rot_reg[0]_136 ;
  output \rot_reg[0]_137 ;
  output \rot_reg[0]_138 ;
  output \rot_reg[0]_139 ;
  output \rot_reg[0]_140 ;
  output \rot_reg[0]_141 ;
  output \rot_reg[0]_142 ;
  output \rot_reg[0]_143 ;
  input \rd_ptr_reg[2]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input [0:0]\axis_tkeep_reg[6] ;
  input \rot_reg[0]_144 ;
  input \rot_reg[0]_145 ;
  input \rot_reg[0]_146 ;
  input [1:0]Q;
  input [135:0]din;
  input [2:0]full;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[15] ;
  input [52:0]\rd_ptr_reg[0]_0 ;
  input [117:0]\rot_reg[1]_2 ;
  input [34:0]\rot_reg[1]_3 ;
  input \rd_ptr_reg[2]_2 ;
  input [2:0]data_valid;
  input \rd_ptr_reg[0]_1 ;
  input \rd_ptr_reg[0]_2 ;
  input \axis_tdata_reg[504] ;
  input \rot_reg[0]_147 ;
  input \rd_ptr_reg[2]_3 ;
  input ptp_rd_en_reg;
  input ptp_rd_en_reg_0;
  input ptp_rd_en_reg_1;
  input \axis_tkeep_reg[31]_1 ;
  input \axis_tkeep_reg[31]_2 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input \rd_ptr[2]_i_4__0_0 ;
  input \rd_ptr[2]_i_4__0_1 ;
  input \axis_tdata_reg[390] ;
  input \axis_tdata_reg[504]_0 ;
  input \axis_tdata_reg[505] ;
  input \axis_tdata_reg[509] ;
  input \axis_tdata_reg[389] ;
  input \axis_tdata_reg[509]_0 ;
  input \axis_tdata_reg[510] ;
  input \axis_tdata_reg[496] ;
  input \axis_tdata_reg[497] ;
  input \axis_tdata_reg[501] ;
  input \axis_tdata_reg[502] ;
  input \axis_tdata_reg[488] ;
  input \axis_tdata_reg[489] ;
  input \axis_tdata_reg[493] ;
  input \axis_tdata_reg[494] ;
  input \axis_tdata_reg[480] ;
  input \axis_tdata_reg[481] ;
  input \axis_tdata_reg[485] ;
  input \axis_tdata_reg[486] ;
  input \axis_tdata_reg[472] ;
  input \axis_tdata_reg[473] ;
  input \axis_tdata_reg[477] ;
  input \axis_tdata_reg[478] ;
  input \axis_tdata_reg[464] ;
  input \axis_tdata_reg[465] ;
  input \axis_tdata_reg[469] ;
  input \axis_tdata_reg[470] ;
  input \axis_tdata_reg[456] ;
  input \axis_tdata_reg[457] ;
  input \axis_tdata_reg[461] ;
  input \axis_tdata_reg[462] ;
  input \axis_tdata_reg[448] ;
  input \axis_tdata_reg[449] ;
  input \axis_tdata_reg[453] ;
  input \axis_tdata_reg[454] ;
  input \axis_tdata_reg[440] ;
  input \axis_tdata_reg[441] ;
  input \axis_tdata_reg[445] ;
  input \axis_tdata_reg[446] ;
  input \axis_tdata_reg[432] ;
  input \axis_tdata_reg[433] ;
  input \axis_tdata_reg[437] ;
  input \axis_tdata_reg[438] ;
  input \axis_tdata_reg[424] ;
  input \axis_tdata_reg[425] ;
  input \axis_tdata_reg[429] ;
  input \axis_tdata_reg[430] ;
  input \axis_tdata_reg[416] ;
  input \axis_tdata_reg[417] ;
  input \axis_tdata_reg[421] ;
  input \axis_tdata_reg[422] ;
  input \axis_tdata_reg[408] ;
  input \axis_tdata_reg[409] ;
  input \axis_tdata_reg[413] ;
  input \axis_tdata_reg[414] ;
  input \axis_tdata_reg[400] ;
  input \axis_tdata_reg[401] ;
  input \axis_tdata_reg[405] ;
  input \axis_tdata_reg[406] ;
  input \axis_tdata_reg[392] ;
  input \axis_tdata_reg[393] ;
  input \axis_tdata_reg[397] ;
  input \axis_tdata_reg[398] ;
  input \axis_tdata_reg[384] ;
  input \axis_tdata_reg[385] ;
  input \axis_tdata_reg[389]_0 ;
  input \axis_tdata_reg[390]_0 ;
  input \axis_tkeep_reg[53] ;
  input \axis_tkeep_reg[54] ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input \axis_tdata_reg[322] ;
  input \axis_tdata_reg[120] ;
  input \axis_tdata_reg[120]_0 ;
  input \axis_tdata_reg[120]_1 ;
  input \axis_tdata_reg[121] ;
  input \axis_tdata_reg[122] ;
  input \axis_tdata_reg[124] ;
  input \axis_tdata_reg[125] ;
  input \axis_tdata_reg[127] ;
  input \axis_tdata_reg[112] ;
  input \axis_tdata_reg[113] ;
  input \axis_tdata_reg[114] ;
  input \axis_tdata_reg[116] ;
  input \axis_tdata_reg[117] ;
  input \axis_tdata_reg[119] ;
  input \axis_tdata_reg[104] ;
  input \axis_tdata_reg[105] ;
  input \axis_tdata_reg[106] ;
  input \axis_tdata_reg[108] ;
  input \axis_tdata_reg[109] ;
  input \axis_tdata_reg[111] ;
  input \axis_tdata_reg[96] ;
  input \axis_tdata_reg[97] ;
  input \axis_tdata_reg[98] ;
  input \axis_tdata_reg[100] ;
  input \axis_tdata_reg[101] ;
  input \axis_tdata_reg[103] ;
  input \axis_tdata_reg[88] ;
  input \axis_tdata_reg[89] ;
  input \axis_tdata_reg[90] ;
  input \axis_tdata_reg[92] ;
  input \axis_tdata_reg[93] ;
  input \axis_tdata_reg[95] ;
  input \axis_tdata_reg[80] ;
  input \axis_tdata_reg[81] ;
  input \axis_tdata_reg[82] ;
  input \axis_tdata_reg[84] ;
  input \axis_tdata_reg[85] ;
  input \axis_tdata_reg[87] ;
  input \axis_tdata_reg[72] ;
  input \axis_tdata_reg[73] ;
  input \axis_tdata_reg[74] ;
  input \axis_tdata_reg[76] ;
  input \axis_tdata_reg[77] ;
  input \axis_tdata_reg[79] ;
  input \axis_tdata_reg[64] ;
  input \axis_tdata_reg[65] ;
  input \axis_tdata_reg[66] ;
  input \axis_tdata_reg[68] ;
  input \axis_tdata_reg[69] ;
  input \axis_tdata_reg[71] ;
  input \axis_tdata_reg[56] ;
  input \axis_tdata_reg[57] ;
  input \axis_tdata_reg[58] ;
  input \axis_tdata_reg[60] ;
  input \axis_tdata_reg[61] ;
  input \axis_tdata_reg[63] ;
  input \axis_tdata_reg[48] ;
  input \axis_tdata_reg[49] ;
  input \axis_tdata_reg[50] ;
  input \axis_tdata_reg[52] ;
  input \axis_tdata_reg[53] ;
  input \axis_tdata_reg[55] ;
  input \axis_tdata_reg[40] ;
  input \axis_tdata_reg[41] ;
  input \axis_tdata_reg[42] ;
  input \axis_tdata_reg[44] ;
  input \axis_tdata_reg[45] ;
  input \axis_tdata_reg[47] ;
  input \axis_tdata_reg[32] ;
  input \axis_tdata_reg[33] ;
  input \axis_tdata_reg[34] ;
  input \axis_tdata_reg[36] ;
  input \axis_tdata_reg[37] ;
  input \axis_tdata_reg[39] ;
  input \axis_tdata_reg[24] ;
  input \axis_tdata_reg[25] ;
  input \axis_tdata_reg[26] ;
  input \axis_tdata_reg[28] ;
  input \axis_tdata_reg[29] ;
  input \axis_tdata_reg[31] ;
  input \axis_tdata_reg[16] ;
  input \axis_tdata_reg[17] ;
  input \axis_tdata_reg[18] ;
  input \axis_tdata_reg[20] ;
  input \axis_tdata_reg[21] ;
  input \axis_tdata_reg[23] ;
  input \axis_tdata_reg[8] ;
  input \axis_tdata_reg[9] ;
  input \axis_tdata_reg[10] ;
  input \axis_tdata_reg[12] ;
  input \axis_tdata_reg[13] ;
  input \axis_tdata_reg[15] ;
  input \axis_tdata_reg[0] ;
  input \axis_tdata_reg[1] ;
  input \axis_tdata_reg[2] ;
  input \axis_tdata_reg[4] ;
  input \axis_tdata_reg[5] ;
  input \axis_tdata_reg[7] ;
  input \axis_tkeep_reg[15]_0 ;
  input \axis_tkeep_reg[15]_1 ;
  input \axis_tkeep_reg[6]_0 ;
  input ptp_rd_en_i_5_1;
  input \rd_ptr[2]_i_4__0_2 ;
  input \rd_ptr[2]_i_4__0_3 ;
  input [0:0]\wr_ptr_reg[0]_0 ;
  input rx_clk;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [3:0]SR;
  wire \axis_tdata_reg[0] ;
  wire \axis_tdata_reg[100] ;
  wire \axis_tdata_reg[101] ;
  wire \axis_tdata_reg[103] ;
  wire \axis_tdata_reg[104] ;
  wire \axis_tdata_reg[105] ;
  wire \axis_tdata_reg[106] ;
  wire \axis_tdata_reg[108] ;
  wire \axis_tdata_reg[109] ;
  wire \axis_tdata_reg[10] ;
  wire \axis_tdata_reg[111] ;
  wire \axis_tdata_reg[112] ;
  wire \axis_tdata_reg[113] ;
  wire \axis_tdata_reg[114] ;
  wire \axis_tdata_reg[116] ;
  wire \axis_tdata_reg[117] ;
  wire \axis_tdata_reg[119] ;
  wire \axis_tdata_reg[120] ;
  wire \axis_tdata_reg[120]_0 ;
  wire \axis_tdata_reg[120]_1 ;
  wire \axis_tdata_reg[121] ;
  wire \axis_tdata_reg[122] ;
  wire \axis_tdata_reg[124] ;
  wire \axis_tdata_reg[125] ;
  wire \axis_tdata_reg[127] ;
  wire \axis_tdata_reg[12] ;
  wire \axis_tdata_reg[13] ;
  wire \axis_tdata_reg[15] ;
  wire \axis_tdata_reg[16] ;
  wire \axis_tdata_reg[17] ;
  wire \axis_tdata_reg[18] ;
  wire \axis_tdata_reg[1] ;
  wire \axis_tdata_reg[20] ;
  wire \axis_tdata_reg[21] ;
  wire \axis_tdata_reg[23] ;
  wire \axis_tdata_reg[24] ;
  wire \axis_tdata_reg[25] ;
  wire \axis_tdata_reg[26] ;
  wire \axis_tdata_reg[28] ;
  wire \axis_tdata_reg[29] ;
  wire \axis_tdata_reg[2] ;
  wire \axis_tdata_reg[31] ;
  wire \axis_tdata_reg[322] ;
  wire \axis_tdata_reg[32] ;
  wire \axis_tdata_reg[33] ;
  wire \axis_tdata_reg[34] ;
  wire \axis_tdata_reg[36] ;
  wire \axis_tdata_reg[37] ;
  wire \axis_tdata_reg[384] ;
  wire \axis_tdata_reg[385] ;
  wire \axis_tdata_reg[389] ;
  wire \axis_tdata_reg[389]_0 ;
  wire \axis_tdata_reg[390] ;
  wire \axis_tdata_reg[390]_0 ;
  wire \axis_tdata_reg[392] ;
  wire \axis_tdata_reg[393] ;
  wire \axis_tdata_reg[397] ;
  wire \axis_tdata_reg[398] ;
  wire \axis_tdata_reg[39] ;
  wire \axis_tdata_reg[400] ;
  wire \axis_tdata_reg[401] ;
  wire \axis_tdata_reg[405] ;
  wire \axis_tdata_reg[406] ;
  wire \axis_tdata_reg[408] ;
  wire \axis_tdata_reg[409] ;
  wire \axis_tdata_reg[40] ;
  wire \axis_tdata_reg[413] ;
  wire \axis_tdata_reg[414] ;
  wire \axis_tdata_reg[416] ;
  wire \axis_tdata_reg[417] ;
  wire \axis_tdata_reg[41] ;
  wire \axis_tdata_reg[421] ;
  wire \axis_tdata_reg[422] ;
  wire \axis_tdata_reg[424] ;
  wire \axis_tdata_reg[425] ;
  wire \axis_tdata_reg[429] ;
  wire \axis_tdata_reg[42] ;
  wire \axis_tdata_reg[430] ;
  wire \axis_tdata_reg[432] ;
  wire \axis_tdata_reg[433] ;
  wire \axis_tdata_reg[437] ;
  wire \axis_tdata_reg[438] ;
  wire \axis_tdata_reg[440] ;
  wire \axis_tdata_reg[441] ;
  wire \axis_tdata_reg[445] ;
  wire \axis_tdata_reg[446] ;
  wire \axis_tdata_reg[448] ;
  wire \axis_tdata_reg[449] ;
  wire \axis_tdata_reg[44] ;
  wire \axis_tdata_reg[453] ;
  wire \axis_tdata_reg[454] ;
  wire \axis_tdata_reg[456] ;
  wire \axis_tdata_reg[457] ;
  wire \axis_tdata_reg[45] ;
  wire \axis_tdata_reg[461] ;
  wire \axis_tdata_reg[462] ;
  wire \axis_tdata_reg[464] ;
  wire \axis_tdata_reg[465] ;
  wire \axis_tdata_reg[469] ;
  wire \axis_tdata_reg[470] ;
  wire \axis_tdata_reg[472] ;
  wire \axis_tdata_reg[473] ;
  wire \axis_tdata_reg[477] ;
  wire \axis_tdata_reg[478] ;
  wire \axis_tdata_reg[47] ;
  wire \axis_tdata_reg[480] ;
  wire \axis_tdata_reg[481] ;
  wire \axis_tdata_reg[485] ;
  wire \axis_tdata_reg[486] ;
  wire \axis_tdata_reg[488] ;
  wire \axis_tdata_reg[489] ;
  wire \axis_tdata_reg[48] ;
  wire \axis_tdata_reg[493] ;
  wire \axis_tdata_reg[494] ;
  wire \axis_tdata_reg[496] ;
  wire \axis_tdata_reg[497] ;
  wire \axis_tdata_reg[49] ;
  wire \axis_tdata_reg[4] ;
  wire \axis_tdata_reg[501] ;
  wire \axis_tdata_reg[502] ;
  wire \axis_tdata_reg[504] ;
  wire \axis_tdata_reg[504]_0 ;
  wire \axis_tdata_reg[505] ;
  wire \axis_tdata_reg[509] ;
  wire \axis_tdata_reg[509]_0 ;
  wire \axis_tdata_reg[50] ;
  wire \axis_tdata_reg[510] ;
  wire \axis_tdata_reg[52] ;
  wire \axis_tdata_reg[53] ;
  wire \axis_tdata_reg[55] ;
  wire \axis_tdata_reg[56] ;
  wire \axis_tdata_reg[57] ;
  wire \axis_tdata_reg[58] ;
  wire \axis_tdata_reg[5] ;
  wire \axis_tdata_reg[60] ;
  wire \axis_tdata_reg[61] ;
  wire \axis_tdata_reg[63] ;
  wire \axis_tdata_reg[64] ;
  wire \axis_tdata_reg[65] ;
  wire \axis_tdata_reg[66] ;
  wire \axis_tdata_reg[68] ;
  wire \axis_tdata_reg[69] ;
  wire \axis_tdata_reg[71] ;
  wire \axis_tdata_reg[72] ;
  wire \axis_tdata_reg[73] ;
  wire \axis_tdata_reg[74] ;
  wire \axis_tdata_reg[76] ;
  wire \axis_tdata_reg[77] ;
  wire \axis_tdata_reg[79] ;
  wire \axis_tdata_reg[7] ;
  wire \axis_tdata_reg[80] ;
  wire \axis_tdata_reg[81] ;
  wire \axis_tdata_reg[82] ;
  wire \axis_tdata_reg[84] ;
  wire \axis_tdata_reg[85] ;
  wire \axis_tdata_reg[87] ;
  wire \axis_tdata_reg[88] ;
  wire \axis_tdata_reg[89] ;
  wire \axis_tdata_reg[8] ;
  wire \axis_tdata_reg[90] ;
  wire \axis_tdata_reg[92] ;
  wire \axis_tdata_reg[93] ;
  wire \axis_tdata_reg[95] ;
  wire \axis_tdata_reg[96] ;
  wire \axis_tdata_reg[97] ;
  wire \axis_tdata_reg[98] ;
  wire \axis_tdata_reg[9] ;
  wire \axis_tkeep[15]_i_3_n_0 ;
  wire \axis_tkeep[31]_i_4_n_0 ;
  wire \axis_tkeep[47]_i_4_n_0 ;
  wire \axis_tkeep[63]_i_18_n_0 ;
  wire \axis_tkeep[63]_i_19_n_0 ;
  wire \axis_tkeep[63]_i_5_n_0 ;
  wire \axis_tkeep[63]_i_6_n_0 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[15]_1 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[31]_0 ;
  wire \axis_tkeep_reg[31]_1 ;
  wire \axis_tkeep_reg[31]_2 ;
  wire \axis_tkeep_reg[47] ;
  wire \axis_tkeep_reg[53] ;
  wire \axis_tkeep_reg[54] ;
  wire [0:0]\axis_tkeep_reg[6] ;
  wire \axis_tkeep_reg[6]_0 ;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [2:0]data_valid;
  wire [135:0]din;
  wire [118:0]dout;
  wire [129:1]\dout[0]_0 ;
  wire [2:0]full;
  wire [3:0]lbus_ena;
  wire [0:0]lbus_err;
  wire [1:0]lbus_mty;
  wire p_0_in;
  wire ptp_rd_en_i_3_n_0;
  wire ptp_rd_en_i_5_0;
  wire ptp_rd_en_i_5_1;
  wire ptp_rd_en_i_5_n_0;
  wire ptp_rd_en_i_9_n_0;
  wire ptp_rd_en_reg;
  wire ptp_rd_en_reg_0;
  wire ptp_rd_en_reg_1;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire \rd_ptr[2]_i_2_n_0 ;
  wire \rd_ptr[2]_i_3__2_n_0 ;
  wire \rd_ptr[2]_i_4__0_0 ;
  wire \rd_ptr[2]_i_4__0_1 ;
  wire \rd_ptr[2]_i_4__0_2 ;
  wire \rd_ptr[2]_i_4__0_3 ;
  wire \rd_ptr[2]_i_4__2_n_0 ;
  wire \rd_ptr[2]_i_5__1_n_0 ;
  wire \rd_ptr[2]_i_6_n_0 ;
  wire \rd_ptr[2]_i_7_n_0 ;
  wire [52:0]\rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire \rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire [0:0]\rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_126 ;
  wire \rot_reg[0]_127 ;
  wire \rot_reg[0]_128 ;
  wire \rot_reg[0]_129 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_130 ;
  wire \rot_reg[0]_131 ;
  wire \rot_reg[0]_132 ;
  wire \rot_reg[0]_133 ;
  wire \rot_reg[0]_134 ;
  wire \rot_reg[0]_135 ;
  wire \rot_reg[0]_136 ;
  wire \rot_reg[0]_137 ;
  wire \rot_reg[0]_138 ;
  wire \rot_reg[0]_139 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_140 ;
  wire \rot_reg[0]_141 ;
  wire \rot_reg[0]_142 ;
  wire \rot_reg[0]_143 ;
  wire \rot_reg[0]_144 ;
  wire \rot_reg[0]_145 ;
  wire \rot_reg[0]_146 ;
  wire \rot_reg[0]_147 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire [117:0]\rot_reg[1]_2 ;
  wire [34:0]\rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire [2:0]rx_clk_0;
  wire [159:0]rx_clk_1;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__0_n_0 ;
  wire \wr_ptr[2]_i_7_n_0 ;
  wire [0:0]\wr_ptr_reg[0]_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [0:0]\wr_ptr_reg[2]_1 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[0]_i_1 
       (.I0(dout[105]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [105]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[0] ),
        .O(rx_clk_1[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[100]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [24]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[100] ),
        .O(rx_clk_1[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[101]_i_1 
       (.I0(dout[25]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [25]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[101] ),
        .O(rx_clk_1[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[103]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [27]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[103] ),
        .O(rx_clk_1[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[104]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [14]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[104] ),
        .O(rx_clk_1[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[105]_i_1 
       (.I0(\dout[0]_0 [17]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [15]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[105] ),
        .O(rx_clk_1[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[106]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [16]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[106] ),
        .O(rx_clk_1[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[108]_i_1 
       (.I0(dout[17]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [17]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[108] ),
        .O(rx_clk_1[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[109]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [18]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[109] ),
        .O(rx_clk_1[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[10]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [100]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[10] ),
        .O(rx_clk_1[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[111]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [20]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[111] ),
        .O(rx_clk_1[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[112]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [7]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[112] ),
        .O(rx_clk_1[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[113]_i_1 
       (.I0(\dout[0]_0 [9]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [8]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[113] ),
        .O(rx_clk_1[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[114]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [9]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[114] ),
        .O(rx_clk_1[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[116]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [10]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[116] ),
        .O(rx_clk_1[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[117]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [11]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[117] ),
        .O(rx_clk_1[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[119]_i_1 
       (.I0(dout[13]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [13]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[119] ),
        .O(rx_clk_1[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[120]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [0]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[120]_1 ),
        .O(rx_clk_1[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[121]_i_1 
       (.I0(\dout[0]_0 [1]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [1]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[121] ),
        .O(rx_clk_1[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[122]_i_1 
       (.I0(dout[1]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [2]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[122] ),
        .O(rx_clk_1[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[124]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [3]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[124] ),
        .O(rx_clk_1[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[125]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [4]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[125] ),
        .O(rx_clk_1[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[127]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [6]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[127] ),
        .O(rx_clk_1[95]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[128]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[105]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[129]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [121]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [106]),
        .O(\rot_reg[0]_119 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[12]_i_1 
       (.I0(dout[101]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [101]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[12] ),
        .O(rx_clk_1[9]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[130]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[106]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [46]),
        .O(\rot_reg[0]_120 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[133]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [47]),
        .O(\rot_reg[0]_121 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[134]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [110]),
        .O(\rot_reg[0]_122 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[136]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[98]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [42]),
        .O(\rot_reg[0]_113 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[137]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [113]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [99]),
        .O(\rot_reg[0]_114 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[138]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [43]),
        .O(\rot_reg[0]_115 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[13]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [102]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[13] ),
        .O(rx_clk_1[10]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[141]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [44]),
        .O(\rot_reg[0]_116 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[142]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [103]),
        .O(\rot_reg[0]_117 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[144]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [39]),
        .O(\rot_reg[0]_108 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[145]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [105]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [92]),
        .O(\rot_reg[0]_109 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[146]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [40]),
        .O(\rot_reg[0]_110 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[149]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [41]),
        .O(\rot_reg[0]_111 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[150]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[96]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [96]),
        .O(\rot_reg[0]_112 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[152]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [36]),
        .O(\rot_reg[0]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[153]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [97]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [85]),
        .O(\rot_reg[0]_104 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[154]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [37]),
        .O(\rot_reg[0]_105 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[157]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[88]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_106 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[158]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[89]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [89]),
        .O(\rot_reg[0]_107 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[15]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [104]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[15] ),
        .O(rx_clk_1[11]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[160]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [33]),
        .O(\rot_reg[0]_98 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[161]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [89]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [78]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[162]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [34]),
        .O(\rot_reg[0]_100 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[165]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[81]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [35]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[166]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[82]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [82]),
        .O(\rot_reg[0]_102 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[168]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [30]),
        .O(\rot_reg[0]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[169]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [81]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [71]),
        .O(\rot_reg[0]_94 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[16]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [91]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[16] ),
        .O(rx_clk_1[12]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[170]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_95 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[173]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[74]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [32]),
        .O(\rot_reg[0]_96 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[174]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [75]),
        .O(\rot_reg[0]_97 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[176]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [27]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[177]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [73]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [64]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[178]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [28]),
        .O(\rot_reg[0]_90 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[17]_i_1 
       (.I0(\dout[0]_0 [105]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [92]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[17] ),
        .O(rx_clk_1[13]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[181]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [29]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[182]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [68]),
        .O(\rot_reg[0]_92 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[184]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[56]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_83 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[185]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [65]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [57]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[186]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[57]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [25]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[189]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [26]),
        .O(\rot_reg[0]_86 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[18]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [93]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[18] ),
        .O(rx_clk_1[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[190]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [61]),
        .O(\rot_reg[0]_87 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[192]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[49]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [21]),
        .O(\rot_reg[0]_78 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[193]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [57]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [50]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[194]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[50]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [22]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[197]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [23]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[198]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[54]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [54]),
        .O(\rot_reg[0]_82 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[1]_i_1 
       (.I0(\dout[0]_0 [121]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [106]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[1] ),
        .O(rx_clk_1[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[200]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[42]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [18]),
        .O(\rot_reg[0]_73 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[201]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [49]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [43]),
        .O(\rot_reg[0]_74 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[202]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [19]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[205]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[46]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [20]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[206]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [47]),
        .O(\rot_reg[0]_77 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[208]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [15]),
        .O(\rot_reg[0]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[209]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [41]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [36]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[20]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [94]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[20] ),
        .O(rx_clk_1[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[210]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [16]),
        .O(\rot_reg[0]_70 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[213]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_71 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[214]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[40]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [40]),
        .O(\rot_reg[0]_72 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[216]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [12]),
        .O(\rot_reg[0]_63 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[217]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [33]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [29]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[218]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [13]),
        .O(\rot_reg[0]_65 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[21]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [95]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[21] ),
        .O(rx_clk_1[16]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[221]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[32]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [14]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[222]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[33]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [33]),
        .O(\rot_reg[0]_67 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[224]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [9]),
        .O(\rot_reg[0]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[225]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [25]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [22]),
        .O(\rot_reg[0]_59 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[226]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[22]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[229]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[25]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [11]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[230]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[26]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [26]),
        .O(\rot_reg[0]_62 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[232]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[14]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [6]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[233]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [17]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [15]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[234]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [7]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[237]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[18]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [8]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[238]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [19]),
        .O(\rot_reg[0]_57 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[23]_i_1 
       (.I0(dout[97]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [97]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[23] ),
        .O(rx_clk_1[17]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[240]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_48 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[241]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [9]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [8]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[242]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[8]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [4]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[245]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [5]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[246]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [12]),
        .O(\rot_reg[0]_52 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[248]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[0]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [0]),
        .O(\rot_reg[0]_43 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[249]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(\dout[0]_0 [1]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [1]),
        .O(\rot_reg[0]_44 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[24]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [84]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[24] ),
        .O(rx_clk_1[18]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[250]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[1]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [1]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[253]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[390] ),
        .I3(\rd_ptr_reg[0]_0 [2]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[254]_i_2 
       (.I0(\axis_tdata_reg[389] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [5]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[257]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [121]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [106]),
        .O(\rot_reg[0]_40 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[258]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[106]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [30]),
        .O(\rot_reg[0]_142 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[25]_i_1 
       (.I0(\dout[0]_0 [97]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [85]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[25] ),
        .O(rx_clk_1[19]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[263]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [111]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[265]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [113]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [99]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[266]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [28]),
        .O(\rot_reg[0]_141 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[26]_i_1 
       (.I0(dout[85]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [86]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[26] ),
        .O(rx_clk_1[20]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[271]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[104]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [104]),
        .O(\rot_reg[0]_39 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[273]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [105]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [92]),
        .O(\rot_reg[0]_36 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[274]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [26]),
        .O(\rot_reg[0]_140 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[279]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[97]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [97]),
        .O(\rot_reg[0]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[281]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [97]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [85]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[282]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [24]),
        .O(\rot_reg[0]_139 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[287]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[90]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [90]),
        .O(\rot_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[289]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [89]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [78]),
        .O(\rot_reg[0]_32 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[28]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [87]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[28] ),
        .O(rx_clk_1[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[290]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [22]),
        .O(\rot_reg[0]_138 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[295]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [83]),
        .O(\rot_reg[0]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[297]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [81]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [71]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[298]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [20]),
        .O(\rot_reg[0]_137 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[29]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [88]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[29] ),
        .O(rx_clk_1[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[2]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [107]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[2] ),
        .O(rx_clk_1[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[303]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [76]),
        .O(\rot_reg[0]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[305]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [73]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [64]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[306]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [18]),
        .O(\rot_reg[0]_136 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[311]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [69]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[313]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [65]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [57]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[314]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[57]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [16]),
        .O(\rot_reg[0]_135 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[319]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [62]),
        .O(\rot_reg[0]_27 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[31]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [90]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[31] ),
        .O(rx_clk_1[23]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[321]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [57]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [50]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[322]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[50]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_3 [14]),
        .O(\rot_reg[0]_134 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[327]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [55]),
        .O(\rot_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[329]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [49]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [43]),
        .O(\rot_reg[0]_22 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[32]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [77]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[32] ),
        .O(rx_clk_1[24]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[330]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[43]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [12]),
        .O(\rot_reg[0]_133 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[335]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[48]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [48]),
        .O(\rot_reg[0]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[337]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [41]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [36]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[338]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[36]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [10]),
        .O(\rot_reg[0]_132 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[33]_i_1 
       (.I0(\dout[0]_0 [89]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [78]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[33] ),
        .O(rx_clk_1[25]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[343]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[41]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [41]),
        .O(\rot_reg[0]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[345]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [33]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [29]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[346]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[29]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [8]),
        .O(\rot_reg[0]_131 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[34]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [79]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[34] ),
        .O(rx_clk_1[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[351]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[34]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [34]),
        .O(\rot_reg[0]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[353]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [25]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [22]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[354]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[22]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [6]),
        .O(\rot_reg[0]_130 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[359]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [27]),
        .O(\rot_reg[0]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[361]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [17]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [15]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[362]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[15]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [4]),
        .O(\rot_reg[0]_129 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[367]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [20]),
        .O(\rot_reg[0]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[369]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [9]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [8]),
        .O(\rot_reg[0]_12 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[36]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [80]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[36] ),
        .O(rx_clk_1[27]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[370]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[8]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [2]),
        .O(\rot_reg[0]_128 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[375]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [13]),
        .O(\rot_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[377]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(\dout[0]_0 [1]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [1]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[378]_i_2 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[1]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [0]),
        .O(\rot_reg[0]_127 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[37]_i_1 
       (.I0(dout[81]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [81]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[37] ),
        .O(rx_clk_1[28]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[383]_i_2 
       (.I0(\axis_tdata_reg[390] ),
        .I1(dout[6]),
        .I2(\axis_tdata_reg[389] ),
        .I3(\rot_reg[1]_2 [6]),
        .O(\rot_reg[0]_11 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[384]_i_1 
       (.I0(dout[105]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [105]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[384] ),
        .O(rx_clk_1[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[385]_i_1 
       (.I0(\dout[0]_0 [121]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [106]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[385] ),
        .O(rx_clk_1[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[389]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [31]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[389]_0 ),
        .O(rx_clk_1[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[390]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [110]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[390]_0 ),
        .O(rx_clk_1[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[392]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [98]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[392] ),
        .O(rx_clk_1[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[393]_i_1 
       (.I0(\dout[0]_0 [113]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [99]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[393] ),
        .O(rx_clk_1[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[397]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [29]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[397] ),
        .O(rx_clk_1[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[398]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [103]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[398] ),
        .O(rx_clk_1[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[39]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [83]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[39] ),
        .O(rx_clk_1[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[400]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [91]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[400] ),
        .O(rx_clk_1[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[401]_i_1 
       (.I0(\dout[0]_0 [105]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [92]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[401] ),
        .O(rx_clk_1[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[405]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [27]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[405] ),
        .O(rx_clk_1[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[406]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [96]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[406] ),
        .O(rx_clk_1[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[408]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [84]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[408] ),
        .O(rx_clk_1[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[409]_i_1 
       (.I0(\dout[0]_0 [97]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [85]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[409] ),
        .O(rx_clk_1[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[40]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [70]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[40] ),
        .O(rx_clk_1[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[413]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [25]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[413] ),
        .O(rx_clk_1[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[414]_i_1 
       (.I0(dout[89]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [89]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[414] ),
        .O(rx_clk_1[111]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[416]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [77]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[416] ),
        .O(rx_clk_1[112]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[417]_i_1 
       (.I0(\dout[0]_0 [89]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [78]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[417] ),
        .O(rx_clk_1[113]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[41]_i_1 
       (.I0(\dout[0]_0 [81]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [71]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[41] ),
        .O(rx_clk_1[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[421]_i_1 
       (.I0(dout[81]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [23]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[421] ),
        .O(rx_clk_1[114]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[422]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [82]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[422] ),
        .O(rx_clk_1[115]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[424]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [70]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[424] ),
        .O(rx_clk_1[116]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[425]_i_1 
       (.I0(\dout[0]_0 [81]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [71]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[425] ),
        .O(rx_clk_1[117]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[429]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [21]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[429] ),
        .O(rx_clk_1[118]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[42]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [72]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[42] ),
        .O(rx_clk_1[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[430]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [75]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[430] ),
        .O(rx_clk_1[119]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[432]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [63]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[432] ),
        .O(rx_clk_1[120]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[433]_i_1 
       (.I0(\dout[0]_0 [73]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [64]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[433] ),
        .O(rx_clk_1[121]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[437]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [19]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[437] ),
        .O(rx_clk_1[122]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[438]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [68]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[438] ),
        .O(rx_clk_1[123]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[440]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [56]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[440] ),
        .O(rx_clk_1[124]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[441]_i_1 
       (.I0(\dout[0]_0 [65]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [57]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[441] ),
        .O(rx_clk_1[125]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[445]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [17]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[445] ),
        .O(rx_clk_1[126]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[446]_i_1 
       (.I0(dout[61]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [61]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[446] ),
        .O(rx_clk_1[127]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[448]_i_1 
       (.I0(dout[49]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [49]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[448] ),
        .O(rx_clk_1[128]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[449]_i_1 
       (.I0(\dout[0]_0 [57]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [50]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[449] ),
        .O(rx_clk_1[129]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[44]_i_1 
       (.I0(dout[73]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [73]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[44] ),
        .O(rx_clk_1[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[453]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [15]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[453] ),
        .O(rx_clk_1[130]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[454]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [54]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[454] ),
        .O(rx_clk_1[131]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[456]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [42]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[456] ),
        .O(rx_clk_1[132]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[457]_i_1 
       (.I0(\dout[0]_0 [49]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [43]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[457] ),
        .O(rx_clk_1[133]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[45]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [74]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[45] ),
        .O(rx_clk_1[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[461]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [13]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[461] ),
        .O(rx_clk_1[134]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[462]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [47]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[462] ),
        .O(rx_clk_1[135]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[464]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [35]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[464] ),
        .O(rx_clk_1[136]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[465]_i_1 
       (.I0(\dout[0]_0 [41]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [36]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[465] ),
        .O(rx_clk_1[137]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[469]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [11]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[469] ),
        .O(rx_clk_1[138]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[470]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [40]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[470] ),
        .O(rx_clk_1[139]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[472]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [28]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[472] ),
        .O(rx_clk_1[140]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[473]_i_1 
       (.I0(\dout[0]_0 [33]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [29]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[473] ),
        .O(rx_clk_1[141]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[477]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [9]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[477] ),
        .O(rx_clk_1[142]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[478]_i_1 
       (.I0(dout[33]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [33]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[478] ),
        .O(rx_clk_1[143]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[47]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [76]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[47] ),
        .O(rx_clk_1[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[480]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [21]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[480] ),
        .O(rx_clk_1[144]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[481]_i_1 
       (.I0(\dout[0]_0 [25]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [22]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[481] ),
        .O(rx_clk_1[145]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[485]_i_1 
       (.I0(dout[25]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [7]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[485] ),
        .O(rx_clk_1[146]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[486]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [26]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[486] ),
        .O(rx_clk_1[147]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[488]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [14]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[488] ),
        .O(rx_clk_1[148]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[489]_i_1 
       (.I0(\dout[0]_0 [17]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [15]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[489] ),
        .O(rx_clk_1[149]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[48]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [63]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[48] ),
        .O(rx_clk_1[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[493]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [5]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[493] ),
        .O(rx_clk_1[150]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[494]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [19]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[494] ),
        .O(rx_clk_1[151]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[496]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [7]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[496] ),
        .O(rx_clk_1[152]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[497]_i_1 
       (.I0(\dout[0]_0 [9]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [8]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[497] ),
        .O(rx_clk_1[153]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[49]_i_1 
       (.I0(\dout[0]_0 [73]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [64]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[49] ),
        .O(rx_clk_1[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[4]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [108]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[4] ),
        .O(rx_clk_1[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[501]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [3]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[501] ),
        .O(rx_clk_1[154]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[502]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [12]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[502] ),
        .O(rx_clk_1[155]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[504]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [0]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[504]_0 ),
        .O(rx_clk_1[156]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[505]_i_1 
       (.I0(\dout[0]_0 [1]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [1]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[505] ),
        .O(rx_clk_1[157]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[509]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[509] ),
        .I2(\rot_reg[1]_3 [1]),
        .I3(\axis_tdata_reg[389] ),
        .I4(\axis_tdata_reg[509]_0 ),
        .O(rx_clk_1[158]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[50]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [65]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[50] ),
        .O(rx_clk_1[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[510]_i_1 
       (.I0(dout[5]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [5]),
        .I3(\axis_tdata_reg[390] ),
        .I4(\axis_tdata_reg[510] ),
        .O(rx_clk_1[159]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[52]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [66]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[52] ),
        .O(rx_clk_1[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[53]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [67]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[53] ),
        .O(rx_clk_1[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[55]_i_1 
       (.I0(dout[69]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [69]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[55] ),
        .O(rx_clk_1[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[56]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [56]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[56] ),
        .O(rx_clk_1[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[57]_i_1 
       (.I0(\dout[0]_0 [65]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [57]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[57] ),
        .O(rx_clk_1[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[58]_i_1 
       (.I0(dout[57]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [58]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[58] ),
        .O(rx_clk_1[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[5]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [109]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[5] ),
        .O(rx_clk_1[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[60]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [59]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[60] ),
        .O(rx_clk_1[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[61]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [60]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[61] ),
        .O(rx_clk_1[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[63]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [62]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[63] ),
        .O(rx_clk_1[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[64]_i_1 
       (.I0(dout[49]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [49]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[64] ),
        .O(rx_clk_1[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[65]_i_1 
       (.I0(\dout[0]_0 [57]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [50]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[65] ),
        .O(rx_clk_1[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[66]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [51]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[66] ),
        .O(rx_clk_1[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[68]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [52]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[68] ),
        .O(rx_clk_1[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[69]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [53]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[69] ),
        .O(rx_clk_1[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[71]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [55]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[71] ),
        .O(rx_clk_1[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[72]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [42]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[72] ),
        .O(rx_clk_1[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[73]_i_1 
       (.I0(\dout[0]_0 [49]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [43]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[73] ),
        .O(rx_clk_1[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[74]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [44]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[74] ),
        .O(rx_clk_1[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[76]_i_1 
       (.I0(dout[45]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [45]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[76] ),
        .O(rx_clk_1[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[77]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [46]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[77] ),
        .O(rx_clk_1[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[79]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [48]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[79] ),
        .O(rx_clk_1[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[7]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [111]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[7] ),
        .O(rx_clk_1[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[80]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [35]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[80] ),
        .O(rx_clk_1[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[81]_i_1 
       (.I0(\dout[0]_0 [41]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [36]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[81] ),
        .O(rx_clk_1[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[82]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [37]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[82] ),
        .O(rx_clk_1[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[84]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [38]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[84] ),
        .O(rx_clk_1[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[85]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [39]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[85] ),
        .O(rx_clk_1[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[87]_i_1 
       (.I0(dout[41]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [41]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[87] ),
        .O(rx_clk_1[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[88]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [28]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[88] ),
        .O(rx_clk_1[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[89]_i_1 
       (.I0(\dout[0]_0 [33]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [29]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[89] ),
        .O(rx_clk_1[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[8]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [98]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[8] ),
        .O(rx_clk_1[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[90]_i_1 
       (.I0(dout[29]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [30]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[90] ),
        .O(rx_clk_1[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[92]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [31]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[92] ),
        .O(rx_clk_1[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[93]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [32]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[93] ),
        .O(rx_clk_1[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[95]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [34]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[95] ),
        .O(rx_clk_1[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[96]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [21]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[96] ),
        .O(rx_clk_1[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[97]_i_1 
       (.I0(\dout[0]_0 [25]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [22]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[97] ),
        .O(rx_clk_1[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[98]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [23]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[98] ),
        .O(rx_clk_1[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[9]_i_1 
       (.I0(\dout[0]_0 [113]),
        .I1(\axis_tdata_reg[120] ),
        .I2(\rot_reg[1]_2 [99]),
        .I3(\axis_tdata_reg[120]_0 ),
        .I4(\axis_tdata_reg[9] ),
        .O(rx_clk_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[10]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[11]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[13]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[14]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFFD1)) 
    \axis_tkeep[15]_i_1 
       (.I0(\axis_tkeep[15]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\rot_reg[1] ),
        .I3(\axis_tkeep_reg[15] ),
        .O(SR[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[15]_i_2 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h4EBE)) 
    \axis_tkeep[15]_i_3 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\rd_ptr_reg[2]_0 ),
        .I3(\axis_tkeep[63]_i_18_n_0 ),
        .O(\axis_tkeep[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_6 
       (.I0(dout[113]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [114]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[6]_0 ),
        .O(rx_clk_0[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_7 
       (.I0(\dout[0]_0 [129]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [113]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[15]_1 ),
        .O(lbus_mty[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_8 
       (.I0(dout[112]),
        .I1(\rot_reg[0]_147 ),
        .I2(\rot_reg[1]_2 [112]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\axis_tkeep_reg[15]_0 ),
        .O(lbus_mty[0]));
  LUT4 #(
    .INIT(16'h9810)) 
    \axis_tkeep[15]_i_9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[1]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[2]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \axis_tkeep[31]_i_1 
       (.I0(\axis_tkeep_reg[31] ),
        .I1(\axis_tkeep[31]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(SR[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_10 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[113]),
        .I2(\rd_ptr_reg[2]_3 ),
        .I3(\rd_ptr_reg[0]_0 [49]),
        .O(\rot_reg[0]_125 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_11 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(\dout[0]_0 [129]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_2 [113]),
        .O(\rot_reg[0]_124 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_12 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[112]),
        .I2(\rd_ptr_reg[2]_3 ),
        .I3(\rd_ptr_reg[0]_0 [48]),
        .O(\rot_reg[0]_123 ));
  LUT4 #(
    .INIT(16'hAAEB)) 
    \axis_tkeep[31]_i_4 
       (.I0(\axis_tkeep[63]_i_18_n_0 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\rd_ptr_reg[2]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\axis_tkeep[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[3]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[0]),
        .I3(lbus_mty[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFD5D)) 
    \axis_tkeep[47]_i_1 
       (.I0(\axis_tkeep_reg[47] ),
        .I1(\axis_tkeep[47]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(SR[2]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_10 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(dout[113]),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_3 [32]),
        .O(\rot_reg[0]_143 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_11 
       (.I0(\rd_ptr_reg[2]_3 ),
        .I1(\dout[0]_0 [129]),
        .I2(\rd_ptr_reg[0]_1 ),
        .I3(\rot_reg[1]_2 [113]),
        .O(\rot_reg[0]_42 ));
  LUT4 #(
    .INIT(16'hDCFF)) 
    \axis_tkeep[47]_i_4 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\axis_tkeep[63]_i_18_n_0 ),
        .I2(\axis_tkeep[63]_i_19_n_0 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .O(\axis_tkeep[47]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[5]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFF8B)) 
    \axis_tkeep[63]_i_1 
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\axis_tkeep[63]_i_5_n_0 ),
        .I3(\axis_tkeep[63]_i_6_n_0 ),
        .O(SR[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_10 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [112]),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\axis_tkeep_reg[53] ),
        .O(rx_clk_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_13 
       (.I0(\wr_ptr_reg[2]_1 ),
        .I1(data_valid[1]),
        .I2(Q[0]),
        .I3(data_valid[2]),
        .I4(Q[1]),
        .I5(data_valid[0]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \axis_tkeep[63]_i_18 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rd_ptr[2]_i_4__0_2 ),
        .I2(\rot_reg[0]_2 ),
        .I3(\rd_ptr[2]_i_4__0_3 ),
        .O(\axis_tkeep[63]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_19 
       (.I0(\rot_reg[1]_0 ),
        .I1(\rd_ptr[2]_i_4__0_0 ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rd_ptr[2]_i_4__0_1 ),
        .O(\axis_tkeep[63]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF777EFFFF777F777)) 
    \axis_tkeep[63]_i_3 
       (.I0(\rot_reg[0]_5 ),
        .I1(\rot_reg[0]_6 ),
        .I2(\axis_tkeep_reg[47] ),
        .I3(\axis_tkeep_reg[31]_1 ),
        .I4(\axis_tkeep[63]_i_6_n_0 ),
        .I5(\axis_tkeep_reg[31]_2 ),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h0004)) 
    \axis_tkeep[63]_i_5 
       (.I0(\rd_ptr_reg[2]_1 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\axis_tkeep[63]_i_18_n_0 ),
        .I3(\axis_tkeep[63]_i_19_n_0 ),
        .O(\axis_tkeep[63]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    \axis_tkeep[63]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .I4(\rot_reg[1]_2 [117]),
        .I5(\rot_reg[1]_3 [34]),
        .O(\axis_tkeep[63]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_9 
       (.I0(\dout[0]_0 [129]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [113]),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\axis_tkeep_reg[54] ),
        .O(rx_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[6]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[7]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[9]_i_1 
       (.I0(\axis_tkeep_reg[6] ),
        .I1(rx_clk_0[0]),
        .I2(lbus_mty[1]),
        .I3(lbus_mty[0]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h9810)) 
    axis_tlast_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[116]),
        .I3(\rd_ptr_reg[0]_0 [51]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h5140)) 
    axis_tlast_i_8
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[116]),
        .I3(\rd_ptr_reg[0]_0 [51]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_3
       (.I0(dout[117]),
        .I1(\axis_tdata_reg[504] ),
        .I2(\rot_reg[1]_2 [116]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_6
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[322] ),
        .I3(\rot_reg[1]_2 [116]),
        .O(\rot_reg[0]_126 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tvalid_i_1
       (.I0(lbus_ena[1]),
        .I1(lbus_ena[0]),
        .I2(lbus_ena[3]),
        .I3(lbus_ena[2]),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'h02A2)) 
    axis_tvalid_i_2
       (.I0(\axis_tkeep_reg[31] ),
        .I1(\axis_tkeep[31]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(lbus_ena[1]));
  LUT4 #(
    .INIT(16'h002E)) 
    axis_tvalid_i_3
       (.I0(\axis_tkeep[15]_i_3_n_0 ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\rot_reg[1] ),
        .I3(\axis_tkeep_reg[15] ),
        .O(lbus_ena[0]));
  LUT4 #(
    .INIT(16'h0074)) 
    axis_tvalid_i_4
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep_reg[31]_0 ),
        .I2(\axis_tkeep[63]_i_5_n_0 ),
        .I3(\axis_tkeep[63]_i_6_n_0 ),
        .O(lbus_ena[3]));
  LUT4 #(
    .INIT(16'h02A2)) 
    axis_tvalid_i_5
       (.I0(\axis_tkeep_reg[47] ),
        .I1(\axis_tkeep[47]_i_4_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .O(lbus_ena[2]));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[1:0]),
        .DIB(din[3:2]),
        .DIC(din[5:4]),
        .DID(din[7:6]),
        .DIE(din[9:8]),
        .DIF(din[11:10]),
        .DIG(din[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [1],dout[0]}),
        .DOB(dout[2:1]),
        .DOC(dout[4:3]),
        .DOD(dout[6:5]),
        .DOE({\dout[0]_0 [9],dout[7]}),
        .DOF(dout[9:8]),
        .DOG(dout[11:10]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[113:112]),
        .DIB(din[115:114]),
        .DIC(din[117:116]),
        .DID(din[119:118]),
        .DIE(din[121:120]),
        .DIF(din[123:122]),
        .DIG(din[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [113],dout[98]}),
        .DOB(dout[100:99]),
        .DOC(dout[102:101]),
        .DOD(dout[104:103]),
        .DOE({\dout[0]_0 [121],dout[105]}),
        .DOF(dout[107:106]),
        .DOG(dout[109:108]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[127:126]),
        .DIB(din[129:128]),
        .DIC(din[131:130]),
        .DID(din[133:132]),
        .DIE(din[135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[111:110]),
        .DOB({\dout[0]_0 [129],dout[112]}),
        .DOC(dout[114:113]),
        .DOD(dout[116:115]),
        .DOE(dout[118:117]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[15:14]),
        .DIB(din[17:16]),
        .DIC(din[19:18]),
        .DID(din[21:20]),
        .DIE(din[23:22]),
        .DIF(din[25:24]),
        .DIG(din[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[13:12]),
        .DOB({\dout[0]_0 [17],dout[14]}),
        .DOC(dout[16:15]),
        .DOD(dout[18:17]),
        .DOE(dout[20:19]),
        .DOF({\dout[0]_0 [25],dout[21]}),
        .DOG(dout[23:22]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[29:28]),
        .DIB(din[31:30]),
        .DIC(din[33:32]),
        .DID(din[35:34]),
        .DIE(din[37:36]),
        .DIF(din[39:38]),
        .DIG(din[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[25:24]),
        .DOB(dout[27:26]),
        .DOC({\dout[0]_0 [33],dout[28]}),
        .DOD(dout[30:29]),
        .DOE(dout[32:31]),
        .DOF(dout[34:33]),
        .DOG({\dout[0]_0 [41],dout[35]}),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[43:42]),
        .DIB(din[45:44]),
        .DIC(din[47:46]),
        .DID(din[49:48]),
        .DIE(din[51:50]),
        .DIF(din[53:52]),
        .DIG(din[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[37:36]),
        .DOB(dout[39:38]),
        .DOC(dout[41:40]),
        .DOD({\dout[0]_0 [49],dout[42]}),
        .DOE(dout[44:43]),
        .DOF(dout[46:45]),
        .DOG(dout[48:47]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[57:56]),
        .DIB(din[59:58]),
        .DIC(din[61:60]),
        .DID(din[63:62]),
        .DIE(din[65:64]),
        .DIF(din[67:66]),
        .DIG(din[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[0]_0 [57],dout[49]}),
        .DOB(dout[51:50]),
        .DOC(dout[53:52]),
        .DOD(dout[55:54]),
        .DOE({\dout[0]_0 [65],dout[56]}),
        .DOF(dout[58:57]),
        .DOG(dout[60:59]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[71:70]),
        .DIB(din[73:72]),
        .DIC(din[75:74]),
        .DID(din[77:76]),
        .DIE(din[79:78]),
        .DIF(din[81:80]),
        .DIG(din[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[62:61]),
        .DOB({\dout[0]_0 [73],dout[63]}),
        .DOC(dout[65:64]),
        .DOD(dout[67:66]),
        .DOE(dout[69:68]),
        .DOF({\dout[0]_0 [81],dout[70]}),
        .DOG(dout[72:71]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[85:84]),
        .DIB(din[87:86]),
        .DIC(din[89:88]),
        .DID(din[91:90]),
        .DIE(din[93:92]),
        .DIF(din[95:94]),
        .DIG(din[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[74:73]),
        .DOB(dout[76:75]),
        .DOC({\dout[0]_0 [89],dout[77]}),
        .DOD(dout[79:78]),
        .DOE(dout[81:80]),
        .DOF(dout[83:82]),
        .DOG({\dout[0]_0 [97],dout[84]}),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(din[99:98]),
        .DIB(din[101:100]),
        .DIC(din[103:102]),
        .DID(din[105:104]),
        .DIE(din[107:106]),
        .DIF(din[109:108]),
        .DIG(din[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[86:85]),
        .DOB(dout[88:87]),
        .DOC(dout[90:89]),
        .DOD({\dout[0]_0 [105],dout[91]}),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    ptp_rd_en_i_1
       (.I0(lbus_ena[2]),
        .I1(ptp_rd_en_reg),
        .I2(ptp_rd_en_i_3_n_0),
        .I3(lbus_ena[1]),
        .I4(ptp_rd_en_reg_0),
        .I5(ptp_rd_en_i_5_n_0),
        .O(ptp_rd_en_i_5_0));
  LUT5 #(
    .INIT(32'h00000454)) 
    ptp_rd_en_i_3
       (.I0(\axis_tkeep[63]_i_6_n_0 ),
        .I1(\axis_tkeep[63]_i_5_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rot_reg[1] ),
        .I4(ptp_rd_en_reg_1),
        .O(ptp_rd_en_i_3_n_0));
  LUT5 #(
    .INIT(32'h00001510)) 
    ptp_rd_en_i_5
       (.I0(\axis_tkeep_reg[15] ),
        .I1(\rot_reg[1] ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\axis_tkeep[15]_i_3_n_0 ),
        .I4(ptp_rd_en_i_9_n_0),
        .O(ptp_rd_en_i_5_n_0));
  LUT4 #(
    .INIT(16'hC840)) 
    ptp_rd_en_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[115]),
        .I3(\rot_reg[1]_2 [115]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hC480)) 
    ptp_rd_en_i_8
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[115]),
        .I3(\rd_ptr_reg[0]_0 [50]),
        .O(\rot_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_9
       (.I0(dout[115]),
        .I1(\rot_reg[0]_147 ),
        .I2(\axis_tdata_reg[504] ),
        .I3(\rot_reg[1]_2 [115]),
        .I4(ptp_rd_en_i_5_1),
        .O(ptp_rd_en_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A222A222A222)) 
    \rd_ptr[2]_i_1 
       (.I0(\wr_ptr_reg[2]_1 ),
        .I1(dout[118]),
        .I2(\rd_ptr_reg[2]_2 ),
        .I3(\rd_ptr[2]_i_5__1_n_0 ),
        .I4(Q[0]),
        .I5(\rd_ptr[2]_i_6_n_0 ),
        .O(rd_ptr0));
  LUT6 #(
    .INIT(64'h8A880000FFFF0000)) 
    \rd_ptr[2]_i_1__0 
       (.I0(\rd_ptr_reg[2]_2 ),
        .I1(\rd_ptr[2]_i_3__2_n_0 ),
        .I2(Q[0]),
        .I3(\rd_ptr[2]_i_4__2_n_0 ),
        .I4(data_valid[2]),
        .I5(\rd_ptr_reg[0]_0 [52]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(\wr_ptr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \rd_ptr[2]_i_3__2 
       (.I0(\rd_ptr_reg[0]_1 ),
        .I1(\axis_tkeep[15]_i_3_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[0]_2 ),
        .I4(\rd_ptr[2]_i_7_n_0 ),
        .I5(\axis_tdata_reg[504] ),
        .O(\rd_ptr[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0222B0330020BF30)) 
    \rd_ptr[2]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_18_n_0 ),
        .I5(\axis_tkeep[63]_i_19_n_0 ),
        .O(\rot_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h04004440707F6660)) 
    \rd_ptr[2]_i_4__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\axis_tkeep[63]_i_19_n_0 ),
        .I4(\rd_ptr_reg[2]_0 ),
        .I5(\axis_tkeep[63]_i_18_n_0 ),
        .O(\rot_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h0000000060666F60)) 
    \rd_ptr[2]_i_4__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_19_n_0 ),
        .I5(\axis_tkeep[63]_i_18_n_0 ),
        .O(\rd_ptr[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \rd_ptr[2]_i_5__1 
       (.I0(\rot_reg[0]_147 ),
        .I1(\axis_tkeep[15]_i_3_n_0 ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[0]_2 ),
        .I4(\rd_ptr[2]_i_7_n_0 ),
        .I5(\rd_ptr_reg[2]_3 ),
        .O(\rd_ptr[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000909900009F90)) 
    \rd_ptr[2]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 ),
        .I3(\rd_ptr_reg[2]_0 ),
        .I4(\axis_tkeep[63]_i_18_n_0 ),
        .I5(\axis_tkeep[63]_i_19_n_0 ),
        .O(\rd_ptr[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0A02)) 
    \rd_ptr[2]_i_7 
       (.I0(\rd_ptr_reg[2]_0 ),
        .I1(\axis_tkeep[63]_i_19_n_0 ),
        .I2(\axis_tkeep[63]_i_18_n_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rd_ptr[2]_i_7_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(rd_ptr[0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(rd_ptr[1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2_n_0 ),
        .Q(rd_ptr[2]),
        .R(\wr_ptr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFF60009)) 
    \rot[0]_i_1 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rot_reg[0]_144 ),
        .I2(\rot_reg[0]_145 ),
        .I3(\rot_reg[0]_146 ),
        .I4(Q[0]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_12 
       (.I0(\rot_reg[0]_7 ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[1]_3 [33]),
        .I3(\axis_tdata_reg[504] ),
        .I4(\rot_reg[0]_147 ),
        .I5(\rot_reg[1]_2 [115]),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \rot[1]_i_13 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[118]),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \rot[1]_i_7 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rot_reg[1]_2 [117]),
        .I2(\axis_tdata_reg[504] ),
        .I3(\rd_ptr_reg[2]_3 ),
        .I4(\rot_reg[1]_3 [34]),
        .I5(\rot_reg[1]_4 ),
        .O(\rot_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h7577555575777577)) 
    \rot[1]_i_8 
       (.I0(\rot_reg[0]_7 ),
        .I1(\rot_reg[1]_5 ),
        .I2(\rot_reg[0]_147 ),
        .I3(\rot_reg[1]_2 [117]),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__0 
       (.I0(din[135]),
        .I1(full[1]),
        .I2(full[2]),
        .I3(\wr_ptr_reg[2]_0 ),
        .I4(full[0]),
        .I5(\wr_ptr[2]_i_7_n_0 ),
        .O(\wr_ptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_5 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_7 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_7_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__0_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\wr_ptr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_fifo_23
   (D,
    rx_clk_0,
    \wr_ptr_reg[2]_0 ,
    E,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot[1]_i_12 ,
    data_valid,
    dout,
    \wr_ptr_reg[2]_1 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[0]_4 ,
    SR,
    \axis_tkeep[63]_i_3 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    rx_clk_1,
    lbus_err,
    rx_clk_2,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \axis_tkeep_reg[22] ,
    rx_enaout0,
    full,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \axis_tkeep[63]_i_3_0 ,
    \rd_ptr_reg[0]_0 ,
    \rd_ptr_reg[0]_1 ,
    \rot_reg[1]_1 ,
    axis_tlast_reg,
    axis_tlast_reg_0,
    \rot_reg[1]_2 ,
    Q,
    \axis_tkeep[63]_i_17_0 ,
    axis_tlast_reg_1,
    axis_tlast_reg_2,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rd_ptr_reg[0]_2 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rot_reg[0]_124 ,
    \axis_tkeep_reg[8] ,
    \rot_reg[0]_125 ,
    axis_tlast_reg_3,
    \axis_tdata_reg[6] ,
    \axis_tdata_reg[3] ,
    \axis_tdata_reg[324] ,
    \axis_tdata_reg[248] ,
    \axis_tdata_reg[248]_0 ,
    \axis_tdata_reg[248]_1 ,
    \axis_tdata_reg[250] ,
    \axis_tdata_reg[251] ,
    \axis_tdata_reg[253] ,
    \axis_tdata_reg[255] ,
    \axis_tdata_reg[240] ,
    \axis_tdata_reg[242] ,
    \axis_tdata_reg[243] ,
    \axis_tdata_reg[245] ,
    \axis_tdata_reg[247] ,
    \axis_tdata_reg[232] ,
    \axis_tdata_reg[234] ,
    \axis_tdata_reg[235] ,
    \axis_tdata_reg[237] ,
    \axis_tdata_reg[239] ,
    \axis_tdata_reg[224] ,
    \axis_tdata_reg[226] ,
    \axis_tdata_reg[227] ,
    \axis_tdata_reg[229] ,
    \axis_tdata_reg[231] ,
    \axis_tdata_reg[216] ,
    \axis_tdata_reg[218] ,
    \axis_tdata_reg[219] ,
    \axis_tdata_reg[221] ,
    \axis_tdata_reg[223] ,
    \axis_tdata_reg[208] ,
    \axis_tdata_reg[210] ,
    \axis_tdata_reg[211] ,
    \axis_tdata_reg[213] ,
    \axis_tdata_reg[215] ,
    \axis_tdata_reg[200] ,
    \axis_tdata_reg[202] ,
    \axis_tdata_reg[203] ,
    \axis_tdata_reg[205] ,
    \axis_tdata_reg[207] ,
    \axis_tdata_reg[192] ,
    \axis_tdata_reg[194] ,
    \axis_tdata_reg[195] ,
    \axis_tdata_reg[197] ,
    \axis_tdata_reg[199] ,
    \axis_tdata_reg[184] ,
    \axis_tdata_reg[186] ,
    \axis_tdata_reg[187] ,
    \axis_tdata_reg[189] ,
    \axis_tdata_reg[191] ,
    \axis_tdata_reg[176] ,
    \axis_tdata_reg[178] ,
    \axis_tdata_reg[179] ,
    \axis_tdata_reg[181] ,
    \axis_tdata_reg[183] ,
    \axis_tdata_reg[168] ,
    \axis_tdata_reg[170] ,
    \axis_tdata_reg[171] ,
    \axis_tdata_reg[173] ,
    \axis_tdata_reg[175] ,
    \axis_tdata_reg[160] ,
    \axis_tdata_reg[162] ,
    \axis_tdata_reg[163] ,
    \axis_tdata_reg[165] ,
    \axis_tdata_reg[167] ,
    \axis_tdata_reg[152] ,
    \axis_tdata_reg[154] ,
    \axis_tdata_reg[155] ,
    \axis_tdata_reg[157] ,
    \axis_tdata_reg[159] ,
    \axis_tdata_reg[144] ,
    \axis_tdata_reg[146] ,
    \axis_tdata_reg[147] ,
    \axis_tdata_reg[149] ,
    \axis_tdata_reg[151] ,
    \axis_tdata_reg[136] ,
    \axis_tdata_reg[138] ,
    \axis_tdata_reg[139] ,
    \axis_tdata_reg[141] ,
    \axis_tdata_reg[143] ,
    \axis_tdata_reg[128] ,
    \axis_tdata_reg[130] ,
    \axis_tdata_reg[131] ,
    \axis_tdata_reg[133] ,
    \axis_tdata_reg[135] ,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[22]_0 ,
    \axis_tkeep_reg[22]_1 ,
    \axis_tdata_reg[126] ,
    \axis_tdata_reg[123] ,
    \axis_tdata_reg[126]_0 ,
    \axis_tdata_reg[115] ,
    \axis_tdata_reg[118] ,
    \axis_tdata_reg[107] ,
    \axis_tdata_reg[110] ,
    \axis_tdata_reg[99] ,
    \axis_tdata_reg[102] ,
    \axis_tdata_reg[91] ,
    \axis_tdata_reg[94] ,
    \axis_tdata_reg[83] ,
    \axis_tdata_reg[86] ,
    \axis_tdata_reg[75] ,
    \axis_tdata_reg[78] ,
    \axis_tdata_reg[67] ,
    \axis_tdata_reg[70] ,
    \axis_tdata_reg[59] ,
    \axis_tdata_reg[62] ,
    \axis_tdata_reg[51] ,
    \axis_tdata_reg[54] ,
    \axis_tdata_reg[43] ,
    \axis_tdata_reg[46] ,
    \axis_tdata_reg[35] ,
    \axis_tdata_reg[38] ,
    \axis_tdata_reg[27] ,
    \axis_tdata_reg[30] ,
    \axis_tdata_reg[19] ,
    \axis_tdata_reg[22] ,
    \axis_tdata_reg[11] ,
    \axis_tdata_reg[14] ,
    \axis_tdata_reg[3]_0 ,
    \axis_tdata_reg[6]_0 ,
    \axis_tkeep_reg[8]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    ptp_rd_en_reg,
    \axis_tkeep[63]_i_5 ,
    \axis_tkeep[63]_i_5_0 ,
    rx_clk,
    \axis_tdata_reg[135]_0 );
  output [11:0]D;
  output [2:0]rx_clk_0;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output [0:0]E;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot[1]_i_12 ;
  output [0:0]data_valid;
  output [135:0]dout;
  output [0:0]\wr_ptr_reg[2]_1 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[0]_4 ;
  output [0:0]SR;
  output \axis_tkeep[63]_i_3 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output [111:0]rx_clk_1;
  output [0:0]lbus_err;
  output rx_clk_2;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  input [0:0]\axis_tkeep_reg[22] ;
  input rx_enaout0;
  input [2:0]full;
  input \rot_reg[0]_121 ;
  input \rot_reg[0]_122 ;
  input \rot_reg[0]_123 ;
  input \rd_ptr_reg[2]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input [2:0]\axis_tkeep[63]_i_3_0 ;
  input [118:0]\rd_ptr_reg[0]_0 ;
  input \rd_ptr_reg[0]_1 ;
  input [34:0]\rot_reg[1]_1 ;
  input axis_tlast_reg;
  input axis_tlast_reg_0;
  input \rot_reg[1]_2 ;
  input [1:0]Q;
  input [35:0]\axis_tkeep[63]_i_17_0 ;
  input axis_tlast_reg_1;
  input axis_tlast_reg_2;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input [0:0]\rd_ptr_reg[0]_2 ;
  input \rd_ptr_reg[2]_2 ;
  input \rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rot_reg[0]_124 ;
  input \axis_tkeep_reg[8] ;
  input \rot_reg[0]_125 ;
  input axis_tlast_reg_3;
  input \axis_tdata_reg[6] ;
  input \axis_tdata_reg[3] ;
  input \axis_tdata_reg[324] ;
  input \axis_tdata_reg[248] ;
  input \axis_tdata_reg[248]_0 ;
  input \axis_tdata_reg[248]_1 ;
  input \axis_tdata_reg[250] ;
  input \axis_tdata_reg[251] ;
  input \axis_tdata_reg[253] ;
  input \axis_tdata_reg[255] ;
  input \axis_tdata_reg[240] ;
  input \axis_tdata_reg[242] ;
  input \axis_tdata_reg[243] ;
  input \axis_tdata_reg[245] ;
  input \axis_tdata_reg[247] ;
  input \axis_tdata_reg[232] ;
  input \axis_tdata_reg[234] ;
  input \axis_tdata_reg[235] ;
  input \axis_tdata_reg[237] ;
  input \axis_tdata_reg[239] ;
  input \axis_tdata_reg[224] ;
  input \axis_tdata_reg[226] ;
  input \axis_tdata_reg[227] ;
  input \axis_tdata_reg[229] ;
  input \axis_tdata_reg[231] ;
  input \axis_tdata_reg[216] ;
  input \axis_tdata_reg[218] ;
  input \axis_tdata_reg[219] ;
  input \axis_tdata_reg[221] ;
  input \axis_tdata_reg[223] ;
  input \axis_tdata_reg[208] ;
  input \axis_tdata_reg[210] ;
  input \axis_tdata_reg[211] ;
  input \axis_tdata_reg[213] ;
  input \axis_tdata_reg[215] ;
  input \axis_tdata_reg[200] ;
  input \axis_tdata_reg[202] ;
  input \axis_tdata_reg[203] ;
  input \axis_tdata_reg[205] ;
  input \axis_tdata_reg[207] ;
  input \axis_tdata_reg[192] ;
  input \axis_tdata_reg[194] ;
  input \axis_tdata_reg[195] ;
  input \axis_tdata_reg[197] ;
  input \axis_tdata_reg[199] ;
  input \axis_tdata_reg[184] ;
  input \axis_tdata_reg[186] ;
  input \axis_tdata_reg[187] ;
  input \axis_tdata_reg[189] ;
  input \axis_tdata_reg[191] ;
  input \axis_tdata_reg[176] ;
  input \axis_tdata_reg[178] ;
  input \axis_tdata_reg[179] ;
  input \axis_tdata_reg[181] ;
  input \axis_tdata_reg[183] ;
  input \axis_tdata_reg[168] ;
  input \axis_tdata_reg[170] ;
  input \axis_tdata_reg[171] ;
  input \axis_tdata_reg[173] ;
  input \axis_tdata_reg[175] ;
  input \axis_tdata_reg[160] ;
  input \axis_tdata_reg[162] ;
  input \axis_tdata_reg[163] ;
  input \axis_tdata_reg[165] ;
  input \axis_tdata_reg[167] ;
  input \axis_tdata_reg[152] ;
  input \axis_tdata_reg[154] ;
  input \axis_tdata_reg[155] ;
  input \axis_tdata_reg[157] ;
  input \axis_tdata_reg[159] ;
  input \axis_tdata_reg[144] ;
  input \axis_tdata_reg[146] ;
  input \axis_tdata_reg[147] ;
  input \axis_tdata_reg[149] ;
  input \axis_tdata_reg[151] ;
  input \axis_tdata_reg[136] ;
  input \axis_tdata_reg[138] ;
  input \axis_tdata_reg[139] ;
  input \axis_tdata_reg[141] ;
  input \axis_tdata_reg[143] ;
  input \axis_tdata_reg[128] ;
  input \axis_tdata_reg[130] ;
  input \axis_tdata_reg[131] ;
  input \axis_tdata_reg[133] ;
  input \axis_tdata_reg[135] ;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[22]_0 ;
  input \axis_tkeep_reg[22]_1 ;
  input \axis_tdata_reg[126] ;
  input \axis_tdata_reg[123] ;
  input \axis_tdata_reg[126]_0 ;
  input \axis_tdata_reg[115] ;
  input \axis_tdata_reg[118] ;
  input \axis_tdata_reg[107] ;
  input \axis_tdata_reg[110] ;
  input \axis_tdata_reg[99] ;
  input \axis_tdata_reg[102] ;
  input \axis_tdata_reg[91] ;
  input \axis_tdata_reg[94] ;
  input \axis_tdata_reg[83] ;
  input \axis_tdata_reg[86] ;
  input \axis_tdata_reg[75] ;
  input \axis_tdata_reg[78] ;
  input \axis_tdata_reg[67] ;
  input \axis_tdata_reg[70] ;
  input \axis_tdata_reg[59] ;
  input \axis_tdata_reg[62] ;
  input \axis_tdata_reg[51] ;
  input \axis_tdata_reg[54] ;
  input \axis_tdata_reg[43] ;
  input \axis_tdata_reg[46] ;
  input \axis_tdata_reg[35] ;
  input \axis_tdata_reg[38] ;
  input \axis_tdata_reg[27] ;
  input \axis_tdata_reg[30] ;
  input \axis_tdata_reg[19] ;
  input \axis_tdata_reg[22] ;
  input \axis_tdata_reg[11] ;
  input \axis_tdata_reg[14] ;
  input \axis_tdata_reg[3]_0 ;
  input \axis_tdata_reg[6]_0 ;
  input \axis_tkeep_reg[8]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input ptp_rd_en_reg;
  input \axis_tkeep[63]_i_5 ;
  input \axis_tkeep[63]_i_5_0 ;
  input rx_clk;
  input [135:0]\axis_tdata_reg[135]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[102] ;
  wire \axis_tdata_reg[107] ;
  wire \axis_tdata_reg[110] ;
  wire \axis_tdata_reg[115] ;
  wire \axis_tdata_reg[118] ;
  wire \axis_tdata_reg[11] ;
  wire \axis_tdata_reg[123] ;
  wire \axis_tdata_reg[126] ;
  wire \axis_tdata_reg[126]_0 ;
  wire \axis_tdata_reg[128] ;
  wire \axis_tdata_reg[130] ;
  wire \axis_tdata_reg[131] ;
  wire \axis_tdata_reg[133] ;
  wire \axis_tdata_reg[135] ;
  wire [135:0]\axis_tdata_reg[135]_0 ;
  wire \axis_tdata_reg[136] ;
  wire \axis_tdata_reg[138] ;
  wire \axis_tdata_reg[139] ;
  wire \axis_tdata_reg[141] ;
  wire \axis_tdata_reg[143] ;
  wire \axis_tdata_reg[144] ;
  wire \axis_tdata_reg[146] ;
  wire \axis_tdata_reg[147] ;
  wire \axis_tdata_reg[149] ;
  wire \axis_tdata_reg[14] ;
  wire \axis_tdata_reg[151] ;
  wire \axis_tdata_reg[152] ;
  wire \axis_tdata_reg[154] ;
  wire \axis_tdata_reg[155] ;
  wire \axis_tdata_reg[157] ;
  wire \axis_tdata_reg[159] ;
  wire \axis_tdata_reg[160] ;
  wire \axis_tdata_reg[162] ;
  wire \axis_tdata_reg[163] ;
  wire \axis_tdata_reg[165] ;
  wire \axis_tdata_reg[167] ;
  wire \axis_tdata_reg[168] ;
  wire \axis_tdata_reg[170] ;
  wire \axis_tdata_reg[171] ;
  wire \axis_tdata_reg[173] ;
  wire \axis_tdata_reg[175] ;
  wire \axis_tdata_reg[176] ;
  wire \axis_tdata_reg[178] ;
  wire \axis_tdata_reg[179] ;
  wire \axis_tdata_reg[181] ;
  wire \axis_tdata_reg[183] ;
  wire \axis_tdata_reg[184] ;
  wire \axis_tdata_reg[186] ;
  wire \axis_tdata_reg[187] ;
  wire \axis_tdata_reg[189] ;
  wire \axis_tdata_reg[191] ;
  wire \axis_tdata_reg[192] ;
  wire \axis_tdata_reg[194] ;
  wire \axis_tdata_reg[195] ;
  wire \axis_tdata_reg[197] ;
  wire \axis_tdata_reg[199] ;
  wire \axis_tdata_reg[19] ;
  wire \axis_tdata_reg[200] ;
  wire \axis_tdata_reg[202] ;
  wire \axis_tdata_reg[203] ;
  wire \axis_tdata_reg[205] ;
  wire \axis_tdata_reg[207] ;
  wire \axis_tdata_reg[208] ;
  wire \axis_tdata_reg[210] ;
  wire \axis_tdata_reg[211] ;
  wire \axis_tdata_reg[213] ;
  wire \axis_tdata_reg[215] ;
  wire \axis_tdata_reg[216] ;
  wire \axis_tdata_reg[218] ;
  wire \axis_tdata_reg[219] ;
  wire \axis_tdata_reg[221] ;
  wire \axis_tdata_reg[223] ;
  wire \axis_tdata_reg[224] ;
  wire \axis_tdata_reg[226] ;
  wire \axis_tdata_reg[227] ;
  wire \axis_tdata_reg[229] ;
  wire \axis_tdata_reg[22] ;
  wire \axis_tdata_reg[231] ;
  wire \axis_tdata_reg[232] ;
  wire \axis_tdata_reg[234] ;
  wire \axis_tdata_reg[235] ;
  wire \axis_tdata_reg[237] ;
  wire \axis_tdata_reg[239] ;
  wire \axis_tdata_reg[240] ;
  wire \axis_tdata_reg[242] ;
  wire \axis_tdata_reg[243] ;
  wire \axis_tdata_reg[245] ;
  wire \axis_tdata_reg[247] ;
  wire \axis_tdata_reg[248] ;
  wire \axis_tdata_reg[248]_0 ;
  wire \axis_tdata_reg[248]_1 ;
  wire \axis_tdata_reg[250] ;
  wire \axis_tdata_reg[251] ;
  wire \axis_tdata_reg[253] ;
  wire \axis_tdata_reg[255] ;
  wire \axis_tdata_reg[27] ;
  wire \axis_tdata_reg[30] ;
  wire \axis_tdata_reg[324] ;
  wire \axis_tdata_reg[35] ;
  wire \axis_tdata_reg[38] ;
  wire \axis_tdata_reg[3] ;
  wire \axis_tdata_reg[3]_0 ;
  wire \axis_tdata_reg[43] ;
  wire \axis_tdata_reg[46] ;
  wire \axis_tdata_reg[51] ;
  wire \axis_tdata_reg[54] ;
  wire \axis_tdata_reg[59] ;
  wire \axis_tdata_reg[62] ;
  wire \axis_tdata_reg[67] ;
  wire \axis_tdata_reg[6] ;
  wire \axis_tdata_reg[6]_0 ;
  wire \axis_tdata_reg[70] ;
  wire \axis_tdata_reg[75] ;
  wire \axis_tdata_reg[78] ;
  wire \axis_tdata_reg[83] ;
  wire \axis_tdata_reg[86] ;
  wire \axis_tdata_reg[91] ;
  wire \axis_tdata_reg[94] ;
  wire \axis_tdata_reg[99] ;
  wire [35:0]\axis_tkeep[63]_i_17_0 ;
  wire \axis_tkeep[63]_i_27_n_0 ;
  wire \axis_tkeep[63]_i_29_n_0 ;
  wire \axis_tkeep[63]_i_3 ;
  wire [2:0]\axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_5 ;
  wire \axis_tkeep[63]_i_5_0 ;
  wire [0:0]\axis_tkeep_reg[22] ;
  wire \axis_tkeep_reg[22]_0 ;
  wire \axis_tkeep_reg[22]_1 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[8] ;
  wire \axis_tkeep_reg[8]_0 ;
  wire axis_tlast_i_2_n_0;
  wire axis_tlast_i_4_n_0;
  wire axis_tlast_reg;
  wire axis_tlast_reg_0;
  wire axis_tlast_reg_1;
  wire axis_tlast_reg_2;
  wire axis_tlast_reg_3;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [0:0]data_valid;
  wire [135:0]dout;
  wire [2:0]full;
  wire [0:0]lbus_err;
  wire [4:4]lbus_mty;
  wire ptp_rd_en_reg;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  wire \rd_ptr[2]_i_2__0_n_0 ;
  wire [118:0]\rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[0]_1 ;
  wire [0:0]\rd_ptr_reg[0]_2 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rot[1]_i_12 ;
  wire \rot[1]_i_4_n_0 ;
  wire \rot[1]_i_6_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire [34:0]\rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire [2:0]rx_clk_0;
  wire [111:0]rx_clk_1;
  wire rx_clk_2;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__1_n_0 ;
  wire \wr_ptr[2]_i_3_n_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [0:0]\wr_ptr_reg[2]_1 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[102]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [26]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[102] ),
        .O(rx_clk_1[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[107]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [4]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[107] ),
        .O(rx_clk_1[26]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[110]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [19]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[110] ),
        .O(rx_clk_1[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[115]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [2]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[115] ),
        .O(rx_clk_1[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[118]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [12]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[118] ),
        .O(rx_clk_1[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[11]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [28]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[11] ),
        .O(rx_clk_1[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[123]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [0]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[123] ),
        .O(rx_clk_1[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[126]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [5]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[126]_0 ),
        .O(rx_clk_1[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[128]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [105]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[128] ),
        .O(rx_clk_1[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[130]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [106]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[130] ),
        .O(rx_clk_1[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[131]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [107]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[131] ),
        .O(rx_clk_1[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[133]_i_1 
       (.I0(dout[125]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [109]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[133] ),
        .O(rx_clk_1[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[135]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [111]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[135] ),
        .O(rx_clk_1[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[136]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [98]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[136] ),
        .O(rx_clk_1[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[138]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [99]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[138] ),
        .O(rx_clk_1[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[139]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [100]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[139] ),
        .O(rx_clk_1[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[141]_i_1 
       (.I0(dout[117]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [102]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[141] ),
        .O(rx_clk_1[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[143]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [104]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[143] ),
        .O(rx_clk_1[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[144]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [91]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[144] ),
        .O(rx_clk_1[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[146]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [92]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[146] ),
        .O(rx_clk_1[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[147]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [93]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[147] ),
        .O(rx_clk_1[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[149]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [95]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[149] ),
        .O(rx_clk_1[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[14]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [103]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[14] ),
        .O(rx_clk_1[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[151]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [97]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[151] ),
        .O(rx_clk_1[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[152]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [84]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[152] ),
        .O(rx_clk_1[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[154]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [85]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[154] ),
        .O(rx_clk_1[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[155]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [86]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[155] ),
        .O(rx_clk_1[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[157]_i_1 
       (.I0(dout[101]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [88]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[157] ),
        .O(rx_clk_1[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[159]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [90]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[159] ),
        .O(rx_clk_1[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[160]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [77]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[160] ),
        .O(rx_clk_1[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[162]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [78]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[162] ),
        .O(rx_clk_1[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[163]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [79]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[163] ),
        .O(rx_clk_1[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[165]_i_1 
       (.I0(dout[93]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [81]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[165] ),
        .O(rx_clk_1[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[167]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [83]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[167] ),
        .O(rx_clk_1[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[168]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [70]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[168] ),
        .O(rx_clk_1[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[170]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [71]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[170] ),
        .O(rx_clk_1[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[171]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [72]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[171] ),
        .O(rx_clk_1[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[173]_i_1 
       (.I0(dout[85]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [74]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[173] ),
        .O(rx_clk_1[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[175]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [76]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[175] ),
        .O(rx_clk_1[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[176]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [63]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[176] ),
        .O(rx_clk_1[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[178]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [64]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[178] ),
        .O(rx_clk_1[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[179]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [65]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[179] ),
        .O(rx_clk_1[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[181]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [67]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[181] ),
        .O(rx_clk_1[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[183]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [69]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[183] ),
        .O(rx_clk_1[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[184]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [56]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[184] ),
        .O(rx_clk_1[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[186]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [57]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[186] ),
        .O(rx_clk_1[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[187]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [58]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[187] ),
        .O(rx_clk_1[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[189]_i_1 
       (.I0(dout[69]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [60]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[189] ),
        .O(rx_clk_1[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[191]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [62]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[191] ),
        .O(rx_clk_1[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[192]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [49]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[192] ),
        .O(rx_clk_1[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[194]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [50]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[194] ),
        .O(rx_clk_1[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[195]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [51]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[195] ),
        .O(rx_clk_1[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[197]_i_1 
       (.I0(dout[61]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [53]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[197] ),
        .O(rx_clk_1[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[199]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [55]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[199] ),
        .O(rx_clk_1[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[19]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [26]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[19] ),
        .O(rx_clk_1[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[200]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [42]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[200] ),
        .O(rx_clk_1[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[202]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [43]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[202] ),
        .O(rx_clk_1[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[203]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [44]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[203] ),
        .O(rx_clk_1[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[205]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [46]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[205] ),
        .O(rx_clk_1[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[207]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [48]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[207] ),
        .O(rx_clk_1[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[208]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [35]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[208] ),
        .O(rx_clk_1[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[210]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [36]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[210] ),
        .O(rx_clk_1[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[211]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [37]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[211] ),
        .O(rx_clk_1[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[213]_i_1 
       (.I0(dout[45]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [39]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[213] ),
        .O(rx_clk_1[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[215]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [41]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[215] ),
        .O(rx_clk_1[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[216]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [28]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[216] ),
        .O(rx_clk_1[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[218]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [29]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[218] ),
        .O(rx_clk_1[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[219]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [30]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[219] ),
        .O(rx_clk_1[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[221]_i_1 
       (.I0(dout[37]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [32]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[221] ),
        .O(rx_clk_1[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[223]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [34]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[223] ),
        .O(rx_clk_1[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[224]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [21]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[224] ),
        .O(rx_clk_1[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[226]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [22]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[226] ),
        .O(rx_clk_1[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[227]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [23]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[227] ),
        .O(rx_clk_1[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[229]_i_1 
       (.I0(dout[29]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [25]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[229] ),
        .O(rx_clk_1[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[22]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [96]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[22] ),
        .O(rx_clk_1[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[231]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [27]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[231] ),
        .O(rx_clk_1[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[232]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [14]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[232] ),
        .O(rx_clk_1[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[234]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [15]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[234] ),
        .O(rx_clk_1[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[235]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [16]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[235] ),
        .O(rx_clk_1[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[237]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [18]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[237] ),
        .O(rx_clk_1[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[239]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [20]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[239] ),
        .O(rx_clk_1[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[240]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [7]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[240] ),
        .O(rx_clk_1[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[242]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [8]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[242] ),
        .O(rx_clk_1[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[243]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [9]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[243] ),
        .O(rx_clk_1[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[245]_i_1 
       (.I0(dout[13]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [11]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[245] ),
        .O(rx_clk_1[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[247]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [13]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[247] ),
        .O(rx_clk_1[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[248]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [0]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[248]_1 ),
        .O(rx_clk_1[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[250]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [1]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[250] ),
        .O(rx_clk_1[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[251]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [2]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[251] ),
        .O(rx_clk_1[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[253]_i_1 
       (.I0(dout[5]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [4]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[253] ),
        .O(rx_clk_1[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[255]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[248] ),
        .I2(\rd_ptr_reg[0]_0 [6]),
        .I3(\axis_tdata_reg[248]_0 ),
        .I4(\axis_tdata_reg[255] ),
        .O(rx_clk_1[111]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[256]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[120]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [105]),
        .O(\rot_reg[0]_96 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[259]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[123]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [30]),
        .O(\rot_reg[0]_97 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[260]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [108]),
        .O(\rot_reg[0]_98 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[261]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[125]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [31]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[262]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[126]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [110]),
        .O(\rot_reg[0]_100 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[264]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[112]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [98]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[267]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[115]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [28]),
        .O(\rot_reg[0]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[268]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [101]),
        .O(\rot_reg[0]_93 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[269]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [29]),
        .O(\rot_reg[0]_94 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[270]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[118]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [103]),
        .O(\rot_reg[0]_95 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[272]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[104]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [91]),
        .O(\rot_reg[0]_86 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[275]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[107]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [26]),
        .O(\rot_reg[0]_87 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[276]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [94]),
        .O(\rot_reg[0]_88 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[277]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [27]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[278]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [96]),
        .O(\rot_reg[0]_90 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[27]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [24]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[27] ),
        .O(rx_clk_1[6]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[280]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[96]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [84]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[283]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [24]),
        .O(\rot_reg[0]_82 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[284]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [87]),
        .O(\rot_reg[0]_83 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[285]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[101]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [25]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[286]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [89]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[288]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[88]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [77]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[291]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [22]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[292]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [80]),
        .O(\rot_reg[0]_78 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[293]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[93]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [23]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[294]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[94]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [82]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[296]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[80]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [70]),
        .O(\rot_reg[0]_71 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[299]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [20]),
        .O(\rot_reg[0]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[300]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [73]),
        .O(\rot_reg[0]_73 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[301]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [21]),
        .O(\rot_reg[0]_74 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[302]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[86]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [75]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[304]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[72]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [63]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[307]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [18]),
        .O(\rot_reg[0]_67 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[308]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [66]),
        .O(\rot_reg[0]_68 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[309]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [19]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[30]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [89]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[30] ),
        .O(rx_clk_1[7]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[310]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [68]),
        .O(\rot_reg[0]_70 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[312]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[64]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [56]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[315]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [16]),
        .O(\rot_reg[0]_62 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[316]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [59]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[317]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [17]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[318]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [61]),
        .O(\rot_reg[0]_65 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[320]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[56]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [49]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[323]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[59]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [14]),
        .O(\rot_reg[0]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[324]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_58 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[325]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [15]),
        .O(\rot_reg[0]_59 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[326]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [54]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[328]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[48]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [42]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[331]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[51]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [12]),
        .O(\rot_reg[0]_52 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[332]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[52]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_53 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[333]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [13]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[334]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[54]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [47]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[336]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[40]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [35]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[339]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [10]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[340]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[44]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[341]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[45]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [11]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[342]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[46]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [40]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[344]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[32]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [28]),
        .O(\rot_reg[0]_41 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[347]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [8]),
        .O(\rot_reg[0]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[348]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[36]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[349]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[37]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [9]),
        .O(\rot_reg[0]_44 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[350]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[38]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [33]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[352]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[24]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [21]),
        .O(\rot_reg[0]_36 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[355]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [6]),
        .O(\rot_reg[0]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[356]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[28]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[357]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [7]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[358]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[30]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [26]),
        .O(\rot_reg[0]_40 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[35]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [22]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[35] ),
        .O(rx_clk_1[8]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[360]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[16]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [14]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[363]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [4]),
        .O(\rot_reg[0]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[364]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[20]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[365]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [5]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[366]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[22]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [19]),
        .O(\rot_reg[0]_35 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[368]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[8]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [7]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[371]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [2]),
        .O(\rot_reg[0]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[372]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[12]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[373]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [3]),
        .O(\rot_reg[0]_29 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[374]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[14]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [12]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[376]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[0]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [0]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[379]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[3]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [0]),
        .O(\rot_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[380]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[4]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_23 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[381]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[6] ),
        .I3(\rot_reg[1]_1 [1]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[382]_i_2 
       (.I0(\axis_tdata_reg[3] ),
        .I1(dout[6]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [5]),
        .O(\rot_reg[0]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[388]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [108]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[389]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[125]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [31]),
        .O(\rot_reg[0]_120 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[38]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [82]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[38] ),
        .O(rx_clk_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[396]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [101]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[397]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[117]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [29]),
        .O(\rot_reg[0]_119 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[3]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [30]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[3]_0 ),
        .O(rx_clk_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[404]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [94]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[405]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[109]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [27]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[412]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [87]),
        .O(\rot_reg[0]_17 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[413]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[101]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [25]),
        .O(\rot_reg[0]_117 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[420]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [80]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[421]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[93]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [23]),
        .O(\rot_reg[0]_116 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[428]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [73]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[429]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[85]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [21]),
        .O(\rot_reg[0]_115 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[436]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [66]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[437]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[77]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [19]),
        .O(\rot_reg[0]_114 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[43]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [20]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[43] ),
        .O(rx_clk_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[444]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [59]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[445]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[69]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [17]),
        .O(\rot_reg[0]_113 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[452]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [52]),
        .O(\rot_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[453]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[61]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [15]),
        .O(\rot_reg[0]_112 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[460]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[52]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [45]),
        .O(\rot_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[461]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[53]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [13]),
        .O(\rot_reg[0]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[468]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[44]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [38]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[469]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[45]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [11]),
        .O(\rot_reg[0]_110 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[46]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [75]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[46] ),
        .O(rx_clk_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[476]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [31]),
        .O(\rot_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[477]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[37]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [9]),
        .O(\rot_reg[0]_109 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[484]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [24]),
        .O(\rot_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[485]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[29]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [7]),
        .O(\rot_reg[0]_108 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[492]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [17]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[493]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[21]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [5]),
        .O(\rot_reg[0]_107 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[500]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [10]),
        .O(\rot_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[501]_i_2 
       (.I0(axis_tlast_reg),
        .I1(dout[13]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [3]),
        .O(\rot_reg[0]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[508]_i_2 
       (.I0(\axis_tdata_reg[6] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 [3]),
        .O(\rot_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[509]_i_4 
       (.I0(axis_tlast_reg),
        .I1(dout[5]),
        .I2(\rot_reg[0]_125 ),
        .I3(\axis_tkeep[63]_i_17_0 [1]),
        .O(\rot_reg[0]_105 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[51]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [18]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[51] ),
        .O(rx_clk_1[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[54]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [68]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[54] ),
        .O(rx_clk_1[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[59]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [16]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[59] ),
        .O(rx_clk_1[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[62]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [61]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[62] ),
        .O(rx_clk_1[15]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[67]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [14]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[67] ),
        .O(rx_clk_1[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[6]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [110]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[6]_0 ),
        .O(rx_clk_1[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[70]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [54]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[70] ),
        .O(rx_clk_1[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[75]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [12]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[75] ),
        .O(rx_clk_1[18]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[78]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [47]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[78] ),
        .O(rx_clk_1[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[83]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [10]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[83] ),
        .O(rx_clk_1[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[86]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [40]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[86] ),
        .O(rx_clk_1[21]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[91]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [8]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[91] ),
        .O(rx_clk_1[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[94]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\rd_ptr_reg[0]_0 [33]),
        .I3(\axis_tdata_reg[6] ),
        .I4(\axis_tdata_reg[94] ),
        .O(rx_clk_1[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[99]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[126] ),
        .I2(\axis_tkeep[63]_i_17_0 [6]),
        .I3(\axis_tdata_reg[3] ),
        .I4(\axis_tdata_reg[99] ),
        .O(rx_clk_1[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[15]_i_5 
       (.I0(dout[131]),
        .I1(\axis_tkeep_reg[8] ),
        .I2(\axis_tkeep[63]_i_17_0 [32]),
        .I3(axis_tlast_reg_0),
        .I4(\axis_tkeep_reg[8]_0 ),
        .O(rx_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[17]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[18]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[19]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[22] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[21]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[22]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[23]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[25]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[26]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[27]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[29]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[30]_i_1 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[31]_i_2 
       (.I0(rx_clk_0[2]),
        .I1(rx_clk_0[1]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(lbus_mty),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_5 
       (.I0(dout[131]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [114]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[22]_1 ),
        .O(rx_clk_0[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_6 
       (.I0(dout[130]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [113]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[22]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_8 
       (.I0(dout[128]),
        .I1(\rot_reg[0]_125 ),
        .I2(\rd_ptr_reg[0]_0 [112]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\axis_tkeep_reg[31] ),
        .O(lbus_mty));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_12 
       (.I0(axis_tlast_reg_0),
        .I1(dout[128]),
        .I2(\rot_reg[0]_125 ),
        .I3(\rd_ptr_reg[0]_0 [112]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_9 
       (.I0(axis_tlast_reg_0),
        .I1(dout[131]),
        .I2(axis_tlast_reg),
        .I3(\rot_reg[1]_1 [32]),
        .O(\rot_reg[0]_102 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_11 
       (.I0(data_valid),
        .I1(\axis_tkeep[63]_i_3_0 [2]),
        .I2(Q[0]),
        .I3(\axis_tkeep[63]_i_3_0 [0]),
        .I4(Q[1]),
        .I5(\axis_tkeep[63]_i_3_0 [1]),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h444F)) 
    \axis_tkeep[63]_i_17 
       (.I0(\axis_tkeep[63]_i_27_n_0 ),
        .I1(\axis_tkeep[63]_i_5 ),
        .I2(\axis_tkeep[63]_i_5_0 ),
        .I3(\axis_tkeep[63]_i_29_n_0 ),
        .O(\rot_reg[0]_104 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \axis_tkeep[63]_i_24 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[135]),
        .I3(\rot_reg[1]_1 [34]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_26 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h9810)) 
    \axis_tkeep[63]_i_27 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .O(\axis_tkeep[63]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h5410)) 
    \axis_tkeep[63]_i_29 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[135]),
        .I3(\axis_tkeep[63]_i_17_0 [35]),
        .O(\axis_tkeep[63]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_30 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\rd_ptr_reg[0]_0 [118]),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_31 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\rd_ptr_reg[0]_0 [116]),
        .O(\rot_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000000000D0DD)) 
    \axis_tkeep[63]_i_4 
       (.I0(\rd_ptr_reg[2]_2 ),
        .I1(axis_tlast_i_2_n_0),
        .I2(axis_tlast_reg_2),
        .I3(\rot_reg[0]_1 ),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[2]_4 ),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tlast_i_1
       (.I0(axis_tlast_i_2_n_0),
        .I1(axis_tlast_reg_1),
        .I2(axis_tlast_i_4_n_0),
        .I3(axis_tlast_reg_2),
        .O(\rot_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h018945CD23AB67EF)) 
    axis_tlast_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\rot_reg[1]_1 [33]),
        .I4(\axis_tkeep[63]_i_17_0 [34]),
        .I5(\rd_ptr_reg[0]_0 [116]),
        .O(axis_tlast_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_4
       (.I0(dout[133]),
        .I1(axis_tlast_reg),
        .I2(axis_tlast_reg_0),
        .I3(\rd_ptr_reg[0]_0 [116]),
        .I4(axis_tlast_reg_3),
        .O(axis_tlast_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_2
       (.I0(dout[134]),
        .I1(\axis_tkeep_reg[8] ),
        .I2(\rd_ptr_reg[0]_0 [117]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_9
       (.I0(axis_tlast_reg_0),
        .I1(dout[134]),
        .I2(\axis_tdata_reg[324] ),
        .I3(\rd_ptr_reg[0]_0 [117]),
        .O(\rot_reg[0]_103 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [1:0]),
        .DIB(\axis_tdata_reg[135]_0 [3:2]),
        .DIC(\axis_tdata_reg[135]_0 [5:4]),
        .DID(\axis_tdata_reg[135]_0 [7:6]),
        .DIE(\axis_tdata_reg[135]_0 [9:8]),
        .DIF(\axis_tdata_reg[135]_0 [11:10]),
        .DIG(\axis_tdata_reg[135]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [113:112]),
        .DIB(\axis_tdata_reg[135]_0 [115:114]),
        .DIC(\axis_tdata_reg[135]_0 [117:116]),
        .DID(\axis_tdata_reg[135]_0 [119:118]),
        .DIE(\axis_tdata_reg[135]_0 [121:120]),
        .DIF(\axis_tdata_reg[135]_0 [123:122]),
        .DIG(\axis_tdata_reg[135]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[113:112]),
        .DOB(dout[115:114]),
        .DOC(dout[117:116]),
        .DOD(dout[119:118]),
        .DOE(dout[121:120]),
        .DOF(dout[123:122]),
        .DOG(dout[125:124]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [127:126]),
        .DIB(\axis_tdata_reg[135]_0 [129:128]),
        .DIC(\axis_tdata_reg[135]_0 [131:130]),
        .DID(\axis_tdata_reg[135]_0 [133:132]),
        .DIE(\axis_tdata_reg[135]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[127:126]),
        .DOB(dout[129:128]),
        .DOC(dout[131:130]),
        .DOD(dout[133:132]),
        .DOE(dout[135:134]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [15:14]),
        .DIB(\axis_tdata_reg[135]_0 [17:16]),
        .DIC(\axis_tdata_reg[135]_0 [19:18]),
        .DID(\axis_tdata_reg[135]_0 [21:20]),
        .DIE(\axis_tdata_reg[135]_0 [23:22]),
        .DIF(\axis_tdata_reg[135]_0 [25:24]),
        .DIG(\axis_tdata_reg[135]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [29:28]),
        .DIB(\axis_tdata_reg[135]_0 [31:30]),
        .DIC(\axis_tdata_reg[135]_0 [33:32]),
        .DID(\axis_tdata_reg[135]_0 [35:34]),
        .DIE(\axis_tdata_reg[135]_0 [37:36]),
        .DIF(\axis_tdata_reg[135]_0 [39:38]),
        .DIG(\axis_tdata_reg[135]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [43:42]),
        .DIB(\axis_tdata_reg[135]_0 [45:44]),
        .DIC(\axis_tdata_reg[135]_0 [47:46]),
        .DID(\axis_tdata_reg[135]_0 [49:48]),
        .DIE(\axis_tdata_reg[135]_0 [51:50]),
        .DIF(\axis_tdata_reg[135]_0 [53:52]),
        .DIG(\axis_tdata_reg[135]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [57:56]),
        .DIB(\axis_tdata_reg[135]_0 [59:58]),
        .DIC(\axis_tdata_reg[135]_0 [61:60]),
        .DID(\axis_tdata_reg[135]_0 [63:62]),
        .DIE(\axis_tdata_reg[135]_0 [65:64]),
        .DIF(\axis_tdata_reg[135]_0 [67:66]),
        .DIG(\axis_tdata_reg[135]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [71:70]),
        .DIB(\axis_tdata_reg[135]_0 [73:72]),
        .DIC(\axis_tdata_reg[135]_0 [75:74]),
        .DID(\axis_tdata_reg[135]_0 [77:76]),
        .DIE(\axis_tdata_reg[135]_0 [79:78]),
        .DIF(\axis_tdata_reg[135]_0 [81:80]),
        .DIG(\axis_tdata_reg[135]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [85:84]),
        .DIB(\axis_tdata_reg[135]_0 [87:86]),
        .DIC(\axis_tdata_reg[135]_0 [89:88]),
        .DID(\axis_tdata_reg[135]_0 [91:90]),
        .DIE(\axis_tdata_reg[135]_0 [93:92]),
        .DIF(\axis_tdata_reg[135]_0 [95:94]),
        .DIG(\axis_tdata_reg[135]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[135]_0 [99:98]),
        .DIB(\axis_tdata_reg[135]_0 [101:100]),
        .DIC(\axis_tdata_reg[135]_0 [103:102]),
        .DID(\axis_tdata_reg[135]_0 [105:104]),
        .DIE(\axis_tdata_reg[135]_0 [107:106]),
        .DIF(\axis_tdata_reg[135]_0 [109:108]),
        .DIG(\axis_tdata_reg[135]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[99:98]),
        .DOB(dout[101:100]),
        .DOC(dout[103:102]),
        .DOD(dout[105:104]),
        .DOE(dout[107:106]),
        .DOF(dout[109:108]),
        .DOG(dout[111:110]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_4
       (.I0(dout[132]),
        .I1(\rot_reg[0]_125 ),
        .I2(\axis_tkeep_reg[8] ),
        .I3(\rd_ptr_reg[0]_0 [115]),
        .I4(ptp_rd_en_reg),
        .O(rx_clk_2));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__0 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__0 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h77720000FFFF0000)) 
    \rd_ptr[2]_i_1__2 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\rot[1]_i_12 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .I4(data_valid),
        .I5(dout[135]),
        .O(rd_ptr0));
  LUT6 #(
    .INIT(64'h7700FF007200FF00)) 
    \rd_ptr[2]_i_1__3 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .I2(\rot[1]_i_12 ),
        .I3(\axis_tkeep[63]_i_3_0 [1]),
        .I4(\rd_ptr_reg[0]_0 [118]),
        .I5(\rd_ptr_reg[0]_1 ),
        .O(\wr_ptr_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__0 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rd_ptr[2]_i_3__3 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .O(\rot[1]_i_12 ));
  LUT2 #(
    .INIT(4'h7)) 
    \rd_ptr[2]_i_4 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_0 ),
        .O(\axis_tkeep[63]_i_3 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_5 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(data_valid));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(rd_ptr[0]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(rd_ptr[1]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__0_n_0 ),
        .Q(rd_ptr[2]),
        .R(\rd_ptr_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAAA2A)) 
    \rot[1]_i_1 
       (.I0(\rot[1]_i_4_n_0 ),
        .I1(\rot_reg[1]_3 ),
        .I2(\rot[1]_i_6_n_0 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(\rd_ptr_reg[0]_2 ),
        .O(SR));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \rot[1]_i_2 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rot[1]_i_4 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_121 ),
        .I2(\rot_reg[0]_122 ),
        .I3(\rot_reg[0]_123 ),
        .I4(\rot_reg[0]_0 ),
        .O(\rot[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF22F200000000)) 
    \rot[1]_i_6 
       (.I0(\rot_reg[1]_1 [34]),
        .I1(axis_tlast_reg),
        .I2(dout[135]),
        .I3(axis_tlast_reg_0),
        .I4(\rot_reg[1]_2 ),
        .I5(\rot_reg[0]_1 ),
        .O(\rot[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_9 
       (.I0(\rot_reg[0]_1 ),
        .I1(\rot_reg[0]_124 ),
        .I2(\axis_tkeep[63]_i_17_0 [33]),
        .I3(\axis_tkeep_reg[8] ),
        .I4(\rot_reg[0]_125 ),
        .I5(\rd_ptr_reg[0]_0 [115]),
        .O(\rot_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__1 
       (.I0(rx_enaout0),
        .I1(full[1]),
        .I2(full[2]),
        .I3(full[0]),
        .I4(\wr_ptr_reg[2]_0 ),
        .I5(\wr_ptr[2]_i_3_n_0 ),
        .O(\wr_ptr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__0 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_6 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(\rd_ptr_reg[0]_2 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__1_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(\rd_ptr_reg[0]_2 ));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_fifo_24
   (D,
    rx_clk_0,
    full,
    rx_clk_1,
    rx_clk_2,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \wr_ptr_reg[2]_0 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \rot_reg[0]_102 ,
    \rot_reg[0]_103 ,
    \rot_reg[0]_104 ,
    \rot_reg[0]_105 ,
    rx_clk_3,
    lbus_err,
    \rot_reg[0]_106 ,
    \rot_reg[0]_107 ,
    \rot_reg[0]_108 ,
    \rot_reg[0]_109 ,
    \rot_reg[0]_110 ,
    \rot_reg[0]_111 ,
    \rot_reg[0]_112 ,
    \rot_reg[0]_113 ,
    \rot_reg[0]_114 ,
    \rot_reg[0]_115 ,
    \rot_reg[0]_116 ,
    \rot_reg[0]_117 ,
    \rot_reg[0]_118 ,
    \rot_reg[0]_119 ,
    \rot_reg[0]_120 ,
    \rot_reg[0]_121 ,
    \rot_reg[0]_122 ,
    \rot_reg[0]_123 ,
    \rot_reg[0]_124 ,
    \rot_reg[0]_125 ,
    \rot_reg[0]_126 ,
    \rot_reg[0]_127 ,
    \rot_reg[0]_128 ,
    \rot_reg[0]_129 ,
    \rot_reg[0]_130 ,
    \rot_reg[0]_131 ,
    \rot_reg[0]_132 ,
    \rot_reg[0]_133 ,
    \rot_reg[0]_134 ,
    \rot_reg[0]_135 ,
    \rot_reg[0]_136 ,
    \rot_reg[0]_137 ,
    \rot_reg[0]_138 ,
    \rot_reg[0]_139 ,
    \rot_reg[0]_140 ,
    \rot_reg[0]_141 ,
    \rot_reg[0]_142 ,
    \rot_reg[0]_143 ,
    \rot_reg[0]_144 ,
    \rot_reg[0]_145 ,
    \rot_reg[0]_146 ,
    \rot_reg[0]_147 ,
    \rot_reg[0]_148 ,
    \rot_reg[0]_149 ,
    \rot_reg[0]_150 ,
    \rot_reg[0]_151 ,
    \rot_reg[0]_152 ,
    \rot_reg[0]_153 ,
    \rot_reg[0]_154 ,
    \rot_reg[0]_155 ,
    \rot_reg[0]_156 ,
    \rot_reg[0]_157 ,
    \rot_reg[0]_158 ,
    \rot_reg[0]_159 ,
    \rot_reg[0]_160 ,
    \rot_reg[0]_161 ,
    \rot_reg[0]_162 ,
    \rot_reg[0]_163 ,
    \rot_reg[0]_164 ,
    \rot_reg[0]_165 ,
    \rot_reg[0]_166 ,
    \rot_reg[0]_167 ,
    \rot_reg[0]_168 ,
    \rot_reg[0]_169 ,
    \rot_reg[0]_170 ,
    \rot_reg[0]_171 ,
    \rot_reg[0]_172 ,
    rx_clk_4,
    rx_clk_5,
    rx_clk_6,
    \rot_reg[0]_173 ,
    \rot_reg[0]_174 ,
    \rot_reg[0]_175 ,
    \rot_reg[0]_176 ,
    \rot_reg[0]_177 ,
    \rot_reg[0]_178 ,
    \rot_reg[0]_179 ,
    \rot_reg[0]_180 ,
    \rot_reg[0]_181 ,
    \rot_reg[0]_182 ,
    \rot_reg[0]_183 ,
    \rot_reg[0]_184 ,
    \rot_reg[0]_185 ,
    \rot_reg[0]_186 ,
    \rot_reg[0]_187 ,
    \rot_reg[0]_188 ,
    \rot_reg[0]_189 ,
    \axis_tkeep_reg[38] ,
    rx_enaout0,
    \wr_ptr_reg[0]_0 ,
    dout,
    \axis_tkeep_reg[22] ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    Q,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[15] ,
    \rot_reg[1]_4 ,
    \axis_tkeep[63]_i_4 ,
    data_valid,
    \axis_tdata_reg[132] ,
    \axis_tdata_reg[134] ,
    \axis_tdata_reg[123] ,
    \axis_tdata_reg[377] ,
    \axis_tdata_reg[377]_0 ,
    \axis_tdata_reg[377]_1 ,
    \axis_tdata_reg[379] ,
    \axis_tdata_reg[381] ,
    \axis_tdata_reg[383] ,
    \axis_tdata_reg[369] ,
    \axis_tdata_reg[371] ,
    \axis_tdata_reg[373] ,
    \axis_tdata_reg[375] ,
    \axis_tdata_reg[361] ,
    \axis_tdata_reg[363] ,
    \axis_tdata_reg[365] ,
    \axis_tdata_reg[367] ,
    \axis_tdata_reg[353] ,
    \axis_tdata_reg[355] ,
    \axis_tdata_reg[357] ,
    \axis_tdata_reg[359] ,
    \axis_tdata_reg[345] ,
    \axis_tdata_reg[347] ,
    \axis_tdata_reg[349] ,
    \axis_tdata_reg[351] ,
    \axis_tdata_reg[337] ,
    \axis_tdata_reg[339] ,
    \axis_tdata_reg[341] ,
    \axis_tdata_reg[343] ,
    \axis_tdata_reg[329] ,
    \axis_tdata_reg[331] ,
    \axis_tdata_reg[333] ,
    \axis_tdata_reg[335] ,
    \axis_tdata_reg[321] ,
    \axis_tdata_reg[323] ,
    \axis_tdata_reg[325] ,
    \axis_tdata_reg[327] ,
    \axis_tdata_reg[313] ,
    \axis_tdata_reg[315] ,
    \axis_tdata_reg[317] ,
    \axis_tdata_reg[319] ,
    \axis_tdata_reg[305] ,
    \axis_tdata_reg[307] ,
    \axis_tdata_reg[309] ,
    \axis_tdata_reg[311] ,
    \axis_tdata_reg[297] ,
    \axis_tdata_reg[299] ,
    \axis_tdata_reg[301] ,
    \axis_tdata_reg[303] ,
    \axis_tdata_reg[289] ,
    \axis_tdata_reg[291] ,
    \axis_tdata_reg[293] ,
    \axis_tdata_reg[295] ,
    \axis_tdata_reg[281] ,
    \axis_tdata_reg[283] ,
    \axis_tdata_reg[285] ,
    \axis_tdata_reg[287] ,
    \axis_tdata_reg[273] ,
    \axis_tdata_reg[275] ,
    \axis_tdata_reg[277] ,
    \axis_tdata_reg[279] ,
    \axis_tdata_reg[265] ,
    \axis_tdata_reg[267] ,
    \axis_tdata_reg[269] ,
    \axis_tdata_reg[271] ,
    \axis_tdata_reg[257] ,
    \axis_tdata_reg[259] ,
    \axis_tdata_reg[261] ,
    \axis_tdata_reg[263] ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[38]_0 ,
    \axis_tdata_reg[249] ,
    \axis_tdata_reg[249]_0 ,
    \axis_tdata_reg[252] ,
    \axis_tdata_reg[254] ,
    \axis_tdata_reg[241] ,
    \axis_tdata_reg[244] ,
    \axis_tdata_reg[246] ,
    \axis_tdata_reg[233] ,
    \axis_tdata_reg[236] ,
    \axis_tdata_reg[238] ,
    \axis_tdata_reg[225] ,
    \axis_tdata_reg[228] ,
    \axis_tdata_reg[230] ,
    \axis_tdata_reg[217] ,
    \axis_tdata_reg[220] ,
    \axis_tdata_reg[222] ,
    \axis_tdata_reg[209] ,
    \axis_tdata_reg[212] ,
    \axis_tdata_reg[214] ,
    \axis_tdata_reg[201] ,
    \axis_tdata_reg[204] ,
    \axis_tdata_reg[206] ,
    \axis_tdata_reg[193] ,
    \axis_tdata_reg[196] ,
    \axis_tdata_reg[198] ,
    \axis_tdata_reg[185] ,
    \axis_tdata_reg[188] ,
    \axis_tdata_reg[190] ,
    \axis_tdata_reg[177] ,
    \axis_tdata_reg[180] ,
    \axis_tdata_reg[182] ,
    \axis_tdata_reg[169] ,
    \axis_tdata_reg[172] ,
    \axis_tdata_reg[174] ,
    \axis_tdata_reg[161] ,
    \axis_tdata_reg[164] ,
    \axis_tdata_reg[166] ,
    \axis_tdata_reg[153] ,
    \axis_tdata_reg[156] ,
    \axis_tdata_reg[158] ,
    \axis_tdata_reg[145] ,
    \axis_tdata_reg[148] ,
    \axis_tdata_reg[150] ,
    \axis_tdata_reg[137] ,
    \axis_tdata_reg[140] ,
    \axis_tdata_reg[142] ,
    \axis_tdata_reg[129] ,
    \axis_tdata_reg[132]_0 ,
    \axis_tdata_reg[134]_0 ,
    \axis_tkeep_reg[22]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    ptp_rd_en_reg,
    \axis_tkeep_reg[15]_0 ,
    axis_tlast_reg,
    SR,
    E,
    rx_clk,
    \axis_tdata_reg[263]_0 );
  output [11:0]D;
  output [1:0]rx_clk_0;
  output [0:0]full;
  output rx_clk_1;
  output [118:0]rx_clk_2;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  output \rot_reg[0]_102 ;
  output \rot_reg[0]_103 ;
  output \rot_reg[0]_104 ;
  output \rot_reg[0]_105 ;
  output [111:0]rx_clk_3;
  output [0:0]lbus_err;
  output \rot_reg[0]_106 ;
  output \rot_reg[0]_107 ;
  output \rot_reg[0]_108 ;
  output \rot_reg[0]_109 ;
  output \rot_reg[0]_110 ;
  output \rot_reg[0]_111 ;
  output \rot_reg[0]_112 ;
  output \rot_reg[0]_113 ;
  output \rot_reg[0]_114 ;
  output \rot_reg[0]_115 ;
  output \rot_reg[0]_116 ;
  output \rot_reg[0]_117 ;
  output \rot_reg[0]_118 ;
  output \rot_reg[0]_119 ;
  output \rot_reg[0]_120 ;
  output \rot_reg[0]_121 ;
  output \rot_reg[0]_122 ;
  output \rot_reg[0]_123 ;
  output \rot_reg[0]_124 ;
  output \rot_reg[0]_125 ;
  output \rot_reg[0]_126 ;
  output \rot_reg[0]_127 ;
  output \rot_reg[0]_128 ;
  output \rot_reg[0]_129 ;
  output \rot_reg[0]_130 ;
  output \rot_reg[0]_131 ;
  output \rot_reg[0]_132 ;
  output \rot_reg[0]_133 ;
  output \rot_reg[0]_134 ;
  output \rot_reg[0]_135 ;
  output \rot_reg[0]_136 ;
  output \rot_reg[0]_137 ;
  output \rot_reg[0]_138 ;
  output \rot_reg[0]_139 ;
  output \rot_reg[0]_140 ;
  output \rot_reg[0]_141 ;
  output \rot_reg[0]_142 ;
  output \rot_reg[0]_143 ;
  output \rot_reg[0]_144 ;
  output \rot_reg[0]_145 ;
  output \rot_reg[0]_146 ;
  output \rot_reg[0]_147 ;
  output \rot_reg[0]_148 ;
  output \rot_reg[0]_149 ;
  output \rot_reg[0]_150 ;
  output \rot_reg[0]_151 ;
  output \rot_reg[0]_152 ;
  output \rot_reg[0]_153 ;
  output \rot_reg[0]_154 ;
  output \rot_reg[0]_155 ;
  output \rot_reg[0]_156 ;
  output \rot_reg[0]_157 ;
  output \rot_reg[0]_158 ;
  output \rot_reg[0]_159 ;
  output \rot_reg[0]_160 ;
  output \rot_reg[0]_161 ;
  output \rot_reg[0]_162 ;
  output \rot_reg[0]_163 ;
  output \rot_reg[0]_164 ;
  output \rot_reg[0]_165 ;
  output \rot_reg[0]_166 ;
  output \rot_reg[0]_167 ;
  output \rot_reg[0]_168 ;
  output \rot_reg[0]_169 ;
  output \rot_reg[0]_170 ;
  output \rot_reg[0]_171 ;
  output \rot_reg[0]_172 ;
  output rx_clk_4;
  output rx_clk_5;
  output rx_clk_6;
  output \rot_reg[0]_173 ;
  output \rot_reg[0]_174 ;
  output \rot_reg[0]_175 ;
  output \rot_reg[0]_176 ;
  output \rot_reg[0]_177 ;
  output \rot_reg[0]_178 ;
  output \rot_reg[0]_179 ;
  output \rot_reg[0]_180 ;
  output \rot_reg[0]_181 ;
  output \rot_reg[0]_182 ;
  output \rot_reg[0]_183 ;
  output \rot_reg[0]_184 ;
  output \rot_reg[0]_185 ;
  output \rot_reg[0]_186 ;
  output \rot_reg[0]_187 ;
  output \rot_reg[0]_188 ;
  output \rot_reg[0]_189 ;
  input [1:0]\axis_tkeep_reg[38] ;
  input rx_enaout0;
  input [2:0]\wr_ptr_reg[0]_0 ;
  input [52:0]dout;
  input \axis_tkeep_reg[22] ;
  input \rot_reg[1]_2 ;
  input \rot_reg[1]_3 ;
  input [1:0]Q;
  input [135:0]\axis_tkeep_reg[31] ;
  input [34:0]\axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[15] ;
  input \rot_reg[1]_4 ;
  input \axis_tkeep[63]_i_4 ;
  input [2:0]data_valid;
  input \axis_tdata_reg[132] ;
  input \axis_tdata_reg[134] ;
  input \axis_tdata_reg[123] ;
  input \axis_tdata_reg[377] ;
  input \axis_tdata_reg[377]_0 ;
  input \axis_tdata_reg[377]_1 ;
  input \axis_tdata_reg[379] ;
  input \axis_tdata_reg[381] ;
  input \axis_tdata_reg[383] ;
  input \axis_tdata_reg[369] ;
  input \axis_tdata_reg[371] ;
  input \axis_tdata_reg[373] ;
  input \axis_tdata_reg[375] ;
  input \axis_tdata_reg[361] ;
  input \axis_tdata_reg[363] ;
  input \axis_tdata_reg[365] ;
  input \axis_tdata_reg[367] ;
  input \axis_tdata_reg[353] ;
  input \axis_tdata_reg[355] ;
  input \axis_tdata_reg[357] ;
  input \axis_tdata_reg[359] ;
  input \axis_tdata_reg[345] ;
  input \axis_tdata_reg[347] ;
  input \axis_tdata_reg[349] ;
  input \axis_tdata_reg[351] ;
  input \axis_tdata_reg[337] ;
  input \axis_tdata_reg[339] ;
  input \axis_tdata_reg[341] ;
  input \axis_tdata_reg[343] ;
  input \axis_tdata_reg[329] ;
  input \axis_tdata_reg[331] ;
  input \axis_tdata_reg[333] ;
  input \axis_tdata_reg[335] ;
  input \axis_tdata_reg[321] ;
  input \axis_tdata_reg[323] ;
  input \axis_tdata_reg[325] ;
  input \axis_tdata_reg[327] ;
  input \axis_tdata_reg[313] ;
  input \axis_tdata_reg[315] ;
  input \axis_tdata_reg[317] ;
  input \axis_tdata_reg[319] ;
  input \axis_tdata_reg[305] ;
  input \axis_tdata_reg[307] ;
  input \axis_tdata_reg[309] ;
  input \axis_tdata_reg[311] ;
  input \axis_tdata_reg[297] ;
  input \axis_tdata_reg[299] ;
  input \axis_tdata_reg[301] ;
  input \axis_tdata_reg[303] ;
  input \axis_tdata_reg[289] ;
  input \axis_tdata_reg[291] ;
  input \axis_tdata_reg[293] ;
  input \axis_tdata_reg[295] ;
  input \axis_tdata_reg[281] ;
  input \axis_tdata_reg[283] ;
  input \axis_tdata_reg[285] ;
  input \axis_tdata_reg[287] ;
  input \axis_tdata_reg[273] ;
  input \axis_tdata_reg[275] ;
  input \axis_tdata_reg[277] ;
  input \axis_tdata_reg[279] ;
  input \axis_tdata_reg[265] ;
  input \axis_tdata_reg[267] ;
  input \axis_tdata_reg[269] ;
  input \axis_tdata_reg[271] ;
  input \axis_tdata_reg[257] ;
  input \axis_tdata_reg[259] ;
  input \axis_tdata_reg[261] ;
  input \axis_tdata_reg[263] ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[38]_0 ;
  input \axis_tdata_reg[249] ;
  input \axis_tdata_reg[249]_0 ;
  input \axis_tdata_reg[252] ;
  input \axis_tdata_reg[254] ;
  input \axis_tdata_reg[241] ;
  input \axis_tdata_reg[244] ;
  input \axis_tdata_reg[246] ;
  input \axis_tdata_reg[233] ;
  input \axis_tdata_reg[236] ;
  input \axis_tdata_reg[238] ;
  input \axis_tdata_reg[225] ;
  input \axis_tdata_reg[228] ;
  input \axis_tdata_reg[230] ;
  input \axis_tdata_reg[217] ;
  input \axis_tdata_reg[220] ;
  input \axis_tdata_reg[222] ;
  input \axis_tdata_reg[209] ;
  input \axis_tdata_reg[212] ;
  input \axis_tdata_reg[214] ;
  input \axis_tdata_reg[201] ;
  input \axis_tdata_reg[204] ;
  input \axis_tdata_reg[206] ;
  input \axis_tdata_reg[193] ;
  input \axis_tdata_reg[196] ;
  input \axis_tdata_reg[198] ;
  input \axis_tdata_reg[185] ;
  input \axis_tdata_reg[188] ;
  input \axis_tdata_reg[190] ;
  input \axis_tdata_reg[177] ;
  input \axis_tdata_reg[180] ;
  input \axis_tdata_reg[182] ;
  input \axis_tdata_reg[169] ;
  input \axis_tdata_reg[172] ;
  input \axis_tdata_reg[174] ;
  input \axis_tdata_reg[161] ;
  input \axis_tdata_reg[164] ;
  input \axis_tdata_reg[166] ;
  input \axis_tdata_reg[153] ;
  input \axis_tdata_reg[156] ;
  input \axis_tdata_reg[158] ;
  input \axis_tdata_reg[145] ;
  input \axis_tdata_reg[148] ;
  input \axis_tdata_reg[150] ;
  input \axis_tdata_reg[137] ;
  input \axis_tdata_reg[140] ;
  input \axis_tdata_reg[142] ;
  input \axis_tdata_reg[129] ;
  input \axis_tdata_reg[132]_0 ;
  input \axis_tdata_reg[134]_0 ;
  input \axis_tkeep_reg[22]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input ptp_rd_en_reg;
  input \axis_tkeep_reg[15]_0 ;
  input axis_tlast_reg;
  input [0:0]SR;
  input [0:0]E;
  input rx_clk;
  input [135:0]\axis_tdata_reg[263]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[123] ;
  wire \axis_tdata_reg[129] ;
  wire \axis_tdata_reg[132] ;
  wire \axis_tdata_reg[132]_0 ;
  wire \axis_tdata_reg[134] ;
  wire \axis_tdata_reg[134]_0 ;
  wire \axis_tdata_reg[137] ;
  wire \axis_tdata_reg[140] ;
  wire \axis_tdata_reg[142] ;
  wire \axis_tdata_reg[145] ;
  wire \axis_tdata_reg[148] ;
  wire \axis_tdata_reg[150] ;
  wire \axis_tdata_reg[153] ;
  wire \axis_tdata_reg[156] ;
  wire \axis_tdata_reg[158] ;
  wire \axis_tdata_reg[161] ;
  wire \axis_tdata_reg[164] ;
  wire \axis_tdata_reg[166] ;
  wire \axis_tdata_reg[169] ;
  wire \axis_tdata_reg[172] ;
  wire \axis_tdata_reg[174] ;
  wire \axis_tdata_reg[177] ;
  wire \axis_tdata_reg[180] ;
  wire \axis_tdata_reg[182] ;
  wire \axis_tdata_reg[185] ;
  wire \axis_tdata_reg[188] ;
  wire \axis_tdata_reg[190] ;
  wire \axis_tdata_reg[193] ;
  wire \axis_tdata_reg[196] ;
  wire \axis_tdata_reg[198] ;
  wire \axis_tdata_reg[201] ;
  wire \axis_tdata_reg[204] ;
  wire \axis_tdata_reg[206] ;
  wire \axis_tdata_reg[209] ;
  wire \axis_tdata_reg[212] ;
  wire \axis_tdata_reg[214] ;
  wire \axis_tdata_reg[217] ;
  wire \axis_tdata_reg[220] ;
  wire \axis_tdata_reg[222] ;
  wire \axis_tdata_reg[225] ;
  wire \axis_tdata_reg[228] ;
  wire \axis_tdata_reg[230] ;
  wire \axis_tdata_reg[233] ;
  wire \axis_tdata_reg[236] ;
  wire \axis_tdata_reg[238] ;
  wire \axis_tdata_reg[241] ;
  wire \axis_tdata_reg[244] ;
  wire \axis_tdata_reg[246] ;
  wire \axis_tdata_reg[249] ;
  wire \axis_tdata_reg[249]_0 ;
  wire \axis_tdata_reg[252] ;
  wire \axis_tdata_reg[254] ;
  wire \axis_tdata_reg[257] ;
  wire \axis_tdata_reg[259] ;
  wire \axis_tdata_reg[261] ;
  wire \axis_tdata_reg[263] ;
  wire [135:0]\axis_tdata_reg[263]_0 ;
  wire \axis_tdata_reg[265] ;
  wire \axis_tdata_reg[267] ;
  wire \axis_tdata_reg[269] ;
  wire \axis_tdata_reg[271] ;
  wire \axis_tdata_reg[273] ;
  wire \axis_tdata_reg[275] ;
  wire \axis_tdata_reg[277] ;
  wire \axis_tdata_reg[279] ;
  wire \axis_tdata_reg[281] ;
  wire \axis_tdata_reg[283] ;
  wire \axis_tdata_reg[285] ;
  wire \axis_tdata_reg[287] ;
  wire \axis_tdata_reg[289] ;
  wire \axis_tdata_reg[291] ;
  wire \axis_tdata_reg[293] ;
  wire \axis_tdata_reg[295] ;
  wire \axis_tdata_reg[297] ;
  wire \axis_tdata_reg[299] ;
  wire \axis_tdata_reg[301] ;
  wire \axis_tdata_reg[303] ;
  wire \axis_tdata_reg[305] ;
  wire \axis_tdata_reg[307] ;
  wire \axis_tdata_reg[309] ;
  wire \axis_tdata_reg[311] ;
  wire \axis_tdata_reg[313] ;
  wire \axis_tdata_reg[315] ;
  wire \axis_tdata_reg[317] ;
  wire \axis_tdata_reg[319] ;
  wire \axis_tdata_reg[321] ;
  wire \axis_tdata_reg[323] ;
  wire \axis_tdata_reg[325] ;
  wire \axis_tdata_reg[327] ;
  wire \axis_tdata_reg[329] ;
  wire \axis_tdata_reg[331] ;
  wire \axis_tdata_reg[333] ;
  wire \axis_tdata_reg[335] ;
  wire \axis_tdata_reg[337] ;
  wire \axis_tdata_reg[339] ;
  wire \axis_tdata_reg[341] ;
  wire \axis_tdata_reg[343] ;
  wire \axis_tdata_reg[345] ;
  wire \axis_tdata_reg[347] ;
  wire \axis_tdata_reg[349] ;
  wire \axis_tdata_reg[351] ;
  wire \axis_tdata_reg[353] ;
  wire \axis_tdata_reg[355] ;
  wire \axis_tdata_reg[357] ;
  wire \axis_tdata_reg[359] ;
  wire \axis_tdata_reg[361] ;
  wire \axis_tdata_reg[363] ;
  wire \axis_tdata_reg[365] ;
  wire \axis_tdata_reg[367] ;
  wire \axis_tdata_reg[369] ;
  wire \axis_tdata_reg[371] ;
  wire \axis_tdata_reg[373] ;
  wire \axis_tdata_reg[375] ;
  wire \axis_tdata_reg[377] ;
  wire \axis_tdata_reg[377]_0 ;
  wire \axis_tdata_reg[377]_1 ;
  wire \axis_tdata_reg[379] ;
  wire \axis_tdata_reg[381] ;
  wire \axis_tdata_reg[383] ;
  wire \axis_tkeep[63]_i_4 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[22] ;
  wire \axis_tkeep_reg[22]_0 ;
  wire [135:0]\axis_tkeep_reg[31] ;
  wire [34:0]\axis_tkeep_reg[31]_0 ;
  wire [1:0]\axis_tkeep_reg[38] ;
  wire \axis_tkeep_reg[38]_0 ;
  wire \axis_tkeep_reg[47] ;
  wire axis_tlast_reg;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [2:0]data_valid;
  wire [52:0]dout;
  wire [129:1]\dout[2]_2 ;
  wire [0:0]full;
  wire [0:0]lbus_err;
  wire [9:9]lbus_mty;
  wire ptp_rd_en_reg;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__1_n_0 ;
  wire \rd_ptr[1]_i_1__1_n_0 ;
  wire \rd_ptr[2]_i_2__1_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_102 ;
  wire \rot_reg[0]_103 ;
  wire \rot_reg[0]_104 ;
  wire \rot_reg[0]_105 ;
  wire \rot_reg[0]_106 ;
  wire \rot_reg[0]_107 ;
  wire \rot_reg[0]_108 ;
  wire \rot_reg[0]_109 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_110 ;
  wire \rot_reg[0]_111 ;
  wire \rot_reg[0]_112 ;
  wire \rot_reg[0]_113 ;
  wire \rot_reg[0]_114 ;
  wire \rot_reg[0]_115 ;
  wire \rot_reg[0]_116 ;
  wire \rot_reg[0]_117 ;
  wire \rot_reg[0]_118 ;
  wire \rot_reg[0]_119 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_120 ;
  wire \rot_reg[0]_121 ;
  wire \rot_reg[0]_122 ;
  wire \rot_reg[0]_123 ;
  wire \rot_reg[0]_124 ;
  wire \rot_reg[0]_125 ;
  wire \rot_reg[0]_126 ;
  wire \rot_reg[0]_127 ;
  wire \rot_reg[0]_128 ;
  wire \rot_reg[0]_129 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_130 ;
  wire \rot_reg[0]_131 ;
  wire \rot_reg[0]_132 ;
  wire \rot_reg[0]_133 ;
  wire \rot_reg[0]_134 ;
  wire \rot_reg[0]_135 ;
  wire \rot_reg[0]_136 ;
  wire \rot_reg[0]_137 ;
  wire \rot_reg[0]_138 ;
  wire \rot_reg[0]_139 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_140 ;
  wire \rot_reg[0]_141 ;
  wire \rot_reg[0]_142 ;
  wire \rot_reg[0]_143 ;
  wire \rot_reg[0]_144 ;
  wire \rot_reg[0]_145 ;
  wire \rot_reg[0]_146 ;
  wire \rot_reg[0]_147 ;
  wire \rot_reg[0]_148 ;
  wire \rot_reg[0]_149 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_150 ;
  wire \rot_reg[0]_151 ;
  wire \rot_reg[0]_152 ;
  wire \rot_reg[0]_153 ;
  wire \rot_reg[0]_154 ;
  wire \rot_reg[0]_155 ;
  wire \rot_reg[0]_156 ;
  wire \rot_reg[0]_157 ;
  wire \rot_reg[0]_158 ;
  wire \rot_reg[0]_159 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_160 ;
  wire \rot_reg[0]_161 ;
  wire \rot_reg[0]_162 ;
  wire \rot_reg[0]_163 ;
  wire \rot_reg[0]_164 ;
  wire \rot_reg[0]_165 ;
  wire \rot_reg[0]_166 ;
  wire \rot_reg[0]_167 ;
  wire \rot_reg[0]_168 ;
  wire \rot_reg[0]_169 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_170 ;
  wire \rot_reg[0]_171 ;
  wire \rot_reg[0]_172 ;
  wire \rot_reg[0]_173 ;
  wire \rot_reg[0]_174 ;
  wire \rot_reg[0]_175 ;
  wire \rot_reg[0]_176 ;
  wire \rot_reg[0]_177 ;
  wire \rot_reg[0]_178 ;
  wire \rot_reg[0]_179 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_180 ;
  wire \rot_reg[0]_181 ;
  wire \rot_reg[0]_182 ;
  wire \rot_reg[0]_183 ;
  wire \rot_reg[0]_184 ;
  wire \rot_reg[0]_185 ;
  wire \rot_reg[0]_186 ;
  wire \rot_reg[0]_187 ;
  wire \rot_reg[0]_188 ;
  wire \rot_reg[0]_189 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire rx_clk;
  wire [1:0]rx_clk_0;
  wire rx_clk_1;
  wire [118:0]rx_clk_2;
  wire [111:0]rx_clk_3;
  wire rx_clk_4;
  wire rx_clk_5;
  wire rx_clk_6;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__2_n_0 ;
  wire \wr_ptr[2]_i_3__1_n_0 ;
  wire [2:0]\wr_ptr_reg[0]_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[0]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[105]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [120]),
        .O(\rot_reg[0]_166 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[100]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[24]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [28]),
        .O(\rot_reg[0]_121 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[104]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[14]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [16]),
        .O(\rot_reg[0]_114 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[105]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [17]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [17]),
        .O(\rot_reg[0]_115 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[106]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[15]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [18]),
        .O(\rot_reg[0]_116 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[107]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[16]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [4]),
        .O(\rot_reg[0]_175 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[108]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[17]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [20]),
        .O(\rot_reg[0]_117 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[10]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[99]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [114]),
        .O(\rot_reg[0]_164 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[112]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[7]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [8]),
        .O(\rot_reg[0]_110 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[113]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [9]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [9]),
        .O(\rot_reg[0]_111 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[114]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[8]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [10]),
        .O(\rot_reg[0]_112 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[115]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[9]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [2]),
        .O(\rot_reg[0]_174 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[116]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[10]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [12]),
        .O(\rot_reg[0]_113 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[11]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[100]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [28]),
        .O(\rot_reg[0]_187 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[120]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[0]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [0]),
        .O(\rot_reg[0]_106 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[121]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [1]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [1]),
        .O(\rot_reg[0]_107 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[122]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[1]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [2]),
        .O(\rot_reg[0]_108 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[123]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[2]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [0]),
        .O(\rot_reg[0]_173 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[124]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[3]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [4]),
        .O(\rot_reg[0]_109 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[129]_i_1 
       (.I0(\dout[2]_2 [121]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [121]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[129] ),
        .O(rx_clk_3[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[12]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[101]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [116]),
        .O(\rot_reg[0]_165 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[132]_i_1 
       (.I0(rx_clk_2[108]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [31]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[132]_0 ),
        .O(rx_clk_3[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[134]_i_1 
       (.I0(rx_clk_2[110]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [126]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[134]_0 ),
        .O(rx_clk_3[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[137]_i_1 
       (.I0(\dout[2]_2 [113]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [113]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[137] ),
        .O(rx_clk_3[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[140]_i_1 
       (.I0(rx_clk_2[101]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [29]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[140] ),
        .O(rx_clk_3[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[142]_i_1 
       (.I0(rx_clk_2[103]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [118]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[142] ),
        .O(rx_clk_3[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[145]_i_1 
       (.I0(\dout[2]_2 [105]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [105]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[145] ),
        .O(rx_clk_3[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[148]_i_1 
       (.I0(rx_clk_2[94]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [27]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[148] ),
        .O(rx_clk_3[7]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[150]_i_1 
       (.I0(rx_clk_2[96]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [110]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[150] ),
        .O(rx_clk_3[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[153]_i_1 
       (.I0(\dout[2]_2 [97]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [97]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[153] ),
        .O(rx_clk_3[9]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[156]_i_1 
       (.I0(rx_clk_2[87]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [25]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[156] ),
        .O(rx_clk_3[10]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[158]_i_1 
       (.I0(rx_clk_2[89]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [102]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[158] ),
        .O(rx_clk_3[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[161]_i_1 
       (.I0(\dout[2]_2 [89]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [89]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[161] ),
        .O(rx_clk_3[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[164]_i_1 
       (.I0(rx_clk_2[80]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [23]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[164] ),
        .O(rx_clk_3[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[166]_i_1 
       (.I0(rx_clk_2[82]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [94]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[166] ),
        .O(rx_clk_3[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[169]_i_1 
       (.I0(\dout[2]_2 [81]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [81]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[169] ),
        .O(rx_clk_3[15]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[16]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[91]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [104]),
        .O(\rot_reg[0]_158 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[172]_i_1 
       (.I0(rx_clk_2[73]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [21]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[172] ),
        .O(rx_clk_3[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[174]_i_1 
       (.I0(rx_clk_2[75]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [86]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[174] ),
        .O(rx_clk_3[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[177]_i_1 
       (.I0(\dout[2]_2 [73]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [73]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[177] ),
        .O(rx_clk_3[18]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[17]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [105]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [105]),
        .O(\rot_reg[0]_159 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[180]_i_1 
       (.I0(rx_clk_2[66]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [19]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[180] ),
        .O(rx_clk_3[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[182]_i_1 
       (.I0(rx_clk_2[68]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [78]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[182] ),
        .O(rx_clk_3[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[185]_i_1 
       (.I0(\dout[2]_2 [65]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [65]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[185] ),
        .O(rx_clk_3[21]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[188]_i_1 
       (.I0(rx_clk_2[59]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [17]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[188] ),
        .O(rx_clk_3[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[18]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[92]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [106]),
        .O(\rot_reg[0]_160 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[190]_i_1 
       (.I0(rx_clk_2[61]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [70]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[190] ),
        .O(rx_clk_3[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[193]_i_1 
       (.I0(\dout[2]_2 [57]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [57]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[193] ),
        .O(rx_clk_3[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[196]_i_1 
       (.I0(rx_clk_2[52]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [15]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[196] ),
        .O(rx_clk_3[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[198]_i_1 
       (.I0(rx_clk_2[54]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [62]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[198] ),
        .O(rx_clk_3[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[19]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[93]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [26]),
        .O(\rot_reg[0]_186 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[1]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [121]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [121]),
        .O(\rot_reg[0]_167 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[201]_i_1 
       (.I0(\dout[2]_2 [49]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [49]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[201] ),
        .O(rx_clk_3[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[204]_i_1 
       (.I0(rx_clk_2[45]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [13]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[204] ),
        .O(rx_clk_3[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[206]_i_1 
       (.I0(rx_clk_2[47]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [54]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[206] ),
        .O(rx_clk_3[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[209]_i_1 
       (.I0(\dout[2]_2 [41]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [41]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[209] ),
        .O(rx_clk_3[30]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[20]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[94]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [108]),
        .O(\rot_reg[0]_161 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[212]_i_1 
       (.I0(rx_clk_2[38]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [11]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[212] ),
        .O(rx_clk_3[31]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[214]_i_1 
       (.I0(rx_clk_2[40]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [46]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[214] ),
        .O(rx_clk_3[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[217]_i_1 
       (.I0(\dout[2]_2 [33]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [33]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[217] ),
        .O(rx_clk_3[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[220]_i_1 
       (.I0(rx_clk_2[31]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [9]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[220] ),
        .O(rx_clk_3[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[222]_i_1 
       (.I0(rx_clk_2[33]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [38]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[222] ),
        .O(rx_clk_3[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[225]_i_1 
       (.I0(\dout[2]_2 [25]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [25]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[225] ),
        .O(rx_clk_3[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[228]_i_1 
       (.I0(rx_clk_2[24]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [7]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[228] ),
        .O(rx_clk_3[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[230]_i_1 
       (.I0(rx_clk_2[26]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [30]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[230] ),
        .O(rx_clk_3[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[233]_i_1 
       (.I0(\dout[2]_2 [17]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [17]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[233] ),
        .O(rx_clk_3[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[236]_i_1 
       (.I0(rx_clk_2[17]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [5]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[236] ),
        .O(rx_clk_3[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[238]_i_1 
       (.I0(rx_clk_2[19]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [22]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[238] ),
        .O(rx_clk_3[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[241]_i_1 
       (.I0(\dout[2]_2 [9]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [9]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[241] ),
        .O(rx_clk_3[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[244]_i_1 
       (.I0(rx_clk_2[10]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [3]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[244] ),
        .O(rx_clk_3[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[246]_i_1 
       (.I0(rx_clk_2[12]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [14]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[246] ),
        .O(rx_clk_3[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[249]_i_1 
       (.I0(\dout[2]_2 [1]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [1]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[249]_0 ),
        .O(rx_clk_3[45]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[24]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[84]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [96]),
        .O(\rot_reg[0]_154 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[252]_i_1 
       (.I0(rx_clk_2[3]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31]_0 [1]),
        .I3(\axis_tdata_reg[132] ),
        .I4(\axis_tdata_reg[252] ),
        .O(rx_clk_3[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[254]_i_1 
       (.I0(rx_clk_2[5]),
        .I1(\axis_tdata_reg[249] ),
        .I2(\axis_tkeep_reg[31] [6]),
        .I3(\axis_tdata_reg[134] ),
        .I4(\axis_tdata_reg[254] ),
        .O(rx_clk_3[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[257]_i_1 
       (.I0(\dout[2]_2 [121]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [121]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[257] ),
        .O(rx_clk_3[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[259]_i_1 
       (.I0(rx_clk_2[107]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [123]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[259] ),
        .O(rx_clk_3[49]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[25]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [97]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [97]),
        .O(\rot_reg[0]_155 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[261]_i_1 
       (.I0(rx_clk_2[109]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [125]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[261] ),
        .O(rx_clk_3[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[263]_i_1 
       (.I0(rx_clk_2[111]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [127]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[263] ),
        .O(rx_clk_3[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[265]_i_1 
       (.I0(\dout[2]_2 [113]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [113]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[265] ),
        .O(rx_clk_3[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[267]_i_1 
       (.I0(rx_clk_2[100]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [115]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[267] ),
        .O(rx_clk_3[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[269]_i_1 
       (.I0(rx_clk_2[102]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [117]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[269] ),
        .O(rx_clk_3[54]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[26]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[85]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [98]),
        .O(\rot_reg[0]_156 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[271]_i_1 
       (.I0(rx_clk_2[104]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [119]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[271] ),
        .O(rx_clk_3[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[273]_i_1 
       (.I0(\dout[2]_2 [105]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [105]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[273] ),
        .O(rx_clk_3[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[275]_i_1 
       (.I0(rx_clk_2[93]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [107]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[275] ),
        .O(rx_clk_3[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[277]_i_1 
       (.I0(rx_clk_2[95]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [109]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[277] ),
        .O(rx_clk_3[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[279]_i_1 
       (.I0(rx_clk_2[97]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [111]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[279] ),
        .O(rx_clk_3[59]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[27]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[86]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [24]),
        .O(\rot_reg[0]_185 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[281]_i_1 
       (.I0(\dout[2]_2 [97]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [97]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[281] ),
        .O(rx_clk_3[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[283]_i_1 
       (.I0(rx_clk_2[86]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [99]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[283] ),
        .O(rx_clk_3[61]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[285]_i_1 
       (.I0(rx_clk_2[88]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [101]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[285] ),
        .O(rx_clk_3[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[287]_i_1 
       (.I0(rx_clk_2[90]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [103]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[287] ),
        .O(rx_clk_3[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[289]_i_1 
       (.I0(\dout[2]_2 [89]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [89]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[289] ),
        .O(rx_clk_3[64]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[28]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[87]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [100]),
        .O(\rot_reg[0]_157 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[291]_i_1 
       (.I0(rx_clk_2[79]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [91]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[291] ),
        .O(rx_clk_3[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[293]_i_1 
       (.I0(rx_clk_2[81]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [93]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[293] ),
        .O(rx_clk_3[66]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[295]_i_1 
       (.I0(rx_clk_2[83]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [95]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[295] ),
        .O(rx_clk_3[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[297]_i_1 
       (.I0(\dout[2]_2 [81]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [81]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[297] ),
        .O(rx_clk_3[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[299]_i_1 
       (.I0(rx_clk_2[72]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [83]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[299] ),
        .O(rx_clk_3[69]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[2]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[106]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [122]),
        .O(\rot_reg[0]_168 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[301]_i_1 
       (.I0(rx_clk_2[74]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [85]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[301] ),
        .O(rx_clk_3[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[303]_i_1 
       (.I0(rx_clk_2[76]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [87]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[303] ),
        .O(rx_clk_3[71]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[305]_i_1 
       (.I0(\dout[2]_2 [73]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [73]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[305] ),
        .O(rx_clk_3[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[307]_i_1 
       (.I0(rx_clk_2[65]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [75]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[307] ),
        .O(rx_clk_3[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[309]_i_1 
       (.I0(rx_clk_2[67]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [77]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[309] ),
        .O(rx_clk_3[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[311]_i_1 
       (.I0(rx_clk_2[69]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [79]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[311] ),
        .O(rx_clk_3[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[313]_i_1 
       (.I0(\dout[2]_2 [65]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [65]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[313] ),
        .O(rx_clk_3[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[315]_i_1 
       (.I0(rx_clk_2[58]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [67]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[315] ),
        .O(rx_clk_3[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[317]_i_1 
       (.I0(rx_clk_2[60]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [69]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[317] ),
        .O(rx_clk_3[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[319]_i_1 
       (.I0(rx_clk_2[62]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [71]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[319] ),
        .O(rx_clk_3[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[321]_i_1 
       (.I0(\dout[2]_2 [57]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [57]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[321] ),
        .O(rx_clk_3[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[323]_i_1 
       (.I0(rx_clk_2[51]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [59]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[323] ),
        .O(rx_clk_3[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[325]_i_1 
       (.I0(rx_clk_2[53]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [61]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[325] ),
        .O(rx_clk_3[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[327]_i_1 
       (.I0(rx_clk_2[55]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [63]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[327] ),
        .O(rx_clk_3[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[329]_i_1 
       (.I0(\dout[2]_2 [49]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [49]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[329] ),
        .O(rx_clk_3[84]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[32]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[77]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [88]),
        .O(\rot_reg[0]_150 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[331]_i_1 
       (.I0(rx_clk_2[44]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [51]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[331] ),
        .O(rx_clk_3[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[333]_i_1 
       (.I0(rx_clk_2[46]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [53]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[333] ),
        .O(rx_clk_3[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[335]_i_1 
       (.I0(rx_clk_2[48]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [55]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[335] ),
        .O(rx_clk_3[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[337]_i_1 
       (.I0(\dout[2]_2 [41]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [41]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[337] ),
        .O(rx_clk_3[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[339]_i_1 
       (.I0(rx_clk_2[37]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [43]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[339] ),
        .O(rx_clk_3[89]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[33]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [89]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [89]),
        .O(\rot_reg[0]_151 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[341]_i_1 
       (.I0(rx_clk_2[39]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [45]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[341] ),
        .O(rx_clk_3[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[343]_i_1 
       (.I0(rx_clk_2[41]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [47]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[343] ),
        .O(rx_clk_3[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[345]_i_1 
       (.I0(\dout[2]_2 [33]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [33]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[345] ),
        .O(rx_clk_3[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[347]_i_1 
       (.I0(rx_clk_2[30]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [35]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[347] ),
        .O(rx_clk_3[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[349]_i_1 
       (.I0(rx_clk_2[32]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [37]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[349] ),
        .O(rx_clk_3[94]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[34]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[78]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [90]),
        .O(\rot_reg[0]_152 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[351]_i_1 
       (.I0(rx_clk_2[34]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [39]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[351] ),
        .O(rx_clk_3[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[353]_i_1 
       (.I0(\dout[2]_2 [25]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [25]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[353] ),
        .O(rx_clk_3[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[355]_i_1 
       (.I0(rx_clk_2[23]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [27]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[355] ),
        .O(rx_clk_3[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[357]_i_1 
       (.I0(rx_clk_2[25]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [29]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[357] ),
        .O(rx_clk_3[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[359]_i_1 
       (.I0(rx_clk_2[27]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [31]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[359] ),
        .O(rx_clk_3[99]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[35]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[79]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [22]),
        .O(\rot_reg[0]_184 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[361]_i_1 
       (.I0(\dout[2]_2 [17]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [17]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[361] ),
        .O(rx_clk_3[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[363]_i_1 
       (.I0(rx_clk_2[16]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [19]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[363] ),
        .O(rx_clk_3[101]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[365]_i_1 
       (.I0(rx_clk_2[18]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [21]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[365] ),
        .O(rx_clk_3[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[367]_i_1 
       (.I0(rx_clk_2[20]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [23]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[367] ),
        .O(rx_clk_3[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[369]_i_1 
       (.I0(\dout[2]_2 [9]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [9]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[369] ),
        .O(rx_clk_3[104]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[36]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[80]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [92]),
        .O(\rot_reg[0]_153 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[371]_i_1 
       (.I0(rx_clk_2[9]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [11]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[371] ),
        .O(rx_clk_3[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[373]_i_1 
       (.I0(rx_clk_2[11]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [13]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[373] ),
        .O(rx_clk_3[106]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[375]_i_1 
       (.I0(rx_clk_2[13]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [15]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[375] ),
        .O(rx_clk_3[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[377]_i_1 
       (.I0(\dout[2]_2 [1]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [1]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[377]_1 ),
        .O(rx_clk_3[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[379]_i_1 
       (.I0(rx_clk_2[2]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [3]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[379] ),
        .O(rx_clk_3[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[381]_i_1 
       (.I0(rx_clk_2[4]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [5]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[381] ),
        .O(rx_clk_3[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[383]_i_1 
       (.I0(rx_clk_2[6]),
        .I1(\axis_tdata_reg[377] ),
        .I2(\axis_tkeep_reg[31] [7]),
        .I3(\axis_tdata_reg[377]_0 ),
        .I4(\axis_tdata_reg[383] ),
        .O(rx_clk_3[111]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[384]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[105]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [120]),
        .O(\rot_reg[0]_95 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[385]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [121]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [121]),
        .O(\rot_reg[0]_96 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[386]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[106]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[45]),
        .O(\rot_reg[0]_97 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[387]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[107]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[46]),
        .O(\rot_reg[0]_98 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[390]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[110]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [126]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[391]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[111]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[47]),
        .O(\rot_reg[0]_100 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[392]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[98]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [112]),
        .O(\rot_reg[0]_89 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[393]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [113]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [113]),
        .O(\rot_reg[0]_90 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[394]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[99]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[42]),
        .O(\rot_reg[0]_91 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[395]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[100]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[43]),
        .O(\rot_reg[0]_92 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[398]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[103]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [118]),
        .O(\rot_reg[0]_93 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[399]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[104]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[44]),
        .O(\rot_reg[0]_94 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[3]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[107]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [30]),
        .O(\rot_reg[0]_188 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[400]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[91]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [104]),
        .O(\rot_reg[0]_83 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[401]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [105]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [105]),
        .O(\rot_reg[0]_84 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[402]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[92]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[39]),
        .O(\rot_reg[0]_85 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[403]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[93]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[40]),
        .O(\rot_reg[0]_86 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[406]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[96]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [110]),
        .O(\rot_reg[0]_87 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[407]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[97]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[41]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[408]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[84]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [96]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[409]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [97]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [97]),
        .O(\rot_reg[0]_78 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[40]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[70]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [80]),
        .O(\rot_reg[0]_146 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[410]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[85]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[36]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[411]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[86]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[37]),
        .O(\rot_reg[0]_80 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[414]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[89]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [102]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[415]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[90]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[38]),
        .O(\rot_reg[0]_82 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[416]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[77]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [88]),
        .O(\rot_reg[0]_71 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[417]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [89]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [89]),
        .O(\rot_reg[0]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[418]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[78]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[33]),
        .O(\rot_reg[0]_73 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[419]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[79]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[34]),
        .O(\rot_reg[0]_74 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[41]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [81]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [81]),
        .O(\rot_reg[0]_147 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[422]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[82]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [94]),
        .O(\rot_reg[0]_75 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[423]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[83]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[35]),
        .O(\rot_reg[0]_76 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[424]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[70]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [80]),
        .O(\rot_reg[0]_65 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[425]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [81]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [81]),
        .O(\rot_reg[0]_66 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[426]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[71]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[30]),
        .O(\rot_reg[0]_67 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[427]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[72]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[31]),
        .O(\rot_reg[0]_68 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[42]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[71]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [82]),
        .O(\rot_reg[0]_148 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[430]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[75]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [86]),
        .O(\rot_reg[0]_69 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[431]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[76]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[32]),
        .O(\rot_reg[0]_70 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[432]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[63]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [72]),
        .O(\rot_reg[0]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[433]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [73]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [73]),
        .O(\rot_reg[0]_60 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[434]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[64]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[27]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[435]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[65]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[28]),
        .O(\rot_reg[0]_62 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[438]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[68]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [78]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[439]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[69]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[29]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[43]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[72]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [20]),
        .O(\rot_reg[0]_183 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[440]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[56]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [64]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[441]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [65]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [65]),
        .O(\rot_reg[0]_54 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[442]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[57]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[24]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[443]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[58]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[25]),
        .O(\rot_reg[0]_56 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[446]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[61]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [70]),
        .O(\rot_reg[0]_57 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[447]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[62]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[26]),
        .O(\rot_reg[0]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[448]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[49]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [56]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[449]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [57]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [57]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[44]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[73]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [84]),
        .O(\rot_reg[0]_149 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[450]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[50]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[21]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[451]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[51]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[22]),
        .O(\rot_reg[0]_50 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[454]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[54]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [62]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[455]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[55]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[23]),
        .O(\rot_reg[0]_52 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[456]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[42]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [48]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[457]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [49]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [49]),
        .O(\rot_reg[0]_42 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[458]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[43]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[18]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[459]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[44]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[19]),
        .O(\rot_reg[0]_44 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[462]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[47]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [54]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[463]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[48]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[20]),
        .O(\rot_reg[0]_46 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[464]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[35]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [40]),
        .O(\rot_reg[0]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[465]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [41]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [41]),
        .O(\rot_reg[0]_36 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[466]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[36]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[15]),
        .O(\rot_reg[0]_37 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[467]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[37]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[16]),
        .O(\rot_reg[0]_38 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[470]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[40]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [46]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[471]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[41]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[17]),
        .O(\rot_reg[0]_40 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[472]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[28]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [32]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[473]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [33]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [33]),
        .O(\rot_reg[0]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[474]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[29]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[12]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[475]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[30]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[13]),
        .O(\rot_reg[0]_32 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[478]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[33]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [38]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[479]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[34]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[14]),
        .O(\rot_reg[0]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[480]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[21]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [24]),
        .O(\rot_reg[0]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[481]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [25]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [25]),
        .O(\rot_reg[0]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[482]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[22]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[9]),
        .O(\rot_reg[0]_25 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[483]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[23]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[10]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[486]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[26]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [30]),
        .O(\rot_reg[0]_27 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[487]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[27]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[11]),
        .O(\rot_reg[0]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[488]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[14]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [16]),
        .O(\rot_reg[0]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[489]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [17]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [17]),
        .O(\rot_reg[0]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[48]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[63]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [72]),
        .O(\rot_reg[0]_142 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[490]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[15]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[6]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[491]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[16]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[7]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[494]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[19]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [22]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[495]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[20]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[8]),
        .O(\rot_reg[0]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[496]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[7]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [8]),
        .O(\rot_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[497]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [9]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [9]),
        .O(\rot_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[498]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[8]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[3]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[499]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[9]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[4]),
        .O(\rot_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[49]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [73]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [73]),
        .O(\rot_reg[0]_143 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[4]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[108]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [124]),
        .O(\rot_reg[0]_169 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[502]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[12]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [14]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[503]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[13]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[5]),
        .O(\rot_reg[0]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[504]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[0]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [0]),
        .O(\rot_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[505]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(\dout[2]_2 [1]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [1]),
        .O(\rot_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[506]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[1]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[0]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[507]_i_2 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[2]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[1]),
        .O(\rot_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[50]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[64]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [74]),
        .O(\rot_reg[0]_144 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[510]_i_4 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[5]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [6]),
        .O(\rot_reg[0]_9 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[511]_i_4 
       (.I0(\axis_tdata_reg[132] ),
        .I1(rx_clk_2[6]),
        .I2(\axis_tdata_reg[134] ),
        .I3(dout[2]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[51]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[65]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [18]),
        .O(\rot_reg[0]_182 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[52]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[66]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [76]),
        .O(\rot_reg[0]_145 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[56]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[56]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [64]),
        .O(\rot_reg[0]_138 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[57]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [65]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [65]),
        .O(\rot_reg[0]_139 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[58]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[57]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [66]),
        .O(\rot_reg[0]_140 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[59]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[58]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [16]),
        .O(\rot_reg[0]_181 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[60]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[59]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [68]),
        .O(\rot_reg[0]_141 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[64]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[49]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [56]),
        .O(\rot_reg[0]_134 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[65]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [57]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [57]),
        .O(\rot_reg[0]_135 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[66]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[50]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [58]),
        .O(\rot_reg[0]_136 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[67]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[51]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [14]),
        .O(\rot_reg[0]_180 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[68]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[52]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [60]),
        .O(\rot_reg[0]_137 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[72]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[42]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [48]),
        .O(\rot_reg[0]_130 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[73]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [49]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [49]),
        .O(\rot_reg[0]_131 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[74]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[43]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [50]),
        .O(\rot_reg[0]_132 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[75]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[44]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [12]),
        .O(\rot_reg[0]_179 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[76]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[45]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [52]),
        .O(\rot_reg[0]_133 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[80]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[35]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [40]),
        .O(\rot_reg[0]_126 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[81]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [41]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [41]),
        .O(\rot_reg[0]_127 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[82]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[36]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [42]),
        .O(\rot_reg[0]_128 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[83]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[37]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [10]),
        .O(\rot_reg[0]_178 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[84]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[38]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [44]),
        .O(\rot_reg[0]_129 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[88]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[28]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [32]),
        .O(\rot_reg[0]_122 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[89]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [33]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [33]),
        .O(\rot_reg[0]_123 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[8]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[98]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [112]),
        .O(\rot_reg[0]_162 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[90]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[29]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [34]),
        .O(\rot_reg[0]_124 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[91]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[30]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [8]),
        .O(\rot_reg[0]_177 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[92]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[31]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [36]),
        .O(\rot_reg[0]_125 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[96]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[21]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [24]),
        .O(\rot_reg[0]_118 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[97]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [25]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [25]),
        .O(\rot_reg[0]_119 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[98]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(rx_clk_2[22]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [26]),
        .O(\rot_reg[0]_120 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[99]_i_2 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[23]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31]_0 [6]),
        .O(\rot_reg[0]_176 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[9]_i_2 
       (.I0(\axis_tdata_reg[134] ),
        .I1(\dout[2]_2 [113]),
        .I2(\axis_tdata_reg[132] ),
        .I3(\axis_tkeep_reg[31] [113]),
        .O(\rot_reg[0]_163 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_10 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[114]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31]_0 [32]),
        .O(\rot_reg[0]_189 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_11 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[113]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [130]),
        .O(\rot_reg[0]_172 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_12 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(\dout[2]_2 [129]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [129]),
        .O(\rot_reg[0]_171 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_13 
       (.I0(\axis_tkeep_reg[22] ),
        .I1(rx_clk_2[112]),
        .I2(\rot_reg[1]_2 ),
        .I3(\axis_tkeep_reg[31] [128]),
        .O(\rot_reg[0]_170 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[15]_i_4 
       (.I0(rx_clk_2[118]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\axis_tkeep_reg[15] ),
        .I3(dout[52]),
        .I4(\axis_tkeep_reg[15]_0 ),
        .O(rx_clk_5));
  LUT6 #(
    .INIT(64'hFB73D951EA62C840)) 
    \axis_tkeep[31]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[118]),
        .I3(\axis_tkeep_reg[31]_0 [34]),
        .I4(\axis_tkeep_reg[31] [135]),
        .I5(dout[52]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[31]_i_7 
       (.I0(\dout[2]_2 [129]),
        .I1(\axis_tkeep_reg[15] ),
        .I2(\axis_tkeep_reg[31] [129]),
        .I3(\axis_tkeep_reg[22] ),
        .I4(\axis_tkeep_reg[22]_0 ),
        .O(rx_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[33]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[34]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[35]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(\axis_tkeep_reg[38] [0]),
        .I3(lbus_mty),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[37]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[38]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[39]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[41]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[42]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[43]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[45]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[46]_i_1 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[47]_i_2 
       (.I0(rx_clk_0[1]),
        .I1(\axis_tkeep_reg[38] [1]),
        .I2(lbus_mty),
        .I3(\axis_tkeep_reg[38] [0]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_5 
       (.I0(rx_clk_2[114]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[31] [131]),
        .I3(\axis_tkeep_reg[15] ),
        .I4(\axis_tkeep_reg[38]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_7 
       (.I0(\dout[2]_2 [129]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[31] [129]),
        .I3(\axis_tkeep_reg[15] ),
        .I4(\axis_tkeep_reg[47] ),
        .O(lbus_mty));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_12 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(data_valid[0]),
        .I2(Q[0]),
        .I3(data_valid[1]),
        .I4(Q[1]),
        .I5(data_valid[2]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_15 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep[63]_i_4 ),
        .I2(rx_clk_2[116]),
        .I3(\rot_reg[1]_2 ),
        .I4(\axis_tkeep_reg[22] ),
        .I5(dout[51]),
        .O(\rot_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_20 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[114]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(dout[49]),
        .O(\rot_reg[0]_104 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_21 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[113]),
        .I2(\axis_tkeep_reg[22] ),
        .I3(dout[48]),
        .O(\rot_reg[0]_103 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_22 
       (.I0(\rot_reg[1]_2 ),
        .I1(\dout[2]_2 [129]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [129]),
        .O(\rot_reg[0]_102 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_23 
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[112]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep_reg[31] [128]),
        .O(\rot_reg[0]_101 ));
  LUT4 #(
    .INIT(16'h9DBF)) 
    \axis_tkeep[63]_i_28 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[116]),
        .I3(\axis_tkeep_reg[31] [133]),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_32 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[118]),
        .I3(dout[52]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_33 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[116]),
        .I3(dout[51]),
        .O(\rot_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_3
       (.I0(rx_clk_2[116]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\axis_tdata_reg[377]_0 ),
        .I3(dout[51]),
        .I4(axis_tlast_reg),
        .O(rx_clk_6));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_1
       (.I0(rx_clk_2[117]),
        .I1(\axis_tkeep_reg[15] ),
        .I2(\axis_tkeep_reg[31] [134]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_8
       (.I0(\rot_reg[1]_2 ),
        .I1(rx_clk_2[117]),
        .I2(\axis_tdata_reg[123] ),
        .I3(\axis_tkeep_reg[31] [134]),
        .O(\rot_reg[0]_105 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [1:0]),
        .DIB(\axis_tdata_reg[263]_0 [3:2]),
        .DIC(\axis_tdata_reg[263]_0 [5:4]),
        .DID(\axis_tdata_reg[263]_0 [7:6]),
        .DIE(\axis_tdata_reg[263]_0 [9:8]),
        .DIF(\axis_tdata_reg[263]_0 [11:10]),
        .DIG(\axis_tdata_reg[263]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [1],rx_clk_2[0]}),
        .DOB(rx_clk_2[2:1]),
        .DOC(rx_clk_2[4:3]),
        .DOD(rx_clk_2[6:5]),
        .DOE({\dout[2]_2 [9],rx_clk_2[7]}),
        .DOF(rx_clk_2[9:8]),
        .DOG(rx_clk_2[11:10]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [113:112]),
        .DIB(\axis_tdata_reg[263]_0 [115:114]),
        .DIC(\axis_tdata_reg[263]_0 [117:116]),
        .DID(\axis_tdata_reg[263]_0 [119:118]),
        .DIE(\axis_tdata_reg[263]_0 [121:120]),
        .DIF(\axis_tdata_reg[263]_0 [123:122]),
        .DIG(\axis_tdata_reg[263]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [113],rx_clk_2[98]}),
        .DOB(rx_clk_2[100:99]),
        .DOC(rx_clk_2[102:101]),
        .DOD(rx_clk_2[104:103]),
        .DOE({\dout[2]_2 [121],rx_clk_2[105]}),
        .DOF(rx_clk_2[107:106]),
        .DOG(rx_clk_2[109:108]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [127:126]),
        .DIB(\axis_tdata_reg[263]_0 [129:128]),
        .DIC(\axis_tdata_reg[263]_0 [131:130]),
        .DID(\axis_tdata_reg[263]_0 [133:132]),
        .DIE(\axis_tdata_reg[263]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[111:110]),
        .DOB({\dout[2]_2 [129],rx_clk_2[112]}),
        .DOC(rx_clk_2[114:113]),
        .DOD(rx_clk_2[116:115]),
        .DOE(rx_clk_2[118:117]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [15:14]),
        .DIB(\axis_tdata_reg[263]_0 [17:16]),
        .DIC(\axis_tdata_reg[263]_0 [19:18]),
        .DID(\axis_tdata_reg[263]_0 [21:20]),
        .DIE(\axis_tdata_reg[263]_0 [23:22]),
        .DIF(\axis_tdata_reg[263]_0 [25:24]),
        .DIG(\axis_tdata_reg[263]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[13:12]),
        .DOB({\dout[2]_2 [17],rx_clk_2[14]}),
        .DOC(rx_clk_2[16:15]),
        .DOD(rx_clk_2[18:17]),
        .DOE(rx_clk_2[20:19]),
        .DOF({\dout[2]_2 [25],rx_clk_2[21]}),
        .DOG(rx_clk_2[23:22]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [29:28]),
        .DIB(\axis_tdata_reg[263]_0 [31:30]),
        .DIC(\axis_tdata_reg[263]_0 [33:32]),
        .DID(\axis_tdata_reg[263]_0 [35:34]),
        .DIE(\axis_tdata_reg[263]_0 [37:36]),
        .DIF(\axis_tdata_reg[263]_0 [39:38]),
        .DIG(\axis_tdata_reg[263]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[25:24]),
        .DOB(rx_clk_2[27:26]),
        .DOC({\dout[2]_2 [33],rx_clk_2[28]}),
        .DOD(rx_clk_2[30:29]),
        .DOE(rx_clk_2[32:31]),
        .DOF(rx_clk_2[34:33]),
        .DOG({\dout[2]_2 [41],rx_clk_2[35]}),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [43:42]),
        .DIB(\axis_tdata_reg[263]_0 [45:44]),
        .DIC(\axis_tdata_reg[263]_0 [47:46]),
        .DID(\axis_tdata_reg[263]_0 [49:48]),
        .DIE(\axis_tdata_reg[263]_0 [51:50]),
        .DIF(\axis_tdata_reg[263]_0 [53:52]),
        .DIG(\axis_tdata_reg[263]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[37:36]),
        .DOB(rx_clk_2[39:38]),
        .DOC(rx_clk_2[41:40]),
        .DOD({\dout[2]_2 [49],rx_clk_2[42]}),
        .DOE(rx_clk_2[44:43]),
        .DOF(rx_clk_2[46:45]),
        .DOG(rx_clk_2[48:47]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [57:56]),
        .DIB(\axis_tdata_reg[263]_0 [59:58]),
        .DIC(\axis_tdata_reg[263]_0 [61:60]),
        .DID(\axis_tdata_reg[263]_0 [63:62]),
        .DIE(\axis_tdata_reg[263]_0 [65:64]),
        .DIF(\axis_tdata_reg[263]_0 [67:66]),
        .DIG(\axis_tdata_reg[263]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA({\dout[2]_2 [57],rx_clk_2[49]}),
        .DOB(rx_clk_2[51:50]),
        .DOC(rx_clk_2[53:52]),
        .DOD(rx_clk_2[55:54]),
        .DOE({\dout[2]_2 [65],rx_clk_2[56]}),
        .DOF(rx_clk_2[58:57]),
        .DOG(rx_clk_2[60:59]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [71:70]),
        .DIB(\axis_tdata_reg[263]_0 [73:72]),
        .DIC(\axis_tdata_reg[263]_0 [75:74]),
        .DID(\axis_tdata_reg[263]_0 [77:76]),
        .DIE(\axis_tdata_reg[263]_0 [79:78]),
        .DIF(\axis_tdata_reg[263]_0 [81:80]),
        .DIG(\axis_tdata_reg[263]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[62:61]),
        .DOB({\dout[2]_2 [73],rx_clk_2[63]}),
        .DOC(rx_clk_2[65:64]),
        .DOD(rx_clk_2[67:66]),
        .DOE(rx_clk_2[69:68]),
        .DOF({\dout[2]_2 [81],rx_clk_2[70]}),
        .DOG(rx_clk_2[72:71]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [85:84]),
        .DIB(\axis_tdata_reg[263]_0 [87:86]),
        .DIC(\axis_tdata_reg[263]_0 [89:88]),
        .DID(\axis_tdata_reg[263]_0 [91:90]),
        .DIE(\axis_tdata_reg[263]_0 [93:92]),
        .DIF(\axis_tdata_reg[263]_0 [95:94]),
        .DIG(\axis_tdata_reg[263]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[74:73]),
        .DOB(rx_clk_2[76:75]),
        .DOC({\dout[2]_2 [89],rx_clk_2[77]}),
        .DOD(rx_clk_2[79:78]),
        .DOE(rx_clk_2[81:80]),
        .DOF(rx_clk_2[83:82]),
        .DOG({\dout[2]_2 [97],rx_clk_2[84]}),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[263]_0 [99:98]),
        .DIB(\axis_tdata_reg[263]_0 [101:100]),
        .DIC(\axis_tdata_reg[263]_0 [103:102]),
        .DID(\axis_tdata_reg[263]_0 [105:104]),
        .DIE(\axis_tdata_reg[263]_0 [107:106]),
        .DIF(\axis_tdata_reg[263]_0 [109:108]),
        .DIG(\axis_tdata_reg[263]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(rx_clk_2[86:85]),
        .DOB(rx_clk_2[88:87]),
        .DOC(rx_clk_2[90:89]),
        .DOD({\dout[2]_2 [105],rx_clk_2[91]}),
        .DOE(rx_clk_2[93:92]),
        .DOF(rx_clk_2[95:94]),
        .DOG(rx_clk_2[97:96]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_2
       (.I0(rx_clk_2[115]),
        .I1(\rot_reg[1]_4 ),
        .I2(\axis_tkeep_reg[15] ),
        .I3(\axis_tkeep_reg[31] [132]),
        .I4(ptp_rd_en_reg),
        .O(rx_clk_4));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_3__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[0]_i_1__1_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[1]_i_1__1_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[2]_i_2__1_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \rot[1]_i_10 
       (.I0(\rot_reg[0]_1 ),
        .I1(\axis_tkeep_reg[31]_0 [33]),
        .I2(\axis_tkeep_reg[15] ),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep_reg[31] [132]),
        .I5(\rot_reg[0] ),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hC840)) 
    \rot[1]_i_16 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(rx_clk_2[118]),
        .I3(\axis_tkeep_reg[31]_0 [34]),
        .O(\rot_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_17 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rx_clk_2[115]),
        .I3(dout[50]),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFF2F2200000000)) 
    \rot[1]_i_5 
       (.I0(dout[52]),
        .I1(\axis_tkeep_reg[22] ),
        .I2(\rot_reg[1]_2 ),
        .I3(rx_clk_2[118]),
        .I4(\rot_reg[1]_3 ),
        .I5(\rot_reg[0] ),
        .O(rx_clk_1));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__2 
       (.I0(rx_enaout0),
        .I1(full),
        .I2(\wr_ptr_reg[0]_0 [2]),
        .I3(\wr_ptr_reg[0]_0 [0]),
        .I4(\wr_ptr_reg[0]_0 [1]),
        .I5(\wr_ptr[2]_i_3__1_n_0 ),
        .O(\wr_ptr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_3__0 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(full));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__1 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__1_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__2_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_fifo_25
   (D,
    lbus_mty,
    \wr_ptr_reg[2]_0 ,
    \rot_reg[0] ,
    dout,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    data_valid,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[1]_2 ,
    rx_clk_0,
    lbus_err,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    \rot_reg[0]_13 ,
    \rot_reg[0]_14 ,
    \rot_reg[0]_15 ,
    \rot_reg[0]_16 ,
    \rot_reg[0]_17 ,
    \rot_reg[0]_18 ,
    \rot_reg[0]_19 ,
    \rot_reg[0]_20 ,
    \rot_reg[0]_21 ,
    \rot_reg[0]_22 ,
    \rot_reg[0]_23 ,
    \rot_reg[0]_24 ,
    \rot_reg[0]_25 ,
    \rot_reg[0]_26 ,
    \rot_reg[0]_27 ,
    \rot_reg[0]_28 ,
    \rot_reg[0]_29 ,
    \rot_reg[0]_30 ,
    \rot_reg[0]_31 ,
    \rot_reg[0]_32 ,
    \rot_reg[0]_33 ,
    \rot_reg[0]_34 ,
    \rot_reg[0]_35 ,
    \rot_reg[0]_36 ,
    \rot_reg[0]_37 ,
    \rot_reg[0]_38 ,
    \rot_reg[0]_39 ,
    \rot_reg[0]_40 ,
    \rot_reg[0]_41 ,
    \rot_reg[0]_42 ,
    \rot_reg[0]_43 ,
    \rot_reg[0]_44 ,
    \rot_reg[0]_45 ,
    \rot_reg[0]_46 ,
    \rot_reg[0]_47 ,
    \rot_reg[0]_48 ,
    \rot_reg[0]_49 ,
    \rot_reg[0]_50 ,
    \rot_reg[0]_51 ,
    \rot_reg[0]_52 ,
    \rot_reg[0]_53 ,
    \rot_reg[0]_54 ,
    \rot_reg[0]_55 ,
    \rot_reg[0]_56 ,
    \rot_reg[0]_57 ,
    \rot_reg[0]_58 ,
    \rot_reg[0]_59 ,
    \rot_reg[0]_60 ,
    \rot_reg[0]_61 ,
    \rot_reg[0]_62 ,
    \rot_reg[0]_63 ,
    \rot_reg[0]_64 ,
    \rot_reg[0]_65 ,
    \rot_reg[0]_66 ,
    \rot_reg[0]_67 ,
    \rot_reg[0]_68 ,
    \rot_reg[0]_69 ,
    \rot_reg[0]_70 ,
    \rot_reg[0]_71 ,
    \rot_reg[0]_72 ,
    \rot_reg[0]_73 ,
    \rot_reg[0]_74 ,
    \rot_reg[0]_75 ,
    \rot_reg[0]_76 ,
    \rot_reg[0]_77 ,
    \rot_reg[0]_78 ,
    \rot_reg[0]_79 ,
    \rot_reg[0]_80 ,
    \rot_reg[0]_81 ,
    \rot_reg[0]_82 ,
    \rot_reg[0]_83 ,
    \rot_reg[0]_84 ,
    \rot_reg[0]_85 ,
    rx_clk_1,
    \rot_reg[0]_86 ,
    \rot_reg[0]_87 ,
    \rot_reg[0]_88 ,
    \rot_reg[0]_89 ,
    \rot_reg[0]_90 ,
    \rot_reg[0]_91 ,
    \rot_reg[0]_92 ,
    \rot_reg[0]_93 ,
    \rot_reg[0]_94 ,
    \rot_reg[0]_95 ,
    \rot_reg[0]_96 ,
    \rot_reg[0]_97 ,
    \rot_reg[0]_98 ,
    \rot_reg[0]_99 ,
    \rot_reg[0]_100 ,
    \rot_reg[0]_101 ,
    \axis_tkeep_reg[54] ,
    rx_enaout0,
    full,
    Q,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[47]_0 ,
    \axis_tkeep_reg[47]_1 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \axis_tdata_reg[376] ,
    \rot_reg[1]_6 ,
    \axis_tkeep[63]_i_4 ,
    \axis_tkeep_reg[37] ,
    \rot[1]_i_7 ,
    \axis_tkeep[63]_i_5 ,
    \axis_tkeep[63]_i_5_0 ,
    \axis_tdata_reg[506] ,
    \axis_tdata_reg[506]_0 ,
    \axis_tdata_reg[506]_1 ,
    \axis_tdata_reg[507] ,
    \axis_tdata_reg[508] ,
    \axis_tdata_reg[511] ,
    \axis_tdata_reg[498] ,
    \axis_tdata_reg[499] ,
    \axis_tdata_reg[500] ,
    \axis_tdata_reg[503] ,
    \axis_tdata_reg[490] ,
    \axis_tdata_reg[491] ,
    \axis_tdata_reg[492] ,
    \axis_tdata_reg[495] ,
    \axis_tdata_reg[482] ,
    \axis_tdata_reg[483] ,
    \axis_tdata_reg[484] ,
    \axis_tdata_reg[487] ,
    \axis_tdata_reg[474] ,
    \axis_tdata_reg[475] ,
    \axis_tdata_reg[476] ,
    \axis_tdata_reg[479] ,
    \axis_tdata_reg[466] ,
    \axis_tdata_reg[467] ,
    \axis_tdata_reg[468] ,
    \axis_tdata_reg[471] ,
    \axis_tdata_reg[458] ,
    \axis_tdata_reg[459] ,
    \axis_tdata_reg[460] ,
    \axis_tdata_reg[463] ,
    \axis_tdata_reg[450] ,
    \axis_tdata_reg[451] ,
    \axis_tdata_reg[452] ,
    \axis_tdata_reg[455] ,
    \axis_tdata_reg[442] ,
    \axis_tdata_reg[443] ,
    \axis_tdata_reg[444] ,
    \axis_tdata_reg[447] ,
    \axis_tdata_reg[434] ,
    \axis_tdata_reg[435] ,
    \axis_tdata_reg[436] ,
    \axis_tdata_reg[439] ,
    \axis_tdata_reg[426] ,
    \axis_tdata_reg[427] ,
    \axis_tdata_reg[428] ,
    \axis_tdata_reg[431] ,
    \axis_tdata_reg[418] ,
    \axis_tdata_reg[419] ,
    \axis_tdata_reg[420] ,
    \axis_tdata_reg[423] ,
    \axis_tdata_reg[410] ,
    \axis_tdata_reg[411] ,
    \axis_tdata_reg[412] ,
    \axis_tdata_reg[415] ,
    \axis_tdata_reg[402] ,
    \axis_tdata_reg[403] ,
    \axis_tdata_reg[404] ,
    \axis_tdata_reg[407] ,
    \axis_tdata_reg[394] ,
    \axis_tdata_reg[395] ,
    \axis_tdata_reg[396] ,
    \axis_tdata_reg[399] ,
    \axis_tdata_reg[386] ,
    \axis_tdata_reg[387] ,
    \axis_tdata_reg[388] ,
    \axis_tdata_reg[391] ,
    \axis_tkeep_reg[54]_0 ,
    \axis_tkeep_reg[54]_1 ,
    \axis_tdata_reg[262] ,
    \axis_tdata_reg[376]_0 ,
    \axis_tdata_reg[276] ,
    \axis_tdata_reg[258] ,
    \axis_tdata_reg[378] ,
    \axis_tdata_reg[380] ,
    \axis_tdata_reg[382] ,
    \axis_tdata_reg[368] ,
    \axis_tdata_reg[370] ,
    \axis_tdata_reg[372] ,
    \axis_tdata_reg[374] ,
    \axis_tdata_reg[360] ,
    \axis_tdata_reg[362] ,
    \axis_tdata_reg[364] ,
    \axis_tdata_reg[366] ,
    \axis_tdata_reg[352] ,
    \axis_tdata_reg[354] ,
    \axis_tdata_reg[356] ,
    \axis_tdata_reg[358] ,
    \axis_tdata_reg[344] ,
    \axis_tdata_reg[346] ,
    \axis_tdata_reg[348] ,
    \axis_tdata_reg[350] ,
    \axis_tdata_reg[336] ,
    \axis_tdata_reg[338] ,
    \axis_tdata_reg[340] ,
    \axis_tdata_reg[342] ,
    \axis_tdata_reg[328] ,
    \axis_tdata_reg[330] ,
    \axis_tdata_reg[332] ,
    \axis_tdata_reg[334] ,
    \axis_tdata_reg[320] ,
    \axis_tdata_reg[322] ,
    \axis_tdata_reg[324] ,
    \axis_tdata_reg[326] ,
    \axis_tdata_reg[312] ,
    \axis_tdata_reg[314] ,
    \axis_tdata_reg[316] ,
    \axis_tdata_reg[318] ,
    \axis_tdata_reg[304] ,
    \axis_tdata_reg[306] ,
    \axis_tdata_reg[308] ,
    \axis_tdata_reg[310] ,
    \axis_tdata_reg[296] ,
    \axis_tdata_reg[298] ,
    \axis_tdata_reg[300] ,
    \axis_tdata_reg[302] ,
    \axis_tdata_reg[288] ,
    \axis_tdata_reg[290] ,
    \axis_tdata_reg[292] ,
    \axis_tdata_reg[294] ,
    \axis_tdata_reg[280] ,
    \axis_tdata_reg[282] ,
    \axis_tdata_reg[284] ,
    \axis_tdata_reg[286] ,
    \axis_tdata_reg[272] ,
    \axis_tdata_reg[274] ,
    \axis_tdata_reg[276]_0 ,
    \axis_tdata_reg[278] ,
    \axis_tdata_reg[264] ,
    \axis_tdata_reg[266] ,
    \axis_tdata_reg[268] ,
    \axis_tdata_reg[270] ,
    \axis_tdata_reg[256] ,
    \axis_tdata_reg[258]_0 ,
    \axis_tdata_reg[260] ,
    \axis_tdata_reg[262]_0 ,
    \axis_tkeep_reg[37]_0 ,
    \axis_tkeep_reg[36] ,
    \axis_tkeep_reg[36]_0 ,
    axis_tuser_reg,
    axis_tuser_reg_0,
    \axis_tdata_reg[252] ,
    ptp_rd_en_i_3,
    SR,
    E,
    rx_clk,
    \axis_tdata_reg[391]_0 );
  output [11:0]D;
  output [3:0]lbus_mty;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output \rot_reg[0] ;
  output [135:0]dout;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [0:0]data_valid;
  output [0:0]\rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[1]_2 ;
  output [127:0]rx_clk_0;
  output [0:0]lbus_err;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output \rot_reg[0]_13 ;
  output \rot_reg[0]_14 ;
  output \rot_reg[0]_15 ;
  output \rot_reg[0]_16 ;
  output \rot_reg[0]_17 ;
  output \rot_reg[0]_18 ;
  output \rot_reg[0]_19 ;
  output \rot_reg[0]_20 ;
  output \rot_reg[0]_21 ;
  output \rot_reg[0]_22 ;
  output \rot_reg[0]_23 ;
  output \rot_reg[0]_24 ;
  output \rot_reg[0]_25 ;
  output \rot_reg[0]_26 ;
  output \rot_reg[0]_27 ;
  output \rot_reg[0]_28 ;
  output \rot_reg[0]_29 ;
  output \rot_reg[0]_30 ;
  output \rot_reg[0]_31 ;
  output \rot_reg[0]_32 ;
  output \rot_reg[0]_33 ;
  output \rot_reg[0]_34 ;
  output \rot_reg[0]_35 ;
  output \rot_reg[0]_36 ;
  output \rot_reg[0]_37 ;
  output \rot_reg[0]_38 ;
  output \rot_reg[0]_39 ;
  output \rot_reg[0]_40 ;
  output \rot_reg[0]_41 ;
  output \rot_reg[0]_42 ;
  output \rot_reg[0]_43 ;
  output \rot_reg[0]_44 ;
  output \rot_reg[0]_45 ;
  output \rot_reg[0]_46 ;
  output \rot_reg[0]_47 ;
  output \rot_reg[0]_48 ;
  output \rot_reg[0]_49 ;
  output \rot_reg[0]_50 ;
  output \rot_reg[0]_51 ;
  output \rot_reg[0]_52 ;
  output \rot_reg[0]_53 ;
  output \rot_reg[0]_54 ;
  output \rot_reg[0]_55 ;
  output \rot_reg[0]_56 ;
  output \rot_reg[0]_57 ;
  output \rot_reg[0]_58 ;
  output \rot_reg[0]_59 ;
  output \rot_reg[0]_60 ;
  output \rot_reg[0]_61 ;
  output \rot_reg[0]_62 ;
  output \rot_reg[0]_63 ;
  output \rot_reg[0]_64 ;
  output \rot_reg[0]_65 ;
  output \rot_reg[0]_66 ;
  output \rot_reg[0]_67 ;
  output \rot_reg[0]_68 ;
  output \rot_reg[0]_69 ;
  output \rot_reg[0]_70 ;
  output \rot_reg[0]_71 ;
  output \rot_reg[0]_72 ;
  output \rot_reg[0]_73 ;
  output \rot_reg[0]_74 ;
  output \rot_reg[0]_75 ;
  output \rot_reg[0]_76 ;
  output \rot_reg[0]_77 ;
  output \rot_reg[0]_78 ;
  output \rot_reg[0]_79 ;
  output \rot_reg[0]_80 ;
  output \rot_reg[0]_81 ;
  output \rot_reg[0]_82 ;
  output \rot_reg[0]_83 ;
  output \rot_reg[0]_84 ;
  output \rot_reg[0]_85 ;
  output rx_clk_1;
  output \rot_reg[0]_86 ;
  output \rot_reg[0]_87 ;
  output \rot_reg[0]_88 ;
  output \rot_reg[0]_89 ;
  output \rot_reg[0]_90 ;
  output \rot_reg[0]_91 ;
  output \rot_reg[0]_92 ;
  output \rot_reg[0]_93 ;
  output \rot_reg[0]_94 ;
  output \rot_reg[0]_95 ;
  output \rot_reg[0]_96 ;
  output \rot_reg[0]_97 ;
  output \rot_reg[0]_98 ;
  output \rot_reg[0]_99 ;
  output \rot_reg[0]_100 ;
  output \rot_reg[0]_101 ;
  input [1:0]\axis_tkeep_reg[54] ;
  input rx_enaout0;
  input [2:0]full;
  input [1:0]Q;
  input [34:0]\axis_tkeep_reg[47] ;
  input [102:0]\axis_tkeep_reg[47]_0 ;
  input [35:0]\axis_tkeep_reg[47]_1 ;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input \axis_tdata_reg[376] ;
  input \rot_reg[1]_6 ;
  input \axis_tkeep[63]_i_4 ;
  input \axis_tkeep_reg[37] ;
  input [2:0]\rot[1]_i_7 ;
  input \axis_tkeep[63]_i_5 ;
  input \axis_tkeep[63]_i_5_0 ;
  input \axis_tdata_reg[506] ;
  input \axis_tdata_reg[506]_0 ;
  input \axis_tdata_reg[506]_1 ;
  input \axis_tdata_reg[507] ;
  input \axis_tdata_reg[508] ;
  input \axis_tdata_reg[511] ;
  input \axis_tdata_reg[498] ;
  input \axis_tdata_reg[499] ;
  input \axis_tdata_reg[500] ;
  input \axis_tdata_reg[503] ;
  input \axis_tdata_reg[490] ;
  input \axis_tdata_reg[491] ;
  input \axis_tdata_reg[492] ;
  input \axis_tdata_reg[495] ;
  input \axis_tdata_reg[482] ;
  input \axis_tdata_reg[483] ;
  input \axis_tdata_reg[484] ;
  input \axis_tdata_reg[487] ;
  input \axis_tdata_reg[474] ;
  input \axis_tdata_reg[475] ;
  input \axis_tdata_reg[476] ;
  input \axis_tdata_reg[479] ;
  input \axis_tdata_reg[466] ;
  input \axis_tdata_reg[467] ;
  input \axis_tdata_reg[468] ;
  input \axis_tdata_reg[471] ;
  input \axis_tdata_reg[458] ;
  input \axis_tdata_reg[459] ;
  input \axis_tdata_reg[460] ;
  input \axis_tdata_reg[463] ;
  input \axis_tdata_reg[450] ;
  input \axis_tdata_reg[451] ;
  input \axis_tdata_reg[452] ;
  input \axis_tdata_reg[455] ;
  input \axis_tdata_reg[442] ;
  input \axis_tdata_reg[443] ;
  input \axis_tdata_reg[444] ;
  input \axis_tdata_reg[447] ;
  input \axis_tdata_reg[434] ;
  input \axis_tdata_reg[435] ;
  input \axis_tdata_reg[436] ;
  input \axis_tdata_reg[439] ;
  input \axis_tdata_reg[426] ;
  input \axis_tdata_reg[427] ;
  input \axis_tdata_reg[428] ;
  input \axis_tdata_reg[431] ;
  input \axis_tdata_reg[418] ;
  input \axis_tdata_reg[419] ;
  input \axis_tdata_reg[420] ;
  input \axis_tdata_reg[423] ;
  input \axis_tdata_reg[410] ;
  input \axis_tdata_reg[411] ;
  input \axis_tdata_reg[412] ;
  input \axis_tdata_reg[415] ;
  input \axis_tdata_reg[402] ;
  input \axis_tdata_reg[403] ;
  input \axis_tdata_reg[404] ;
  input \axis_tdata_reg[407] ;
  input \axis_tdata_reg[394] ;
  input \axis_tdata_reg[395] ;
  input \axis_tdata_reg[396] ;
  input \axis_tdata_reg[399] ;
  input \axis_tdata_reg[386] ;
  input \axis_tdata_reg[387] ;
  input \axis_tdata_reg[388] ;
  input \axis_tdata_reg[391] ;
  input \axis_tkeep_reg[54]_0 ;
  input \axis_tkeep_reg[54]_1 ;
  input \axis_tdata_reg[262] ;
  input \axis_tdata_reg[376]_0 ;
  input \axis_tdata_reg[276] ;
  input \axis_tdata_reg[258] ;
  input \axis_tdata_reg[378] ;
  input \axis_tdata_reg[380] ;
  input \axis_tdata_reg[382] ;
  input \axis_tdata_reg[368] ;
  input \axis_tdata_reg[370] ;
  input \axis_tdata_reg[372] ;
  input \axis_tdata_reg[374] ;
  input \axis_tdata_reg[360] ;
  input \axis_tdata_reg[362] ;
  input \axis_tdata_reg[364] ;
  input \axis_tdata_reg[366] ;
  input \axis_tdata_reg[352] ;
  input \axis_tdata_reg[354] ;
  input \axis_tdata_reg[356] ;
  input \axis_tdata_reg[358] ;
  input \axis_tdata_reg[344] ;
  input \axis_tdata_reg[346] ;
  input \axis_tdata_reg[348] ;
  input \axis_tdata_reg[350] ;
  input \axis_tdata_reg[336] ;
  input \axis_tdata_reg[338] ;
  input \axis_tdata_reg[340] ;
  input \axis_tdata_reg[342] ;
  input \axis_tdata_reg[328] ;
  input \axis_tdata_reg[330] ;
  input \axis_tdata_reg[332] ;
  input \axis_tdata_reg[334] ;
  input \axis_tdata_reg[320] ;
  input \axis_tdata_reg[322] ;
  input \axis_tdata_reg[324] ;
  input \axis_tdata_reg[326] ;
  input \axis_tdata_reg[312] ;
  input \axis_tdata_reg[314] ;
  input \axis_tdata_reg[316] ;
  input \axis_tdata_reg[318] ;
  input \axis_tdata_reg[304] ;
  input \axis_tdata_reg[306] ;
  input \axis_tdata_reg[308] ;
  input \axis_tdata_reg[310] ;
  input \axis_tdata_reg[296] ;
  input \axis_tdata_reg[298] ;
  input \axis_tdata_reg[300] ;
  input \axis_tdata_reg[302] ;
  input \axis_tdata_reg[288] ;
  input \axis_tdata_reg[290] ;
  input \axis_tdata_reg[292] ;
  input \axis_tdata_reg[294] ;
  input \axis_tdata_reg[280] ;
  input \axis_tdata_reg[282] ;
  input \axis_tdata_reg[284] ;
  input \axis_tdata_reg[286] ;
  input \axis_tdata_reg[272] ;
  input \axis_tdata_reg[274] ;
  input \axis_tdata_reg[276]_0 ;
  input \axis_tdata_reg[278] ;
  input \axis_tdata_reg[264] ;
  input \axis_tdata_reg[266] ;
  input \axis_tdata_reg[268] ;
  input \axis_tdata_reg[270] ;
  input \axis_tdata_reg[256] ;
  input \axis_tdata_reg[258]_0 ;
  input \axis_tdata_reg[260] ;
  input \axis_tdata_reg[262]_0 ;
  input \axis_tkeep_reg[37]_0 ;
  input \axis_tkeep_reg[36] ;
  input \axis_tkeep_reg[36]_0 ;
  input axis_tuser_reg;
  input axis_tuser_reg_0;
  input \axis_tdata_reg[252] ;
  input ptp_rd_en_i_3;
  input [0:0]SR;
  input [0:0]E;
  input rx_clk;
  input [135:0]\axis_tdata_reg[391]_0 ;

  wire [11:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tdata_reg[252] ;
  wire \axis_tdata_reg[256] ;
  wire \axis_tdata_reg[258] ;
  wire \axis_tdata_reg[258]_0 ;
  wire \axis_tdata_reg[260] ;
  wire \axis_tdata_reg[262] ;
  wire \axis_tdata_reg[262]_0 ;
  wire \axis_tdata_reg[264] ;
  wire \axis_tdata_reg[266] ;
  wire \axis_tdata_reg[268] ;
  wire \axis_tdata_reg[270] ;
  wire \axis_tdata_reg[272] ;
  wire \axis_tdata_reg[274] ;
  wire \axis_tdata_reg[276] ;
  wire \axis_tdata_reg[276]_0 ;
  wire \axis_tdata_reg[278] ;
  wire \axis_tdata_reg[280] ;
  wire \axis_tdata_reg[282] ;
  wire \axis_tdata_reg[284] ;
  wire \axis_tdata_reg[286] ;
  wire \axis_tdata_reg[288] ;
  wire \axis_tdata_reg[290] ;
  wire \axis_tdata_reg[292] ;
  wire \axis_tdata_reg[294] ;
  wire \axis_tdata_reg[296] ;
  wire \axis_tdata_reg[298] ;
  wire \axis_tdata_reg[300] ;
  wire \axis_tdata_reg[302] ;
  wire \axis_tdata_reg[304] ;
  wire \axis_tdata_reg[306] ;
  wire \axis_tdata_reg[308] ;
  wire \axis_tdata_reg[310] ;
  wire \axis_tdata_reg[312] ;
  wire \axis_tdata_reg[314] ;
  wire \axis_tdata_reg[316] ;
  wire \axis_tdata_reg[318] ;
  wire \axis_tdata_reg[320] ;
  wire \axis_tdata_reg[322] ;
  wire \axis_tdata_reg[324] ;
  wire \axis_tdata_reg[326] ;
  wire \axis_tdata_reg[328] ;
  wire \axis_tdata_reg[330] ;
  wire \axis_tdata_reg[332] ;
  wire \axis_tdata_reg[334] ;
  wire \axis_tdata_reg[336] ;
  wire \axis_tdata_reg[338] ;
  wire \axis_tdata_reg[340] ;
  wire \axis_tdata_reg[342] ;
  wire \axis_tdata_reg[344] ;
  wire \axis_tdata_reg[346] ;
  wire \axis_tdata_reg[348] ;
  wire \axis_tdata_reg[350] ;
  wire \axis_tdata_reg[352] ;
  wire \axis_tdata_reg[354] ;
  wire \axis_tdata_reg[356] ;
  wire \axis_tdata_reg[358] ;
  wire \axis_tdata_reg[360] ;
  wire \axis_tdata_reg[362] ;
  wire \axis_tdata_reg[364] ;
  wire \axis_tdata_reg[366] ;
  wire \axis_tdata_reg[368] ;
  wire \axis_tdata_reg[370] ;
  wire \axis_tdata_reg[372] ;
  wire \axis_tdata_reg[374] ;
  wire \axis_tdata_reg[376] ;
  wire \axis_tdata_reg[376]_0 ;
  wire \axis_tdata_reg[378] ;
  wire \axis_tdata_reg[380] ;
  wire \axis_tdata_reg[382] ;
  wire \axis_tdata_reg[386] ;
  wire \axis_tdata_reg[387] ;
  wire \axis_tdata_reg[388] ;
  wire \axis_tdata_reg[391] ;
  wire [135:0]\axis_tdata_reg[391]_0 ;
  wire \axis_tdata_reg[394] ;
  wire \axis_tdata_reg[395] ;
  wire \axis_tdata_reg[396] ;
  wire \axis_tdata_reg[399] ;
  wire \axis_tdata_reg[402] ;
  wire \axis_tdata_reg[403] ;
  wire \axis_tdata_reg[404] ;
  wire \axis_tdata_reg[407] ;
  wire \axis_tdata_reg[410] ;
  wire \axis_tdata_reg[411] ;
  wire \axis_tdata_reg[412] ;
  wire \axis_tdata_reg[415] ;
  wire \axis_tdata_reg[418] ;
  wire \axis_tdata_reg[419] ;
  wire \axis_tdata_reg[420] ;
  wire \axis_tdata_reg[423] ;
  wire \axis_tdata_reg[426] ;
  wire \axis_tdata_reg[427] ;
  wire \axis_tdata_reg[428] ;
  wire \axis_tdata_reg[431] ;
  wire \axis_tdata_reg[434] ;
  wire \axis_tdata_reg[435] ;
  wire \axis_tdata_reg[436] ;
  wire \axis_tdata_reg[439] ;
  wire \axis_tdata_reg[442] ;
  wire \axis_tdata_reg[443] ;
  wire \axis_tdata_reg[444] ;
  wire \axis_tdata_reg[447] ;
  wire \axis_tdata_reg[450] ;
  wire \axis_tdata_reg[451] ;
  wire \axis_tdata_reg[452] ;
  wire \axis_tdata_reg[455] ;
  wire \axis_tdata_reg[458] ;
  wire \axis_tdata_reg[459] ;
  wire \axis_tdata_reg[460] ;
  wire \axis_tdata_reg[463] ;
  wire \axis_tdata_reg[466] ;
  wire \axis_tdata_reg[467] ;
  wire \axis_tdata_reg[468] ;
  wire \axis_tdata_reg[471] ;
  wire \axis_tdata_reg[474] ;
  wire \axis_tdata_reg[475] ;
  wire \axis_tdata_reg[476] ;
  wire \axis_tdata_reg[479] ;
  wire \axis_tdata_reg[482] ;
  wire \axis_tdata_reg[483] ;
  wire \axis_tdata_reg[484] ;
  wire \axis_tdata_reg[487] ;
  wire \axis_tdata_reg[490] ;
  wire \axis_tdata_reg[491] ;
  wire \axis_tdata_reg[492] ;
  wire \axis_tdata_reg[495] ;
  wire \axis_tdata_reg[498] ;
  wire \axis_tdata_reg[499] ;
  wire \axis_tdata_reg[500] ;
  wire \axis_tdata_reg[503] ;
  wire \axis_tdata_reg[506] ;
  wire \axis_tdata_reg[506]_0 ;
  wire \axis_tdata_reg[506]_1 ;
  wire \axis_tdata_reg[507] ;
  wire \axis_tdata_reg[508] ;
  wire \axis_tdata_reg[511] ;
  wire \axis_tkeep[63]_i_25_n_0 ;
  wire \axis_tkeep[63]_i_4 ;
  wire \axis_tkeep[63]_i_5 ;
  wire \axis_tkeep[63]_i_5_0 ;
  wire \axis_tkeep_reg[36] ;
  wire \axis_tkeep_reg[36]_0 ;
  wire \axis_tkeep_reg[37] ;
  wire \axis_tkeep_reg[37]_0 ;
  wire [34:0]\axis_tkeep_reg[47] ;
  wire [102:0]\axis_tkeep_reg[47]_0 ;
  wire [35:0]\axis_tkeep_reg[47]_1 ;
  wire [1:0]\axis_tkeep_reg[54] ;
  wire \axis_tkeep_reg[54]_0 ;
  wire \axis_tkeep_reg[54]_1 ;
  wire axis_tuser_reg;
  wire axis_tuser_reg_0;
  wire [0:0]data_valid;
  wire [135:0]dout;
  wire [2:0]full;
  wire [0:0]lbus_err;
  wire [3:0]lbus_mty;
  wire ptp_rd_en_i_3;
  wire [2:0]rd_ptr;
  wire \rd_ptr[0]_i_1__2_n_0 ;
  wire \rd_ptr[1]_i_1__2_n_0 ;
  wire \rd_ptr[2]_i_2__2_n_0 ;
  wire [2:0]\rot[1]_i_7 ;
  wire \rot_reg[0] ;
  wire [0:0]\rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_100 ;
  wire \rot_reg[0]_101 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_13 ;
  wire \rot_reg[0]_14 ;
  wire \rot_reg[0]_15 ;
  wire \rot_reg[0]_16 ;
  wire \rot_reg[0]_17 ;
  wire \rot_reg[0]_18 ;
  wire \rot_reg[0]_19 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_20 ;
  wire \rot_reg[0]_21 ;
  wire \rot_reg[0]_22 ;
  wire \rot_reg[0]_23 ;
  wire \rot_reg[0]_24 ;
  wire \rot_reg[0]_25 ;
  wire \rot_reg[0]_26 ;
  wire \rot_reg[0]_27 ;
  wire \rot_reg[0]_28 ;
  wire \rot_reg[0]_29 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_30 ;
  wire \rot_reg[0]_31 ;
  wire \rot_reg[0]_32 ;
  wire \rot_reg[0]_33 ;
  wire \rot_reg[0]_34 ;
  wire \rot_reg[0]_35 ;
  wire \rot_reg[0]_36 ;
  wire \rot_reg[0]_37 ;
  wire \rot_reg[0]_38 ;
  wire \rot_reg[0]_39 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_40 ;
  wire \rot_reg[0]_41 ;
  wire \rot_reg[0]_42 ;
  wire \rot_reg[0]_43 ;
  wire \rot_reg[0]_44 ;
  wire \rot_reg[0]_45 ;
  wire \rot_reg[0]_46 ;
  wire \rot_reg[0]_47 ;
  wire \rot_reg[0]_48 ;
  wire \rot_reg[0]_49 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_50 ;
  wire \rot_reg[0]_51 ;
  wire \rot_reg[0]_52 ;
  wire \rot_reg[0]_53 ;
  wire \rot_reg[0]_54 ;
  wire \rot_reg[0]_55 ;
  wire \rot_reg[0]_56 ;
  wire \rot_reg[0]_57 ;
  wire \rot_reg[0]_58 ;
  wire \rot_reg[0]_59 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_60 ;
  wire \rot_reg[0]_61 ;
  wire \rot_reg[0]_62 ;
  wire \rot_reg[0]_63 ;
  wire \rot_reg[0]_64 ;
  wire \rot_reg[0]_65 ;
  wire \rot_reg[0]_66 ;
  wire \rot_reg[0]_67 ;
  wire \rot_reg[0]_68 ;
  wire \rot_reg[0]_69 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_70 ;
  wire \rot_reg[0]_71 ;
  wire \rot_reg[0]_72 ;
  wire \rot_reg[0]_73 ;
  wire \rot_reg[0]_74 ;
  wire \rot_reg[0]_75 ;
  wire \rot_reg[0]_76 ;
  wire \rot_reg[0]_77 ;
  wire \rot_reg[0]_78 ;
  wire \rot_reg[0]_79 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_80 ;
  wire \rot_reg[0]_81 ;
  wire \rot_reg[0]_82 ;
  wire \rot_reg[0]_83 ;
  wire \rot_reg[0]_84 ;
  wire \rot_reg[0]_85 ;
  wire \rot_reg[0]_86 ;
  wire \rot_reg[0]_87 ;
  wire \rot_reg[0]_88 ;
  wire \rot_reg[0]_89 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[0]_90 ;
  wire \rot_reg[0]_91 ;
  wire \rot_reg[0]_92 ;
  wire \rot_reg[0]_93 ;
  wire \rot_reg[0]_94 ;
  wire \rot_reg[0]_95 ;
  wire \rot_reg[0]_96 ;
  wire \rot_reg[0]_97 ;
  wire \rot_reg[0]_98 ;
  wire \rot_reg[0]_99 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire rx_clk;
  wire [127:0]rx_clk_0;
  wire rx_clk_1;
  wire rx_enaout0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1__3_n_0 ;
  wire \wr_ptr[2]_i_3__2_n_0 ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED;

  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[101]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[29]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [6]),
        .O(\rot_reg[0]_46 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[102]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[30]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [22]),
        .O(\rot_reg[0]_47 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[103]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[31]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [7]),
        .O(\rot_reg[0]_48 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[109]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[21]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [4]),
        .O(\rot_reg[0]_43 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[110]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[22]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [16]),
        .O(\rot_reg[0]_44 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[111]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[23]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [5]),
        .O(\rot_reg[0]_45 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[117]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[13]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [2]),
        .O(\rot_reg[0]_40 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[118]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[14]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [10]),
        .O(\rot_reg[0]_41 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[119]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [3]),
        .O(\rot_reg[0]_42 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[125]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[5]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [0]),
        .O(\rot_reg[0]_37 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[126]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[6]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [4]),
        .O(\rot_reg[0]_38 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[127]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [1]),
        .O(\rot_reg[0]_39 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[131]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[123]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [92]),
        .O(\rot_reg[0]_34 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[132]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[124]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [31]),
        .O(\rot_reg[0]_101 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[135]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[127]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [95]),
        .O(\rot_reg[0]_35 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[139]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[115]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [86]),
        .O(\rot_reg[0]_32 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[13]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[117]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [28]),
        .O(\rot_reg[0]_79 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[140]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[116]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [29]),
        .O(\rot_reg[0]_100 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[143]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[119]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [89]),
        .O(\rot_reg[0]_33 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[147]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[107]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [80]),
        .O(\rot_reg[0]_30 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[148]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[108]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [27]),
        .O(\rot_reg[0]_99 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[14]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[118]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [88]),
        .O(\rot_reg[0]_80 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[151]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [83]),
        .O(\rot_reg[0]_31 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[155]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[99]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [74]),
        .O(\rot_reg[0]_28 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[156]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[100]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [25]),
        .O(\rot_reg[0]_98 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[159]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [77]),
        .O(\rot_reg[0]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[15]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[119]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [29]),
        .O(\rot_reg[0]_81 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[163]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[91]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [68]),
        .O(\rot_reg[0]_26 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[164]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[92]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [23]),
        .O(\rot_reg[0]_97 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[167]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [71]),
        .O(\rot_reg[0]_27 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[171]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[83]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [62]),
        .O(\rot_reg[0]_24 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[172]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[84]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [21]),
        .O(\rot_reg[0]_96 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[175]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[87]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [65]),
        .O(\rot_reg[0]_25 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[179]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[75]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [56]),
        .O(\rot_reg[0]_22 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[180]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[76]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [19]),
        .O(\rot_reg[0]_95 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[183]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[79]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [59]),
        .O(\rot_reg[0]_23 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[187]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[67]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [50]),
        .O(\rot_reg[0]_20 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[188]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[68]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [17]),
        .O(\rot_reg[0]_94 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[191]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [53]),
        .O(\rot_reg[0]_21 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[195]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[59]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [44]),
        .O(\rot_reg[0]_18 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[196]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[60]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [15]),
        .O(\rot_reg[0]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[199]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [47]),
        .O(\rot_reg[0]_19 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[203]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[51]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [38]),
        .O(\rot_reg[0]_16 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[204]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[52]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [13]),
        .O(\rot_reg[0]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[207]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [41]),
        .O(\rot_reg[0]_17 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[211]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[43]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [32]),
        .O(\rot_reg[0]_14 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[212]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[44]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [11]),
        .O(\rot_reg[0]_91 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[215]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [35]),
        .O(\rot_reg[0]_15 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[219]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[35]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [26]),
        .O(\rot_reg[0]_12 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[21]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[109]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [26]),
        .O(\rot_reg[0]_76 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[220]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[36]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [9]),
        .O(\rot_reg[0]_90 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[223]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [29]),
        .O(\rot_reg[0]_13 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[227]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[27]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [20]),
        .O(\rot_reg[0]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[228]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[28]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [7]),
        .O(\rot_reg[0]_89 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[22]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[110]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [82]),
        .O(\rot_reg[0]_77 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[231]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[31]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [23]),
        .O(\rot_reg[0]_11 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[235]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[19]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [14]),
        .O(\rot_reg[0]_8 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[236]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[20]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [5]),
        .O(\rot_reg[0]_88 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[239]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[23]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [17]),
        .O(\rot_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[23]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[111]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [27]),
        .O(\rot_reg[0]_78 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[243]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[11]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [8]),
        .O(\rot_reg[0]_6 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[244]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[12]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [3]),
        .O(\rot_reg[0]_87 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[247]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[15]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [11]),
        .O(\rot_reg[0]_7 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[251]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[3]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [2]),
        .O(\rot_reg[0]_4 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[252]_i_2 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[4]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_1 [1]),
        .O(\rot_reg[0]_86 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[255]_i_2 
       (.I0(\axis_tdata_reg[262] ),
        .I1(dout[7]),
        .I2(\axis_tdata_reg[258] ),
        .I3(\axis_tkeep_reg[47]_0 [5]),
        .O(\rot_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[256]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [90]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[256] ),
        .O(rx_clk_0[0]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[258]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [30]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[258]_0 ),
        .O(rx_clk_0[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[260]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[260] ),
        .O(rx_clk_0[2]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[262]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [94]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[262]_0 ),
        .O(rx_clk_0[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[264]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [84]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[264] ),
        .O(rx_clk_0[4]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[266]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [28]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[266] ),
        .O(rx_clk_0[5]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[268]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [87]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[268] ),
        .O(rx_clk_0[6]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[270]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [88]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[270] ),
        .O(rx_clk_0[7]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[272]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [78]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[272] ),
        .O(rx_clk_0[8]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[274]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [26]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[274] ),
        .O(rx_clk_0[9]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[276]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[276]_0 ),
        .O(rx_clk_0[10]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[278]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_0 [82]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[278] ),
        .O(rx_clk_0[11]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[280]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [72]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[280] ),
        .O(rx_clk_0[12]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[282]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [24]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[282] ),
        .O(rx_clk_0[13]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[284]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[284] ),
        .O(rx_clk_0[14]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[286]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [76]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[286] ),
        .O(rx_clk_0[15]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[288]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [66]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[288] ),
        .O(rx_clk_0[16]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[290]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [22]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[290] ),
        .O(rx_clk_0[17]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[292]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[292] ),
        .O(rx_clk_0[18]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[294]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [70]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[294] ),
        .O(rx_clk_0[19]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[296]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [60]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[296] ),
        .O(rx_clk_0[20]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[298]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [20]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[298] ),
        .O(rx_clk_0[21]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[29]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[101]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [24]),
        .O(\rot_reg[0]_73 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[300]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [63]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[300] ),
        .O(rx_clk_0[22]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[302]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [64]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[302] ),
        .O(rx_clk_0[23]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[304]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [54]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[304] ),
        .O(rx_clk_0[24]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[306]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [18]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[306] ),
        .O(rx_clk_0[25]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[308]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[308] ),
        .O(rx_clk_0[26]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[30]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[102]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [76]),
        .O(\rot_reg[0]_74 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[310]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [58]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[310] ),
        .O(rx_clk_0[27]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[312]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [48]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[312] ),
        .O(rx_clk_0[28]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[314]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [16]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[314] ),
        .O(rx_clk_0[29]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[316]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[316] ),
        .O(rx_clk_0[30]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[318]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [52]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[318] ),
        .O(rx_clk_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[31]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[103]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [25]),
        .O(\rot_reg[0]_75 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[320]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [42]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[320] ),
        .O(rx_clk_0[32]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[322]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [14]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[322] ),
        .O(rx_clk_0[33]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[324]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[324] ),
        .O(rx_clk_0[34]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[326]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [46]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[326] ),
        .O(rx_clk_0[35]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[328]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [36]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[328] ),
        .O(rx_clk_0[36]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[330]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [12]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[330] ),
        .O(rx_clk_0[37]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[332]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [39]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[332] ),
        .O(rx_clk_0[38]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[334]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [40]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[334] ),
        .O(rx_clk_0[39]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[336]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [30]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[336] ),
        .O(rx_clk_0[40]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[338]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [10]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[338] ),
        .O(rx_clk_0[41]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[340]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[340] ),
        .O(rx_clk_0[42]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[342]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [34]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[342] ),
        .O(rx_clk_0[43]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[344]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [24]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[344] ),
        .O(rx_clk_0[44]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[346]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [8]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[346] ),
        .O(rx_clk_0[45]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[348]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[348] ),
        .O(rx_clk_0[46]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[350]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [28]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[350] ),
        .O(rx_clk_0[47]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[352]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [18]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[352] ),
        .O(rx_clk_0[48]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[354]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [6]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[354] ),
        .O(rx_clk_0[49]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[356]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[356] ),
        .O(rx_clk_0[50]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[358]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [22]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[358] ),
        .O(rx_clk_0[51]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[360]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [12]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[360] ),
        .O(rx_clk_0[52]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[362]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [4]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[362] ),
        .O(rx_clk_0[53]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[364]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [15]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[364] ),
        .O(rx_clk_0[54]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[366]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [16]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[366] ),
        .O(rx_clk_0[55]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[368]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [6]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[368] ),
        .O(rx_clk_0[56]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[370]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [2]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[370] ),
        .O(rx_clk_0[57]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[372]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[372] ),
        .O(rx_clk_0[58]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[374]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [10]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[374] ),
        .O(rx_clk_0[59]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[376]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [0]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[376]_0 ),
        .O(rx_clk_0[60]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[378]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[276] ),
        .I2(\axis_tkeep_reg[47]_1 [0]),
        .I3(\axis_tdata_reg[258] ),
        .I4(\axis_tdata_reg[378] ),
        .O(rx_clk_0[61]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[37]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[93]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [22]),
        .O(\rot_reg[0]_70 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[380]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[380] ),
        .O(rx_clk_0[62]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[382]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [4]),
        .I3(\axis_tdata_reg[262] ),
        .I4(\axis_tdata_reg[382] ),
        .O(rx_clk_0[63]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[386]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [91]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[386] ),
        .O(rx_clk_0[64]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[387]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [92]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[387] ),
        .O(rx_clk_0[65]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[388]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[388] ),
        .O(rx_clk_0[66]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[38]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[94]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [70]),
        .O(\rot_reg[0]_71 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[391]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [95]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[391] ),
        .O(rx_clk_0[67]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[394]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [85]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[394] ),
        .O(rx_clk_0[68]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[395]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [86]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[395] ),
        .O(rx_clk_0[69]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[396]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [87]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[396] ),
        .O(rx_clk_0[70]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[399]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [89]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[399] ),
        .O(rx_clk_0[71]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[39]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[95]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [23]),
        .O(\rot_reg[0]_72 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[402]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [79]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[402] ),
        .O(rx_clk_0[72]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[403]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [80]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[403] ),
        .O(rx_clk_0[73]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[404]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[404] ),
        .O(rx_clk_0[74]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[407]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [83]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[407] ),
        .O(rx_clk_0[75]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[410]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [73]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[410] ),
        .O(rx_clk_0[76]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[411]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [74]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[411] ),
        .O(rx_clk_0[77]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[412]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[412] ),
        .O(rx_clk_0[78]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[415]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [77]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[415] ),
        .O(rx_clk_0[79]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[418]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [67]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[418] ),
        .O(rx_clk_0[80]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[419]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [68]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[419] ),
        .O(rx_clk_0[81]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[420]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[420] ),
        .O(rx_clk_0[82]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[423]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [71]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[423] ),
        .O(rx_clk_0[83]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[426]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [61]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[426] ),
        .O(rx_clk_0[84]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[427]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [62]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[427] ),
        .O(rx_clk_0[85]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[428]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [63]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[428] ),
        .O(rx_clk_0[86]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[431]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [65]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[431] ),
        .O(rx_clk_0[87]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[434]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [55]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[434] ),
        .O(rx_clk_0[88]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[435]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [56]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[435] ),
        .O(rx_clk_0[89]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[436]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[436] ),
        .O(rx_clk_0[90]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[439]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [59]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[439] ),
        .O(rx_clk_0[91]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[442]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [49]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[442] ),
        .O(rx_clk_0[92]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[443]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [50]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[443] ),
        .O(rx_clk_0[93]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[444]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[444] ),
        .O(rx_clk_0[94]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[447]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [53]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[447] ),
        .O(rx_clk_0[95]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[450]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [43]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[450] ),
        .O(rx_clk_0[96]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[451]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [44]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[451] ),
        .O(rx_clk_0[97]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[452]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[452] ),
        .O(rx_clk_0[98]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[455]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [47]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[455] ),
        .O(rx_clk_0[99]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[458]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [37]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[458] ),
        .O(rx_clk_0[100]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[459]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [38]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[459] ),
        .O(rx_clk_0[101]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[45]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[85]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [20]),
        .O(\rot_reg[0]_67 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[460]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [39]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[460] ),
        .O(rx_clk_0[102]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[463]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [41]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[463] ),
        .O(rx_clk_0[103]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[466]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [31]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[466] ),
        .O(rx_clk_0[104]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[467]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [32]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[467] ),
        .O(rx_clk_0[105]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[468]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[468] ),
        .O(rx_clk_0[106]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[46]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[86]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [64]),
        .O(\rot_reg[0]_68 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[471]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [35]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[471] ),
        .O(rx_clk_0[107]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[474]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [25]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[474] ),
        .O(rx_clk_0[108]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[475]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [26]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[475] ),
        .O(rx_clk_0[109]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[476]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[476] ),
        .O(rx_clk_0[110]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[479]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [29]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[479] ),
        .O(rx_clk_0[111]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[47]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[87]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [21]),
        .O(\rot_reg[0]_69 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[482]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [19]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[482] ),
        .O(rx_clk_0[112]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[483]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [20]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[483] ),
        .O(rx_clk_0[113]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[484]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[484] ),
        .O(rx_clk_0[114]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[487]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [23]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[487] ),
        .O(rx_clk_0[115]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[490]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [13]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[490] ),
        .O(rx_clk_0[116]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[491]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [14]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[491] ),
        .O(rx_clk_0[117]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[492]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [15]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[492] ),
        .O(rx_clk_0[118]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[495]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [17]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[495] ),
        .O(rx_clk_0[119]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[498]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [7]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[498] ),
        .O(rx_clk_0[120]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[499]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [8]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[499] ),
        .O(rx_clk_0[121]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[500]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[500] ),
        .O(rx_clk_0[122]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[503]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [11]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[503] ),
        .O(rx_clk_0[123]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[506]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [1]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[506]_1 ),
        .O(rx_clk_0[124]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[507]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [2]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[507] ),
        .O(rx_clk_0[125]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[508]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[508] ),
        .O(rx_clk_0[126]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[511]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata_reg[506] ),
        .I2(\axis_tkeep_reg[47]_0 [5]),
        .I3(\axis_tdata_reg[506]_0 ),
        .I4(\axis_tdata_reg[511] ),
        .O(rx_clk_0[127]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[53]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[77]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [18]),
        .O(\rot_reg[0]_64 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[54]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[78]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [58]),
        .O(\rot_reg[0]_65 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[55]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[79]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [19]),
        .O(\rot_reg[0]_66 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[5]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[125]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [30]),
        .O(\rot_reg[0]_82 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[61]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[69]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [16]),
        .O(\rot_reg[0]_61 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[62]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[70]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [52]),
        .O(\rot_reg[0]_62 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[63]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[71]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [17]),
        .O(\rot_reg[0]_63 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[69]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[61]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [14]),
        .O(\rot_reg[0]_58 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[6]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[126]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [94]),
        .O(\rot_reg[0]_83 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[70]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[62]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [46]),
        .O(\rot_reg[0]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[71]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[63]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [15]),
        .O(\rot_reg[0]_60 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[77]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[53]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [12]),
        .O(\rot_reg[0]_55 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[78]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[54]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [40]),
        .O(\rot_reg[0]_56 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[79]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[55]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [13]),
        .O(\rot_reg[0]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[7]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[127]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [31]),
        .O(\rot_reg[0]_84 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[85]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[45]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [10]),
        .O(\rot_reg[0]_52 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[86]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[46]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [34]),
        .O(\rot_reg[0]_53 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[87]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[47]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [11]),
        .O(\rot_reg[0]_54 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[93]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[37]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [8]),
        .O(\rot_reg[0]_49 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[94]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[38]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [28]),
        .O(\rot_reg[0]_50 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[95]_i_2 
       (.I0(\axis_tdata_reg[258] ),
        .I1(dout[39]),
        .I2(\axis_tdata_reg[262] ),
        .I3(\axis_tkeep_reg[47] [9]),
        .O(\rot_reg[0]_51 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_9 
       (.I0(\axis_tkeep_reg[37] ),
        .I1(dout[131]),
        .I2(\axis_tkeep_reg[36] ),
        .I3(\axis_tkeep_reg[47]_0 [98]),
        .O(\rot_reg[0]_36 ));
  LUT6 #(
    .INIT(64'hFBEAD9C873625140)) 
    \axis_tkeep[47]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\axis_tkeep_reg[47] [34]),
        .I4(\axis_tkeep_reg[47]_0 [102]),
        .I5(\axis_tkeep_reg[47]_1 [35]),
        .O(\rot_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_6 
       (.I0(dout[130]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_1 [32]),
        .I3(\axis_tkeep_reg[36] ),
        .I4(\axis_tkeep_reg[36]_0 ),
        .O(lbus_mty[1]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[47]_i_8 
       (.I0(dout[128]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [96]),
        .I3(\axis_tkeep_reg[37] ),
        .I4(\axis_tkeep_reg[37]_0 ),
        .O(lbus_mty[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axis_tkeep[49]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \axis_tkeep[50]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \axis_tkeep[51]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [0]),
        .I3(\axis_tkeep_reg[54] [1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5777)) 
    \axis_tkeep[53]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h57)) 
    \axis_tkeep[54]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5557)) 
    \axis_tkeep[55]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \axis_tkeep[57]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \axis_tkeep[58]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \axis_tkeep[59]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h0111)) 
    \axis_tkeep[61]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \axis_tkeep[62]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_14 
       (.I0(\rot_reg[0]_2 ),
        .I1(\axis_tkeep[63]_i_4 ),
        .I2(\axis_tkeep_reg[47]_1 [34]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[37] ),
        .I5(\axis_tkeep_reg[47] [33]),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hE0EE)) 
    \axis_tkeep[63]_i_16 
       (.I0(\rot_reg[1] ),
        .I1(\axis_tkeep[63]_i_5 ),
        .I2(\axis_tkeep[63]_i_25_n_0 ),
        .I3(\axis_tkeep[63]_i_5_0 ),
        .O(\rot_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axis_tkeep[63]_i_2 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .I2(\axis_tkeep_reg[54] [1]),
        .I3(\axis_tkeep_reg[54] [0]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_25 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47] [33]),
        .O(\axis_tkeep[63]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_7 
       (.I0(dout[131]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tkeep_reg[47]_0 [98]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[54]_1 ),
        .O(lbus_mty[3]));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tkeep[63]_i_8 
       (.I0(dout[130]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tkeep_reg[47]_0 [97]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\axis_tkeep_reg[54]_0 ),
        .O(lbus_mty[2]));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    axis_tlast_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47] [33]),
        .I4(\axis_tkeep_reg[47]_0 [100]),
        .I5(\axis_tkeep_reg[47]_1 [34]),
        .O(\rot_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    axis_tuser0_i_4
       (.I0(dout[134]),
        .I1(\axis_tdata_reg[376] ),
        .I2(\axis_tkeep_reg[47]_0 [101]),
        .I3(axis_tuser_reg),
        .I4(axis_tuser_reg_0),
        .O(lbus_err));
  LUT4 #(
    .INIT(16'h4F44)) 
    axis_tuser0_i_7
       (.I0(\axis_tkeep_reg[36] ),
        .I1(dout[134]),
        .I2(\axis_tdata_reg[252] ),
        .I3(\axis_tkeep_reg[47]_0 [101]),
        .O(\rot_reg[0]_85 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [1:0]),
        .DIB(\axis_tdata_reg[391]_0 [3:2]),
        .DIC(\axis_tdata_reg[391]_0 [5:4]),
        .DID(\axis_tdata_reg[391]_0 [7:6]),
        .DIE(\axis_tdata_reg[391]_0 [9:8]),
        .DIF(\axis_tdata_reg[391]_0 [11:10]),
        .DIG(\axis_tdata_reg[391]_0 [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 buffer_reg_0_7_112_125
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [113:112]),
        .DIB(\axis_tdata_reg[391]_0 [115:114]),
        .DIC(\axis_tdata_reg[391]_0 [117:116]),
        .DID(\axis_tdata_reg[391]_0 [119:118]),
        .DIE(\axis_tdata_reg[391]_0 [121:120]),
        .DIF(\axis_tdata_reg[391]_0 [123:122]),
        .DIG(\axis_tdata_reg[391]_0 [125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[113:112]),
        .DOB(dout[115:114]),
        .DOC(dout[117:116]),
        .DOD(dout[119:118]),
        .DOE(dout[121:120]),
        .DOF(dout[123:122]),
        .DOG(dout[125:124]),
        .DOH(NLW_buffer_reg_0_7_112_125_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 buffer_reg_0_7_126_135
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [127:126]),
        .DIB(\axis_tdata_reg[391]_0 [129:128]),
        .DIC(\axis_tdata_reg[391]_0 [131:130]),
        .DID(\axis_tdata_reg[391]_0 [133:132]),
        .DIE(\axis_tdata_reg[391]_0 [135:134]),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[127:126]),
        .DOB(dout[129:128]),
        .DOC(dout[131:130]),
        .DOD(dout[133:132]),
        .DOE(dout[135:134]),
        .DOF(NLW_buffer_reg_0_7_126_135_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_126_135_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_126_135_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [15:14]),
        .DIB(\axis_tdata_reg[391]_0 [17:16]),
        .DIC(\axis_tdata_reg[391]_0 [19:18]),
        .DID(\axis_tdata_reg[391]_0 [21:20]),
        .DIE(\axis_tdata_reg[391]_0 [23:22]),
        .DIF(\axis_tdata_reg[391]_0 [25:24]),
        .DIG(\axis_tdata_reg[391]_0 [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [29:28]),
        .DIB(\axis_tdata_reg[391]_0 [31:30]),
        .DIC(\axis_tdata_reg[391]_0 [33:32]),
        .DID(\axis_tdata_reg[391]_0 [35:34]),
        .DIE(\axis_tdata_reg[391]_0 [37:36]),
        .DIF(\axis_tdata_reg[391]_0 [39:38]),
        .DIG(\axis_tdata_reg[391]_0 [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [43:42]),
        .DIB(\axis_tdata_reg[391]_0 [45:44]),
        .DIC(\axis_tdata_reg[391]_0 [47:46]),
        .DID(\axis_tdata_reg[391]_0 [49:48]),
        .DIE(\axis_tdata_reg[391]_0 [51:50]),
        .DIF(\axis_tdata_reg[391]_0 [53:52]),
        .DIG(\axis_tdata_reg[391]_0 [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [57:56]),
        .DIB(\axis_tdata_reg[391]_0 [59:58]),
        .DIC(\axis_tdata_reg[391]_0 [61:60]),
        .DID(\axis_tdata_reg[391]_0 [63:62]),
        .DIE(\axis_tdata_reg[391]_0 [65:64]),
        .DIF(\axis_tdata_reg[391]_0 [67:66]),
        .DIG(\axis_tdata_reg[391]_0 [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [71:70]),
        .DIB(\axis_tdata_reg[391]_0 [73:72]),
        .DIC(\axis_tdata_reg[391]_0 [75:74]),
        .DID(\axis_tdata_reg[391]_0 [77:76]),
        .DIE(\axis_tdata_reg[391]_0 [79:78]),
        .DIF(\axis_tdata_reg[391]_0 [81:80]),
        .DIG(\axis_tdata_reg[391]_0 [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 buffer_reg_0_7_84_97
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [85:84]),
        .DIB(\axis_tdata_reg[391]_0 [87:86]),
        .DIC(\axis_tdata_reg[391]_0 [89:88]),
        .DID(\axis_tdata_reg[391]_0 [91:90]),
        .DIE(\axis_tdata_reg[391]_0 [93:92]),
        .DIF(\axis_tdata_reg[391]_0 [95:94]),
        .DIG(\axis_tdata_reg[391]_0 [97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(dout[93:92]),
        .DOF(dout[95:94]),
        .DOG(dout[97:96]),
        .DOH(NLW_buffer_reg_0_7_84_97_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 buffer_reg_0_7_98_111
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\axis_tdata_reg[391]_0 [99:98]),
        .DIB(\axis_tdata_reg[391]_0 [101:100]),
        .DIC(\axis_tdata_reg[391]_0 [103:102]),
        .DID(\axis_tdata_reg[391]_0 [105:104]),
        .DIE(\axis_tdata_reg[391]_0 [107:106]),
        .DIF(\axis_tdata_reg[391]_0 [109:108]),
        .DIG(\axis_tdata_reg[391]_0 [111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[99:98]),
        .DOB(dout[101:100]),
        .DOC(dout[103:102]),
        .DOD(dout[105:104]),
        .DOE(dout[107:106]),
        .DOF(dout[109:108]),
        .DOG(dout[111:110]),
        .DOH(NLW_buffer_reg_0_7_98_111_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    ptp_rd_en_i_7
       (.I0(dout[132]),
        .I1(\rot_reg[1]_6 ),
        .I2(\axis_tdata_reg[376] ),
        .I3(\axis_tkeep_reg[47]_0 [99]),
        .I4(ptp_rd_en_i_3),
        .O(rx_clk_1));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__2 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__2 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FF7DFFDBFFBEFFE)) 
    \rd_ptr[2]_i_5__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(data_valid));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[0]_i_1__2_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[1]_i_1__2_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(\rd_ptr[2]_i_2__2_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_11 
       (.I0(\rot_reg[0]_2 ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[47]_1 [33]),
        .I3(\axis_tdata_reg[376] ),
        .I4(\rot_reg[1]_6 ),
        .I5(\axis_tkeep_reg[47]_0 [99]),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \rot[1]_i_14 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[135]),
        .I3(\axis_tkeep_reg[47] [34]),
        .O(\rot_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rot[1]_i_15 
       (.I0(data_valid),
        .I1(\rot[1]_i_7 [1]),
        .I2(Q[0]),
        .I3(\rot[1]_i_7 [2]),
        .I4(Q[1]),
        .I5(\rot[1]_i_7 [0]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_18 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47] [32]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'hFCDFFFFE03200001)) 
    \rot[1]_i_3 
       (.I0(Q[0]),
        .I1(\rot_reg[0]_1 ),
        .I2(\rot_reg[1]_3 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(Q[1]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__2 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \wr_ptr[2]_i_1__3 
       (.I0(rx_enaout0),
        .I1(full[2]),
        .I2(\wr_ptr_reg[2]_0 ),
        .I3(full[0]),
        .I4(full[1]),
        .I5(\wr_ptr[2]_i_3__2_n_0 ),
        .O(\wr_ptr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__2 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h2001042012000012)) 
    \wr_ptr[2]_i_4 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(rd_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1__3_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_fifo__parameterized0
   (dout,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[0]_1 ,
    SR,
    rx_clk,
    \rx_lane_aligner_fill_0[0] ,
    \wr_ptr_reg[0]_2 ,
    din,
    ptp_rd_en);
  output [91:0]dout;
  input [1:0]\wr_ptr_reg[0]_0 ;
  input [1:0]\wr_ptr_reg[0]_1 ;
  input [0:0]SR;
  input rx_clk;
  input [91:0]\rx_lane_aligner_fill_0[0] ;
  input [1:0]\wr_ptr_reg[0]_2 ;
  input [1:0]din;
  input ptp_rd_en;

  wire [0:0]SR;
  wire [1:0]din;
  wire [91:0]dout;
  wire ptp_rd_en;
  wire [2:0]rd_ptr;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__3_n_0 ;
  wire \rd_ptr[1]_i_1__3_n_0 ;
  wire \rd_ptr[2]_i_2__3_n_0 ;
  wire \rd_ptr[2]_i_3__1_n_0 ;
  wire rx_clk;
  wire [91:0]\rx_lane_aligner_fill_0[0] ;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_1_n_0 ;
  wire \wr_ptr[2]_i_3__3_n_0 ;
  wire \wr_ptr[2]_i_4__0_n_0 ;
  wire [1:0]\wr_ptr_reg[0]_0 ;
  wire [1:0]\wr_ptr_reg[0]_1 ;
  wire [1:0]\wr_ptr_reg[0]_2 ;
  wire [1:0]NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOE_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOF_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOG_UNCONNECTED;
  wire [1:0]NLW_buffer_reg_0_7_84_91_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 buffer_reg_0_7_0_13
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [1:0]),
        .DIB(\rx_lane_aligner_fill_0[0] [3:2]),
        .DIC(\rx_lane_aligner_fill_0[0] [5:4]),
        .DID(\rx_lane_aligner_fill_0[0] [7:6]),
        .DIE(\rx_lane_aligner_fill_0[0] [9:8]),
        .DIF(\rx_lane_aligner_fill_0[0] [11:10]),
        .DIG(\rx_lane_aligner_fill_0[0] [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[1:0]),
        .DOB(dout[3:2]),
        .DOC(dout[5:4]),
        .DOD(dout[7:6]),
        .DOE(dout[9:8]),
        .DOF(dout[11:10]),
        .DOG(dout[13:12]),
        .DOH(NLW_buffer_reg_0_7_0_13_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 buffer_reg_0_7_14_27
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [15:14]),
        .DIB(\rx_lane_aligner_fill_0[0] [17:16]),
        .DIC(\rx_lane_aligner_fill_0[0] [19:18]),
        .DID(\rx_lane_aligner_fill_0[0] [21:20]),
        .DIE(\rx_lane_aligner_fill_0[0] [23:22]),
        .DIF(\rx_lane_aligner_fill_0[0] [25:24]),
        .DIG(\rx_lane_aligner_fill_0[0] [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[15:14]),
        .DOB(dout[17:16]),
        .DOC(dout[19:18]),
        .DOD(dout[21:20]),
        .DOE(dout[23:22]),
        .DOF(dout[25:24]),
        .DOG(dout[27:26]),
        .DOH(NLW_buffer_reg_0_7_14_27_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 buffer_reg_0_7_28_41
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [29:28]),
        .DIB(\rx_lane_aligner_fill_0[0] [31:30]),
        .DIC(\rx_lane_aligner_fill_0[0] [33:32]),
        .DID(\rx_lane_aligner_fill_0[0] [35:34]),
        .DIE(\rx_lane_aligner_fill_0[0] [37:36]),
        .DIF(\rx_lane_aligner_fill_0[0] [39:38]),
        .DIG(\rx_lane_aligner_fill_0[0] [41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[29:28]),
        .DOB(dout[31:30]),
        .DOC(dout[33:32]),
        .DOD(dout[35:34]),
        .DOE(dout[37:36]),
        .DOF(dout[39:38]),
        .DOG(dout[41:40]),
        .DOH(NLW_buffer_reg_0_7_28_41_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 buffer_reg_0_7_42_55
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [43:42]),
        .DIB(\rx_lane_aligner_fill_0[0] [45:44]),
        .DIC(\rx_lane_aligner_fill_0[0] [47:46]),
        .DID(\rx_lane_aligner_fill_0[0] [49:48]),
        .DIE(\rx_lane_aligner_fill_0[0] [51:50]),
        .DIF(\rx_lane_aligner_fill_0[0] [53:52]),
        .DIG(\rx_lane_aligner_fill_0[0] [55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[43:42]),
        .DOB(dout[45:44]),
        .DOC(dout[47:46]),
        .DOD(dout[49:48]),
        .DOE(dout[51:50]),
        .DOF(dout[53:52]),
        .DOG(dout[55:54]),
        .DOH(NLW_buffer_reg_0_7_42_55_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 buffer_reg_0_7_56_69
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [57:56]),
        .DIB(\rx_lane_aligner_fill_0[0] [59:58]),
        .DIC(\rx_lane_aligner_fill_0[0] [61:60]),
        .DID(\rx_lane_aligner_fill_0[0] [63:62]),
        .DIE(\rx_lane_aligner_fill_0[0] [65:64]),
        .DIF(\rx_lane_aligner_fill_0[0] [67:66]),
        .DIG(\rx_lane_aligner_fill_0[0] [69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[57:56]),
        .DOB(dout[59:58]),
        .DOC(dout[61:60]),
        .DOD(dout[63:62]),
        .DOE(dout[65:64]),
        .DOF(dout[67:66]),
        .DOG(dout[69:68]),
        .DOH(NLW_buffer_reg_0_7_56_69_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 buffer_reg_0_7_70_83
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [71:70]),
        .DIB(\rx_lane_aligner_fill_0[0] [73:72]),
        .DIC(\rx_lane_aligner_fill_0[0] [75:74]),
        .DID(\rx_lane_aligner_fill_0[0] [77:76]),
        .DIE(\rx_lane_aligner_fill_0[0] [79:78]),
        .DIF(\rx_lane_aligner_fill_0[0] [81:80]),
        .DIG(\rx_lane_aligner_fill_0[0] [83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(dout[71:70]),
        .DOB(dout[73:72]),
        .DOC(dout[75:74]),
        .DOD(dout[77:76]),
        .DOE(dout[79:78]),
        .DOF(dout[81:80]),
        .DOG(dout[83:82]),
        .DOH(NLW_buffer_reg_0_7_70_83_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "460" *) 
  (* RTL_RAM_NAME = "buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "91" *) 
  RAM32M16 buffer_reg_0_7_84_91
       (.ADDRA({1'b0,1'b0,rd_ptr}),
        .ADDRB({1'b0,1'b0,rd_ptr}),
        .ADDRC({1'b0,1'b0,rd_ptr}),
        .ADDRD({1'b0,1'b0,rd_ptr}),
        .ADDRE({1'b0,1'b0,rd_ptr}),
        .ADDRF({1'b0,1'b0,rd_ptr}),
        .ADDRG({1'b0,1'b0,rd_ptr}),
        .ADDRH({1'b0,1'b0,wr_ptr}),
        .DIA(\rx_lane_aligner_fill_0[0] [85:84]),
        .DIB(\rx_lane_aligner_fill_0[0] [87:86]),
        .DIC(\rx_lane_aligner_fill_0[0] [89:88]),
        .DID(\rx_lane_aligner_fill_0[0] [91:90]),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(dout[85:84]),
        .DOB(dout[87:86]),
        .DOC(dout[89:88]),
        .DOD(dout[91:90]),
        .DOE(NLW_buffer_reg_0_7_84_91_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_buffer_reg_0_7_84_91_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_buffer_reg_0_7_84_91_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_buffer_reg_0_7_84_91_DOH_UNCONNECTED[1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__3 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr[1]_i_1__3 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hDE00)) 
    \rd_ptr[2]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(\rd_ptr[2]_i_3__1_n_0 ),
        .I2(wr_ptr[2]),
        .I3(ptp_rd_en),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \rd_ptr[2]_i_2__3 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(\rd_ptr[2]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7DBE)) 
    \rd_ptr[2]_i_3__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[0]),
        .O(\rd_ptr[2]_i_3__1_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__3_n_0 ),
        .Q(rd_ptr[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__3_n_0 ),
        .Q(rd_ptr[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__3_n_0 ),
        .Q(rd_ptr[2]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__3 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(wr_ptr0[1]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \wr_ptr[2]_i_1 
       (.I0(\wr_ptr[2]_i_3__3_n_0 ),
        .I1(\wr_ptr[2]_i_4__0_n_0 ),
        .I2(\wr_ptr_reg[0]_2 [0]),
        .I3(\wr_ptr_reg[0]_2 [1]),
        .I4(din[0]),
        .I5(din[1]),
        .O(\wr_ptr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \wr_ptr[2]_i_2__3 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'hDFFBFEDFEDFFFFED)) 
    \wr_ptr[2]_i_3__3 
       (.I0(wr_ptr[2]),
        .I1(rd_ptr[2]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(wr_ptr[1]),
        .I5(wr_ptr[0]),
        .O(\wr_ptr[2]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wr_ptr[2]_i_4__0 
       (.I0(\wr_ptr_reg[0]_0 [0]),
        .I1(\wr_ptr_reg[0]_0 [1]),
        .I2(\wr_ptr_reg[0]_1 [0]),
        .I3(\wr_ptr_reg[0]_1 [1]),
        .O(\wr_ptr[2]_i_4__0_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(\wr_ptr[2]_i_1_n_0 ),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "cmac_usplus_0_gt,cmac_usplus_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "cmac_usplus_0_gt_gtwizard_top,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    rxcdrhold_in,
    rxdfelfhold_in,
    rxusrclk_in,
    rxusrclk2_in,
    txctrl0_in,
    txctrl1_in,
    txdata_in,
    txusrclk_in,
    txusrclk2_in,
    gtpowergood_out,
    gtytxn_out,
    gtytxp_out,
    rxctrl0_out,
    rxctrl1_out,
    rxdata_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [511:0]txdata_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]gtpowergood_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [511:0]rxdata_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [63:0]NLW_inst_drpdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [3:0]NLW_inst_drprdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [319:0]NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [511:64]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:1]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:1]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "125.000000" *) 
  (* C_GT_REV = "67" *) 
  (* C_GT_TYPE = "3" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "0" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "80" *) 
  (* C_RX_LINE_RATE = "25.781250" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "140" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "0" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "161.132812" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "80" *) 
  (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_RX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "1" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "322.265625" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "0" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "80" *) 
  (* C_TX_LINE_RATE = "25.781250" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "140" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "161.132812" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "80" *) 
  (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_TX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[3:0]),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b1,1'b1,1'b1,1'b1}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,1'b0,1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(NLW_inst_drpdo_out_UNCONNECTED[63:0]),
        .drpen_common_in(1'b0),
        .drpen_in({1'b0,1'b0,1'b0,1'b0}),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(NLW_inst_drprdy_out_UNCONNECTED[3:0]),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in({1'b0,1'b0,1'b0,1'b0}),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(1'b0),
        .gthrxp_in(1'b0),
        .gthtxn_out(NLW_inst_gthtxn_out_UNCONNECTED[0]),
        .gthtxp_out(NLW_inst_gthtxp_out_UNCONNECTED[0]),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED[319:0]),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out(NLW_inst_rxbufstatus_out_UNCONNECTED[11:0]),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[3:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out({NLW_inst_rxctrl0_out_UNCONNECTED[63:56],\^rxctrl0_out }),
        .rxctrl1_out({NLW_inst_rxctrl1_out_UNCONNECTED[63:56],\^rxctrl1_out }),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[31:0]),
        .rxdata_out({NLW_inst_rxdata_out_UNCONNECTED[511:448],\^rxdata_out }),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[7:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in(1'b0),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[23:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[7:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in({1'b1,1'b1,1'b1,1'b1}),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_inst_rxoutclk_out_UNCONNECTED[3:1],\^rxoutclk_out }),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[3:0]),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({rxusrclk_in[3],1'b0,1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[7:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[3:1],\^txoutclk_out }),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[3:0]),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b1,1'b1,1'b1,1'b1}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({txusrclk_in[3],1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[15:0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[15:0]),
        .ubdo_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in({1'b0,1'b0}),
        .ubintr_in({1'b0,1'b0}),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in({1'b0,1'b0,1'b0,1'b0}),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_gt_gtwizard_gtye4
   (gtytxn_out,
    gtytxp_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    gtpowergood_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk00_in,
    gtyrxn_in,
    gtyrxp_in,
    rxusrclk_in,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [0:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  output [3:0]gtpowergood_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk00_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]rxusrclk_in;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gtye4.gttxreset_ch_int ;
  wire [3:0]\gen_gtwizard_gtye4.txpisopd_ch_int ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire rst_in0;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_gt_gtye4_channel_wrapper \gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 }),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 }),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXOUTCLKPCS({\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 }),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int ),
        .GTYE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ,\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 }),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .gtrxreset_out_reg(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .gtrxreset_out_reg_0(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .gtrxreset_out_reg_1(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .gtrxreset_out_reg_2(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_gt_gtye4_common_wrapper \gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst 
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rst_in0(rst_in0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .out(gtpowergood_out[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_26 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .out(gtpowergood_out[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_27 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_28 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [3]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .out(gtpowergood_out[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .pllreset_tx_out_reg_0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[35].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .rst_in0(rst_in0),
        .rxusrclk_in(rxusrclk_in),
        .txusrclk_in(txusrclk_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ),
        .I1(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ),
        .I2(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ),
        .I3(\gen_gtwizard_gtye4.gen_channel_container[35].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "125.000000" *) 
(* C_GT_REV = "67" *) (* C_GT_TYPE = "3" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "0" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "80" *) (* C_RX_LINE_RATE = "25.781250" *) 
(* C_RX_MASTER_CHANNEL_IDX = "140" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "0" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "161.132812" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "80" *) (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_RX_USRCLK_FREQUENCY = "322.265625" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "1" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "322.265625" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "0" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "80" *) (* C_TX_LINE_RATE = "25.781250" *) (* C_TX_MASTER_CHANNEL_IDX = "140" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "161.132812" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "80" *) (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_TX_USRCLK_FREQUENCY = "322.265625" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [319:0]gtwiz_userdata_tx_in;
  output [319:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [15:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [1:0]ubgpi_in;
  input [1:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [3:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [15:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [15:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [0:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk00_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;

  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cplllock_out[3] = \<const0> ;
  assign cplllock_out[2] = \<const0> ;
  assign cplllock_out[1] = \<const0> ;
  assign cplllock_out[0] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[3] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drpdo_out[63] = \<const0> ;
  assign drpdo_out[62] = \<const0> ;
  assign drpdo_out[61] = \<const0> ;
  assign drpdo_out[60] = \<const0> ;
  assign drpdo_out[59] = \<const0> ;
  assign drpdo_out[58] = \<const0> ;
  assign drpdo_out[57] = \<const0> ;
  assign drpdo_out[56] = \<const0> ;
  assign drpdo_out[55] = \<const0> ;
  assign drpdo_out[54] = \<const0> ;
  assign drpdo_out[53] = \<const0> ;
  assign drpdo_out[52] = \<const0> ;
  assign drpdo_out[51] = \<const0> ;
  assign drpdo_out[50] = \<const0> ;
  assign drpdo_out[49] = \<const0> ;
  assign drpdo_out[48] = \<const0> ;
  assign drpdo_out[47] = \<const0> ;
  assign drpdo_out[46] = \<const0> ;
  assign drpdo_out[45] = \<const0> ;
  assign drpdo_out[44] = \<const0> ;
  assign drpdo_out[43] = \<const0> ;
  assign drpdo_out[42] = \<const0> ;
  assign drpdo_out[41] = \<const0> ;
  assign drpdo_out[40] = \<const0> ;
  assign drpdo_out[39] = \<const0> ;
  assign drpdo_out[38] = \<const0> ;
  assign drpdo_out[37] = \<const0> ;
  assign drpdo_out[36] = \<const0> ;
  assign drpdo_out[35] = \<const0> ;
  assign drpdo_out[34] = \<const0> ;
  assign drpdo_out[33] = \<const0> ;
  assign drpdo_out[32] = \<const0> ;
  assign drpdo_out[31] = \<const0> ;
  assign drpdo_out[30] = \<const0> ;
  assign drpdo_out[29] = \<const0> ;
  assign drpdo_out[28] = \<const0> ;
  assign drpdo_out[27] = \<const0> ;
  assign drpdo_out[26] = \<const0> ;
  assign drpdo_out[25] = \<const0> ;
  assign drpdo_out[24] = \<const0> ;
  assign drpdo_out[23] = \<const0> ;
  assign drpdo_out[22] = \<const0> ;
  assign drpdo_out[21] = \<const0> ;
  assign drpdo_out[20] = \<const0> ;
  assign drpdo_out[19] = \<const0> ;
  assign drpdo_out[18] = \<const0> ;
  assign drpdo_out[17] = \<const0> ;
  assign drpdo_out[16] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign drprdy_out[3] = \<const0> ;
  assign drprdy_out[2] = \<const0> ;
  assign drprdy_out[1] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gthtxn_out[0] = \<const0> ;
  assign gthtxp_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[319] = \<const0> ;
  assign gtwiz_userdata_rx_out[318] = \<const0> ;
  assign gtwiz_userdata_rx_out[317] = \<const0> ;
  assign gtwiz_userdata_rx_out[316] = \<const0> ;
  assign gtwiz_userdata_rx_out[315] = \<const0> ;
  assign gtwiz_userdata_rx_out[314] = \<const0> ;
  assign gtwiz_userdata_rx_out[313] = \<const0> ;
  assign gtwiz_userdata_rx_out[312] = \<const0> ;
  assign gtwiz_userdata_rx_out[311] = \<const0> ;
  assign gtwiz_userdata_rx_out[310] = \<const0> ;
  assign gtwiz_userdata_rx_out[309] = \<const0> ;
  assign gtwiz_userdata_rx_out[308] = \<const0> ;
  assign gtwiz_userdata_rx_out[307] = \<const0> ;
  assign gtwiz_userdata_rx_out[306] = \<const0> ;
  assign gtwiz_userdata_rx_out[305] = \<const0> ;
  assign gtwiz_userdata_rx_out[304] = \<const0> ;
  assign gtwiz_userdata_rx_out[303] = \<const0> ;
  assign gtwiz_userdata_rx_out[302] = \<const0> ;
  assign gtwiz_userdata_rx_out[301] = \<const0> ;
  assign gtwiz_userdata_rx_out[300] = \<const0> ;
  assign gtwiz_userdata_rx_out[299] = \<const0> ;
  assign gtwiz_userdata_rx_out[298] = \<const0> ;
  assign gtwiz_userdata_rx_out[297] = \<const0> ;
  assign gtwiz_userdata_rx_out[296] = \<const0> ;
  assign gtwiz_userdata_rx_out[295] = \<const0> ;
  assign gtwiz_userdata_rx_out[294] = \<const0> ;
  assign gtwiz_userdata_rx_out[293] = \<const0> ;
  assign gtwiz_userdata_rx_out[292] = \<const0> ;
  assign gtwiz_userdata_rx_out[291] = \<const0> ;
  assign gtwiz_userdata_rx_out[290] = \<const0> ;
  assign gtwiz_userdata_rx_out[289] = \<const0> ;
  assign gtwiz_userdata_rx_out[288] = \<const0> ;
  assign gtwiz_userdata_rx_out[287] = \<const0> ;
  assign gtwiz_userdata_rx_out[286] = \<const0> ;
  assign gtwiz_userdata_rx_out[285] = \<const0> ;
  assign gtwiz_userdata_rx_out[284] = \<const0> ;
  assign gtwiz_userdata_rx_out[283] = \<const0> ;
  assign gtwiz_userdata_rx_out[282] = \<const0> ;
  assign gtwiz_userdata_rx_out[281] = \<const0> ;
  assign gtwiz_userdata_rx_out[280] = \<const0> ;
  assign gtwiz_userdata_rx_out[279] = \<const0> ;
  assign gtwiz_userdata_rx_out[278] = \<const0> ;
  assign gtwiz_userdata_rx_out[277] = \<const0> ;
  assign gtwiz_userdata_rx_out[276] = \<const0> ;
  assign gtwiz_userdata_rx_out[275] = \<const0> ;
  assign gtwiz_userdata_rx_out[274] = \<const0> ;
  assign gtwiz_userdata_rx_out[273] = \<const0> ;
  assign gtwiz_userdata_rx_out[272] = \<const0> ;
  assign gtwiz_userdata_rx_out[271] = \<const0> ;
  assign gtwiz_userdata_rx_out[270] = \<const0> ;
  assign gtwiz_userdata_rx_out[269] = \<const0> ;
  assign gtwiz_userdata_rx_out[268] = \<const0> ;
  assign gtwiz_userdata_rx_out[267] = \<const0> ;
  assign gtwiz_userdata_rx_out[266] = \<const0> ;
  assign gtwiz_userdata_rx_out[265] = \<const0> ;
  assign gtwiz_userdata_rx_out[264] = \<const0> ;
  assign gtwiz_userdata_rx_out[263] = \<const0> ;
  assign gtwiz_userdata_rx_out[262] = \<const0> ;
  assign gtwiz_userdata_rx_out[261] = \<const0> ;
  assign gtwiz_userdata_rx_out[260] = \<const0> ;
  assign gtwiz_userdata_rx_out[259] = \<const0> ;
  assign gtwiz_userdata_rx_out[258] = \<const0> ;
  assign gtwiz_userdata_rx_out[257] = \<const0> ;
  assign gtwiz_userdata_rx_out[256] = \<const0> ;
  assign gtwiz_userdata_rx_out[255] = \<const0> ;
  assign gtwiz_userdata_rx_out[254] = \<const0> ;
  assign gtwiz_userdata_rx_out[253] = \<const0> ;
  assign gtwiz_userdata_rx_out[252] = \<const0> ;
  assign gtwiz_userdata_rx_out[251] = \<const0> ;
  assign gtwiz_userdata_rx_out[250] = \<const0> ;
  assign gtwiz_userdata_rx_out[249] = \<const0> ;
  assign gtwiz_userdata_rx_out[248] = \<const0> ;
  assign gtwiz_userdata_rx_out[247] = \<const0> ;
  assign gtwiz_userdata_rx_out[246] = \<const0> ;
  assign gtwiz_userdata_rx_out[245] = \<const0> ;
  assign gtwiz_userdata_rx_out[244] = \<const0> ;
  assign gtwiz_userdata_rx_out[243] = \<const0> ;
  assign gtwiz_userdata_rx_out[242] = \<const0> ;
  assign gtwiz_userdata_rx_out[241] = \<const0> ;
  assign gtwiz_userdata_rx_out[240] = \<const0> ;
  assign gtwiz_userdata_rx_out[239] = \<const0> ;
  assign gtwiz_userdata_rx_out[238] = \<const0> ;
  assign gtwiz_userdata_rx_out[237] = \<const0> ;
  assign gtwiz_userdata_rx_out[236] = \<const0> ;
  assign gtwiz_userdata_rx_out[235] = \<const0> ;
  assign gtwiz_userdata_rx_out[234] = \<const0> ;
  assign gtwiz_userdata_rx_out[233] = \<const0> ;
  assign gtwiz_userdata_rx_out[232] = \<const0> ;
  assign gtwiz_userdata_rx_out[231] = \<const0> ;
  assign gtwiz_userdata_rx_out[230] = \<const0> ;
  assign gtwiz_userdata_rx_out[229] = \<const0> ;
  assign gtwiz_userdata_rx_out[228] = \<const0> ;
  assign gtwiz_userdata_rx_out[227] = \<const0> ;
  assign gtwiz_userdata_rx_out[226] = \<const0> ;
  assign gtwiz_userdata_rx_out[225] = \<const0> ;
  assign gtwiz_userdata_rx_out[224] = \<const0> ;
  assign gtwiz_userdata_rx_out[223] = \<const0> ;
  assign gtwiz_userdata_rx_out[222] = \<const0> ;
  assign gtwiz_userdata_rx_out[221] = \<const0> ;
  assign gtwiz_userdata_rx_out[220] = \<const0> ;
  assign gtwiz_userdata_rx_out[219] = \<const0> ;
  assign gtwiz_userdata_rx_out[218] = \<const0> ;
  assign gtwiz_userdata_rx_out[217] = \<const0> ;
  assign gtwiz_userdata_rx_out[216] = \<const0> ;
  assign gtwiz_userdata_rx_out[215] = \<const0> ;
  assign gtwiz_userdata_rx_out[214] = \<const0> ;
  assign gtwiz_userdata_rx_out[213] = \<const0> ;
  assign gtwiz_userdata_rx_out[212] = \<const0> ;
  assign gtwiz_userdata_rx_out[211] = \<const0> ;
  assign gtwiz_userdata_rx_out[210] = \<const0> ;
  assign gtwiz_userdata_rx_out[209] = \<const0> ;
  assign gtwiz_userdata_rx_out[208] = \<const0> ;
  assign gtwiz_userdata_rx_out[207] = \<const0> ;
  assign gtwiz_userdata_rx_out[206] = \<const0> ;
  assign gtwiz_userdata_rx_out[205] = \<const0> ;
  assign gtwiz_userdata_rx_out[204] = \<const0> ;
  assign gtwiz_userdata_rx_out[203] = \<const0> ;
  assign gtwiz_userdata_rx_out[202] = \<const0> ;
  assign gtwiz_userdata_rx_out[201] = \<const0> ;
  assign gtwiz_userdata_rx_out[200] = \<const0> ;
  assign gtwiz_userdata_rx_out[199] = \<const0> ;
  assign gtwiz_userdata_rx_out[198] = \<const0> ;
  assign gtwiz_userdata_rx_out[197] = \<const0> ;
  assign gtwiz_userdata_rx_out[196] = \<const0> ;
  assign gtwiz_userdata_rx_out[195] = \<const0> ;
  assign gtwiz_userdata_rx_out[194] = \<const0> ;
  assign gtwiz_userdata_rx_out[193] = \<const0> ;
  assign gtwiz_userdata_rx_out[192] = \<const0> ;
  assign gtwiz_userdata_rx_out[191] = \<const0> ;
  assign gtwiz_userdata_rx_out[190] = \<const0> ;
  assign gtwiz_userdata_rx_out[189] = \<const0> ;
  assign gtwiz_userdata_rx_out[188] = \<const0> ;
  assign gtwiz_userdata_rx_out[187] = \<const0> ;
  assign gtwiz_userdata_rx_out[186] = \<const0> ;
  assign gtwiz_userdata_rx_out[185] = \<const0> ;
  assign gtwiz_userdata_rx_out[184] = \<const0> ;
  assign gtwiz_userdata_rx_out[183] = \<const0> ;
  assign gtwiz_userdata_rx_out[182] = \<const0> ;
  assign gtwiz_userdata_rx_out[181] = \<const0> ;
  assign gtwiz_userdata_rx_out[180] = \<const0> ;
  assign gtwiz_userdata_rx_out[179] = \<const0> ;
  assign gtwiz_userdata_rx_out[178] = \<const0> ;
  assign gtwiz_userdata_rx_out[177] = \<const0> ;
  assign gtwiz_userdata_rx_out[176] = \<const0> ;
  assign gtwiz_userdata_rx_out[175] = \<const0> ;
  assign gtwiz_userdata_rx_out[174] = \<const0> ;
  assign gtwiz_userdata_rx_out[173] = \<const0> ;
  assign gtwiz_userdata_rx_out[172] = \<const0> ;
  assign gtwiz_userdata_rx_out[171] = \<const0> ;
  assign gtwiz_userdata_rx_out[170] = \<const0> ;
  assign gtwiz_userdata_rx_out[169] = \<const0> ;
  assign gtwiz_userdata_rx_out[168] = \<const0> ;
  assign gtwiz_userdata_rx_out[167] = \<const0> ;
  assign gtwiz_userdata_rx_out[166] = \<const0> ;
  assign gtwiz_userdata_rx_out[165] = \<const0> ;
  assign gtwiz_userdata_rx_out[164] = \<const0> ;
  assign gtwiz_userdata_rx_out[163] = \<const0> ;
  assign gtwiz_userdata_rx_out[162] = \<const0> ;
  assign gtwiz_userdata_rx_out[161] = \<const0> ;
  assign gtwiz_userdata_rx_out[160] = \<const0> ;
  assign gtwiz_userdata_rx_out[159] = \<const0> ;
  assign gtwiz_userdata_rx_out[158] = \<const0> ;
  assign gtwiz_userdata_rx_out[157] = \<const0> ;
  assign gtwiz_userdata_rx_out[156] = \<const0> ;
  assign gtwiz_userdata_rx_out[155] = \<const0> ;
  assign gtwiz_userdata_rx_out[154] = \<const0> ;
  assign gtwiz_userdata_rx_out[153] = \<const0> ;
  assign gtwiz_userdata_rx_out[152] = \<const0> ;
  assign gtwiz_userdata_rx_out[151] = \<const0> ;
  assign gtwiz_userdata_rx_out[150] = \<const0> ;
  assign gtwiz_userdata_rx_out[149] = \<const0> ;
  assign gtwiz_userdata_rx_out[148] = \<const0> ;
  assign gtwiz_userdata_rx_out[147] = \<const0> ;
  assign gtwiz_userdata_rx_out[146] = \<const0> ;
  assign gtwiz_userdata_rx_out[145] = \<const0> ;
  assign gtwiz_userdata_rx_out[144] = \<const0> ;
  assign gtwiz_userdata_rx_out[143] = \<const0> ;
  assign gtwiz_userdata_rx_out[142] = \<const0> ;
  assign gtwiz_userdata_rx_out[141] = \<const0> ;
  assign gtwiz_userdata_rx_out[140] = \<const0> ;
  assign gtwiz_userdata_rx_out[139] = \<const0> ;
  assign gtwiz_userdata_rx_out[138] = \<const0> ;
  assign gtwiz_userdata_rx_out[137] = \<const0> ;
  assign gtwiz_userdata_rx_out[136] = \<const0> ;
  assign gtwiz_userdata_rx_out[135] = \<const0> ;
  assign gtwiz_userdata_rx_out[134] = \<const0> ;
  assign gtwiz_userdata_rx_out[133] = \<const0> ;
  assign gtwiz_userdata_rx_out[132] = \<const0> ;
  assign gtwiz_userdata_rx_out[131] = \<const0> ;
  assign gtwiz_userdata_rx_out[130] = \<const0> ;
  assign gtwiz_userdata_rx_out[129] = \<const0> ;
  assign gtwiz_userdata_rx_out[128] = \<const0> ;
  assign gtwiz_userdata_rx_out[127] = \<const0> ;
  assign gtwiz_userdata_rx_out[126] = \<const0> ;
  assign gtwiz_userdata_rx_out[125] = \<const0> ;
  assign gtwiz_userdata_rx_out[124] = \<const0> ;
  assign gtwiz_userdata_rx_out[123] = \<const0> ;
  assign gtwiz_userdata_rx_out[122] = \<const0> ;
  assign gtwiz_userdata_rx_out[121] = \<const0> ;
  assign gtwiz_userdata_rx_out[120] = \<const0> ;
  assign gtwiz_userdata_rx_out[119] = \<const0> ;
  assign gtwiz_userdata_rx_out[118] = \<const0> ;
  assign gtwiz_userdata_rx_out[117] = \<const0> ;
  assign gtwiz_userdata_rx_out[116] = \<const0> ;
  assign gtwiz_userdata_rx_out[115] = \<const0> ;
  assign gtwiz_userdata_rx_out[114] = \<const0> ;
  assign gtwiz_userdata_rx_out[113] = \<const0> ;
  assign gtwiz_userdata_rx_out[112] = \<const0> ;
  assign gtwiz_userdata_rx_out[111] = \<const0> ;
  assign gtwiz_userdata_rx_out[110] = \<const0> ;
  assign gtwiz_userdata_rx_out[109] = \<const0> ;
  assign gtwiz_userdata_rx_out[108] = \<const0> ;
  assign gtwiz_userdata_rx_out[107] = \<const0> ;
  assign gtwiz_userdata_rx_out[106] = \<const0> ;
  assign gtwiz_userdata_rx_out[105] = \<const0> ;
  assign gtwiz_userdata_rx_out[104] = \<const0> ;
  assign gtwiz_userdata_rx_out[103] = \<const0> ;
  assign gtwiz_userdata_rx_out[102] = \<const0> ;
  assign gtwiz_userdata_rx_out[101] = \<const0> ;
  assign gtwiz_userdata_rx_out[100] = \<const0> ;
  assign gtwiz_userdata_rx_out[99] = \<const0> ;
  assign gtwiz_userdata_rx_out[98] = \<const0> ;
  assign gtwiz_userdata_rx_out[97] = \<const0> ;
  assign gtwiz_userdata_rx_out[96] = \<const0> ;
  assign gtwiz_userdata_rx_out[95] = \<const0> ;
  assign gtwiz_userdata_rx_out[94] = \<const0> ;
  assign gtwiz_userdata_rx_out[93] = \<const0> ;
  assign gtwiz_userdata_rx_out[92] = \<const0> ;
  assign gtwiz_userdata_rx_out[91] = \<const0> ;
  assign gtwiz_userdata_rx_out[90] = \<const0> ;
  assign gtwiz_userdata_rx_out[89] = \<const0> ;
  assign gtwiz_userdata_rx_out[88] = \<const0> ;
  assign gtwiz_userdata_rx_out[87] = \<const0> ;
  assign gtwiz_userdata_rx_out[86] = \<const0> ;
  assign gtwiz_userdata_rx_out[85] = \<const0> ;
  assign gtwiz_userdata_rx_out[84] = \<const0> ;
  assign gtwiz_userdata_rx_out[83] = \<const0> ;
  assign gtwiz_userdata_rx_out[82] = \<const0> ;
  assign gtwiz_userdata_rx_out[81] = \<const0> ;
  assign gtwiz_userdata_rx_out[80] = \<const0> ;
  assign gtwiz_userdata_rx_out[79] = \<const0> ;
  assign gtwiz_userdata_rx_out[78] = \<const0> ;
  assign gtwiz_userdata_rx_out[77] = \<const0> ;
  assign gtwiz_userdata_rx_out[76] = \<const0> ;
  assign gtwiz_userdata_rx_out[75] = \<const0> ;
  assign gtwiz_userdata_rx_out[74] = \<const0> ;
  assign gtwiz_userdata_rx_out[73] = \<const0> ;
  assign gtwiz_userdata_rx_out[72] = \<const0> ;
  assign gtwiz_userdata_rx_out[71] = \<const0> ;
  assign gtwiz_userdata_rx_out[70] = \<const0> ;
  assign gtwiz_userdata_rx_out[69] = \<const0> ;
  assign gtwiz_userdata_rx_out[68] = \<const0> ;
  assign gtwiz_userdata_rx_out[67] = \<const0> ;
  assign gtwiz_userdata_rx_out[66] = \<const0> ;
  assign gtwiz_userdata_rx_out[65] = \<const0> ;
  assign gtwiz_userdata_rx_out[64] = \<const0> ;
  assign gtwiz_userdata_rx_out[63] = \<const0> ;
  assign gtwiz_userdata_rx_out[62] = \<const0> ;
  assign gtwiz_userdata_rx_out[61] = \<const0> ;
  assign gtwiz_userdata_rx_out[60] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign pcierategen3_out[3] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[3] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[3] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[3] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \<const0> ;
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \<const0> ;
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \<const0> ;
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \<const0> ;
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[3] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \<const0> ;
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \<const0> ;
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \<const0> ;
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \<const0> ;
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[3] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19] = \<const0> ;
  assign rxheader_out[18] = \<const0> ;
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13] = \<const0> ;
  assign rxheader_out[12] = \<const0> ;
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7] = \<const0> ;
  assign rxheader_out[6] = \<const0> ;
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1] = \<const0> ;
  assign rxheader_out[0] = \<const0> ;
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \<const0> ;
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \<const0> ;
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \<const0> ;
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[3] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[3] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[3] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[11] = \<const0> ;
  assign rxstatus_out[10] = \<const0> ;
  assign rxstatus_out[9] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[3] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[3] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[3] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[15] = \<const0> ;
  assign ubdaddr_out[14] = \<const0> ;
  assign ubdaddr_out[13] = \<const0> ;
  assign ubdaddr_out[12] = \<const0> ;
  assign ubdaddr_out[11] = \<const0> ;
  assign ubdaddr_out[10] = \<const0> ;
  assign ubdaddr_out[9] = \<const0> ;
  assign ubdaddr_out[8] = \<const0> ;
  assign ubdaddr_out[7] = \<const0> ;
  assign ubdaddr_out[6] = \<const0> ;
  assign ubdaddr_out[5] = \<const0> ;
  assign ubdaddr_out[4] = \<const0> ;
  assign ubdaddr_out[3] = \<const0> ;
  assign ubdaddr_out[2] = \<const0> ;
  assign ubdaddr_out[1] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[15] = \<const0> ;
  assign ubdi_out[14] = \<const0> ;
  assign ubdi_out[13] = \<const0> ;
  assign ubdi_out[12] = \<const0> ;
  assign ubdi_out[11] = \<const0> ;
  assign ubdi_out[10] = \<const0> ;
  assign ubdi_out[9] = \<const0> ;
  assign ubdi_out[8] = \<const0> ;
  assign ubdi_out[7] = \<const0> ;
  assign ubdi_out[6] = \<const0> ;
  assign ubdi_out[5] = \<const0> ;
  assign ubdi_out[4] = \<const0> ;
  assign ubdi_out[3] = \<const0> ;
  assign ubdi_out[2] = \<const0> ;
  assign ubdi_out[1] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_gt_gtwizard_gtye4 \gen_gtwizard_gtye4_top.cmac_usplus_0_gt_gtwizard_gtye4_inst 
       (.gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(gtrefclk00_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .rxctrl0_out({\^rxctrl0_out [55:48],\^rxctrl0_out [39:32],\^rxctrl0_out [23:16],\^rxctrl0_out [7:0]}),
        .rxctrl1_out({\^rxctrl1_out [55:48],\^rxctrl1_out [39:32],\^rxctrl1_out [23:16],\^rxctrl1_out [7:0]}),
        .rxdata_out({\^rxdata_out [447:384],\^rxdata_out [319:256],\^rxdata_out [191:128],\^rxdata_out [63:0]}),
        .rxoutclk_out(\^rxoutclk_out ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in[3]),
        .txctrl0_in({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .txctrl1_in({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .txdata_in({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .txoutclk_out(\^txoutclk_out ),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_gt_gtye4_channel_wrapper
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel channel_inst
       (.GTYE4_CHANNEL_GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTYE4_CHANNEL_GTTXRESET(GTYE4_CHANNEL_GTTXRESET),
        .GTYE4_CHANNEL_RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .GTYE4_CHANNEL_RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .GTYE4_CHANNEL_TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS),
        .GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .GTYE4_CHANNEL_TXRATE(GTYE4_CHANNEL_TXRATE),
        .GTYE4_CHANNEL_TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .gtrxreset_out_reg(gtrxreset_out_reg),
        .gtrxreset_out_reg_0(gtrxreset_out_reg_0),
        .gtrxreset_out_reg_1(gtrxreset_out_reg_1),
        .gtrxreset_out_reg_2(gtrxreset_out_reg_2),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_gt_gtye4_common_wrapper
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common common_inst
       (.gtrefclk00_in(gtrefclk00_in),
        .i_in_meta_reg(i_in_meta_reg),
        .qpll0lock_out(qpll0lock_out),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rst_in0(rst_in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_lbus2axis_segmented_corelogic
   (rx_preambleout,
    rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[1] ,
    \rot_reg[0]_2 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[0]_6 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    rx_axis_tdata,
    rx_axis_tkeep,
    rx_preout,
    rx_clk,
    p_0_in,
    axis_tlast_reg_0,
    lbus_err,
    Q,
    D,
    \axis_tkeep_reg[63]_0 ,
    lbus_mty,
    SR);
  output [55:0]rx_preambleout;
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[1] ;
  output \rot_reg[0]_2 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  input [55:0]rx_preout;
  input rx_clk;
  input p_0_in;
  input axis_tlast_reg_0;
  input [3:0]lbus_err;
  input [1:0]Q;
  input [511:0]D;
  input [47:0]\axis_tkeep_reg[63]_0 ;
  input [7:0]lbus_mty;
  input [3:0]SR;

  wire [511:0]D;
  wire [1:0]Q;
  wire [3:0]SR;
  wire [47:0]\axis_tkeep_reg[63]_0 ;
  wire axis_tlast_reg_0;
  wire axis_tuser0_n_0;
  wire [3:0]lbus_err;
  wire [7:0]lbus_mty;
  wire [12:4]mty_to_tkeep0_return;
  wire [12:4]mty_to_tkeep1_return;
  wire [12:4]mty_to_tkeep2_return;
  wire [12:4]mty_to_tkeep_return;
  wire p_0_in;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [55:0]rx_preambleout;
  wire \rx_preambleout_2d_reg[0]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[10]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[11]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[12]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[13]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[14]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[15]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[16]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[17]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[18]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[19]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[1]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[20]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[21]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[22]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[23]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[24]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[25]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[26]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[27]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[28]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[29]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[2]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[30]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[31]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[32]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[33]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[34]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[35]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[36]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[37]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[38]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[39]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[3]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[40]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[41]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[42]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[43]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[44]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[45]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[46]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[47]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[48]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[49]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[4]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[50]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[51]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[52]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[53]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[54]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[55]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[5]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[6]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[7]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[8]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[9]_srl2_n_0 ;
  wire [55:0]rx_preout;

  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[326]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_4 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[509]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tdata[509]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_2 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[509]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[510]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[510]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[510]_i_5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[511]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[511]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1] ));
  FDRE \axis_tdata_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rx_axis_tdata[0]),
        .R(1'b0));
  FDRE \axis_tdata_reg[100] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[100]),
        .Q(rx_axis_tdata[100]),
        .R(1'b0));
  FDRE \axis_tdata_reg[101] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[101]),
        .Q(rx_axis_tdata[101]),
        .R(1'b0));
  FDRE \axis_tdata_reg[102] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[102]),
        .Q(rx_axis_tdata[102]),
        .R(1'b0));
  FDRE \axis_tdata_reg[103] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[103]),
        .Q(rx_axis_tdata[103]),
        .R(1'b0));
  FDRE \axis_tdata_reg[104] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[104]),
        .Q(rx_axis_tdata[104]),
        .R(1'b0));
  FDRE \axis_tdata_reg[105] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[105]),
        .Q(rx_axis_tdata[105]),
        .R(1'b0));
  FDRE \axis_tdata_reg[106] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[106]),
        .Q(rx_axis_tdata[106]),
        .R(1'b0));
  FDRE \axis_tdata_reg[107] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[107]),
        .Q(rx_axis_tdata[107]),
        .R(1'b0));
  FDRE \axis_tdata_reg[108] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[108]),
        .Q(rx_axis_tdata[108]),
        .R(1'b0));
  FDRE \axis_tdata_reg[109] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[109]),
        .Q(rx_axis_tdata[109]),
        .R(1'b0));
  FDRE \axis_tdata_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(rx_axis_tdata[10]),
        .R(1'b0));
  FDRE \axis_tdata_reg[110] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[110]),
        .Q(rx_axis_tdata[110]),
        .R(1'b0));
  FDRE \axis_tdata_reg[111] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[111]),
        .Q(rx_axis_tdata[111]),
        .R(1'b0));
  FDRE \axis_tdata_reg[112] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[112]),
        .Q(rx_axis_tdata[112]),
        .R(1'b0));
  FDRE \axis_tdata_reg[113] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[113]),
        .Q(rx_axis_tdata[113]),
        .R(1'b0));
  FDRE \axis_tdata_reg[114] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[114]),
        .Q(rx_axis_tdata[114]),
        .R(1'b0));
  FDRE \axis_tdata_reg[115] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[115]),
        .Q(rx_axis_tdata[115]),
        .R(1'b0));
  FDRE \axis_tdata_reg[116] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[116]),
        .Q(rx_axis_tdata[116]),
        .R(1'b0));
  FDRE \axis_tdata_reg[117] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[117]),
        .Q(rx_axis_tdata[117]),
        .R(1'b0));
  FDRE \axis_tdata_reg[118] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[118]),
        .Q(rx_axis_tdata[118]),
        .R(1'b0));
  FDRE \axis_tdata_reg[119] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[119]),
        .Q(rx_axis_tdata[119]),
        .R(1'b0));
  FDRE \axis_tdata_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(rx_axis_tdata[11]),
        .R(1'b0));
  FDRE \axis_tdata_reg[120] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[120]),
        .Q(rx_axis_tdata[120]),
        .R(1'b0));
  FDRE \axis_tdata_reg[121] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[121]),
        .Q(rx_axis_tdata[121]),
        .R(1'b0));
  FDRE \axis_tdata_reg[122] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[122]),
        .Q(rx_axis_tdata[122]),
        .R(1'b0));
  FDRE \axis_tdata_reg[123] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[123]),
        .Q(rx_axis_tdata[123]),
        .R(1'b0));
  FDRE \axis_tdata_reg[124] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[124]),
        .Q(rx_axis_tdata[124]),
        .R(1'b0));
  FDRE \axis_tdata_reg[125] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[125]),
        .Q(rx_axis_tdata[125]),
        .R(1'b0));
  FDRE \axis_tdata_reg[126] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[126]),
        .Q(rx_axis_tdata[126]),
        .R(1'b0));
  FDRE \axis_tdata_reg[127] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[127]),
        .Q(rx_axis_tdata[127]),
        .R(1'b0));
  FDRE \axis_tdata_reg[128] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[128]),
        .Q(rx_axis_tdata[128]),
        .R(1'b0));
  FDRE \axis_tdata_reg[129] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[129]),
        .Q(rx_axis_tdata[129]),
        .R(1'b0));
  FDRE \axis_tdata_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(rx_axis_tdata[12]),
        .R(1'b0));
  FDRE \axis_tdata_reg[130] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[130]),
        .Q(rx_axis_tdata[130]),
        .R(1'b0));
  FDRE \axis_tdata_reg[131] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[131]),
        .Q(rx_axis_tdata[131]),
        .R(1'b0));
  FDRE \axis_tdata_reg[132] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[132]),
        .Q(rx_axis_tdata[132]),
        .R(1'b0));
  FDRE \axis_tdata_reg[133] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[133]),
        .Q(rx_axis_tdata[133]),
        .R(1'b0));
  FDRE \axis_tdata_reg[134] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[134]),
        .Q(rx_axis_tdata[134]),
        .R(1'b0));
  FDRE \axis_tdata_reg[135] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[135]),
        .Q(rx_axis_tdata[135]),
        .R(1'b0));
  FDRE \axis_tdata_reg[136] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[136]),
        .Q(rx_axis_tdata[136]),
        .R(1'b0));
  FDRE \axis_tdata_reg[137] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[137]),
        .Q(rx_axis_tdata[137]),
        .R(1'b0));
  FDRE \axis_tdata_reg[138] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[138]),
        .Q(rx_axis_tdata[138]),
        .R(1'b0));
  FDRE \axis_tdata_reg[139] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[139]),
        .Q(rx_axis_tdata[139]),
        .R(1'b0));
  FDRE \axis_tdata_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(rx_axis_tdata[13]),
        .R(1'b0));
  FDRE \axis_tdata_reg[140] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[140]),
        .Q(rx_axis_tdata[140]),
        .R(1'b0));
  FDRE \axis_tdata_reg[141] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[141]),
        .Q(rx_axis_tdata[141]),
        .R(1'b0));
  FDRE \axis_tdata_reg[142] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[142]),
        .Q(rx_axis_tdata[142]),
        .R(1'b0));
  FDRE \axis_tdata_reg[143] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[143]),
        .Q(rx_axis_tdata[143]),
        .R(1'b0));
  FDRE \axis_tdata_reg[144] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[144]),
        .Q(rx_axis_tdata[144]),
        .R(1'b0));
  FDRE \axis_tdata_reg[145] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[145]),
        .Q(rx_axis_tdata[145]),
        .R(1'b0));
  FDRE \axis_tdata_reg[146] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[146]),
        .Q(rx_axis_tdata[146]),
        .R(1'b0));
  FDRE \axis_tdata_reg[147] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[147]),
        .Q(rx_axis_tdata[147]),
        .R(1'b0));
  FDRE \axis_tdata_reg[148] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[148]),
        .Q(rx_axis_tdata[148]),
        .R(1'b0));
  FDRE \axis_tdata_reg[149] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[149]),
        .Q(rx_axis_tdata[149]),
        .R(1'b0));
  FDRE \axis_tdata_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(rx_axis_tdata[14]),
        .R(1'b0));
  FDRE \axis_tdata_reg[150] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[150]),
        .Q(rx_axis_tdata[150]),
        .R(1'b0));
  FDRE \axis_tdata_reg[151] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[151]),
        .Q(rx_axis_tdata[151]),
        .R(1'b0));
  FDRE \axis_tdata_reg[152] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[152]),
        .Q(rx_axis_tdata[152]),
        .R(1'b0));
  FDRE \axis_tdata_reg[153] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[153]),
        .Q(rx_axis_tdata[153]),
        .R(1'b0));
  FDRE \axis_tdata_reg[154] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[154]),
        .Q(rx_axis_tdata[154]),
        .R(1'b0));
  FDRE \axis_tdata_reg[155] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[155]),
        .Q(rx_axis_tdata[155]),
        .R(1'b0));
  FDRE \axis_tdata_reg[156] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[156]),
        .Q(rx_axis_tdata[156]),
        .R(1'b0));
  FDRE \axis_tdata_reg[157] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[157]),
        .Q(rx_axis_tdata[157]),
        .R(1'b0));
  FDRE \axis_tdata_reg[158] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[158]),
        .Q(rx_axis_tdata[158]),
        .R(1'b0));
  FDRE \axis_tdata_reg[159] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[159]),
        .Q(rx_axis_tdata[159]),
        .R(1'b0));
  FDRE \axis_tdata_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(rx_axis_tdata[15]),
        .R(1'b0));
  FDRE \axis_tdata_reg[160] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[160]),
        .Q(rx_axis_tdata[160]),
        .R(1'b0));
  FDRE \axis_tdata_reg[161] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[161]),
        .Q(rx_axis_tdata[161]),
        .R(1'b0));
  FDRE \axis_tdata_reg[162] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[162]),
        .Q(rx_axis_tdata[162]),
        .R(1'b0));
  FDRE \axis_tdata_reg[163] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[163]),
        .Q(rx_axis_tdata[163]),
        .R(1'b0));
  FDRE \axis_tdata_reg[164] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[164]),
        .Q(rx_axis_tdata[164]),
        .R(1'b0));
  FDRE \axis_tdata_reg[165] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[165]),
        .Q(rx_axis_tdata[165]),
        .R(1'b0));
  FDRE \axis_tdata_reg[166] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[166]),
        .Q(rx_axis_tdata[166]),
        .R(1'b0));
  FDRE \axis_tdata_reg[167] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[167]),
        .Q(rx_axis_tdata[167]),
        .R(1'b0));
  FDRE \axis_tdata_reg[168] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[168]),
        .Q(rx_axis_tdata[168]),
        .R(1'b0));
  FDRE \axis_tdata_reg[169] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[169]),
        .Q(rx_axis_tdata[169]),
        .R(1'b0));
  FDRE \axis_tdata_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(rx_axis_tdata[16]),
        .R(1'b0));
  FDRE \axis_tdata_reg[170] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[170]),
        .Q(rx_axis_tdata[170]),
        .R(1'b0));
  FDRE \axis_tdata_reg[171] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[171]),
        .Q(rx_axis_tdata[171]),
        .R(1'b0));
  FDRE \axis_tdata_reg[172] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[172]),
        .Q(rx_axis_tdata[172]),
        .R(1'b0));
  FDRE \axis_tdata_reg[173] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[173]),
        .Q(rx_axis_tdata[173]),
        .R(1'b0));
  FDRE \axis_tdata_reg[174] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[174]),
        .Q(rx_axis_tdata[174]),
        .R(1'b0));
  FDRE \axis_tdata_reg[175] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[175]),
        .Q(rx_axis_tdata[175]),
        .R(1'b0));
  FDRE \axis_tdata_reg[176] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[176]),
        .Q(rx_axis_tdata[176]),
        .R(1'b0));
  FDRE \axis_tdata_reg[177] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[177]),
        .Q(rx_axis_tdata[177]),
        .R(1'b0));
  FDRE \axis_tdata_reg[178] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[178]),
        .Q(rx_axis_tdata[178]),
        .R(1'b0));
  FDRE \axis_tdata_reg[179] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[179]),
        .Q(rx_axis_tdata[179]),
        .R(1'b0));
  FDRE \axis_tdata_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(rx_axis_tdata[17]),
        .R(1'b0));
  FDRE \axis_tdata_reg[180] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[180]),
        .Q(rx_axis_tdata[180]),
        .R(1'b0));
  FDRE \axis_tdata_reg[181] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[181]),
        .Q(rx_axis_tdata[181]),
        .R(1'b0));
  FDRE \axis_tdata_reg[182] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[182]),
        .Q(rx_axis_tdata[182]),
        .R(1'b0));
  FDRE \axis_tdata_reg[183] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[183]),
        .Q(rx_axis_tdata[183]),
        .R(1'b0));
  FDRE \axis_tdata_reg[184] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[184]),
        .Q(rx_axis_tdata[184]),
        .R(1'b0));
  FDRE \axis_tdata_reg[185] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[185]),
        .Q(rx_axis_tdata[185]),
        .R(1'b0));
  FDRE \axis_tdata_reg[186] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[186]),
        .Q(rx_axis_tdata[186]),
        .R(1'b0));
  FDRE \axis_tdata_reg[187] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[187]),
        .Q(rx_axis_tdata[187]),
        .R(1'b0));
  FDRE \axis_tdata_reg[188] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[188]),
        .Q(rx_axis_tdata[188]),
        .R(1'b0));
  FDRE \axis_tdata_reg[189] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[189]),
        .Q(rx_axis_tdata[189]),
        .R(1'b0));
  FDRE \axis_tdata_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(rx_axis_tdata[18]),
        .R(1'b0));
  FDRE \axis_tdata_reg[190] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[190]),
        .Q(rx_axis_tdata[190]),
        .R(1'b0));
  FDRE \axis_tdata_reg[191] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[191]),
        .Q(rx_axis_tdata[191]),
        .R(1'b0));
  FDRE \axis_tdata_reg[192] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[192]),
        .Q(rx_axis_tdata[192]),
        .R(1'b0));
  FDRE \axis_tdata_reg[193] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[193]),
        .Q(rx_axis_tdata[193]),
        .R(1'b0));
  FDRE \axis_tdata_reg[194] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[194]),
        .Q(rx_axis_tdata[194]),
        .R(1'b0));
  FDRE \axis_tdata_reg[195] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[195]),
        .Q(rx_axis_tdata[195]),
        .R(1'b0));
  FDRE \axis_tdata_reg[196] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[196]),
        .Q(rx_axis_tdata[196]),
        .R(1'b0));
  FDRE \axis_tdata_reg[197] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[197]),
        .Q(rx_axis_tdata[197]),
        .R(1'b0));
  FDRE \axis_tdata_reg[198] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[198]),
        .Q(rx_axis_tdata[198]),
        .R(1'b0));
  FDRE \axis_tdata_reg[199] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[199]),
        .Q(rx_axis_tdata[199]),
        .R(1'b0));
  FDRE \axis_tdata_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(rx_axis_tdata[19]),
        .R(1'b0));
  FDRE \axis_tdata_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rx_axis_tdata[1]),
        .R(1'b0));
  FDRE \axis_tdata_reg[200] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[200]),
        .Q(rx_axis_tdata[200]),
        .R(1'b0));
  FDRE \axis_tdata_reg[201] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[201]),
        .Q(rx_axis_tdata[201]),
        .R(1'b0));
  FDRE \axis_tdata_reg[202] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[202]),
        .Q(rx_axis_tdata[202]),
        .R(1'b0));
  FDRE \axis_tdata_reg[203] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[203]),
        .Q(rx_axis_tdata[203]),
        .R(1'b0));
  FDRE \axis_tdata_reg[204] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[204]),
        .Q(rx_axis_tdata[204]),
        .R(1'b0));
  FDRE \axis_tdata_reg[205] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[205]),
        .Q(rx_axis_tdata[205]),
        .R(1'b0));
  FDRE \axis_tdata_reg[206] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[206]),
        .Q(rx_axis_tdata[206]),
        .R(1'b0));
  FDRE \axis_tdata_reg[207] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[207]),
        .Q(rx_axis_tdata[207]),
        .R(1'b0));
  FDRE \axis_tdata_reg[208] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[208]),
        .Q(rx_axis_tdata[208]),
        .R(1'b0));
  FDRE \axis_tdata_reg[209] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[209]),
        .Q(rx_axis_tdata[209]),
        .R(1'b0));
  FDRE \axis_tdata_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(rx_axis_tdata[20]),
        .R(1'b0));
  FDRE \axis_tdata_reg[210] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[210]),
        .Q(rx_axis_tdata[210]),
        .R(1'b0));
  FDRE \axis_tdata_reg[211] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[211]),
        .Q(rx_axis_tdata[211]),
        .R(1'b0));
  FDRE \axis_tdata_reg[212] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[212]),
        .Q(rx_axis_tdata[212]),
        .R(1'b0));
  FDRE \axis_tdata_reg[213] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[213]),
        .Q(rx_axis_tdata[213]),
        .R(1'b0));
  FDRE \axis_tdata_reg[214] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[214]),
        .Q(rx_axis_tdata[214]),
        .R(1'b0));
  FDRE \axis_tdata_reg[215] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[215]),
        .Q(rx_axis_tdata[215]),
        .R(1'b0));
  FDRE \axis_tdata_reg[216] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[216]),
        .Q(rx_axis_tdata[216]),
        .R(1'b0));
  FDRE \axis_tdata_reg[217] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[217]),
        .Q(rx_axis_tdata[217]),
        .R(1'b0));
  FDRE \axis_tdata_reg[218] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[218]),
        .Q(rx_axis_tdata[218]),
        .R(1'b0));
  FDRE \axis_tdata_reg[219] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[219]),
        .Q(rx_axis_tdata[219]),
        .R(1'b0));
  FDRE \axis_tdata_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(rx_axis_tdata[21]),
        .R(1'b0));
  FDRE \axis_tdata_reg[220] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[220]),
        .Q(rx_axis_tdata[220]),
        .R(1'b0));
  FDRE \axis_tdata_reg[221] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[221]),
        .Q(rx_axis_tdata[221]),
        .R(1'b0));
  FDRE \axis_tdata_reg[222] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[222]),
        .Q(rx_axis_tdata[222]),
        .R(1'b0));
  FDRE \axis_tdata_reg[223] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[223]),
        .Q(rx_axis_tdata[223]),
        .R(1'b0));
  FDRE \axis_tdata_reg[224] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[224]),
        .Q(rx_axis_tdata[224]),
        .R(1'b0));
  FDRE \axis_tdata_reg[225] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[225]),
        .Q(rx_axis_tdata[225]),
        .R(1'b0));
  FDRE \axis_tdata_reg[226] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[226]),
        .Q(rx_axis_tdata[226]),
        .R(1'b0));
  FDRE \axis_tdata_reg[227] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[227]),
        .Q(rx_axis_tdata[227]),
        .R(1'b0));
  FDRE \axis_tdata_reg[228] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[228]),
        .Q(rx_axis_tdata[228]),
        .R(1'b0));
  FDRE \axis_tdata_reg[229] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[229]),
        .Q(rx_axis_tdata[229]),
        .R(1'b0));
  FDRE \axis_tdata_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(rx_axis_tdata[22]),
        .R(1'b0));
  FDRE \axis_tdata_reg[230] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[230]),
        .Q(rx_axis_tdata[230]),
        .R(1'b0));
  FDRE \axis_tdata_reg[231] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[231]),
        .Q(rx_axis_tdata[231]),
        .R(1'b0));
  FDRE \axis_tdata_reg[232] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[232]),
        .Q(rx_axis_tdata[232]),
        .R(1'b0));
  FDRE \axis_tdata_reg[233] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[233]),
        .Q(rx_axis_tdata[233]),
        .R(1'b0));
  FDRE \axis_tdata_reg[234] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[234]),
        .Q(rx_axis_tdata[234]),
        .R(1'b0));
  FDRE \axis_tdata_reg[235] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[235]),
        .Q(rx_axis_tdata[235]),
        .R(1'b0));
  FDRE \axis_tdata_reg[236] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[236]),
        .Q(rx_axis_tdata[236]),
        .R(1'b0));
  FDRE \axis_tdata_reg[237] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[237]),
        .Q(rx_axis_tdata[237]),
        .R(1'b0));
  FDRE \axis_tdata_reg[238] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[238]),
        .Q(rx_axis_tdata[238]),
        .R(1'b0));
  FDRE \axis_tdata_reg[239] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[239]),
        .Q(rx_axis_tdata[239]),
        .R(1'b0));
  FDRE \axis_tdata_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(rx_axis_tdata[23]),
        .R(1'b0));
  FDRE \axis_tdata_reg[240] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[240]),
        .Q(rx_axis_tdata[240]),
        .R(1'b0));
  FDRE \axis_tdata_reg[241] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[241]),
        .Q(rx_axis_tdata[241]),
        .R(1'b0));
  FDRE \axis_tdata_reg[242] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[242]),
        .Q(rx_axis_tdata[242]),
        .R(1'b0));
  FDRE \axis_tdata_reg[243] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[243]),
        .Q(rx_axis_tdata[243]),
        .R(1'b0));
  FDRE \axis_tdata_reg[244] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[244]),
        .Q(rx_axis_tdata[244]),
        .R(1'b0));
  FDRE \axis_tdata_reg[245] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[245]),
        .Q(rx_axis_tdata[245]),
        .R(1'b0));
  FDRE \axis_tdata_reg[246] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[246]),
        .Q(rx_axis_tdata[246]),
        .R(1'b0));
  FDRE \axis_tdata_reg[247] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[247]),
        .Q(rx_axis_tdata[247]),
        .R(1'b0));
  FDRE \axis_tdata_reg[248] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[248]),
        .Q(rx_axis_tdata[248]),
        .R(1'b0));
  FDRE \axis_tdata_reg[249] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[249]),
        .Q(rx_axis_tdata[249]),
        .R(1'b0));
  FDRE \axis_tdata_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(rx_axis_tdata[24]),
        .R(1'b0));
  FDRE \axis_tdata_reg[250] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[250]),
        .Q(rx_axis_tdata[250]),
        .R(1'b0));
  FDRE \axis_tdata_reg[251] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[251]),
        .Q(rx_axis_tdata[251]),
        .R(1'b0));
  FDRE \axis_tdata_reg[252] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[252]),
        .Q(rx_axis_tdata[252]),
        .R(1'b0));
  FDRE \axis_tdata_reg[253] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[253]),
        .Q(rx_axis_tdata[253]),
        .R(1'b0));
  FDRE \axis_tdata_reg[254] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[254]),
        .Q(rx_axis_tdata[254]),
        .R(1'b0));
  FDRE \axis_tdata_reg[255] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[255]),
        .Q(rx_axis_tdata[255]),
        .R(1'b0));
  FDRE \axis_tdata_reg[256] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[256]),
        .Q(rx_axis_tdata[256]),
        .R(1'b0));
  FDRE \axis_tdata_reg[257] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[257]),
        .Q(rx_axis_tdata[257]),
        .R(1'b0));
  FDRE \axis_tdata_reg[258] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[258]),
        .Q(rx_axis_tdata[258]),
        .R(1'b0));
  FDRE \axis_tdata_reg[259] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[259]),
        .Q(rx_axis_tdata[259]),
        .R(1'b0));
  FDRE \axis_tdata_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(rx_axis_tdata[25]),
        .R(1'b0));
  FDRE \axis_tdata_reg[260] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[260]),
        .Q(rx_axis_tdata[260]),
        .R(1'b0));
  FDRE \axis_tdata_reg[261] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[261]),
        .Q(rx_axis_tdata[261]),
        .R(1'b0));
  FDRE \axis_tdata_reg[262] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[262]),
        .Q(rx_axis_tdata[262]),
        .R(1'b0));
  FDRE \axis_tdata_reg[263] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[263]),
        .Q(rx_axis_tdata[263]),
        .R(1'b0));
  FDRE \axis_tdata_reg[264] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[264]),
        .Q(rx_axis_tdata[264]),
        .R(1'b0));
  FDRE \axis_tdata_reg[265] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[265]),
        .Q(rx_axis_tdata[265]),
        .R(1'b0));
  FDRE \axis_tdata_reg[266] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[266]),
        .Q(rx_axis_tdata[266]),
        .R(1'b0));
  FDRE \axis_tdata_reg[267] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[267]),
        .Q(rx_axis_tdata[267]),
        .R(1'b0));
  FDRE \axis_tdata_reg[268] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[268]),
        .Q(rx_axis_tdata[268]),
        .R(1'b0));
  FDRE \axis_tdata_reg[269] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[269]),
        .Q(rx_axis_tdata[269]),
        .R(1'b0));
  FDRE \axis_tdata_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(rx_axis_tdata[26]),
        .R(1'b0));
  FDRE \axis_tdata_reg[270] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[270]),
        .Q(rx_axis_tdata[270]),
        .R(1'b0));
  FDRE \axis_tdata_reg[271] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[271]),
        .Q(rx_axis_tdata[271]),
        .R(1'b0));
  FDRE \axis_tdata_reg[272] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[272]),
        .Q(rx_axis_tdata[272]),
        .R(1'b0));
  FDRE \axis_tdata_reg[273] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[273]),
        .Q(rx_axis_tdata[273]),
        .R(1'b0));
  FDRE \axis_tdata_reg[274] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[274]),
        .Q(rx_axis_tdata[274]),
        .R(1'b0));
  FDRE \axis_tdata_reg[275] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[275]),
        .Q(rx_axis_tdata[275]),
        .R(1'b0));
  FDRE \axis_tdata_reg[276] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[276]),
        .Q(rx_axis_tdata[276]),
        .R(1'b0));
  FDRE \axis_tdata_reg[277] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[277]),
        .Q(rx_axis_tdata[277]),
        .R(1'b0));
  FDRE \axis_tdata_reg[278] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[278]),
        .Q(rx_axis_tdata[278]),
        .R(1'b0));
  FDRE \axis_tdata_reg[279] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[279]),
        .Q(rx_axis_tdata[279]),
        .R(1'b0));
  FDRE \axis_tdata_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(rx_axis_tdata[27]),
        .R(1'b0));
  FDRE \axis_tdata_reg[280] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[280]),
        .Q(rx_axis_tdata[280]),
        .R(1'b0));
  FDRE \axis_tdata_reg[281] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[281]),
        .Q(rx_axis_tdata[281]),
        .R(1'b0));
  FDRE \axis_tdata_reg[282] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[282]),
        .Q(rx_axis_tdata[282]),
        .R(1'b0));
  FDRE \axis_tdata_reg[283] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[283]),
        .Q(rx_axis_tdata[283]),
        .R(1'b0));
  FDRE \axis_tdata_reg[284] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[284]),
        .Q(rx_axis_tdata[284]),
        .R(1'b0));
  FDRE \axis_tdata_reg[285] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[285]),
        .Q(rx_axis_tdata[285]),
        .R(1'b0));
  FDRE \axis_tdata_reg[286] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[286]),
        .Q(rx_axis_tdata[286]),
        .R(1'b0));
  FDRE \axis_tdata_reg[287] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[287]),
        .Q(rx_axis_tdata[287]),
        .R(1'b0));
  FDRE \axis_tdata_reg[288] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[288]),
        .Q(rx_axis_tdata[288]),
        .R(1'b0));
  FDRE \axis_tdata_reg[289] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[289]),
        .Q(rx_axis_tdata[289]),
        .R(1'b0));
  FDRE \axis_tdata_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(rx_axis_tdata[28]),
        .R(1'b0));
  FDRE \axis_tdata_reg[290] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[290]),
        .Q(rx_axis_tdata[290]),
        .R(1'b0));
  FDRE \axis_tdata_reg[291] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[291]),
        .Q(rx_axis_tdata[291]),
        .R(1'b0));
  FDRE \axis_tdata_reg[292] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[292]),
        .Q(rx_axis_tdata[292]),
        .R(1'b0));
  FDRE \axis_tdata_reg[293] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[293]),
        .Q(rx_axis_tdata[293]),
        .R(1'b0));
  FDRE \axis_tdata_reg[294] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[294]),
        .Q(rx_axis_tdata[294]),
        .R(1'b0));
  FDRE \axis_tdata_reg[295] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[295]),
        .Q(rx_axis_tdata[295]),
        .R(1'b0));
  FDRE \axis_tdata_reg[296] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[296]),
        .Q(rx_axis_tdata[296]),
        .R(1'b0));
  FDRE \axis_tdata_reg[297] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[297]),
        .Q(rx_axis_tdata[297]),
        .R(1'b0));
  FDRE \axis_tdata_reg[298] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[298]),
        .Q(rx_axis_tdata[298]),
        .R(1'b0));
  FDRE \axis_tdata_reg[299] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[299]),
        .Q(rx_axis_tdata[299]),
        .R(1'b0));
  FDRE \axis_tdata_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(rx_axis_tdata[29]),
        .R(1'b0));
  FDRE \axis_tdata_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(rx_axis_tdata[2]),
        .R(1'b0));
  FDRE \axis_tdata_reg[300] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[300]),
        .Q(rx_axis_tdata[300]),
        .R(1'b0));
  FDRE \axis_tdata_reg[301] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[301]),
        .Q(rx_axis_tdata[301]),
        .R(1'b0));
  FDRE \axis_tdata_reg[302] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[302]),
        .Q(rx_axis_tdata[302]),
        .R(1'b0));
  FDRE \axis_tdata_reg[303] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[303]),
        .Q(rx_axis_tdata[303]),
        .R(1'b0));
  FDRE \axis_tdata_reg[304] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[304]),
        .Q(rx_axis_tdata[304]),
        .R(1'b0));
  FDRE \axis_tdata_reg[305] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[305]),
        .Q(rx_axis_tdata[305]),
        .R(1'b0));
  FDRE \axis_tdata_reg[306] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[306]),
        .Q(rx_axis_tdata[306]),
        .R(1'b0));
  FDRE \axis_tdata_reg[307] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[307]),
        .Q(rx_axis_tdata[307]),
        .R(1'b0));
  FDRE \axis_tdata_reg[308] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[308]),
        .Q(rx_axis_tdata[308]),
        .R(1'b0));
  FDRE \axis_tdata_reg[309] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[309]),
        .Q(rx_axis_tdata[309]),
        .R(1'b0));
  FDRE \axis_tdata_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(rx_axis_tdata[30]),
        .R(1'b0));
  FDRE \axis_tdata_reg[310] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[310]),
        .Q(rx_axis_tdata[310]),
        .R(1'b0));
  FDRE \axis_tdata_reg[311] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[311]),
        .Q(rx_axis_tdata[311]),
        .R(1'b0));
  FDRE \axis_tdata_reg[312] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[312]),
        .Q(rx_axis_tdata[312]),
        .R(1'b0));
  FDRE \axis_tdata_reg[313] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[313]),
        .Q(rx_axis_tdata[313]),
        .R(1'b0));
  FDRE \axis_tdata_reg[314] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[314]),
        .Q(rx_axis_tdata[314]),
        .R(1'b0));
  FDRE \axis_tdata_reg[315] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[315]),
        .Q(rx_axis_tdata[315]),
        .R(1'b0));
  FDRE \axis_tdata_reg[316] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[316]),
        .Q(rx_axis_tdata[316]),
        .R(1'b0));
  FDRE \axis_tdata_reg[317] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[317]),
        .Q(rx_axis_tdata[317]),
        .R(1'b0));
  FDRE \axis_tdata_reg[318] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[318]),
        .Q(rx_axis_tdata[318]),
        .R(1'b0));
  FDRE \axis_tdata_reg[319] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[319]),
        .Q(rx_axis_tdata[319]),
        .R(1'b0));
  FDRE \axis_tdata_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(rx_axis_tdata[31]),
        .R(1'b0));
  FDRE \axis_tdata_reg[320] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[320]),
        .Q(rx_axis_tdata[320]),
        .R(1'b0));
  FDRE \axis_tdata_reg[321] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[321]),
        .Q(rx_axis_tdata[321]),
        .R(1'b0));
  FDRE \axis_tdata_reg[322] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[322]),
        .Q(rx_axis_tdata[322]),
        .R(1'b0));
  FDRE \axis_tdata_reg[323] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[323]),
        .Q(rx_axis_tdata[323]),
        .R(1'b0));
  FDRE \axis_tdata_reg[324] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[324]),
        .Q(rx_axis_tdata[324]),
        .R(1'b0));
  FDRE \axis_tdata_reg[325] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[325]),
        .Q(rx_axis_tdata[325]),
        .R(1'b0));
  FDRE \axis_tdata_reg[326] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[326]),
        .Q(rx_axis_tdata[326]),
        .R(1'b0));
  FDRE \axis_tdata_reg[327] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[327]),
        .Q(rx_axis_tdata[327]),
        .R(1'b0));
  FDRE \axis_tdata_reg[328] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[328]),
        .Q(rx_axis_tdata[328]),
        .R(1'b0));
  FDRE \axis_tdata_reg[329] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[329]),
        .Q(rx_axis_tdata[329]),
        .R(1'b0));
  FDRE \axis_tdata_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[32]),
        .Q(rx_axis_tdata[32]),
        .R(1'b0));
  FDRE \axis_tdata_reg[330] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[330]),
        .Q(rx_axis_tdata[330]),
        .R(1'b0));
  FDRE \axis_tdata_reg[331] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[331]),
        .Q(rx_axis_tdata[331]),
        .R(1'b0));
  FDRE \axis_tdata_reg[332] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[332]),
        .Q(rx_axis_tdata[332]),
        .R(1'b0));
  FDRE \axis_tdata_reg[333] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[333]),
        .Q(rx_axis_tdata[333]),
        .R(1'b0));
  FDRE \axis_tdata_reg[334] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[334]),
        .Q(rx_axis_tdata[334]),
        .R(1'b0));
  FDRE \axis_tdata_reg[335] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[335]),
        .Q(rx_axis_tdata[335]),
        .R(1'b0));
  FDRE \axis_tdata_reg[336] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[336]),
        .Q(rx_axis_tdata[336]),
        .R(1'b0));
  FDRE \axis_tdata_reg[337] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[337]),
        .Q(rx_axis_tdata[337]),
        .R(1'b0));
  FDRE \axis_tdata_reg[338] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[338]),
        .Q(rx_axis_tdata[338]),
        .R(1'b0));
  FDRE \axis_tdata_reg[339] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[339]),
        .Q(rx_axis_tdata[339]),
        .R(1'b0));
  FDRE \axis_tdata_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[33]),
        .Q(rx_axis_tdata[33]),
        .R(1'b0));
  FDRE \axis_tdata_reg[340] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[340]),
        .Q(rx_axis_tdata[340]),
        .R(1'b0));
  FDRE \axis_tdata_reg[341] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[341]),
        .Q(rx_axis_tdata[341]),
        .R(1'b0));
  FDRE \axis_tdata_reg[342] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[342]),
        .Q(rx_axis_tdata[342]),
        .R(1'b0));
  FDRE \axis_tdata_reg[343] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[343]),
        .Q(rx_axis_tdata[343]),
        .R(1'b0));
  FDRE \axis_tdata_reg[344] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[344]),
        .Q(rx_axis_tdata[344]),
        .R(1'b0));
  FDRE \axis_tdata_reg[345] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[345]),
        .Q(rx_axis_tdata[345]),
        .R(1'b0));
  FDRE \axis_tdata_reg[346] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[346]),
        .Q(rx_axis_tdata[346]),
        .R(1'b0));
  FDRE \axis_tdata_reg[347] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[347]),
        .Q(rx_axis_tdata[347]),
        .R(1'b0));
  FDRE \axis_tdata_reg[348] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[348]),
        .Q(rx_axis_tdata[348]),
        .R(1'b0));
  FDRE \axis_tdata_reg[349] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[349]),
        .Q(rx_axis_tdata[349]),
        .R(1'b0));
  FDRE \axis_tdata_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[34]),
        .Q(rx_axis_tdata[34]),
        .R(1'b0));
  FDRE \axis_tdata_reg[350] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[350]),
        .Q(rx_axis_tdata[350]),
        .R(1'b0));
  FDRE \axis_tdata_reg[351] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[351]),
        .Q(rx_axis_tdata[351]),
        .R(1'b0));
  FDRE \axis_tdata_reg[352] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[352]),
        .Q(rx_axis_tdata[352]),
        .R(1'b0));
  FDRE \axis_tdata_reg[353] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[353]),
        .Q(rx_axis_tdata[353]),
        .R(1'b0));
  FDRE \axis_tdata_reg[354] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[354]),
        .Q(rx_axis_tdata[354]),
        .R(1'b0));
  FDRE \axis_tdata_reg[355] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[355]),
        .Q(rx_axis_tdata[355]),
        .R(1'b0));
  FDRE \axis_tdata_reg[356] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[356]),
        .Q(rx_axis_tdata[356]),
        .R(1'b0));
  FDRE \axis_tdata_reg[357] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[357]),
        .Q(rx_axis_tdata[357]),
        .R(1'b0));
  FDRE \axis_tdata_reg[358] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[358]),
        .Q(rx_axis_tdata[358]),
        .R(1'b0));
  FDRE \axis_tdata_reg[359] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[359]),
        .Q(rx_axis_tdata[359]),
        .R(1'b0));
  FDRE \axis_tdata_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[35]),
        .Q(rx_axis_tdata[35]),
        .R(1'b0));
  FDRE \axis_tdata_reg[360] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[360]),
        .Q(rx_axis_tdata[360]),
        .R(1'b0));
  FDRE \axis_tdata_reg[361] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[361]),
        .Q(rx_axis_tdata[361]),
        .R(1'b0));
  FDRE \axis_tdata_reg[362] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[362]),
        .Q(rx_axis_tdata[362]),
        .R(1'b0));
  FDRE \axis_tdata_reg[363] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[363]),
        .Q(rx_axis_tdata[363]),
        .R(1'b0));
  FDRE \axis_tdata_reg[364] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[364]),
        .Q(rx_axis_tdata[364]),
        .R(1'b0));
  FDRE \axis_tdata_reg[365] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[365]),
        .Q(rx_axis_tdata[365]),
        .R(1'b0));
  FDRE \axis_tdata_reg[366] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[366]),
        .Q(rx_axis_tdata[366]),
        .R(1'b0));
  FDRE \axis_tdata_reg[367] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[367]),
        .Q(rx_axis_tdata[367]),
        .R(1'b0));
  FDRE \axis_tdata_reg[368] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[368]),
        .Q(rx_axis_tdata[368]),
        .R(1'b0));
  FDRE \axis_tdata_reg[369] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[369]),
        .Q(rx_axis_tdata[369]),
        .R(1'b0));
  FDRE \axis_tdata_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[36]),
        .Q(rx_axis_tdata[36]),
        .R(1'b0));
  FDRE \axis_tdata_reg[370] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[370]),
        .Q(rx_axis_tdata[370]),
        .R(1'b0));
  FDRE \axis_tdata_reg[371] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[371]),
        .Q(rx_axis_tdata[371]),
        .R(1'b0));
  FDRE \axis_tdata_reg[372] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[372]),
        .Q(rx_axis_tdata[372]),
        .R(1'b0));
  FDRE \axis_tdata_reg[373] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[373]),
        .Q(rx_axis_tdata[373]),
        .R(1'b0));
  FDRE \axis_tdata_reg[374] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[374]),
        .Q(rx_axis_tdata[374]),
        .R(1'b0));
  FDRE \axis_tdata_reg[375] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[375]),
        .Q(rx_axis_tdata[375]),
        .R(1'b0));
  FDRE \axis_tdata_reg[376] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[376]),
        .Q(rx_axis_tdata[376]),
        .R(1'b0));
  FDRE \axis_tdata_reg[377] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[377]),
        .Q(rx_axis_tdata[377]),
        .R(1'b0));
  FDRE \axis_tdata_reg[378] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[378]),
        .Q(rx_axis_tdata[378]),
        .R(1'b0));
  FDRE \axis_tdata_reg[379] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[379]),
        .Q(rx_axis_tdata[379]),
        .R(1'b0));
  FDRE \axis_tdata_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[37]),
        .Q(rx_axis_tdata[37]),
        .R(1'b0));
  FDRE \axis_tdata_reg[380] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[380]),
        .Q(rx_axis_tdata[380]),
        .R(1'b0));
  FDRE \axis_tdata_reg[381] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[381]),
        .Q(rx_axis_tdata[381]),
        .R(1'b0));
  FDRE \axis_tdata_reg[382] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[382]),
        .Q(rx_axis_tdata[382]),
        .R(1'b0));
  FDRE \axis_tdata_reg[383] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[383]),
        .Q(rx_axis_tdata[383]),
        .R(1'b0));
  FDRE \axis_tdata_reg[384] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[384]),
        .Q(rx_axis_tdata[384]),
        .R(1'b0));
  FDRE \axis_tdata_reg[385] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[385]),
        .Q(rx_axis_tdata[385]),
        .R(1'b0));
  FDRE \axis_tdata_reg[386] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[386]),
        .Q(rx_axis_tdata[386]),
        .R(1'b0));
  FDRE \axis_tdata_reg[387] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[387]),
        .Q(rx_axis_tdata[387]),
        .R(1'b0));
  FDRE \axis_tdata_reg[388] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[388]),
        .Q(rx_axis_tdata[388]),
        .R(1'b0));
  FDRE \axis_tdata_reg[389] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[389]),
        .Q(rx_axis_tdata[389]),
        .R(1'b0));
  FDRE \axis_tdata_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[38]),
        .Q(rx_axis_tdata[38]),
        .R(1'b0));
  FDRE \axis_tdata_reg[390] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[390]),
        .Q(rx_axis_tdata[390]),
        .R(1'b0));
  FDRE \axis_tdata_reg[391] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[391]),
        .Q(rx_axis_tdata[391]),
        .R(1'b0));
  FDRE \axis_tdata_reg[392] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[392]),
        .Q(rx_axis_tdata[392]),
        .R(1'b0));
  FDRE \axis_tdata_reg[393] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[393]),
        .Q(rx_axis_tdata[393]),
        .R(1'b0));
  FDRE \axis_tdata_reg[394] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[394]),
        .Q(rx_axis_tdata[394]),
        .R(1'b0));
  FDRE \axis_tdata_reg[395] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[395]),
        .Q(rx_axis_tdata[395]),
        .R(1'b0));
  FDRE \axis_tdata_reg[396] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[396]),
        .Q(rx_axis_tdata[396]),
        .R(1'b0));
  FDRE \axis_tdata_reg[397] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[397]),
        .Q(rx_axis_tdata[397]),
        .R(1'b0));
  FDRE \axis_tdata_reg[398] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[398]),
        .Q(rx_axis_tdata[398]),
        .R(1'b0));
  FDRE \axis_tdata_reg[399] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[399]),
        .Q(rx_axis_tdata[399]),
        .R(1'b0));
  FDRE \axis_tdata_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[39]),
        .Q(rx_axis_tdata[39]),
        .R(1'b0));
  FDRE \axis_tdata_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(rx_axis_tdata[3]),
        .R(1'b0));
  FDRE \axis_tdata_reg[400] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[400]),
        .Q(rx_axis_tdata[400]),
        .R(1'b0));
  FDRE \axis_tdata_reg[401] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[401]),
        .Q(rx_axis_tdata[401]),
        .R(1'b0));
  FDRE \axis_tdata_reg[402] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[402]),
        .Q(rx_axis_tdata[402]),
        .R(1'b0));
  FDRE \axis_tdata_reg[403] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[403]),
        .Q(rx_axis_tdata[403]),
        .R(1'b0));
  FDRE \axis_tdata_reg[404] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[404]),
        .Q(rx_axis_tdata[404]),
        .R(1'b0));
  FDRE \axis_tdata_reg[405] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[405]),
        .Q(rx_axis_tdata[405]),
        .R(1'b0));
  FDRE \axis_tdata_reg[406] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[406]),
        .Q(rx_axis_tdata[406]),
        .R(1'b0));
  FDRE \axis_tdata_reg[407] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[407]),
        .Q(rx_axis_tdata[407]),
        .R(1'b0));
  FDRE \axis_tdata_reg[408] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[408]),
        .Q(rx_axis_tdata[408]),
        .R(1'b0));
  FDRE \axis_tdata_reg[409] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[409]),
        .Q(rx_axis_tdata[409]),
        .R(1'b0));
  FDRE \axis_tdata_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[40]),
        .Q(rx_axis_tdata[40]),
        .R(1'b0));
  FDRE \axis_tdata_reg[410] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[410]),
        .Q(rx_axis_tdata[410]),
        .R(1'b0));
  FDRE \axis_tdata_reg[411] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[411]),
        .Q(rx_axis_tdata[411]),
        .R(1'b0));
  FDRE \axis_tdata_reg[412] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[412]),
        .Q(rx_axis_tdata[412]),
        .R(1'b0));
  FDRE \axis_tdata_reg[413] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[413]),
        .Q(rx_axis_tdata[413]),
        .R(1'b0));
  FDRE \axis_tdata_reg[414] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[414]),
        .Q(rx_axis_tdata[414]),
        .R(1'b0));
  FDRE \axis_tdata_reg[415] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[415]),
        .Q(rx_axis_tdata[415]),
        .R(1'b0));
  FDRE \axis_tdata_reg[416] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[416]),
        .Q(rx_axis_tdata[416]),
        .R(1'b0));
  FDRE \axis_tdata_reg[417] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[417]),
        .Q(rx_axis_tdata[417]),
        .R(1'b0));
  FDRE \axis_tdata_reg[418] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[418]),
        .Q(rx_axis_tdata[418]),
        .R(1'b0));
  FDRE \axis_tdata_reg[419] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[419]),
        .Q(rx_axis_tdata[419]),
        .R(1'b0));
  FDRE \axis_tdata_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[41]),
        .Q(rx_axis_tdata[41]),
        .R(1'b0));
  FDRE \axis_tdata_reg[420] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[420]),
        .Q(rx_axis_tdata[420]),
        .R(1'b0));
  FDRE \axis_tdata_reg[421] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[421]),
        .Q(rx_axis_tdata[421]),
        .R(1'b0));
  FDRE \axis_tdata_reg[422] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[422]),
        .Q(rx_axis_tdata[422]),
        .R(1'b0));
  FDRE \axis_tdata_reg[423] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[423]),
        .Q(rx_axis_tdata[423]),
        .R(1'b0));
  FDRE \axis_tdata_reg[424] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[424]),
        .Q(rx_axis_tdata[424]),
        .R(1'b0));
  FDRE \axis_tdata_reg[425] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[425]),
        .Q(rx_axis_tdata[425]),
        .R(1'b0));
  FDRE \axis_tdata_reg[426] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[426]),
        .Q(rx_axis_tdata[426]),
        .R(1'b0));
  FDRE \axis_tdata_reg[427] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[427]),
        .Q(rx_axis_tdata[427]),
        .R(1'b0));
  FDRE \axis_tdata_reg[428] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[428]),
        .Q(rx_axis_tdata[428]),
        .R(1'b0));
  FDRE \axis_tdata_reg[429] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[429]),
        .Q(rx_axis_tdata[429]),
        .R(1'b0));
  FDRE \axis_tdata_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[42]),
        .Q(rx_axis_tdata[42]),
        .R(1'b0));
  FDRE \axis_tdata_reg[430] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[430]),
        .Q(rx_axis_tdata[430]),
        .R(1'b0));
  FDRE \axis_tdata_reg[431] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[431]),
        .Q(rx_axis_tdata[431]),
        .R(1'b0));
  FDRE \axis_tdata_reg[432] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[432]),
        .Q(rx_axis_tdata[432]),
        .R(1'b0));
  FDRE \axis_tdata_reg[433] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[433]),
        .Q(rx_axis_tdata[433]),
        .R(1'b0));
  FDRE \axis_tdata_reg[434] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[434]),
        .Q(rx_axis_tdata[434]),
        .R(1'b0));
  FDRE \axis_tdata_reg[435] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[435]),
        .Q(rx_axis_tdata[435]),
        .R(1'b0));
  FDRE \axis_tdata_reg[436] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[436]),
        .Q(rx_axis_tdata[436]),
        .R(1'b0));
  FDRE \axis_tdata_reg[437] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[437]),
        .Q(rx_axis_tdata[437]),
        .R(1'b0));
  FDRE \axis_tdata_reg[438] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[438]),
        .Q(rx_axis_tdata[438]),
        .R(1'b0));
  FDRE \axis_tdata_reg[439] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[439]),
        .Q(rx_axis_tdata[439]),
        .R(1'b0));
  FDRE \axis_tdata_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[43]),
        .Q(rx_axis_tdata[43]),
        .R(1'b0));
  FDRE \axis_tdata_reg[440] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[440]),
        .Q(rx_axis_tdata[440]),
        .R(1'b0));
  FDRE \axis_tdata_reg[441] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[441]),
        .Q(rx_axis_tdata[441]),
        .R(1'b0));
  FDRE \axis_tdata_reg[442] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[442]),
        .Q(rx_axis_tdata[442]),
        .R(1'b0));
  FDRE \axis_tdata_reg[443] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[443]),
        .Q(rx_axis_tdata[443]),
        .R(1'b0));
  FDRE \axis_tdata_reg[444] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[444]),
        .Q(rx_axis_tdata[444]),
        .R(1'b0));
  FDRE \axis_tdata_reg[445] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[445]),
        .Q(rx_axis_tdata[445]),
        .R(1'b0));
  FDRE \axis_tdata_reg[446] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[446]),
        .Q(rx_axis_tdata[446]),
        .R(1'b0));
  FDRE \axis_tdata_reg[447] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[447]),
        .Q(rx_axis_tdata[447]),
        .R(1'b0));
  FDRE \axis_tdata_reg[448] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[448]),
        .Q(rx_axis_tdata[448]),
        .R(1'b0));
  FDRE \axis_tdata_reg[449] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[449]),
        .Q(rx_axis_tdata[449]),
        .R(1'b0));
  FDRE \axis_tdata_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[44]),
        .Q(rx_axis_tdata[44]),
        .R(1'b0));
  FDRE \axis_tdata_reg[450] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[450]),
        .Q(rx_axis_tdata[450]),
        .R(1'b0));
  FDRE \axis_tdata_reg[451] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[451]),
        .Q(rx_axis_tdata[451]),
        .R(1'b0));
  FDRE \axis_tdata_reg[452] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[452]),
        .Q(rx_axis_tdata[452]),
        .R(1'b0));
  FDRE \axis_tdata_reg[453] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[453]),
        .Q(rx_axis_tdata[453]),
        .R(1'b0));
  FDRE \axis_tdata_reg[454] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[454]),
        .Q(rx_axis_tdata[454]),
        .R(1'b0));
  FDRE \axis_tdata_reg[455] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[455]),
        .Q(rx_axis_tdata[455]),
        .R(1'b0));
  FDRE \axis_tdata_reg[456] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[456]),
        .Q(rx_axis_tdata[456]),
        .R(1'b0));
  FDRE \axis_tdata_reg[457] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[457]),
        .Q(rx_axis_tdata[457]),
        .R(1'b0));
  FDRE \axis_tdata_reg[458] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[458]),
        .Q(rx_axis_tdata[458]),
        .R(1'b0));
  FDRE \axis_tdata_reg[459] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[459]),
        .Q(rx_axis_tdata[459]),
        .R(1'b0));
  FDRE \axis_tdata_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[45]),
        .Q(rx_axis_tdata[45]),
        .R(1'b0));
  FDRE \axis_tdata_reg[460] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[460]),
        .Q(rx_axis_tdata[460]),
        .R(1'b0));
  FDRE \axis_tdata_reg[461] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[461]),
        .Q(rx_axis_tdata[461]),
        .R(1'b0));
  FDRE \axis_tdata_reg[462] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[462]),
        .Q(rx_axis_tdata[462]),
        .R(1'b0));
  FDRE \axis_tdata_reg[463] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[463]),
        .Q(rx_axis_tdata[463]),
        .R(1'b0));
  FDRE \axis_tdata_reg[464] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[464]),
        .Q(rx_axis_tdata[464]),
        .R(1'b0));
  FDRE \axis_tdata_reg[465] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[465]),
        .Q(rx_axis_tdata[465]),
        .R(1'b0));
  FDRE \axis_tdata_reg[466] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[466]),
        .Q(rx_axis_tdata[466]),
        .R(1'b0));
  FDRE \axis_tdata_reg[467] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[467]),
        .Q(rx_axis_tdata[467]),
        .R(1'b0));
  FDRE \axis_tdata_reg[468] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[468]),
        .Q(rx_axis_tdata[468]),
        .R(1'b0));
  FDRE \axis_tdata_reg[469] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[469]),
        .Q(rx_axis_tdata[469]),
        .R(1'b0));
  FDRE \axis_tdata_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[46]),
        .Q(rx_axis_tdata[46]),
        .R(1'b0));
  FDRE \axis_tdata_reg[470] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[470]),
        .Q(rx_axis_tdata[470]),
        .R(1'b0));
  FDRE \axis_tdata_reg[471] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[471]),
        .Q(rx_axis_tdata[471]),
        .R(1'b0));
  FDRE \axis_tdata_reg[472] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[472]),
        .Q(rx_axis_tdata[472]),
        .R(1'b0));
  FDRE \axis_tdata_reg[473] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[473]),
        .Q(rx_axis_tdata[473]),
        .R(1'b0));
  FDRE \axis_tdata_reg[474] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[474]),
        .Q(rx_axis_tdata[474]),
        .R(1'b0));
  FDRE \axis_tdata_reg[475] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[475]),
        .Q(rx_axis_tdata[475]),
        .R(1'b0));
  FDRE \axis_tdata_reg[476] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[476]),
        .Q(rx_axis_tdata[476]),
        .R(1'b0));
  FDRE \axis_tdata_reg[477] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[477]),
        .Q(rx_axis_tdata[477]),
        .R(1'b0));
  FDRE \axis_tdata_reg[478] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[478]),
        .Q(rx_axis_tdata[478]),
        .R(1'b0));
  FDRE \axis_tdata_reg[479] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[479]),
        .Q(rx_axis_tdata[479]),
        .R(1'b0));
  FDRE \axis_tdata_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[47]),
        .Q(rx_axis_tdata[47]),
        .R(1'b0));
  FDRE \axis_tdata_reg[480] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[480]),
        .Q(rx_axis_tdata[480]),
        .R(1'b0));
  FDRE \axis_tdata_reg[481] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[481]),
        .Q(rx_axis_tdata[481]),
        .R(1'b0));
  FDRE \axis_tdata_reg[482] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[482]),
        .Q(rx_axis_tdata[482]),
        .R(1'b0));
  FDRE \axis_tdata_reg[483] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[483]),
        .Q(rx_axis_tdata[483]),
        .R(1'b0));
  FDRE \axis_tdata_reg[484] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[484]),
        .Q(rx_axis_tdata[484]),
        .R(1'b0));
  FDRE \axis_tdata_reg[485] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[485]),
        .Q(rx_axis_tdata[485]),
        .R(1'b0));
  FDRE \axis_tdata_reg[486] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[486]),
        .Q(rx_axis_tdata[486]),
        .R(1'b0));
  FDRE \axis_tdata_reg[487] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[487]),
        .Q(rx_axis_tdata[487]),
        .R(1'b0));
  FDRE \axis_tdata_reg[488] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[488]),
        .Q(rx_axis_tdata[488]),
        .R(1'b0));
  FDRE \axis_tdata_reg[489] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[489]),
        .Q(rx_axis_tdata[489]),
        .R(1'b0));
  FDRE \axis_tdata_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[48]),
        .Q(rx_axis_tdata[48]),
        .R(1'b0));
  FDRE \axis_tdata_reg[490] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[490]),
        .Q(rx_axis_tdata[490]),
        .R(1'b0));
  FDRE \axis_tdata_reg[491] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[491]),
        .Q(rx_axis_tdata[491]),
        .R(1'b0));
  FDRE \axis_tdata_reg[492] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[492]),
        .Q(rx_axis_tdata[492]),
        .R(1'b0));
  FDRE \axis_tdata_reg[493] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[493]),
        .Q(rx_axis_tdata[493]),
        .R(1'b0));
  FDRE \axis_tdata_reg[494] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[494]),
        .Q(rx_axis_tdata[494]),
        .R(1'b0));
  FDRE \axis_tdata_reg[495] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[495]),
        .Q(rx_axis_tdata[495]),
        .R(1'b0));
  FDRE \axis_tdata_reg[496] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[496]),
        .Q(rx_axis_tdata[496]),
        .R(1'b0));
  FDRE \axis_tdata_reg[497] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[497]),
        .Q(rx_axis_tdata[497]),
        .R(1'b0));
  FDRE \axis_tdata_reg[498] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[498]),
        .Q(rx_axis_tdata[498]),
        .R(1'b0));
  FDRE \axis_tdata_reg[499] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[499]),
        .Q(rx_axis_tdata[499]),
        .R(1'b0));
  FDRE \axis_tdata_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[49]),
        .Q(rx_axis_tdata[49]),
        .R(1'b0));
  FDRE \axis_tdata_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(rx_axis_tdata[4]),
        .R(1'b0));
  FDRE \axis_tdata_reg[500] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[500]),
        .Q(rx_axis_tdata[500]),
        .R(1'b0));
  FDRE \axis_tdata_reg[501] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[501]),
        .Q(rx_axis_tdata[501]),
        .R(1'b0));
  FDRE \axis_tdata_reg[502] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[502]),
        .Q(rx_axis_tdata[502]),
        .R(1'b0));
  FDRE \axis_tdata_reg[503] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[503]),
        .Q(rx_axis_tdata[503]),
        .R(1'b0));
  FDRE \axis_tdata_reg[504] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[504]),
        .Q(rx_axis_tdata[504]),
        .R(1'b0));
  FDRE \axis_tdata_reg[505] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[505]),
        .Q(rx_axis_tdata[505]),
        .R(1'b0));
  FDRE \axis_tdata_reg[506] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[506]),
        .Q(rx_axis_tdata[506]),
        .R(1'b0));
  FDRE \axis_tdata_reg[507] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[507]),
        .Q(rx_axis_tdata[507]),
        .R(1'b0));
  FDRE \axis_tdata_reg[508] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[508]),
        .Q(rx_axis_tdata[508]),
        .R(1'b0));
  FDRE \axis_tdata_reg[509] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[509]),
        .Q(rx_axis_tdata[509]),
        .R(1'b0));
  FDRE \axis_tdata_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[50]),
        .Q(rx_axis_tdata[50]),
        .R(1'b0));
  FDRE \axis_tdata_reg[510] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[510]),
        .Q(rx_axis_tdata[510]),
        .R(1'b0));
  FDRE \axis_tdata_reg[511] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[511]),
        .Q(rx_axis_tdata[511]),
        .R(1'b0));
  FDRE \axis_tdata_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[51]),
        .Q(rx_axis_tdata[51]),
        .R(1'b0));
  FDRE \axis_tdata_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[52]),
        .Q(rx_axis_tdata[52]),
        .R(1'b0));
  FDRE \axis_tdata_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[53]),
        .Q(rx_axis_tdata[53]),
        .R(1'b0));
  FDRE \axis_tdata_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[54]),
        .Q(rx_axis_tdata[54]),
        .R(1'b0));
  FDRE \axis_tdata_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[55]),
        .Q(rx_axis_tdata[55]),
        .R(1'b0));
  FDRE \axis_tdata_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[56]),
        .Q(rx_axis_tdata[56]),
        .R(1'b0));
  FDRE \axis_tdata_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[57]),
        .Q(rx_axis_tdata[57]),
        .R(1'b0));
  FDRE \axis_tdata_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[58]),
        .Q(rx_axis_tdata[58]),
        .R(1'b0));
  FDRE \axis_tdata_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[59]),
        .Q(rx_axis_tdata[59]),
        .R(1'b0));
  FDRE \axis_tdata_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(rx_axis_tdata[5]),
        .R(1'b0));
  FDRE \axis_tdata_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[60]),
        .Q(rx_axis_tdata[60]),
        .R(1'b0));
  FDRE \axis_tdata_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[61]),
        .Q(rx_axis_tdata[61]),
        .R(1'b0));
  FDRE \axis_tdata_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[62]),
        .Q(rx_axis_tdata[62]),
        .R(1'b0));
  FDRE \axis_tdata_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[63]),
        .Q(rx_axis_tdata[63]),
        .R(1'b0));
  FDRE \axis_tdata_reg[64] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[64]),
        .Q(rx_axis_tdata[64]),
        .R(1'b0));
  FDRE \axis_tdata_reg[65] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[65]),
        .Q(rx_axis_tdata[65]),
        .R(1'b0));
  FDRE \axis_tdata_reg[66] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[66]),
        .Q(rx_axis_tdata[66]),
        .R(1'b0));
  FDRE \axis_tdata_reg[67] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[67]),
        .Q(rx_axis_tdata[67]),
        .R(1'b0));
  FDRE \axis_tdata_reg[68] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[68]),
        .Q(rx_axis_tdata[68]),
        .R(1'b0));
  FDRE \axis_tdata_reg[69] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[69]),
        .Q(rx_axis_tdata[69]),
        .R(1'b0));
  FDRE \axis_tdata_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(rx_axis_tdata[6]),
        .R(1'b0));
  FDRE \axis_tdata_reg[70] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[70]),
        .Q(rx_axis_tdata[70]),
        .R(1'b0));
  FDRE \axis_tdata_reg[71] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[71]),
        .Q(rx_axis_tdata[71]),
        .R(1'b0));
  FDRE \axis_tdata_reg[72] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[72]),
        .Q(rx_axis_tdata[72]),
        .R(1'b0));
  FDRE \axis_tdata_reg[73] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[73]),
        .Q(rx_axis_tdata[73]),
        .R(1'b0));
  FDRE \axis_tdata_reg[74] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[74]),
        .Q(rx_axis_tdata[74]),
        .R(1'b0));
  FDRE \axis_tdata_reg[75] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[75]),
        .Q(rx_axis_tdata[75]),
        .R(1'b0));
  FDRE \axis_tdata_reg[76] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[76]),
        .Q(rx_axis_tdata[76]),
        .R(1'b0));
  FDRE \axis_tdata_reg[77] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[77]),
        .Q(rx_axis_tdata[77]),
        .R(1'b0));
  FDRE \axis_tdata_reg[78] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[78]),
        .Q(rx_axis_tdata[78]),
        .R(1'b0));
  FDRE \axis_tdata_reg[79] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[79]),
        .Q(rx_axis_tdata[79]),
        .R(1'b0));
  FDRE \axis_tdata_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(rx_axis_tdata[7]),
        .R(1'b0));
  FDRE \axis_tdata_reg[80] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[80]),
        .Q(rx_axis_tdata[80]),
        .R(1'b0));
  FDRE \axis_tdata_reg[81] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[81]),
        .Q(rx_axis_tdata[81]),
        .R(1'b0));
  FDRE \axis_tdata_reg[82] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[82]),
        .Q(rx_axis_tdata[82]),
        .R(1'b0));
  FDRE \axis_tdata_reg[83] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[83]),
        .Q(rx_axis_tdata[83]),
        .R(1'b0));
  FDRE \axis_tdata_reg[84] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[84]),
        .Q(rx_axis_tdata[84]),
        .R(1'b0));
  FDRE \axis_tdata_reg[85] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[85]),
        .Q(rx_axis_tdata[85]),
        .R(1'b0));
  FDRE \axis_tdata_reg[86] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[86]),
        .Q(rx_axis_tdata[86]),
        .R(1'b0));
  FDRE \axis_tdata_reg[87] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[87]),
        .Q(rx_axis_tdata[87]),
        .R(1'b0));
  FDRE \axis_tdata_reg[88] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[88]),
        .Q(rx_axis_tdata[88]),
        .R(1'b0));
  FDRE \axis_tdata_reg[89] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[89]),
        .Q(rx_axis_tdata[89]),
        .R(1'b0));
  FDRE \axis_tdata_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(rx_axis_tdata[8]),
        .R(1'b0));
  FDRE \axis_tdata_reg[90] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[90]),
        .Q(rx_axis_tdata[90]),
        .R(1'b0));
  FDRE \axis_tdata_reg[91] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[91]),
        .Q(rx_axis_tdata[91]),
        .R(1'b0));
  FDRE \axis_tdata_reg[92] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[92]),
        .Q(rx_axis_tdata[92]),
        .R(1'b0));
  FDRE \axis_tdata_reg[93] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[93]),
        .Q(rx_axis_tdata[93]),
        .R(1'b0));
  FDRE \axis_tdata_reg[94] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[94]),
        .Q(rx_axis_tdata[94]),
        .R(1'b0));
  FDRE \axis_tdata_reg[95] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[95]),
        .Q(rx_axis_tdata[95]),
        .R(1'b0));
  FDRE \axis_tdata_reg[96] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[96]),
        .Q(rx_axis_tdata[96]),
        .R(1'b0));
  FDRE \axis_tdata_reg[97] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[97]),
        .Q(rx_axis_tdata[97]),
        .R(1'b0));
  FDRE \axis_tdata_reg[98] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[98]),
        .Q(rx_axis_tdata[98]),
        .R(1'b0));
  FDRE \axis_tdata_reg[99] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[99]),
        .Q(rx_axis_tdata[99]),
        .R(1'b0));
  FDRE \axis_tdata_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(rx_axis_tdata[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[12]_i_1 
       (.I0(lbus_mty[1]),
        .I1(lbus_mty[0]),
        .O(mty_to_tkeep_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[20]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .O(mty_to_tkeep0_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[24]_i_1 
       (.I0(lbus_mty[3]),
        .O(mty_to_tkeep0_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[28]_i_1 
       (.I0(lbus_mty[3]),
        .I1(lbus_mty[2]),
        .O(mty_to_tkeep0_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[36]_i_1 
       (.I0(lbus_mty[5]),
        .I1(lbus_mty[4]),
        .O(mty_to_tkeep1_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[40]_i_1 
       (.I0(lbus_mty[5]),
        .O(mty_to_tkeep1_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[44]_i_1 
       (.I0(lbus_mty[5]),
        .I1(lbus_mty[4]),
        .O(mty_to_tkeep1_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[4]_i_1 
       (.I0(lbus_mty[1]),
        .I1(lbus_mty[0]),
        .O(mty_to_tkeep_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[52]_i_1 
       (.I0(lbus_mty[7]),
        .I1(lbus_mty[6]),
        .O(mty_to_tkeep2_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[56]_i_1 
       (.I0(lbus_mty[7]),
        .O(mty_to_tkeep2_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axis_tkeep[60]_i_1 
       (.I0(lbus_mty[7]),
        .I1(lbus_mty[6]),
        .O(mty_to_tkeep2_return[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tkeep[8]_i_1 
       (.I0(lbus_mty[1]),
        .O(mty_to_tkeep_return[8]));
  FDRE \axis_tkeep_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[0]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [7]),
        .Q(rx_axis_tkeep[10]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [8]),
        .Q(rx_axis_tkeep[11]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[12]),
        .Q(rx_axis_tkeep[12]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [9]),
        .Q(rx_axis_tkeep[13]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [10]),
        .Q(rx_axis_tkeep[14]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [11]),
        .Q(rx_axis_tkeep[15]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[16]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [12]),
        .Q(rx_axis_tkeep[17]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [13]),
        .Q(rx_axis_tkeep[18]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [14]),
        .Q(rx_axis_tkeep[19]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [0]),
        .Q(rx_axis_tkeep[1]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[4]),
        .Q(rx_axis_tkeep[20]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [15]),
        .Q(rx_axis_tkeep[21]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [16]),
        .Q(rx_axis_tkeep[22]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [17]),
        .Q(rx_axis_tkeep[23]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[8]),
        .Q(rx_axis_tkeep[24]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [18]),
        .Q(rx_axis_tkeep[25]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [19]),
        .Q(rx_axis_tkeep[26]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [20]),
        .Q(rx_axis_tkeep[27]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[12]),
        .Q(rx_axis_tkeep[28]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [21]),
        .Q(rx_axis_tkeep[29]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [1]),
        .Q(rx_axis_tkeep[2]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [22]),
        .Q(rx_axis_tkeep[30]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [23]),
        .Q(rx_axis_tkeep[31]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[32]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [24]),
        .Q(rx_axis_tkeep[33]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [25]),
        .Q(rx_axis_tkeep[34]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [26]),
        .Q(rx_axis_tkeep[35]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[4]),
        .Q(rx_axis_tkeep[36]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [27]),
        .Q(rx_axis_tkeep[37]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [28]),
        .Q(rx_axis_tkeep[38]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [29]),
        .Q(rx_axis_tkeep[39]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [2]),
        .Q(rx_axis_tkeep[3]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[8]),
        .Q(rx_axis_tkeep[40]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [30]),
        .Q(rx_axis_tkeep[41]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [31]),
        .Q(rx_axis_tkeep[42]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [32]),
        .Q(rx_axis_tkeep[43]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[12]),
        .Q(rx_axis_tkeep[44]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [33]),
        .Q(rx_axis_tkeep[45]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [34]),
        .Q(rx_axis_tkeep[46]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [35]),
        .Q(rx_axis_tkeep[47]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[48]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [36]),
        .Q(rx_axis_tkeep[49]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[4]),
        .Q(rx_axis_tkeep[4]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [37]),
        .Q(rx_axis_tkeep[50]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [38]),
        .Q(rx_axis_tkeep[51]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[4]),
        .Q(rx_axis_tkeep[52]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [39]),
        .Q(rx_axis_tkeep[53]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [40]),
        .Q(rx_axis_tkeep[54]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [41]),
        .Q(rx_axis_tkeep[55]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[8]),
        .Q(rx_axis_tkeep[56]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [42]),
        .Q(rx_axis_tkeep[57]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [43]),
        .Q(rx_axis_tkeep[58]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [44]),
        .Q(rx_axis_tkeep[59]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [3]),
        .Q(rx_axis_tkeep[5]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[12]),
        .Q(rx_axis_tkeep[60]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [45]),
        .Q(rx_axis_tkeep[61]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [46]),
        .Q(rx_axis_tkeep[62]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [47]),
        .Q(rx_axis_tkeep[63]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [4]),
        .Q(rx_axis_tkeep[6]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [5]),
        .Q(rx_axis_tkeep[7]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[8]),
        .Q(rx_axis_tkeep[8]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\axis_tkeep_reg[63]_0 [6]),
        .Q(rx_axis_tkeep[9]),
        .R(SR[0]));
  LUT2 #(
    .INIT(4'h7)) 
    axis_tlast_i_7
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0] ));
  FDRE axis_tlast_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tlast_reg_0),
        .Q(rx_axis_tlast),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tuser0
       (.I0(lbus_err[1]),
        .I1(lbus_err[0]),
        .I2(lbus_err[3]),
        .I3(lbus_err[2]),
        .O(axis_tuser0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    axis_tuser0_i_5
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_6 ));
  FDRE axis_tuser_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tuser0_n_0),
        .Q(rx_axis_tuser),
        .R(1'b0));
  FDRE axis_tvalid_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rx_axis_tvalid),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[0]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[0]),
        .Q(\rx_preambleout_2d_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[10]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[10]),
        .Q(\rx_preambleout_2d_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[11]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[11]),
        .Q(\rx_preambleout_2d_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[12]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[12]),
        .Q(\rx_preambleout_2d_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[13]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[13]),
        .Q(\rx_preambleout_2d_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[14]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[14]),
        .Q(\rx_preambleout_2d_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[15]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[15]),
        .Q(\rx_preambleout_2d_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[16]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[16]),
        .Q(\rx_preambleout_2d_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[17]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[17]),
        .Q(\rx_preambleout_2d_reg[17]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[18]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[18]),
        .Q(\rx_preambleout_2d_reg[18]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[19]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[19]),
        .Q(\rx_preambleout_2d_reg[19]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[1]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[1]),
        .Q(\rx_preambleout_2d_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[20]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[20]),
        .Q(\rx_preambleout_2d_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[21]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[21]),
        .Q(\rx_preambleout_2d_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[22]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[22]),
        .Q(\rx_preambleout_2d_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[23]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[23]),
        .Q(\rx_preambleout_2d_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[24]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[24]),
        .Q(\rx_preambleout_2d_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[25]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[25]),
        .Q(\rx_preambleout_2d_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[26]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[26]),
        .Q(\rx_preambleout_2d_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[27]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[27]),
        .Q(\rx_preambleout_2d_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[28]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[28]),
        .Q(\rx_preambleout_2d_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[29]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[29]),
        .Q(\rx_preambleout_2d_reg[29]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[2]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[2]),
        .Q(\rx_preambleout_2d_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[30]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[30]),
        .Q(\rx_preambleout_2d_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[31]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[31]),
        .Q(\rx_preambleout_2d_reg[31]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[32]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[32]),
        .Q(\rx_preambleout_2d_reg[32]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[33]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[33]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[33]),
        .Q(\rx_preambleout_2d_reg[33]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[34]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[34]),
        .Q(\rx_preambleout_2d_reg[34]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[35]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[35]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[35]),
        .Q(\rx_preambleout_2d_reg[35]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[36]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[36]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[36]),
        .Q(\rx_preambleout_2d_reg[36]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[37]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[37]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[37]),
        .Q(\rx_preambleout_2d_reg[37]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[38]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[38]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[38]),
        .Q(\rx_preambleout_2d_reg[38]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[39]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[39]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[39]),
        .Q(\rx_preambleout_2d_reg[39]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[3]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[3]),
        .Q(\rx_preambleout_2d_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[40]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[40]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[40]),
        .Q(\rx_preambleout_2d_reg[40]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[41]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[41]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[41]),
        .Q(\rx_preambleout_2d_reg[41]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[42]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[42]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[42]),
        .Q(\rx_preambleout_2d_reg[42]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[43]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[43]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[43]),
        .Q(\rx_preambleout_2d_reg[43]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[44]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[44]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[44]),
        .Q(\rx_preambleout_2d_reg[44]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[45]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[45]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[45]),
        .Q(\rx_preambleout_2d_reg[45]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[46]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[46]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[46]),
        .Q(\rx_preambleout_2d_reg[46]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[47]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[47]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[47]),
        .Q(\rx_preambleout_2d_reg[47]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[48]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[48]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[48]),
        .Q(\rx_preambleout_2d_reg[48]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[49]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[49]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[49]),
        .Q(\rx_preambleout_2d_reg[49]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[4]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[4]),
        .Q(\rx_preambleout_2d_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[50]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[50]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[50]),
        .Q(\rx_preambleout_2d_reg[50]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[51]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[51]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[51]),
        .Q(\rx_preambleout_2d_reg[51]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[52]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[52]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[52]),
        .Q(\rx_preambleout_2d_reg[52]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[53]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[53]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[53]),
        .Q(\rx_preambleout_2d_reg[53]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[54]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[54]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[54]),
        .Q(\rx_preambleout_2d_reg[54]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[55]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[55]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[55]),
        .Q(\rx_preambleout_2d_reg[55]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[5]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[5]),
        .Q(\rx_preambleout_2d_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[6]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[6]),
        .Q(\rx_preambleout_2d_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[7]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[7]),
        .Q(\rx_preambleout_2d_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[8]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[8]),
        .Q(\rx_preambleout_2d_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_cmac_usplus_0_lbus2axis/i_cmac_usplus_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[9]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[9]),
        .Q(\rx_preambleout_2d_reg[9]_srl2_n_0 ));
  FDRE \rx_preambleout_o_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[0]_srl2_n_0 ),
        .Q(rx_preambleout[0]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[10]_srl2_n_0 ),
        .Q(rx_preambleout[10]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[11]_srl2_n_0 ),
        .Q(rx_preambleout[11]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[12]_srl2_n_0 ),
        .Q(rx_preambleout[12]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[13]_srl2_n_0 ),
        .Q(rx_preambleout[13]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[14]_srl2_n_0 ),
        .Q(rx_preambleout[14]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[15]_srl2_n_0 ),
        .Q(rx_preambleout[15]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[16]_srl2_n_0 ),
        .Q(rx_preambleout[16]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[17]_srl2_n_0 ),
        .Q(rx_preambleout[17]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[18]_srl2_n_0 ),
        .Q(rx_preambleout[18]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[19]_srl2_n_0 ),
        .Q(rx_preambleout[19]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[1]_srl2_n_0 ),
        .Q(rx_preambleout[1]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[20]_srl2_n_0 ),
        .Q(rx_preambleout[20]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[21]_srl2_n_0 ),
        .Q(rx_preambleout[21]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[22]_srl2_n_0 ),
        .Q(rx_preambleout[22]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[23]_srl2_n_0 ),
        .Q(rx_preambleout[23]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[24]_srl2_n_0 ),
        .Q(rx_preambleout[24]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[25]_srl2_n_0 ),
        .Q(rx_preambleout[25]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[26]_srl2_n_0 ),
        .Q(rx_preambleout[26]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[27]_srl2_n_0 ),
        .Q(rx_preambleout[27]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[28]_srl2_n_0 ),
        .Q(rx_preambleout[28]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[29]_srl2_n_0 ),
        .Q(rx_preambleout[29]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[2]_srl2_n_0 ),
        .Q(rx_preambleout[2]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[30]_srl2_n_0 ),
        .Q(rx_preambleout[30]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[31]_srl2_n_0 ),
        .Q(rx_preambleout[31]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[32]_srl2_n_0 ),
        .Q(rx_preambleout[32]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[33]_srl2_n_0 ),
        .Q(rx_preambleout[33]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[34]_srl2_n_0 ),
        .Q(rx_preambleout[34]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[35]_srl2_n_0 ),
        .Q(rx_preambleout[35]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[36]_srl2_n_0 ),
        .Q(rx_preambleout[36]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[37]_srl2_n_0 ),
        .Q(rx_preambleout[37]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[38]_srl2_n_0 ),
        .Q(rx_preambleout[38]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[39]_srl2_n_0 ),
        .Q(rx_preambleout[39]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[3]_srl2_n_0 ),
        .Q(rx_preambleout[3]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[40]_srl2_n_0 ),
        .Q(rx_preambleout[40]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[41]_srl2_n_0 ),
        .Q(rx_preambleout[41]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[42]_srl2_n_0 ),
        .Q(rx_preambleout[42]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[43]_srl2_n_0 ),
        .Q(rx_preambleout[43]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[44]_srl2_n_0 ),
        .Q(rx_preambleout[44]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[45]_srl2_n_0 ),
        .Q(rx_preambleout[45]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[46]_srl2_n_0 ),
        .Q(rx_preambleout[46]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[47]_srl2_n_0 ),
        .Q(rx_preambleout[47]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[48]_srl2_n_0 ),
        .Q(rx_preambleout[48]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[49]_srl2_n_0 ),
        .Q(rx_preambleout[49]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[4]_srl2_n_0 ),
        .Q(rx_preambleout[4]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[50]_srl2_n_0 ),
        .Q(rx_preambleout[50]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[51]_srl2_n_0 ),
        .Q(rx_preambleout[51]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[52]_srl2_n_0 ),
        .Q(rx_preambleout[52]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[53]_srl2_n_0 ),
        .Q(rx_preambleout[53]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[54]_srl2_n_0 ),
        .Q(rx_preambleout[54]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[55]_srl2_n_0 ),
        .Q(rx_preambleout[55]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[5]_srl2_n_0 ),
        .Q(rx_preambleout[5]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[6]_srl2_n_0 ),
        .Q(rx_preambleout[6]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[7]_srl2_n_0 ),
        .Q(rx_preambleout[7]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[8]_srl2_n_0 ),
        .Q(rx_preambleout[8]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[9]_srl2_n_0 ),
        .Q(rx_preambleout[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_lbus2axis_segmented_top
   (rx_preambleout,
    dout,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_preout,
    rx_clk,
    rx_enaout0,
    SR,
    din,
    \wr_ptr_reg[0] ,
    \wr_ptr_reg[0]_0 ,
    \wr_ptr_reg[0]_1 ,
    \rx_lane_aligner_fill_0[0] );
  output [55:0]rx_preambleout;
  output [91:0]dout;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  input [55:0]rx_preout;
  input rx_clk;
  input rx_enaout0;
  input [0:0]SR;
  input [134:0]din;
  input [135:0]\wr_ptr_reg[0] ;
  input [135:0]\wr_ptr_reg[0]_0 ;
  input [135:0]\wr_ptr_reg[0]_1 ;
  input [91:0]\rx_lane_aligner_fill_0[0] ;

  wire \SEG_LOOP3[0].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_143 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_144 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_145 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_146 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_147 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_150 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_151 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_152 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_153 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_16 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_18 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_19 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_20 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_22 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_23 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_318 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_319 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_320 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_321 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_322 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_323 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_324 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_325 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_326 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_327 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_328 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_329 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_330 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_331 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_332 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_333 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_334 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_335 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_336 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_337 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_338 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_339 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_340 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_341 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_342 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_343 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_344 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_345 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_346 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_347 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_348 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_349 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_350 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_351 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_352 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_353 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_354 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_355 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_356 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_357 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_358 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_396 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_397 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_398 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_399 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_400 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_401 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_402 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_403 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_404 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_405 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_406 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_407 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_408 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_409 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_410 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_411 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_412 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_413 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_414 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_415 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_416 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_417 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_418 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_419 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_420 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_421 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_422 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_423 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_424 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_425 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_426 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_427 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_428 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_429 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_430 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_431 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_432 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_433 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_434 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_435 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_436 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_437 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_438 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_439 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_440 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_441 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_442 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_443 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_444 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_445 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_446 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_447 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_448 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_449 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_450 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_451 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_158 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_163 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_164 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_165 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_166 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_167 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_168 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_169 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_170 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_171 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_172 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_173 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_174 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_175 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_176 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_177 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_178 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_179 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_18 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_180 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_181 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_182 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_183 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_184 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_185 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_186 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_187 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_188 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_189 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_19 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_190 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_191 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_192 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_193 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_194 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_195 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_196 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_197 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_198 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_199 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_200 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_201 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_202 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_203 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_204 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_205 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_206 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_207 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_208 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_209 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_210 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_211 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_212 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_213 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_214 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_215 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_216 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_217 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_218 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_219 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_220 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_221 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_222 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_223 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_224 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_225 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_226 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_227 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_228 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_229 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_230 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_231 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_232 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_233 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_234 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_235 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_236 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_237 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_238 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_239 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_240 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_241 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_242 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_243 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_244 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_245 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_246 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_247 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_248 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_249 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_250 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_251 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_252 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_253 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_254 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_255 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_256 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_257 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_258 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_259 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_260 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_261 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_262 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_263 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_264 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_135 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_136 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_137 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_138 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_139 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_140 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_141 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_142 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_143 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_145 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_146 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_147 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_148 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_149 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_150 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_151 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_152 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_153 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_154 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_157 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_158 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_163 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_164 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_165 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_166 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_167 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_168 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_169 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_170 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_171 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_172 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_173 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_174 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_175 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_176 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_177 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_178 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_179 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_180 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_181 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_182 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_183 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_184 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_185 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_186 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_187 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_188 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_189 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_190 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_191 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_192 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_193 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_194 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_195 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_196 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_197 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_198 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_199 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_200 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_201 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_202 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_203 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_204 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_205 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_206 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_207 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_208 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_209 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_210 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_211 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_212 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_213 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_214 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_215 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_216 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_217 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_218 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_219 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_220 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_221 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_222 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_223 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_224 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_225 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_226 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_227 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_228 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_229 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_230 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_231 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_232 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_233 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_234 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_235 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_236 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_237 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_238 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_239 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_240 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_241 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_242 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_243 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_244 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_245 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_390 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_391 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_392 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_393 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_394 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_395 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_396 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_397 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_398 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_399 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_400 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_401 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_402 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_403 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_404 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_405 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_406 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_407 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_408 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_409 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_410 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_411 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_412 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_413 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_414 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_415 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_416 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_417 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_418 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_419 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_420 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_421 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_422 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_423 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_424 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_425 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_426 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_427 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_428 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_429 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_430 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_431 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_432 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_433 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_434 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_435 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_436 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_437 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_438 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_439 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_440 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_441 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_442 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_443 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_444 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_445 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_154 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_155 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_156 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_159 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_160 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_161 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_162 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_292 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_293 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_294 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_295 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_296 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_297 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_298 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_299 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_300 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_301 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_302 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_303 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_304 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_305 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_306 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_307 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_308 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_309 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_310 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_311 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_312 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_313 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_314 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_315 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_316 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_317 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_318 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_319 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_320 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_321 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_322 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_323 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_324 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_325 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_326 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_327 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_328 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_329 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_330 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_331 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_332 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_333 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_334 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_335 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_336 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_337 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_338 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_339 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_340 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_341 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_342 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_343 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_344 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_345 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_346 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_347 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_348 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_349 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_350 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_351 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_352 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_353 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_354 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_355 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_356 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_357 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_358 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_359 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_360 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_361 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_362 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_363 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_364 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_365 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_366 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_367 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_368 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_369 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_370 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_371 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_372 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_373 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_374 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_375 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_376 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_377 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_378 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_379 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_380 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_381 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_382 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_383 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_384 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_385 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_386 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_387 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_388 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_389 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_390 ;
  wire [0:0]SR;
  wire axis_tkeep_w0;
  wire [3:0]data_valid;
  wire [134:0]din;
  wire [91:0]dout;
  wire [135:0]\dout[0]_0 ;
  wire [135:0]\dout[1]_1 ;
  wire [135:0]\dout[2]_2 ;
  wire [135:0]\dout[3]_3 ;
  wire [3:0]full;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68;
  wire i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69;
  wire [511:0]lbus_data;
  wire [3:0]lbus_err;
  wire [15:2]lbus_mty;
  wire [13:3]mty_to_tkeep0_return;
  wire [13:3]mty_to_tkeep1_return;
  wire [13:3]mty_to_tkeep2_return;
  wire [13:3]mty_to_tkeep_return;
  wire [1:0]p_0_in;
  wire p_0_in_0;
  wire ptp_rd_en;
  wire rd_ptr0;
  wire rd_ptr0_1;
  wire [1:0]rot_reg;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire rx_enaout0;
  wire [91:0]\rx_lane_aligner_fill_0[0] ;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preout;
  wire sel;
  wire [135:0]\wr_ptr_reg[0] ;
  wire [135:0]\wr_ptr_reg[0]_0 ;
  wire [135:0]\wr_ptr_reg[0]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_fifo \SEG_LOOP3[0].fifo_sync_inst 
       (.D({\SEG_LOOP3[0].fifo_sync_inst_n_0 ,\SEG_LOOP3[0].fifo_sync_inst_n_1 ,mty_to_tkeep_return[13],mty_to_tkeep_return[11:9],mty_to_tkeep_return[7:5],mty_to_tkeep_return[3],\SEG_LOOP3[0].fifo_sync_inst_n_10 ,\SEG_LOOP3[0].fifo_sync_inst_n_11 }),
        .E(rd_ptr0),
        .Q(rot_reg),
        .SR({\SEG_LOOP3[0].fifo_sync_inst_n_18 ,\SEG_LOOP3[0].fifo_sync_inst_n_19 ,\SEG_LOOP3[0].fifo_sync_inst_n_20 ,axis_tkeep_w0}),
        .\axis_tdata_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_419 ),
        .\axis_tdata_reg[100] (\SEG_LOOP3[2].fifo_sync_inst_n_374 ),
        .\axis_tdata_reg[101] (\SEG_LOOP3[3].fifo_sync_inst_n_334 ),
        .\axis_tdata_reg[103] (\SEG_LOOP3[3].fifo_sync_inst_n_336 ),
        .\axis_tdata_reg[104] (\SEG_LOOP3[2].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[105] (\SEG_LOOP3[2].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[106] (\SEG_LOOP3[2].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[108] (\SEG_LOOP3[2].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[109] (\SEG_LOOP3[3].fifo_sync_inst_n_331 ),
        .\axis_tdata_reg[10] (\SEG_LOOP3[2].fifo_sync_inst_n_417 ),
        .\axis_tdata_reg[111] (\SEG_LOOP3[3].fifo_sync_inst_n_333 ),
        .\axis_tdata_reg[112] (\SEG_LOOP3[2].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[113] (\SEG_LOOP3[2].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[114] (\SEG_LOOP3[2].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[116] (\SEG_LOOP3[2].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[117] (\SEG_LOOP3[3].fifo_sync_inst_n_328 ),
        .\axis_tdata_reg[119] (\SEG_LOOP3[3].fifo_sync_inst_n_330 ),
        .\axis_tdata_reg[120] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[120]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[120]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[121] (\SEG_LOOP3[2].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[122] (\SEG_LOOP3[2].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[124] (\SEG_LOOP3[2].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[125] (\SEG_LOOP3[3].fifo_sync_inst_n_325 ),
        .\axis_tdata_reg[127] (\SEG_LOOP3[3].fifo_sync_inst_n_327 ),
        .\axis_tdata_reg[12] (\SEG_LOOP3[2].fifo_sync_inst_n_418 ),
        .\axis_tdata_reg[13] (\SEG_LOOP3[3].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[15] (\SEG_LOOP3[3].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[16] (\SEG_LOOP3[2].fifo_sync_inst_n_411 ),
        .\axis_tdata_reg[17] (\SEG_LOOP3[2].fifo_sync_inst_n_412 ),
        .\axis_tdata_reg[18] (\SEG_LOOP3[2].fifo_sync_inst_n_413 ),
        .\axis_tdata_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_420 ),
        .\axis_tdata_reg[20] (\SEG_LOOP3[2].fifo_sync_inst_n_414 ),
        .\axis_tdata_reg[21] (\SEG_LOOP3[3].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[23] (\SEG_LOOP3[3].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[24] (\SEG_LOOP3[2].fifo_sync_inst_n_407 ),
        .\axis_tdata_reg[25] (\SEG_LOOP3[2].fifo_sync_inst_n_408 ),
        .\axis_tdata_reg[26] (\SEG_LOOP3[2].fifo_sync_inst_n_409 ),
        .\axis_tdata_reg[28] (\SEG_LOOP3[2].fifo_sync_inst_n_410 ),
        .\axis_tdata_reg[29] (\SEG_LOOP3[3].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[2] (\SEG_LOOP3[2].fifo_sync_inst_n_421 ),
        .\axis_tdata_reg[31] (\SEG_LOOP3[3].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[322] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[32] (\SEG_LOOP3[2].fifo_sync_inst_n_403 ),
        .\axis_tdata_reg[33] (\SEG_LOOP3[2].fifo_sync_inst_n_404 ),
        .\axis_tdata_reg[34] (\SEG_LOOP3[2].fifo_sync_inst_n_405 ),
        .\axis_tdata_reg[36] (\SEG_LOOP3[2].fifo_sync_inst_n_406 ),
        .\axis_tdata_reg[37] (\SEG_LOOP3[3].fifo_sync_inst_n_358 ),
        .\axis_tdata_reg[384] (\SEG_LOOP3[2].fifo_sync_inst_n_235 ),
        .\axis_tdata_reg[385] (\SEG_LOOP3[2].fifo_sync_inst_n_236 ),
        .\axis_tdata_reg[389] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[389]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[390] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[390]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_239 ),
        .\axis_tdata_reg[392] (\SEG_LOOP3[2].fifo_sync_inst_n_229 ),
        .\axis_tdata_reg[393] (\SEG_LOOP3[2].fifo_sync_inst_n_230 ),
        .\axis_tdata_reg[397] (\SEG_LOOP3[1].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[398] (\SEG_LOOP3[2].fifo_sync_inst_n_233 ),
        .\axis_tdata_reg[39] (\SEG_LOOP3[3].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[400] (\SEG_LOOP3[2].fifo_sync_inst_n_223 ),
        .\axis_tdata_reg[401] (\SEG_LOOP3[2].fifo_sync_inst_n_224 ),
        .\axis_tdata_reg[405] (\SEG_LOOP3[1].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[406] (\SEG_LOOP3[2].fifo_sync_inst_n_227 ),
        .\axis_tdata_reg[408] (\SEG_LOOP3[2].fifo_sync_inst_n_217 ),
        .\axis_tdata_reg[409] (\SEG_LOOP3[2].fifo_sync_inst_n_218 ),
        .\axis_tdata_reg[40] (\SEG_LOOP3[2].fifo_sync_inst_n_399 ),
        .\axis_tdata_reg[413] (\SEG_LOOP3[1].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[414] (\SEG_LOOP3[2].fifo_sync_inst_n_221 ),
        .\axis_tdata_reg[416] (\SEG_LOOP3[2].fifo_sync_inst_n_211 ),
        .\axis_tdata_reg[417] (\SEG_LOOP3[2].fifo_sync_inst_n_212 ),
        .\axis_tdata_reg[41] (\SEG_LOOP3[2].fifo_sync_inst_n_400 ),
        .\axis_tdata_reg[421] (\SEG_LOOP3[1].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[422] (\SEG_LOOP3[2].fifo_sync_inst_n_215 ),
        .\axis_tdata_reg[424] (\SEG_LOOP3[2].fifo_sync_inst_n_205 ),
        .\axis_tdata_reg[425] (\SEG_LOOP3[2].fifo_sync_inst_n_206 ),
        .\axis_tdata_reg[429] (\SEG_LOOP3[1].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[42] (\SEG_LOOP3[2].fifo_sync_inst_n_401 ),
        .\axis_tdata_reg[430] (\SEG_LOOP3[2].fifo_sync_inst_n_209 ),
        .\axis_tdata_reg[432] (\SEG_LOOP3[2].fifo_sync_inst_n_199 ),
        .\axis_tdata_reg[433] (\SEG_LOOP3[2].fifo_sync_inst_n_200 ),
        .\axis_tdata_reg[437] (\SEG_LOOP3[1].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[438] (\SEG_LOOP3[2].fifo_sync_inst_n_203 ),
        .\axis_tdata_reg[440] (\SEG_LOOP3[2].fifo_sync_inst_n_193 ),
        .\axis_tdata_reg[441] (\SEG_LOOP3[2].fifo_sync_inst_n_194 ),
        .\axis_tdata_reg[445] (\SEG_LOOP3[1].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[446] (\SEG_LOOP3[2].fifo_sync_inst_n_197 ),
        .\axis_tdata_reg[448] (\SEG_LOOP3[2].fifo_sync_inst_n_187 ),
        .\axis_tdata_reg[449] (\SEG_LOOP3[2].fifo_sync_inst_n_188 ),
        .\axis_tdata_reg[44] (\SEG_LOOP3[2].fifo_sync_inst_n_402 ),
        .\axis_tdata_reg[453] (\SEG_LOOP3[1].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[454] (\SEG_LOOP3[2].fifo_sync_inst_n_191 ),
        .\axis_tdata_reg[456] (\SEG_LOOP3[2].fifo_sync_inst_n_181 ),
        .\axis_tdata_reg[457] (\SEG_LOOP3[2].fifo_sync_inst_n_182 ),
        .\axis_tdata_reg[45] (\SEG_LOOP3[3].fifo_sync_inst_n_355 ),
        .\axis_tdata_reg[461] (\SEG_LOOP3[1].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[462] (\SEG_LOOP3[2].fifo_sync_inst_n_185 ),
        .\axis_tdata_reg[464] (\SEG_LOOP3[2].fifo_sync_inst_n_175 ),
        .\axis_tdata_reg[465] (\SEG_LOOP3[2].fifo_sync_inst_n_176 ),
        .\axis_tdata_reg[469] (\SEG_LOOP3[1].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[470] (\SEG_LOOP3[2].fifo_sync_inst_n_179 ),
        .\axis_tdata_reg[472] (\SEG_LOOP3[2].fifo_sync_inst_n_169 ),
        .\axis_tdata_reg[473] (\SEG_LOOP3[2].fifo_sync_inst_n_170 ),
        .\axis_tdata_reg[477] (\SEG_LOOP3[1].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[478] (\SEG_LOOP3[2].fifo_sync_inst_n_173 ),
        .\axis_tdata_reg[47] (\SEG_LOOP3[3].fifo_sync_inst_n_357 ),
        .\axis_tdata_reg[480] (\SEG_LOOP3[2].fifo_sync_inst_n_163 ),
        .\axis_tdata_reg[481] (\SEG_LOOP3[2].fifo_sync_inst_n_164 ),
        .\axis_tdata_reg[485] (\SEG_LOOP3[1].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[486] (\SEG_LOOP3[2].fifo_sync_inst_n_167 ),
        .\axis_tdata_reg[488] (\SEG_LOOP3[2].fifo_sync_inst_n_157 ),
        .\axis_tdata_reg[489] (\SEG_LOOP3[2].fifo_sync_inst_n_158 ),
        .\axis_tdata_reg[48] (\SEG_LOOP3[2].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[493] (\SEG_LOOP3[1].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[494] (\SEG_LOOP3[2].fifo_sync_inst_n_161 ),
        .\axis_tdata_reg[496] (\SEG_LOOP3[2].fifo_sync_inst_n_151 ),
        .\axis_tdata_reg[497] (\SEG_LOOP3[2].fifo_sync_inst_n_152 ),
        .\axis_tdata_reg[49] (\SEG_LOOP3[2].fifo_sync_inst_n_396 ),
        .\axis_tdata_reg[4] (\SEG_LOOP3[2].fifo_sync_inst_n_422 ),
        .\axis_tdata_reg[501] (\SEG_LOOP3[1].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[502] (\SEG_LOOP3[2].fifo_sync_inst_n_155 ),
        .\axis_tdata_reg[504] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68),
        .\axis_tdata_reg[504]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_145 ),
        .\axis_tdata_reg[505] (\SEG_LOOP3[2].fifo_sync_inst_n_146 ),
        .\axis_tdata_reg[509] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[509]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[50] (\SEG_LOOP3[2].fifo_sync_inst_n_397 ),
        .\axis_tdata_reg[510] (\SEG_LOOP3[2].fifo_sync_inst_n_149 ),
        .\axis_tdata_reg[52] (\SEG_LOOP3[2].fifo_sync_inst_n_398 ),
        .\axis_tdata_reg[53] (\SEG_LOOP3[3].fifo_sync_inst_n_352 ),
        .\axis_tdata_reg[55] (\SEG_LOOP3[3].fifo_sync_inst_n_354 ),
        .\axis_tdata_reg[56] (\SEG_LOOP3[2].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[57] (\SEG_LOOP3[2].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[58] (\SEG_LOOP3[2].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[5] (\SEG_LOOP3[3].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[60] (\SEG_LOOP3[2].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[61] (\SEG_LOOP3[3].fifo_sync_inst_n_349 ),
        .\axis_tdata_reg[63] (\SEG_LOOP3[3].fifo_sync_inst_n_351 ),
        .\axis_tdata_reg[64] (\SEG_LOOP3[2].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[65] (\SEG_LOOP3[2].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[66] (\SEG_LOOP3[2].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[68] (\SEG_LOOP3[2].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[69] (\SEG_LOOP3[3].fifo_sync_inst_n_346 ),
        .\axis_tdata_reg[71] (\SEG_LOOP3[3].fifo_sync_inst_n_348 ),
        .\axis_tdata_reg[72] (\SEG_LOOP3[2].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[73] (\SEG_LOOP3[2].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[74] (\SEG_LOOP3[2].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[76] (\SEG_LOOP3[2].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[77] (\SEG_LOOP3[3].fifo_sync_inst_n_343 ),
        .\axis_tdata_reg[79] (\SEG_LOOP3[3].fifo_sync_inst_n_345 ),
        .\axis_tdata_reg[7] (\SEG_LOOP3[3].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[80] (\SEG_LOOP3[2].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[81] (\SEG_LOOP3[2].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[82] (\SEG_LOOP3[2].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[84] (\SEG_LOOP3[2].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[85] (\SEG_LOOP3[3].fifo_sync_inst_n_340 ),
        .\axis_tdata_reg[87] (\SEG_LOOP3[3].fifo_sync_inst_n_342 ),
        .\axis_tdata_reg[88] (\SEG_LOOP3[2].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[89] (\SEG_LOOP3[2].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[8] (\SEG_LOOP3[2].fifo_sync_inst_n_415 ),
        .\axis_tdata_reg[90] (\SEG_LOOP3[2].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[92] (\SEG_LOOP3[2].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[93] (\SEG_LOOP3[3].fifo_sync_inst_n_337 ),
        .\axis_tdata_reg[95] (\SEG_LOOP3[3].fifo_sync_inst_n_339 ),
        .\axis_tdata_reg[96] (\SEG_LOOP3[2].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[97] (\SEG_LOOP3[2].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[98] (\SEG_LOOP3[2].fifo_sync_inst_n_373 ),
        .\axis_tdata_reg[9] (\SEG_LOOP3[2].fifo_sync_inst_n_416 ),
        .\axis_tkeep_reg[15] (\SEG_LOOP3[2].fifo_sync_inst_n_427 ),
        .\axis_tkeep_reg[15]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_423 ),
        .\axis_tkeep_reg[15]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_424 ),
        .\axis_tkeep_reg[31] (\SEG_LOOP3[2].fifo_sync_inst_n_141 ),
        .\axis_tkeep_reg[31]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_18 ),
        .\axis_tkeep_reg[31]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_158 ),
        .\axis_tkeep_reg[31]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_135 ),
        .\axis_tkeep_reg[47] (\SEG_LOOP3[3].fifo_sync_inst_n_155 ),
        .\axis_tkeep_reg[53] (\SEG_LOOP3[2].fifo_sync_inst_n_241 ),
        .\axis_tkeep_reg[54] (\SEG_LOOP3[2].fifo_sync_inst_n_242 ),
        .\axis_tkeep_reg[6] (lbus_mty[3]),
        .\axis_tkeep_reg[6]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_425 ),
        .axis_tuser_reg(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[2].fifo_sync_inst_n_245 ),
        .data_valid(data_valid[3:1]),
        .din({rx_enaout0,din}),
        .dout({\dout[0]_0 [135:130],\dout[0]_0 [128:122],\dout[0]_0 [120:114],\dout[0]_0 [112:106],\dout[0]_0 [104:98],\dout[0]_0 [96:90],\dout[0]_0 [88:82],\dout[0]_0 [80:74],\dout[0]_0 [72:66],\dout[0]_0 [64:58],\dout[0]_0 [56:50],\dout[0]_0 [48:42],\dout[0]_0 [40:34],\dout[0]_0 [32:26],\dout[0]_0 [24:18],\dout[0]_0 [16:10],\dout[0]_0 [8:2],\dout[0]_0 [0]}),
        .full(full[3:1]),
        .lbus_err(lbus_err[3]),
        .p_0_in(p_0_in_0),
        .ptp_rd_en_i_5_0(\SEG_LOOP3[0].fifo_sync_inst_n_150 ),
        .ptp_rd_en_i_5_1(\SEG_LOOP3[3].fifo_sync_inst_n_17 ),
        .ptp_rd_en_reg(\SEG_LOOP3[2].fifo_sync_inst_n_426 ),
        .ptp_rd_en_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_378 ),
        .ptp_rd_en_reg_1(\SEG_LOOP3[3].fifo_sync_inst_n_374 ),
        .\rd_ptr[2]_i_4__0_0 (\SEG_LOOP3[2].fifo_sync_inst_n_138 ),
        .\rd_ptr[2]_i_4__0_1 (\SEG_LOOP3[2].fifo_sync_inst_n_136 ),
        .\rd_ptr[2]_i_4__0_2 (\SEG_LOOP3[1].fifo_sync_inst_n_161 ),
        .\rd_ptr[2]_i_4__0_3 (\SEG_LOOP3[1].fifo_sync_inst_n_162 ),
        .\rd_ptr_reg[0]_0 ({\dout[3]_3 [135],\dout[3]_3 [133:132],\dout[3]_3 [130],\dout[3]_3 [128],\dout[3]_3 [125],\dout[3]_3 [122],\dout[3]_3 [120],\dout[3]_3 [117],\dout[3]_3 [114],\dout[3]_3 [112],\dout[3]_3 [109],\dout[3]_3 [106],\dout[3]_3 [104],\dout[3]_3 [101],\dout[3]_3 [98],\dout[3]_3 [96],\dout[3]_3 [93],\dout[3]_3 [90],\dout[3]_3 [88],\dout[3]_3 [85],\dout[3]_3 [82],\dout[3]_3 [80],\dout[3]_3 [77],\dout[3]_3 [74],\dout[3]_3 [72],\dout[3]_3 [69],\dout[3]_3 [66],\dout[3]_3 [64],\dout[3]_3 [61],\dout[3]_3 [58],\dout[3]_3 [56],\dout[3]_3 [53],\dout[3]_3 [50],\dout[3]_3 [48],\dout[3]_3 [45],\dout[3]_3 [42],\dout[3]_3 [40],\dout[3]_3 [37],\dout[3]_3 [34],\dout[3]_3 [32],\dout[3]_3 [29],\dout[3]_3 [26],\dout[3]_3 [24],\dout[3]_3 [21],\dout[3]_3 [18],\dout[3]_3 [16],\dout[3]_3 [13],\dout[3]_3 [10],\dout[3]_3 [8],\dout[3]_3 [5],\dout[3]_3 [2],\dout[3]_3 [0]}),
        .\rd_ptr_reg[0]_1 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59),
        .\rd_ptr_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_19 ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_379 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_162 ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_165 ),
        .\rd_ptr_reg[2]_3 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61),
        .\rot_reg[0] (p_0_in[0]),
        .\rot_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_23 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[0].fifo_sync_inst_n_318 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[0].fifo_sync_inst_n_408 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[0].fifo_sync_inst_n_409 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[0].fifo_sync_inst_n_410 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[0].fifo_sync_inst_n_411 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[0].fifo_sync_inst_n_412 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[0].fifo_sync_inst_n_413 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[0].fifo_sync_inst_n_414 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[0].fifo_sync_inst_n_415 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[0].fifo_sync_inst_n_416 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[0].fifo_sync_inst_n_417 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[0].fifo_sync_inst_n_319 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[0].fifo_sync_inst_n_418 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[0].fifo_sync_inst_n_419 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[0].fifo_sync_inst_n_420 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[0].fifo_sync_inst_n_421 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[0].fifo_sync_inst_n_422 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[0].fifo_sync_inst_n_423 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[0].fifo_sync_inst_n_424 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[0].fifo_sync_inst_n_425 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[0].fifo_sync_inst_n_426 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[0].fifo_sync_inst_n_427 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[0].fifo_sync_inst_n_320 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[0].fifo_sync_inst_n_428 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[0].fifo_sync_inst_n_429 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[0].fifo_sync_inst_n_430 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[0].fifo_sync_inst_n_431 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[0].fifo_sync_inst_n_432 ),
        .\rot_reg[0]_125 (\SEG_LOOP3[0].fifo_sync_inst_n_433 ),
        .\rot_reg[0]_126 (\SEG_LOOP3[0].fifo_sync_inst_n_434 ),
        .\rot_reg[0]_127 (\SEG_LOOP3[0].fifo_sync_inst_n_435 ),
        .\rot_reg[0]_128 (\SEG_LOOP3[0].fifo_sync_inst_n_436 ),
        .\rot_reg[0]_129 (\SEG_LOOP3[0].fifo_sync_inst_n_437 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[0].fifo_sync_inst_n_321 ),
        .\rot_reg[0]_130 (\SEG_LOOP3[0].fifo_sync_inst_n_438 ),
        .\rot_reg[0]_131 (\SEG_LOOP3[0].fifo_sync_inst_n_439 ),
        .\rot_reg[0]_132 (\SEG_LOOP3[0].fifo_sync_inst_n_440 ),
        .\rot_reg[0]_133 (\SEG_LOOP3[0].fifo_sync_inst_n_441 ),
        .\rot_reg[0]_134 (\SEG_LOOP3[0].fifo_sync_inst_n_442 ),
        .\rot_reg[0]_135 (\SEG_LOOP3[0].fifo_sync_inst_n_443 ),
        .\rot_reg[0]_136 (\SEG_LOOP3[0].fifo_sync_inst_n_444 ),
        .\rot_reg[0]_137 (\SEG_LOOP3[0].fifo_sync_inst_n_445 ),
        .\rot_reg[0]_138 (\SEG_LOOP3[0].fifo_sync_inst_n_446 ),
        .\rot_reg[0]_139 (\SEG_LOOP3[0].fifo_sync_inst_n_447 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[0].fifo_sync_inst_n_322 ),
        .\rot_reg[0]_140 (\SEG_LOOP3[0].fifo_sync_inst_n_448 ),
        .\rot_reg[0]_141 (\SEG_LOOP3[0].fifo_sync_inst_n_449 ),
        .\rot_reg[0]_142 (\SEG_LOOP3[0].fifo_sync_inst_n_450 ),
        .\rot_reg[0]_143 (\SEG_LOOP3[0].fifo_sync_inst_n_451 ),
        .\rot_reg[0]_144 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_145 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_146 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_147 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_15 (\SEG_LOOP3[0].fifo_sync_inst_n_323 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[0].fifo_sync_inst_n_324 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[0].fifo_sync_inst_n_325 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[0].fifo_sync_inst_n_326 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[0].fifo_sync_inst_n_327 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[0].fifo_sync_inst_n_328 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[0].fifo_sync_inst_n_329 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[0].fifo_sync_inst_n_330 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[0].fifo_sync_inst_n_331 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[0].fifo_sync_inst_n_332 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[0].fifo_sync_inst_n_333 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[0].fifo_sync_inst_n_334 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[0].fifo_sync_inst_n_335 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[0].fifo_sync_inst_n_336 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[0].fifo_sync_inst_n_337 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[0].fifo_sync_inst_n_338 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[0].fifo_sync_inst_n_339 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[0].fifo_sync_inst_n_340 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[0].fifo_sync_inst_n_341 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[0].fifo_sync_inst_n_342 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[0].fifo_sync_inst_n_343 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[0].fifo_sync_inst_n_344 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[0].fifo_sync_inst_n_345 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[0].fifo_sync_inst_n_346 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[0].fifo_sync_inst_n_347 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[0].fifo_sync_inst_n_145 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[0].fifo_sync_inst_n_348 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[0].fifo_sync_inst_n_349 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[0].fifo_sync_inst_n_350 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[0].fifo_sync_inst_n_351 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[0].fifo_sync_inst_n_352 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[0].fifo_sync_inst_n_353 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[0].fifo_sync_inst_n_354 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[0].fifo_sync_inst_n_355 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[0].fifo_sync_inst_n_356 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[0].fifo_sync_inst_n_357 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[0].fifo_sync_inst_n_151 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[0].fifo_sync_inst_n_358 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[0].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[0].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[0].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[0].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[0].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[0].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[0].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[0].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[0].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[0].fifo_sync_inst_n_152 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[0].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[0].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[0].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[0].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[0].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[0].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[0].fifo_sync_inst_n_374 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[0].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[0].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[0].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[0].fifo_sync_inst_n_153 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[0].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[0].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[0].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[0].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[0].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[0].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[0].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[0].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[0].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[0].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[0].fifo_sync_inst_n_155 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[0].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[0].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[0].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[0].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[0].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[0].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[0].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[0].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[0].fifo_sync_inst_n_396 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[0].fifo_sync_inst_n_397 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[0].fifo_sync_inst_n_156 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[0].fifo_sync_inst_n_398 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[0].fifo_sync_inst_n_399 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[0].fifo_sync_inst_n_400 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[0].fifo_sync_inst_n_401 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[0].fifo_sync_inst_n_402 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[0].fifo_sync_inst_n_403 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[0].fifo_sync_inst_n_404 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[0].fifo_sync_inst_n_405 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[0].fifo_sync_inst_n_406 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[0].fifo_sync_inst_n_407 ),
        .\rot_reg[1] (\SEG_LOOP3[0].fifo_sync_inst_n_22 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_146 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .\rot_reg[1]_2 ({\dout[1]_1 [135:134],\dout[1]_1 [132],\dout[1]_1 [130:124],\dout[1]_1 [122:116],\dout[1]_1 [114:108],\dout[1]_1 [106:100],\dout[1]_1 [98:92],\dout[1]_1 [90:84],\dout[1]_1 [82:76],\dout[1]_1 [74:68],\dout[1]_1 [66:60],\dout[1]_1 [58:52],\dout[1]_1 [50:44],\dout[1]_1 [42:36],\dout[1]_1 [34:28],\dout[1]_1 [26:20],\dout[1]_1 [18:12],\dout[1]_1 [10:4],\dout[1]_1 [2:0]}),
        .\rot_reg[1]_3 ({\dout[2]_2 [135],\dout[2]_2 [132],\dout[2]_2 [130],\dout[2]_2 [125],\dout[2]_2 [122],\dout[2]_2 [117],\dout[2]_2 [114],\dout[2]_2 [109],\dout[2]_2 [106],\dout[2]_2 [101],\dout[2]_2 [98],\dout[2]_2 [93],\dout[2]_2 [90],\dout[2]_2 [85],\dout[2]_2 [82],\dout[2]_2 [77],\dout[2]_2 [74],\dout[2]_2 [69],\dout[2]_2 [66],\dout[2]_2 [61],\dout[2]_2 [58],\dout[2]_2 [53],\dout[2]_2 [50],\dout[2]_2 [45],\dout[2]_2 [42],\dout[2]_2 [37],\dout[2]_2 [34],\dout[2]_2 [29],\dout[2]_2 [26],\dout[2]_2 [21],\dout[2]_2 [18],\dout[2]_2 [13],\dout[2]_2 [10],\dout[2]_2 [5],\dout[2]_2 [2]}),
        .\rot_reg[1]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_160 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[13:12],lbus_mty[2]}),
        .rx_clk_1({lbus_data[390:389],lbus_data[385:384],lbus_data[398:397],lbus_data[393:392],lbus_data[406:405],lbus_data[401:400],lbus_data[414:413],lbus_data[409:408],lbus_data[422:421],lbus_data[417:416],lbus_data[430:429],lbus_data[425:424],lbus_data[438:437],lbus_data[433:432],lbus_data[446:445],lbus_data[441:440],lbus_data[454:453],lbus_data[449:448],lbus_data[462:461],lbus_data[457:456],lbus_data[470:469],lbus_data[465:464],lbus_data[478:477],lbus_data[473:472],lbus_data[486:485],lbus_data[481:480],lbus_data[494:493],lbus_data[489:488],lbus_data[502:501],lbus_data[497:496],lbus_data[510:509],lbus_data[505:504],lbus_data[7],lbus_data[5:4],lbus_data[2:0],lbus_data[15],lbus_data[13:12],lbus_data[10:8],lbus_data[23],lbus_data[21:20],lbus_data[18:16],lbus_data[31],lbus_data[29:28],lbus_data[26:24],lbus_data[39],lbus_data[37:36],lbus_data[34:32],lbus_data[47],lbus_data[45:44],lbus_data[42:40],lbus_data[55],lbus_data[53:52],lbus_data[50:48],lbus_data[63],lbus_data[61:60],lbus_data[58:56],lbus_data[71],lbus_data[69:68],lbus_data[66:64],lbus_data[79],lbus_data[77:76],lbus_data[74:72],lbus_data[87],lbus_data[85:84],lbus_data[82:80],lbus_data[95],lbus_data[93:92],lbus_data[90:88],lbus_data[103],lbus_data[101:100],lbus_data[98:96],lbus_data[111],lbus_data[109:108],lbus_data[106:104],lbus_data[119],lbus_data[117:116],lbus_data[114:112],lbus_data[127],lbus_data[125:124],lbus_data[122:120]}),
        .\wr_ptr_reg[0]_0 (SR),
        .\wr_ptr_reg[2]_0 (full[0]),
        .\wr_ptr_reg[2]_1 (data_valid[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_fifo_23 \SEG_LOOP3[1].fifo_sync_inst 
       (.D({\SEG_LOOP3[1].fifo_sync_inst_n_0 ,\SEG_LOOP3[1].fifo_sync_inst_n_1 ,mty_to_tkeep0_return[13],mty_to_tkeep0_return[11:9],mty_to_tkeep0_return[7:5],mty_to_tkeep0_return[3],\SEG_LOOP3[1].fifo_sync_inst_n_10 ,\SEG_LOOP3[1].fifo_sync_inst_n_11 }),
        .E(sel),
        .Q(rot_reg),
        .SR(\SEG_LOOP3[1].fifo_sync_inst_n_164 ),
        .\axis_tdata_reg[102] (\SEG_LOOP3[3].fifo_sync_inst_n_335 ),
        .\axis_tdata_reg[107] (\SEG_LOOP3[2].fifo_sync_inst_n_431 ),
        .\axis_tdata_reg[110] (\SEG_LOOP3[3].fifo_sync_inst_n_332 ),
        .\axis_tdata_reg[115] (\SEG_LOOP3[2].fifo_sync_inst_n_430 ),
        .\axis_tdata_reg[118] (\SEG_LOOP3[3].fifo_sync_inst_n_329 ),
        .\axis_tdata_reg[11] (\SEG_LOOP3[2].fifo_sync_inst_n_443 ),
        .\axis_tdata_reg[123] (\SEG_LOOP3[2].fifo_sync_inst_n_429 ),
        .\axis_tdata_reg[126] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[126]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_326 ),
        .\axis_tdata_reg[128] (\SEG_LOOP3[0].fifo_sync_inst_n_426 ),
        .\axis_tdata_reg[130] (\SEG_LOOP3[0].fifo_sync_inst_n_428 ),
        .\axis_tdata_reg[131] (\SEG_LOOP3[3].fifo_sync_inst_n_322 ),
        .\axis_tdata_reg[133] (\SEG_LOOP3[0].fifo_sync_inst_n_429 ),
        .\axis_tdata_reg[135] (\SEG_LOOP3[3].fifo_sync_inst_n_323 ),
        .\axis_tdata_reg[135]_0 (\wr_ptr_reg[0] ),
        .\axis_tdata_reg[136] (\SEG_LOOP3[0].fifo_sync_inst_n_421 ),
        .\axis_tdata_reg[138] (\SEG_LOOP3[0].fifo_sync_inst_n_423 ),
        .\axis_tdata_reg[139] (\SEG_LOOP3[3].fifo_sync_inst_n_320 ),
        .\axis_tdata_reg[141] (\SEG_LOOP3[0].fifo_sync_inst_n_424 ),
        .\axis_tdata_reg[143] (\SEG_LOOP3[3].fifo_sync_inst_n_321 ),
        .\axis_tdata_reg[144] (\SEG_LOOP3[0].fifo_sync_inst_n_416 ),
        .\axis_tdata_reg[146] (\SEG_LOOP3[0].fifo_sync_inst_n_418 ),
        .\axis_tdata_reg[147] (\SEG_LOOP3[3].fifo_sync_inst_n_318 ),
        .\axis_tdata_reg[149] (\SEG_LOOP3[0].fifo_sync_inst_n_419 ),
        .\axis_tdata_reg[14] (\SEG_LOOP3[3].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[151] (\SEG_LOOP3[3].fifo_sync_inst_n_319 ),
        .\axis_tdata_reg[152] (\SEG_LOOP3[0].fifo_sync_inst_n_411 ),
        .\axis_tdata_reg[154] (\SEG_LOOP3[0].fifo_sync_inst_n_413 ),
        .\axis_tdata_reg[155] (\SEG_LOOP3[3].fifo_sync_inst_n_316 ),
        .\axis_tdata_reg[157] (\SEG_LOOP3[0].fifo_sync_inst_n_414 ),
        .\axis_tdata_reg[159] (\SEG_LOOP3[3].fifo_sync_inst_n_317 ),
        .\axis_tdata_reg[160] (\SEG_LOOP3[0].fifo_sync_inst_n_406 ),
        .\axis_tdata_reg[162] (\SEG_LOOP3[0].fifo_sync_inst_n_408 ),
        .\axis_tdata_reg[163] (\SEG_LOOP3[3].fifo_sync_inst_n_314 ),
        .\axis_tdata_reg[165] (\SEG_LOOP3[0].fifo_sync_inst_n_409 ),
        .\axis_tdata_reg[167] (\SEG_LOOP3[3].fifo_sync_inst_n_315 ),
        .\axis_tdata_reg[168] (\SEG_LOOP3[0].fifo_sync_inst_n_401 ),
        .\axis_tdata_reg[170] (\SEG_LOOP3[0].fifo_sync_inst_n_403 ),
        .\axis_tdata_reg[171] (\SEG_LOOP3[3].fifo_sync_inst_n_312 ),
        .\axis_tdata_reg[173] (\SEG_LOOP3[0].fifo_sync_inst_n_404 ),
        .\axis_tdata_reg[175] (\SEG_LOOP3[3].fifo_sync_inst_n_313 ),
        .\axis_tdata_reg[176] (\SEG_LOOP3[0].fifo_sync_inst_n_396 ),
        .\axis_tdata_reg[178] (\SEG_LOOP3[0].fifo_sync_inst_n_398 ),
        .\axis_tdata_reg[179] (\SEG_LOOP3[3].fifo_sync_inst_n_310 ),
        .\axis_tdata_reg[181] (\SEG_LOOP3[0].fifo_sync_inst_n_399 ),
        .\axis_tdata_reg[183] (\SEG_LOOP3[3].fifo_sync_inst_n_311 ),
        .\axis_tdata_reg[184] (\SEG_LOOP3[0].fifo_sync_inst_n_391 ),
        .\axis_tdata_reg[186] (\SEG_LOOP3[0].fifo_sync_inst_n_393 ),
        .\axis_tdata_reg[187] (\SEG_LOOP3[3].fifo_sync_inst_n_308 ),
        .\axis_tdata_reg[189] (\SEG_LOOP3[0].fifo_sync_inst_n_394 ),
        .\axis_tdata_reg[191] (\SEG_LOOP3[3].fifo_sync_inst_n_309 ),
        .\axis_tdata_reg[192] (\SEG_LOOP3[0].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[194] (\SEG_LOOP3[0].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[195] (\SEG_LOOP3[3].fifo_sync_inst_n_306 ),
        .\axis_tdata_reg[197] (\SEG_LOOP3[0].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[199] (\SEG_LOOP3[3].fifo_sync_inst_n_307 ),
        .\axis_tdata_reg[19] (\SEG_LOOP3[2].fifo_sync_inst_n_442 ),
        .\axis_tdata_reg[200] (\SEG_LOOP3[0].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[202] (\SEG_LOOP3[0].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[203] (\SEG_LOOP3[3].fifo_sync_inst_n_304 ),
        .\axis_tdata_reg[205] (\SEG_LOOP3[0].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[207] (\SEG_LOOP3[3].fifo_sync_inst_n_305 ),
        .\axis_tdata_reg[208] (\SEG_LOOP3[0].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[210] (\SEG_LOOP3[0].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[211] (\SEG_LOOP3[3].fifo_sync_inst_n_302 ),
        .\axis_tdata_reg[213] (\SEG_LOOP3[0].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[215] (\SEG_LOOP3[3].fifo_sync_inst_n_303 ),
        .\axis_tdata_reg[216] (\SEG_LOOP3[0].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[218] (\SEG_LOOP3[0].fifo_sync_inst_n_373 ),
        .\axis_tdata_reg[219] (\SEG_LOOP3[3].fifo_sync_inst_n_300 ),
        .\axis_tdata_reg[221] (\SEG_LOOP3[0].fifo_sync_inst_n_374 ),
        .\axis_tdata_reg[223] (\SEG_LOOP3[3].fifo_sync_inst_n_301 ),
        .\axis_tdata_reg[224] (\SEG_LOOP3[0].fifo_sync_inst_n_366 ),
        .\axis_tdata_reg[226] (\SEG_LOOP3[0].fifo_sync_inst_n_368 ),
        .\axis_tdata_reg[227] (\SEG_LOOP3[3].fifo_sync_inst_n_298 ),
        .\axis_tdata_reg[229] (\SEG_LOOP3[0].fifo_sync_inst_n_369 ),
        .\axis_tdata_reg[22] (\SEG_LOOP3[3].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[231] (\SEG_LOOP3[3].fifo_sync_inst_n_299 ),
        .\axis_tdata_reg[232] (\SEG_LOOP3[0].fifo_sync_inst_n_361 ),
        .\axis_tdata_reg[234] (\SEG_LOOP3[0].fifo_sync_inst_n_363 ),
        .\axis_tdata_reg[235] (\SEG_LOOP3[3].fifo_sync_inst_n_296 ),
        .\axis_tdata_reg[237] (\SEG_LOOP3[0].fifo_sync_inst_n_364 ),
        .\axis_tdata_reg[239] (\SEG_LOOP3[3].fifo_sync_inst_n_297 ),
        .\axis_tdata_reg[240] (\SEG_LOOP3[0].fifo_sync_inst_n_356 ),
        .\axis_tdata_reg[242] (\SEG_LOOP3[0].fifo_sync_inst_n_358 ),
        .\axis_tdata_reg[243] (\SEG_LOOP3[3].fifo_sync_inst_n_294 ),
        .\axis_tdata_reg[245] (\SEG_LOOP3[0].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[247] (\SEG_LOOP3[3].fifo_sync_inst_n_295 ),
        .\axis_tdata_reg[248] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[248]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[248]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_351 ),
        .\axis_tdata_reg[250] (\SEG_LOOP3[0].fifo_sync_inst_n_353 ),
        .\axis_tdata_reg[251] (\SEG_LOOP3[3].fifo_sync_inst_n_292 ),
        .\axis_tdata_reg[253] (\SEG_LOOP3[0].fifo_sync_inst_n_354 ),
        .\axis_tdata_reg[255] (\SEG_LOOP3[3].fifo_sync_inst_n_293 ),
        .\axis_tdata_reg[27] (\SEG_LOOP3[2].fifo_sync_inst_n_441 ),
        .\axis_tdata_reg[30] (\SEG_LOOP3[3].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[324] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[35] (\SEG_LOOP3[2].fifo_sync_inst_n_440 ),
        .\axis_tdata_reg[38] (\SEG_LOOP3[3].fifo_sync_inst_n_359 ),
        .\axis_tdata_reg[3] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[3]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_444 ),
        .\axis_tdata_reg[43] (\SEG_LOOP3[2].fifo_sync_inst_n_439 ),
        .\axis_tdata_reg[46] (\SEG_LOOP3[3].fifo_sync_inst_n_356 ),
        .\axis_tdata_reg[51] (\SEG_LOOP3[2].fifo_sync_inst_n_438 ),
        .\axis_tdata_reg[54] (\SEG_LOOP3[3].fifo_sync_inst_n_353 ),
        .\axis_tdata_reg[59] (\SEG_LOOP3[2].fifo_sync_inst_n_437 ),
        .\axis_tdata_reg[62] (\SEG_LOOP3[3].fifo_sync_inst_n_350 ),
        .\axis_tdata_reg[67] (\SEG_LOOP3[2].fifo_sync_inst_n_436 ),
        .\axis_tdata_reg[6] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[6]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_371 ),
        .\axis_tdata_reg[70] (\SEG_LOOP3[3].fifo_sync_inst_n_347 ),
        .\axis_tdata_reg[75] (\SEG_LOOP3[2].fifo_sync_inst_n_435 ),
        .\axis_tdata_reg[78] (\SEG_LOOP3[3].fifo_sync_inst_n_344 ),
        .\axis_tdata_reg[83] (\SEG_LOOP3[2].fifo_sync_inst_n_434 ),
        .\axis_tdata_reg[86] (\SEG_LOOP3[3].fifo_sync_inst_n_341 ),
        .\axis_tdata_reg[91] (\SEG_LOOP3[2].fifo_sync_inst_n_433 ),
        .\axis_tdata_reg[94] (\SEG_LOOP3[3].fifo_sync_inst_n_338 ),
        .\axis_tdata_reg[99] (\SEG_LOOP3[2].fifo_sync_inst_n_432 ),
        .\axis_tkeep[63]_i_17_0 ({\dout[3]_3 [135],\dout[3]_3 [133:131],\dout[3]_3 [125],\dout[3]_3 [123],\dout[3]_3 [117],\dout[3]_3 [115],\dout[3]_3 [109],\dout[3]_3 [107],\dout[3]_3 [101],\dout[3]_3 [99],\dout[3]_3 [93],\dout[3]_3 [91],\dout[3]_3 [85],\dout[3]_3 [83],\dout[3]_3 [77],\dout[3]_3 [75],\dout[3]_3 [69],\dout[3]_3 [67],\dout[3]_3 [61],\dout[3]_3 [59],\dout[3]_3 [53],\dout[3]_3 [51],\dout[3]_3 [45],\dout[3]_3 [43],\dout[3]_3 [37],\dout[3]_3 [35],\dout[3]_3 [29],\dout[3]_3 [27],\dout[3]_3 [21],\dout[3]_3 [19],\dout[3]_3 [13],\dout[3]_3 [11],\dout[3]_3 [5],\dout[3]_3 [3]}),
        .\axis_tkeep[63]_i_3 (\SEG_LOOP3[1].fifo_sync_inst_n_165 ),
        .\axis_tkeep[63]_i_3_0 ({data_valid[3:2],data_valid[0]}),
        .\axis_tkeep[63]_i_5 (\SEG_LOOP3[2].fifo_sync_inst_n_139 ),
        .\axis_tkeep[63]_i_5_0 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .\axis_tkeep_reg[22] (lbus_mty[5]),
        .\axis_tkeep_reg[22]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_433 ),
        .\axis_tkeep_reg[22]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_324 ),
        .\axis_tkeep_reg[31] (\SEG_LOOP3[0].fifo_sync_inst_n_431 ),
        .\axis_tkeep_reg[8] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68),
        .\axis_tkeep_reg[8]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_445 ),
        .axis_tlast_reg(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61),
        .axis_tlast_reg_0(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59),
        .axis_tlast_reg_1(\SEG_LOOP3[2].fifo_sync_inst_n_428 ),
        .axis_tlast_reg_2(\SEG_LOOP3[3].fifo_sync_inst_n_156 ),
        .axis_tlast_reg_3(\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .axis_tuser_reg(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[3].fifo_sync_inst_n_373 ),
        .data_valid(data_valid[1]),
        .dout(\dout[1]_1 ),
        .full({full[3:2],full[0]}),
        .lbus_err(lbus_err[0]),
        .ptp_rd_en_reg(\SEG_LOOP3[0].fifo_sync_inst_n_145 ),
        .\rd_ptr_reg[0]_0 ({\dout[2]_2 [135:130],\dout[2]_2 [128:122],\dout[2]_2 [120:114],\dout[2]_2 [112:106],\dout[2]_2 [104:98],\dout[2]_2 [96:90],\dout[2]_2 [88:82],\dout[2]_2 [80:74],\dout[2]_2 [72:66],\dout[2]_2 [64:58],\dout[2]_2 [56:50],\dout[2]_2 [48:42],\dout[2]_2 [40:34],\dout[2]_2 [32:26],\dout[2]_2 [24:18],\dout[2]_2 [16:10],\dout[2]_2 [8:2],\dout[2]_2 [0]}),
        .\rd_ptr_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_156 ),
        .\rd_ptr_reg[0]_2 (SR),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_22 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_155 ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_153 ),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_161 ),
        .\rd_ptr_reg[2]_4 (\SEG_LOOP3[2].fifo_sync_inst_n_143 ),
        .\rot[1]_i_12 (\SEG_LOOP3[1].fifo_sync_inst_n_19 ),
        .\rot_reg[0] (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_18 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_158 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[1].fifo_sync_inst_n_171 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[1].fifo_sync_inst_n_261 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[1].fifo_sync_inst_n_262 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[1].fifo_sync_inst_n_263 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[1].fifo_sync_inst_n_264 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[1].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[1].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[1].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[1].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[1].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[1].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[1].fifo_sync_inst_n_172 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[1].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[1].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[1].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[1].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[1].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[1].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[1].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[1].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[1].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[1].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[1].fifo_sync_inst_n_173 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[1].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0]_125 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_13 (\SEG_LOOP3[1].fifo_sync_inst_n_174 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[1].fifo_sync_inst_n_175 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[1].fifo_sync_inst_n_176 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[1].fifo_sync_inst_n_177 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[1].fifo_sync_inst_n_178 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[1].fifo_sync_inst_n_179 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[1].fifo_sync_inst_n_180 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[1].fifo_sync_inst_n_181 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[1].fifo_sync_inst_n_182 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[1].fifo_sync_inst_n_183 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[1].fifo_sync_inst_n_184 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[1].fifo_sync_inst_n_185 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[1].fifo_sync_inst_n_186 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[1].fifo_sync_inst_n_187 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[1].fifo_sync_inst_n_188 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[1].fifo_sync_inst_n_189 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[1].fifo_sync_inst_n_190 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[1].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[1].fifo_sync_inst_n_191 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[1].fifo_sync_inst_n_192 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[1].fifo_sync_inst_n_193 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[1].fifo_sync_inst_n_194 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[1].fifo_sync_inst_n_195 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[1].fifo_sync_inst_n_196 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[1].fifo_sync_inst_n_197 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[1].fifo_sync_inst_n_198 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[1].fifo_sync_inst_n_199 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[1].fifo_sync_inst_n_200 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_163 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[1].fifo_sync_inst_n_201 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[1].fifo_sync_inst_n_202 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[1].fifo_sync_inst_n_203 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[1].fifo_sync_inst_n_204 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[1].fifo_sync_inst_n_205 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[1].fifo_sync_inst_n_206 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[1].fifo_sync_inst_n_207 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[1].fifo_sync_inst_n_208 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[1].fifo_sync_inst_n_209 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[1].fifo_sync_inst_n_210 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[1].fifo_sync_inst_n_166 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[1].fifo_sync_inst_n_211 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[1].fifo_sync_inst_n_212 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[1].fifo_sync_inst_n_213 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[1].fifo_sync_inst_n_214 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[1].fifo_sync_inst_n_215 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[1].fifo_sync_inst_n_216 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[1].fifo_sync_inst_n_217 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[1].fifo_sync_inst_n_218 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[1].fifo_sync_inst_n_219 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[1].fifo_sync_inst_n_220 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[1].fifo_sync_inst_n_167 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[1].fifo_sync_inst_n_221 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[1].fifo_sync_inst_n_222 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[1].fifo_sync_inst_n_223 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[1].fifo_sync_inst_n_224 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[1].fifo_sync_inst_n_225 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[1].fifo_sync_inst_n_226 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[1].fifo_sync_inst_n_227 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[1].fifo_sync_inst_n_228 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[1].fifo_sync_inst_n_229 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[1].fifo_sync_inst_n_230 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[1].fifo_sync_inst_n_168 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[1].fifo_sync_inst_n_231 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[1].fifo_sync_inst_n_232 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[1].fifo_sync_inst_n_233 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[1].fifo_sync_inst_n_234 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[1].fifo_sync_inst_n_235 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[1].fifo_sync_inst_n_236 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[1].fifo_sync_inst_n_237 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[1].fifo_sync_inst_n_238 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[1].fifo_sync_inst_n_239 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[1].fifo_sync_inst_n_240 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[1].fifo_sync_inst_n_169 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[1].fifo_sync_inst_n_241 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[1].fifo_sync_inst_n_242 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[1].fifo_sync_inst_n_243 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[1].fifo_sync_inst_n_244 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[1].fifo_sync_inst_n_245 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[1].fifo_sync_inst_n_246 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[1].fifo_sync_inst_n_247 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[1].fifo_sync_inst_n_248 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[1].fifo_sync_inst_n_249 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[1].fifo_sync_inst_n_250 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[1].fifo_sync_inst_n_170 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[1].fifo_sync_inst_n_251 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[1].fifo_sync_inst_n_252 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[1].fifo_sync_inst_n_253 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[1].fifo_sync_inst_n_254 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[1].fifo_sync_inst_n_255 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[1].fifo_sync_inst_n_256 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[1].fifo_sync_inst_n_257 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[1].fifo_sync_inst_n_258 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[1].fifo_sync_inst_n_259 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[1].fifo_sync_inst_n_260 ),
        .\rot_reg[1] (\SEG_LOOP3[1].fifo_sync_inst_n_161 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_162 ),
        .\rot_reg[1]_1 ({\dout[0]_0 [135],\dout[0]_0 [133],\dout[0]_0 [131],\dout[0]_0 [125],\dout[0]_0 [123],\dout[0]_0 [117],\dout[0]_0 [115],\dout[0]_0 [109],\dout[0]_0 [107],\dout[0]_0 [101],\dout[0]_0 [99],\dout[0]_0 [93],\dout[0]_0 [91],\dout[0]_0 [85],\dout[0]_0 [83],\dout[0]_0 [77],\dout[0]_0 [75],\dout[0]_0 [69],\dout[0]_0 [67],\dout[0]_0 [61],\dout[0]_0 [59],\dout[0]_0 [53],\dout[0]_0 [51],\dout[0]_0 [45],\dout[0]_0 [43],\dout[0]_0 [37],\dout[0]_0 [35],\dout[0]_0 [29],\dout[0]_0 [27],\dout[0]_0 [21],\dout[0]_0 [19],\dout[0]_0 [13],\dout[0]_0 [11],\dout[0]_0 [5],\dout[0]_0 [3]}),
        .\rot_reg[1]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_154 ),
        .\rot_reg[1]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_15 ),
        .\rot_reg[1]_4 (\SEG_LOOP3[0].fifo_sync_inst_n_152 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[0].fifo_sync_inst_n_151 ),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[7:6],lbus_mty[3]}),
        .rx_clk_1({lbus_data[135],lbus_data[133],lbus_data[131:130],lbus_data[128],lbus_data[143],lbus_data[141],lbus_data[139:138],lbus_data[136],lbus_data[151],lbus_data[149],lbus_data[147:146],lbus_data[144],lbus_data[159],lbus_data[157],lbus_data[155:154],lbus_data[152],lbus_data[167],lbus_data[165],lbus_data[163:162],lbus_data[160],lbus_data[175],lbus_data[173],lbus_data[171:170],lbus_data[168],lbus_data[183],lbus_data[181],lbus_data[179:178],lbus_data[176],lbus_data[191],lbus_data[189],lbus_data[187:186],lbus_data[184],lbus_data[199],lbus_data[197],lbus_data[195:194],lbus_data[192],lbus_data[207],lbus_data[205],lbus_data[203:202],lbus_data[200],lbus_data[215],lbus_data[213],lbus_data[211:210],lbus_data[208],lbus_data[223],lbus_data[221],lbus_data[219:218],lbus_data[216],lbus_data[231],lbus_data[229],lbus_data[227:226],lbus_data[224],lbus_data[239],lbus_data[237],lbus_data[235:234],lbus_data[232],lbus_data[247],lbus_data[245],lbus_data[243:242],lbus_data[240],lbus_data[255],lbus_data[253],lbus_data[251:250],lbus_data[248],lbus_data[6],lbus_data[3],lbus_data[14],lbus_data[11],lbus_data[22],lbus_data[19],lbus_data[30],lbus_data[27],lbus_data[38],lbus_data[35],lbus_data[46],lbus_data[43],lbus_data[54],lbus_data[51],lbus_data[62],lbus_data[59],lbus_data[70],lbus_data[67],lbus_data[78],lbus_data[75],lbus_data[86],lbus_data[83],lbus_data[94],lbus_data[91],lbus_data[102],lbus_data[99],lbus_data[110],lbus_data[107],lbus_data[118],lbus_data[115],lbus_data[126],lbus_data[123]}),
        .rx_clk_2(\SEG_LOOP3[1].fifo_sync_inst_n_378 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[2]_0 (full[1]),
        .\wr_ptr_reg[2]_1 (rd_ptr0_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_fifo_24 \SEG_LOOP3[2].fifo_sync_inst 
       (.D({\SEG_LOOP3[2].fifo_sync_inst_n_0 ,\SEG_LOOP3[2].fifo_sync_inst_n_1 ,mty_to_tkeep1_return[13],mty_to_tkeep1_return[11:9],mty_to_tkeep1_return[7:5],mty_to_tkeep1_return[3],\SEG_LOOP3[2].fifo_sync_inst_n_10 ,\SEG_LOOP3[2].fifo_sync_inst_n_11 }),
        .E(rd_ptr0_1),
        .Q(rot_reg),
        .SR(SR),
        .\axis_tdata_reg[123] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[129] (\SEG_LOOP3[0].fifo_sync_inst_n_427 ),
        .\axis_tdata_reg[132] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[132]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[134] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[134]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_430 ),
        .\axis_tdata_reg[137] (\SEG_LOOP3[0].fifo_sync_inst_n_422 ),
        .\axis_tdata_reg[140] (\SEG_LOOP3[3].fifo_sync_inst_n_389 ),
        .\axis_tdata_reg[142] (\SEG_LOOP3[0].fifo_sync_inst_n_425 ),
        .\axis_tdata_reg[145] (\SEG_LOOP3[0].fifo_sync_inst_n_417 ),
        .\axis_tdata_reg[148] (\SEG_LOOP3[3].fifo_sync_inst_n_388 ),
        .\axis_tdata_reg[150] (\SEG_LOOP3[0].fifo_sync_inst_n_420 ),
        .\axis_tdata_reg[153] (\SEG_LOOP3[0].fifo_sync_inst_n_412 ),
        .\axis_tdata_reg[156] (\SEG_LOOP3[3].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[158] (\SEG_LOOP3[0].fifo_sync_inst_n_415 ),
        .\axis_tdata_reg[161] (\SEG_LOOP3[0].fifo_sync_inst_n_407 ),
        .\axis_tdata_reg[164] (\SEG_LOOP3[3].fifo_sync_inst_n_386 ),
        .\axis_tdata_reg[166] (\SEG_LOOP3[0].fifo_sync_inst_n_410 ),
        .\axis_tdata_reg[169] (\SEG_LOOP3[0].fifo_sync_inst_n_402 ),
        .\axis_tdata_reg[172] (\SEG_LOOP3[3].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[174] (\SEG_LOOP3[0].fifo_sync_inst_n_405 ),
        .\axis_tdata_reg[177] (\SEG_LOOP3[0].fifo_sync_inst_n_397 ),
        .\axis_tdata_reg[180] (\SEG_LOOP3[3].fifo_sync_inst_n_384 ),
        .\axis_tdata_reg[182] (\SEG_LOOP3[0].fifo_sync_inst_n_400 ),
        .\axis_tdata_reg[185] (\SEG_LOOP3[0].fifo_sync_inst_n_392 ),
        .\axis_tdata_reg[188] (\SEG_LOOP3[3].fifo_sync_inst_n_383 ),
        .\axis_tdata_reg[190] (\SEG_LOOP3[0].fifo_sync_inst_n_395 ),
        .\axis_tdata_reg[193] (\SEG_LOOP3[0].fifo_sync_inst_n_387 ),
        .\axis_tdata_reg[196] (\SEG_LOOP3[3].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[198] (\SEG_LOOP3[0].fifo_sync_inst_n_390 ),
        .\axis_tdata_reg[201] (\SEG_LOOP3[0].fifo_sync_inst_n_382 ),
        .\axis_tdata_reg[204] (\SEG_LOOP3[3].fifo_sync_inst_n_381 ),
        .\axis_tdata_reg[206] (\SEG_LOOP3[0].fifo_sync_inst_n_385 ),
        .\axis_tdata_reg[209] (\SEG_LOOP3[0].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[212] (\SEG_LOOP3[3].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[214] (\SEG_LOOP3[0].fifo_sync_inst_n_380 ),
        .\axis_tdata_reg[217] (\SEG_LOOP3[0].fifo_sync_inst_n_372 ),
        .\axis_tdata_reg[220] (\SEG_LOOP3[3].fifo_sync_inst_n_379 ),
        .\axis_tdata_reg[222] (\SEG_LOOP3[0].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[225] (\SEG_LOOP3[0].fifo_sync_inst_n_367 ),
        .\axis_tdata_reg[228] (\SEG_LOOP3[3].fifo_sync_inst_n_378 ),
        .\axis_tdata_reg[230] (\SEG_LOOP3[0].fifo_sync_inst_n_370 ),
        .\axis_tdata_reg[233] (\SEG_LOOP3[0].fifo_sync_inst_n_362 ),
        .\axis_tdata_reg[236] (\SEG_LOOP3[3].fifo_sync_inst_n_377 ),
        .\axis_tdata_reg[238] (\SEG_LOOP3[0].fifo_sync_inst_n_365 ),
        .\axis_tdata_reg[241] (\SEG_LOOP3[0].fifo_sync_inst_n_357 ),
        .\axis_tdata_reg[244] (\SEG_LOOP3[3].fifo_sync_inst_n_376 ),
        .\axis_tdata_reg[246] (\SEG_LOOP3[0].fifo_sync_inst_n_360 ),
        .\axis_tdata_reg[249] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[249]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_352 ),
        .\axis_tdata_reg[252] (\SEG_LOOP3[3].fifo_sync_inst_n_375 ),
        .\axis_tdata_reg[254] (\SEG_LOOP3[0].fifo_sync_inst_n_355 ),
        .\axis_tdata_reg[257] (\SEG_LOOP3[0].fifo_sync_inst_n_348 ),
        .\axis_tdata_reg[259] (\SEG_LOOP3[1].fifo_sync_inst_n_258 ),
        .\axis_tdata_reg[261] (\SEG_LOOP3[1].fifo_sync_inst_n_260 ),
        .\axis_tdata_reg[263] (\SEG_LOOP3[0].fifo_sync_inst_n_349 ),
        .\axis_tdata_reg[263]_0 (\wr_ptr_reg[0]_0 ),
        .\axis_tdata_reg[265] (\SEG_LOOP3[0].fifo_sync_inst_n_346 ),
        .\axis_tdata_reg[267] (\SEG_LOOP3[1].fifo_sync_inst_n_253 ),
        .\axis_tdata_reg[269] (\SEG_LOOP3[1].fifo_sync_inst_n_255 ),
        .\axis_tdata_reg[271] (\SEG_LOOP3[0].fifo_sync_inst_n_347 ),
        .\axis_tdata_reg[273] (\SEG_LOOP3[0].fifo_sync_inst_n_344 ),
        .\axis_tdata_reg[275] (\SEG_LOOP3[1].fifo_sync_inst_n_248 ),
        .\axis_tdata_reg[277] (\SEG_LOOP3[1].fifo_sync_inst_n_250 ),
        .\axis_tdata_reg[279] (\SEG_LOOP3[0].fifo_sync_inst_n_345 ),
        .\axis_tdata_reg[281] (\SEG_LOOP3[0].fifo_sync_inst_n_342 ),
        .\axis_tdata_reg[283] (\SEG_LOOP3[1].fifo_sync_inst_n_243 ),
        .\axis_tdata_reg[285] (\SEG_LOOP3[1].fifo_sync_inst_n_245 ),
        .\axis_tdata_reg[287] (\SEG_LOOP3[0].fifo_sync_inst_n_343 ),
        .\axis_tdata_reg[289] (\SEG_LOOP3[0].fifo_sync_inst_n_340 ),
        .\axis_tdata_reg[291] (\SEG_LOOP3[1].fifo_sync_inst_n_238 ),
        .\axis_tdata_reg[293] (\SEG_LOOP3[1].fifo_sync_inst_n_240 ),
        .\axis_tdata_reg[295] (\SEG_LOOP3[0].fifo_sync_inst_n_341 ),
        .\axis_tdata_reg[297] (\SEG_LOOP3[0].fifo_sync_inst_n_338 ),
        .\axis_tdata_reg[299] (\SEG_LOOP3[1].fifo_sync_inst_n_233 ),
        .\axis_tdata_reg[301] (\SEG_LOOP3[1].fifo_sync_inst_n_235 ),
        .\axis_tdata_reg[303] (\SEG_LOOP3[0].fifo_sync_inst_n_339 ),
        .\axis_tdata_reg[305] (\SEG_LOOP3[0].fifo_sync_inst_n_336 ),
        .\axis_tdata_reg[307] (\SEG_LOOP3[1].fifo_sync_inst_n_228 ),
        .\axis_tdata_reg[309] (\SEG_LOOP3[1].fifo_sync_inst_n_230 ),
        .\axis_tdata_reg[311] (\SEG_LOOP3[0].fifo_sync_inst_n_337 ),
        .\axis_tdata_reg[313] (\SEG_LOOP3[0].fifo_sync_inst_n_334 ),
        .\axis_tdata_reg[315] (\SEG_LOOP3[1].fifo_sync_inst_n_223 ),
        .\axis_tdata_reg[317] (\SEG_LOOP3[1].fifo_sync_inst_n_225 ),
        .\axis_tdata_reg[319] (\SEG_LOOP3[0].fifo_sync_inst_n_335 ),
        .\axis_tdata_reg[321] (\SEG_LOOP3[0].fifo_sync_inst_n_332 ),
        .\axis_tdata_reg[323] (\SEG_LOOP3[1].fifo_sync_inst_n_218 ),
        .\axis_tdata_reg[325] (\SEG_LOOP3[1].fifo_sync_inst_n_220 ),
        .\axis_tdata_reg[327] (\SEG_LOOP3[0].fifo_sync_inst_n_333 ),
        .\axis_tdata_reg[329] (\SEG_LOOP3[0].fifo_sync_inst_n_330 ),
        .\axis_tdata_reg[331] (\SEG_LOOP3[1].fifo_sync_inst_n_213 ),
        .\axis_tdata_reg[333] (\SEG_LOOP3[1].fifo_sync_inst_n_215 ),
        .\axis_tdata_reg[335] (\SEG_LOOP3[0].fifo_sync_inst_n_331 ),
        .\axis_tdata_reg[337] (\SEG_LOOP3[0].fifo_sync_inst_n_328 ),
        .\axis_tdata_reg[339] (\SEG_LOOP3[1].fifo_sync_inst_n_208 ),
        .\axis_tdata_reg[341] (\SEG_LOOP3[1].fifo_sync_inst_n_210 ),
        .\axis_tdata_reg[343] (\SEG_LOOP3[0].fifo_sync_inst_n_329 ),
        .\axis_tdata_reg[345] (\SEG_LOOP3[0].fifo_sync_inst_n_326 ),
        .\axis_tdata_reg[347] (\SEG_LOOP3[1].fifo_sync_inst_n_203 ),
        .\axis_tdata_reg[349] (\SEG_LOOP3[1].fifo_sync_inst_n_205 ),
        .\axis_tdata_reg[351] (\SEG_LOOP3[0].fifo_sync_inst_n_327 ),
        .\axis_tdata_reg[353] (\SEG_LOOP3[0].fifo_sync_inst_n_324 ),
        .\axis_tdata_reg[355] (\SEG_LOOP3[1].fifo_sync_inst_n_198 ),
        .\axis_tdata_reg[357] (\SEG_LOOP3[1].fifo_sync_inst_n_200 ),
        .\axis_tdata_reg[359] (\SEG_LOOP3[0].fifo_sync_inst_n_325 ),
        .\axis_tdata_reg[361] (\SEG_LOOP3[0].fifo_sync_inst_n_322 ),
        .\axis_tdata_reg[363] (\SEG_LOOP3[1].fifo_sync_inst_n_193 ),
        .\axis_tdata_reg[365] (\SEG_LOOP3[1].fifo_sync_inst_n_195 ),
        .\axis_tdata_reg[367] (\SEG_LOOP3[0].fifo_sync_inst_n_323 ),
        .\axis_tdata_reg[369] (\SEG_LOOP3[0].fifo_sync_inst_n_320 ),
        .\axis_tdata_reg[371] (\SEG_LOOP3[1].fifo_sync_inst_n_188 ),
        .\axis_tdata_reg[373] (\SEG_LOOP3[1].fifo_sync_inst_n_190 ),
        .\axis_tdata_reg[375] (\SEG_LOOP3[0].fifo_sync_inst_n_321 ),
        .\axis_tdata_reg[377] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[377]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[377]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_318 ),
        .\axis_tdata_reg[379] (\SEG_LOOP3[1].fifo_sync_inst_n_183 ),
        .\axis_tdata_reg[381] (\SEG_LOOP3[1].fifo_sync_inst_n_185 ),
        .\axis_tdata_reg[383] (\SEG_LOOP3[0].fifo_sync_inst_n_319 ),
        .\axis_tkeep[63]_i_4 (\SEG_LOOP3[0].fifo_sync_inst_n_147 ),
        .\axis_tkeep_reg[15] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68),
        .\axis_tkeep_reg[15]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_23 ),
        .\axis_tkeep_reg[22] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61),
        .\axis_tkeep_reg[22]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_432 ),
        .\axis_tkeep_reg[31] (\dout[3]_3 ),
        .\axis_tkeep_reg[31]_0 ({\dout[0]_0 [135],\dout[0]_0 [132:131],\dout[0]_0 [124:123],\dout[0]_0 [116:115],\dout[0]_0 [108:107],\dout[0]_0 [100:99],\dout[0]_0 [92:91],\dout[0]_0 [84:83],\dout[0]_0 [76:75],\dout[0]_0 [68:67],\dout[0]_0 [60:59],\dout[0]_0 [52:51],\dout[0]_0 [44:43],\dout[0]_0 [36:35],\dout[0]_0 [28:27],\dout[0]_0 [20:19],\dout[0]_0 [12:11],\dout[0]_0 [4:3]}),
        .\axis_tkeep_reg[38] ({lbus_mty[10],lbus_mty[8]}),
        .\axis_tkeep_reg[38]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_263 ),
        .\axis_tkeep_reg[47] (\SEG_LOOP3[0].fifo_sync_inst_n_350 ),
        .axis_tlast_reg(\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .axis_tuser_reg(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[0].fifo_sync_inst_n_434 ),
        .data_valid({data_valid[3],data_valid[1:0]}),
        .dout({\dout[1]_1 [135],\dout[1]_1 [133:130],\dout[1]_1 [127],\dout[1]_1 [123:122],\dout[1]_1 [119],\dout[1]_1 [115:114],\dout[1]_1 [111],\dout[1]_1 [107:106],\dout[1]_1 [103],\dout[1]_1 [99:98],\dout[1]_1 [95],\dout[1]_1 [91:90],\dout[1]_1 [87],\dout[1]_1 [83:82],\dout[1]_1 [79],\dout[1]_1 [75:74],\dout[1]_1 [71],\dout[1]_1 [67:66],\dout[1]_1 [63],\dout[1]_1 [59:58],\dout[1]_1 [55],\dout[1]_1 [51:50],\dout[1]_1 [47],\dout[1]_1 [43:42],\dout[1]_1 [39],\dout[1]_1 [35:34],\dout[1]_1 [31],\dout[1]_1 [27:26],\dout[1]_1 [23],\dout[1]_1 [19:18],\dout[1]_1 [15],\dout[1]_1 [11:10],\dout[1]_1 [7],\dout[1]_1 [3:2]}),
        .full(full[2]),
        .lbus_err(lbus_err[1]),
        .ptp_rd_en_reg(\SEG_LOOP3[0].fifo_sync_inst_n_144 ),
        .\rot_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_135 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_136 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_137 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[2].fifo_sync_inst_n_150 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[2].fifo_sync_inst_n_240 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[2].fifo_sync_inst_n_241 ),
        .\rot_reg[0]_102 (\SEG_LOOP3[2].fifo_sync_inst_n_242 ),
        .\rot_reg[0]_103 (\SEG_LOOP3[2].fifo_sync_inst_n_243 ),
        .\rot_reg[0]_104 (\SEG_LOOP3[2].fifo_sync_inst_n_244 ),
        .\rot_reg[0]_105 (\SEG_LOOP3[2].fifo_sync_inst_n_245 ),
        .\rot_reg[0]_106 (\SEG_LOOP3[2].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_107 (\SEG_LOOP3[2].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_108 (\SEG_LOOP3[2].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_109 (\SEG_LOOP3[2].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[2].fifo_sync_inst_n_151 ),
        .\rot_reg[0]_110 (\SEG_LOOP3[2].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_111 (\SEG_LOOP3[2].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_112 (\SEG_LOOP3[2].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_113 (\SEG_LOOP3[2].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_114 (\SEG_LOOP3[2].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_115 (\SEG_LOOP3[2].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_116 (\SEG_LOOP3[2].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_117 (\SEG_LOOP3[2].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_118 (\SEG_LOOP3[2].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_119 (\SEG_LOOP3[2].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[2].fifo_sync_inst_n_152 ),
        .\rot_reg[0]_120 (\SEG_LOOP3[2].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_121 (\SEG_LOOP3[2].fifo_sync_inst_n_374 ),
        .\rot_reg[0]_122 (\SEG_LOOP3[2].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_123 (\SEG_LOOP3[2].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_124 (\SEG_LOOP3[2].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_125 (\SEG_LOOP3[2].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_126 (\SEG_LOOP3[2].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_127 (\SEG_LOOP3[2].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_128 (\SEG_LOOP3[2].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_129 (\SEG_LOOP3[2].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[2].fifo_sync_inst_n_153 ),
        .\rot_reg[0]_130 (\SEG_LOOP3[2].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_131 (\SEG_LOOP3[2].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_132 (\SEG_LOOP3[2].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_133 (\SEG_LOOP3[2].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_134 (\SEG_LOOP3[2].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_135 (\SEG_LOOP3[2].fifo_sync_inst_n_388 ),
        .\rot_reg[0]_136 (\SEG_LOOP3[2].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_137 (\SEG_LOOP3[2].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_138 (\SEG_LOOP3[2].fifo_sync_inst_n_391 ),
        .\rot_reg[0]_139 (\SEG_LOOP3[2].fifo_sync_inst_n_392 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[2].fifo_sync_inst_n_154 ),
        .\rot_reg[0]_140 (\SEG_LOOP3[2].fifo_sync_inst_n_393 ),
        .\rot_reg[0]_141 (\SEG_LOOP3[2].fifo_sync_inst_n_394 ),
        .\rot_reg[0]_142 (\SEG_LOOP3[2].fifo_sync_inst_n_395 ),
        .\rot_reg[0]_143 (\SEG_LOOP3[2].fifo_sync_inst_n_396 ),
        .\rot_reg[0]_144 (\SEG_LOOP3[2].fifo_sync_inst_n_397 ),
        .\rot_reg[0]_145 (\SEG_LOOP3[2].fifo_sync_inst_n_398 ),
        .\rot_reg[0]_146 (\SEG_LOOP3[2].fifo_sync_inst_n_399 ),
        .\rot_reg[0]_147 (\SEG_LOOP3[2].fifo_sync_inst_n_400 ),
        .\rot_reg[0]_148 (\SEG_LOOP3[2].fifo_sync_inst_n_401 ),
        .\rot_reg[0]_149 (\SEG_LOOP3[2].fifo_sync_inst_n_402 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[2].fifo_sync_inst_n_155 ),
        .\rot_reg[0]_150 (\SEG_LOOP3[2].fifo_sync_inst_n_403 ),
        .\rot_reg[0]_151 (\SEG_LOOP3[2].fifo_sync_inst_n_404 ),
        .\rot_reg[0]_152 (\SEG_LOOP3[2].fifo_sync_inst_n_405 ),
        .\rot_reg[0]_153 (\SEG_LOOP3[2].fifo_sync_inst_n_406 ),
        .\rot_reg[0]_154 (\SEG_LOOP3[2].fifo_sync_inst_n_407 ),
        .\rot_reg[0]_155 (\SEG_LOOP3[2].fifo_sync_inst_n_408 ),
        .\rot_reg[0]_156 (\SEG_LOOP3[2].fifo_sync_inst_n_409 ),
        .\rot_reg[0]_157 (\SEG_LOOP3[2].fifo_sync_inst_n_410 ),
        .\rot_reg[0]_158 (\SEG_LOOP3[2].fifo_sync_inst_n_411 ),
        .\rot_reg[0]_159 (\SEG_LOOP3[2].fifo_sync_inst_n_412 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[2].fifo_sync_inst_n_156 ),
        .\rot_reg[0]_160 (\SEG_LOOP3[2].fifo_sync_inst_n_413 ),
        .\rot_reg[0]_161 (\SEG_LOOP3[2].fifo_sync_inst_n_414 ),
        .\rot_reg[0]_162 (\SEG_LOOP3[2].fifo_sync_inst_n_415 ),
        .\rot_reg[0]_163 (\SEG_LOOP3[2].fifo_sync_inst_n_416 ),
        .\rot_reg[0]_164 (\SEG_LOOP3[2].fifo_sync_inst_n_417 ),
        .\rot_reg[0]_165 (\SEG_LOOP3[2].fifo_sync_inst_n_418 ),
        .\rot_reg[0]_166 (\SEG_LOOP3[2].fifo_sync_inst_n_419 ),
        .\rot_reg[0]_167 (\SEG_LOOP3[2].fifo_sync_inst_n_420 ),
        .\rot_reg[0]_168 (\SEG_LOOP3[2].fifo_sync_inst_n_421 ),
        .\rot_reg[0]_169 (\SEG_LOOP3[2].fifo_sync_inst_n_422 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[2].fifo_sync_inst_n_157 ),
        .\rot_reg[0]_170 (\SEG_LOOP3[2].fifo_sync_inst_n_423 ),
        .\rot_reg[0]_171 (\SEG_LOOP3[2].fifo_sync_inst_n_424 ),
        .\rot_reg[0]_172 (\SEG_LOOP3[2].fifo_sync_inst_n_425 ),
        .\rot_reg[0]_173 (\SEG_LOOP3[2].fifo_sync_inst_n_429 ),
        .\rot_reg[0]_174 (\SEG_LOOP3[2].fifo_sync_inst_n_430 ),
        .\rot_reg[0]_175 (\SEG_LOOP3[2].fifo_sync_inst_n_431 ),
        .\rot_reg[0]_176 (\SEG_LOOP3[2].fifo_sync_inst_n_432 ),
        .\rot_reg[0]_177 (\SEG_LOOP3[2].fifo_sync_inst_n_433 ),
        .\rot_reg[0]_178 (\SEG_LOOP3[2].fifo_sync_inst_n_434 ),
        .\rot_reg[0]_179 (\SEG_LOOP3[2].fifo_sync_inst_n_435 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[2].fifo_sync_inst_n_158 ),
        .\rot_reg[0]_180 (\SEG_LOOP3[2].fifo_sync_inst_n_436 ),
        .\rot_reg[0]_181 (\SEG_LOOP3[2].fifo_sync_inst_n_437 ),
        .\rot_reg[0]_182 (\SEG_LOOP3[2].fifo_sync_inst_n_438 ),
        .\rot_reg[0]_183 (\SEG_LOOP3[2].fifo_sync_inst_n_439 ),
        .\rot_reg[0]_184 (\SEG_LOOP3[2].fifo_sync_inst_n_440 ),
        .\rot_reg[0]_185 (\SEG_LOOP3[2].fifo_sync_inst_n_441 ),
        .\rot_reg[0]_186 (\SEG_LOOP3[2].fifo_sync_inst_n_442 ),
        .\rot_reg[0]_187 (\SEG_LOOP3[2].fifo_sync_inst_n_443 ),
        .\rot_reg[0]_188 (\SEG_LOOP3[2].fifo_sync_inst_n_444 ),
        .\rot_reg[0]_189 (\SEG_LOOP3[2].fifo_sync_inst_n_445 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[2].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_138 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[2].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[2].fifo_sync_inst_n_161 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[2].fifo_sync_inst_n_162 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[2].fifo_sync_inst_n_163 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[2].fifo_sync_inst_n_164 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[2].fifo_sync_inst_n_165 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[2].fifo_sync_inst_n_166 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[2].fifo_sync_inst_n_167 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[2].fifo_sync_inst_n_168 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[2].fifo_sync_inst_n_169 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[2].fifo_sync_inst_n_170 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[2].fifo_sync_inst_n_171 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[2].fifo_sync_inst_n_172 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[2].fifo_sync_inst_n_173 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[2].fifo_sync_inst_n_174 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[2].fifo_sync_inst_n_175 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[2].fifo_sync_inst_n_176 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[2].fifo_sync_inst_n_177 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[2].fifo_sync_inst_n_178 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[2].fifo_sync_inst_n_179 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[2].fifo_sync_inst_n_143 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[2].fifo_sync_inst_n_180 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[2].fifo_sync_inst_n_181 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[2].fifo_sync_inst_n_182 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[2].fifo_sync_inst_n_183 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[2].fifo_sync_inst_n_184 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[2].fifo_sync_inst_n_185 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[2].fifo_sync_inst_n_186 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[2].fifo_sync_inst_n_187 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[2].fifo_sync_inst_n_188 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[2].fifo_sync_inst_n_189 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_145 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[2].fifo_sync_inst_n_190 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[2].fifo_sync_inst_n_191 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[2].fifo_sync_inst_n_192 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[2].fifo_sync_inst_n_193 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[2].fifo_sync_inst_n_194 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[2].fifo_sync_inst_n_195 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[2].fifo_sync_inst_n_196 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[2].fifo_sync_inst_n_197 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[2].fifo_sync_inst_n_198 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[2].fifo_sync_inst_n_199 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[2].fifo_sync_inst_n_146 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[2].fifo_sync_inst_n_200 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[2].fifo_sync_inst_n_201 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[2].fifo_sync_inst_n_202 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[2].fifo_sync_inst_n_203 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[2].fifo_sync_inst_n_204 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[2].fifo_sync_inst_n_205 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[2].fifo_sync_inst_n_206 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[2].fifo_sync_inst_n_207 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[2].fifo_sync_inst_n_208 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[2].fifo_sync_inst_n_209 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[2].fifo_sync_inst_n_147 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[2].fifo_sync_inst_n_210 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[2].fifo_sync_inst_n_211 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[2].fifo_sync_inst_n_212 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[2].fifo_sync_inst_n_213 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[2].fifo_sync_inst_n_214 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[2].fifo_sync_inst_n_215 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[2].fifo_sync_inst_n_216 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[2].fifo_sync_inst_n_217 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[2].fifo_sync_inst_n_218 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[2].fifo_sync_inst_n_219 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[2].fifo_sync_inst_n_148 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[2].fifo_sync_inst_n_220 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[2].fifo_sync_inst_n_221 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[2].fifo_sync_inst_n_222 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[2].fifo_sync_inst_n_223 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[2].fifo_sync_inst_n_224 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[2].fifo_sync_inst_n_225 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[2].fifo_sync_inst_n_226 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[2].fifo_sync_inst_n_227 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[2].fifo_sync_inst_n_228 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[2].fifo_sync_inst_n_229 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[2].fifo_sync_inst_n_149 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[2].fifo_sync_inst_n_230 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[2].fifo_sync_inst_n_231 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[2].fifo_sync_inst_n_232 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[2].fifo_sync_inst_n_233 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[2].fifo_sync_inst_n_234 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[2].fifo_sync_inst_n_235 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[2].fifo_sync_inst_n_236 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[2].fifo_sync_inst_n_237 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[2].fifo_sync_inst_n_238 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[2].fifo_sync_inst_n_239 ),
        .\rot_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_139 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_140 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_141 ),
        .\rot_reg[1]_2 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59),
        .\rot_reg[1]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_146 ),
        .\rot_reg[1]_4 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_mty[11],lbus_mty[5]}),
        .rx_clk_1(\SEG_LOOP3[2].fifo_sync_inst_n_15 ),
        .rx_clk_2({\dout[2]_2 [135:130],\dout[2]_2 [128:122],\dout[2]_2 [120:114],\dout[2]_2 [112:106],\dout[2]_2 [104:98],\dout[2]_2 [96:90],\dout[2]_2 [88:82],\dout[2]_2 [80:74],\dout[2]_2 [72:66],\dout[2]_2 [64:58],\dout[2]_2 [56:50],\dout[2]_2 [48:42],\dout[2]_2 [40:34],\dout[2]_2 [32:26],\dout[2]_2 [24:18],\dout[2]_2 [16:10],\dout[2]_2 [8:2],\dout[2]_2 [0]}),
        .rx_clk_3({lbus_data[263],lbus_data[261],lbus_data[259],lbus_data[257],lbus_data[271],lbus_data[269],lbus_data[267],lbus_data[265],lbus_data[279],lbus_data[277],lbus_data[275],lbus_data[273],lbus_data[287],lbus_data[285],lbus_data[283],lbus_data[281],lbus_data[295],lbus_data[293],lbus_data[291],lbus_data[289],lbus_data[303],lbus_data[301],lbus_data[299],lbus_data[297],lbus_data[311],lbus_data[309],lbus_data[307],lbus_data[305],lbus_data[319],lbus_data[317],lbus_data[315],lbus_data[313],lbus_data[327],lbus_data[325],lbus_data[323],lbus_data[321],lbus_data[335],lbus_data[333],lbus_data[331],lbus_data[329],lbus_data[343],lbus_data[341],lbus_data[339],lbus_data[337],lbus_data[351],lbus_data[349],lbus_data[347],lbus_data[345],lbus_data[359],lbus_data[357],lbus_data[355],lbus_data[353],lbus_data[367],lbus_data[365],lbus_data[363],lbus_data[361],lbus_data[375],lbus_data[373],lbus_data[371],lbus_data[369],lbus_data[383],lbus_data[381],lbus_data[379],lbus_data[377],lbus_data[134],lbus_data[132],lbus_data[129],lbus_data[142],lbus_data[140],lbus_data[137],lbus_data[150],lbus_data[148],lbus_data[145],lbus_data[158],lbus_data[156],lbus_data[153],lbus_data[166],lbus_data[164],lbus_data[161],lbus_data[174],lbus_data[172],lbus_data[169],lbus_data[182],lbus_data[180],lbus_data[177],lbus_data[190],lbus_data[188],lbus_data[185],lbus_data[198],lbus_data[196],lbus_data[193],lbus_data[206],lbus_data[204],lbus_data[201],lbus_data[214],lbus_data[212],lbus_data[209],lbus_data[222],lbus_data[220],lbus_data[217],lbus_data[230],lbus_data[228],lbus_data[225],lbus_data[238],lbus_data[236],lbus_data[233],lbus_data[246],lbus_data[244],lbus_data[241],lbus_data[254],lbus_data[252],lbus_data[249]}),
        .rx_clk_4(\SEG_LOOP3[2].fifo_sync_inst_n_426 ),
        .rx_clk_5(\SEG_LOOP3[2].fifo_sync_inst_n_427 ),
        .rx_clk_6(\SEG_LOOP3[2].fifo_sync_inst_n_428 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[0]_0 ({full[3],full[1:0]}),
        .\wr_ptr_reg[2]_0 (data_valid[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_fifo_25 \SEG_LOOP3[3].fifo_sync_inst 
       (.D({\SEG_LOOP3[3].fifo_sync_inst_n_0 ,\SEG_LOOP3[3].fifo_sync_inst_n_1 ,mty_to_tkeep2_return[13],mty_to_tkeep2_return[11:9],mty_to_tkeep2_return[7:5],mty_to_tkeep2_return[3],\SEG_LOOP3[3].fifo_sync_inst_n_10 ,\SEG_LOOP3[3].fifo_sync_inst_n_11 }),
        .E(rd_ptr0),
        .Q(rot_reg),
        .SR(SR),
        .\axis_tdata_reg[252] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65),
        .\axis_tdata_reg[256] (\SEG_LOOP3[1].fifo_sync_inst_n_257 ),
        .\axis_tdata_reg[258] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63),
        .\axis_tdata_reg[258]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_450 ),
        .\axis_tdata_reg[260] (\SEG_LOOP3[1].fifo_sync_inst_n_259 ),
        .\axis_tdata_reg[262] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66),
        .\axis_tdata_reg[262]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_261 ),
        .\axis_tdata_reg[264] (\SEG_LOOP3[1].fifo_sync_inst_n_252 ),
        .\axis_tdata_reg[266] (\SEG_LOOP3[0].fifo_sync_inst_n_449 ),
        .\axis_tdata_reg[268] (\SEG_LOOP3[1].fifo_sync_inst_n_254 ),
        .\axis_tdata_reg[270] (\SEG_LOOP3[1].fifo_sync_inst_n_256 ),
        .\axis_tdata_reg[272] (\SEG_LOOP3[1].fifo_sync_inst_n_247 ),
        .\axis_tdata_reg[274] (\SEG_LOOP3[0].fifo_sync_inst_n_448 ),
        .\axis_tdata_reg[276] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69),
        .\axis_tdata_reg[276]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_249 ),
        .\axis_tdata_reg[278] (\SEG_LOOP3[1].fifo_sync_inst_n_251 ),
        .\axis_tdata_reg[280] (\SEG_LOOP3[1].fifo_sync_inst_n_242 ),
        .\axis_tdata_reg[282] (\SEG_LOOP3[0].fifo_sync_inst_n_447 ),
        .\axis_tdata_reg[284] (\SEG_LOOP3[1].fifo_sync_inst_n_244 ),
        .\axis_tdata_reg[286] (\SEG_LOOP3[1].fifo_sync_inst_n_246 ),
        .\axis_tdata_reg[288] (\SEG_LOOP3[1].fifo_sync_inst_n_237 ),
        .\axis_tdata_reg[290] (\SEG_LOOP3[0].fifo_sync_inst_n_446 ),
        .\axis_tdata_reg[292] (\SEG_LOOP3[1].fifo_sync_inst_n_239 ),
        .\axis_tdata_reg[294] (\SEG_LOOP3[1].fifo_sync_inst_n_241 ),
        .\axis_tdata_reg[296] (\SEG_LOOP3[1].fifo_sync_inst_n_232 ),
        .\axis_tdata_reg[298] (\SEG_LOOP3[0].fifo_sync_inst_n_445 ),
        .\axis_tdata_reg[300] (\SEG_LOOP3[1].fifo_sync_inst_n_234 ),
        .\axis_tdata_reg[302] (\SEG_LOOP3[1].fifo_sync_inst_n_236 ),
        .\axis_tdata_reg[304] (\SEG_LOOP3[1].fifo_sync_inst_n_227 ),
        .\axis_tdata_reg[306] (\SEG_LOOP3[0].fifo_sync_inst_n_444 ),
        .\axis_tdata_reg[308] (\SEG_LOOP3[1].fifo_sync_inst_n_229 ),
        .\axis_tdata_reg[310] (\SEG_LOOP3[1].fifo_sync_inst_n_231 ),
        .\axis_tdata_reg[312] (\SEG_LOOP3[1].fifo_sync_inst_n_222 ),
        .\axis_tdata_reg[314] (\SEG_LOOP3[0].fifo_sync_inst_n_443 ),
        .\axis_tdata_reg[316] (\SEG_LOOP3[1].fifo_sync_inst_n_224 ),
        .\axis_tdata_reg[318] (\SEG_LOOP3[1].fifo_sync_inst_n_226 ),
        .\axis_tdata_reg[320] (\SEG_LOOP3[1].fifo_sync_inst_n_217 ),
        .\axis_tdata_reg[322] (\SEG_LOOP3[0].fifo_sync_inst_n_442 ),
        .\axis_tdata_reg[324] (\SEG_LOOP3[1].fifo_sync_inst_n_219 ),
        .\axis_tdata_reg[326] (\SEG_LOOP3[1].fifo_sync_inst_n_221 ),
        .\axis_tdata_reg[328] (\SEG_LOOP3[1].fifo_sync_inst_n_212 ),
        .\axis_tdata_reg[330] (\SEG_LOOP3[0].fifo_sync_inst_n_441 ),
        .\axis_tdata_reg[332] (\SEG_LOOP3[1].fifo_sync_inst_n_214 ),
        .\axis_tdata_reg[334] (\SEG_LOOP3[1].fifo_sync_inst_n_216 ),
        .\axis_tdata_reg[336] (\SEG_LOOP3[1].fifo_sync_inst_n_207 ),
        .\axis_tdata_reg[338] (\SEG_LOOP3[0].fifo_sync_inst_n_440 ),
        .\axis_tdata_reg[340] (\SEG_LOOP3[1].fifo_sync_inst_n_209 ),
        .\axis_tdata_reg[342] (\SEG_LOOP3[1].fifo_sync_inst_n_211 ),
        .\axis_tdata_reg[344] (\SEG_LOOP3[1].fifo_sync_inst_n_202 ),
        .\axis_tdata_reg[346] (\SEG_LOOP3[0].fifo_sync_inst_n_439 ),
        .\axis_tdata_reg[348] (\SEG_LOOP3[1].fifo_sync_inst_n_204 ),
        .\axis_tdata_reg[350] (\SEG_LOOP3[1].fifo_sync_inst_n_206 ),
        .\axis_tdata_reg[352] (\SEG_LOOP3[1].fifo_sync_inst_n_197 ),
        .\axis_tdata_reg[354] (\SEG_LOOP3[0].fifo_sync_inst_n_438 ),
        .\axis_tdata_reg[356] (\SEG_LOOP3[1].fifo_sync_inst_n_199 ),
        .\axis_tdata_reg[358] (\SEG_LOOP3[1].fifo_sync_inst_n_201 ),
        .\axis_tdata_reg[360] (\SEG_LOOP3[1].fifo_sync_inst_n_192 ),
        .\axis_tdata_reg[362] (\SEG_LOOP3[0].fifo_sync_inst_n_437 ),
        .\axis_tdata_reg[364] (\SEG_LOOP3[1].fifo_sync_inst_n_194 ),
        .\axis_tdata_reg[366] (\SEG_LOOP3[1].fifo_sync_inst_n_196 ),
        .\axis_tdata_reg[368] (\SEG_LOOP3[1].fifo_sync_inst_n_187 ),
        .\axis_tdata_reg[370] (\SEG_LOOP3[0].fifo_sync_inst_n_436 ),
        .\axis_tdata_reg[372] (\SEG_LOOP3[1].fifo_sync_inst_n_189 ),
        .\axis_tdata_reg[374] (\SEG_LOOP3[1].fifo_sync_inst_n_191 ),
        .\axis_tdata_reg[376] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68),
        .\axis_tdata_reg[376]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_182 ),
        .\axis_tdata_reg[378] (\SEG_LOOP3[0].fifo_sync_inst_n_435 ),
        .\axis_tdata_reg[380] (\SEG_LOOP3[1].fifo_sync_inst_n_184 ),
        .\axis_tdata_reg[382] (\SEG_LOOP3[1].fifo_sync_inst_n_186 ),
        .\axis_tdata_reg[386] (\SEG_LOOP3[2].fifo_sync_inst_n_237 ),
        .\axis_tdata_reg[387] (\SEG_LOOP3[2].fifo_sync_inst_n_238 ),
        .\axis_tdata_reg[388] (\SEG_LOOP3[1].fifo_sync_inst_n_181 ),
        .\axis_tdata_reg[391] (\SEG_LOOP3[2].fifo_sync_inst_n_240 ),
        .\axis_tdata_reg[391]_0 (\wr_ptr_reg[0]_1 ),
        .\axis_tdata_reg[394] (\SEG_LOOP3[2].fifo_sync_inst_n_231 ),
        .\axis_tdata_reg[395] (\SEG_LOOP3[2].fifo_sync_inst_n_232 ),
        .\axis_tdata_reg[396] (\SEG_LOOP3[1].fifo_sync_inst_n_180 ),
        .\axis_tdata_reg[399] (\SEG_LOOP3[2].fifo_sync_inst_n_234 ),
        .\axis_tdata_reg[402] (\SEG_LOOP3[2].fifo_sync_inst_n_225 ),
        .\axis_tdata_reg[403] (\SEG_LOOP3[2].fifo_sync_inst_n_226 ),
        .\axis_tdata_reg[404] (\SEG_LOOP3[1].fifo_sync_inst_n_179 ),
        .\axis_tdata_reg[407] (\SEG_LOOP3[2].fifo_sync_inst_n_228 ),
        .\axis_tdata_reg[410] (\SEG_LOOP3[2].fifo_sync_inst_n_219 ),
        .\axis_tdata_reg[411] (\SEG_LOOP3[2].fifo_sync_inst_n_220 ),
        .\axis_tdata_reg[412] (\SEG_LOOP3[1].fifo_sync_inst_n_178 ),
        .\axis_tdata_reg[415] (\SEG_LOOP3[2].fifo_sync_inst_n_222 ),
        .\axis_tdata_reg[418] (\SEG_LOOP3[2].fifo_sync_inst_n_213 ),
        .\axis_tdata_reg[419] (\SEG_LOOP3[2].fifo_sync_inst_n_214 ),
        .\axis_tdata_reg[420] (\SEG_LOOP3[1].fifo_sync_inst_n_177 ),
        .\axis_tdata_reg[423] (\SEG_LOOP3[2].fifo_sync_inst_n_216 ),
        .\axis_tdata_reg[426] (\SEG_LOOP3[2].fifo_sync_inst_n_207 ),
        .\axis_tdata_reg[427] (\SEG_LOOP3[2].fifo_sync_inst_n_208 ),
        .\axis_tdata_reg[428] (\SEG_LOOP3[1].fifo_sync_inst_n_176 ),
        .\axis_tdata_reg[431] (\SEG_LOOP3[2].fifo_sync_inst_n_210 ),
        .\axis_tdata_reg[434] (\SEG_LOOP3[2].fifo_sync_inst_n_201 ),
        .\axis_tdata_reg[435] (\SEG_LOOP3[2].fifo_sync_inst_n_202 ),
        .\axis_tdata_reg[436] (\SEG_LOOP3[1].fifo_sync_inst_n_175 ),
        .\axis_tdata_reg[439] (\SEG_LOOP3[2].fifo_sync_inst_n_204 ),
        .\axis_tdata_reg[442] (\SEG_LOOP3[2].fifo_sync_inst_n_195 ),
        .\axis_tdata_reg[443] (\SEG_LOOP3[2].fifo_sync_inst_n_196 ),
        .\axis_tdata_reg[444] (\SEG_LOOP3[1].fifo_sync_inst_n_174 ),
        .\axis_tdata_reg[447] (\SEG_LOOP3[2].fifo_sync_inst_n_198 ),
        .\axis_tdata_reg[450] (\SEG_LOOP3[2].fifo_sync_inst_n_189 ),
        .\axis_tdata_reg[451] (\SEG_LOOP3[2].fifo_sync_inst_n_190 ),
        .\axis_tdata_reg[452] (\SEG_LOOP3[1].fifo_sync_inst_n_173 ),
        .\axis_tdata_reg[455] (\SEG_LOOP3[2].fifo_sync_inst_n_192 ),
        .\axis_tdata_reg[458] (\SEG_LOOP3[2].fifo_sync_inst_n_183 ),
        .\axis_tdata_reg[459] (\SEG_LOOP3[2].fifo_sync_inst_n_184 ),
        .\axis_tdata_reg[460] (\SEG_LOOP3[1].fifo_sync_inst_n_172 ),
        .\axis_tdata_reg[463] (\SEG_LOOP3[2].fifo_sync_inst_n_186 ),
        .\axis_tdata_reg[466] (\SEG_LOOP3[2].fifo_sync_inst_n_177 ),
        .\axis_tdata_reg[467] (\SEG_LOOP3[2].fifo_sync_inst_n_178 ),
        .\axis_tdata_reg[468] (\SEG_LOOP3[1].fifo_sync_inst_n_171 ),
        .\axis_tdata_reg[471] (\SEG_LOOP3[2].fifo_sync_inst_n_180 ),
        .\axis_tdata_reg[474] (\SEG_LOOP3[2].fifo_sync_inst_n_171 ),
        .\axis_tdata_reg[475] (\SEG_LOOP3[2].fifo_sync_inst_n_172 ),
        .\axis_tdata_reg[476] (\SEG_LOOP3[1].fifo_sync_inst_n_170 ),
        .\axis_tdata_reg[479] (\SEG_LOOP3[2].fifo_sync_inst_n_174 ),
        .\axis_tdata_reg[482] (\SEG_LOOP3[2].fifo_sync_inst_n_165 ),
        .\axis_tdata_reg[483] (\SEG_LOOP3[2].fifo_sync_inst_n_166 ),
        .\axis_tdata_reg[484] (\SEG_LOOP3[1].fifo_sync_inst_n_169 ),
        .\axis_tdata_reg[487] (\SEG_LOOP3[2].fifo_sync_inst_n_168 ),
        .\axis_tdata_reg[490] (\SEG_LOOP3[2].fifo_sync_inst_n_159 ),
        .\axis_tdata_reg[491] (\SEG_LOOP3[2].fifo_sync_inst_n_160 ),
        .\axis_tdata_reg[492] (\SEG_LOOP3[1].fifo_sync_inst_n_168 ),
        .\axis_tdata_reg[495] (\SEG_LOOP3[2].fifo_sync_inst_n_162 ),
        .\axis_tdata_reg[498] (\SEG_LOOP3[2].fifo_sync_inst_n_153 ),
        .\axis_tdata_reg[499] (\SEG_LOOP3[2].fifo_sync_inst_n_154 ),
        .\axis_tdata_reg[500] (\SEG_LOOP3[1].fifo_sync_inst_n_167 ),
        .\axis_tdata_reg[503] (\SEG_LOOP3[2].fifo_sync_inst_n_156 ),
        .\axis_tdata_reg[506] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60),
        .\axis_tdata_reg[506]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62),
        .\axis_tdata_reg[506]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_147 ),
        .\axis_tdata_reg[507] (\SEG_LOOP3[2].fifo_sync_inst_n_148 ),
        .\axis_tdata_reg[508] (\SEG_LOOP3[1].fifo_sync_inst_n_166 ),
        .\axis_tdata_reg[511] (\SEG_LOOP3[2].fifo_sync_inst_n_150 ),
        .\axis_tkeep[63]_i_4 (\SEG_LOOP3[0].fifo_sync_inst_n_143 ),
        .\axis_tkeep[63]_i_5 (\SEG_LOOP3[1].fifo_sync_inst_n_160 ),
        .\axis_tkeep[63]_i_5_0 (\SEG_LOOP3[1].fifo_sync_inst_n_159 ),
        .\axis_tkeep_reg[36] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59),
        .\axis_tkeep_reg[36]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_451 ),
        .\axis_tkeep_reg[37] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61),
        .\axis_tkeep_reg[37]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_262 ),
        .\axis_tkeep_reg[47] ({\dout[2]_2 [135],\dout[2]_2 [133:132],\dout[2]_2 [127],\dout[2]_2 [125],\dout[2]_2 [119],\dout[2]_2 [117],\dout[2]_2 [111],\dout[2]_2 [109],\dout[2]_2 [103],\dout[2]_2 [101],\dout[2]_2 [95],\dout[2]_2 [93],\dout[2]_2 [87],\dout[2]_2 [85],\dout[2]_2 [79],\dout[2]_2 [77],\dout[2]_2 [71],\dout[2]_2 [69],\dout[2]_2 [63],\dout[2]_2 [61],\dout[2]_2 [55],\dout[2]_2 [53],\dout[2]_2 [47],\dout[2]_2 [45],\dout[2]_2 [39],\dout[2]_2 [37],\dout[2]_2 [31],\dout[2]_2 [29],\dout[2]_2 [23],\dout[2]_2 [21],\dout[2]_2 [15],\dout[2]_2 [13],\dout[2]_2 [7],\dout[2]_2 [5]}),
        .\axis_tkeep_reg[47]_0 ({\dout[0]_0 [135:130],\dout[0]_0 [128:126],\dout[0]_0 [124:122],\dout[0]_0 [120:118],\dout[0]_0 [116:114],\dout[0]_0 [112:110],\dout[0]_0 [108:106],\dout[0]_0 [104:102],\dout[0]_0 [100:98],\dout[0]_0 [96:94],\dout[0]_0 [92:90],\dout[0]_0 [88:86],\dout[0]_0 [84:82],\dout[0]_0 [80:78],\dout[0]_0 [76:74],\dout[0]_0 [72:70],\dout[0]_0 [68:66],\dout[0]_0 [64:62],\dout[0]_0 [60:58],\dout[0]_0 [56:54],\dout[0]_0 [52:50],\dout[0]_0 [48:46],\dout[0]_0 [44:42],\dout[0]_0 [40:38],\dout[0]_0 [36:34],\dout[0]_0 [32:30],\dout[0]_0 [28:26],\dout[0]_0 [24:22],\dout[0]_0 [20:18],\dout[0]_0 [16:14],\dout[0]_0 [12:10],\dout[0]_0 [8:6],\dout[0]_0 [4:2],\dout[0]_0 [0]}),
        .\axis_tkeep_reg[47]_1 ({\dout[1]_1 [135],\dout[1]_1 [133:132],\dout[1]_1 [130],\dout[1]_1 [124],\dout[1]_1 [122],\dout[1]_1 [116],\dout[1]_1 [114],\dout[1]_1 [108],\dout[1]_1 [106],\dout[1]_1 [100],\dout[1]_1 [98],\dout[1]_1 [92],\dout[1]_1 [90],\dout[1]_1 [84],\dout[1]_1 [82],\dout[1]_1 [76],\dout[1]_1 [74],\dout[1]_1 [68],\dout[1]_1 [66],\dout[1]_1 [60],\dout[1]_1 [58],\dout[1]_1 [52],\dout[1]_1 [50],\dout[1]_1 [44],\dout[1]_1 [42],\dout[1]_1 [36],\dout[1]_1 [34],\dout[1]_1 [28],\dout[1]_1 [26],\dout[1]_1 [20],\dout[1]_1 [18],\dout[1]_1 [12],\dout[1]_1 [10],\dout[1]_1 [4],\dout[1]_1 [2]}),
        .\axis_tkeep_reg[54] (lbus_mty[13:12]),
        .\axis_tkeep_reg[54]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_243 ),
        .\axis_tkeep_reg[54]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_244 ),
        .axis_tuser_reg(i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67),
        .axis_tuser_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_264 ),
        .data_valid(data_valid[3]),
        .dout(\dout[3]_3 ),
        .full(full[2:0]),
        .lbus_err(lbus_err[2]),
        .lbus_mty({lbus_mty[15:14],lbus_mty[10],lbus_mty[8]}),
        .ptp_rd_en_i_3(\SEG_LOOP3[2].fifo_sync_inst_n_137 ),
        .\rot[1]_i_7 (data_valid[2:0]),
        .\rot_reg[0] (\SEG_LOOP3[3].fifo_sync_inst_n_17 ),
        .\rot_reg[0]_0 (p_0_in[1]),
        .\rot_reg[0]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_159 ),
        .\rot_reg[0]_10 (\SEG_LOOP3[3].fifo_sync_inst_n_298 ),
        .\rot_reg[0]_100 (\SEG_LOOP3[3].fifo_sync_inst_n_389 ),
        .\rot_reg[0]_101 (\SEG_LOOP3[3].fifo_sync_inst_n_390 ),
        .\rot_reg[0]_11 (\SEG_LOOP3[3].fifo_sync_inst_n_299 ),
        .\rot_reg[0]_12 (\SEG_LOOP3[3].fifo_sync_inst_n_300 ),
        .\rot_reg[0]_13 (\SEG_LOOP3[3].fifo_sync_inst_n_301 ),
        .\rot_reg[0]_14 (\SEG_LOOP3[3].fifo_sync_inst_n_302 ),
        .\rot_reg[0]_15 (\SEG_LOOP3[3].fifo_sync_inst_n_303 ),
        .\rot_reg[0]_16 (\SEG_LOOP3[3].fifo_sync_inst_n_304 ),
        .\rot_reg[0]_17 (\SEG_LOOP3[3].fifo_sync_inst_n_305 ),
        .\rot_reg[0]_18 (\SEG_LOOP3[3].fifo_sync_inst_n_306 ),
        .\rot_reg[0]_19 (\SEG_LOOP3[3].fifo_sync_inst_n_307 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_160 ),
        .\rot_reg[0]_20 (\SEG_LOOP3[3].fifo_sync_inst_n_308 ),
        .\rot_reg[0]_21 (\SEG_LOOP3[3].fifo_sync_inst_n_309 ),
        .\rot_reg[0]_22 (\SEG_LOOP3[3].fifo_sync_inst_n_310 ),
        .\rot_reg[0]_23 (\SEG_LOOP3[3].fifo_sync_inst_n_311 ),
        .\rot_reg[0]_24 (\SEG_LOOP3[3].fifo_sync_inst_n_312 ),
        .\rot_reg[0]_25 (\SEG_LOOP3[3].fifo_sync_inst_n_313 ),
        .\rot_reg[0]_26 (\SEG_LOOP3[3].fifo_sync_inst_n_314 ),
        .\rot_reg[0]_27 (\SEG_LOOP3[3].fifo_sync_inst_n_315 ),
        .\rot_reg[0]_28 (\SEG_LOOP3[3].fifo_sync_inst_n_316 ),
        .\rot_reg[0]_29 (\SEG_LOOP3[3].fifo_sync_inst_n_317 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_161 ),
        .\rot_reg[0]_30 (\SEG_LOOP3[3].fifo_sync_inst_n_318 ),
        .\rot_reg[0]_31 (\SEG_LOOP3[3].fifo_sync_inst_n_319 ),
        .\rot_reg[0]_32 (\SEG_LOOP3[3].fifo_sync_inst_n_320 ),
        .\rot_reg[0]_33 (\SEG_LOOP3[3].fifo_sync_inst_n_321 ),
        .\rot_reg[0]_34 (\SEG_LOOP3[3].fifo_sync_inst_n_322 ),
        .\rot_reg[0]_35 (\SEG_LOOP3[3].fifo_sync_inst_n_323 ),
        .\rot_reg[0]_36 (\SEG_LOOP3[3].fifo_sync_inst_n_324 ),
        .\rot_reg[0]_37 (\SEG_LOOP3[3].fifo_sync_inst_n_325 ),
        .\rot_reg[0]_38 (\SEG_LOOP3[3].fifo_sync_inst_n_326 ),
        .\rot_reg[0]_39 (\SEG_LOOP3[3].fifo_sync_inst_n_327 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_292 ),
        .\rot_reg[0]_40 (\SEG_LOOP3[3].fifo_sync_inst_n_328 ),
        .\rot_reg[0]_41 (\SEG_LOOP3[3].fifo_sync_inst_n_329 ),
        .\rot_reg[0]_42 (\SEG_LOOP3[3].fifo_sync_inst_n_330 ),
        .\rot_reg[0]_43 (\SEG_LOOP3[3].fifo_sync_inst_n_331 ),
        .\rot_reg[0]_44 (\SEG_LOOP3[3].fifo_sync_inst_n_332 ),
        .\rot_reg[0]_45 (\SEG_LOOP3[3].fifo_sync_inst_n_333 ),
        .\rot_reg[0]_46 (\SEG_LOOP3[3].fifo_sync_inst_n_334 ),
        .\rot_reg[0]_47 (\SEG_LOOP3[3].fifo_sync_inst_n_335 ),
        .\rot_reg[0]_48 (\SEG_LOOP3[3].fifo_sync_inst_n_336 ),
        .\rot_reg[0]_49 (\SEG_LOOP3[3].fifo_sync_inst_n_337 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_293 ),
        .\rot_reg[0]_50 (\SEG_LOOP3[3].fifo_sync_inst_n_338 ),
        .\rot_reg[0]_51 (\SEG_LOOP3[3].fifo_sync_inst_n_339 ),
        .\rot_reg[0]_52 (\SEG_LOOP3[3].fifo_sync_inst_n_340 ),
        .\rot_reg[0]_53 (\SEG_LOOP3[3].fifo_sync_inst_n_341 ),
        .\rot_reg[0]_54 (\SEG_LOOP3[3].fifo_sync_inst_n_342 ),
        .\rot_reg[0]_55 (\SEG_LOOP3[3].fifo_sync_inst_n_343 ),
        .\rot_reg[0]_56 (\SEG_LOOP3[3].fifo_sync_inst_n_344 ),
        .\rot_reg[0]_57 (\SEG_LOOP3[3].fifo_sync_inst_n_345 ),
        .\rot_reg[0]_58 (\SEG_LOOP3[3].fifo_sync_inst_n_346 ),
        .\rot_reg[0]_59 (\SEG_LOOP3[3].fifo_sync_inst_n_347 ),
        .\rot_reg[0]_6 (\SEG_LOOP3[3].fifo_sync_inst_n_294 ),
        .\rot_reg[0]_60 (\SEG_LOOP3[3].fifo_sync_inst_n_348 ),
        .\rot_reg[0]_61 (\SEG_LOOP3[3].fifo_sync_inst_n_349 ),
        .\rot_reg[0]_62 (\SEG_LOOP3[3].fifo_sync_inst_n_350 ),
        .\rot_reg[0]_63 (\SEG_LOOP3[3].fifo_sync_inst_n_351 ),
        .\rot_reg[0]_64 (\SEG_LOOP3[3].fifo_sync_inst_n_352 ),
        .\rot_reg[0]_65 (\SEG_LOOP3[3].fifo_sync_inst_n_353 ),
        .\rot_reg[0]_66 (\SEG_LOOP3[3].fifo_sync_inst_n_354 ),
        .\rot_reg[0]_67 (\SEG_LOOP3[3].fifo_sync_inst_n_355 ),
        .\rot_reg[0]_68 (\SEG_LOOP3[3].fifo_sync_inst_n_356 ),
        .\rot_reg[0]_69 (\SEG_LOOP3[3].fifo_sync_inst_n_357 ),
        .\rot_reg[0]_7 (\SEG_LOOP3[3].fifo_sync_inst_n_295 ),
        .\rot_reg[0]_70 (\SEG_LOOP3[3].fifo_sync_inst_n_358 ),
        .\rot_reg[0]_71 (\SEG_LOOP3[3].fifo_sync_inst_n_359 ),
        .\rot_reg[0]_72 (\SEG_LOOP3[3].fifo_sync_inst_n_360 ),
        .\rot_reg[0]_73 (\SEG_LOOP3[3].fifo_sync_inst_n_361 ),
        .\rot_reg[0]_74 (\SEG_LOOP3[3].fifo_sync_inst_n_362 ),
        .\rot_reg[0]_75 (\SEG_LOOP3[3].fifo_sync_inst_n_363 ),
        .\rot_reg[0]_76 (\SEG_LOOP3[3].fifo_sync_inst_n_364 ),
        .\rot_reg[0]_77 (\SEG_LOOP3[3].fifo_sync_inst_n_365 ),
        .\rot_reg[0]_78 (\SEG_LOOP3[3].fifo_sync_inst_n_366 ),
        .\rot_reg[0]_79 (\SEG_LOOP3[3].fifo_sync_inst_n_367 ),
        .\rot_reg[0]_8 (\SEG_LOOP3[3].fifo_sync_inst_n_296 ),
        .\rot_reg[0]_80 (\SEG_LOOP3[3].fifo_sync_inst_n_368 ),
        .\rot_reg[0]_81 (\SEG_LOOP3[3].fifo_sync_inst_n_369 ),
        .\rot_reg[0]_82 (\SEG_LOOP3[3].fifo_sync_inst_n_370 ),
        .\rot_reg[0]_83 (\SEG_LOOP3[3].fifo_sync_inst_n_371 ),
        .\rot_reg[0]_84 (\SEG_LOOP3[3].fifo_sync_inst_n_372 ),
        .\rot_reg[0]_85 (\SEG_LOOP3[3].fifo_sync_inst_n_373 ),
        .\rot_reg[0]_86 (\SEG_LOOP3[3].fifo_sync_inst_n_375 ),
        .\rot_reg[0]_87 (\SEG_LOOP3[3].fifo_sync_inst_n_376 ),
        .\rot_reg[0]_88 (\SEG_LOOP3[3].fifo_sync_inst_n_377 ),
        .\rot_reg[0]_89 (\SEG_LOOP3[3].fifo_sync_inst_n_378 ),
        .\rot_reg[0]_9 (\SEG_LOOP3[3].fifo_sync_inst_n_297 ),
        .\rot_reg[0]_90 (\SEG_LOOP3[3].fifo_sync_inst_n_379 ),
        .\rot_reg[0]_91 (\SEG_LOOP3[3].fifo_sync_inst_n_380 ),
        .\rot_reg[0]_92 (\SEG_LOOP3[3].fifo_sync_inst_n_381 ),
        .\rot_reg[0]_93 (\SEG_LOOP3[3].fifo_sync_inst_n_382 ),
        .\rot_reg[0]_94 (\SEG_LOOP3[3].fifo_sync_inst_n_383 ),
        .\rot_reg[0]_95 (\SEG_LOOP3[3].fifo_sync_inst_n_384 ),
        .\rot_reg[0]_96 (\SEG_LOOP3[3].fifo_sync_inst_n_385 ),
        .\rot_reg[0]_97 (\SEG_LOOP3[3].fifo_sync_inst_n_386 ),
        .\rot_reg[0]_98 (\SEG_LOOP3[3].fifo_sync_inst_n_387 ),
        .\rot_reg[0]_99 (\SEG_LOOP3[3].fifo_sync_inst_n_388 ),
        .\rot_reg[1] (\SEG_LOOP3[3].fifo_sync_inst_n_154 ),
        .\rot_reg[1]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_155 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_156 ),
        .\rot_reg[1]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_162 ),
        .\rot_reg[1]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_16 ),
        .\rot_reg[1]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rot_reg[1]_5 (\SEG_LOOP3[2].fifo_sync_inst_n_142 ),
        .\rot_reg[1]_6 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64),
        .rx_clk(rx_clk),
        .rx_clk_0({lbus_data[391],lbus_data[388:386],lbus_data[399],lbus_data[396:394],lbus_data[407],lbus_data[404:402],lbus_data[415],lbus_data[412:410],lbus_data[423],lbus_data[420:418],lbus_data[431],lbus_data[428:426],lbus_data[439],lbus_data[436:434],lbus_data[447],lbus_data[444:442],lbus_data[455],lbus_data[452:450],lbus_data[463],lbus_data[460:458],lbus_data[471],lbus_data[468:466],lbus_data[479],lbus_data[476:474],lbus_data[487],lbus_data[484:482],lbus_data[495],lbus_data[492:490],lbus_data[503],lbus_data[500:498],lbus_data[511],lbus_data[508:506],lbus_data[262],lbus_data[260],lbus_data[258],lbus_data[256],lbus_data[270],lbus_data[268],lbus_data[266],lbus_data[264],lbus_data[278],lbus_data[276],lbus_data[274],lbus_data[272],lbus_data[286],lbus_data[284],lbus_data[282],lbus_data[280],lbus_data[294],lbus_data[292],lbus_data[290],lbus_data[288],lbus_data[302],lbus_data[300],lbus_data[298],lbus_data[296],lbus_data[310],lbus_data[308],lbus_data[306],lbus_data[304],lbus_data[318],lbus_data[316],lbus_data[314],lbus_data[312],lbus_data[326],lbus_data[324],lbus_data[322],lbus_data[320],lbus_data[334],lbus_data[332],lbus_data[330],lbus_data[328],lbus_data[342],lbus_data[340],lbus_data[338],lbus_data[336],lbus_data[350],lbus_data[348],lbus_data[346],lbus_data[344],lbus_data[358],lbus_data[356],lbus_data[354],lbus_data[352],lbus_data[366],lbus_data[364],lbus_data[362],lbus_data[360],lbus_data[374],lbus_data[372],lbus_data[370],lbus_data[368],lbus_data[382],lbus_data[380],lbus_data[378],lbus_data[376]}),
        .rx_clk_1(\SEG_LOOP3[3].fifo_sync_inst_n_374 ),
        .rx_enaout0(rx_enaout0),
        .\wr_ptr_reg[2]_0 (full[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_fifo__parameterized0 fifo_sync_inst_ptp
       (.SR(SR),
        .din({rx_enaout0,din[132]}),
        .dout(dout),
        .ptp_rd_en(ptp_rd_en),
        .rx_clk(rx_clk),
        .\rx_lane_aligner_fill_0[0] (\rx_lane_aligner_fill_0[0] ),
        .\wr_ptr_reg[0]_0 ({\wr_ptr_reg[0] [135],\wr_ptr_reg[0] [132]}),
        .\wr_ptr_reg[0]_1 ({\wr_ptr_reg[0]_0 [135],\wr_ptr_reg[0]_0 [132]}),
        .\wr_ptr_reg[0]_2 ({\wr_ptr_reg[0]_1 [135],\wr_ptr_reg[0]_1 [132]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_lbus2axis_segmented_corelogic i_cmac_usplus_0_lbus2axis_segmented_corelogic
       (.D({lbus_data[391:384],lbus_data[399:392],lbus_data[407:400],lbus_data[415:408],lbus_data[423:416],lbus_data[431:424],lbus_data[439:432],lbus_data[447:440],lbus_data[455:448],lbus_data[463:456],lbus_data[471:464],lbus_data[479:472],lbus_data[487:480],lbus_data[495:488],lbus_data[503:496],lbus_data[511:504],lbus_data[263:256],lbus_data[271:264],lbus_data[279:272],lbus_data[287:280],lbus_data[295:288],lbus_data[303:296],lbus_data[311:304],lbus_data[319:312],lbus_data[327:320],lbus_data[335:328],lbus_data[343:336],lbus_data[351:344],lbus_data[359:352],lbus_data[367:360],lbus_data[375:368],lbus_data[383:376],lbus_data[135:128],lbus_data[143:136],lbus_data[151:144],lbus_data[159:152],lbus_data[167:160],lbus_data[175:168],lbus_data[183:176],lbus_data[191:184],lbus_data[199:192],lbus_data[207:200],lbus_data[215:208],lbus_data[223:216],lbus_data[231:224],lbus_data[239:232],lbus_data[247:240],lbus_data[255:248],lbus_data[7:0],lbus_data[15:8],lbus_data[23:16],lbus_data[31:24],lbus_data[39:32],lbus_data[47:40],lbus_data[55:48],lbus_data[63:56],lbus_data[71:64],lbus_data[79:72],lbus_data[87:80],lbus_data[95:88],lbus_data[103:96],lbus_data[111:104],lbus_data[119:112],lbus_data[127:120]}),
        .Q(rot_reg),
        .SR({\SEG_LOOP3[0].fifo_sync_inst_n_18 ,\SEG_LOOP3[0].fifo_sync_inst_n_19 ,\SEG_LOOP3[0].fifo_sync_inst_n_20 ,axis_tkeep_w0}),
        .\axis_tkeep_reg[63]_0 ({\SEG_LOOP3[3].fifo_sync_inst_n_0 ,\SEG_LOOP3[3].fifo_sync_inst_n_1 ,mty_to_tkeep2_return[13],mty_to_tkeep2_return[11:9],mty_to_tkeep2_return[7:5],mty_to_tkeep2_return[3],\SEG_LOOP3[3].fifo_sync_inst_n_10 ,\SEG_LOOP3[3].fifo_sync_inst_n_11 ,\SEG_LOOP3[2].fifo_sync_inst_n_0 ,\SEG_LOOP3[2].fifo_sync_inst_n_1 ,mty_to_tkeep1_return[13],mty_to_tkeep1_return[11:9],mty_to_tkeep1_return[7:5],mty_to_tkeep1_return[3],\SEG_LOOP3[2].fifo_sync_inst_n_10 ,\SEG_LOOP3[2].fifo_sync_inst_n_11 ,\SEG_LOOP3[1].fifo_sync_inst_n_0 ,\SEG_LOOP3[1].fifo_sync_inst_n_1 ,mty_to_tkeep0_return[13],mty_to_tkeep0_return[11:9],mty_to_tkeep0_return[7:5],mty_to_tkeep0_return[3],\SEG_LOOP3[1].fifo_sync_inst_n_10 ,\SEG_LOOP3[1].fifo_sync_inst_n_11 ,\SEG_LOOP3[0].fifo_sync_inst_n_0 ,\SEG_LOOP3[0].fifo_sync_inst_n_1 ,mty_to_tkeep_return[13],mty_to_tkeep_return[11:9],mty_to_tkeep_return[7:5],mty_to_tkeep_return[3],\SEG_LOOP3[0].fifo_sync_inst_n_10 ,\SEG_LOOP3[0].fifo_sync_inst_n_11 }),
        .axis_tlast_reg_0(\SEG_LOOP3[1].fifo_sync_inst_n_163 ),
        .lbus_err(lbus_err),
        .lbus_mty({lbus_mty[15:14],lbus_mty[11:10],lbus_mty[7:6],lbus_mty[3:2]}),
        .p_0_in(p_0_in_0),
        .\rot_reg[0] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_59),
        .\rot_reg[0]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_60),
        .\rot_reg[0]_1 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_61),
        .\rot_reg[0]_2 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_63),
        .\rot_reg[0]_3 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[0]_4 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_65),
        .\rot_reg[0]_5 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_66),
        .\rot_reg[0]_6 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_67),
        .\rot_reg[1] (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_62),
        .\rot_reg[1]_0 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_68),
        .\rot_reg[1]_1 (i_cmac_usplus_0_lbus2axis_segmented_corelogic_n_69),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preout));
  FDRE ptp_rd_en_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(\SEG_LOOP3[0].fifo_sync_inst_n_150 ),
        .Q(ptp_rd_en),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[0] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in[0]),
        .Q(rot_reg[0]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_164 ));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[1] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in[1]),
        .Q(rot_reg[1]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_164 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_pipeline_sync_512bit
   (Q,
    \data_out_reg[447]_0 ,
    \data_out_reg[447]_1 );
  output [255:0]Q;
  input [255:0]\data_out_reg[447]_0 ;
  input \data_out_reg[447]_1 ;

  wire [255:0]Q;
  wire [255:0]\data_out_reg[447]_0 ;
  wire \data_out_reg[447]_1 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [64]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [65]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [66]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [67]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [68]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [69]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [70]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [71]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [72]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [73]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [74]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [75]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [76]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [77]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [78]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [79]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [80]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [81]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [82]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [83]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [84]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [85]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [86]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [87]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [88]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [89]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [90]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [91]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [92]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [93]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [94]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [95]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [96]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [97]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [98]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [99]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [100]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [101]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [102]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [103]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [104]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [105]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [106]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [107]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [108]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [109]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [110]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [111]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [112]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [113]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [114]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [115]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [116]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [117]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [118]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [119]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [120]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [121]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [122]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [123]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [124]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [125]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [126]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [127]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [128]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [129]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [130]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [131]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [132]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [133]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [134]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [135]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [136]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [137]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [138]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [139]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [140]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [141]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [142]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [143]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [144]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [145]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [146]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [147]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [148]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [149]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [150]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [151]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [152]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [153]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [154]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [155]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [156]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [157]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [158]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [159]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [160]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [161]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [162]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [163]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [164]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [165]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [166]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [167]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [168]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [169]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [170]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [171]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [172]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [173]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [174]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [175]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [176]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [177]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [178]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [179]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [180]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [181]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [182]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [183]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [184]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [185]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [186]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [187]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [188]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [189]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [190]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [191]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [192]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [193]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [194]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [195]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [196]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [197]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [198]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [199]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [200]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [201]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [202]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [203]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [204]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [205]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [206]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [207]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [208]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [209]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [210]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [211]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [212]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [213]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [214]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [215]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [216]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [217]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [218]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [219]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [220]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [221]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [222]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [223]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [224]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [225]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [226]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [227]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [228]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [229]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [230]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [231]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [232]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [233]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [234]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [235]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [236]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [237]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [238]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [239]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [240]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [241]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [242]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [243]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [244]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [245]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [246]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [247]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [248]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [249]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [250]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [251]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [252]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [253]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [254]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [255]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\data_out_reg[447]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[447]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_pipeline_sync_64bit
   (Q,
    \data_out_reg[55]_0 ,
    \data_out_reg[0]_0 );
  output [31:0]Q;
  input [31:0]\data_out_reg[55]_0 ;
  input \data_out_reg[0]_0 ;

  wire [31:0]Q;
  wire \data_out_reg[0]_0 ;
  wire [31:0]\data_out_reg[55]_0 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[0]_0 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_pipeline_sync_64bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_pipeline_sync_64bit_10
   (Q,
    \data_out_reg[55]_0 ,
    \data_out_reg[55]_1 );
  output [31:0]Q;
  input [31:0]\data_out_reg[55]_0 ;
  input \data_out_reg[55]_1 ;

  wire [31:0]Q;
  wire [31:0]\data_out_reg[55]_0 ;
  wire \data_out_reg[55]_1 ;

  FDRE \data_out_reg[0] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\data_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\data_out_reg[55]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_pipeline_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_pipeline_sync_11
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_pipeline_sync_12
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_pipeline_sync_13
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_sync_14
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_sync_15
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_16bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_sync_16
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_pipeline_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_pipeline_sync_17
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_pipeline_sync_18
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_pipeline_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_pipeline_sync_19
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;

  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire [63:0]data_in_d2;
  wire [63:0]data_in_d3;
  wire [63:0]data_in_d4;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(data_in_d2[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(data_in_d2[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(data_in_d2[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(data_in_d2[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(data_in_d2[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(data_in_d2[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(data_in_d2[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(data_in_d2[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(data_in_d2[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(data_in_d2[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(data_in_d2[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(data_in_d2[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(data_in_d2[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(data_in_d2[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(data_in_d2[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(data_in_d2[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(data_in_d2[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(data_in_d2[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(data_in_d2[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(data_in_d2[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(data_in_d2[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(data_in_d2[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(data_in_d2[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(data_in_d2[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(data_in_d2[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(data_in_d2[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(data_in_d2[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(data_in_d2[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(data_in_d2[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(data_in_d2[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(data_in_d2[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(data_in_d2[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(data_in_d2[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(data_in_d2[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(data_in_d2[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(data_in_d2[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(data_in_d2[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(data_in_d2[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(data_in_d2[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(data_in_d2[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(data_in_d2[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(data_in_d2[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(data_in_d2[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(data_in_d2[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(data_in_d2[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(data_in_d2[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(data_in_d2[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(data_in_d2[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(data_in_d2[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(data_in_d2[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(data_in_d2[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(data_in_d2[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(data_in_d2[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(data_in_d2[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(data_in_d2[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(data_in_d2[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(data_in_d2[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(data_in_d2[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(data_in_d2[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(data_in_d2[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(data_in_d2[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(data_in_d2[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(data_in_d2[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(data_in_d2[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[0]),
        .Q(data_in_d3[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[10]),
        .Q(data_in_d3[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[11]),
        .Q(data_in_d3[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[12]),
        .Q(data_in_d3[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[13]),
        .Q(data_in_d3[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[14]),
        .Q(data_in_d3[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[15]),
        .Q(data_in_d3[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[16]),
        .Q(data_in_d3[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[17]),
        .Q(data_in_d3[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[18]),
        .Q(data_in_d3[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[19]),
        .Q(data_in_d3[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[1]),
        .Q(data_in_d3[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[20]),
        .Q(data_in_d3[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[21]),
        .Q(data_in_d3[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[22]),
        .Q(data_in_d3[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[23]),
        .Q(data_in_d3[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[24]),
        .Q(data_in_d3[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[25]),
        .Q(data_in_d3[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[26]),
        .Q(data_in_d3[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[27]),
        .Q(data_in_d3[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[28]),
        .Q(data_in_d3[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[29]),
        .Q(data_in_d3[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[2]),
        .Q(data_in_d3[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[30]),
        .Q(data_in_d3[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[31]),
        .Q(data_in_d3[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[32]),
        .Q(data_in_d3[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[33]),
        .Q(data_in_d3[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[34]),
        .Q(data_in_d3[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[35]),
        .Q(data_in_d3[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[36]),
        .Q(data_in_d3[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[37]),
        .Q(data_in_d3[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[38]),
        .Q(data_in_d3[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[39]),
        .Q(data_in_d3[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[3]),
        .Q(data_in_d3[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[40]),
        .Q(data_in_d3[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[41]),
        .Q(data_in_d3[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[42]),
        .Q(data_in_d3[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[43]),
        .Q(data_in_d3[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[44]),
        .Q(data_in_d3[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[45]),
        .Q(data_in_d3[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[46]),
        .Q(data_in_d3[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[47]),
        .Q(data_in_d3[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[48]),
        .Q(data_in_d3[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[49]),
        .Q(data_in_d3[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[4]),
        .Q(data_in_d3[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[50]),
        .Q(data_in_d3[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[51]),
        .Q(data_in_d3[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[52]),
        .Q(data_in_d3[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[53]),
        .Q(data_in_d3[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[54]),
        .Q(data_in_d3[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[55]),
        .Q(data_in_d3[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[56]),
        .Q(data_in_d3[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[57]),
        .Q(data_in_d3[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[58]),
        .Q(data_in_d3[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[59]),
        .Q(data_in_d3[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[5]),
        .Q(data_in_d3[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[60]),
        .Q(data_in_d3[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[61]),
        .Q(data_in_d3[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[62]),
        .Q(data_in_d3[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[63]),
        .Q(data_in_d3[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[6]),
        .Q(data_in_d3[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[7]),
        .Q(data_in_d3[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[8]),
        .Q(data_in_d3[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d2[9]),
        .Q(data_in_d3[9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[0]),
        .Q(data_in_d4[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[10]),
        .Q(data_in_d4[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[11]),
        .Q(data_in_d4[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[12]),
        .Q(data_in_d4[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[13]),
        .Q(data_in_d4[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[14]),
        .Q(data_in_d4[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[15]),
        .Q(data_in_d4[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[16]),
        .Q(data_in_d4[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[17]),
        .Q(data_in_d4[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[18]),
        .Q(data_in_d4[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[19]),
        .Q(data_in_d4[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[1]),
        .Q(data_in_d4[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[20]),
        .Q(data_in_d4[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[21]),
        .Q(data_in_d4[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[22]),
        .Q(data_in_d4[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[23]),
        .Q(data_in_d4[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[24]),
        .Q(data_in_d4[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[25]),
        .Q(data_in_d4[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[26]),
        .Q(data_in_d4[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[27]),
        .Q(data_in_d4[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[28]),
        .Q(data_in_d4[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[29]),
        .Q(data_in_d4[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[2]),
        .Q(data_in_d4[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[30]),
        .Q(data_in_d4[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[31]),
        .Q(data_in_d4[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[32]),
        .Q(data_in_d4[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[33]),
        .Q(data_in_d4[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[34]),
        .Q(data_in_d4[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[35]),
        .Q(data_in_d4[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[36]),
        .Q(data_in_d4[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[37]),
        .Q(data_in_d4[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[38]),
        .Q(data_in_d4[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[39]),
        .Q(data_in_d4[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[3]),
        .Q(data_in_d4[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[40]),
        .Q(data_in_d4[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[41]),
        .Q(data_in_d4[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[42]),
        .Q(data_in_d4[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[43]),
        .Q(data_in_d4[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[44]),
        .Q(data_in_d4[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[45]),
        .Q(data_in_d4[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[46]),
        .Q(data_in_d4[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[47]),
        .Q(data_in_d4[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[48]),
        .Q(data_in_d4[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[49]),
        .Q(data_in_d4[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[4]),
        .Q(data_in_d4[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[50]),
        .Q(data_in_d4[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[51]),
        .Q(data_in_d4[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[52]),
        .Q(data_in_d4[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[53]),
        .Q(data_in_d4[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[54]),
        .Q(data_in_d4[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[55]),
        .Q(data_in_d4[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[56]),
        .Q(data_in_d4[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[57]),
        .Q(data_in_d4[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[58]),
        .Q(data_in_d4[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[59]),
        .Q(data_in_d4[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[5]),
        .Q(data_in_d4[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[60]),
        .Q(data_in_d4[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[61]),
        .Q(data_in_d4[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[62]),
        .Q(data_in_d4[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[63]),
        .Q(data_in_d4[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[6]),
        .Q(data_in_d4[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[7]),
        .Q(data_in_d4[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[8]),
        .Q(data_in_d4[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d3[9]),
        .Q(data_in_d4[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(data_in_d4[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_sync_20
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_sync_21
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cmac_usplus_0_rx_64bit_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_sync_22
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;
  wire \data_in_d2_reg_n_0_[0] ;
  wire \data_in_d2_reg_n_0_[10] ;
  wire \data_in_d2_reg_n_0_[11] ;
  wire \data_in_d2_reg_n_0_[12] ;
  wire \data_in_d2_reg_n_0_[13] ;
  wire \data_in_d2_reg_n_0_[14] ;
  wire \data_in_d2_reg_n_0_[15] ;
  wire \data_in_d2_reg_n_0_[16] ;
  wire \data_in_d2_reg_n_0_[17] ;
  wire \data_in_d2_reg_n_0_[18] ;
  wire \data_in_d2_reg_n_0_[19] ;
  wire \data_in_d2_reg_n_0_[1] ;
  wire \data_in_d2_reg_n_0_[20] ;
  wire \data_in_d2_reg_n_0_[21] ;
  wire \data_in_d2_reg_n_0_[22] ;
  wire \data_in_d2_reg_n_0_[23] ;
  wire \data_in_d2_reg_n_0_[24] ;
  wire \data_in_d2_reg_n_0_[25] ;
  wire \data_in_d2_reg_n_0_[26] ;
  wire \data_in_d2_reg_n_0_[27] ;
  wire \data_in_d2_reg_n_0_[28] ;
  wire \data_in_d2_reg_n_0_[29] ;
  wire \data_in_d2_reg_n_0_[2] ;
  wire \data_in_d2_reg_n_0_[30] ;
  wire \data_in_d2_reg_n_0_[31] ;
  wire \data_in_d2_reg_n_0_[32] ;
  wire \data_in_d2_reg_n_0_[33] ;
  wire \data_in_d2_reg_n_0_[34] ;
  wire \data_in_d2_reg_n_0_[35] ;
  wire \data_in_d2_reg_n_0_[36] ;
  wire \data_in_d2_reg_n_0_[37] ;
  wire \data_in_d2_reg_n_0_[38] ;
  wire \data_in_d2_reg_n_0_[39] ;
  wire \data_in_d2_reg_n_0_[3] ;
  wire \data_in_d2_reg_n_0_[40] ;
  wire \data_in_d2_reg_n_0_[41] ;
  wire \data_in_d2_reg_n_0_[42] ;
  wire \data_in_d2_reg_n_0_[43] ;
  wire \data_in_d2_reg_n_0_[44] ;
  wire \data_in_d2_reg_n_0_[45] ;
  wire \data_in_d2_reg_n_0_[46] ;
  wire \data_in_d2_reg_n_0_[47] ;
  wire \data_in_d2_reg_n_0_[48] ;
  wire \data_in_d2_reg_n_0_[49] ;
  wire \data_in_d2_reg_n_0_[4] ;
  wire \data_in_d2_reg_n_0_[50] ;
  wire \data_in_d2_reg_n_0_[51] ;
  wire \data_in_d2_reg_n_0_[52] ;
  wire \data_in_d2_reg_n_0_[53] ;
  wire \data_in_d2_reg_n_0_[54] ;
  wire \data_in_d2_reg_n_0_[55] ;
  wire \data_in_d2_reg_n_0_[56] ;
  wire \data_in_d2_reg_n_0_[57] ;
  wire \data_in_d2_reg_n_0_[58] ;
  wire \data_in_d2_reg_n_0_[59] ;
  wire \data_in_d2_reg_n_0_[5] ;
  wire \data_in_d2_reg_n_0_[60] ;
  wire \data_in_d2_reg_n_0_[61] ;
  wire \data_in_d2_reg_n_0_[62] ;
  wire \data_in_d2_reg_n_0_[63] ;
  wire \data_in_d2_reg_n_0_[6] ;
  wire \data_in_d2_reg_n_0_[7] ;
  wire \data_in_d2_reg_n_0_[8] ;
  wire \data_in_d2_reg_n_0_[9] ;
  wire \data_in_d3_reg_n_0_[0] ;
  wire \data_in_d3_reg_n_0_[10] ;
  wire \data_in_d3_reg_n_0_[11] ;
  wire \data_in_d3_reg_n_0_[12] ;
  wire \data_in_d3_reg_n_0_[13] ;
  wire \data_in_d3_reg_n_0_[14] ;
  wire \data_in_d3_reg_n_0_[15] ;
  wire \data_in_d3_reg_n_0_[16] ;
  wire \data_in_d3_reg_n_0_[17] ;
  wire \data_in_d3_reg_n_0_[18] ;
  wire \data_in_d3_reg_n_0_[19] ;
  wire \data_in_d3_reg_n_0_[1] ;
  wire \data_in_d3_reg_n_0_[20] ;
  wire \data_in_d3_reg_n_0_[21] ;
  wire \data_in_d3_reg_n_0_[22] ;
  wire \data_in_d3_reg_n_0_[23] ;
  wire \data_in_d3_reg_n_0_[24] ;
  wire \data_in_d3_reg_n_0_[25] ;
  wire \data_in_d3_reg_n_0_[26] ;
  wire \data_in_d3_reg_n_0_[27] ;
  wire \data_in_d3_reg_n_0_[28] ;
  wire \data_in_d3_reg_n_0_[29] ;
  wire \data_in_d3_reg_n_0_[2] ;
  wire \data_in_d3_reg_n_0_[30] ;
  wire \data_in_d3_reg_n_0_[31] ;
  wire \data_in_d3_reg_n_0_[32] ;
  wire \data_in_d3_reg_n_0_[33] ;
  wire \data_in_d3_reg_n_0_[34] ;
  wire \data_in_d3_reg_n_0_[35] ;
  wire \data_in_d3_reg_n_0_[36] ;
  wire \data_in_d3_reg_n_0_[37] ;
  wire \data_in_d3_reg_n_0_[38] ;
  wire \data_in_d3_reg_n_0_[39] ;
  wire \data_in_d3_reg_n_0_[3] ;
  wire \data_in_d3_reg_n_0_[40] ;
  wire \data_in_d3_reg_n_0_[41] ;
  wire \data_in_d3_reg_n_0_[42] ;
  wire \data_in_d3_reg_n_0_[43] ;
  wire \data_in_d3_reg_n_0_[44] ;
  wire \data_in_d3_reg_n_0_[45] ;
  wire \data_in_d3_reg_n_0_[46] ;
  wire \data_in_d3_reg_n_0_[47] ;
  wire \data_in_d3_reg_n_0_[48] ;
  wire \data_in_d3_reg_n_0_[49] ;
  wire \data_in_d3_reg_n_0_[4] ;
  wire \data_in_d3_reg_n_0_[50] ;
  wire \data_in_d3_reg_n_0_[51] ;
  wire \data_in_d3_reg_n_0_[52] ;
  wire \data_in_d3_reg_n_0_[53] ;
  wire \data_in_d3_reg_n_0_[54] ;
  wire \data_in_d3_reg_n_0_[55] ;
  wire \data_in_d3_reg_n_0_[56] ;
  wire \data_in_d3_reg_n_0_[57] ;
  wire \data_in_d3_reg_n_0_[58] ;
  wire \data_in_d3_reg_n_0_[59] ;
  wire \data_in_d3_reg_n_0_[5] ;
  wire \data_in_d3_reg_n_0_[60] ;
  wire \data_in_d3_reg_n_0_[61] ;
  wire \data_in_d3_reg_n_0_[62] ;
  wire \data_in_d3_reg_n_0_[63] ;
  wire \data_in_d3_reg_n_0_[6] ;
  wire \data_in_d3_reg_n_0_[7] ;
  wire \data_in_d3_reg_n_0_[8] ;
  wire \data_in_d3_reg_n_0_[9] ;
  wire \data_in_d4_reg_n_0_[0] ;
  wire \data_in_d4_reg_n_0_[10] ;
  wire \data_in_d4_reg_n_0_[11] ;
  wire \data_in_d4_reg_n_0_[12] ;
  wire \data_in_d4_reg_n_0_[13] ;
  wire \data_in_d4_reg_n_0_[14] ;
  wire \data_in_d4_reg_n_0_[15] ;
  wire \data_in_d4_reg_n_0_[16] ;
  wire \data_in_d4_reg_n_0_[17] ;
  wire \data_in_d4_reg_n_0_[18] ;
  wire \data_in_d4_reg_n_0_[19] ;
  wire \data_in_d4_reg_n_0_[1] ;
  wire \data_in_d4_reg_n_0_[20] ;
  wire \data_in_d4_reg_n_0_[21] ;
  wire \data_in_d4_reg_n_0_[22] ;
  wire \data_in_d4_reg_n_0_[23] ;
  wire \data_in_d4_reg_n_0_[24] ;
  wire \data_in_d4_reg_n_0_[25] ;
  wire \data_in_d4_reg_n_0_[26] ;
  wire \data_in_d4_reg_n_0_[27] ;
  wire \data_in_d4_reg_n_0_[28] ;
  wire \data_in_d4_reg_n_0_[29] ;
  wire \data_in_d4_reg_n_0_[2] ;
  wire \data_in_d4_reg_n_0_[30] ;
  wire \data_in_d4_reg_n_0_[31] ;
  wire \data_in_d4_reg_n_0_[32] ;
  wire \data_in_d4_reg_n_0_[33] ;
  wire \data_in_d4_reg_n_0_[34] ;
  wire \data_in_d4_reg_n_0_[35] ;
  wire \data_in_d4_reg_n_0_[36] ;
  wire \data_in_d4_reg_n_0_[37] ;
  wire \data_in_d4_reg_n_0_[38] ;
  wire \data_in_d4_reg_n_0_[39] ;
  wire \data_in_d4_reg_n_0_[3] ;
  wire \data_in_d4_reg_n_0_[40] ;
  wire \data_in_d4_reg_n_0_[41] ;
  wire \data_in_d4_reg_n_0_[42] ;
  wire \data_in_d4_reg_n_0_[43] ;
  wire \data_in_d4_reg_n_0_[44] ;
  wire \data_in_d4_reg_n_0_[45] ;
  wire \data_in_d4_reg_n_0_[46] ;
  wire \data_in_d4_reg_n_0_[47] ;
  wire \data_in_d4_reg_n_0_[48] ;
  wire \data_in_d4_reg_n_0_[49] ;
  wire \data_in_d4_reg_n_0_[4] ;
  wire \data_in_d4_reg_n_0_[50] ;
  wire \data_in_d4_reg_n_0_[51] ;
  wire \data_in_d4_reg_n_0_[52] ;
  wire \data_in_d4_reg_n_0_[53] ;
  wire \data_in_d4_reg_n_0_[54] ;
  wire \data_in_d4_reg_n_0_[55] ;
  wire \data_in_d4_reg_n_0_[56] ;
  wire \data_in_d4_reg_n_0_[57] ;
  wire \data_in_d4_reg_n_0_[58] ;
  wire \data_in_d4_reg_n_0_[59] ;
  wire \data_in_d4_reg_n_0_[5] ;
  wire \data_in_d4_reg_n_0_[60] ;
  wire \data_in_d4_reg_n_0_[61] ;
  wire \data_in_d4_reg_n_0_[62] ;
  wire \data_in_d4_reg_n_0_[63] ;
  wire \data_in_d4_reg_n_0_[6] ;
  wire \data_in_d4_reg_n_0_[7] ;
  wire \data_in_d4_reg_n_0_[8] ;
  wire \data_in_d4_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(\data_in_d2_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(\data_in_d2_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(\data_in_d2_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(\data_in_d2_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(\data_in_d2_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(\data_in_d2_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(\data_in_d2_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(\data_in_d2_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(\data_in_d2_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(\data_in_d2_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(\data_in_d2_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(\data_in_d2_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(\data_in_d2_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(\data_in_d2_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(\data_in_d2_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(\data_in_d2_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(\data_in_d2_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(\data_in_d2_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(\data_in_d2_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(\data_in_d2_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(\data_in_d2_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(\data_in_d2_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(\data_in_d2_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(\data_in_d2_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(\data_in_d2_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(\data_in_d2_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(\data_in_d2_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(\data_in_d2_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(\data_in_d2_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(\data_in_d2_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(\data_in_d2_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(\data_in_d2_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(\data_in_d2_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(\data_in_d2_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(\data_in_d2_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(\data_in_d2_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(\data_in_d2_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(\data_in_d2_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(\data_in_d2_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(\data_in_d2_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(\data_in_d2_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(\data_in_d2_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(\data_in_d2_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(\data_in_d2_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(\data_in_d2_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(\data_in_d2_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(\data_in_d2_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(\data_in_d2_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(\data_in_d2_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(\data_in_d2_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(\data_in_d2_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(\data_in_d2_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(\data_in_d2_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(\data_in_d2_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(\data_in_d2_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(\data_in_d2_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(\data_in_d2_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(\data_in_d2_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(\data_in_d2_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(\data_in_d2_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(\data_in_d2_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(\data_in_d2_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(\data_in_d2_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(\data_in_d2_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[0] ),
        .Q(\data_in_d3_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[10] ),
        .Q(\data_in_d3_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[11] ),
        .Q(\data_in_d3_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[12] ),
        .Q(\data_in_d3_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[13] ),
        .Q(\data_in_d3_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[14] ),
        .Q(\data_in_d3_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[15] ),
        .Q(\data_in_d3_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[16] ),
        .Q(\data_in_d3_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[17] ),
        .Q(\data_in_d3_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[18] ),
        .Q(\data_in_d3_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[19] ),
        .Q(\data_in_d3_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[1] ),
        .Q(\data_in_d3_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[20] ),
        .Q(\data_in_d3_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[21] ),
        .Q(\data_in_d3_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[22] ),
        .Q(\data_in_d3_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[23] ),
        .Q(\data_in_d3_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[24] ),
        .Q(\data_in_d3_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[25] ),
        .Q(\data_in_d3_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[26] ),
        .Q(\data_in_d3_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[27] ),
        .Q(\data_in_d3_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[28] ),
        .Q(\data_in_d3_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[29] ),
        .Q(\data_in_d3_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[2] ),
        .Q(\data_in_d3_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[30] ),
        .Q(\data_in_d3_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[31] ),
        .Q(\data_in_d3_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[32] ),
        .Q(\data_in_d3_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[33] ),
        .Q(\data_in_d3_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[34] ),
        .Q(\data_in_d3_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[35] ),
        .Q(\data_in_d3_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[36] ),
        .Q(\data_in_d3_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[37] ),
        .Q(\data_in_d3_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[38] ),
        .Q(\data_in_d3_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[39] ),
        .Q(\data_in_d3_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[3] ),
        .Q(\data_in_d3_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[40] ),
        .Q(\data_in_d3_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[41] ),
        .Q(\data_in_d3_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[42] ),
        .Q(\data_in_d3_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[43] ),
        .Q(\data_in_d3_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[44] ),
        .Q(\data_in_d3_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[45] ),
        .Q(\data_in_d3_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[46] ),
        .Q(\data_in_d3_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[47] ),
        .Q(\data_in_d3_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[48] ),
        .Q(\data_in_d3_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[49] ),
        .Q(\data_in_d3_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[4] ),
        .Q(\data_in_d3_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[50] ),
        .Q(\data_in_d3_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[51] ),
        .Q(\data_in_d3_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[52] ),
        .Q(\data_in_d3_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[53] ),
        .Q(\data_in_d3_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[54] ),
        .Q(\data_in_d3_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[55] ),
        .Q(\data_in_d3_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[56] ),
        .Q(\data_in_d3_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[57] ),
        .Q(\data_in_d3_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[58] ),
        .Q(\data_in_d3_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[59] ),
        .Q(\data_in_d3_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[5] ),
        .Q(\data_in_d3_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[60] ),
        .Q(\data_in_d3_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[61] ),
        .Q(\data_in_d3_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[62] ),
        .Q(\data_in_d3_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[63] ),
        .Q(\data_in_d3_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[6] ),
        .Q(\data_in_d3_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[7] ),
        .Q(\data_in_d3_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[8] ),
        .Q(\data_in_d3_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d2_reg_n_0_[9] ),
        .Q(\data_in_d3_reg_n_0_[9] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[0] ),
        .Q(\data_in_d4_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[10] ),
        .Q(\data_in_d4_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[11] ),
        .Q(\data_in_d4_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[12] ),
        .Q(\data_in_d4_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[13] ),
        .Q(\data_in_d4_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[14] ),
        .Q(\data_in_d4_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[15] ),
        .Q(\data_in_d4_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[16] ),
        .Q(\data_in_d4_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[17] ),
        .Q(\data_in_d4_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[18] ),
        .Q(\data_in_d4_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[19] ),
        .Q(\data_in_d4_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[1] ),
        .Q(\data_in_d4_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[20] ),
        .Q(\data_in_d4_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[21] ),
        .Q(\data_in_d4_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[22] ),
        .Q(\data_in_d4_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[23] ),
        .Q(\data_in_d4_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[24] ),
        .Q(\data_in_d4_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[25] ),
        .Q(\data_in_d4_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[26] ),
        .Q(\data_in_d4_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[27] ),
        .Q(\data_in_d4_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[28] ),
        .Q(\data_in_d4_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[29] ),
        .Q(\data_in_d4_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[2] ),
        .Q(\data_in_d4_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[30] ),
        .Q(\data_in_d4_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[31] ),
        .Q(\data_in_d4_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[32] ),
        .Q(\data_in_d4_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[33] ),
        .Q(\data_in_d4_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[34] ),
        .Q(\data_in_d4_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[35] ),
        .Q(\data_in_d4_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[36] ),
        .Q(\data_in_d4_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[37] ),
        .Q(\data_in_d4_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[38] ),
        .Q(\data_in_d4_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[39] ),
        .Q(\data_in_d4_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[3] ),
        .Q(\data_in_d4_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[40] ),
        .Q(\data_in_d4_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[41] ),
        .Q(\data_in_d4_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[42] ),
        .Q(\data_in_d4_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[43] ),
        .Q(\data_in_d4_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[44] ),
        .Q(\data_in_d4_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[45] ),
        .Q(\data_in_d4_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[46] ),
        .Q(\data_in_d4_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[47] ),
        .Q(\data_in_d4_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[48] ),
        .Q(\data_in_d4_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[49] ),
        .Q(\data_in_d4_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[4] ),
        .Q(\data_in_d4_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[50] ),
        .Q(\data_in_d4_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[51] ),
        .Q(\data_in_d4_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[52] ),
        .Q(\data_in_d4_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[53] ),
        .Q(\data_in_d4_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[54] ),
        .Q(\data_in_d4_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[55] ),
        .Q(\data_in_d4_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[56] ),
        .Q(\data_in_d4_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[57] ),
        .Q(\data_in_d4_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[58] ),
        .Q(\data_in_d4_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[59] ),
        .Q(\data_in_d4_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[5] ),
        .Q(\data_in_d4_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[60] ),
        .Q(\data_in_d4_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[61] ),
        .Q(\data_in_d4_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[62] ),
        .Q(\data_in_d4_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[63] ),
        .Q(\data_in_d4_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[6] ),
        .Q(\data_in_d4_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[7] ),
        .Q(\data_in_d4_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[8] ),
        .Q(\data_in_d4_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d3_reg_n_0_[9] ),
        .Q(\data_in_d4_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d4_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_tx_sync
   (Q,
    \ctrl0_out_reg[55]_0 ,
    \ctrl1_out_reg[55]_0 ,
    D,
    \ctrl1_in_d1_reg[55]_0 ,
    \ctrl0_in_d1_reg[55]_0 ,
    \ctrl1_in_d1_reg[55]_1 );
  output [255:0]Q;
  output [31:0]\ctrl0_out_reg[55]_0 ;
  output [31:0]\ctrl1_out_reg[55]_0 ;
  input [255:0]D;
  input \ctrl1_in_d1_reg[55]_0 ;
  input [31:0]\ctrl0_in_d1_reg[55]_0 ;
  input [31:0]\ctrl1_in_d1_reg[55]_1 ;

  wire [255:0]D;
  wire [255:0]Q;
  wire [55:0]ctrl0_in_d1;
  wire [31:0]\ctrl0_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl0_out_reg[55]_0 ;
  wire [55:0]ctrl1_in_d1;
  wire \ctrl1_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl1_in_d1_reg[55]_1 ;
  wire [31:0]\ctrl1_out_reg[55]_0 ;
  wire [447:0]data_in_d1;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [0]),
        .Q(ctrl0_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [8]),
        .Q(ctrl0_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [9]),
        .Q(ctrl0_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [10]),
        .Q(ctrl0_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [11]),
        .Q(ctrl0_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [1]),
        .Q(ctrl0_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [12]),
        .Q(ctrl0_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [13]),
        .Q(ctrl0_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [14]),
        .Q(ctrl0_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [15]),
        .Q(ctrl0_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [2]),
        .Q(ctrl0_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [16]),
        .Q(ctrl0_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [17]),
        .Q(ctrl0_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [18]),
        .Q(ctrl0_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [19]),
        .Q(ctrl0_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [20]),
        .Q(ctrl0_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [21]),
        .Q(ctrl0_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [22]),
        .Q(ctrl0_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [23]),
        .Q(ctrl0_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [3]),
        .Q(ctrl0_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [24]),
        .Q(ctrl0_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [25]),
        .Q(ctrl0_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [4]),
        .Q(ctrl0_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [26]),
        .Q(ctrl0_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [27]),
        .Q(ctrl0_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [28]),
        .Q(ctrl0_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [29]),
        .Q(ctrl0_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [30]),
        .Q(ctrl0_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [31]),
        .Q(ctrl0_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [5]),
        .Q(ctrl0_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [6]),
        .Q(ctrl0_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [7]),
        .Q(ctrl0_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[0]),
        .Q(\ctrl0_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[16]),
        .Q(\ctrl0_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[17]),
        .Q(\ctrl0_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[18]),
        .Q(\ctrl0_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[19]),
        .Q(\ctrl0_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[1]),
        .Q(\ctrl0_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[20]),
        .Q(\ctrl0_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[21]),
        .Q(\ctrl0_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[22]),
        .Q(\ctrl0_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[23]),
        .Q(\ctrl0_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[2]),
        .Q(\ctrl0_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[32]),
        .Q(\ctrl0_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[33]),
        .Q(\ctrl0_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[34]),
        .Q(\ctrl0_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[35]),
        .Q(\ctrl0_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[36]),
        .Q(\ctrl0_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[37]),
        .Q(\ctrl0_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[38]),
        .Q(\ctrl0_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[39]),
        .Q(\ctrl0_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[3]),
        .Q(\ctrl0_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[48]),
        .Q(\ctrl0_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[49]),
        .Q(\ctrl0_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[4]),
        .Q(\ctrl0_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[50]),
        .Q(\ctrl0_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[51]),
        .Q(\ctrl0_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[52]),
        .Q(\ctrl0_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[53]),
        .Q(\ctrl0_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[54]),
        .Q(\ctrl0_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[55]),
        .Q(\ctrl0_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[5]),
        .Q(\ctrl0_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[6]),
        .Q(\ctrl0_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[7]),
        .Q(\ctrl0_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [0]),
        .Q(ctrl1_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [8]),
        .Q(ctrl1_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [9]),
        .Q(ctrl1_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [10]),
        .Q(ctrl1_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [11]),
        .Q(ctrl1_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [1]),
        .Q(ctrl1_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [12]),
        .Q(ctrl1_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [13]),
        .Q(ctrl1_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [14]),
        .Q(ctrl1_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [15]),
        .Q(ctrl1_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [2]),
        .Q(ctrl1_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [16]),
        .Q(ctrl1_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [17]),
        .Q(ctrl1_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [18]),
        .Q(ctrl1_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [19]),
        .Q(ctrl1_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [20]),
        .Q(ctrl1_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [21]),
        .Q(ctrl1_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [22]),
        .Q(ctrl1_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [23]),
        .Q(ctrl1_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [3]),
        .Q(ctrl1_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [24]),
        .Q(ctrl1_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [25]),
        .Q(ctrl1_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [4]),
        .Q(ctrl1_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [26]),
        .Q(ctrl1_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [27]),
        .Q(ctrl1_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [28]),
        .Q(ctrl1_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [29]),
        .Q(ctrl1_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [30]),
        .Q(ctrl1_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [31]),
        .Q(ctrl1_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [5]),
        .Q(ctrl1_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [6]),
        .Q(ctrl1_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_1 [7]),
        .Q(ctrl1_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[0]),
        .Q(\ctrl1_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[16]),
        .Q(\ctrl1_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[17]),
        .Q(\ctrl1_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[18]),
        .Q(\ctrl1_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[19]),
        .Q(\ctrl1_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[1]),
        .Q(\ctrl1_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[20]),
        .Q(\ctrl1_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[21]),
        .Q(\ctrl1_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[22]),
        .Q(\ctrl1_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[23]),
        .Q(\ctrl1_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[2]),
        .Q(\ctrl1_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[32]),
        .Q(\ctrl1_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[33]),
        .Q(\ctrl1_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[34]),
        .Q(\ctrl1_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[35]),
        .Q(\ctrl1_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[36]),
        .Q(\ctrl1_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[37]),
        .Q(\ctrl1_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[38]),
        .Q(\ctrl1_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[39]),
        .Q(\ctrl1_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[3]),
        .Q(\ctrl1_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[48]),
        .Q(\ctrl1_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[49]),
        .Q(\ctrl1_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[4]),
        .Q(\ctrl1_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[50]),
        .Q(\ctrl1_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[51]),
        .Q(\ctrl1_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[52]),
        .Q(\ctrl1_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[53]),
        .Q(\ctrl1_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[54]),
        .Q(\ctrl1_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[55]),
        .Q(\ctrl1_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[5]),
        .Q(\ctrl1_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[6]),
        .Q(\ctrl1_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[7]),
        .Q(\ctrl1_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_in_d1[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_in_d1[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[128] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[64]),
        .Q(data_in_d1[128]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[129] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[65]),
        .Q(data_in_d1[129]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_in_d1[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[130] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[66]),
        .Q(data_in_d1[130]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[131] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[67]),
        .Q(data_in_d1[131]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[132] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[68]),
        .Q(data_in_d1[132]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[133] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[69]),
        .Q(data_in_d1[133]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[134] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[70]),
        .Q(data_in_d1[134]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[135] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[71]),
        .Q(data_in_d1[135]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[136] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[72]),
        .Q(data_in_d1[136]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[137] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[73]),
        .Q(data_in_d1[137]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[138] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[74]),
        .Q(data_in_d1[138]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[139] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[75]),
        .Q(data_in_d1[139]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_in_d1[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[140] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[76]),
        .Q(data_in_d1[140]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[141] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[77]),
        .Q(data_in_d1[141]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[142] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[78]),
        .Q(data_in_d1[142]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[143] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[79]),
        .Q(data_in_d1[143]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[144] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[80]),
        .Q(data_in_d1[144]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[145] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[81]),
        .Q(data_in_d1[145]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[146] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[82]),
        .Q(data_in_d1[146]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[147] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[83]),
        .Q(data_in_d1[147]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[148] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[84]),
        .Q(data_in_d1[148]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[149] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[85]),
        .Q(data_in_d1[149]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_in_d1[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[150] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[86]),
        .Q(data_in_d1[150]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[151] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[87]),
        .Q(data_in_d1[151]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[152] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[88]),
        .Q(data_in_d1[152]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[153] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[89]),
        .Q(data_in_d1[153]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[154] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[90]),
        .Q(data_in_d1[154]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[155] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[91]),
        .Q(data_in_d1[155]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[156] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[92]),
        .Q(data_in_d1[156]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[157] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[93]),
        .Q(data_in_d1[157]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[158] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[94]),
        .Q(data_in_d1[158]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[159] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[95]),
        .Q(data_in_d1[159]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_in_d1[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[160] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[96]),
        .Q(data_in_d1[160]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[161] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[97]),
        .Q(data_in_d1[161]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[162] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[98]),
        .Q(data_in_d1[162]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[163] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[99]),
        .Q(data_in_d1[163]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[164] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[100]),
        .Q(data_in_d1[164]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[165] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[101]),
        .Q(data_in_d1[165]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[166] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[102]),
        .Q(data_in_d1[166]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[167] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[103]),
        .Q(data_in_d1[167]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[168] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[104]),
        .Q(data_in_d1[168]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[169] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[105]),
        .Q(data_in_d1[169]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[170] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[106]),
        .Q(data_in_d1[170]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[171] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[107]),
        .Q(data_in_d1[171]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[172] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[108]),
        .Q(data_in_d1[172]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[173] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[109]),
        .Q(data_in_d1[173]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[174] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[110]),
        .Q(data_in_d1[174]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[175] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[111]),
        .Q(data_in_d1[175]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[176] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[112]),
        .Q(data_in_d1[176]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[177] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[113]),
        .Q(data_in_d1[177]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[178] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[114]),
        .Q(data_in_d1[178]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[179] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[115]),
        .Q(data_in_d1[179]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[180] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[116]),
        .Q(data_in_d1[180]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[181] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[117]),
        .Q(data_in_d1[181]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[182] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[118]),
        .Q(data_in_d1[182]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[183] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[119]),
        .Q(data_in_d1[183]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[184] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[120]),
        .Q(data_in_d1[184]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[185] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[121]),
        .Q(data_in_d1[185]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[186] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[122]),
        .Q(data_in_d1[186]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[187] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[123]),
        .Q(data_in_d1[187]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[188] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[124]),
        .Q(data_in_d1[188]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[189] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[125]),
        .Q(data_in_d1[189]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[190] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[126]),
        .Q(data_in_d1[190]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[191] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[127]),
        .Q(data_in_d1[191]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[24]),
        .Q(data_in_d1[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[256] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[128]),
        .Q(data_in_d1[256]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[257] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[129]),
        .Q(data_in_d1[257]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[258] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[130]),
        .Q(data_in_d1[258]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[259] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[131]),
        .Q(data_in_d1[259]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[25]),
        .Q(data_in_d1[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[260] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[132]),
        .Q(data_in_d1[260]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[261] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[133]),
        .Q(data_in_d1[261]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[262] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[134]),
        .Q(data_in_d1[262]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[263] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[135]),
        .Q(data_in_d1[263]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[264] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[136]),
        .Q(data_in_d1[264]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[265] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[137]),
        .Q(data_in_d1[265]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[266] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[138]),
        .Q(data_in_d1[266]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[267] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[139]),
        .Q(data_in_d1[267]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[268] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[140]),
        .Q(data_in_d1[268]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[269] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[141]),
        .Q(data_in_d1[269]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[26]),
        .Q(data_in_d1[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[270] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[142]),
        .Q(data_in_d1[270]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[271] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[143]),
        .Q(data_in_d1[271]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[272] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[144]),
        .Q(data_in_d1[272]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[273] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[145]),
        .Q(data_in_d1[273]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[274] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[146]),
        .Q(data_in_d1[274]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[275] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[147]),
        .Q(data_in_d1[275]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[276] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[148]),
        .Q(data_in_d1[276]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[277] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[149]),
        .Q(data_in_d1[277]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[278] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[150]),
        .Q(data_in_d1[278]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[279] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[151]),
        .Q(data_in_d1[279]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[27]),
        .Q(data_in_d1[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[280] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[152]),
        .Q(data_in_d1[280]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[281] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[153]),
        .Q(data_in_d1[281]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[282] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[154]),
        .Q(data_in_d1[282]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[283] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[155]),
        .Q(data_in_d1[283]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[284] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[156]),
        .Q(data_in_d1[284]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[285] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[157]),
        .Q(data_in_d1[285]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[286] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[158]),
        .Q(data_in_d1[286]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[287] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[159]),
        .Q(data_in_d1[287]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[288] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[160]),
        .Q(data_in_d1[288]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[289] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[161]),
        .Q(data_in_d1[289]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[28]),
        .Q(data_in_d1[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[290] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[162]),
        .Q(data_in_d1[290]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[291] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[163]),
        .Q(data_in_d1[291]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[292] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[164]),
        .Q(data_in_d1[292]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[293] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[165]),
        .Q(data_in_d1[293]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[294] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[166]),
        .Q(data_in_d1[294]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[295] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[167]),
        .Q(data_in_d1[295]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[296] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[168]),
        .Q(data_in_d1[296]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[297] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[169]),
        .Q(data_in_d1[297]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[298] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[170]),
        .Q(data_in_d1[298]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[299] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[171]),
        .Q(data_in_d1[299]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[29]),
        .Q(data_in_d1[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[300] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[172]),
        .Q(data_in_d1[300]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[301] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[173]),
        .Q(data_in_d1[301]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[302] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[174]),
        .Q(data_in_d1[302]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[303] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[175]),
        .Q(data_in_d1[303]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[304] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[176]),
        .Q(data_in_d1[304]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[305] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[177]),
        .Q(data_in_d1[305]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[306] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[178]),
        .Q(data_in_d1[306]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[307] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[179]),
        .Q(data_in_d1[307]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[308] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[180]),
        .Q(data_in_d1[308]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[309] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[181]),
        .Q(data_in_d1[309]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[30]),
        .Q(data_in_d1[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[310] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[182]),
        .Q(data_in_d1[310]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[311] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[183]),
        .Q(data_in_d1[311]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[312] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[184]),
        .Q(data_in_d1[312]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[313] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[185]),
        .Q(data_in_d1[313]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[314] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[186]),
        .Q(data_in_d1[314]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[315] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[187]),
        .Q(data_in_d1[315]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[316] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[188]),
        .Q(data_in_d1[316]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[317] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[189]),
        .Q(data_in_d1[317]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[318] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[190]),
        .Q(data_in_d1[318]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[319] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[191]),
        .Q(data_in_d1[319]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[31]),
        .Q(data_in_d1[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[32]),
        .Q(data_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[33]),
        .Q(data_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[34]),
        .Q(data_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[35]),
        .Q(data_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[36]),
        .Q(data_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[37]),
        .Q(data_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[384] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[192]),
        .Q(data_in_d1[384]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[385] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[193]),
        .Q(data_in_d1[385]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[386] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[194]),
        .Q(data_in_d1[386]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[387] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[195]),
        .Q(data_in_d1[387]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[388] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[196]),
        .Q(data_in_d1[388]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[389] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[197]),
        .Q(data_in_d1[389]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[38]),
        .Q(data_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[390] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[198]),
        .Q(data_in_d1[390]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[391] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[199]),
        .Q(data_in_d1[391]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[392] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[200]),
        .Q(data_in_d1[392]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[393] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[201]),
        .Q(data_in_d1[393]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[394] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[202]),
        .Q(data_in_d1[394]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[395] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[203]),
        .Q(data_in_d1[395]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[396] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[204]),
        .Q(data_in_d1[396]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[397] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[205]),
        .Q(data_in_d1[397]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[398] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[206]),
        .Q(data_in_d1[398]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[399] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[207]),
        .Q(data_in_d1[399]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[39]),
        .Q(data_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[400] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[208]),
        .Q(data_in_d1[400]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[401] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[209]),
        .Q(data_in_d1[401]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[402] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[210]),
        .Q(data_in_d1[402]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[403] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[211]),
        .Q(data_in_d1[403]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[404] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[212]),
        .Q(data_in_d1[404]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[405] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[213]),
        .Q(data_in_d1[405]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[406] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[214]),
        .Q(data_in_d1[406]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[407] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[215]),
        .Q(data_in_d1[407]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[408] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[216]),
        .Q(data_in_d1[408]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[409] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[217]),
        .Q(data_in_d1[409]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[40]),
        .Q(data_in_d1[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[410] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[218]),
        .Q(data_in_d1[410]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[411] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[219]),
        .Q(data_in_d1[411]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[412] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[220]),
        .Q(data_in_d1[412]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[413] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[221]),
        .Q(data_in_d1[413]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[414] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[222]),
        .Q(data_in_d1[414]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[415] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[223]),
        .Q(data_in_d1[415]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[416] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[224]),
        .Q(data_in_d1[416]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[417] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[225]),
        .Q(data_in_d1[417]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[418] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[226]),
        .Q(data_in_d1[418]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[419] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[227]),
        .Q(data_in_d1[419]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[41]),
        .Q(data_in_d1[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[420] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[228]),
        .Q(data_in_d1[420]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[421] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[229]),
        .Q(data_in_d1[421]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[422] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[230]),
        .Q(data_in_d1[422]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[423] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[231]),
        .Q(data_in_d1[423]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[424] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[232]),
        .Q(data_in_d1[424]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[425] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[233]),
        .Q(data_in_d1[425]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[426] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[234]),
        .Q(data_in_d1[426]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[427] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[235]),
        .Q(data_in_d1[427]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[428] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[236]),
        .Q(data_in_d1[428]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[429] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[237]),
        .Q(data_in_d1[429]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[42]),
        .Q(data_in_d1[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[430] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[238]),
        .Q(data_in_d1[430]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[431] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[239]),
        .Q(data_in_d1[431]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[432] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[240]),
        .Q(data_in_d1[432]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[433] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[241]),
        .Q(data_in_d1[433]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[434] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[242]),
        .Q(data_in_d1[434]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[435] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[243]),
        .Q(data_in_d1[435]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[436] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[244]),
        .Q(data_in_d1[436]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[437] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[245]),
        .Q(data_in_d1[437]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[438] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[246]),
        .Q(data_in_d1[438]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[439] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[247]),
        .Q(data_in_d1[439]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[43]),
        .Q(data_in_d1[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[440] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[248]),
        .Q(data_in_d1[440]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[441] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[249]),
        .Q(data_in_d1[441]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[442] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[250]),
        .Q(data_in_d1[442]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[443] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[251]),
        .Q(data_in_d1[443]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[444] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[252]),
        .Q(data_in_d1[444]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[445] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[253]),
        .Q(data_in_d1[445]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[446] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[254]),
        .Q(data_in_d1[446]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[447] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[255]),
        .Q(data_in_d1[447]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[44]),
        .Q(data_in_d1[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[45]),
        .Q(data_in_d1[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[46]),
        .Q(data_in_d1[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[47]),
        .Q(data_in_d1[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[48]),
        .Q(data_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[49]),
        .Q(data_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[50]),
        .Q(data_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[51]),
        .Q(data_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[52]),
        .Q(data_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[53]),
        .Q(data_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[54]),
        .Q(data_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[55]),
        .Q(data_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[56]),
        .Q(data_in_d1[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[57]),
        .Q(data_in_d1[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[58]),
        .Q(data_in_d1[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[59]),
        .Q(data_in_d1[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[60]),
        .Q(data_in_d1[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[61]),
        .Q(data_in_d1[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[62]),
        .Q(data_in_d1[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[63]),
        .Q(data_in_d1[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_in_d1[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_in_d1[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_in_d1[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[128]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[129]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[130]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[131]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[132]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[133]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[134]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[135]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[136]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[137]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[138]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[139]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[140]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[141]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[142]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[143]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[144]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[145]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[146]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[147]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[148]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[149]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[150]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[151]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[152]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[153]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[154]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[155]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[156]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[157]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[158]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[159]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[160]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[161]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[162]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[163]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[164]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[165]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[166]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[167]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[168]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[169]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[170]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[171]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[172]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[173]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[174]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[175]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[176]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[177]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[178]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[179]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[180]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[181]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[182]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[183]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[184]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[185]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[186]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[187]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[188]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[189]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[190]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[191]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[256]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[257]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[258]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[259]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[260]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[261]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[262]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[263]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[264]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[265]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[266]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[267]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[268]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[269]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[270]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[271]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[272]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[273]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[274]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[275]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[276]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[277]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[278]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[279]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[280]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[281]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[282]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[283]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[284]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[285]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[286]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[287]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[288]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[289]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[290]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[291]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[292]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[293]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[294]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[295]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[296]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[297]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[298]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[299]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[300]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[301]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[302]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[303]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[304]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[305]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[306]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[307]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[308]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[309]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[310]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[311]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[312]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[313]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[314]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[315]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[316]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[317]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[318]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[319]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[384]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[385]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[386]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[387]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[388]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[389]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[390]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[391]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[392]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[393]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[394]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[395]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[396]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[397]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[398]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[399]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[400]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[401]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[402]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[403]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[404]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[405]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[406]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[407]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[408]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[409]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[410]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[411]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[412]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[413]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[414]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[415]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[416]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[417]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[418]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[419]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[420]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[421]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[422]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[423]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[424]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[425]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[426]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[427]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[428]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[429]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[430]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[431]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[432]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[433]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[434]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[435]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[436]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[437]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[438]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[439]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[440]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[441]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[442]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[443]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[444]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[445]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[446]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[447]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\ctrl1_in_d1_reg[55]_0 ),
        .CE(1'b1),
        .D(data_in_d1[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_ultrascale_rx_userclk
   (CLK,
    out,
    rxoutclk_out,
    rxpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output CLK;
  output out;
  input [0:0]rxoutclk_out;
  input [3:0]rxpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire CLK;
  wire \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  assign out = \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(CLK));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(rxpmaresetdone_out[1]),
        .I1(rxpmaresetdone_out[0]),
        .I2(rxpmaresetdone_out[3]),
        .I3(rxpmaresetdone_out[2]),
        .O(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_ultrascale_tx_userclk
   (gtrxreset_out_reg,
    out,
    txoutclk_out,
    txprgdivresetdone_out,
    txpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gtrxreset_out_reg;
  output out;
  input [0:0]txoutclk_out;
  input [3:0]txprgdivresetdone_out;
  input [3:0]txpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire cmac_gtwiz_userclk_tx_reset_in;
  wire cmac_gtwiz_userclk_tx_reset_in1;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  wire gtrxreset_out_reg;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = cmac_gtwiz_userclk_tx_reset_in;
  assign out = \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(gtrxreset_out_reg));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(txprgdivresetdone_out[2]),
        .I1(txprgdivresetdone_out[3]),
        .I2(txprgdivresetdone_out[0]),
        .I3(txprgdivresetdone_out[1]),
        .I4(cmac_gtwiz_userclk_tx_reset_in1),
        .O(cmac_gtwiz_userclk_tx_reset_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2 
       (.I0(txpmaresetdone_out[1]),
        .I1(txpmaresetdone_out[0]),
        .I2(txpmaresetdone_out[3]),
        .I3(txpmaresetdone_out[2]),
        .O(cmac_gtwiz_userclk_tx_reset_in1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ));
endmodule

(* C_ADD_GT_CNRL_STS_PORTS = "0" *) (* C_CLOCKING_MODE = "Asynchronous" *) (* C_CMAC_CAUI4_MODE = "1" *) 
(* C_CMAC_CORE_SELECT = "CMACE4_X0Y8" *) (* C_ENABLE_PIPELINE_REG = "1" *) (* C_GT_DRP_CLK = "125" *) 
(* C_GT_REF_CLK_FREQ = "161.132812" *) (* C_GT_RX_BUFFER_BYPASS = "2" *) (* C_GT_TYPE = "GTY" *) 
(* C_INCLUDE_SHARED_LOGIC = "2" *) (* C_INS_LOSS_NYQ = "12" *) (* C_LANE10_GT_LOC = "NA" *) 
(* C_LANE1_GT_LOC = "X1Y44" *) (* C_LANE2_GT_LOC = "X1Y45" *) (* C_LANE3_GT_LOC = "X1Y46" *) 
(* C_LANE4_GT_LOC = "X1Y47" *) (* C_LANE5_GT_LOC = "NA" *) (* C_LANE6_GT_LOC = "NA" *) 
(* C_LANE7_GT_LOC = "NA" *) (* C_LANE8_GT_LOC = "NA" *) (* C_LANE9_GT_LOC = "NA" *) 
(* C_LINE_RATE = "25.781250" *) (* C_NUM_LANES = "4" *) (* C_OPERATING_MODE = "3" *) 
(* C_PLL_TYPE = "QPLL0" *) (* C_PTP_TRANSPCLK_MODE = "0" *) (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
(* C_RS_FEC_TRANSCODE_BYPASS = "0" *) (* C_RX_CHECK_ACK = "1" *) (* C_RX_CHECK_PREAMBLE = "0" *) 
(* C_RX_CHECK_SFD = "0" *) (* C_RX_DELETE_FCS = "1" *) (* C_RX_EQ_MODE = "AUTO" *) 
(* C_RX_ETYPE_GCP = "16'b1000100000001000" *) (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
(* C_RX_ETYPE_PPP = "16'b1000100000001000" *) (* C_RX_FLOW_CONTROL = "0" *) (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
(* C_RX_GT_BUFFER = "2" *) (* C_RX_IGNORE_FCS = "0" *) (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
(* C_RX_MIN_PACKET_LEN = "8'b01000000" *) (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
(* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
(* C_RX_OPCODE_PPP = "16'b0000000100000001" *) (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
(* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) (* C_RX_PROCESS_LFI = "0" *) (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
(* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
(* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) (* C_TX_FCS_INS_ENABLE = "1" *) 
(* C_TX_FLOW_CONTROL = "0" *) (* C_TX_IGNORE_FCS = "1" *) (* C_TX_IPG_VALUE = "4'b1100" *) 
(* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
(* C_TX_PTP_1STEP_ENABLE = "0" *) (* C_TX_PTP_LATENCY_ADJUST = "0" *) (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
(* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_USER_INTERFACE = "AXIS" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* MASTER_WATCHDOG_TIMER_RESET = "29'b00101100101101000001011110000" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_wrapper
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gt_eyescanreset,
    gt_eyescantrigger,
    gt_rxcdrhold,
    gt_rxpolarity,
    gt_rxrate,
    gt_txdiffctrl,
    gt_txpolarity,
    gt_txinhibit,
    gt_txpippmen,
    gt_txpippmsel,
    gt_txpostcursor,
    gt_txprbsforceerr,
    gt_txprecursor,
    gt_eyescandataerror,
    gt_txbufstatus,
    gt_rxdfelpmreset,
    gt_rxlpmen,
    gt_rxprbscntreset,
    gt_rxprbserr,
    gt_rxprbssel,
    gt_rxresetdone,
    gt_txprbssel,
    gt_txresetdone,
    gt_rxbufstatus,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    gt_drpclk,
    gt0_drpaddr,
    gt0_drpen,
    gt0_drpdi,
    gt0_drpdo,
    gt0_drprdy,
    gt0_drpwe,
    gt1_drpaddr,
    gt1_drpen,
    gt1_drpdi,
    gt1_drpdo,
    gt1_drprdy,
    gt1_drpwe,
    gt2_drpaddr,
    gt2_drpen,
    gt2_drpdi,
    gt2_drpdo,
    gt2_drprdy,
    gt2_drpwe,
    gt3_drpaddr,
    gt3_drpen,
    gt3_drpdi,
    gt3_drpdo,
    gt3_drprdy,
    gt3_drpwe,
    sys_reset,
    gt_txusrclk2,
    gt_rxusrclk2,
    usr_tx_reset,
    usr_rx_reset,
    core_tx_reset,
    core_rx_reset,
    core_drp_reset,
    rx_clk,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_qpll1reset_out,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    drp_do,
    drp_rdy,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    rx_ptp_pcslane_out,
    rx_ptp_tstamp_out,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_lane0_vlm_bip7,
    stat_rx_lane0_vlm_bip7_valid,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    stat_rx_pause,
    stat_rx_pause_quanta0,
    stat_rx_pause_quanta1,
    stat_rx_pause_quanta2,
    stat_rx_pause_quanta3,
    stat_rx_pause_quanta4,
    stat_rx_pause_quanta5,
    stat_rx_pause_quanta6,
    stat_rx_pause_quanta7,
    stat_rx_pause_quanta8,
    stat_rx_pause_req,
    stat_rx_pause_valid,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_rsvd,
    stat_rx_rsfec_uncorrected_cw_inc,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_user_pause,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_pause,
    stat_tx_pause_valid,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_user_pause,
    stat_tx_vlan,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_valid_out,
    common0_drpaddr,
    common0_drpdi,
    common0_drpwe,
    common0_drpen,
    common0_drprdy,
    common0_drpdo,
    gt_drp_done,
    ctl_rx_systemtimerin,
    ctl_tx_systemtimerin,
    ctl_tx_ptp_vlane_adjust_mode,
    ctl_caui4_mode,
    ctl_tx_send_idle,
    ctl_tx_send_lfi,
    ctl_tx_send_rfi,
    ctl_rx_check_etype_gcp,
    ctl_rx_check_etype_gpp,
    ctl_rx_check_etype_pcp,
    ctl_rx_check_etype_ppp,
    ctl_rx_check_mcast_gcp,
    ctl_rx_check_mcast_gpp,
    ctl_rx_check_mcast_pcp,
    ctl_rx_check_mcast_ppp,
    ctl_rx_check_opcode_gcp,
    ctl_rx_check_opcode_gpp,
    ctl_rx_check_opcode_pcp,
    ctl_rx_check_opcode_ppp,
    ctl_rx_check_sa_gcp,
    ctl_rx_check_sa_gpp,
    ctl_rx_check_sa_pcp,
    ctl_rx_check_sa_ppp,
    ctl_rx_check_ucast_gcp,
    ctl_rx_check_ucast_gpp,
    ctl_rx_check_ucast_pcp,
    ctl_rx_check_ucast_ppp,
    ctl_rx_enable,
    ctl_rx_enable_gcp,
    ctl_rx_enable_gpp,
    ctl_rx_enable_pcp,
    ctl_rx_enable_ppp,
    ctl_rx_force_resync,
    ctl_rx_pause_ack,
    ctl_rx_pause_enable,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    ctl_rx_test_pattern,
    ctl_tx_enable,
    ctl_tx_lane0_vlm_bip7_override,
    ctl_tx_lane0_vlm_bip7_override_value,
    ctl_tx_pause_enable,
    ctl_tx_pause_quanta0,
    ctl_tx_pause_quanta1,
    ctl_tx_pause_quanta2,
    ctl_tx_pause_quanta3,
    ctl_tx_pause_quanta4,
    ctl_tx_pause_quanta5,
    ctl_tx_pause_quanta6,
    ctl_tx_pause_quanta7,
    ctl_tx_pause_quanta8,
    ctl_tx_pause_refresh_timer0,
    ctl_tx_pause_refresh_timer1,
    ctl_tx_pause_refresh_timer2,
    ctl_tx_pause_refresh_timer3,
    ctl_tx_pause_refresh_timer4,
    ctl_tx_pause_refresh_timer5,
    ctl_tx_pause_refresh_timer6,
    ctl_tx_pause_refresh_timer7,
    ctl_tx_pause_refresh_timer8,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_pause_req,
    ctl_tx_resend_pause,
    drp_addr,
    drp_clk,
    drp_di,
    drp_en,
    drp_we,
    tx_preamblein,
    tx_ptp_1588op_in,
    tx_ptp_chksum_offset_in,
    tx_ptp_rxtstamp_in,
    tx_ptp_tag_field_in,
    tx_ptp_tstamp_offset_in,
    tx_ptp_upd_chksum_in);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input [3:0]gt_eyescanreset;
  input [3:0]gt_eyescantrigger;
  input [3:0]gt_rxcdrhold;
  input [3:0]gt_rxpolarity;
  input [11:0]gt_rxrate;
  input [19:0]gt_txdiffctrl;
  input [3:0]gt_txpolarity;
  input [3:0]gt_txinhibit;
  input [3:0]gt_txpippmen;
  input [3:0]gt_txpippmsel;
  input [19:0]gt_txpostcursor;
  input [3:0]gt_txprbsforceerr;
  input [19:0]gt_txprecursor;
  output [3:0]gt_eyescandataerror;
  output [7:0]gt_txbufstatus;
  input [3:0]gt_rxdfelpmreset;
  input [3:0]gt_rxlpmen;
  input [3:0]gt_rxprbscntreset;
  output [3:0]gt_rxprbserr;
  input [15:0]gt_rxprbssel;
  output [3:0]gt_rxresetdone;
  input [15:0]gt_txprbssel;
  output [3:0]gt_txresetdone;
  output [11:0]gt_rxbufstatus;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input gt_drpclk;
  input [9:0]gt0_drpaddr;
  input gt0_drpen;
  input [15:0]gt0_drpdi;
  output [15:0]gt0_drpdo;
  output gt0_drprdy;
  input gt0_drpwe;
  input [9:0]gt1_drpaddr;
  input gt1_drpen;
  input [15:0]gt1_drpdi;
  output [15:0]gt1_drpdo;
  output gt1_drprdy;
  input gt1_drpwe;
  input [9:0]gt2_drpaddr;
  input gt2_drpen;
  input [15:0]gt2_drpdi;
  output [15:0]gt2_drpdo;
  output gt2_drprdy;
  input gt2_drpwe;
  input [9:0]gt3_drpaddr;
  input gt3_drpen;
  input [15:0]gt3_drpdi;
  output [15:0]gt3_drpdo;
  output gt3_drprdy;
  input gt3_drpwe;
  input sys_reset;
  output gt_txusrclk2;
  output gt_rxusrclk2;
  output usr_tx_reset;
  output usr_rx_reset;
  input core_tx_reset;
  input core_rx_reset;
  input core_drp_reset;
  input rx_clk;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1refclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_qpll1reset_out;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  output [15:0]drp_do;
  output drp_rdy;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output [4:0]rx_ptp_pcslane_out;
  output [79:0]rx_ptp_tstamp_out;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output [7:0]stat_rx_lane0_vlm_bip7;
  output stat_rx_lane0_vlm_bip7_valid;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  output stat_rx_pause;
  output [15:0]stat_rx_pause_quanta0;
  output [15:0]stat_rx_pause_quanta1;
  output [15:0]stat_rx_pause_quanta2;
  output [15:0]stat_rx_pause_quanta3;
  output [15:0]stat_rx_pause_quanta4;
  output [15:0]stat_rx_pause_quanta5;
  output [15:0]stat_rx_pause_quanta6;
  output [15:0]stat_rx_pause_quanta7;
  output [15:0]stat_rx_pause_quanta8;
  output [8:0]stat_rx_pause_req;
  output [8:0]stat_rx_pause_valid;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output [31:0]stat_rx_rsfec_rsvd;
  output stat_rx_rsfec_uncorrected_cw_inc;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_user_pause;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output stat_tx_pause;
  output [8:0]stat_tx_pause_valid;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_user_pause;
  output stat_tx_vlan;
  output [4:0]tx_ptp_pcslane_out;
  output [79:0]tx_ptp_tstamp_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output tx_ptp_tstamp_valid_out;
  input [15:0]common0_drpaddr;
  input [15:0]common0_drpdi;
  input common0_drpwe;
  input common0_drpen;
  output common0_drprdy;
  output [15:0]common0_drpdo;
  input gt_drp_done;
  input [79:0]ctl_rx_systemtimerin;
  input [79:0]ctl_tx_systemtimerin;
  input ctl_tx_ptp_vlane_adjust_mode;
  input ctl_caui4_mode;
  input ctl_tx_send_idle;
  input ctl_tx_send_lfi;
  input ctl_tx_send_rfi;
  input ctl_rx_check_etype_gcp;
  input ctl_rx_check_etype_gpp;
  input ctl_rx_check_etype_pcp;
  input ctl_rx_check_etype_ppp;
  input ctl_rx_check_mcast_gcp;
  input ctl_rx_check_mcast_gpp;
  input ctl_rx_check_mcast_pcp;
  input ctl_rx_check_mcast_ppp;
  input ctl_rx_check_opcode_gcp;
  input ctl_rx_check_opcode_gpp;
  input ctl_rx_check_opcode_pcp;
  input ctl_rx_check_opcode_ppp;
  input ctl_rx_check_sa_gcp;
  input ctl_rx_check_sa_gpp;
  input ctl_rx_check_sa_pcp;
  input ctl_rx_check_sa_ppp;
  input ctl_rx_check_ucast_gcp;
  input ctl_rx_check_ucast_gpp;
  input ctl_rx_check_ucast_pcp;
  input ctl_rx_check_ucast_ppp;
  input ctl_rx_enable;
  input ctl_rx_enable_gcp;
  input ctl_rx_enable_gpp;
  input ctl_rx_enable_pcp;
  input ctl_rx_enable_ppp;
  input ctl_rx_force_resync;
  input [8:0]ctl_rx_pause_ack;
  input [8:0]ctl_rx_pause_enable;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input ctl_rx_test_pattern;
  input ctl_tx_enable;
  input ctl_tx_lane0_vlm_bip7_override;
  input [7:0]ctl_tx_lane0_vlm_bip7_override_value;
  input [8:0]ctl_tx_pause_enable;
  input [15:0]ctl_tx_pause_quanta0;
  input [15:0]ctl_tx_pause_quanta1;
  input [15:0]ctl_tx_pause_quanta2;
  input [15:0]ctl_tx_pause_quanta3;
  input [15:0]ctl_tx_pause_quanta4;
  input [15:0]ctl_tx_pause_quanta5;
  input [15:0]ctl_tx_pause_quanta6;
  input [15:0]ctl_tx_pause_quanta7;
  input [15:0]ctl_tx_pause_quanta8;
  input [15:0]ctl_tx_pause_refresh_timer0;
  input [15:0]ctl_tx_pause_refresh_timer1;
  input [15:0]ctl_tx_pause_refresh_timer2;
  input [15:0]ctl_tx_pause_refresh_timer3;
  input [15:0]ctl_tx_pause_refresh_timer4;
  input [15:0]ctl_tx_pause_refresh_timer5;
  input [15:0]ctl_tx_pause_refresh_timer6;
  input [15:0]ctl_tx_pause_refresh_timer7;
  input [15:0]ctl_tx_pause_refresh_timer8;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input [8:0]ctl_tx_pause_req;
  input ctl_tx_resend_pause;
  input [9:0]drp_addr;
  input drp_clk;
  input [15:0]drp_di;
  input drp_en;
  input drp_we;
  input [55:0]tx_preamblein;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_chksum_offset_in;
  input [63:0]tx_ptp_rxtstamp_in;
  input [15:0]tx_ptp_tag_field_in;
  input [15:0]tx_ptp_tstamp_offset_in;
  input tx_ptp_upd_chksum_in;

  wire \<const0> ;
  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rsfec_ieee_error_indication_mode;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_rsfec_enable;
  wire ctl_rx_rsfec_enable_correction;
  wire ctl_rx_rsfec_enable_indication;
  wire [79:0]ctl_rx_systemtimerin;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_rsfec_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire [79:0]ctl_tx_systemtimerin;
  wire ctl_tx_test_pattern;
  wire [55:0]ctrl0_out;
  wire [55:0]ctrl1_out;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_int;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire gt_rx_reset_done_inv;
  wire gt_rx_reset_done_inv_reg;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtpowergood_int;
  wire gtrefclk00_int;
  wire gtwiz_reset_all_in;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_rx_done_int;
  wire gtwiz_reset_tx_datapath;
  wire gtwiz_reset_tx_done_int;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_tx_active_in;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_0;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_1;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_10;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_11;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_12;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_13;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_14;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_15;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_2;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_3;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_4;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_5;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_6;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_7;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_8;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_9;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_0;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_1;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_10;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_11;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_12;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_13;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_14;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_15;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_2;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_3;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_4;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_5;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_6;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_7;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_8;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_9;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_0;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_1;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_10;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_11;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_12;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_13;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_14;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_15;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_2;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_3;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_4;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_5;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_6;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_7;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_8;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_9;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_0;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_1;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_10;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_11;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_12;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_13;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_14;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_15;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_2;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_3;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_4;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_5;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_6;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_7;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_8;
  wire i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_9;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_0;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_1;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_10;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_11;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_12;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_13;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_14;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_15;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_16;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_17;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_18;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_19;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_2;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_20;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_21;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_22;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_23;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_24;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_25;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_26;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_27;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_28;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_29;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_3;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_30;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_31;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_32;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_33;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_34;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_35;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_36;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_37;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_38;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_39;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_4;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_40;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_41;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_42;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_43;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_44;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_45;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_46;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_47;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_48;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_49;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_5;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_50;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_51;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_52;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_53;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_54;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_55;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_56;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_57;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_58;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_59;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_6;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_60;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_61;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_62;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_63;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_7;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_8;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_9;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_0;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_1;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_10;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_11;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_12;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_13;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_14;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_15;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_16;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_17;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_18;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_19;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_2;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_20;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_21;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_22;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_23;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_24;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_25;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_26;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_27;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_28;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_29;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_3;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_30;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_31;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_32;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_33;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_34;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_35;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_36;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_37;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_38;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_39;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_4;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_40;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_41;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_42;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_43;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_44;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_45;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_46;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_47;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_48;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_49;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_5;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_50;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_51;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_52;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_53;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_54;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_55;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_56;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_57;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_58;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_59;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_6;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_60;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_61;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_62;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_63;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_7;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_8;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_9;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_0;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_1;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_10;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_11;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_12;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_13;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_14;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_15;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_16;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_17;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_18;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_19;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_2;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_20;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_21;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_22;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_23;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_24;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_25;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_26;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_27;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_28;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_29;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_3;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_30;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_31;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_32;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_33;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_34;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_35;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_36;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_37;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_38;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_39;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_4;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_40;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_41;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_42;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_43;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_44;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_45;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_46;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_47;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_48;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_49;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_5;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_50;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_51;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_52;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_53;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_54;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_55;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_56;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_57;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_58;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_59;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_6;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_60;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_61;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_62;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_63;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_7;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_8;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_9;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_0;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_1;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_10;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_11;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_12;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_13;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_14;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_15;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_16;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_17;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_18;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_19;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_2;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_20;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_21;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_22;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_23;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_24;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_25;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_26;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_27;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_28;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_29;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_3;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_30;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_31;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_32;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_33;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_34;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_35;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_36;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_37;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_38;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_39;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_4;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_40;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_41;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_42;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_43;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_44;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_45;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_46;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_47;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_48;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_49;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_5;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_50;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_51;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_52;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_53;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_54;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_55;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_56;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_57;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_58;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_59;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_6;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_60;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_61;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_62;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_63;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_7;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_8;
  wire i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_9;
  wire i_cmac_usplus_0_tx_sync_n_0;
  wire i_cmac_usplus_0_tx_sync_n_1;
  wire i_cmac_usplus_0_tx_sync_n_10;
  wire i_cmac_usplus_0_tx_sync_n_100;
  wire i_cmac_usplus_0_tx_sync_n_101;
  wire i_cmac_usplus_0_tx_sync_n_102;
  wire i_cmac_usplus_0_tx_sync_n_103;
  wire i_cmac_usplus_0_tx_sync_n_104;
  wire i_cmac_usplus_0_tx_sync_n_105;
  wire i_cmac_usplus_0_tx_sync_n_106;
  wire i_cmac_usplus_0_tx_sync_n_107;
  wire i_cmac_usplus_0_tx_sync_n_108;
  wire i_cmac_usplus_0_tx_sync_n_109;
  wire i_cmac_usplus_0_tx_sync_n_11;
  wire i_cmac_usplus_0_tx_sync_n_110;
  wire i_cmac_usplus_0_tx_sync_n_111;
  wire i_cmac_usplus_0_tx_sync_n_112;
  wire i_cmac_usplus_0_tx_sync_n_113;
  wire i_cmac_usplus_0_tx_sync_n_114;
  wire i_cmac_usplus_0_tx_sync_n_115;
  wire i_cmac_usplus_0_tx_sync_n_116;
  wire i_cmac_usplus_0_tx_sync_n_117;
  wire i_cmac_usplus_0_tx_sync_n_118;
  wire i_cmac_usplus_0_tx_sync_n_119;
  wire i_cmac_usplus_0_tx_sync_n_12;
  wire i_cmac_usplus_0_tx_sync_n_120;
  wire i_cmac_usplus_0_tx_sync_n_121;
  wire i_cmac_usplus_0_tx_sync_n_122;
  wire i_cmac_usplus_0_tx_sync_n_123;
  wire i_cmac_usplus_0_tx_sync_n_124;
  wire i_cmac_usplus_0_tx_sync_n_125;
  wire i_cmac_usplus_0_tx_sync_n_126;
  wire i_cmac_usplus_0_tx_sync_n_127;
  wire i_cmac_usplus_0_tx_sync_n_128;
  wire i_cmac_usplus_0_tx_sync_n_129;
  wire i_cmac_usplus_0_tx_sync_n_13;
  wire i_cmac_usplus_0_tx_sync_n_130;
  wire i_cmac_usplus_0_tx_sync_n_131;
  wire i_cmac_usplus_0_tx_sync_n_132;
  wire i_cmac_usplus_0_tx_sync_n_133;
  wire i_cmac_usplus_0_tx_sync_n_134;
  wire i_cmac_usplus_0_tx_sync_n_135;
  wire i_cmac_usplus_0_tx_sync_n_136;
  wire i_cmac_usplus_0_tx_sync_n_137;
  wire i_cmac_usplus_0_tx_sync_n_138;
  wire i_cmac_usplus_0_tx_sync_n_139;
  wire i_cmac_usplus_0_tx_sync_n_14;
  wire i_cmac_usplus_0_tx_sync_n_140;
  wire i_cmac_usplus_0_tx_sync_n_141;
  wire i_cmac_usplus_0_tx_sync_n_142;
  wire i_cmac_usplus_0_tx_sync_n_143;
  wire i_cmac_usplus_0_tx_sync_n_144;
  wire i_cmac_usplus_0_tx_sync_n_145;
  wire i_cmac_usplus_0_tx_sync_n_146;
  wire i_cmac_usplus_0_tx_sync_n_147;
  wire i_cmac_usplus_0_tx_sync_n_148;
  wire i_cmac_usplus_0_tx_sync_n_149;
  wire i_cmac_usplus_0_tx_sync_n_15;
  wire i_cmac_usplus_0_tx_sync_n_150;
  wire i_cmac_usplus_0_tx_sync_n_151;
  wire i_cmac_usplus_0_tx_sync_n_152;
  wire i_cmac_usplus_0_tx_sync_n_153;
  wire i_cmac_usplus_0_tx_sync_n_154;
  wire i_cmac_usplus_0_tx_sync_n_155;
  wire i_cmac_usplus_0_tx_sync_n_156;
  wire i_cmac_usplus_0_tx_sync_n_157;
  wire i_cmac_usplus_0_tx_sync_n_158;
  wire i_cmac_usplus_0_tx_sync_n_159;
  wire i_cmac_usplus_0_tx_sync_n_16;
  wire i_cmac_usplus_0_tx_sync_n_160;
  wire i_cmac_usplus_0_tx_sync_n_161;
  wire i_cmac_usplus_0_tx_sync_n_162;
  wire i_cmac_usplus_0_tx_sync_n_163;
  wire i_cmac_usplus_0_tx_sync_n_164;
  wire i_cmac_usplus_0_tx_sync_n_165;
  wire i_cmac_usplus_0_tx_sync_n_166;
  wire i_cmac_usplus_0_tx_sync_n_167;
  wire i_cmac_usplus_0_tx_sync_n_168;
  wire i_cmac_usplus_0_tx_sync_n_169;
  wire i_cmac_usplus_0_tx_sync_n_17;
  wire i_cmac_usplus_0_tx_sync_n_170;
  wire i_cmac_usplus_0_tx_sync_n_171;
  wire i_cmac_usplus_0_tx_sync_n_172;
  wire i_cmac_usplus_0_tx_sync_n_173;
  wire i_cmac_usplus_0_tx_sync_n_174;
  wire i_cmac_usplus_0_tx_sync_n_175;
  wire i_cmac_usplus_0_tx_sync_n_176;
  wire i_cmac_usplus_0_tx_sync_n_177;
  wire i_cmac_usplus_0_tx_sync_n_178;
  wire i_cmac_usplus_0_tx_sync_n_179;
  wire i_cmac_usplus_0_tx_sync_n_18;
  wire i_cmac_usplus_0_tx_sync_n_180;
  wire i_cmac_usplus_0_tx_sync_n_181;
  wire i_cmac_usplus_0_tx_sync_n_182;
  wire i_cmac_usplus_0_tx_sync_n_183;
  wire i_cmac_usplus_0_tx_sync_n_184;
  wire i_cmac_usplus_0_tx_sync_n_185;
  wire i_cmac_usplus_0_tx_sync_n_186;
  wire i_cmac_usplus_0_tx_sync_n_187;
  wire i_cmac_usplus_0_tx_sync_n_188;
  wire i_cmac_usplus_0_tx_sync_n_189;
  wire i_cmac_usplus_0_tx_sync_n_19;
  wire i_cmac_usplus_0_tx_sync_n_190;
  wire i_cmac_usplus_0_tx_sync_n_191;
  wire i_cmac_usplus_0_tx_sync_n_192;
  wire i_cmac_usplus_0_tx_sync_n_193;
  wire i_cmac_usplus_0_tx_sync_n_194;
  wire i_cmac_usplus_0_tx_sync_n_195;
  wire i_cmac_usplus_0_tx_sync_n_196;
  wire i_cmac_usplus_0_tx_sync_n_197;
  wire i_cmac_usplus_0_tx_sync_n_198;
  wire i_cmac_usplus_0_tx_sync_n_199;
  wire i_cmac_usplus_0_tx_sync_n_2;
  wire i_cmac_usplus_0_tx_sync_n_20;
  wire i_cmac_usplus_0_tx_sync_n_200;
  wire i_cmac_usplus_0_tx_sync_n_201;
  wire i_cmac_usplus_0_tx_sync_n_202;
  wire i_cmac_usplus_0_tx_sync_n_203;
  wire i_cmac_usplus_0_tx_sync_n_204;
  wire i_cmac_usplus_0_tx_sync_n_205;
  wire i_cmac_usplus_0_tx_sync_n_206;
  wire i_cmac_usplus_0_tx_sync_n_207;
  wire i_cmac_usplus_0_tx_sync_n_208;
  wire i_cmac_usplus_0_tx_sync_n_209;
  wire i_cmac_usplus_0_tx_sync_n_21;
  wire i_cmac_usplus_0_tx_sync_n_210;
  wire i_cmac_usplus_0_tx_sync_n_211;
  wire i_cmac_usplus_0_tx_sync_n_212;
  wire i_cmac_usplus_0_tx_sync_n_213;
  wire i_cmac_usplus_0_tx_sync_n_214;
  wire i_cmac_usplus_0_tx_sync_n_215;
  wire i_cmac_usplus_0_tx_sync_n_216;
  wire i_cmac_usplus_0_tx_sync_n_217;
  wire i_cmac_usplus_0_tx_sync_n_218;
  wire i_cmac_usplus_0_tx_sync_n_219;
  wire i_cmac_usplus_0_tx_sync_n_22;
  wire i_cmac_usplus_0_tx_sync_n_220;
  wire i_cmac_usplus_0_tx_sync_n_221;
  wire i_cmac_usplus_0_tx_sync_n_222;
  wire i_cmac_usplus_0_tx_sync_n_223;
  wire i_cmac_usplus_0_tx_sync_n_224;
  wire i_cmac_usplus_0_tx_sync_n_225;
  wire i_cmac_usplus_0_tx_sync_n_226;
  wire i_cmac_usplus_0_tx_sync_n_227;
  wire i_cmac_usplus_0_tx_sync_n_228;
  wire i_cmac_usplus_0_tx_sync_n_229;
  wire i_cmac_usplus_0_tx_sync_n_23;
  wire i_cmac_usplus_0_tx_sync_n_230;
  wire i_cmac_usplus_0_tx_sync_n_231;
  wire i_cmac_usplus_0_tx_sync_n_232;
  wire i_cmac_usplus_0_tx_sync_n_233;
  wire i_cmac_usplus_0_tx_sync_n_234;
  wire i_cmac_usplus_0_tx_sync_n_235;
  wire i_cmac_usplus_0_tx_sync_n_236;
  wire i_cmac_usplus_0_tx_sync_n_237;
  wire i_cmac_usplus_0_tx_sync_n_238;
  wire i_cmac_usplus_0_tx_sync_n_239;
  wire i_cmac_usplus_0_tx_sync_n_24;
  wire i_cmac_usplus_0_tx_sync_n_240;
  wire i_cmac_usplus_0_tx_sync_n_241;
  wire i_cmac_usplus_0_tx_sync_n_242;
  wire i_cmac_usplus_0_tx_sync_n_243;
  wire i_cmac_usplus_0_tx_sync_n_244;
  wire i_cmac_usplus_0_tx_sync_n_245;
  wire i_cmac_usplus_0_tx_sync_n_246;
  wire i_cmac_usplus_0_tx_sync_n_247;
  wire i_cmac_usplus_0_tx_sync_n_248;
  wire i_cmac_usplus_0_tx_sync_n_249;
  wire i_cmac_usplus_0_tx_sync_n_25;
  wire i_cmac_usplus_0_tx_sync_n_250;
  wire i_cmac_usplus_0_tx_sync_n_251;
  wire i_cmac_usplus_0_tx_sync_n_252;
  wire i_cmac_usplus_0_tx_sync_n_253;
  wire i_cmac_usplus_0_tx_sync_n_254;
  wire i_cmac_usplus_0_tx_sync_n_255;
  wire i_cmac_usplus_0_tx_sync_n_26;
  wire i_cmac_usplus_0_tx_sync_n_27;
  wire i_cmac_usplus_0_tx_sync_n_28;
  wire i_cmac_usplus_0_tx_sync_n_29;
  wire i_cmac_usplus_0_tx_sync_n_3;
  wire i_cmac_usplus_0_tx_sync_n_30;
  wire i_cmac_usplus_0_tx_sync_n_31;
  wire i_cmac_usplus_0_tx_sync_n_32;
  wire i_cmac_usplus_0_tx_sync_n_33;
  wire i_cmac_usplus_0_tx_sync_n_34;
  wire i_cmac_usplus_0_tx_sync_n_35;
  wire i_cmac_usplus_0_tx_sync_n_36;
  wire i_cmac_usplus_0_tx_sync_n_37;
  wire i_cmac_usplus_0_tx_sync_n_38;
  wire i_cmac_usplus_0_tx_sync_n_39;
  wire i_cmac_usplus_0_tx_sync_n_4;
  wire i_cmac_usplus_0_tx_sync_n_40;
  wire i_cmac_usplus_0_tx_sync_n_41;
  wire i_cmac_usplus_0_tx_sync_n_42;
  wire i_cmac_usplus_0_tx_sync_n_43;
  wire i_cmac_usplus_0_tx_sync_n_44;
  wire i_cmac_usplus_0_tx_sync_n_45;
  wire i_cmac_usplus_0_tx_sync_n_46;
  wire i_cmac_usplus_0_tx_sync_n_47;
  wire i_cmac_usplus_0_tx_sync_n_48;
  wire i_cmac_usplus_0_tx_sync_n_49;
  wire i_cmac_usplus_0_tx_sync_n_5;
  wire i_cmac_usplus_0_tx_sync_n_50;
  wire i_cmac_usplus_0_tx_sync_n_51;
  wire i_cmac_usplus_0_tx_sync_n_52;
  wire i_cmac_usplus_0_tx_sync_n_53;
  wire i_cmac_usplus_0_tx_sync_n_54;
  wire i_cmac_usplus_0_tx_sync_n_55;
  wire i_cmac_usplus_0_tx_sync_n_56;
  wire i_cmac_usplus_0_tx_sync_n_57;
  wire i_cmac_usplus_0_tx_sync_n_58;
  wire i_cmac_usplus_0_tx_sync_n_59;
  wire i_cmac_usplus_0_tx_sync_n_6;
  wire i_cmac_usplus_0_tx_sync_n_60;
  wire i_cmac_usplus_0_tx_sync_n_61;
  wire i_cmac_usplus_0_tx_sync_n_62;
  wire i_cmac_usplus_0_tx_sync_n_63;
  wire i_cmac_usplus_0_tx_sync_n_64;
  wire i_cmac_usplus_0_tx_sync_n_65;
  wire i_cmac_usplus_0_tx_sync_n_66;
  wire i_cmac_usplus_0_tx_sync_n_67;
  wire i_cmac_usplus_0_tx_sync_n_68;
  wire i_cmac_usplus_0_tx_sync_n_69;
  wire i_cmac_usplus_0_tx_sync_n_7;
  wire i_cmac_usplus_0_tx_sync_n_70;
  wire i_cmac_usplus_0_tx_sync_n_71;
  wire i_cmac_usplus_0_tx_sync_n_72;
  wire i_cmac_usplus_0_tx_sync_n_73;
  wire i_cmac_usplus_0_tx_sync_n_74;
  wire i_cmac_usplus_0_tx_sync_n_75;
  wire i_cmac_usplus_0_tx_sync_n_76;
  wire i_cmac_usplus_0_tx_sync_n_77;
  wire i_cmac_usplus_0_tx_sync_n_78;
  wire i_cmac_usplus_0_tx_sync_n_79;
  wire i_cmac_usplus_0_tx_sync_n_8;
  wire i_cmac_usplus_0_tx_sync_n_80;
  wire i_cmac_usplus_0_tx_sync_n_81;
  wire i_cmac_usplus_0_tx_sync_n_82;
  wire i_cmac_usplus_0_tx_sync_n_83;
  wire i_cmac_usplus_0_tx_sync_n_84;
  wire i_cmac_usplus_0_tx_sync_n_85;
  wire i_cmac_usplus_0_tx_sync_n_86;
  wire i_cmac_usplus_0_tx_sync_n_87;
  wire i_cmac_usplus_0_tx_sync_n_88;
  wire i_cmac_usplus_0_tx_sync_n_89;
  wire i_cmac_usplus_0_tx_sync_n_9;
  wire i_cmac_usplus_0_tx_sync_n_90;
  wire i_cmac_usplus_0_tx_sync_n_91;
  wire i_cmac_usplus_0_tx_sync_n_92;
  wire i_cmac_usplus_0_tx_sync_n_93;
  wire i_cmac_usplus_0_tx_sync_n_94;
  wire i_cmac_usplus_0_tx_sync_n_95;
  wire i_cmac_usplus_0_tx_sync_n_96;
  wire i_cmac_usplus_0_tx_sync_n_97;
  wire i_cmac_usplus_0_tx_sync_n_98;
  wire i_cmac_usplus_0_tx_sync_n_99;
  wire init_clk;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire master_watchdog0;
  wire \master_watchdog[0]_i_10_n_0 ;
  wire \master_watchdog[0]_i_3_n_0 ;
  wire \master_watchdog[0]_i_4_n_0 ;
  wire \master_watchdog[0]_i_5_n_0 ;
  wire \master_watchdog[0]_i_6_n_0 ;
  wire \master_watchdog[0]_i_7_n_0 ;
  wire \master_watchdog[0]_i_8_n_0 ;
  wire \master_watchdog[0]_i_9_n_0 ;
  wire \master_watchdog[16]_i_2_n_0 ;
  wire \master_watchdog[16]_i_3_n_0 ;
  wire \master_watchdog[16]_i_4_n_0 ;
  wire \master_watchdog[16]_i_5_n_0 ;
  wire \master_watchdog[16]_i_6_n_0 ;
  wire \master_watchdog[16]_i_7_n_0 ;
  wire \master_watchdog[16]_i_8_n_0 ;
  wire \master_watchdog[16]_i_9_n_0 ;
  wire \master_watchdog[24]_i_2_n_0 ;
  wire \master_watchdog[24]_i_3_n_0 ;
  wire \master_watchdog[24]_i_4_n_0 ;
  wire \master_watchdog[24]_i_5_n_0 ;
  wire \master_watchdog[24]_i_6_n_0 ;
  wire \master_watchdog[8]_i_2_n_0 ;
  wire \master_watchdog[8]_i_3_n_0 ;
  wire \master_watchdog[8]_i_4_n_0 ;
  wire \master_watchdog[8]_i_5_n_0 ;
  wire \master_watchdog[8]_i_6_n_0 ;
  wire \master_watchdog[8]_i_7_n_0 ;
  wire \master_watchdog[8]_i_8_n_0 ;
  wire \master_watchdog[8]_i_9_n_0 ;
  wire master_watchdog_barking_i_1_n_0;
  wire master_watchdog_barking_i_2_n_0;
  wire master_watchdog_barking_i_3_n_0;
  wire master_watchdog_barking_i_4_n_0;
  wire master_watchdog_barking_i_5_n_0;
  wire master_watchdog_barking_i_6_n_0;
  wire master_watchdog_barking_reg_n_0;
  wire [28:0]master_watchdog_reg;
  wire \master_watchdog_reg[0]_i_2_n_0 ;
  wire \master_watchdog_reg[0]_i_2_n_1 ;
  wire \master_watchdog_reg[0]_i_2_n_10 ;
  wire \master_watchdog_reg[0]_i_2_n_11 ;
  wire \master_watchdog_reg[0]_i_2_n_12 ;
  wire \master_watchdog_reg[0]_i_2_n_13 ;
  wire \master_watchdog_reg[0]_i_2_n_14 ;
  wire \master_watchdog_reg[0]_i_2_n_15 ;
  wire \master_watchdog_reg[0]_i_2_n_2 ;
  wire \master_watchdog_reg[0]_i_2_n_3 ;
  wire \master_watchdog_reg[0]_i_2_n_4 ;
  wire \master_watchdog_reg[0]_i_2_n_5 ;
  wire \master_watchdog_reg[0]_i_2_n_6 ;
  wire \master_watchdog_reg[0]_i_2_n_7 ;
  wire \master_watchdog_reg[0]_i_2_n_8 ;
  wire \master_watchdog_reg[0]_i_2_n_9 ;
  wire \master_watchdog_reg[16]_i_1_n_0 ;
  wire \master_watchdog_reg[16]_i_1_n_1 ;
  wire \master_watchdog_reg[16]_i_1_n_10 ;
  wire \master_watchdog_reg[16]_i_1_n_11 ;
  wire \master_watchdog_reg[16]_i_1_n_12 ;
  wire \master_watchdog_reg[16]_i_1_n_13 ;
  wire \master_watchdog_reg[16]_i_1_n_14 ;
  wire \master_watchdog_reg[16]_i_1_n_15 ;
  wire \master_watchdog_reg[16]_i_1_n_2 ;
  wire \master_watchdog_reg[16]_i_1_n_3 ;
  wire \master_watchdog_reg[16]_i_1_n_4 ;
  wire \master_watchdog_reg[16]_i_1_n_5 ;
  wire \master_watchdog_reg[16]_i_1_n_6 ;
  wire \master_watchdog_reg[16]_i_1_n_7 ;
  wire \master_watchdog_reg[16]_i_1_n_8 ;
  wire \master_watchdog_reg[16]_i_1_n_9 ;
  wire \master_watchdog_reg[24]_i_1_n_11 ;
  wire \master_watchdog_reg[24]_i_1_n_12 ;
  wire \master_watchdog_reg[24]_i_1_n_13 ;
  wire \master_watchdog_reg[24]_i_1_n_14 ;
  wire \master_watchdog_reg[24]_i_1_n_15 ;
  wire \master_watchdog_reg[24]_i_1_n_4 ;
  wire \master_watchdog_reg[24]_i_1_n_5 ;
  wire \master_watchdog_reg[24]_i_1_n_6 ;
  wire \master_watchdog_reg[24]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_0 ;
  wire \master_watchdog_reg[8]_i_1_n_1 ;
  wire \master_watchdog_reg[8]_i_1_n_10 ;
  wire \master_watchdog_reg[8]_i_1_n_11 ;
  wire \master_watchdog_reg[8]_i_1_n_12 ;
  wire \master_watchdog_reg[8]_i_1_n_13 ;
  wire \master_watchdog_reg[8]_i_1_n_14 ;
  wire \master_watchdog_reg[8]_i_1_n_15 ;
  wire \master_watchdog_reg[8]_i_1_n_2 ;
  wire \master_watchdog_reg[8]_i_1_n_3 ;
  wire \master_watchdog_reg[8]_i_1_n_4 ;
  wire \master_watchdog_reg[8]_i_1_n_5 ;
  wire \master_watchdog_reg[8]_i_1_n_6 ;
  wire \master_watchdog_reg[8]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_8 ;
  wire \master_watchdog_reg[8]_i_1_n_9 ;
  wire reset_done_async;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [127:0]rx_dataout0;
  wire [127:0]rx_dataout1;
  wire [127:0]rx_dataout2;
  wire [127:0]rx_dataout3;
  wire rx_enaout0;
  wire rx_enaout1;
  wire rx_enaout2;
  wire rx_enaout3;
  wire rx_eopout0;
  wire rx_eopout1;
  wire rx_eopout2;
  wire rx_eopout3;
  wire rx_errout0;
  wire rx_errout1;
  wire rx_errout2;
  wire rx_errout3;
  wire [6:0]rx_lane_aligner_fill_0;
  wire [6:0]rx_lane_aligner_fill_0_i;
  wire [6:0]rx_lane_aligner_fill_1;
  wire [6:0]rx_lane_aligner_fill_10;
  wire [6:0]rx_lane_aligner_fill_11;
  wire [6:0]rx_lane_aligner_fill_12;
  wire [6:0]rx_lane_aligner_fill_13;
  wire [6:0]rx_lane_aligner_fill_14;
  wire [6:0]rx_lane_aligner_fill_15;
  wire [6:0]rx_lane_aligner_fill_16;
  wire [6:0]rx_lane_aligner_fill_17;
  wire [6:0]rx_lane_aligner_fill_18;
  wire [6:0]rx_lane_aligner_fill_19;
  wire [6:0]rx_lane_aligner_fill_2;
  wire [6:0]rx_lane_aligner_fill_3;
  wire [6:0]rx_lane_aligner_fill_4;
  wire [6:0]rx_lane_aligner_fill_5;
  wire [6:0]rx_lane_aligner_fill_6;
  wire [6:0]rx_lane_aligner_fill_7;
  wire [6:0]rx_lane_aligner_fill_8;
  wire [6:0]rx_lane_aligner_fill_9;
  wire [3:0]rx_mtyout0;
  wire [3:0]rx_mtyout1;
  wire [3:0]rx_mtyout2;
  wire [3:0]rx_mtyout3;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preambleout_int;
  wire [4:0]rx_ptp_pcslane_out;
  wire [4:0]rx_ptp_pcslane_out_i;
  wire [79:0]rx_ptp_tstamp_out;
  wire [79:0]rx_ptp_tstamp_out_i;
  wire [15:0]rx_serdes_alt_data0_2d;
  wire [15:0]rx_serdes_alt_data1_2d;
  wire [15:0]rx_serdes_alt_data2_2d;
  wire [15:0]rx_serdes_alt_data3_2d;
  wire [63:0]rx_serdes_data0_2d;
  wire [63:0]rx_serdes_data1_2d;
  wire [63:0]rx_serdes_data2_2d;
  wire [63:0]rx_serdes_data3_2d;
  wire rx_sopout0;
  wire rx_sopout1;
  wire rx_sopout2;
  wire rx_sopout3;
  wire [55:0]rxctrl0_out;
  wire [55:0]rxctrl1_out;
  wire [447:0]rxdata_out;
  wire rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_2;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_3;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_5;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_rsfec_am_lock0;
  wire stat_rx_rsfec_am_lock1;
  wire stat_rx_rsfec_am_lock2;
  wire stat_rx_rsfec_am_lock3;
  wire stat_rx_rsfec_corrected_cw_inc;
  wire stat_rx_rsfec_cw_inc;
  wire [2:0]stat_rx_rsfec_err_count0_inc;
  wire [2:0]stat_rx_rsfec_err_count1_inc;
  wire [2:0]stat_rx_rsfec_err_count2_inc;
  wire [2:0]stat_rx_rsfec_err_count3_inc;
  wire stat_rx_rsfec_hi_ser;
  wire stat_rx_rsfec_lane_alignment_status;
  wire [13:0]stat_rx_rsfec_lane_fill_0;
  wire [13:0]stat_rx_rsfec_lane_fill_1;
  wire [13:0]stat_rx_rsfec_lane_fill_2;
  wire [13:0]stat_rx_rsfec_lane_fill_3;
  wire [7:0]stat_rx_rsfec_lane_mapping;
  wire stat_rx_rsfec_uncorrected_cw_inc;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire stat_tx_ptp_fifo_read_error;
  wire stat_tx_ptp_fifo_write_error;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire [127:0]tx_datain0;
  wire [127:0]tx_datain1;
  wire [127:0]tx_datain2;
  wire [127:0]tx_datain3;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [3:0]tx_mtyin0;
  wire [3:0]tx_mtyin1;
  wire [3:0]tx_mtyin2;
  wire [3:0]tx_mtyin3;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [55:0]tx_preamblein_int;
  wire [1:0]tx_ptp_1588op_in;
  wire [1:0]tx_ptp_1588op_in_o;
  wire [4:0]tx_ptp_pcslane_out;
  wire [15:0]tx_ptp_tag_field_in;
  wire [15:0]tx_ptp_tag_field_in_o;
  wire [79:0]tx_ptp_tstamp_out;
  wire [15:0]tx_ptp_tstamp_tag_out;
  wire tx_ptp_tstamp_valid_out;
  wire tx_rdyout;
  wire [15:0]tx_serdes_alt_data0;
  wire [15:0]tx_serdes_alt_data1;
  wire [15:0]tx_serdes_alt_data2;
  wire [15:0]tx_serdes_alt_data3;
  wire [63:0]tx_serdes_data0;
  wire [63:0]tx_serdes_data1;
  wire [63:0]tx_serdes_data2;
  wire [63:0]tx_serdes_data3;
  wire tx_sopin0;
  wire tx_unfout;
  wire [55:0]txctrl0_in;
  wire [55:0]txctrl1_in;
  wire [447:0]txdata_in;
  wire txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire [0:0]NLW_cmac_usplus_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_cmac_usplus_0_gt_i_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_cmac_usplus_0_gt_i_qpll0outrefclk_out_UNCONNECTED;
  wire [63:8]NLW_cmac_usplus_0_gt_i_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_cmac_usplus_0_gt_i_rxctrl1_out_UNCONNECTED;
  wire [511:64]NLW_cmac_usplus_0_gt_i_rxdata_out_UNCONNECTED;
  wire [3:1]NLW_cmac_usplus_0_gt_i_rxoutclk_out_UNCONNECTED;
  wire [3:1]NLW_cmac_usplus_0_gt_i_txoutclk_out_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_stat_rx_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_stat_rx_user_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_stat_tx_pause_UNCONNECTED;
  wire NLW_i_cmac_usplus_0_top_stat_tx_user_pause_UNCONNECTED;
  wire [329:0]NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_UNCONNECTED;
  wire [329:0]NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_UNCONNECTED;
  wire [7:0]NLW_i_cmac_usplus_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_0_top_stat_rx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_i_cmac_usplus_0_top_stat_tx_pause_valid_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data4_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data5_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data6_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data7_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data8_UNCONNECTED;
  wire [31:0]NLW_i_cmac_usplus_0_top_tx_serdes_data9_UNCONNECTED;
  wire [7:4]\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED ;

  assign common0_drpdo[15] = \<const0> ;
  assign common0_drpdo[14] = \<const0> ;
  assign common0_drpdo[13] = \<const0> ;
  assign common0_drpdo[12] = \<const0> ;
  assign common0_drpdo[11] = \<const0> ;
  assign common0_drpdo[10] = \<const0> ;
  assign common0_drpdo[9] = \<const0> ;
  assign common0_drpdo[8] = \<const0> ;
  assign common0_drpdo[7] = \<const0> ;
  assign common0_drpdo[6] = \<const0> ;
  assign common0_drpdo[5] = \<const0> ;
  assign common0_drpdo[4] = \<const0> ;
  assign common0_drpdo[3] = \<const0> ;
  assign common0_drpdo[2] = \<const0> ;
  assign common0_drpdo[1] = \<const0> ;
  assign common0_drpdo[0] = \<const0> ;
  assign common0_drprdy = \<const0> ;
  assign gt0_drpdo[15] = \<const0> ;
  assign gt0_drpdo[14] = \<const0> ;
  assign gt0_drpdo[13] = \<const0> ;
  assign gt0_drpdo[12] = \<const0> ;
  assign gt0_drpdo[11] = \<const0> ;
  assign gt0_drpdo[10] = \<const0> ;
  assign gt0_drpdo[9] = \<const0> ;
  assign gt0_drpdo[8] = \<const0> ;
  assign gt0_drpdo[7] = \<const0> ;
  assign gt0_drpdo[6] = \<const0> ;
  assign gt0_drpdo[5] = \<const0> ;
  assign gt0_drpdo[4] = \<const0> ;
  assign gt0_drpdo[3] = \<const0> ;
  assign gt0_drpdo[2] = \<const0> ;
  assign gt0_drpdo[1] = \<const0> ;
  assign gt0_drpdo[0] = \<const0> ;
  assign gt0_drprdy = \<const0> ;
  assign gt1_drpdo[15] = \<const0> ;
  assign gt1_drpdo[14] = \<const0> ;
  assign gt1_drpdo[13] = \<const0> ;
  assign gt1_drpdo[12] = \<const0> ;
  assign gt1_drpdo[11] = \<const0> ;
  assign gt1_drpdo[10] = \<const0> ;
  assign gt1_drpdo[9] = \<const0> ;
  assign gt1_drpdo[8] = \<const0> ;
  assign gt1_drpdo[7] = \<const0> ;
  assign gt1_drpdo[6] = \<const0> ;
  assign gt1_drpdo[5] = \<const0> ;
  assign gt1_drpdo[4] = \<const0> ;
  assign gt1_drpdo[3] = \<const0> ;
  assign gt1_drpdo[2] = \<const0> ;
  assign gt1_drpdo[1] = \<const0> ;
  assign gt1_drpdo[0] = \<const0> ;
  assign gt1_drprdy = \<const0> ;
  assign gt2_drpdo[15] = \<const0> ;
  assign gt2_drpdo[14] = \<const0> ;
  assign gt2_drpdo[13] = \<const0> ;
  assign gt2_drpdo[12] = \<const0> ;
  assign gt2_drpdo[11] = \<const0> ;
  assign gt2_drpdo[10] = \<const0> ;
  assign gt2_drpdo[9] = \<const0> ;
  assign gt2_drpdo[8] = \<const0> ;
  assign gt2_drpdo[7] = \<const0> ;
  assign gt2_drpdo[6] = \<const0> ;
  assign gt2_drpdo[5] = \<const0> ;
  assign gt2_drpdo[4] = \<const0> ;
  assign gt2_drpdo[3] = \<const0> ;
  assign gt2_drpdo[2] = \<const0> ;
  assign gt2_drpdo[1] = \<const0> ;
  assign gt2_drpdo[0] = \<const0> ;
  assign gt2_drprdy = \<const0> ;
  assign gt3_drpdo[15] = \<const0> ;
  assign gt3_drpdo[14] = \<const0> ;
  assign gt3_drpdo[13] = \<const0> ;
  assign gt3_drpdo[12] = \<const0> ;
  assign gt3_drpdo[11] = \<const0> ;
  assign gt3_drpdo[10] = \<const0> ;
  assign gt3_drpdo[9] = \<const0> ;
  assign gt3_drpdo[8] = \<const0> ;
  assign gt3_drpdo[7] = \<const0> ;
  assign gt3_drpdo[6] = \<const0> ;
  assign gt3_drpdo[5] = \<const0> ;
  assign gt3_drpdo[4] = \<const0> ;
  assign gt3_drpdo[3] = \<const0> ;
  assign gt3_drpdo[2] = \<const0> ;
  assign gt3_drpdo[1] = \<const0> ;
  assign gt3_drpdo[0] = \<const0> ;
  assign gt3_drprdy = \<const0> ;
  assign gt_eyescandataerror[3] = \<const0> ;
  assign gt_eyescandataerror[2] = \<const0> ;
  assign gt_eyescandataerror[1] = \<const0> ;
  assign gt_eyescandataerror[0] = \<const0> ;
  assign gt_rxbufstatus[11] = \<const0> ;
  assign gt_rxbufstatus[10] = \<const0> ;
  assign gt_rxbufstatus[9] = \<const0> ;
  assign gt_rxbufstatus[8] = \<const0> ;
  assign gt_rxbufstatus[7] = \<const0> ;
  assign gt_rxbufstatus[6] = \<const0> ;
  assign gt_rxbufstatus[5] = \<const0> ;
  assign gt_rxbufstatus[4] = \<const0> ;
  assign gt_rxbufstatus[3] = \<const0> ;
  assign gt_rxbufstatus[2] = \<const0> ;
  assign gt_rxbufstatus[1] = \<const0> ;
  assign gt_rxbufstatus[0] = \<const0> ;
  assign gt_rxprbserr[3] = \<const0> ;
  assign gt_rxprbserr[2] = \<const0> ;
  assign gt_rxprbserr[1] = \<const0> ;
  assign gt_rxprbserr[0] = \<const0> ;
  assign gt_rxresetdone[3] = \<const0> ;
  assign gt_rxresetdone[2] = \<const0> ;
  assign gt_rxresetdone[1] = \<const0> ;
  assign gt_rxresetdone[0] = \<const0> ;
  assign gt_txbufstatus[7] = \<const0> ;
  assign gt_txbufstatus[6] = \<const0> ;
  assign gt_txbufstatus[5] = \<const0> ;
  assign gt_txbufstatus[4] = \<const0> ;
  assign gt_txbufstatus[3] = \<const0> ;
  assign gt_txbufstatus[2] = \<const0> ;
  assign gt_txbufstatus[1] = \<const0> ;
  assign gt_txbufstatus[0] = \<const0> ;
  assign gt_txresetdone[3] = \<const0> ;
  assign gt_txresetdone[2] = \<const0> ;
  assign gt_txresetdone[1] = \<const0> ;
  assign gt_txresetdone[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[7] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[6] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[5] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[4] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[3] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[2] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[1] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7_valid = \<const0> ;
  assign stat_rx_pause = \<const0> ;
  assign stat_rx_pause_quanta0[15] = \<const0> ;
  assign stat_rx_pause_quanta0[14] = \<const0> ;
  assign stat_rx_pause_quanta0[13] = \<const0> ;
  assign stat_rx_pause_quanta0[12] = \<const0> ;
  assign stat_rx_pause_quanta0[11] = \<const0> ;
  assign stat_rx_pause_quanta0[10] = \<const0> ;
  assign stat_rx_pause_quanta0[9] = \<const0> ;
  assign stat_rx_pause_quanta0[8] = \<const0> ;
  assign stat_rx_pause_quanta0[7] = \<const0> ;
  assign stat_rx_pause_quanta0[6] = \<const0> ;
  assign stat_rx_pause_quanta0[5] = \<const0> ;
  assign stat_rx_pause_quanta0[4] = \<const0> ;
  assign stat_rx_pause_quanta0[3] = \<const0> ;
  assign stat_rx_pause_quanta0[2] = \<const0> ;
  assign stat_rx_pause_quanta0[1] = \<const0> ;
  assign stat_rx_pause_quanta0[0] = \<const0> ;
  assign stat_rx_pause_quanta1[15] = \<const0> ;
  assign stat_rx_pause_quanta1[14] = \<const0> ;
  assign stat_rx_pause_quanta1[13] = \<const0> ;
  assign stat_rx_pause_quanta1[12] = \<const0> ;
  assign stat_rx_pause_quanta1[11] = \<const0> ;
  assign stat_rx_pause_quanta1[10] = \<const0> ;
  assign stat_rx_pause_quanta1[9] = \<const0> ;
  assign stat_rx_pause_quanta1[8] = \<const0> ;
  assign stat_rx_pause_quanta1[7] = \<const0> ;
  assign stat_rx_pause_quanta1[6] = \<const0> ;
  assign stat_rx_pause_quanta1[5] = \<const0> ;
  assign stat_rx_pause_quanta1[4] = \<const0> ;
  assign stat_rx_pause_quanta1[3] = \<const0> ;
  assign stat_rx_pause_quanta1[2] = \<const0> ;
  assign stat_rx_pause_quanta1[1] = \<const0> ;
  assign stat_rx_pause_quanta1[0] = \<const0> ;
  assign stat_rx_pause_quanta2[15] = \<const0> ;
  assign stat_rx_pause_quanta2[14] = \<const0> ;
  assign stat_rx_pause_quanta2[13] = \<const0> ;
  assign stat_rx_pause_quanta2[12] = \<const0> ;
  assign stat_rx_pause_quanta2[11] = \<const0> ;
  assign stat_rx_pause_quanta2[10] = \<const0> ;
  assign stat_rx_pause_quanta2[9] = \<const0> ;
  assign stat_rx_pause_quanta2[8] = \<const0> ;
  assign stat_rx_pause_quanta2[7] = \<const0> ;
  assign stat_rx_pause_quanta2[6] = \<const0> ;
  assign stat_rx_pause_quanta2[5] = \<const0> ;
  assign stat_rx_pause_quanta2[4] = \<const0> ;
  assign stat_rx_pause_quanta2[3] = \<const0> ;
  assign stat_rx_pause_quanta2[2] = \<const0> ;
  assign stat_rx_pause_quanta2[1] = \<const0> ;
  assign stat_rx_pause_quanta2[0] = \<const0> ;
  assign stat_rx_pause_quanta3[15] = \<const0> ;
  assign stat_rx_pause_quanta3[14] = \<const0> ;
  assign stat_rx_pause_quanta3[13] = \<const0> ;
  assign stat_rx_pause_quanta3[12] = \<const0> ;
  assign stat_rx_pause_quanta3[11] = \<const0> ;
  assign stat_rx_pause_quanta3[10] = \<const0> ;
  assign stat_rx_pause_quanta3[9] = \<const0> ;
  assign stat_rx_pause_quanta3[8] = \<const0> ;
  assign stat_rx_pause_quanta3[7] = \<const0> ;
  assign stat_rx_pause_quanta3[6] = \<const0> ;
  assign stat_rx_pause_quanta3[5] = \<const0> ;
  assign stat_rx_pause_quanta3[4] = \<const0> ;
  assign stat_rx_pause_quanta3[3] = \<const0> ;
  assign stat_rx_pause_quanta3[2] = \<const0> ;
  assign stat_rx_pause_quanta3[1] = \<const0> ;
  assign stat_rx_pause_quanta3[0] = \<const0> ;
  assign stat_rx_pause_quanta4[15] = \<const0> ;
  assign stat_rx_pause_quanta4[14] = \<const0> ;
  assign stat_rx_pause_quanta4[13] = \<const0> ;
  assign stat_rx_pause_quanta4[12] = \<const0> ;
  assign stat_rx_pause_quanta4[11] = \<const0> ;
  assign stat_rx_pause_quanta4[10] = \<const0> ;
  assign stat_rx_pause_quanta4[9] = \<const0> ;
  assign stat_rx_pause_quanta4[8] = \<const0> ;
  assign stat_rx_pause_quanta4[7] = \<const0> ;
  assign stat_rx_pause_quanta4[6] = \<const0> ;
  assign stat_rx_pause_quanta4[5] = \<const0> ;
  assign stat_rx_pause_quanta4[4] = \<const0> ;
  assign stat_rx_pause_quanta4[3] = \<const0> ;
  assign stat_rx_pause_quanta4[2] = \<const0> ;
  assign stat_rx_pause_quanta4[1] = \<const0> ;
  assign stat_rx_pause_quanta4[0] = \<const0> ;
  assign stat_rx_pause_quanta5[15] = \<const0> ;
  assign stat_rx_pause_quanta5[14] = \<const0> ;
  assign stat_rx_pause_quanta5[13] = \<const0> ;
  assign stat_rx_pause_quanta5[12] = \<const0> ;
  assign stat_rx_pause_quanta5[11] = \<const0> ;
  assign stat_rx_pause_quanta5[10] = \<const0> ;
  assign stat_rx_pause_quanta5[9] = \<const0> ;
  assign stat_rx_pause_quanta5[8] = \<const0> ;
  assign stat_rx_pause_quanta5[7] = \<const0> ;
  assign stat_rx_pause_quanta5[6] = \<const0> ;
  assign stat_rx_pause_quanta5[5] = \<const0> ;
  assign stat_rx_pause_quanta5[4] = \<const0> ;
  assign stat_rx_pause_quanta5[3] = \<const0> ;
  assign stat_rx_pause_quanta5[2] = \<const0> ;
  assign stat_rx_pause_quanta5[1] = \<const0> ;
  assign stat_rx_pause_quanta5[0] = \<const0> ;
  assign stat_rx_pause_quanta6[15] = \<const0> ;
  assign stat_rx_pause_quanta6[14] = \<const0> ;
  assign stat_rx_pause_quanta6[13] = \<const0> ;
  assign stat_rx_pause_quanta6[12] = \<const0> ;
  assign stat_rx_pause_quanta6[11] = \<const0> ;
  assign stat_rx_pause_quanta6[10] = \<const0> ;
  assign stat_rx_pause_quanta6[9] = \<const0> ;
  assign stat_rx_pause_quanta6[8] = \<const0> ;
  assign stat_rx_pause_quanta6[7] = \<const0> ;
  assign stat_rx_pause_quanta6[6] = \<const0> ;
  assign stat_rx_pause_quanta6[5] = \<const0> ;
  assign stat_rx_pause_quanta6[4] = \<const0> ;
  assign stat_rx_pause_quanta6[3] = \<const0> ;
  assign stat_rx_pause_quanta6[2] = \<const0> ;
  assign stat_rx_pause_quanta6[1] = \<const0> ;
  assign stat_rx_pause_quanta6[0] = \<const0> ;
  assign stat_rx_pause_quanta7[15] = \<const0> ;
  assign stat_rx_pause_quanta7[14] = \<const0> ;
  assign stat_rx_pause_quanta7[13] = \<const0> ;
  assign stat_rx_pause_quanta7[12] = \<const0> ;
  assign stat_rx_pause_quanta7[11] = \<const0> ;
  assign stat_rx_pause_quanta7[10] = \<const0> ;
  assign stat_rx_pause_quanta7[9] = \<const0> ;
  assign stat_rx_pause_quanta7[8] = \<const0> ;
  assign stat_rx_pause_quanta7[7] = \<const0> ;
  assign stat_rx_pause_quanta7[6] = \<const0> ;
  assign stat_rx_pause_quanta7[5] = \<const0> ;
  assign stat_rx_pause_quanta7[4] = \<const0> ;
  assign stat_rx_pause_quanta7[3] = \<const0> ;
  assign stat_rx_pause_quanta7[2] = \<const0> ;
  assign stat_rx_pause_quanta7[1] = \<const0> ;
  assign stat_rx_pause_quanta7[0] = \<const0> ;
  assign stat_rx_pause_quanta8[15] = \<const0> ;
  assign stat_rx_pause_quanta8[14] = \<const0> ;
  assign stat_rx_pause_quanta8[13] = \<const0> ;
  assign stat_rx_pause_quanta8[12] = \<const0> ;
  assign stat_rx_pause_quanta8[11] = \<const0> ;
  assign stat_rx_pause_quanta8[10] = \<const0> ;
  assign stat_rx_pause_quanta8[9] = \<const0> ;
  assign stat_rx_pause_quanta8[8] = \<const0> ;
  assign stat_rx_pause_quanta8[7] = \<const0> ;
  assign stat_rx_pause_quanta8[6] = \<const0> ;
  assign stat_rx_pause_quanta8[5] = \<const0> ;
  assign stat_rx_pause_quanta8[4] = \<const0> ;
  assign stat_rx_pause_quanta8[3] = \<const0> ;
  assign stat_rx_pause_quanta8[2] = \<const0> ;
  assign stat_rx_pause_quanta8[1] = \<const0> ;
  assign stat_rx_pause_quanta8[0] = \<const0> ;
  assign stat_rx_pause_req[8] = \<const0> ;
  assign stat_rx_pause_req[7] = \<const0> ;
  assign stat_rx_pause_req[6] = \<const0> ;
  assign stat_rx_pause_req[5] = \<const0> ;
  assign stat_rx_pause_req[4] = \<const0> ;
  assign stat_rx_pause_req[3] = \<const0> ;
  assign stat_rx_pause_req[2] = \<const0> ;
  assign stat_rx_pause_req[1] = \<const0> ;
  assign stat_rx_pause_req[0] = \<const0> ;
  assign stat_rx_pause_valid[8] = \<const0> ;
  assign stat_rx_pause_valid[7] = \<const0> ;
  assign stat_rx_pause_valid[6] = \<const0> ;
  assign stat_rx_pause_valid[5] = \<const0> ;
  assign stat_rx_pause_valid[4] = \<const0> ;
  assign stat_rx_pause_valid[3] = \<const0> ;
  assign stat_rx_pause_valid[2] = \<const0> ;
  assign stat_rx_pause_valid[1] = \<const0> ;
  assign stat_rx_pause_valid[0] = \<const0> ;
  assign stat_rx_rsfec_rsvd[31] = \<const0> ;
  assign stat_rx_rsfec_rsvd[30] = \<const0> ;
  assign stat_rx_rsfec_rsvd[29] = \<const0> ;
  assign stat_rx_rsfec_rsvd[28] = \<const0> ;
  assign stat_rx_rsfec_rsvd[27] = \<const0> ;
  assign stat_rx_rsfec_rsvd[26] = \<const0> ;
  assign stat_rx_rsfec_rsvd[25] = \<const0> ;
  assign stat_rx_rsfec_rsvd[24] = \<const0> ;
  assign stat_rx_rsfec_rsvd[23] = \<const0> ;
  assign stat_rx_rsfec_rsvd[22] = \<const0> ;
  assign stat_rx_rsfec_rsvd[21] = \<const0> ;
  assign stat_rx_rsfec_rsvd[20] = \<const0> ;
  assign stat_rx_rsfec_rsvd[19] = \<const0> ;
  assign stat_rx_rsfec_rsvd[18] = \<const0> ;
  assign stat_rx_rsfec_rsvd[17] = \<const0> ;
  assign stat_rx_rsfec_rsvd[16] = \<const0> ;
  assign stat_rx_rsfec_rsvd[15] = \<const0> ;
  assign stat_rx_rsfec_rsvd[14] = \<const0> ;
  assign stat_rx_rsfec_rsvd[13] = \<const0> ;
  assign stat_rx_rsfec_rsvd[12] = \<const0> ;
  assign stat_rx_rsfec_rsvd[11] = \<const0> ;
  assign stat_rx_rsfec_rsvd[10] = \<const0> ;
  assign stat_rx_rsfec_rsvd[9] = \<const0> ;
  assign stat_rx_rsfec_rsvd[8] = \<const0> ;
  assign stat_rx_rsfec_rsvd[7] = \<const0> ;
  assign stat_rx_rsfec_rsvd[6] = \<const0> ;
  assign stat_rx_rsfec_rsvd[5] = \<const0> ;
  assign stat_rx_rsfec_rsvd[4] = \<const0> ;
  assign stat_rx_rsfec_rsvd[3] = \<const0> ;
  assign stat_rx_rsfec_rsvd[2] = \<const0> ;
  assign stat_rx_rsfec_rsvd[1] = \<const0> ;
  assign stat_rx_rsfec_rsvd[0] = \<const0> ;
  assign stat_rx_user_pause = \<const0> ;
  assign stat_tx_pause = \<const0> ;
  assign stat_tx_pause_valid[8] = \<const0> ;
  assign stat_tx_pause_valid[7] = \<const0> ;
  assign stat_tx_pause_valid[6] = \<const0> ;
  assign stat_tx_pause_valid[5] = \<const0> ;
  assign stat_tx_pause_valid[4] = \<const0> ;
  assign stat_tx_pause_valid[3] = \<const0> ;
  assign stat_tx_pause_valid[2] = \<const0> ;
  assign stat_tx_pause_valid[1] = \<const0> ;
  assign stat_tx_pause_valid[0] = \<const0> ;
  assign stat_tx_user_pause = \<const0> ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    BUFG_GT_GTREFCLK_INST
       (.CE(xlnx_opt_),
        .CEMASK(1'b1),
        .CLR(xlnx_opt__1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gt_ref_clk_int),
        .O(gt_ref_clk_out));
  LUT4 #(
    .INIT(16'h8000)) 
    BUFG_GT_GTREFCLK_INST_i_1
       (.I0(gt_powergoodout[1]),
        .I1(gt_powergoodout[0]),
        .I2(gt_powergoodout[3]),
        .I3(gt_powergoodout[2]),
        .O(gtpowergood_int));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(gtpowergood_int),
        .CESYNC(xlnx_opt_),
        .CLK(gt_ref_clk_int),
        .CLR(1'b0),
        .CLRSYNC(xlnx_opt__1));
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_GTREFCLK_INST
       (.CEB(1'b0),
        .I(gt_ref_clk_p),
        .IB(gt_ref_clk_n),
        .O(gtrefclk00_int),
        .ODIV2(gt_ref_clk_int));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_ultrascale_rx_userclk cmac_gtwiz_userclk_rx_inst
       (.CLK(gt_rxusrclk2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .out(gtwiz_userclk_rx_active_in),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_ultrascale_tx_userclk cmac_gtwiz_userclk_tx_inst
       (.gtrxreset_out_reg(gt_txusrclk2),
        .lopt(lopt_4),
        .lopt_1(lopt_5),
        .lopt_2(lopt_6),
        .lopt_3(lopt_7),
        .out(gtwiz_userclk_tx_active_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out));
  (* CHECK_LICENSE_TYPE = "cmac_usplus_0_gt,cmac_usplus_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "cmac_usplus_0_gt_gtwizard_top,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_gt cmac_usplus_0_gt_i
       (.gtpowergood_out(gt_powergoodout),
        .gtrefclk00_in(gtrefclk00_int),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(init_clk),
        .gtwiz_reset_rx_cdr_stable_out(NLW_cmac_usplus_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gt_rxn_in),
        .gtyrxp_in(gt_rxp_in),
        .gtytxn_out(gt_txn_out),
        .gtytxp_out(gt_txp_out),
        .loopback_in(gt_loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(NLW_cmac_usplus_0_gt_i_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_cmac_usplus_0_gt_i_qpll0outrefclk_out_UNCONNECTED[0]),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxctrl0_out({NLW_cmac_usplus_0_gt_i_rxctrl0_out_UNCONNECTED[63:56],rxctrl0_out}),
        .rxctrl1_out({NLW_cmac_usplus_0_gt_i_rxctrl1_out_UNCONNECTED[63:56],rxctrl1_out}),
        .rxdata_out({NLW_cmac_usplus_0_gt_i_rxdata_out_UNCONNECTED[511:448],rxdata_out}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_cmac_usplus_0_gt_i_rxoutclk_out_UNCONNECTED[3:1],rxoutclk_out}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(gt_rxrecclkout),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txoutclk_out({NLW_cmac_usplus_0_gt_i_txoutclk_out_UNCONNECTED[3:1],txoutclk_out}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({gt_txusrclk2,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    cmac_usplus_0_gt_i_i_1
       (.I0(sys_reset),
        .I1(master_watchdog_barking_reg_n_0),
        .O(gtwiz_reset_all_in));
  FDRE gt_rx_reset_done_inv_reg_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gt_rx_reset_done_inv),
        .Q(gt_rx_reset_done_inv_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_axis2lbus_segmented_top i_cmac_usplus_0_axis2lbus
       (.Q(tx_ptp_1588op_in_o),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127] (tx_datain0),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3] (tx_mtyin0),
        .\genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] (tx_preamblein_int),
        .\genblk1.SEG_LOOP[0].tx_ptp_tag_field_in_o_reg[15] (tx_ptp_tag_field_in_o),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255] (tx_datain1),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7] (tx_mtyin1),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383] (tx_datain2),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11] (tx_mtyin2),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511] (tx_datain3),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3] (gt_txusrclk2),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15] (tx_mtyin3),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in(tx_ptp_1588op_in),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_rx_clk
       (.SR(usr_rx_reset),
        .core_drp_reset(core_drp_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4),
        .s_out_d4_0(s_out_d4_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_0 i_cmac_usplus_0_cmac_cdc_sync_core_drp_reset_tx_clk
       (.core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_0),
        .s_out_d4_0(s_out_d4_2),
        .s_out_d4_reg_0(gt_txusrclk2),
        .usr_tx_reset(usr_tx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_1 i_cmac_usplus_0_cmac_cdc_sync_core_rx_reset
       (.core_rx_reset(core_rx_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_2 i_cmac_usplus_0_cmac_cdc_sync_core_tx_reset
       (.core_tx_reset(core_tx_reset),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_3 i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_int
       (.gt_rx_reset_done_inv(gt_rx_reset_done_inv),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_4 i_cmac_usplus_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2
       (.CLK(gt_rxusrclk2),
        .in0(gt_rx_reset_done_inv_reg),
        .rx_serdes_reset(reset_done_async),
        .s_out_d4(s_out_d4_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_5 i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_6 i_cmac_usplus_0_cmac_cdc_sync_gt_txresetdone_int3
       (.CLK(gt_rxusrclk2),
        .core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_7 i_cmac_usplus_0_cmac_cdc_sync_rx_reset_done_init_clk
       (.SR(usr_rx_reset),
        .init_clk(init_clk),
        .s_out_d4(s_out_d4_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_8 i_cmac_usplus_0_cmac_cdc_sync_stat_rx_aligned
       (.init_clk(init_clk),
        .s_out_d4(s_out_d4_5),
        .stat_rx_aligned(stat_rx_aligned));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_cdc_sync_9 i_cmac_usplus_0_cmac_cdc_sync_tx_reset_done_init_clk
       (.init_clk(init_clk),
        .master_watchdog0(master_watchdog0),
        .\master_watchdog_reg[0] (master_watchdog_barking_i_1_n_0),
        .s_out_d4(s_out_d4_5),
        .s_out_d4_0(s_out_d4_4),
        .usr_tx_reset(usr_tx_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_lbus2axis_segmented_top i_cmac_usplus_0_lbus2axis
       (.SR(usr_rx_reset),
        .din({rx_errout0,rx_eopout0,rx_sopout0,rx_mtyout0,rx_dataout0}),
        .dout({rx_lane_aligner_fill_0,rx_ptp_pcslane_out,rx_ptp_tstamp_out}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_enaout0(rx_enaout0),
        .\rx_lane_aligner_fill_0[0] ({rx_lane_aligner_fill_0_i,rx_ptp_pcslane_out_i,rx_ptp_tstamp_out_i}),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preambleout_int),
        .\wr_ptr_reg[0] ({rx_enaout1,rx_errout1,rx_eopout1,rx_sopout1,rx_mtyout1,rx_dataout1}),
        .\wr_ptr_reg[0]_0 ({rx_enaout2,rx_errout2,rx_eopout2,rx_sopout2,rx_mtyout2,rx_dataout2}),
        .\wr_ptr_reg[0]_1 ({rx_enaout3,rx_errout3,rx_eopout3,rx_sopout3,rx_mtyout3,rx_dataout3}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_pipeline_sync_512bit i_cmac_usplus_0_pipeline_sync_512bit_txdata
       (.Q({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .\data_out_reg[447]_0 ({i_cmac_usplus_0_tx_sync_n_0,i_cmac_usplus_0_tx_sync_n_1,i_cmac_usplus_0_tx_sync_n_2,i_cmac_usplus_0_tx_sync_n_3,i_cmac_usplus_0_tx_sync_n_4,i_cmac_usplus_0_tx_sync_n_5,i_cmac_usplus_0_tx_sync_n_6,i_cmac_usplus_0_tx_sync_n_7,i_cmac_usplus_0_tx_sync_n_8,i_cmac_usplus_0_tx_sync_n_9,i_cmac_usplus_0_tx_sync_n_10,i_cmac_usplus_0_tx_sync_n_11,i_cmac_usplus_0_tx_sync_n_12,i_cmac_usplus_0_tx_sync_n_13,i_cmac_usplus_0_tx_sync_n_14,i_cmac_usplus_0_tx_sync_n_15,i_cmac_usplus_0_tx_sync_n_16,i_cmac_usplus_0_tx_sync_n_17,i_cmac_usplus_0_tx_sync_n_18,i_cmac_usplus_0_tx_sync_n_19,i_cmac_usplus_0_tx_sync_n_20,i_cmac_usplus_0_tx_sync_n_21,i_cmac_usplus_0_tx_sync_n_22,i_cmac_usplus_0_tx_sync_n_23,i_cmac_usplus_0_tx_sync_n_24,i_cmac_usplus_0_tx_sync_n_25,i_cmac_usplus_0_tx_sync_n_26,i_cmac_usplus_0_tx_sync_n_27,i_cmac_usplus_0_tx_sync_n_28,i_cmac_usplus_0_tx_sync_n_29,i_cmac_usplus_0_tx_sync_n_30,i_cmac_usplus_0_tx_sync_n_31,i_cmac_usplus_0_tx_sync_n_32,i_cmac_usplus_0_tx_sync_n_33,i_cmac_usplus_0_tx_sync_n_34,i_cmac_usplus_0_tx_sync_n_35,i_cmac_usplus_0_tx_sync_n_36,i_cmac_usplus_0_tx_sync_n_37,i_cmac_usplus_0_tx_sync_n_38,i_cmac_usplus_0_tx_sync_n_39,i_cmac_usplus_0_tx_sync_n_40,i_cmac_usplus_0_tx_sync_n_41,i_cmac_usplus_0_tx_sync_n_42,i_cmac_usplus_0_tx_sync_n_43,i_cmac_usplus_0_tx_sync_n_44,i_cmac_usplus_0_tx_sync_n_45,i_cmac_usplus_0_tx_sync_n_46,i_cmac_usplus_0_tx_sync_n_47,i_cmac_usplus_0_tx_sync_n_48,i_cmac_usplus_0_tx_sync_n_49,i_cmac_usplus_0_tx_sync_n_50,i_cmac_usplus_0_tx_sync_n_51,i_cmac_usplus_0_tx_sync_n_52,i_cmac_usplus_0_tx_sync_n_53,i_cmac_usplus_0_tx_sync_n_54,i_cmac_usplus_0_tx_sync_n_55,i_cmac_usplus_0_tx_sync_n_56,i_cmac_usplus_0_tx_sync_n_57,i_cmac_usplus_0_tx_sync_n_58,i_cmac_usplus_0_tx_sync_n_59,i_cmac_usplus_0_tx_sync_n_60,i_cmac_usplus_0_tx_sync_n_61,i_cmac_usplus_0_tx_sync_n_62,i_cmac_usplus_0_tx_sync_n_63,i_cmac_usplus_0_tx_sync_n_64,i_cmac_usplus_0_tx_sync_n_65,i_cmac_usplus_0_tx_sync_n_66,i_cmac_usplus_0_tx_sync_n_67,i_cmac_usplus_0_tx_sync_n_68,i_cmac_usplus_0_tx_sync_n_69,i_cmac_usplus_0_tx_sync_n_70,i_cmac_usplus_0_tx_sync_n_71,i_cmac_usplus_0_tx_sync_n_72,i_cmac_usplus_0_tx_sync_n_73,i_cmac_usplus_0_tx_sync_n_74,i_cmac_usplus_0_tx_sync_n_75,i_cmac_usplus_0_tx_sync_n_76,i_cmac_usplus_0_tx_sync_n_77,i_cmac_usplus_0_tx_sync_n_78,i_cmac_usplus_0_tx_sync_n_79,i_cmac_usplus_0_tx_sync_n_80,i_cmac_usplus_0_tx_sync_n_81,i_cmac_usplus_0_tx_sync_n_82,i_cmac_usplus_0_tx_sync_n_83,i_cmac_usplus_0_tx_sync_n_84,i_cmac_usplus_0_tx_sync_n_85,i_cmac_usplus_0_tx_sync_n_86,i_cmac_usplus_0_tx_sync_n_87,i_cmac_usplus_0_tx_sync_n_88,i_cmac_usplus_0_tx_sync_n_89,i_cmac_usplus_0_tx_sync_n_90,i_cmac_usplus_0_tx_sync_n_91,i_cmac_usplus_0_tx_sync_n_92,i_cmac_usplus_0_tx_sync_n_93,i_cmac_usplus_0_tx_sync_n_94,i_cmac_usplus_0_tx_sync_n_95,i_cmac_usplus_0_tx_sync_n_96,i_cmac_usplus_0_tx_sync_n_97,i_cmac_usplus_0_tx_sync_n_98,i_cmac_usplus_0_tx_sync_n_99,i_cmac_usplus_0_tx_sync_n_100,i_cmac_usplus_0_tx_sync_n_101,i_cmac_usplus_0_tx_sync_n_102,i_cmac_usplus_0_tx_sync_n_103,i_cmac_usplus_0_tx_sync_n_104,i_cmac_usplus_0_tx_sync_n_105,i_cmac_usplus_0_tx_sync_n_106,i_cmac_usplus_0_tx_sync_n_107,i_cmac_usplus_0_tx_sync_n_108,i_cmac_usplus_0_tx_sync_n_109,i_cmac_usplus_0_tx_sync_n_110,i_cmac_usplus_0_tx_sync_n_111,i_cmac_usplus_0_tx_sync_n_112,i_cmac_usplus_0_tx_sync_n_113,i_cmac_usplus_0_tx_sync_n_114,i_cmac_usplus_0_tx_sync_n_115,i_cmac_usplus_0_tx_sync_n_116,i_cmac_usplus_0_tx_sync_n_117,i_cmac_usplus_0_tx_sync_n_118,i_cmac_usplus_0_tx_sync_n_119,i_cmac_usplus_0_tx_sync_n_120,i_cmac_usplus_0_tx_sync_n_121,i_cmac_usplus_0_tx_sync_n_122,i_cmac_usplus_0_tx_sync_n_123,i_cmac_usplus_0_tx_sync_n_124,i_cmac_usplus_0_tx_sync_n_125,i_cmac_usplus_0_tx_sync_n_126,i_cmac_usplus_0_tx_sync_n_127,i_cmac_usplus_0_tx_sync_n_128,i_cmac_usplus_0_tx_sync_n_129,i_cmac_usplus_0_tx_sync_n_130,i_cmac_usplus_0_tx_sync_n_131,i_cmac_usplus_0_tx_sync_n_132,i_cmac_usplus_0_tx_sync_n_133,i_cmac_usplus_0_tx_sync_n_134,i_cmac_usplus_0_tx_sync_n_135,i_cmac_usplus_0_tx_sync_n_136,i_cmac_usplus_0_tx_sync_n_137,i_cmac_usplus_0_tx_sync_n_138,i_cmac_usplus_0_tx_sync_n_139,i_cmac_usplus_0_tx_sync_n_140,i_cmac_usplus_0_tx_sync_n_141,i_cmac_usplus_0_tx_sync_n_142,i_cmac_usplus_0_tx_sync_n_143,i_cmac_usplus_0_tx_sync_n_144,i_cmac_usplus_0_tx_sync_n_145,i_cmac_usplus_0_tx_sync_n_146,i_cmac_usplus_0_tx_sync_n_147,i_cmac_usplus_0_tx_sync_n_148,i_cmac_usplus_0_tx_sync_n_149,i_cmac_usplus_0_tx_sync_n_150,i_cmac_usplus_0_tx_sync_n_151,i_cmac_usplus_0_tx_sync_n_152,i_cmac_usplus_0_tx_sync_n_153,i_cmac_usplus_0_tx_sync_n_154,i_cmac_usplus_0_tx_sync_n_155,i_cmac_usplus_0_tx_sync_n_156,i_cmac_usplus_0_tx_sync_n_157,i_cmac_usplus_0_tx_sync_n_158,i_cmac_usplus_0_tx_sync_n_159,i_cmac_usplus_0_tx_sync_n_160,i_cmac_usplus_0_tx_sync_n_161,i_cmac_usplus_0_tx_sync_n_162,i_cmac_usplus_0_tx_sync_n_163,i_cmac_usplus_0_tx_sync_n_164,i_cmac_usplus_0_tx_sync_n_165,i_cmac_usplus_0_tx_sync_n_166,i_cmac_usplus_0_tx_sync_n_167,i_cmac_usplus_0_tx_sync_n_168,i_cmac_usplus_0_tx_sync_n_169,i_cmac_usplus_0_tx_sync_n_170,i_cmac_usplus_0_tx_sync_n_171,i_cmac_usplus_0_tx_sync_n_172,i_cmac_usplus_0_tx_sync_n_173,i_cmac_usplus_0_tx_sync_n_174,i_cmac_usplus_0_tx_sync_n_175,i_cmac_usplus_0_tx_sync_n_176,i_cmac_usplus_0_tx_sync_n_177,i_cmac_usplus_0_tx_sync_n_178,i_cmac_usplus_0_tx_sync_n_179,i_cmac_usplus_0_tx_sync_n_180,i_cmac_usplus_0_tx_sync_n_181,i_cmac_usplus_0_tx_sync_n_182,i_cmac_usplus_0_tx_sync_n_183,i_cmac_usplus_0_tx_sync_n_184,i_cmac_usplus_0_tx_sync_n_185,i_cmac_usplus_0_tx_sync_n_186,i_cmac_usplus_0_tx_sync_n_187,i_cmac_usplus_0_tx_sync_n_188,i_cmac_usplus_0_tx_sync_n_189,i_cmac_usplus_0_tx_sync_n_190,i_cmac_usplus_0_tx_sync_n_191,i_cmac_usplus_0_tx_sync_n_192,i_cmac_usplus_0_tx_sync_n_193,i_cmac_usplus_0_tx_sync_n_194,i_cmac_usplus_0_tx_sync_n_195,i_cmac_usplus_0_tx_sync_n_196,i_cmac_usplus_0_tx_sync_n_197,i_cmac_usplus_0_tx_sync_n_198,i_cmac_usplus_0_tx_sync_n_199,i_cmac_usplus_0_tx_sync_n_200,i_cmac_usplus_0_tx_sync_n_201,i_cmac_usplus_0_tx_sync_n_202,i_cmac_usplus_0_tx_sync_n_203,i_cmac_usplus_0_tx_sync_n_204,i_cmac_usplus_0_tx_sync_n_205,i_cmac_usplus_0_tx_sync_n_206,i_cmac_usplus_0_tx_sync_n_207,i_cmac_usplus_0_tx_sync_n_208,i_cmac_usplus_0_tx_sync_n_209,i_cmac_usplus_0_tx_sync_n_210,i_cmac_usplus_0_tx_sync_n_211,i_cmac_usplus_0_tx_sync_n_212,i_cmac_usplus_0_tx_sync_n_213,i_cmac_usplus_0_tx_sync_n_214,i_cmac_usplus_0_tx_sync_n_215,i_cmac_usplus_0_tx_sync_n_216,i_cmac_usplus_0_tx_sync_n_217,i_cmac_usplus_0_tx_sync_n_218,i_cmac_usplus_0_tx_sync_n_219,i_cmac_usplus_0_tx_sync_n_220,i_cmac_usplus_0_tx_sync_n_221,i_cmac_usplus_0_tx_sync_n_222,i_cmac_usplus_0_tx_sync_n_223,i_cmac_usplus_0_tx_sync_n_224,i_cmac_usplus_0_tx_sync_n_225,i_cmac_usplus_0_tx_sync_n_226,i_cmac_usplus_0_tx_sync_n_227,i_cmac_usplus_0_tx_sync_n_228,i_cmac_usplus_0_tx_sync_n_229,i_cmac_usplus_0_tx_sync_n_230,i_cmac_usplus_0_tx_sync_n_231,i_cmac_usplus_0_tx_sync_n_232,i_cmac_usplus_0_tx_sync_n_233,i_cmac_usplus_0_tx_sync_n_234,i_cmac_usplus_0_tx_sync_n_235,i_cmac_usplus_0_tx_sync_n_236,i_cmac_usplus_0_tx_sync_n_237,i_cmac_usplus_0_tx_sync_n_238,i_cmac_usplus_0_tx_sync_n_239,i_cmac_usplus_0_tx_sync_n_240,i_cmac_usplus_0_tx_sync_n_241,i_cmac_usplus_0_tx_sync_n_242,i_cmac_usplus_0_tx_sync_n_243,i_cmac_usplus_0_tx_sync_n_244,i_cmac_usplus_0_tx_sync_n_245,i_cmac_usplus_0_tx_sync_n_246,i_cmac_usplus_0_tx_sync_n_247,i_cmac_usplus_0_tx_sync_n_248,i_cmac_usplus_0_tx_sync_n_249,i_cmac_usplus_0_tx_sync_n_250,i_cmac_usplus_0_tx_sync_n_251,i_cmac_usplus_0_tx_sync_n_252,i_cmac_usplus_0_tx_sync_n_253,i_cmac_usplus_0_tx_sync_n_254,i_cmac_usplus_0_tx_sync_n_255}),
        .\data_out_reg[447]_1 (gt_txusrclk2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_pipeline_sync_64bit i_cmac_usplus_0_pipeline_sync_64bit_txctrl0
       (.Q({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .\data_out_reg[0]_0 (gt_txusrclk2),
        .\data_out_reg[55]_0 ({ctrl0_out[55:48],ctrl0_out[39:32],ctrl0_out[23:16],ctrl0_out[7:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_pipeline_sync_64bit_10 i_cmac_usplus_0_pipeline_sync_64bit_txctrl1
       (.Q({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .\data_out_reg[55]_0 ({ctrl1_out[55:48],ctrl1_out[39:32],ctrl1_out[23:16],ctrl1_out[7:0]}),
        .\data_out_reg[55]_1 (gt_txusrclk2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_pipeline_sync i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[7],rxctrl0_out[7],rxctrl1_out[6],rxctrl0_out[6],rxctrl1_out[5],rxctrl0_out[5],rxctrl1_out[4],rxctrl0_out[4],rxctrl1_out[3],rxctrl0_out[3],rxctrl1_out[2],rxctrl0_out[2],rxctrl1_out[1],rxctrl0_out[1],rxctrl1_out[0],rxctrl0_out[0]}),
        .Q({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_pipeline_sync_11 i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[23],rxctrl0_out[23],rxctrl1_out[22],rxctrl0_out[22],rxctrl1_out[21],rxctrl0_out[21],rxctrl1_out[20],rxctrl0_out[20],rxctrl1_out[19],rxctrl0_out[19],rxctrl1_out[18],rxctrl0_out[18],rxctrl1_out[17],rxctrl0_out[17],rxctrl1_out[16],rxctrl0_out[16]}),
        .Q({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_pipeline_sync_12 i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[39],rxctrl0_out[39],rxctrl1_out[38],rxctrl0_out[38],rxctrl1_out[37],rxctrl0_out[37],rxctrl1_out[36],rxctrl0_out[36],rxctrl1_out[35],rxctrl0_out[35],rxctrl1_out[34],rxctrl0_out[34],rxctrl1_out[33],rxctrl0_out[33],rxctrl1_out[32],rxctrl0_out[32]}),
        .Q({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_pipeline_sync_13 i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[55],rxctrl0_out[55],rxctrl1_out[54],rxctrl0_out[54],rxctrl1_out[53],rxctrl0_out[53],rxctrl1_out[52],rxctrl0_out[52],rxctrl1_out[51],rxctrl0_out[51],rxctrl1_out[50],rxctrl0_out[50],rxctrl1_out[49],rxctrl0_out[49],rxctrl1_out[48],rxctrl0_out[48]}),
        .Q({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_sync i_cmac_usplus_0_rx_16bit_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data0_n_15}),
        .Q(rx_serdes_alt_data0_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_sync_14 i_cmac_usplus_0_rx_16bit_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data1_n_15}),
        .Q(rx_serdes_alt_data1_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_sync_15 i_cmac_usplus_0_rx_16bit_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data2_n_15}),
        .Q(rx_serdes_alt_data2_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_16bit_sync_16 i_cmac_usplus_0_rx_16bit_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_0,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_1,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_2,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_3,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_4,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_5,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_6,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_7,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_8,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_9,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_10,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_11,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_12,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_13,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_14,i_cmac_usplus_0_rx_16bit_pipeline_sync_alt_data3_n_15}),
        .Q(rx_serdes_alt_data3_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_pipeline_sync i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[63:0]),
        .Q({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_63}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_pipeline_sync_17 i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[191:128]),
        .Q({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_63}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_pipeline_sync_18 i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[319:256]),
        .Q({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_63}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_pipeline_sync_19 i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[447:384]),
        .Q({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_63}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_sync i_cmac_usplus_0_rx_64bit_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data0_n_63}),
        .Q(rx_serdes_data0_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_sync_20 i_cmac_usplus_0_rx_64bit_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data1_n_63}),
        .Q(rx_serdes_data1_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_sync_21 i_cmac_usplus_0_rx_64bit_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data2_n_63}),
        .Q(rx_serdes_data2_2d));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_rx_64bit_sync_22 i_cmac_usplus_0_rx_64bit_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D({i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_0,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_1,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_2,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_3,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_4,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_5,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_6,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_7,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_8,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_9,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_10,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_11,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_12,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_13,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_14,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_15,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_16,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_17,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_18,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_19,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_20,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_21,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_22,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_23,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_24,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_25,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_26,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_27,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_28,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_29,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_30,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_31,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_32,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_33,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_34,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_35,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_36,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_37,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_38,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_39,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_40,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_41,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_42,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_43,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_44,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_45,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_46,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_47,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_48,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_49,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_50,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_51,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_52,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_53,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_54,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_55,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_56,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_57,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_58,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_59,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_60,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_61,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_62,i_cmac_usplus_0_rx_64bit_pipeline_sync_serdes_data3_n_63}),
        .Q(rx_serdes_data3_2d));
  (* CTL_PTP_TRANSPCLK_MODE = "FALSE" *) 
  (* CTL_RX_CHECK_ACK = "TRUE" *) 
  (* CTL_RX_CHECK_PREAMBLE = "FALSE" *) 
  (* CTL_RX_CHECK_SFD = "FALSE" *) 
  (* CTL_RX_DELETE_FCS = "TRUE" *) 
  (* CTL_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_RX_FORWARD_CONTROL = "FALSE" *) 
  (* CTL_RX_IGNORE_FCS = "FALSE" *) 
  (* CTL_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* CTL_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* CTL_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PROCESS_LFI = "FALSE" *) 
  (* CTL_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* CTL_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* CTL_RX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_RX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_RX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_RX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_RX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_RX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_RX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_RX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_RX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_RX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_RX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_RX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_RX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_RX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_RX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_RX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_RX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_RX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_RX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_RX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_RX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* CTL_TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* CTL_TX_CUSTOM_PREAMBLE_ENABLE = "FALSE" *) 
  (* CTL_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_TX_FCS_INS_ENABLE = "TRUE" *) 
  (* CTL_TX_IGNORE_FCS = "TRUE" *) 
  (* CTL_TX_IPG_VALUE = "4'b1100" *) 
  (* CTL_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_TX_PTP_1STEP_ENABLE = "FALSE" *) 
  (* CTL_TX_PTP_LATENCY_ADJUST = "11'b00000000000" *) 
  (* CTL_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_TX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_TX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_TX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_TX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_TX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_TX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_TX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_TX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_TX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_TX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_TX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_TX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_TX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_TX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_TX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_TX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_TX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_TX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_TX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_TX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* C_IS_EVAL = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_v3_1_2_top i_cmac_usplus_0_top
       (.ctl_caui4_mode_in(1'b1),
        .ctl_rsfec_enable_transcoder_bypass_mode(1'b0),
        .ctl_rsfec_ieee_error_indication_mode(ctl_rsfec_ieee_error_indication_mode),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(ctl_rx_rsfec_enable),
        .ctl_rx_rsfec_enable_correction(ctl_rx_rsfec_enable_correction),
        .ctl_rx_rsfec_enable_indication(ctl_rx_rsfec_enable_indication),
        .ctl_rx_systemtimerin(ctl_rx_systemtimerin),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(ctl_tx_rsfec_enable),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin(ctl_tx_systemtimerin),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .rsfec_bypass_rx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_rx_din_cw_start(1'b0),
        .rsfec_bypass_rx_dout(NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_rx_dout_cw_start(NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_rx_dout_valid(NLW_i_cmac_usplus_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED),
        .rsfec_bypass_tx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_tx_din_cw_start(1'b0),
        .rsfec_bypass_tx_dout(NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_tx_dout_cw_start(NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_tx_dout_valid(NLW_i_cmac_usplus_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED),
        .rx_clk(rx_clk),
        .rx_dataout0(rx_dataout0),
        .rx_dataout1(rx_dataout1),
        .rx_dataout2(rx_dataout2),
        .rx_dataout3(rx_dataout3),
        .rx_enaout0(rx_enaout0),
        .rx_enaout1(rx_enaout1),
        .rx_enaout2(rx_enaout2),
        .rx_enaout3(rx_enaout3),
        .rx_eopout0(rx_eopout0),
        .rx_eopout1(rx_eopout1),
        .rx_eopout2(rx_eopout2),
        .rx_eopout3(rx_eopout3),
        .rx_errout0(rx_errout0),
        .rx_errout1(rx_errout1),
        .rx_errout2(rx_errout2),
        .rx_errout3(rx_errout3),
        .rx_lane_aligner_fill_0(rx_lane_aligner_fill_0_i),
        .rx_lane_aligner_fill_1(rx_lane_aligner_fill_1),
        .rx_lane_aligner_fill_10(rx_lane_aligner_fill_10),
        .rx_lane_aligner_fill_11(rx_lane_aligner_fill_11),
        .rx_lane_aligner_fill_12(rx_lane_aligner_fill_12),
        .rx_lane_aligner_fill_13(rx_lane_aligner_fill_13),
        .rx_lane_aligner_fill_14(rx_lane_aligner_fill_14),
        .rx_lane_aligner_fill_15(rx_lane_aligner_fill_15),
        .rx_lane_aligner_fill_16(rx_lane_aligner_fill_16),
        .rx_lane_aligner_fill_17(rx_lane_aligner_fill_17),
        .rx_lane_aligner_fill_18(rx_lane_aligner_fill_18),
        .rx_lane_aligner_fill_19(rx_lane_aligner_fill_19),
        .rx_lane_aligner_fill_2(rx_lane_aligner_fill_2),
        .rx_lane_aligner_fill_3(rx_lane_aligner_fill_3),
        .rx_lane_aligner_fill_4(rx_lane_aligner_fill_4),
        .rx_lane_aligner_fill_5(rx_lane_aligner_fill_5),
        .rx_lane_aligner_fill_6(rx_lane_aligner_fill_6),
        .rx_lane_aligner_fill_7(rx_lane_aligner_fill_7),
        .rx_lane_aligner_fill_8(rx_lane_aligner_fill_8),
        .rx_lane_aligner_fill_9(rx_lane_aligner_fill_9),
        .rx_mtyout0(rx_mtyout0),
        .rx_mtyout1(rx_mtyout1),
        .rx_mtyout2(rx_mtyout2),
        .rx_mtyout3(rx_mtyout3),
        .rx_otn_bip8_0({rx_otn_bip8_0[0],rx_otn_bip8_0[1],rx_otn_bip8_0[2],rx_otn_bip8_0[3],rx_otn_bip8_0[4],rx_otn_bip8_0[5],rx_otn_bip8_0[6],rx_otn_bip8_0[7]}),
        .rx_otn_bip8_1({rx_otn_bip8_1[0],rx_otn_bip8_1[1],rx_otn_bip8_1[2],rx_otn_bip8_1[3],rx_otn_bip8_1[4],rx_otn_bip8_1[5],rx_otn_bip8_1[6],rx_otn_bip8_1[7]}),
        .rx_otn_bip8_2({rx_otn_bip8_2[0],rx_otn_bip8_2[1],rx_otn_bip8_2[2],rx_otn_bip8_2[3],rx_otn_bip8_2[4],rx_otn_bip8_2[5],rx_otn_bip8_2[6],rx_otn_bip8_2[7]}),
        .rx_otn_bip8_3({rx_otn_bip8_3[0],rx_otn_bip8_3[1],rx_otn_bip8_3[2],rx_otn_bip8_3[3],rx_otn_bip8_3[4],rx_otn_bip8_3[5],rx_otn_bip8_3[6],rx_otn_bip8_3[7]}),
        .rx_otn_bip8_4({rx_otn_bip8_4[0],rx_otn_bip8_4[1],rx_otn_bip8_4[2],rx_otn_bip8_4[3],rx_otn_bip8_4[4],rx_otn_bip8_4[5],rx_otn_bip8_4[6],rx_otn_bip8_4[7]}),
        .rx_otn_data_0({rx_otn_data_0[64],rx_otn_data_0[65],rx_otn_data_0[0],rx_otn_data_0[1],rx_otn_data_0[2],rx_otn_data_0[3],rx_otn_data_0[4],rx_otn_data_0[5],rx_otn_data_0[6],rx_otn_data_0[7],rx_otn_data_0[8],rx_otn_data_0[9],rx_otn_data_0[10],rx_otn_data_0[11],rx_otn_data_0[12],rx_otn_data_0[13],rx_otn_data_0[14],rx_otn_data_0[15],rx_otn_data_0[16],rx_otn_data_0[17],rx_otn_data_0[18],rx_otn_data_0[19],rx_otn_data_0[20],rx_otn_data_0[21],rx_otn_data_0[22],rx_otn_data_0[23],rx_otn_data_0[24],rx_otn_data_0[25],rx_otn_data_0[26],rx_otn_data_0[27],rx_otn_data_0[28],rx_otn_data_0[29],rx_otn_data_0[30],rx_otn_data_0[31],rx_otn_data_0[32],rx_otn_data_0[33],rx_otn_data_0[34],rx_otn_data_0[35],rx_otn_data_0[36],rx_otn_data_0[37],rx_otn_data_0[38],rx_otn_data_0[39],rx_otn_data_0[40],rx_otn_data_0[41],rx_otn_data_0[42],rx_otn_data_0[43],rx_otn_data_0[44],rx_otn_data_0[45],rx_otn_data_0[46],rx_otn_data_0[47],rx_otn_data_0[48],rx_otn_data_0[49],rx_otn_data_0[50],rx_otn_data_0[51],rx_otn_data_0[52],rx_otn_data_0[53],rx_otn_data_0[54],rx_otn_data_0[55],rx_otn_data_0[56],rx_otn_data_0[57],rx_otn_data_0[58],rx_otn_data_0[59],rx_otn_data_0[60],rx_otn_data_0[61],rx_otn_data_0[62],rx_otn_data_0[63]}),
        .rx_otn_data_1({rx_otn_data_1[64],rx_otn_data_1[65],rx_otn_data_1[0],rx_otn_data_1[1],rx_otn_data_1[2],rx_otn_data_1[3],rx_otn_data_1[4],rx_otn_data_1[5],rx_otn_data_1[6],rx_otn_data_1[7],rx_otn_data_1[8],rx_otn_data_1[9],rx_otn_data_1[10],rx_otn_data_1[11],rx_otn_data_1[12],rx_otn_data_1[13],rx_otn_data_1[14],rx_otn_data_1[15],rx_otn_data_1[16],rx_otn_data_1[17],rx_otn_data_1[18],rx_otn_data_1[19],rx_otn_data_1[20],rx_otn_data_1[21],rx_otn_data_1[22],rx_otn_data_1[23],rx_otn_data_1[24],rx_otn_data_1[25],rx_otn_data_1[26],rx_otn_data_1[27],rx_otn_data_1[28],rx_otn_data_1[29],rx_otn_data_1[30],rx_otn_data_1[31],rx_otn_data_1[32],rx_otn_data_1[33],rx_otn_data_1[34],rx_otn_data_1[35],rx_otn_data_1[36],rx_otn_data_1[37],rx_otn_data_1[38],rx_otn_data_1[39],rx_otn_data_1[40],rx_otn_data_1[41],rx_otn_data_1[42],rx_otn_data_1[43],rx_otn_data_1[44],rx_otn_data_1[45],rx_otn_data_1[46],rx_otn_data_1[47],rx_otn_data_1[48],rx_otn_data_1[49],rx_otn_data_1[50],rx_otn_data_1[51],rx_otn_data_1[52],rx_otn_data_1[53],rx_otn_data_1[54],rx_otn_data_1[55],rx_otn_data_1[56],rx_otn_data_1[57],rx_otn_data_1[58],rx_otn_data_1[59],rx_otn_data_1[60],rx_otn_data_1[61],rx_otn_data_1[62],rx_otn_data_1[63]}),
        .rx_otn_data_2({rx_otn_data_2[64],rx_otn_data_2[65],rx_otn_data_2[0],rx_otn_data_2[1],rx_otn_data_2[2],rx_otn_data_2[3],rx_otn_data_2[4],rx_otn_data_2[5],rx_otn_data_2[6],rx_otn_data_2[7],rx_otn_data_2[8],rx_otn_data_2[9],rx_otn_data_2[10],rx_otn_data_2[11],rx_otn_data_2[12],rx_otn_data_2[13],rx_otn_data_2[14],rx_otn_data_2[15],rx_otn_data_2[16],rx_otn_data_2[17],rx_otn_data_2[18],rx_otn_data_2[19],rx_otn_data_2[20],rx_otn_data_2[21],rx_otn_data_2[22],rx_otn_data_2[23],rx_otn_data_2[24],rx_otn_data_2[25],rx_otn_data_2[26],rx_otn_data_2[27],rx_otn_data_2[28],rx_otn_data_2[29],rx_otn_data_2[30],rx_otn_data_2[31],rx_otn_data_2[32],rx_otn_data_2[33],rx_otn_data_2[34],rx_otn_data_2[35],rx_otn_data_2[36],rx_otn_data_2[37],rx_otn_data_2[38],rx_otn_data_2[39],rx_otn_data_2[40],rx_otn_data_2[41],rx_otn_data_2[42],rx_otn_data_2[43],rx_otn_data_2[44],rx_otn_data_2[45],rx_otn_data_2[46],rx_otn_data_2[47],rx_otn_data_2[48],rx_otn_data_2[49],rx_otn_data_2[50],rx_otn_data_2[51],rx_otn_data_2[52],rx_otn_data_2[53],rx_otn_data_2[54],rx_otn_data_2[55],rx_otn_data_2[56],rx_otn_data_2[57],rx_otn_data_2[58],rx_otn_data_2[59],rx_otn_data_2[60],rx_otn_data_2[61],rx_otn_data_2[62],rx_otn_data_2[63]}),
        .rx_otn_data_3({rx_otn_data_3[64],rx_otn_data_3[65],rx_otn_data_3[0],rx_otn_data_3[1],rx_otn_data_3[2],rx_otn_data_3[3],rx_otn_data_3[4],rx_otn_data_3[5],rx_otn_data_3[6],rx_otn_data_3[7],rx_otn_data_3[8],rx_otn_data_3[9],rx_otn_data_3[10],rx_otn_data_3[11],rx_otn_data_3[12],rx_otn_data_3[13],rx_otn_data_3[14],rx_otn_data_3[15],rx_otn_data_3[16],rx_otn_data_3[17],rx_otn_data_3[18],rx_otn_data_3[19],rx_otn_data_3[20],rx_otn_data_3[21],rx_otn_data_3[22],rx_otn_data_3[23],rx_otn_data_3[24],rx_otn_data_3[25],rx_otn_data_3[26],rx_otn_data_3[27],rx_otn_data_3[28],rx_otn_data_3[29],rx_otn_data_3[30],rx_otn_data_3[31],rx_otn_data_3[32],rx_otn_data_3[33],rx_otn_data_3[34],rx_otn_data_3[35],rx_otn_data_3[36],rx_otn_data_3[37],rx_otn_data_3[38],rx_otn_data_3[39],rx_otn_data_3[40],rx_otn_data_3[41],rx_otn_data_3[42],rx_otn_data_3[43],rx_otn_data_3[44],rx_otn_data_3[45],rx_otn_data_3[46],rx_otn_data_3[47],rx_otn_data_3[48],rx_otn_data_3[49],rx_otn_data_3[50],rx_otn_data_3[51],rx_otn_data_3[52],rx_otn_data_3[53],rx_otn_data_3[54],rx_otn_data_3[55],rx_otn_data_3[56],rx_otn_data_3[57],rx_otn_data_3[58],rx_otn_data_3[59],rx_otn_data_3[60],rx_otn_data_3[61],rx_otn_data_3[62],rx_otn_data_3[63]}),
        .rx_otn_data_4({rx_otn_data_4[64],rx_otn_data_4[65],rx_otn_data_4[0],rx_otn_data_4[1],rx_otn_data_4[2],rx_otn_data_4[3],rx_otn_data_4[4],rx_otn_data_4[5],rx_otn_data_4[6],rx_otn_data_4[7],rx_otn_data_4[8],rx_otn_data_4[9],rx_otn_data_4[10],rx_otn_data_4[11],rx_otn_data_4[12],rx_otn_data_4[13],rx_otn_data_4[14],rx_otn_data_4[15],rx_otn_data_4[16],rx_otn_data_4[17],rx_otn_data_4[18],rx_otn_data_4[19],rx_otn_data_4[20],rx_otn_data_4[21],rx_otn_data_4[22],rx_otn_data_4[23],rx_otn_data_4[24],rx_otn_data_4[25],rx_otn_data_4[26],rx_otn_data_4[27],rx_otn_data_4[28],rx_otn_data_4[29],rx_otn_data_4[30],rx_otn_data_4[31],rx_otn_data_4[32],rx_otn_data_4[33],rx_otn_data_4[34],rx_otn_data_4[35],rx_otn_data_4[36],rx_otn_data_4[37],rx_otn_data_4[38],rx_otn_data_4[39],rx_otn_data_4[40],rx_otn_data_4[41],rx_otn_data_4[42],rx_otn_data_4[43],rx_otn_data_4[44],rx_otn_data_4[45],rx_otn_data_4[46],rx_otn_data_4[47],rx_otn_data_4[48],rx_otn_data_4[49],rx_otn_data_4[50],rx_otn_data_4[51],rx_otn_data_4[52],rx_otn_data_4[53],rx_otn_data_4[54],rx_otn_data_4[55],rx_otn_data_4[56],rx_otn_data_4[57],rx_otn_data_4[58],rx_otn_data_4[59],rx_otn_data_4[60],rx_otn_data_4[61],rx_otn_data_4[62],rx_otn_data_4[63]}),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preout(rx_preambleout_int),
        .rx_ptp_pcslane_out(rx_ptp_pcslane_out_i),
        .rx_ptp_tstamp_out(rx_ptp_tstamp_out_i),
        .rx_reset(usr_rx_reset),
        .rx_serdes_alt_data0(rx_serdes_alt_data0_2d),
        .rx_serdes_alt_data1(rx_serdes_alt_data1_2d),
        .rx_serdes_alt_data2(rx_serdes_alt_data2_2d),
        .rx_serdes_alt_data3(rx_serdes_alt_data3_2d),
        .rx_serdes_clk({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .rx_serdes_data0(rx_serdes_data0_2d),
        .rx_serdes_data1(rx_serdes_data1_2d),
        .rx_serdes_data2(rx_serdes_data2_2d),
        .rx_serdes_data3(rx_serdes_data3_2d),
        .rx_serdes_data4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data9({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_reset({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,reset_done_async,1'b0,1'b0,1'b0}),
        .rx_sopout0(rx_sopout0),
        .rx_sopout1(rx_sopout1),
        .rx_sopout2(rx_sopout2),
        .rx_sopout3(rx_sopout3),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_i_cmac_usplus_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_i_cmac_usplus_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_i_cmac_usplus_0_top_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_i_cmac_usplus_0_top_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_i_cmac_usplus_0_top_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_i_cmac_usplus_0_top_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(stat_rx_rsfec_am_lock0),
        .stat_rx_rsfec_am_lock1(stat_rx_rsfec_am_lock1),
        .stat_rx_rsfec_am_lock2(stat_rx_rsfec_am_lock2),
        .stat_rx_rsfec_am_lock3(stat_rx_rsfec_am_lock3),
        .stat_rx_rsfec_corrected_cw_inc(stat_rx_rsfec_corrected_cw_inc),
        .stat_rx_rsfec_cw_inc(stat_rx_rsfec_cw_inc),
        .stat_rx_rsfec_err_count0_inc(stat_rx_rsfec_err_count0_inc),
        .stat_rx_rsfec_err_count1_inc(stat_rx_rsfec_err_count1_inc),
        .stat_rx_rsfec_err_count2_inc(stat_rx_rsfec_err_count2_inc),
        .stat_rx_rsfec_err_count3_inc(stat_rx_rsfec_err_count3_inc),
        .stat_rx_rsfec_hi_ser(stat_rx_rsfec_hi_ser),
        .stat_rx_rsfec_lane_alignment_status(stat_rx_rsfec_lane_alignment_status),
        .stat_rx_rsfec_lane_fill_0(stat_rx_rsfec_lane_fill_0),
        .stat_rx_rsfec_lane_fill_1(stat_rx_rsfec_lane_fill_1),
        .stat_rx_rsfec_lane_fill_2(stat_rx_rsfec_lane_fill_2),
        .stat_rx_rsfec_lane_fill_3(stat_rx_rsfec_lane_fill_3),
        .stat_rx_rsfec_lane_mapping(stat_rx_rsfec_lane_mapping),
        .stat_rx_rsfec_rsvd(NLW_i_cmac_usplus_0_top_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(stat_rx_rsfec_uncorrected_cw_inc),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_i_cmac_usplus_0_top_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_vl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_vl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_vl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_vl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_vl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_vl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_vl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_vl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_vl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_vl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_vl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_vl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_vl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_vl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_vl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_vl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_vl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_vl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_vl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_vl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_i_cmac_usplus_0_top_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_i_cmac_usplus_0_top_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(stat_tx_ptp_fifo_read_error),
        .stat_tx_ptp_fifo_write_error(stat_tx_ptp_fifo_write_error),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_i_cmac_usplus_0_top_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .tx_clk(gt_txusrclk2),
        .tx_datain0(tx_datain0),
        .tx_datain1(tx_datain1),
        .tx_datain2(tx_datain2),
        .tx_datain3(tx_datain3),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_mtyin0(tx_mtyin0),
        .tx_mtyin1(tx_mtyin1),
        .tx_mtyin2(tx_mtyin2),
        .tx_mtyin3(tx_mtyin3),
        .tx_ovfout(tx_ovfout),
        .tx_prein(tx_preamblein_int),
        .tx_ptp_1588op_in(tx_ptp_1588op_in_o),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(tx_ptp_pcslane_out),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in(tx_ptp_tag_field_in_o),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(tx_ptp_tstamp_out),
        .tx_ptp_tstamp_tag_out(tx_ptp_tstamp_tag_out),
        .tx_ptp_tstamp_valid_out(tx_ptp_tstamp_valid_out),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_rdyout(tx_rdyout),
        .tx_reset(usr_tx_reset),
        .tx_serdes_alt_data0(tx_serdes_alt_data0),
        .tx_serdes_alt_data1(tx_serdes_alt_data1),
        .tx_serdes_alt_data2(tx_serdes_alt_data2),
        .tx_serdes_alt_data3(tx_serdes_alt_data3),
        .tx_serdes_data0(tx_serdes_data0),
        .tx_serdes_data1(tx_serdes_data1),
        .tx_serdes_data2(tx_serdes_data2),
        .tx_serdes_data3(tx_serdes_data3),
        .tx_serdes_data4(NLW_i_cmac_usplus_0_top_tx_serdes_data4_UNCONNECTED[31:0]),
        .tx_serdes_data5(NLW_i_cmac_usplus_0_top_tx_serdes_data5_UNCONNECTED[31:0]),
        .tx_serdes_data6(NLW_i_cmac_usplus_0_top_tx_serdes_data6_UNCONNECTED[31:0]),
        .tx_serdes_data7(NLW_i_cmac_usplus_0_top_tx_serdes_data7_UNCONNECTED[31:0]),
        .tx_serdes_data8(NLW_i_cmac_usplus_0_top_tx_serdes_data8_UNCONNECTED[31:0]),
        .tx_serdes_data9(NLW_i_cmac_usplus_0_top_tx_serdes_data9_UNCONNECTED[31:0]),
        .tx_sopin0(tx_sopin0),
        .tx_sopin1(1'b0),
        .tx_sopin2(1'b0),
        .tx_sopin3(1'b0),
        .tx_unfout(tx_unfout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cmac_usplus_0_tx_sync i_cmac_usplus_0_tx_sync
       (.D({tx_serdes_data3,tx_serdes_data2,tx_serdes_data1,tx_serdes_data0}),
        .Q({i_cmac_usplus_0_tx_sync_n_0,i_cmac_usplus_0_tx_sync_n_1,i_cmac_usplus_0_tx_sync_n_2,i_cmac_usplus_0_tx_sync_n_3,i_cmac_usplus_0_tx_sync_n_4,i_cmac_usplus_0_tx_sync_n_5,i_cmac_usplus_0_tx_sync_n_6,i_cmac_usplus_0_tx_sync_n_7,i_cmac_usplus_0_tx_sync_n_8,i_cmac_usplus_0_tx_sync_n_9,i_cmac_usplus_0_tx_sync_n_10,i_cmac_usplus_0_tx_sync_n_11,i_cmac_usplus_0_tx_sync_n_12,i_cmac_usplus_0_tx_sync_n_13,i_cmac_usplus_0_tx_sync_n_14,i_cmac_usplus_0_tx_sync_n_15,i_cmac_usplus_0_tx_sync_n_16,i_cmac_usplus_0_tx_sync_n_17,i_cmac_usplus_0_tx_sync_n_18,i_cmac_usplus_0_tx_sync_n_19,i_cmac_usplus_0_tx_sync_n_20,i_cmac_usplus_0_tx_sync_n_21,i_cmac_usplus_0_tx_sync_n_22,i_cmac_usplus_0_tx_sync_n_23,i_cmac_usplus_0_tx_sync_n_24,i_cmac_usplus_0_tx_sync_n_25,i_cmac_usplus_0_tx_sync_n_26,i_cmac_usplus_0_tx_sync_n_27,i_cmac_usplus_0_tx_sync_n_28,i_cmac_usplus_0_tx_sync_n_29,i_cmac_usplus_0_tx_sync_n_30,i_cmac_usplus_0_tx_sync_n_31,i_cmac_usplus_0_tx_sync_n_32,i_cmac_usplus_0_tx_sync_n_33,i_cmac_usplus_0_tx_sync_n_34,i_cmac_usplus_0_tx_sync_n_35,i_cmac_usplus_0_tx_sync_n_36,i_cmac_usplus_0_tx_sync_n_37,i_cmac_usplus_0_tx_sync_n_38,i_cmac_usplus_0_tx_sync_n_39,i_cmac_usplus_0_tx_sync_n_40,i_cmac_usplus_0_tx_sync_n_41,i_cmac_usplus_0_tx_sync_n_42,i_cmac_usplus_0_tx_sync_n_43,i_cmac_usplus_0_tx_sync_n_44,i_cmac_usplus_0_tx_sync_n_45,i_cmac_usplus_0_tx_sync_n_46,i_cmac_usplus_0_tx_sync_n_47,i_cmac_usplus_0_tx_sync_n_48,i_cmac_usplus_0_tx_sync_n_49,i_cmac_usplus_0_tx_sync_n_50,i_cmac_usplus_0_tx_sync_n_51,i_cmac_usplus_0_tx_sync_n_52,i_cmac_usplus_0_tx_sync_n_53,i_cmac_usplus_0_tx_sync_n_54,i_cmac_usplus_0_tx_sync_n_55,i_cmac_usplus_0_tx_sync_n_56,i_cmac_usplus_0_tx_sync_n_57,i_cmac_usplus_0_tx_sync_n_58,i_cmac_usplus_0_tx_sync_n_59,i_cmac_usplus_0_tx_sync_n_60,i_cmac_usplus_0_tx_sync_n_61,i_cmac_usplus_0_tx_sync_n_62,i_cmac_usplus_0_tx_sync_n_63,i_cmac_usplus_0_tx_sync_n_64,i_cmac_usplus_0_tx_sync_n_65,i_cmac_usplus_0_tx_sync_n_66,i_cmac_usplus_0_tx_sync_n_67,i_cmac_usplus_0_tx_sync_n_68,i_cmac_usplus_0_tx_sync_n_69,i_cmac_usplus_0_tx_sync_n_70,i_cmac_usplus_0_tx_sync_n_71,i_cmac_usplus_0_tx_sync_n_72,i_cmac_usplus_0_tx_sync_n_73,i_cmac_usplus_0_tx_sync_n_74,i_cmac_usplus_0_tx_sync_n_75,i_cmac_usplus_0_tx_sync_n_76,i_cmac_usplus_0_tx_sync_n_77,i_cmac_usplus_0_tx_sync_n_78,i_cmac_usplus_0_tx_sync_n_79,i_cmac_usplus_0_tx_sync_n_80,i_cmac_usplus_0_tx_sync_n_81,i_cmac_usplus_0_tx_sync_n_82,i_cmac_usplus_0_tx_sync_n_83,i_cmac_usplus_0_tx_sync_n_84,i_cmac_usplus_0_tx_sync_n_85,i_cmac_usplus_0_tx_sync_n_86,i_cmac_usplus_0_tx_sync_n_87,i_cmac_usplus_0_tx_sync_n_88,i_cmac_usplus_0_tx_sync_n_89,i_cmac_usplus_0_tx_sync_n_90,i_cmac_usplus_0_tx_sync_n_91,i_cmac_usplus_0_tx_sync_n_92,i_cmac_usplus_0_tx_sync_n_93,i_cmac_usplus_0_tx_sync_n_94,i_cmac_usplus_0_tx_sync_n_95,i_cmac_usplus_0_tx_sync_n_96,i_cmac_usplus_0_tx_sync_n_97,i_cmac_usplus_0_tx_sync_n_98,i_cmac_usplus_0_tx_sync_n_99,i_cmac_usplus_0_tx_sync_n_100,i_cmac_usplus_0_tx_sync_n_101,i_cmac_usplus_0_tx_sync_n_102,i_cmac_usplus_0_tx_sync_n_103,i_cmac_usplus_0_tx_sync_n_104,i_cmac_usplus_0_tx_sync_n_105,i_cmac_usplus_0_tx_sync_n_106,i_cmac_usplus_0_tx_sync_n_107,i_cmac_usplus_0_tx_sync_n_108,i_cmac_usplus_0_tx_sync_n_109,i_cmac_usplus_0_tx_sync_n_110,i_cmac_usplus_0_tx_sync_n_111,i_cmac_usplus_0_tx_sync_n_112,i_cmac_usplus_0_tx_sync_n_113,i_cmac_usplus_0_tx_sync_n_114,i_cmac_usplus_0_tx_sync_n_115,i_cmac_usplus_0_tx_sync_n_116,i_cmac_usplus_0_tx_sync_n_117,i_cmac_usplus_0_tx_sync_n_118,i_cmac_usplus_0_tx_sync_n_119,i_cmac_usplus_0_tx_sync_n_120,i_cmac_usplus_0_tx_sync_n_121,i_cmac_usplus_0_tx_sync_n_122,i_cmac_usplus_0_tx_sync_n_123,i_cmac_usplus_0_tx_sync_n_124,i_cmac_usplus_0_tx_sync_n_125,i_cmac_usplus_0_tx_sync_n_126,i_cmac_usplus_0_tx_sync_n_127,i_cmac_usplus_0_tx_sync_n_128,i_cmac_usplus_0_tx_sync_n_129,i_cmac_usplus_0_tx_sync_n_130,i_cmac_usplus_0_tx_sync_n_131,i_cmac_usplus_0_tx_sync_n_132,i_cmac_usplus_0_tx_sync_n_133,i_cmac_usplus_0_tx_sync_n_134,i_cmac_usplus_0_tx_sync_n_135,i_cmac_usplus_0_tx_sync_n_136,i_cmac_usplus_0_tx_sync_n_137,i_cmac_usplus_0_tx_sync_n_138,i_cmac_usplus_0_tx_sync_n_139,i_cmac_usplus_0_tx_sync_n_140,i_cmac_usplus_0_tx_sync_n_141,i_cmac_usplus_0_tx_sync_n_142,i_cmac_usplus_0_tx_sync_n_143,i_cmac_usplus_0_tx_sync_n_144,i_cmac_usplus_0_tx_sync_n_145,i_cmac_usplus_0_tx_sync_n_146,i_cmac_usplus_0_tx_sync_n_147,i_cmac_usplus_0_tx_sync_n_148,i_cmac_usplus_0_tx_sync_n_149,i_cmac_usplus_0_tx_sync_n_150,i_cmac_usplus_0_tx_sync_n_151,i_cmac_usplus_0_tx_sync_n_152,i_cmac_usplus_0_tx_sync_n_153,i_cmac_usplus_0_tx_sync_n_154,i_cmac_usplus_0_tx_sync_n_155,i_cmac_usplus_0_tx_sync_n_156,i_cmac_usplus_0_tx_sync_n_157,i_cmac_usplus_0_tx_sync_n_158,i_cmac_usplus_0_tx_sync_n_159,i_cmac_usplus_0_tx_sync_n_160,i_cmac_usplus_0_tx_sync_n_161,i_cmac_usplus_0_tx_sync_n_162,i_cmac_usplus_0_tx_sync_n_163,i_cmac_usplus_0_tx_sync_n_164,i_cmac_usplus_0_tx_sync_n_165,i_cmac_usplus_0_tx_sync_n_166,i_cmac_usplus_0_tx_sync_n_167,i_cmac_usplus_0_tx_sync_n_168,i_cmac_usplus_0_tx_sync_n_169,i_cmac_usplus_0_tx_sync_n_170,i_cmac_usplus_0_tx_sync_n_171,i_cmac_usplus_0_tx_sync_n_172,i_cmac_usplus_0_tx_sync_n_173,i_cmac_usplus_0_tx_sync_n_174,i_cmac_usplus_0_tx_sync_n_175,i_cmac_usplus_0_tx_sync_n_176,i_cmac_usplus_0_tx_sync_n_177,i_cmac_usplus_0_tx_sync_n_178,i_cmac_usplus_0_tx_sync_n_179,i_cmac_usplus_0_tx_sync_n_180,i_cmac_usplus_0_tx_sync_n_181,i_cmac_usplus_0_tx_sync_n_182,i_cmac_usplus_0_tx_sync_n_183,i_cmac_usplus_0_tx_sync_n_184,i_cmac_usplus_0_tx_sync_n_185,i_cmac_usplus_0_tx_sync_n_186,i_cmac_usplus_0_tx_sync_n_187,i_cmac_usplus_0_tx_sync_n_188,i_cmac_usplus_0_tx_sync_n_189,i_cmac_usplus_0_tx_sync_n_190,i_cmac_usplus_0_tx_sync_n_191,i_cmac_usplus_0_tx_sync_n_192,i_cmac_usplus_0_tx_sync_n_193,i_cmac_usplus_0_tx_sync_n_194,i_cmac_usplus_0_tx_sync_n_195,i_cmac_usplus_0_tx_sync_n_196,i_cmac_usplus_0_tx_sync_n_197,i_cmac_usplus_0_tx_sync_n_198,i_cmac_usplus_0_tx_sync_n_199,i_cmac_usplus_0_tx_sync_n_200,i_cmac_usplus_0_tx_sync_n_201,i_cmac_usplus_0_tx_sync_n_202,i_cmac_usplus_0_tx_sync_n_203,i_cmac_usplus_0_tx_sync_n_204,i_cmac_usplus_0_tx_sync_n_205,i_cmac_usplus_0_tx_sync_n_206,i_cmac_usplus_0_tx_sync_n_207,i_cmac_usplus_0_tx_sync_n_208,i_cmac_usplus_0_tx_sync_n_209,i_cmac_usplus_0_tx_sync_n_210,i_cmac_usplus_0_tx_sync_n_211,i_cmac_usplus_0_tx_sync_n_212,i_cmac_usplus_0_tx_sync_n_213,i_cmac_usplus_0_tx_sync_n_214,i_cmac_usplus_0_tx_sync_n_215,i_cmac_usplus_0_tx_sync_n_216,i_cmac_usplus_0_tx_sync_n_217,i_cmac_usplus_0_tx_sync_n_218,i_cmac_usplus_0_tx_sync_n_219,i_cmac_usplus_0_tx_sync_n_220,i_cmac_usplus_0_tx_sync_n_221,i_cmac_usplus_0_tx_sync_n_222,i_cmac_usplus_0_tx_sync_n_223,i_cmac_usplus_0_tx_sync_n_224,i_cmac_usplus_0_tx_sync_n_225,i_cmac_usplus_0_tx_sync_n_226,i_cmac_usplus_0_tx_sync_n_227,i_cmac_usplus_0_tx_sync_n_228,i_cmac_usplus_0_tx_sync_n_229,i_cmac_usplus_0_tx_sync_n_230,i_cmac_usplus_0_tx_sync_n_231,i_cmac_usplus_0_tx_sync_n_232,i_cmac_usplus_0_tx_sync_n_233,i_cmac_usplus_0_tx_sync_n_234,i_cmac_usplus_0_tx_sync_n_235,i_cmac_usplus_0_tx_sync_n_236,i_cmac_usplus_0_tx_sync_n_237,i_cmac_usplus_0_tx_sync_n_238,i_cmac_usplus_0_tx_sync_n_239,i_cmac_usplus_0_tx_sync_n_240,i_cmac_usplus_0_tx_sync_n_241,i_cmac_usplus_0_tx_sync_n_242,i_cmac_usplus_0_tx_sync_n_243,i_cmac_usplus_0_tx_sync_n_244,i_cmac_usplus_0_tx_sync_n_245,i_cmac_usplus_0_tx_sync_n_246,i_cmac_usplus_0_tx_sync_n_247,i_cmac_usplus_0_tx_sync_n_248,i_cmac_usplus_0_tx_sync_n_249,i_cmac_usplus_0_tx_sync_n_250,i_cmac_usplus_0_tx_sync_n_251,i_cmac_usplus_0_tx_sync_n_252,i_cmac_usplus_0_tx_sync_n_253,i_cmac_usplus_0_tx_sync_n_254,i_cmac_usplus_0_tx_sync_n_255}),
        .\ctrl0_in_d1_reg[55]_0 ({tx_serdes_alt_data3[14],tx_serdes_alt_data3[12],tx_serdes_alt_data3[10],tx_serdes_alt_data3[8],tx_serdes_alt_data3[6],tx_serdes_alt_data3[4],tx_serdes_alt_data3[2],tx_serdes_alt_data3[0],tx_serdes_alt_data2[14],tx_serdes_alt_data2[12],tx_serdes_alt_data2[10],tx_serdes_alt_data2[8],tx_serdes_alt_data2[6],tx_serdes_alt_data2[4],tx_serdes_alt_data2[2],tx_serdes_alt_data2[0],tx_serdes_alt_data1[14],tx_serdes_alt_data1[12],tx_serdes_alt_data1[10],tx_serdes_alt_data1[8],tx_serdes_alt_data1[6],tx_serdes_alt_data1[4],tx_serdes_alt_data1[2],tx_serdes_alt_data1[0],tx_serdes_alt_data0[14],tx_serdes_alt_data0[12],tx_serdes_alt_data0[10],tx_serdes_alt_data0[8],tx_serdes_alt_data0[6],tx_serdes_alt_data0[4],tx_serdes_alt_data0[2],tx_serdes_alt_data0[0]}),
        .\ctrl0_out_reg[55]_0 ({ctrl0_out[55:48],ctrl0_out[39:32],ctrl0_out[23:16],ctrl0_out[7:0]}),
        .\ctrl1_in_d1_reg[55]_0 (gt_txusrclk2),
        .\ctrl1_in_d1_reg[55]_1 ({tx_serdes_alt_data3[15],tx_serdes_alt_data3[13],tx_serdes_alt_data3[11],tx_serdes_alt_data3[9],tx_serdes_alt_data3[7],tx_serdes_alt_data3[5],tx_serdes_alt_data3[3],tx_serdes_alt_data3[1],tx_serdes_alt_data2[15],tx_serdes_alt_data2[13],tx_serdes_alt_data2[11],tx_serdes_alt_data2[9],tx_serdes_alt_data2[7],tx_serdes_alt_data2[5],tx_serdes_alt_data2[3],tx_serdes_alt_data2[1],tx_serdes_alt_data1[15],tx_serdes_alt_data1[13],tx_serdes_alt_data1[11],tx_serdes_alt_data1[9],tx_serdes_alt_data1[7],tx_serdes_alt_data1[5],tx_serdes_alt_data1[3],tx_serdes_alt_data1[1],tx_serdes_alt_data0[15],tx_serdes_alt_data0[13],tx_serdes_alt_data0[11],tx_serdes_alt_data0[9],tx_serdes_alt_data0[7],tx_serdes_alt_data0[5],tx_serdes_alt_data0[3],tx_serdes_alt_data0[1]}),
        .\ctrl1_out_reg[55]_0 ({ctrl1_out[55:48],ctrl1_out[39:32],ctrl1_out[23:16],ctrl1_out[7:0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_10 
       (.I0(master_watchdog_reg[0]),
        .O(\master_watchdog[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_3 
       (.I0(master_watchdog_reg[7]),
        .O(\master_watchdog[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_4 
       (.I0(master_watchdog_reg[6]),
        .O(\master_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_5 
       (.I0(master_watchdog_reg[5]),
        .O(\master_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_6 
       (.I0(master_watchdog_reg[4]),
        .O(\master_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_7 
       (.I0(master_watchdog_reg[3]),
        .O(\master_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_8 
       (.I0(master_watchdog_reg[2]),
        .O(\master_watchdog[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_9 
       (.I0(master_watchdog_reg[1]),
        .O(\master_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_2 
       (.I0(master_watchdog_reg[23]),
        .O(\master_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_3 
       (.I0(master_watchdog_reg[22]),
        .O(\master_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_4 
       (.I0(master_watchdog_reg[21]),
        .O(\master_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_5 
       (.I0(master_watchdog_reg[20]),
        .O(\master_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_6 
       (.I0(master_watchdog_reg[19]),
        .O(\master_watchdog[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_7 
       (.I0(master_watchdog_reg[18]),
        .O(\master_watchdog[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_8 
       (.I0(master_watchdog_reg[17]),
        .O(\master_watchdog[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_9 
       (.I0(master_watchdog_reg[16]),
        .O(\master_watchdog[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_2 
       (.I0(master_watchdog_reg[28]),
        .O(\master_watchdog[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_3 
       (.I0(master_watchdog_reg[27]),
        .O(\master_watchdog[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_4 
       (.I0(master_watchdog_reg[26]),
        .O(\master_watchdog[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_5 
       (.I0(master_watchdog_reg[25]),
        .O(\master_watchdog[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_6 
       (.I0(master_watchdog_reg[24]),
        .O(\master_watchdog[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_2 
       (.I0(master_watchdog_reg[15]),
        .O(\master_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_3 
       (.I0(master_watchdog_reg[14]),
        .O(\master_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_4 
       (.I0(master_watchdog_reg[13]),
        .O(\master_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_5 
       (.I0(master_watchdog_reg[12]),
        .O(\master_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_6 
       (.I0(master_watchdog_reg[11]),
        .O(\master_watchdog[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_7 
       (.I0(master_watchdog_reg[10]),
        .O(\master_watchdog[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_8 
       (.I0(master_watchdog_reg[9]),
        .O(\master_watchdog[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_9 
       (.I0(master_watchdog_reg[8]),
        .O(\master_watchdog[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    master_watchdog_barking_i_1
       (.I0(master_watchdog_barking_i_2_n_0),
        .I1(master_watchdog_barking_i_3_n_0),
        .I2(master_watchdog_barking_i_4_n_0),
        .I3(master_watchdog_barking_i_5_n_0),
        .I4(master_watchdog_barking_i_6_n_0),
        .O(master_watchdog_barking_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_2
       (.I0(master_watchdog_reg[25]),
        .I1(master_watchdog_reg[26]),
        .I2(master_watchdog_reg[23]),
        .I3(master_watchdog_reg[24]),
        .I4(master_watchdog_reg[28]),
        .I5(master_watchdog_reg[27]),
        .O(master_watchdog_barking_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_3
       (.I0(master_watchdog_reg[19]),
        .I1(master_watchdog_reg[20]),
        .I2(master_watchdog_reg[17]),
        .I3(master_watchdog_reg[18]),
        .I4(master_watchdog_reg[22]),
        .I5(master_watchdog_reg[21]),
        .O(master_watchdog_barking_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_4
       (.I0(master_watchdog_reg[13]),
        .I1(master_watchdog_reg[14]),
        .I2(master_watchdog_reg[11]),
        .I3(master_watchdog_reg[12]),
        .I4(master_watchdog_reg[16]),
        .I5(master_watchdog_reg[15]),
        .O(master_watchdog_barking_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_5
       (.I0(master_watchdog_reg[7]),
        .I1(master_watchdog_reg[8]),
        .I2(master_watchdog_reg[5]),
        .I3(master_watchdog_reg[6]),
        .I4(master_watchdog_reg[10]),
        .I5(master_watchdog_reg[9]),
        .O(master_watchdog_barking_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    master_watchdog_barking_i_6
       (.I0(master_watchdog_reg[0]),
        .I1(master_watchdog_reg[1]),
        .I2(master_watchdog_reg[2]),
        .I3(master_watchdog_reg[4]),
        .I4(master_watchdog_reg[3]),
        .O(master_watchdog_barking_i_6_n_0));
  FDRE master_watchdog_barking_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(master_watchdog_barking_i_1_n_0),
        .Q(master_watchdog_barking_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_15 ),
        .Q(master_watchdog_reg[0]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[0]_i_2_n_0 ,\master_watchdog_reg[0]_i_2_n_1 ,\master_watchdog_reg[0]_i_2_n_2 ,\master_watchdog_reg[0]_i_2_n_3 ,\master_watchdog_reg[0]_i_2_n_4 ,\master_watchdog_reg[0]_i_2_n_5 ,\master_watchdog_reg[0]_i_2_n_6 ,\master_watchdog_reg[0]_i_2_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[0]_i_2_n_8 ,\master_watchdog_reg[0]_i_2_n_9 ,\master_watchdog_reg[0]_i_2_n_10 ,\master_watchdog_reg[0]_i_2_n_11 ,\master_watchdog_reg[0]_i_2_n_12 ,\master_watchdog_reg[0]_i_2_n_13 ,\master_watchdog_reg[0]_i_2_n_14 ,\master_watchdog_reg[0]_i_2_n_15 }),
        .S({\master_watchdog[0]_i_3_n_0 ,\master_watchdog[0]_i_4_n_0 ,\master_watchdog[0]_i_5_n_0 ,\master_watchdog[0]_i_6_n_0 ,\master_watchdog[0]_i_7_n_0 ,\master_watchdog[0]_i_8_n_0 ,\master_watchdog[0]_i_9_n_0 ,\master_watchdog[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_13 ),
        .Q(master_watchdog_reg[10]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_12 ),
        .Q(master_watchdog_reg[11]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_11 ),
        .Q(master_watchdog_reg[12]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_10 ),
        .Q(master_watchdog_reg[13]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_9 ),
        .Q(master_watchdog_reg[14]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_8 ),
        .Q(master_watchdog_reg[15]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_15 ),
        .Q(master_watchdog_reg[16]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[16]_i_1 
       (.CI(\master_watchdog_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[16]_i_1_n_0 ,\master_watchdog_reg[16]_i_1_n_1 ,\master_watchdog_reg[16]_i_1_n_2 ,\master_watchdog_reg[16]_i_1_n_3 ,\master_watchdog_reg[16]_i_1_n_4 ,\master_watchdog_reg[16]_i_1_n_5 ,\master_watchdog_reg[16]_i_1_n_6 ,\master_watchdog_reg[16]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[16]_i_1_n_8 ,\master_watchdog_reg[16]_i_1_n_9 ,\master_watchdog_reg[16]_i_1_n_10 ,\master_watchdog_reg[16]_i_1_n_11 ,\master_watchdog_reg[16]_i_1_n_12 ,\master_watchdog_reg[16]_i_1_n_13 ,\master_watchdog_reg[16]_i_1_n_14 ,\master_watchdog_reg[16]_i_1_n_15 }),
        .S({\master_watchdog[16]_i_2_n_0 ,\master_watchdog[16]_i_3_n_0 ,\master_watchdog[16]_i_4_n_0 ,\master_watchdog[16]_i_5_n_0 ,\master_watchdog[16]_i_6_n_0 ,\master_watchdog[16]_i_7_n_0 ,\master_watchdog[16]_i_8_n_0 ,\master_watchdog[16]_i_9_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_14 ),
        .Q(master_watchdog_reg[17]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_13 ),
        .Q(master_watchdog_reg[18]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_12 ),
        .Q(master_watchdog_reg[19]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_14 ),
        .Q(master_watchdog_reg[1]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_11 ),
        .Q(master_watchdog_reg[20]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_10 ),
        .Q(master_watchdog_reg[21]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_9 ),
        .Q(master_watchdog_reg[22]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_8 ),
        .Q(master_watchdog_reg[23]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[24] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_15 ),
        .Q(master_watchdog_reg[24]),
        .S(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[24]_i_1 
       (.CI(\master_watchdog_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED [7:4],\master_watchdog_reg[24]_i_1_n_4 ,\master_watchdog_reg[24]_i_1_n_5 ,\master_watchdog_reg[24]_i_1_n_6 ,\master_watchdog_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .O({\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED [7:5],\master_watchdog_reg[24]_i_1_n_11 ,\master_watchdog_reg[24]_i_1_n_12 ,\master_watchdog_reg[24]_i_1_n_13 ,\master_watchdog_reg[24]_i_1_n_14 ,\master_watchdog_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,\master_watchdog[24]_i_2_n_0 ,\master_watchdog[24]_i_3_n_0 ,\master_watchdog[24]_i_4_n_0 ,\master_watchdog[24]_i_5_n_0 ,\master_watchdog[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[25] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_14 ),
        .Q(master_watchdog_reg[25]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[26] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_13 ),
        .Q(master_watchdog_reg[26]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[27] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_12 ),
        .Q(master_watchdog_reg[27]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[28] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_11 ),
        .Q(master_watchdog_reg[28]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_13 ),
        .Q(master_watchdog_reg[2]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_12 ),
        .Q(master_watchdog_reg[3]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_11 ),
        .Q(master_watchdog_reg[4]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_10 ),
        .Q(master_watchdog_reg[5]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_9 ),
        .Q(master_watchdog_reg[6]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_8 ),
        .Q(master_watchdog_reg[7]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_15 ),
        .Q(master_watchdog_reg[8]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[8]_i_1 
       (.CI(\master_watchdog_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[8]_i_1_n_0 ,\master_watchdog_reg[8]_i_1_n_1 ,\master_watchdog_reg[8]_i_1_n_2 ,\master_watchdog_reg[8]_i_1_n_3 ,\master_watchdog_reg[8]_i_1_n_4 ,\master_watchdog_reg[8]_i_1_n_5 ,\master_watchdog_reg[8]_i_1_n_6 ,\master_watchdog_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[8]_i_1_n_8 ,\master_watchdog_reg[8]_i_1_n_9 ,\master_watchdog_reg[8]_i_1_n_10 ,\master_watchdog_reg[8]_i_1_n_11 ,\master_watchdog_reg[8]_i_1_n_12 ,\master_watchdog_reg[8]_i_1_n_13 ,\master_watchdog_reg[8]_i_1_n_14 ,\master_watchdog_reg[8]_i_1_n_15 }),
        .S({\master_watchdog[8]_i_2_n_0 ,\master_watchdog[8]_i_3_n_0 ,\master_watchdog[8]_i_4_n_0 ,\master_watchdog[8]_i_5_n_0 ,\master_watchdog[8]_i_6_n_0 ,\master_watchdog[8]_i_7_n_0 ,\master_watchdog[8]_i_8_n_0 ,\master_watchdog[8]_i_9_n_0 }));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_14 ),
        .Q(master_watchdog_reg[9]),
        .S(master_watchdog0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39
   (i_in_out_reg_0,
    in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTYE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTYE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_GTRXRESET,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_GTRXRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    qpll0lock_out,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire [0:0]qpll0lock_out;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll0lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45
   (\FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_n_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_RXPROGDIVRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_n_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    GTYE4_CHANNEL_TXUSERRDY,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    GTYE4_CHANNEL_GTTXRESET,
    pllreset_tx_out_reg_0,
    in0,
    gtwiz_userclk_tx_active_in,
    qpll0lock_out,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rst_in0,
    txusrclk_in,
    rxusrclk_in,
    gtpowergood_out,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTYE4_CHANNEL_TXUSERRDY;
  output [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTYE4_CHANNEL_GTRXRESET;
  output [0:0]GTYE4_CHANNEL_RXUSERRDY;
  output [3:0]GTYE4_CHANNEL_GTTXRESET;
  output pllreset_tx_out_reg_0;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]qpll0lock_out;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in0;
  input [0:0]txusrclk_in;
  input [0:0]rxusrclk_in;
  input [3:0]gtpowergood_out;
  input [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire pllreset_tx_out_reg_0;
  wire [0:0]qpll0lock_out;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire [0:0]rxusrclk_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [0:0]txusrclk_in;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(in0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_39 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_40 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_41 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_42 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_43 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_44 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .qpll0lock_out(qpll0lock_out),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_45 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(GTYE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[0]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(GTYE4_CHANNEL_GTTXRESET[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[1]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(GTYE4_CHANNEL_GTTXRESET[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[2]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(GTYE4_CHANNEL_GTTXRESET[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[3]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(GTYE4_CHANNEL_GTTXRESET[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(pllreset_tx_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_47 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_48 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_52 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .txusrclk_in(txusrclk_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53 reset_synchronizer_txprogdivreset_inst
       (.GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rst_in0(rst_in0));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_0),
        .Q(GTYE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTYE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[5]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT4 #(
    .INIT(16'h00F1)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .I3(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I2(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .I3(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[13]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[15]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTYE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_channel
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(gtrxreset_out_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(gtrxreset_out_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(gtrxreset_out_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(gtrxreset_out_reg_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[0]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[0]),
        .GTYRXP(gtyrxp_in[0]),
        .GTYTXN(gtytxn_out[0]),
        .GTYTXP(gtytxp_out[0]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[7:0]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[7:0]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[63:0]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[0]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[0]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[0]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[0]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[0]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[0]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[1]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[1]),
        .GTYRXP(gtyrxp_in[1]),
        .GTYTXN(gtytxn_out[1]),
        .GTYTXP(gtytxp_out[1]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[15:8]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[15:8]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[127:64]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[1]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[15:8]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[15:8]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[127:64]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[1]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[1]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[1]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[1]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[1]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[2]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[2]),
        .GTYRXP(gtyrxp_in[2]),
        .GTYTXN(gtytxn_out[2]),
        .GTYTXP(gtytxp_out[2]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[23:16]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[23:16]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[191:128]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[2]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[2]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[2]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[2]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[2]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[2]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h3500),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h2),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[3]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[3]),
        .GTYRXP(gtyrxp_in[3]),
        .GTYTXN(gtytxn_out[3]),
        .GTYTXP(gtytxp_out[3]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[11:9]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[3]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[31:24]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[31:24]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[255:192]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b1}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[3]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[3]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b0}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[31:24]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[31:24]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[255:192]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[3]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[3]),
        .TXPLLCLKSEL({1'b1,1'b1}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[3]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[3]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[3]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b0}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_common
   (qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk00_in,
    i_in_meta_reg);
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk00_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk00_in;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 ;
  wire i_in_meta_reg;
  wire [0:0]qpll0lock_out;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0124),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0800),
    .PPF1_CFG(16'h0600),
    .QPLL0CLKOUT_RATE("FULL"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h0FC3),
    .QPLL0_CFG2_G3(16'h0FC3),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0084),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(80),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1000011111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC3),
    .QPLL1_CFG2_G3(16'h0FC3),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0002),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(66),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1000011111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .UB_CFG0(16'h0000),
    .UB_CFG1(16'h0000),
    .UB_CFG2(16'h0000),
    .UB_CFG3(16'h0000),
    .UB_CFG4(16'h0000),
    .UB_CFG5(16'h0400),
    .UB_CFG6(16'h0000)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ),
        .DRPWE(1'b0),
        .GTGREFCLK0(1'b0),
        .GTGREFCLK1(1'b0),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(gtrefclk00_in),
        .GTREFCLK01(1'b0),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 }),
        .PMARSVDOUT1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(qpll0lock_out),
        .QPLL0LOCKDETCLK(1'b0),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(qpll0outclk_out),
        .QPLL0OUTREFCLK(qpll0outrefclk_out),
        .QPLL0PD(1'b0),
        .QPLL0REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ),
        .QPLL0REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL0RESET(i_in_meta_reg),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_7 ),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b0),
        .QPLL1OUTCLK(qpll1outclk_out),
        .QPLL1OUTREFCLK(qpll1outrefclk_out),
        .QPLL1PD(1'b1),
        .QPLL1REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL1RESET(1'b1),
        .QPLLDMONITOR0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 }),
        .QPLLDMONITOR1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 }),
        .RXRECCLK1SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 }),
        .SDM0DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 }),
        .SDM0RESET(1'b0),
        .SDM0TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 }),
        .SDM1RESET(1'b0),
        .SDM1TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .UBCFGSTREAMEN(1'b0),
        .UBDADDR({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 }),
        .UBDEN(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ),
        .UBDI({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 }),
        .UBDO({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UBDRDY(1'b0),
        .UBDWE(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ),
        .UBENABLE(1'b0),
        .UBGPI({1'b0,1'b0}),
        .UBINTR({1'b0,1'b0}),
        .UBIOLMBRST(1'b0),
        .UBMBRST(1'b0),
        .UBMDMCAPTURE(1'b0),
        .UBMDMDBGRST(1'b0),
        .UBMDMDBGUPDATE(1'b0),
        .UBMDMREGEN({1'b0,1'b0,1'b0,1'b0}),
        .UBMDMSHIFT(1'b0),
        .UBMDMSYSRST(1'b0),
        .UBMDMTCK(1'b0),
        .UBMDMTDI(1'b0),
        .UBMDMTDO(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ),
        .UBRSVDOUT(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ),
        .UBTXUART(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__2
       (.I0(qpll0lock_out),
        .O(rst_in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_26
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_27
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_28
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_52
   (gtwiz_reset_tx_done_out,
    txusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]txusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer
   (gtwiz_reset_all_sync,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output gtwiz_reset_all_sync;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTYE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTYE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_47
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_48
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_49
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in,
    rst_in_out_reg_0,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int );
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in_out_reg_0;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(gtwiz_reset_tx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_50
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_51
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_53
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_clk_freerun_in,
    rst_in0);
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in0;

  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTYE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
oxsKH4iRxYzeQxcdzG1196HCvTejesB1g5/1mciE+Sscs8YS1yvOwRGzYo6PELRZE0LhbUGpLyhT
5OqSFevWxQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Xy0bEXWK/el2GCo1bfdbQm2RH9t4Dgl2xSuzpjux9TxuBLi6fNS4eAg6klt6TjLrP1OM6AIO8qwa
qm9r1ONHE90nVDfWhljLrWO1DmQkfoGheFB+wV0Z+cj3mGAoHo+BsdVf6yCM2gdMmOcaOPXtmTv2
WgTf7O7VhkRP6F7sGWU=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
G1LMra3Y822C5LBEuvy9THf25pzn31cw73IvfC+DxLXXlSkfA4bq061GEq+xzPXB77g2oRfokCRK
7N1XHbLnNfLrYtsLzXitJ2IWLNDKP7ue3OeNQzDnulWk52hnlZ94uL8LRVcryMwdRj7q+fd4hmD+
BgsTwJKU9XzcyiM3/Nb6hvkUfsjMPO6LVyboqLz1M3/OQJjejdO53WNV+PIu2Tg9qyJI4nP2itr4
RqFw0K66CNnFnLo7dNoglnChbEq6dA2R//7J1aiaNP5XQzpez1vkKzGLRJuFc8HQWtRSbEA4E0F9
jv8OLH5bgxcAu8BLSLVaU/KmgdvWpoNoK3Ryyw==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UgdEhQnaXmB9AwFp0+I4XhzZiC6TG4hSgwikTseV8Vs56k/0CdwD0G+F7b0E1e/ea8IwKx08Ozcj
Ael6hLD79Ddz3nWB8tZiLsRcr8Jqzsp8zaC1qxc6j1eaPHizIrLb7ZXwut9OHcfG+28/fwPzoknO
uleTtla3xwkkks6N7pOYoXQdiJsvcADH7QGAd7mPJ8uHxYnPwDcWikdZ/+LYQdp1BCIbC48dP9sS
biz5qvmzXmUA9fFYidJ7sVDixgrZBE3hXkoWGVMmqTKydhJi+/ogSo97CN6khdVdXeTPNGCea7yb
NVN2B0++RrrD+anKUws+qheUUMvNu1h9zrW8sA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
HtGAdjOac8QBqfrLRI5g0tHryitk2ZRCMukTge7QUatxlN2pVUTcpBvhET3RDwmy37gAy4yxocCc
wqzKsIhYke1HpwdNjPHITVP+LfJ2LKhw/I1nur5KdEMWURLQ2cGHfkVkJcYJhXuEl6q3Mrwytlo5
kWLEewO00X60e8bB8+s=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
I6SFuP/Ubghr25g7imSA68adwUxk9pK7aGithb+LLux/i6cKR+MJVWjwpVQvxm8wdaOcMZ0sJC6x
rDOEuIcRInUsLgd8ecUk7MiFh0eZbGqpnda1gRNV1J9ITLsr9azHrr6vxGCbrzmQ9P2nepW6NIc7
6eNvUHIT1Kw4B0PiUYNhXTh15WAxYGKKgU7jU34noTBjFqUPyIWQars6wkMvyJV2k4opAaWhBip2
aFiJqh47Upq0Xo+A7idnq4TT/g3v3H3BI+hRM2b3F03OGmjbv0L54eLdyN6Wp/DhHji44Jka/kEK
1y8RDUZ9RBAatD4C2jZ1ubNSeAkVUvut8XksUg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
o3PKVoNgapO3TIy0mVembR0iHlLm5TG8WTQIKQkmwT6mWxlk69Lun62HGp/A2Pco0bRX+ItL+4NH
/BL5KJJV65JDMpyrc2xkU7W/1RMgTjK+DvpYVIvZyVFOlNWo0VTE3QwJzmF1LzCPvnnjV4Z9LM0w
6KgDar/w8cy6mUsk3NNsdtynw8tF47io4/ssfTN/mzLfW0g4vljXTQcWMCYvYjpDpG0MVccpZQRb
UuC1ZpnFn7ydJUpN+XwIQBqxY0qeDfQUMV2wrGIpmn3Xuv3Wd9Z+kVlD9kPctgHU0O8udWSp+DbU
G2zYVRA/6w1yrmqcisZsAkC/Fem0ROWjQK68Kw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
oSYseKCHJui/1c7N+At8buYiz/jiuIZd5Zr/4aIx2J0lmZTodGb97EzcdsfYZYFn8cMFJnIsj88I
hR/hcJYc8GSEuLUXCewyN9pYOaU9gRNk/zprl5pm7qyYaVtTaaIOp6GqWYX/DRo4ovAutQCoaash
5GfA2FayEUujVznluUoUTrBrAJRaElrp9t5wr5nSdRFTCCoWJbLtISfQUv7LzZ5Of+xEdvKK1Jlf
YEFABinaXCLyoo82YUy/fIt+VWnaqdFus9Hh6XLxNcT2s8ym+9mmCwBzUh4OQWtjvifXUuOOOdmw
IFj1K+1493vUi0QkqDeBCcxY4yIJXDR+LWAmfg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UVk6oHy7z6LYj33VRevTMIIcV5iAjFQwatjvSHdwPGsW+wp7UHUGA/34ofc+iVM4EAnh79VkQG18
qJbiIDt1L8EikM4nuZOAgf6/Lc6NibsaNrTU4xL6tvzF2S8z+iXbcu8uug8AkGq0Jhw1Vrfe7fH+
BgQjggeIYo9CTfIn0xeCP3EVZD8CyzoywHxQubhCKTRHhUYPZPqh4PEc3aqhxdewFUbonkcpxXhF
TkN/lMsMmFfJdTrW1/SPDeoBNLEquziYu3rqFSNyQU+g+h1QC12qoMta/OaVG9hzY1lNXoPGqnBn
jlzJlzhkHbiz9PtGqr4T2gJQZ9ZtkvLv8dI/gQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Q3xXzwQ2zOXjVKs0VSiLZTSgKqw9d/h/aRUC2RB7lrmw17ZuKYPH319W/yB1RHtBMGd4LaSH4O0B
EzOFxX7lRobsUyZJHwt61DV1cpkct+k9m5GvIWKal0WF6FdPSeXv/guH0fPg3NnpuftwKH9BjfkF
dWe9myq7k/fCPpfsIPVltRr3NXGa/OltTnHejypNE1PVR63SBBKT6ut37mAg0gJUGeDCpx7vnTUC
R86xmspOBIkz2GsX0ncUgiR7M1Cq2sTsUEZI1vW+h5T+tcb4rBZtsuTgSVIup7YxRBv7fhEq1KPV
ryhj1k+2yrcjJCuCdsGm8pN3LSkH0h0mCCopRg==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Vrgkda3dLAX+nnWbWN1U2IQRRikukJg9m6R7Y2KqfsObqpgnFfESUptSm7PXMWRtZa7cVpimuXGd
Y4CuMcqxxLAadreITD/wn+cpj54b1iQcmCK42xOk1sDeKj0QnbD+Wj4zu8kzz0/OCuwUK2cas5Lo
SWFyK+gWAapQqxPksuPQisvAb56AqyoqZaSNchwFreOvGPa/PCv/bhm+2EGHuN+ociTvGsgpKg4S
B9gPxvHgFR4hHA7Za7n+mAvRaV0zOvbBkjzUcdq3DfpDzn61Oq8Mf+AVLn4zEnqC6VT8XxIiNKW6
1SA9h3ReC1mNKcfVIA+Z0HaM9wUa/jSrVgcrqw==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 209088)
`pragma protect data_block
euFKUewECEntsCFscoX/9mh9/8jPlVvFqbPjWb4OWNByORApJ94qtXPOQl7TJHUoA9Ueg6MD60Ml
gVs3Fx/5p59Ww8R2DoCad6S1WNgFeKxw1ZUHI2uMTSDnc0DlV3oowGJDp8fcjo6hm1kVyCsYAMB3
qVupRNTf11sgGCGfeeJIvMvx3uZh/8R2HX0Lre8YPxGFixa1Ib0ZPt+1DcNs5Ys9I7v7jSfG5JMh
7Vf5oNDf1IvvEGJyX3p9TEY//6CX1ulOAuug3/sQKt/hImDkocqByM79GTgTz09y8bJB5WX4dUO+
1WqOKb1jvCXLNxkiCdyPmCzXuqPSZyo0fW3QpeAps0Xultvz4FmbF+1rYvMNYdZI4l6U3vQ6Xutx
G/SFFl5UW8R/DNKzi/U5nespz1N+MGG1qy4CDDKK41XLqPnqCOBDQHlWGV/MyhM7TEubklF23Hfb
mq1adrVd/xieU7JmH5ULk6eGr3AK3/iUJv3WsnHKgsMfJTq7YFYw8/XbXWvkQcM9rEgky7ti0hQh
fd0dFqf6vi5a3h9PzA3UBa5lFYVbJ+mqwvHFts34Es0FGiDGu/bUtmxryGSWp5h1w6lIVEA4cZtd
wxhmLxHxwUqFlWCczsjSHnlIP3Z8tNolDmqhr5IJ2tsvGDs05dcjfc3Gy2ffqfi7Z6pLgyiuc2gb
piOnNVpcFXu3EJ5Gci9JmDwlzZQd4EM7yH25Drr/MBqna6H75tTh641658/UU7CgMTQ9oyHhiSfC
A6n73ECAvF7mfFFPx+5rlJA2G0+xF+crKiKTkx+F4PhIta023m+Q8COGuvfRbLv7O8/IZUZZC+pZ
hQycYAs/k6Q3caB3lLlfaulqEgUdQmoKDmvbcUqQveMe83wHSGBSJ8CznlKMdaSp2YyhxjsjuyiL
Dy5fG3cGYTfMiRyGDe3GGRrs7sd2WWoKDUN9+YsvNgsE/M0GFAL8CpAnaDr4C0hDH4Bnq/4eoQFJ
gOVNHGwmVTv3ZVhFYcQaWA8ME+L75zvlK0CoOK3r9SCZe5ZDKisqTntrfGexqKq6yjZ0tCKygfQl
jQraQOye3uVQC2/21mZJBiyDX3bC0zx+uxLd0udfMBHVyVQ7zTJs1KDA2zMxO+Ao1tgIxxq1yiXB
viZZ4tDA2P0bEXJVuHEQjsPbBPhhi9+donbQpXuiVr3ObPbdCbXd8ltt33+n6eIkT4+gS9ipUw2v
eqXlPymDWsWP70tEju1hRw0iHde64SIyMLCJduho5rVz6MMD7v6yCdXIy+ixpVFQlB3JIF4zXoBS
tD7L8j98P5aMcVGcBoRV/eO/CaLlWfjEps5atSYcoKBnIBilH5fM7uINc9aQxwt18pMya7JIW0rE
BSTKFHDtI4MC64PVKHIVNBVnv97UbXRqNVLcLHv0NJKcaDtGUXfXdnZ/J6fM++gxUFMyDWgE3L1j
VZ29cueh/n43DIhfTUF0fXZpgTavb7b/rPwJFhvaz+3lGE3oWxDl/xVdt+JmQgKWDCoMLPvCFBs2
5qm1C4SIIo5oR36TXPiUxR7rogW/jUagyNbqqjjTKIYFh2pPg9/XAhwrgiCNntiI3qwxGVSL7sTl
ihCW1HTVMW3JtYWfXVMw+gP/fkjY3hmaPbOASIsnnjah55gMHcg5CzkLqoLUgkSfAAF2qN2Qm49j
SjEOBILqZEYznu6mnn+/JxzRI+W4ibvsv5NuzaHBp1AaJQkwEIgH0DFTdRQiXBkU9CcANoqgR4qo
H2EvCTeM3jhtHaTLle4f9wG0vV2Ag/cYyJS0j6LWGHRbGayGtMlNr/ODekGsH8XZGAm5F5iF8AoL
H8Ycf8kbm2sdEBB4NTR+6aSCJ4QHPt7NvY9fkHz+2ViGjESCBKVUT4b9m8G81Kv203cEqn3h9kO8
b3QRIG7xaJyktJqG1e+LswXW59OdBAiiBOWVPJ5JkzpludF8MmddWpZjyPZ3hwCDVn+e5hwoo0uz
k/12mr6/B+9v+oyYvBuaNH5rMgkdmtP2zIwNzSGrJ46Lx1wlt/+XvPw2xnGDnVQyIL6Gvg7/A/n6
4uNIQJAtfmXcZqbY935PJrcFtsQ2QPLYdOO/xfy0NrsWXQDf78iGw5tAWPArbq1lbpBp1Xd7XTSN
A3XwU0rmF/OOQ7QvOpm99N+kQ/Gj0R0igAkr68LCh3OjVn9wlhdfKeixuShXH4ZTcQMxTYVDQri4
QSIeRzZDBClB/njjWi7iBem6unfavcoII53DX3Jet6lUQtX/mduazGUd0OMAM8D3TmU6Svh0JSGT
W+qr7FCrnIrS8/DDdC+izQ/wPx5AS4pd80bG0Los2WK51lhve3Fr6HkT52B4grsEtQjHW3YeKsUg
YIJ4/OP+EtuGgrOGyEg3KYStjnXTFxdUZwaAc/PF3DMd8oEpOVTZTkd3LnLVdVpajjYKrtMXAiNa
APbRUmFBIzJ4A1kcrsDsrjrD9Meq9JEYJl7NoVWaGff7iWGbjPiAASmX+Wq5kctDDNhCvRyEOX0Q
DI0JrPxuESUp6QQ0u2bUB+EatW5d06+e3J+kfziKsOUrwreVZXM43wHVpocb2jhcyZEnICr/0wWd
QtiXtmJf+3+6AZMyCcqnAw/lNzAWac47IfQtfZZVfO8SSohV2YyeJOggnIkYVsrGjD8Ute7TbsDO
AHRf+cX2sgNp/Z5WCTvcVV+8IB+bozptmPOwbtc9INwDocAlhYmzoFx/7Ih/E1NKGI035QL4mJX9
i4axlotMUOhl8Qs6+4UPQWe+QSF2kg9jfJuDxiAKmavX7Czfl/4trMunGuPAXrLCwcCV1dm/v1X/
gURDVfyJ4RMMpyOKrFvINEX5pFpk9OoMPfno4Gi+CEoOAZuFO/2hOzhL3kqfTwithZHteXg5nzKt
exqiIc6/J9qs4+jQEPoShoi52aibD49dSv6Ee+NkeBk9qwk/J9+GW2cM19T7WDuPl0cObPe2mBXM
qmHPORtjsLv4lWTtk3zI52xz0Fkpalfkt3RbDeN6ChiML2dlZ114ecKtwlZb89yGifP0ej6HxclS
/qRaaptEKH5qBFlC4wlIPeXOdPVFIYjyVO6i+JdFOIS9wQjvNNU8evZYO3I2xrU+uzzA9+tqGGTB
2A970v1AztjezbflrFINpzYdpOq81LAoYzSbdFluRSfstUpdBcH7DvMWWvTxCww5tSLR80eee1K5
YoBcSnSY4Hx/WBIHeKBeDnnUmQ9sMJVqVhcG/Ss2SNZr3uSN61U4JnFSMFN1LKoyleinYl5rxwH7
edc2RnOzC4GJ7L/vSMzcsXpQxjsa9Pi4PaPYA4dFMyJYaokDwfQaAP9PyXqJgat7xck9L6OQ/Y78
bNRofZLgVsSjICdx1v+i6o5jAPVOUrvZIyN2fWeOcTjdrxtuayjBstNlSzVOIu7QqRA+gxVvUzdn
YF+Jpc7GMs/x57oP+QBwoWRoDaJ/SQAblDDYj75+XIPHu0V7jdgRXoAOTlO1IU+hqLvLj8KDqIOb
hUVWoQhLERbTNEr6LRf/QXbJJplzuKBXB20iO+3Y8EOKNeBdpbEeXMjun33bPPTOQg+XNEF4qjIr
UKW+JP5j8ohagyaZQmFh+li13V2c+wg1z6qZkxQS6OewdDvUUqSBdLsJwC9bF/PqHlmAjDvxQlxz
HNmHtkkkq4nWtruLTZcWTvwEAK5idJFS9ARDdCSzv8x9LuxTrjr52j/m+7DddhoGaEMv9qb+rUs5
NTIWGpNwBk6rkICpZAmbqrGWQZ0aFJWdD2AQPGY/wjTKceqswwSEHkCbCBWDkuSYmOYp0RfuC/+9
XVnTV0t6/pO04ZZAEsA133EKfseTJ/RiBuHCLwwWAY/JscnIVm36t3p6rjry/v3x8wczE0m1MRyR
5xgvsWm4+BfL8AFpGE5/YpVdfZli9Ds7RAcZHfG/6R1gvDQk7fwUZT8ATXNLMpq0IkJ9qPqr52th
4HvWgFxoKqiO5SYMmXmy3ZWqiJXFE3ffQSZ1g+oy4BMenWbc3vty+B5M98WJowADK3lrIeeljRQx
p6Ll7TdmxrZlZnNtEJDr2V9FG1wlFl1PVCrI9ljAHEAqFl6Dl/IDGvpeG/gFUg+Jv8ktZskB4iQ6
VrikG5DPZbhzKctP/FqhrDSUVYwe5IcoA0Hw0X4Wfx+F7jsKLnMDcqNRJO5xTXkR9Fjh2A6knhvH
jKUb1mUmIECc719MdiwrjeNwbgFpCbqC4ejvtVmlZJ4xf+XHlyDu9Pdvb9D4CZbzGE9PaYYsv9PO
ktjinj1iAtIxQwC/+gWkiOJH656RMpvlsGw0F4or85qW+sXSY9x+0NHVJB13ef9wJK+YLYVy/lTN
9z+00UUenTBlGCA9zP4aaOmVHFZZD1S8Fv/A9ZhqcevuWhtVavPbL+/X5mleDjjDF2KQ80qKP1Pw
jkMPF+KYLlOZnGRy2M+W3ahNqPKKsbLoXE4RLYv9a3vVi4jufeTQW8yQxOREEsEXTPgKJqlzV3Hs
s+YS2LnKSSic4KrJhkEzOO9Fw1nw3yhDwpX7mfCYWpt5keaEcQxCcDgWA4NajsRa3QvLCwIwCkNg
vQQLGeBVSmCYNAvrGvMBp9pA2puvlllg8F+tSiawZwGR/4vdMWhH67y5WR/ohsnT9jaJlWdZ7dAW
8mu11yR4AssBKqljHCEiZa7WeZ/KLG47IEuClCDK8wXTFtPLWpnL5Jk8DpvEy3Kc5iq3kGiOBF5J
Eq+L9dQmiSXXaTynaVAPFoesDjDhAPv0vFj8HUnlOTDoeuCGLD9P0CDRX2Z2FSvRTJRemW0tMwwm
6FXHKwfCXF9SvI6xuUMGOKCnz09MlRB2STFAcLKLbuq2F5tu26IZxldRAdBjoELiGm8eRiLWgLLO
3C+AtKvf40hNHxWZWS4ICEdYsnvF1RfLxcjz7rtEfpNQ20UhOeddFURe0Smb2NqzoU3xkoEUoFpL
icaUU+rx01bHDN/s9EGm1pWD29K9980bz9LROgEXhsvU37VPneWH8Gyb4FIDsnVb6pASN2l1i1bn
flKqVcoJFQw8+LxQ/qnsDm645DjKcRErvaeur8+HumZMa5Q9VM5rLQ5z0c0b8vja0jgyEKvnppab
QR36BypfxBLNPz3qiEtxSgB1L/WXl+w6r/+4qB/cnqKdn348lJyIcwVDZFm4Xunrq5aM3AEVj5g/
ipmjZUNpafBpjQihb5U9Q4TqLMvvbOC6NsS0QSkL5TbaX98XG6HzLZh0bt1UsFroIYvcrIvHDcM3
08cacu3UG0z//Aw17Egvo1EFgOUJ2RxCYXzLPmFKNz/6fPTy1sHqNSkrz8AFshVdzYBqtGxFJhvX
7Unatc8VOgObXrRcTbnF+EtuEsN/wM8PDSXU28kE903b4I3vlPDr5oSq7gN5wTlHItyhrh1DBIhx
XtUWoc6hElu57mgLIMic+Hn+gb3R+/MQjM4485cGOsip3yG/BZiG7ZW2RQujoGOuB12JEVjtGjJh
AKctbNyvhkCwJ8hcCTSAVWSPm5KJAYfhgFjvDXKJyeCK5mGqUbqP77O4wN7ps4cwinP7xpD7cJGJ
7XWNjCZ4oWXJXRhoKRZ2MmocWlP4DKYNOWhD48S/8dir2Ov5YaZoy+VLsxwqLxUzxu/MqSR0r7IC
ensyOB6I1WaGo9AxcH6QKN07pbX2F+SAtBu6i1rMEobMjuRTk1lkC8nu6w6gTD6+/QHSyZU6c+CT
WXZQhLI81PtL5eZfMvoGIiqHjkkl0fEo/LL0MIY6S4fztNBdrGSm+h/S3vKt+7ooPUmc9kJxS0GE
BPWmRDUJ2nuvXpfViZBlcFd1AivDLQ1uDNsL8XmAhPS9AmLTrQw1OhnFE1xHi4WasjuPPJCb3xon
OFH0Goya5VBqSl0tbJlW/yKI861JkfYznFXb7EaHB+FJq0kpdHI0xCdcRF5ck4ZcFAFbzAuwj+eH
gfkN3eW7R/nkzBJTlu6NfuejEJvqehWy7XILSIFSvxGvs3ePNjX0mZD29A7EjHYy3Hxgv49zA1rJ
fsUhn6cc4igPW/8KasrcQB6BnQn2vkqKRO+b54Sny94fcd2gJ9ITVqwle8NK7CbT2MMw3CAupu04
JoCeawd1h5kOK7V+sbB3PkjU40d7uuAlqEn1UrN6GHSkCSnvG/jLUgw9hF/RI46GkRswxR4/MCCI
Z0PAZb42EL54wGGCl6oCT9D9XIWauvcK7oQnS10jxCy3KX1nPZ4/WpMMJFGq755lz0Y5EOYWxUFq
Kx2HfQtR+QJ2wUDrSQ4VUwOKHU9fk41Hoalv0IPS0Elw+lD9+JNoO0I+7e6gy5zVy6NUlkmA4M9S
R8Y8SfLVZCWRGcdEs6acgk/u4lCYnqtMxAOiaJfDJaayAB66Fgv+J11mtujcnWWrf1ZymFITipZ2
bjqSHjIuNyX2StyiZR3ri40ZBKt8MvNpPVW9eLs/ThCPBmxERLiTDfmr6KDw23XGQ5JOAZD/qhuT
dfwfxGbEpSgFziFv2/BDdecAJo28eN869nXZAUWXfdwR6nwC+D6QmGQ1xLRE98FbDUTUx8qzMNg+
naNRVfMeQLVU4/oAq9Xy58J0LWPV4UqrpZAgDJC4jg00EzMT/FQtu+b4GJ103fXczubo9vlH65ol
4qNtJ2qSTy3xu+Zuv12YVVjuMZZaGgfp45/1A2qy8bKMaTIQnUiz84459Pu2H7OLO0r8PwBwlalM
3AQcL27+j5dHdLj/xM3booUhh0Q6rr2qsxBxsmWv+NtGb/637WDfotC1MAPVqjAkiIx8BQQgHW66
9si4sFveFwFHOQ4WA8KO7VixcMRQqV9vckvxmXJL/9NP6jcuJ+EUE+Pj5z8zUeB1e77UNpyMYq5j
d+vnxp5O3hhG1GMV7mBRp1pTWIj68e36EsBpaOKcimISCshLZJ279/zLwiBNW97KhB7F17MvHkrm
b7J4TTYSJnQorFKyh4G9Lv7WWbT2oR/WzRVu08QhSFw7/qwymzBErw8uCugqS/gIYFPjKrLiJepd
ywrFe/ZD1oogvzxRrJCrqzqIFjg1GkeIHDajkht+piRBo6h3OGI87V0dJRHRIWz/5N6LgPprT5JO
cFiZC6+IviCYLjW6wdtV10AsBZHu8smXHf4RPM9OIBdJvCuAuMowFLGhvJJv8jjfseprBVN/fogx
6UQCv3k3Jjtw4dN0av2VHt9LxR8J19RHagvkS07jSwWbSWRpccF+houMGi56qMxl98D0JJaSRJrK
Eu/U0g26tWyXy6Mpe0KOLlnFkoMR5lWi5jsm6woQAAAZpWe3XveZuSAqSjRdHk5PVgxQp97OUPVT
iiqXLfVNGvCQmmSOB0oBPAS3GCZImYtozGQhRIqLeVh3VHD0gzY+QrY5mVdYeiklntyiM3/h8c1Z
ZFUQoO9WJMMkdFStVnML8BSFS/Jr51gX5FPiA6QYaVjxYR99dB8m5kJmQiKS1TC3ToJqLaL3jP65
HN7wq4uy5MPdaIg94SdWFHUITif2nFJOJhZNxP9rUOk7MV8M5aZXPjjG1T0FmNfxCxjc1RzZsHQc
TR3Vc7tftdv9uKvcJ7dClurcji84mj2rdDMBpCxQyfGY/DjyyRUwxtZJd0x5MJGgz2ASqRH4XTKS
nDg088dsf1uX3WhBZVT0LX6be7joUIzRCzVtoVjAznymMmF+xZUDh0J2hYeMGVhiiL917ATBQ7tq
5xWCibuQIAshYs1h2au+YiwsTeaPQQTEMPogC/I6RYPzQ8DyjWez7s+pQKx0R5uHBFQPO90Bl3Fd
sMcZJ/Fp1gKanGfESqfes2njRHMmoBXoN9+0AmenGKlqimpOMkO0eYjG0Mi9eXs7i5uMywazA96p
TIP8eCDHOLvJw1yb46uA1A2rzU+65c2y5ZwJLrRp+0HNq3QhPKPFIhJ8+7j5K30iBdRAQmXrcBUq
zkT4u0jHi4KoOgsa6jHKVJmZ7VkFvBmKX88RmN/EXOfd/60vPh4by4ygTOSRa61H6yWKZMkaTuEa
os5heNUk4S6w0cu1BrDPy6vy9KGRMSmA7BLScDzwCkR0bxefm81PitEQ4oWG8K2RFt/T5hJTIgBs
nmPCmLZKIowj6E6ZtQpjulv9hc7FMetMLuG5nlu012Wd1pO43LlNYMS0lU4AWBod4D+58xX2jqkH
ZAs0cEbMHL7h9YcPi/EpyjIj5brSDzHutnh8qFbIcqrJmN8QHE3IUQrOO6SYai9CqvjBtrWGFHYF
d5Al9nB6cg2AsMkyhi64j4olBdagwc0lVMHb+W13y1BAJqfNctJEGufKJhiGgNaDnrnk3wnrvoL8
NhYZcLoci8JkjStEIEiaE7P7uDzpODNmsrANBw62TRPITpx0HR80EyqKwS9SeodkyevQLPOLlyMy
msJ7pBEZ1M+3RtpGs8G/1c5aKz+ievq0us3VJhYg565Y993JlhQNtsrmzlz7EH73+576TLa2wcPA
ZmlmTgXjH0HtQHeOur3AAcwkoLmMmnCq1r64iDWcAGDxd8zimzfhrsVH4rqg4JK4vPT/msOtrdR8
r2zDh8AO4wN91CO77OCLjexXAs9ho0DtKYFH9vw4rZbaLVtR5XmWBrC/SOJiBl0/I+LHYt9zkgRv
ARU33bMIFp0jEVePWUJkQUQe5ZGgYuBN3OD6oQY/e+zZZ+wo0ap9n1ilWD4r6dccCQT1zbWVTEoE
cwyL/aDfyS60jSDGZIYBOTWF/KfZxkVCXPddTNFc6c2u4+6MeQlAAWkieLl1be/ZuP+nBtwuROB3
NdLeXgGQ5h2efPoQ2sGmhEegb14rwO02OR9kNSDSoKBDrwJ7uvzZnShFDKuY3A6fR+ivcAKb1Klg
5cxqWGbX+weT8fP+UVq1FJF8Ycy3xCZ4qYRkvT5CYbr+AGMygwIGjhCuNFbHJ4zfKIkQoEKM9BhF
TfJy9szjAGZlluByJvTIIoc3vIOe4W3SzXiqdM9r21VwAcdJVMum3iLhxS0fDNLAgjBkDKt5c87J
zp5cwQRSV2fUKXeN65P6+wwpWhjCj3t16KGrtAiX5X6PJ9XBHU3ZuLIJHr9r+gpyGZYqQKm+mDKy
wAChd5wcXtInbE/rrt0yTSKz43FyzY+ZOXP9BbhMW6d814oSCBnDL7iCWQymL45N91I7/KPGzMbk
Ra2ZsX32Oz6kKmoTKyLdS0aw7EJgy4ftFzW1vnHuSaKoiPi4JCWz9sI1uuVDkBf45PLkIOA8vyi/
56ly2xD9zPQnk2krTGtdv2QkqaQ3pJvdjqhnrJnASuc0EgN3Ecwc4QWr3LBrSSuostwnkIc9T/rO
edvTUC0b/WhP3/JVL/rgMc+wf3M/H8ve2KPYljl4vTBQVJ1hhAjwC+EZF4SuYQ65bee8kRpq3fZt
IQPVlcyB8EehB8UNfxaBk+GSE+BvbTCzCE7D/PZcZb8dDbp40EJ9qN0nP1ZaPvod1z6vNwHXhbte
0VDBFClBLSNk8IBljYNOun+F9J6weaHnJsKUXPgqofUxAPTuAzXJnK63TEThG6p6NXThQhrw3Pkt
kQSFqYDKdt8EpzoM3Q3fpc4RHiGVNdcfO/EvT4/dvvgy647eKHXDLBo1GJI39uH6REbUcsHEtQ37
J9+pGJXN7ze78Q810dRDV+eawNoN7beLoBfxgYJoGYAYgLc6xNa3b3KgC89EhBTHutP6yHBY6jCI
fxs5aOeXtx2SV3RuTTw+n73BflTJ/ygJiYn10/eoffjaItWiO8dEJHSk1ShIoNzbrYYlWCxZVxuK
EY9xR+rHpQHpoAhKY4/3YepR5N2YqFWRabt4hBPdU+GjBJBUxQHwqeK+D965C9vtyZEqebbmgmgo
4SkKbZuOIceFkddN2sDSWr/TcM9GHwZYFTFNgpm4azb8dMOKyIrTJBhK507hUFYdWg0jMHiFlBSW
xAH4wwdbv/JJa7mUPbtF1PZm5z3hH573m+gZ5tUejKPQB1dOS4nt0nAS2QD2lZyYkP2asCIh2TmQ
9kyTp7QFJlUBWBY4ObDnArZfpgxoh/X0gDllzvLCXwNZpC5d8WIKNZiN6i5qkgYGp+z/N/Kk77ol
KdqqpxKtcdx2D0HfdBhoARZchTLhfpkHo5pVpsjYtAFFYillNF/y6AAUh7p/hHaGEZvzdQn4LolN
s5PLbucwv3EU7JVOVWAhMq5QmeLCM7cOa8iE1Sn9s69wqOV74MWw/crdkE4TMe+n/tRvavXQd8rr
r+P8/nhxRz/pGlm62Lsy0tB8k9bHYPHe1ICUvpIMy51LREvIDhDL7adH48SXVnHaeQIMhz+EF5it
2p0kzRXzgkNdxZs+pbvWn9Xrm60+ra/8aNQfvJuTi4T2lkYkrk9ev6uieOl2lxzE9mZ1QX2Qk7Bn
uqlQRjD5225D3EuDTEpMZ2X11FDqI2mD/4nLWQd6jbHEOboT4kwVsxm7XJ/oGa93KBdrYKUA3ssf
wnG8nTDBRMH5V21hLaWU7Z2ZI7ROxOXp0LadzX9HR+4fpW5bVScIU/TGMh0NeHmJzuG82+50Wb1/
yJsMChQvhxSIjNfmUXgzvd7kg8bhra02wGiF2oArCEKN0OllNEI+liDMqA9VFzEcOT97NGhzxMNV
SQWWOz6Lw5e7rxsaOWdZNhBbSZsw5ZNTaXaChhww6PMEExk5Q9HV7VUfDfnexZbiG2pUDRm8zUlP
oVffX2jT+TExS2lv4NFK1Xp6Df390nQIO/DaItM42aj9qIspXhqRwgMmlRDJo1N4Cqy+0LkncL/S
cLTu1rM9PV0+8l8CwntZ2J1u6av33E+qwHQ8MQEghwhmVe8lWMXi7v3T2KA59vZmbf/jy2niMoIH
/6tVKTOBPXCDawIMFKSEeDpBjFYdqmIeDWqgMXzGXvh0vjH7lJCxSlY+8tdiMyVG+KBtQddpU+s6
W2f4U5VZr1Xj2wMnxABR0jEfQjigKrphWQSIG5emHhTFNXeVjaH31RaDvqPzIkU3cLvVx83aePio
t3hDcGSE5GomXfQjwQXZFmCBN2eKS/1COQEx5/OFrmIJfCziTuVMw66O92soQ4aeAJi/54SDOeKV
XYuj8em1Q9xqSFPnKilbS9tdFIA2/SDsOXqPvKBAy0hCEMT7lZ0Fybt1r80EbOFiOaSeK/iK3lwL
guT9GOC0Zdw5s0FZXOhmbHClOZixwTgQek0S3HcJzsniMLACZuX/6eUGSP/iI9Z/LSqKxMuZi7hp
qZN8FBX1T1vS7Vx9bjf281bCxWLZaUUncpJCsOek6uWlAUBap7kUgPFQ77N/r7ZAnWm0BPWat6bC
auEt+cZCJDeoZSPbhxhndMynUbRVLj0bl1spApEz1H4LXrCLni8n91KPo4e4LWqWpohJ06URnr8r
LV9XW3hVB3Thbx3S9OTuqjIDTGg1iZ5m0EArc2v7mgOI2BoKmoQA73o81CJWqSA2q+BLl97Wu/w2
Oj2FuiFNfh0uaxPF6f3f4ZnH+tNmDH5gF9LT/QtYWkwh1XXtixuW/0XpMmcg5WAchuIFxd6yJUnI
SV1HcbL955kW1hQuoxXEsS0J//ukfZZNTmmDNQFPXde/tkkEBIkoqWSp9JvHCfrs+TYZfTNv4MUw
S4LftiY+owBLqCE2JRo44DG4H4csxIy1Gtf0lc2bdfIt/fpQAv1+TfhxfuBQPAiT5rJ9mWwXe+g8
hPi3TpG5O7lLkO66JGGEMP9limy5N2wGite2y4O9MoiXCXjLULRiAC9FW97AgON2FwHUZf7FBLS/
bdavgOgXw8JeIEpOvg9EIb8l5ip/NX4bjHe3l14hqq7VZjZgIOQDkqBMcPcdWrSShKyNCIV5BiR7
lP7WCSfgfos7vtp8nbUvGSgB+D31ZNBYV7YwLS4JQ/CSRldNve81HHY+APsCOD8T3UoOCWgoItEk
4zJ9iQsHX393jO26lC0GKwSs8F4gHg4LcTSIrlclMHnvVv2Cd0ntK4wOPTCX6hqCXFDno71txN3u
/OVam/gN/a6+DTlBPZeXcuwBB9PNJujfqDtSB+cupqfS0fLhIQCLpq5lChI/Ei/LzxpmQ+W9CgSC
Svh8SJx1pU8d/38fGGNCjuB+kFZnf62zeGYdfNtRUEsDiKvv89uNaTvGUqTelOaww96JE5CwDhrx
2Zi6FitIMrJgFMcdB3GdfcP/yznt33ZUyFpqmy4/pIyfGX5aQKwOOM2L7+Ea7W3d9ebPqHIX/zli
ZIHKShl79NGrfEuD8J6l5GBZRLbAWm+NsKEg9yjE4sh2e3jadAJLQgq4Edgpvsp71nmA0qdtssCU
S98D53IxpbxOZ2ZHZ+DdelMSE4ordDnJnCnI11+4lEYHlN7e8pdiJrmRTjU7KJdikY8Ep+3uPv4w
G1+uchw+5guc7Vrb5gARsQaDu8TeSBy9jLeKC2L91m90T6u2vvqJeTKP8hs/DB8hXq0AxjEGXowT
UAmP5hdMlAFEO+8o/grinsefEGf9Xd5PR+Uv0Hh1G6NXeUE/Wxwu7OlrwW3XV951fUQ3AfD60Kh3
4nM8nAbpZx2mSItwcUmTcd2tM6CzA+uSwSXrmBs4HfFYYnHnaPrMPLca4/Q6miOP5+wm/xWPJKaR
sV0Y7yFAGPDNiy++4ffzsF2BePz06jGNYIyztpXn8o9FMkEPqczrZa0rj0IBIB1qjZbtga0qM085
Ah9Zy7J6WJy0BpIl5ZDNkqWauEb9/FQZN3SdWcvylRiqn4CHdyuOBgisC9j4/a7DJbOMPNmEvTBO
IUmaUEqWfRTkPqdqTCrgm1Ji2W017kgpdFl0ux+W2/vGay51zPa196EbmnMpVlLJNkM2gc2U8gMl
+mQzovyrGmj0tjSS12btk+/7942hXDpSET/m8iSnzvfI3P+hIHfIZ6W3+g4hY2VHTQM5YsOwzbuV
apyAjF2sFKdJMbwgD1lTM6tgJ7AYLl5tPN46iyedmVPzsD/O9EPWxmv7vsUKJ9fBeMJUApy+1G4E
vWm+gAJr8oRw28I7DAAseHXQ8yp/L46Iy1Y4kfpfcKfsxQo6faePGJ5nfAaxjjKL6rS0/Ny7bEn5
I1AsPcPKRxNic6hwk/QPZXynM0SMuUzLOKzxopKbMylH56Fxy+NzUw5ElPjmpRR+wD9M2mH1YWkw
rEjJ6e0KfgYfuHt1vS3Mjj/5pVh7b4Mwxv9dIcsWKyaWer6Quu5HcTMbTWmDySqVnu9XFF1l6zQf
guutZO1ZtychQ+ab4q60F8+nUCtAiGFSLNjQhQq/VQBZlmL7MiQI1Ez0ehCTHtPUCBQ1MCLDCVex
KjnDwqKm8raW53UVfBxhsa1ED4cGyMVKhynFhh85BDRlEcGVBsjkZf18h+sNSHRCy22mgbv5n1+f
2etoYGKNpfw1MJQw3CSZQvqD0HxRylTrDan4SlDFViDh16SoGZLtIFuYQ8JH5K3IXmpxK1QAzE9P
pVCGC5f3s/1QlbfScXszhPNvGALd9kfT8BRo/29nD4OpT/zqNJjrXyEyMSmW/YW6R537N9OCQj3T
0J7fg65FTtYrZWzmP36b73LwdNvRySUhsZgNGOfJR/OSaKgpIsdQD0Vf8HBaYVEBYBuvoyKXFOl6
nH3/n35tJc47LXO8eMarqYHcQXNBvpOjKoJ+/36AqVkBfLXCvTSK9RgbUOKjWKUFXi+nJoW+cVYt
o4J0BwqZZrqxTi59DjadJtLAhLP8HO+jPo94avBq4aumPPq/avwo4RSvXU6vqdMWg2ERLUX6oy2U
TRItWYbJHOToh0n09BC0FIigkQIcDs13ZHZrTJjx50TpuzpVJFOwnvTOGNqqNhAJpQqMn2ICZNNK
ZdT9/RlXVltZMYT590Z+gpBTv3meuAkJxaor9kOZx0Qb3s7YjKvi7U7weenpSBfoAypZVMxFRF/g
8gcjAcm/HRJmms3yFbupzZvnxVNbNgvKMY5AuP0x7ZTFSdeIxgqz7cIxWeQ7pFXSfCStA/fUZopy
U8W1iZQ9HVtbP1lx8I7vUDk/jgFi99yCu5GfAUJYnDhGwfzcWItiZwj+4TwR8ckR24ZSoC3Za+mF
UPk8yb2xoXEUsTmY/9ykDl81nmW+rt/TvskCaBsVadXRgQZ0qW27x80PWwWfgSisUKKlr1ZRRKSG
eLbT+PtSZ/9OnhN2a0txAa1yFu47XpQZVjlOqyCmMXwbBIHc1dFUK9K0qgOmAjfstpVHE9052afw
ruo0TPkp4MZvrUWo60XqJj+Ool/N3reVDuQuJLABf9NeJAOltaWouk3C1xAYGFJ92YaOmHhAt45I
mNxytQcIAY/jMWkn6HcR/NFP8RXwY2O/DZXKDYBnzI7TtQMDRq0E0dYKTGwITRPfKORHoE3+K1IR
7CCmZoL6+Q8uKAsS5MQN9msG+fJdBQ7oC1ZyZdyPT/oejR5D+k/zt5x+N9wGwaBI9U7GPxM6gWFN
LszxDNjl4o1uQrUM8WtMyCtc9jRVGOH07wQh0Mm3NrZHOOTU1UEl8r/3ZmPstmsWpwZ1MuW8FoPO
cmnYtHzNPfuZsEjejK8lex3zPhR1VtRmDtkF3iVTCe05NfV1VQvdVuUiz3q56y1QWKzW+PJIcecL
9rt53tYLxavnoz770naNq6EChMmreYdfL78ABTffSquop2mv9PsbzGS/aan2okpSdODiyoyTbuVy
mjHwqYZCrPSc8gekEbg2LvIsNOIBqaVz/Qe05op4Fo5VHlaBeEDJCNoh5Yh9TD1YCT/usATZnfDQ
vvGc0eXPwtLI9pPI61N6uIlSI4tfwuOml/0Kt/+N/InYSH5PUh7Yu5HLBybTIqCPMLYFoUTWsDNZ
1i9zwW0Vi82Mf34MxlbD0n4Ant8dUKTKJN2Ysoy78DKrKegYt+z5oAbQGv0UjvNiT/uTKx76L8Vj
6tnHKGJFvmwkdD7ch1I2Nd9MafcIXnqQsaCZXH/0ypVB5dM5Q/nNmtOUmRlQcaadR513rBo5cbu8
Up8eY2M4ybcatQU1/NeL6aK6n88ZElsqy5g7OrI5pQOQ1KvO0pLEUjqEzu9hnKQUdHLDBQtTdwTG
3IYXpr+CWyyd3nWpGl6v/QPPavFfmRbmV4mRwO+CQ3pFXY7bxkdydQVaHErgzBFZWV0EgmXCLdCW
HMonfeK+RMsqQuemBmAVueTJxM95KhEyQYOH7kaSvpiDbo1PK2Lqhp29ckcgIzrOBxlR0Rpyt7Xi
/PfRNhhYsSuEB6eDe1HF4ne7lQ4StHiVWCM+wX9qEHT8CMuqz2SmiJP2iHXWlDxazQ7pCKxCt6pM
L3xYqdQ+Q8Y+OSRrVIpaYPcE/kHvZ5BcUD6wpygF5aFakfdI3OsJ/E7DcfDbRHq6/u8VXWg22Ogm
8rvQLnggpvIIub/pZaBnBiOAn55lL4S9kYS8MBnElEjinyBVWKRneKhqtg0onx3090H+CELeXnoc
LxSh483fs8XJC5c31nwLMWV21mvvrbPnGYJadWaax1xtnJtSOC9b8SBmhWTMSLiG54zD59hjoYQd
eAuZSrPiY4XzPauK3AgGb+gbgWSY6ncrqV585T7D+EAjKgCsNMKau+RONTAq/DMkSsyHp8fd5pFZ
5MNwYZint76bIuWIZPiOgEBROzY/z0NFwDlwbM9xkCq22533M1z+UqWb23KscB7bPKaTasRCzexN
SOO/PHAN2TPy41BdPq/SbYPSjC6tgfYKzTUOYzWSJCcJdm6RqTp0FriCNy82lHZ5SdcuZGpbYuzz
hdLbGgCqE1CmoIFaBisrvzLHlyfcigrwrHOLbn1CuLtyb2ayaCIIX+VYKRrMj3MKuxjLPUw9Vzoc
ZKX17mE1ZMeGAhSuBEzPUJMqb7CsWtM/J83CevdrbXEX4JOA+bkWip7Qi8BYN5+FXGvR//PqtO6o
Pjkwr+sNH5RiQ92zoBqeF7XP4eufiX8YSn7IjvJHeM5qxJ3Q+bf9eqi5Y0s1EMkFMY5fNdpRgGGI
K2dYGeysVv1OnBpwlwjkqVBfTeZp4EGDo3lUOqHHE2H79eXpuSgoRdStMhLz7Cy01MIdQIjLK6wn
zI69uz5TAPg2nUjJhA8TBfVQxfxXIfPuam1dvuT796LEQnSdMCO2iKC8DEwAOncvGi6/r41ddtiG
NkPSVyf/nnZQo4+I9V0aWFQFJ9//sx5XbRudRGlcYGqtarfoykX7ScYy2mnzBZaf7Qm+o0Mpl1wa
z3MZLSJcNcQjTcWumehwY4X32/ntzPtjGGZj+XOZoWNnx88LWfCeSgNZpVTVo2wEn0MQpmbWHTrX
BYy0gEJ+RUKt+7v2rP+RGx71dymrjWDM1S76q/4DMzcOt6ORV9jeBBwDXDoaXEq92F1D6ZBNcBr6
hy38Axe8b/EaTYcjK0mVpdhgXVCdyVLOFIL62drgfENQnEWyshTium8hRU7lJrzXj9Ikb4LP3mXp
AhLDGOpCDXuXf550eu8BoSrVaAdny83sbzuPGPtc5rkxbKoUKI+vavSlWZjwQok6PA9lr/s5UXV6
leJC8QGkBQVmo0r1vdthPXT3Sw08v39+K6BtpBS/O1iNSPbuKSDqMs3mzVIFNWpGtM0k1vUimWhK
ijQnSA3lHZ7DTBfTc4LY1xQ/Vq6NSYiP6HPtkn2aXYqpPWMIK5J9vPmaNpEpsNfZ544hyklfWZEG
kbMhq8z2NcFbpLhxtFn+N0sbq43IMeskX1CIpbnVSIOE0rjXaTELjTi9BwvQFJo6dSK4h10G9726
vBNkd4X/4fe3GvSewDDxQdLdF5tirnBLswurxPUxSkjmaAmQNmWvzhubJ08qu9RChYm3zrAP1vSr
NgSR8kRdL8/P8vMF28OOfrewIZK4i/y0LSbARH8F9JTkYT4HeowhjvQKmbQTlYsgK5CPqjoYHZMJ
ss5alKLXyeh4W9kckrqTC5khXww+PHmfISaHahGARwoME2hxc8uQBC11Ts1/c4UbLJAiJi968DlP
n3rqxLiXY2eLtuwUpnnLskhoUyuV+DMfIMHNVtJ77TAHedcz5LlPh86gmEjDMSCrAx6B8kqvayu5
z8RCYBy3L23AAyc/99MGeY+t1peIAngHYpd1EKFIhVAH6MEDPHwxeUqVj9whXgDnTAeXv7XrLAuz
2+kDm/4VxmBs1MrbIUluksU1dx8NndK7XIUAdkJTdLE5fm+pNwJ9rh1cy1T9oHpG3w2a258iY1ie
R/P0zEO5JSWe82nywjgv7eaMbCZZRiUP94YPCqVoDOpRQqXyaahb8Df+hJhCQ9f7fE2KvR696A0C
0hXJL6vDmPCfwZNBimP83Uy9TzN9OuNTIoq4d1iUgs3ZxYfF4wn+1RJDEp7YOBXY3jdQ6QDn3TiI
eD2Dnb4ZqRkdvxqDkX7xRG4sL8G1Cr4VC8aG6tQZAAQXgxRZijNlyR6VoTf4Hs0F/+Ca3cG7oBT9
2Kxk0fZU0XtRcYvJHh6DelFqBDDi2n3euLqTo9P91Vi5pINl1jcL1JHnwHswHI7xhReryTU08Xrz
Z59lduw9zhAxGsHWC4w2FIeeCCKeQO6qRjubSmxNNtQJzIgSc+VrH8NiFX7bMcHzExvnV/JpLP0S
HIB+h9OioWGiINxfvLBxzyno3ILm+ipkPsY0QlRRSivWRcTMkzE/vD8vz3s6GQhNwHt0gX2JC1DR
mo/IXIGUavSK2OwlZsVrfZK5/moXQF0sKxtpSGI38bkZ7Yt+OInGCgUSXoo3bo1mP8yujmlDY1d0
QDR8u4vQGSKPRwU0fAxCcDwUno0HFoW+PmB0dhasbsRmD4YfhXI3JI1Q0OsVFyPfX/NtoicolznJ
jNh2pKmn6O6rhiRFD0e8JncZJSSvpxCtVqiSCIxr4BeaLorDM0eSimC0BUpMH0JORqQqlwXfqV/y
CqxkxJB1QYLUvvs0/ucYqtLW59SeRqpI8DQh5JguPBjG4EJl79mdsL88BM0JzuJkOaFkeg+BmipK
juPU7Q/IXZ5Ee9YCiqTzTeljTj0wt7nEiHi/3fKx6xRzeQfBVxu+8nhEEPID7dheOtBZ0u57NmNm
/mam+sgzvu01pLmta9yB/DtLZ67znI6anUoNxiJrFnkOyClAuKgxa6egRlPcDa2p/90obT1syoje
t9Br+pvWUNrb8Fi3yPVlVj6xDpWyp0Iym4JaIwQ/oBGmWazIFIRZz5OhbwYXQufaeb+AmhcGyZPZ
OtWRFvwV77Z6JgDsbMA92gDvdFTumRqDN5g2BXMRU2p5Ut5JSqMlJEtyDsIFpZQqWKPRuNmNFPDp
cRS8PAbp+in4sUwOf9QvLOZHoJ2RbQyL109wWWUL8xYM6lF0zzZhGrur321ibLyeF6w0gIyGHpcq
DUNBgq0Sizo5/zFaay5ccE7KYiZKwaWgvPkd5FZRC636Ap+Zohdd63CbdEN9O23fkW0+vXosdMqB
yc8mHHwrO2qKd/pA/ArnJYKr3URYyz8pZcOtsmtnQEG/xVuVUq/FpFmjsHNotSO2mCJtACdmBJt0
zNzDkt5mCnQf//dpJuA3qMAAhSX6ghDfAIIDlZOHRvw9OjE69lq+noKt13mFFRWE1zEPcHyCgkfu
1Ifx2wHWsP82l6/H26oNFBZDGrYCXMtr1FvQ/GrMBjTdl0HC91FO0g8VsyHt37TiVuQjvJ3XjeEK
iHV5wZ5kb4Oc1TcPNH70lCDbvZRjwUPOTiicVVyaBrx3kZ/xzrUEwA6t588pRRgZFzhjH15bhZni
f0j2AVBbIMdFvrNTSRGXPqLTbRdYr0bBfcMjBULK9BMwD/CvNEGz6kXH4u0drbfxK1r9b+5LrNHi
LGXBCUX8S7ZdpkzDgZteYre5AyZ1vhtDmMI2ie0Y3mEXmEOh98JmWBI0GYeM+wX2Ym/vqiuU0cSi
Ygu4CL4B2pgQ8Zln8e7Xub1Rm60voX4/Q+C83F+ArlgDQMYO6eeYYxze7WQLZ2xAxbX/7+Wqw1v8
9vWVvZpiodXWcE3/AFEyQmwsyHj+GpE/jLzgViAhznzOFaS+b5VKmMLkzR+7YBksFkjvdya17Byg
h8QQZ7L5aBDteXs18d5qKMTs3LGivz4qq5m1+H5UrLrXsRSyGHj8fuGVsKSzuQdVpq9LGOnCQjvq
bn/L3G9Sv3GyJ4X4m2mtpUWtw5C0U6xWwhXGvkcyIxsy/7HC13KbO4RPGVOcsWr+8EbeXllMqYlY
ju8TH0yH6npi35FZyDBNJqqRey1PguGdubAcvn9tN02sSwHTQfAw8P4w3c44qNFQG9EK8CTMG11D
jxKcZjmzI04woUO993g5OohTNyMBcL9s3glCR4xtb1FMflg37pw4yDFXUc38PKMo9xwgvmd80JJe
L10jiC1rbaevrZBmiZZQUSEwv+O0kTvblg9CaIMPKNpV9gFcku6oGdSthHo/+8kPmZPZDxYajuJi
YXtdeJAQIdJMgIQxoF6kujzGPWb5bUZrYPDM6orR5CE1WkGXCH0Couv2LvBwZeacimcozGdA6p1y
CvxpDKl0uDo8dzIsHw1u33CYAYYuoTgYzEIwUI1wVYj74QU4mDsONUlml3LNKZ2zgdrM+wJFEXMl
Ld3j288rGTPlyfyaotBMl6iIFJ5ZaxqCsbgym/d7oZgayiPWrj0hNpIfAiFueeonP5M1D0LHpZdN
QHoUopbtw87UvC+vLyWYsL9yrCFh+67XC8rQWWjJn0hymGjZEddC+Ne079WcXjiB4HZU/FCE+GSw
vnn0JLf/O3Ljx5vq5xiG1pEfsgYhUNMXp7cBCJkLnzoM2y89NrmqlBsV7BxGCC1v7drEc3N0vGNl
cRxrHp5m76aoeW0LYVEAdeODQwFjnopq/CtEWZeM2bg4vlm+5AGZ5Yx8dXl00Wh2pxY9xfL158p9
cyzxFPQpZeu8anfxYr2jwSUMpAP6aMFyX2BogsfhiaTsLcFqZ+8sWs7Dfv09Bt/cVHNkHZ3cxSU7
WNpQty/bmVd3Are4fbAXeYtyOCCt5FT47nxS8XTXtJzlkjeTh0cxJUVU5Ppuabnla27Fz0MifUBW
sGsalqLs1Rc0mJZ7fo9wi0KERbaHTmnZM0Oe6H8wGip5vsAaqkMc6YufUTibS0coNdF1ak117T5v
Q5OJ03y/XGUbvSsqThM8Y8qhitpsnVohqmi4jWpFQ4TbbZRj7TOIIkS2rO2Yu+dlFyZoMPmXLwav
w2p2xIwxKEP3dZJY74W0ZbhP0PR6YrQDXo3NMQfbEAWVjNDHb+HxF+l9w87P/mqpaay+R2w36rgN
hNS7ND+m8hoDppwzA+uXazg/T6vXJc7+ybEtM9lo+0RRXjy6kkEd4IWFHvR+YjwiYr+vZNjrXg47
a2rFCcQOnCXC3KulRPjHPqMkIqI6aqmaQj3dpQxwbJ2iTC4xyx7yf2qr+hGfGC1RZROKYITz9YmJ
5J7pmw7tokPRCGWrzFOtRQ+D1LXWGvFz2TERTPHvBJO1tJyQyy9zL/Q3Zpdldk/gOxIJwjRu5SAz
QeQDqcM99erqNoaJExWxizSgdYc71d0S+v8Ugzct6sWh9mbKeaaMpPwhzJWSJKzNAE6UDvY5hffA
7Vr+b6DmCFeEuSYiAo1cp9eeNj9wv8BQ26YR9W+9P7UTMI7Y15L7Su/NGOvaS3Q9Wjujol2feadz
60VnUGyRY3PPBGJU09HX9i6tWcyT07Z3CDXPmaoIng9mtuhTw3+vnMW37XFrwfq1tWF/IHjgimOP
BxMmZu7i3pV5T8mTwZm9L1Dzlbb7hJEUCJYM04xfqQFzSSA5gsujrIMsPcaHV8WuQPybUzDviqIj
HcxyZvBuXFe3Qd0ejsDtmzjuGVtz0EhkTDiC3eqJX/afBCLCYj7xYFH3MkWKxRo7/EsIjNDqWOqG
NeWLk9yg47N4Y3rEwR/VkpmLs7hR5feYBlJTeMs53+9rNqV9ZkDyaKvc+/mg6Db7XMGnpJkZUteX
i6yV/ECreMC75LjLBfoyk4aURgxNdhPFN39jEIn6fufyR0R13URlh2RKdSHQUzBuRQ/EYHunRmY9
4FPwd10Hs2ZaMsJmoIz4TzV7yLY42eGJtQOzlqS+yg52UwDrFT9AYCUy6e8I09f/Vb0H9sYkLiyL
QVMzqxy1cyOU2+khL1UFEZdVor+D+tqJMSQzXamBnecbMktRdEXJA8Ta5IStYFF/vSK2oJ4C3cxP
+Ag6Hk2wSWXcJmU9KS8GHFvlJmjcp/VtL5x7zr+tcWYszfqgTe9XIOIkCVVe0v1xl/XpsNktleHX
XmhM6Qzl6Bu2rriTP7F3ZgIgZxQhSUkL7pof+nuulc75MJwmR/0XBhJfN7U42zABj/WzIJjDT6/B
nwYNyQLnK5DV/aaudGFC9HvJCQyygecThIHg7h/Xmdiyg6ovJiFDU1p8XM20eAfbl0tnomXZTsZc
JGXdPMC2ZoaZ1ivM2otApejuMlPfEyPcPHhS8Jmj/cYUAUGrxEOikkRhx8SWdPgESV8WihmvWZf9
75FZKwkoESgkzZVVSmlrdR1DhCMO+G37nWB5I89wfhNRpJSsEM754hdkz/c699sTM1NkanYnFuim
K5ZPvNHqIKIaT1jgY8t07xK0EFigoGp0gDrot8jibpLElBn6tYHcz3NzEcv+rfxfRjke4fytBffo
okbb6p7wDcNfa1xphq6/9vLhEPR/OmrSPUTXm2XL6ILtfBn6RLnZIyBmB6e3UcEKszGZOr0Dbbk2
S1ji7WNQmappoM4xVLTYjpAtlI1BC5EZ26w/FCdCHKZ47J20SvRFMtlUJfKJUw3A94Fbeq5Gns/r
XRo3fDs8zMaswZw0LZQFUQLABPwQmKjNN9Zz5R5aciVIdb1kc+aVkgf2UpWAne6DlIFYfBmLpFR8
WTeXxfgtrP5q3AFM53Kbs1k1jtyYtD375TJDv969s4X8XVWBDtI4bkWeVst+aIiPhD4Vp0dAtCMf
bY5E9Lu+4Dd74oN4MgqbBacOglXNL1QoJ7uPFcqb6YLg2y/IhjtxcTIBFgaIAbEUGhHcEYZc9LOo
mx05EPeVF4wkXYmI3znCsmlikX3IH1hoeHQoViyQviFZUwBsHtG42IPT8ut3uBAYNTnoDfawDji1
0Jv7wBSGZv+XjrZPOCDHPrpkH2IYOePcYCpq/mTFKIeSzom6UPFk/dWokprjpvMw4QUPZ0e1F4Ub
ILfN1Jfw6IE3YJsdakOiJQkdjp4XBDtNPGUPVVBE6GCpDhHyK/f12/6zBr2cy58+x7kS6N6M+YSF
nM+sxf0zmV12hibN4hNePXAxxG0rT6M1fIV1OmyuomyMk02Xc19audjgRW4vu9Ejb4dNJUkfMkc8
Wx5pbE/b8BkkghsNHuekSjsjfyOuG/F2Rtc5gL6LKd4eImoxn75madcUf8LnM1yHy6z4BOKh11Ey
2XE1SUxJElSq8+FsRTvZH5vNxLA2rVJ6WgktG9cVwjAfuD82UlvslEMAAsjqyRJAJK4BI2WRXpOk
gKWrtiRlLEHvMVUuQDJB3vYCNP70+FGEdkSJ2RlPexeI4FjZki3YMcBSS1Fu4X/L0vl92Rd9F6VL
/DEF+1oigWnHM+3ioEZ1CxfpJQyxx5w2oSRX3fkAyOB/Uq2D32xOKJMKhHcyVs3CkszbwQhDkHro
wayfn0hn/itFIxPx1F0870XR5XpX/5dEyzzCZHn7J7wZjH1oVcVRYwQHA46RRHmL+vEKTEr+DoGa
h/nuLi9aeh36vn2+R1nAJL/Xzq16F4Gtp8kAvB+3vx9Y3NuUIepG0SwQXJhkJKvUtHTXlex3aFSS
1eVI+zmwcBe5lhMfU+DgX+5Zdzrhn1F7JTwgq2lAytuopl15ZUGJ64UjXGJqb5H2/qiG0VOeXsqw
xyXTt55F5oq70Z1l9eaZv+JOCPKofi6ZdvGD9j77pWw/YXEYQNDKVViLIlu3aoxWdJYsNWXOcncp
RlK+2pkWvG6OZn5KaWBrYzBYQNhqanGrQCokoRyUjfV5UJPZNmzfEOdupoFpV8lwEwl1/43PVruS
ZFsfRCF0rnOo3+DvZQJLnlqxFIVrHQ+K1NhEgqsoet/YCFDil+8Z/dILZfiBve77mZa2+nsye6TV
LJAZGsLCUnrbeh4ndjFM8MOojSNnOvNZuaUXLyiN2u8E0ZZmBSkyCZB72zDbdyIXwnE92i1bMWML
8Nsy2aufZdLpSOaXHWLfhsPmN16LKgd7fQHMR/L480PxHKeHZwopkajjsl5A7iEyQyS/7PALVPAF
arhuDsn5CktL5mRU1RPZGeWIuK1Yk589B/Z4hKsSfygnJoOxGA7Q23N3c/GfyyA5GcfuF0/oKRKz
aKHbN8vhD2CstKjWUZHLvrzJk6QLHBOn6lnjE0PWIy/JOp6ZRyU0WCeHksOUDZwygla1y3a77bno
t36+Dvhccj6zB7QYWiwDUeGkG2eT8w3D9o0bWZ4os6anip72DnM8CNm6Dz9gCjXyrO2hbHj9ii5e
9zSZedY36G665txBq1em06ce3tTIPGosVB7vr52MN7EoJDL/QVGUF2dIjyUHX6fexOnVh08xlQ9o
r9D6GD+Byp14kt/tIaksVl6tDQyWB7fkjOdJXjTh93Zn17p67gWpzzeu38yxaGwUFSosbGyyW9qn
CIRrbMPSdwGWpciIOQYaXte3MQUMuaXK00WKWl/b5EZ+ekCa/Uiq4gZjCF+BynXy855vUPYeKsuD
/2bG4y/BWrjDvycgxWr7L7xv5FiAQrwVaevLaIYkFHV6CHp4LqmNWyhiypLqPEmiC6drwtQxVn0P
3htcBjxl2U21wRhXNUAVWWB2HoW2XgrPxzcDra+dM7Lxdd4sKwVq2VWeqdJdesQ5FW9oVcsnenOr
PEq1jAfLtFOJUC8b0+drzta3Lk+2XCL1eeGGwEjHZI2di7dhMLxxfBRkGTY2UivtsoBWY7qjlQo/
mZAfy+9Gsohh+qElZRJh4aMjn+tt/w1YJkt1lfS6EZbVHZasCW4Y2CGhTQoWsNCIVbIYlpweqt65
s6+wX3ahatlpSDNacp+gYihoNzxR/a/xc8JHGGOELCfmJ8m3makqRd6AiQrUEyPf0jRZ6afK41fG
zMkKzYdXIsbfleJMmoawNvQd/zHe6pOEPmkEh5jypW0t7UdxLwKuA978/S38xWYkzW7ua4umEU2d
mD2SXsXc87jZJENH4Z9U3b5mtX/NT1VI4tmO2/dHT4Yw0yCJnTKHthEkLZgR0Dp9S6ZZGnUYKLcG
+IEfpx12ncogq266wx6G/sVoRuzBsz76RifCN3lh7YWfP6IWr/BMrVqquJBWDQpjYa3fCrhKdzFZ
YOMpbmcojpKidnE5c/VYhfx0EEpS1rNgEiX6pKpvBB7u7vgmyDIZMbCBxSW1xGDfduvLIVM0Tyd5
RKmfif+JEf3VFca/USUP0Fp0l7dXGBgR8MiPhiSEBW8Q7MwXGHMRlMhDt6lj8GRMBbvmk7B8h+Rd
d/5QRt8cO8Z/KnesCC3DgqF6q8HagXFDrswGUgtrAN5QGrKCStXZfSltdW4Nm539EaGBDwMAlUoj
plEG+i1UnJfWcmtHiqsEtd0o9Kyqu3TGk/wFQ7p4XWOax4rH01KdjpfHnMTs5CK4ZIQ8rb4TG5P1
VdVp/6JaN0GqUDn2t702AKMo5Fyccru7hAIgamsnq8wRam/B+lAgz7f7F2cGd3FpKnwt1yhLx0YR
qD2S8cJnBrSMFeP0m82oUDbOyRSUpiLCsZnqgHyrghnLBriijBzQ1wvPbxqkV334IUArFr2kueLW
wmPbSNOiKOQYoz+/3+lc6iZdMwtEmQ/BjVAPoPxHbpFdwHr3SDPTuW16oGqZKeF01Gg1+t9+6XEm
A5r30IyFZ7wQpv1CI4kL1fVIlMeBahVaw8nutvtMeh5rx5TfzrstgE+RfbrdAsmuWxrgFrkGFHD3
hKi41JweWghcdRGMZXXmU9JdfJPk05e518h4PiW+D/m7glvyLVc4oVkIO5jof2z8mD0RhQjMt/Dm
35FIpOxzOFhy4ETwy+a0dShwbHFlb8+oH+LLPiNnJb7xH4YGKWMMheijS4XSeZpkJRWcERKzaB4Y
1UNIM+yCy/SV9Id7p3529kqnAsjq/no6mcSrA5YaKa00sIfPJm9qSUoNVMPH7CMglk3dgrnplDtF
IV47wN+GbhNRCWMHSvGbDdcATlMDS2T/PKvxIfeSksITS5766I/SR3an5Qq/6A5uEeL2CSofuigl
z3Mvhl2fEs3vd2VFWK9KhbtNCHEO5ENSMvhCBAlpFDGX0zwQqM6rXM41o047nHIHzOiueWhpLo4q
9W+sMoZx8k+pC63snkpsn+z93trhWEBLOdufK/Ve4ItjB1D6/2Dmebh4vzSCkI2A87vRwqeZIm3C
uToeC9GULCxG8Kkv2WAr3ePmj/hqXSFb2B9tlpQHpF/UyfDNOw2Q1LS+zUr01Tn5n2BKnPvEy6w4
mJ+Ex4DSMhz7QSOvg1KwPQ1jY/MIefV+B1ulslCwK1QKzTbL8fSCixd+lQpFATq7aeDXR/PTH94A
moQISetqk182rKTvp8YsuYzp5bLtNHR6O/w/F8pwFd70ZAydX12791vvIWyeG6t9WnAE0y52XH3V
1nfkVTCXQPb1iBY/blxPNt7uGeopJJGYvlZlMjPXdN9mU7OGsBX5tQFKFF1VxCdGMxYn7CcAtAa3
XhrjCHF6CM0tDXGEKmvyFzgeusN6fH3f+E/+xeOWc6L4eRL/qpn6NVCLVznSbtFNVTKdGfQdEeNL
avQ58rtUpVFx8szVEVlkhbMqzLc4ClMmqcQuFspj4FljtCdhUskmPiV+YT72I/z4HXsrul6+qD78
PYyEwMfFvPZ4AYuB+0XWSTQpMbN7OvYakNHfNWZHhyWgE+RmKHk2bMyb1Ny9IhmE3bpPx9Tmhh5n
KQSt1Dz2OaTOflBd2TXSiGkJyZC/xkl5rS1UT/kYLY6y0pK8l5DNQdAS4R4O3MvoreBM3IWCXlhT
VJCzct66G1mNP5PApURxlHDR0UcofFrwGMTzTxelZWBdlLgXNw0RWb7ti8kgzgRoOiKckOoiXoFd
Ub3nA0adrnss+raJtC+2nIPLPfOJYsTfplDdwHcADX3pCtpOQX+j2QzNsyKOD82TzAhR43XdMUPv
LK5vkzQV+AcXH8lz/qDMD3i2/xJ7fC+m+uLN3cVXtfPoq5It1vvUoKmdTTSlqzoosDIJJrBddCEx
bJJXYqacFbBuVB7MtxETdfAQVo15UOVb+IehPTqz9+5DAUvPSEc589WbJHb46yO5DJCBehbmxb4Y
y0qRYeQnzmbMV9DQFR82b6kzdl5gPKCaF+KqFqPWh6wFogfEZkLblE2GrzKWE2BuGMTJgD2Qs+6A
rJO00kaAogTwDR8DMixZdIUTUhCadtOe8XoYOblxHs5UH9GGkG9kklOnCRyAR8dnAiN2pUlN4sMh
KEjfb7IouGJcISIffL5gIe6dPh3pP9oqdvxtQ986l38Szk4oJzchRYE2SsQ+NPvPvipYtd5Q98RE
kHfTf8LCS3K2XGQR4HzZS63/hJZokNV4pGRGFn9qzpmkTPdtnmC26YeT4m4GEI6SxjUU+5Keun+/
sqUx2bOusNNgL//L4H9T9Cp+MpGOXvK3886BUirL2wPT8JXJddKOBcYdzx/Xk4d7xr4SkpnIm5RU
hdwxXGRiav2JZDVtOftgiVl2sO4+yJ/QxraFeOiIRm24KqhJTLaNTPi2gKptMg8MGf6G9tLaqVVj
RLsK9NIHPAds4KHcu0vfqW6cqpAqH1qq/dMaZWi39FKYx3A2HAI78i+x+HlzPTRyX6Y1R8uJ4IE3
N/Rm1hNnt9PYsZOE62FR/TTWBblMs6ET9djvnHhN+yjZWGk/w9c+3niD9WY0z1bAnyuT57o9iMHm
Va/2lshSrPB34Mwg+ff1c0SubSswjRY5iPGMEqCv6YE9u0eknZuW7JbEpnIpw63ZIBUe4o8eWNIO
NeTMasME3bn7JUIZ3kk2+nefg2nkQySiK6d09RM4SnKKFPMnOmIQKWUXNU0e5mCW8IMWXLOXcccc
xa27PGO6EvkEjW78135GVTJ/QFpMoOh9WrO6ZVy/yK1OYTxTD6a8DOmvE5sGqaOk5N6ryMwMl1/x
mBAGGBO088u3SdOH2GApAI6lKsS2mbrH8hX1fo8zpe6mqqJQv5MB9ZtCc4jZ7yRQD+eiE8bcEIdT
rwhJOQM6qxu7V2wW1k8RWcePbInt7ODxC98g0rmfGzsAX/M2pm3L88wmhLd8Mm+pJ0D0Te9AXzn4
v+U5yBf5dveuG3zv51Te+MjQOcROKcvmGeMKid0cgXhN9c1EB2oSMR9vTbhfU1VKbkOyWLvlhmex
lCr5jSZfkBel+g4vj8dIf15gAi8XlNs1xwBUXLb+cnB+YqTeMkm9WFdUSGromSkJNLuXq2NPlOXv
bJCoZV9NHFTDDmzhsexKVJWMhzIi4WGJKKNIrrV38Q/XI2L5yKW+J4pei0KWFJ6iCD9BgC1ilx9k
IsO9a5PVIMyli7rJyZLiiGOEUqTmagTq46NGRfskeH5J6vZbLNLQn8zaO6J3OeAuEsY5oTXVd7Wm
LI+tnGx1mmXpw3cXL8F1WVgdsWeZhaOsnqdIuYRY7QY+rgIhj0NzcaIqMSx0pbmEpWyQzEqftqz5
QfYiao1Amvxy/Y64oeu4I+6nyZ7iEvr/sNBuVVDwY8o+IropECRVTW1XHEdB2peewhb9m7oWdxK8
YguUk4MmBzDxrInn2GofcMg+CZTw3qHG8JT1FJrjgDgP/V1//CHT3LfzTFfvs1I+nzBlI8kgy7xI
KYgdn4ENNvImFmrd86UVZlfyPZm5UiUYe5QASUCtVtr3g85bPANgDa+wEj5j3H+GpDPuLmfhuyUM
BFDa8o3sGYK9W8TIJpMYwzbLnry1Z8wk76aVJ4IOikNfSOieiVUyYRDSTp1pCsKFFyAjI7gueBIF
EYJrQ8mUIgUhVGyLT1NVy32mXOnHepaM8zLZC//kAu/Keq672aovIEF1/+g0Yzj0pl03YurMiX2W
0Jg1FPurBVS3+00bX0QuETw8xJEu2nmIvlJqfaXoqL7Z1wTY9mzocwqIixarUSO1dI3Nraqy/2M/
w2IZ6wAMbzl0VYsZO6rf9/k64JM+G6tNRSfRTp5g/SOca+g87Z1kvviebdsHwnSINVg7qp1tQtfA
DwDs6jfIGcIldIwhxyNXbbKwLEHeZPS6+9U0N5OgK0T0H6hDVhtKtYZWYYViwd5mBMRQFK7JXc8+
9s5w/ZHwmaSwQ3ThzWNvFHj+Rzubzsv+kB8NwZWkzxT0XZeGwKz5MnYZq6kdwaKmIbwhKCn/BdFQ
G9MZGLPi2mg7o6sq0NiUelgqiov8cTJMrNP0HNndrEzx8SR49kpgb87HVrbayoxmJ3m0Sj5SLBdR
y1yvQAOOFOGigTvxX5Ak20mZua9rLflFfUHpQqe+5NHZMRO7pFRWIlvwXZREDUzMtcPc4MBDkCLV
1wsn4z2zlAMzYIMFZJVyY3vrzHgrGbEhRkjps4EDFBOyzi74j0T0SgwiC5B9peeRlHKIefSA4yhv
KMrjndogXKHZg8rMErjTX+6kerdwZHjGlnQUW39rIoDPk89+LVMTnhV+581awBBHfijb4gHuLkN0
o0fCuJVOKEB0LiZyI7A4bsoaanQD0BGnwbUVDCVV1DOAJ5NF/aCeE9zTE9CFNX+6aZCsopHUTcon
MW987iPYZgwS1QnNYWR35J34H8w1igVx1ltzMs/qapEdruHpbRmk/Btpf38/rJNOl/uDHnCoJ+IV
R4Fu3HOcyMlnaMwaFvXGggslx5YavGTtqvRTIpdjlluhRlCOv7/Nq6jFTNPj5oRZ8u6zNhJ6nIhY
0CdEXP2GYYg6o8D9ipDg0LVTha7VfKMHnrJCRlQ+lBHV5ce/2rdG/fgZoJB0c9ikS4SfdkWNcG3r
Gc90yxFIMMVYZHVBlq25xCjrv1gj4Ns3garKl5M3hveWmrJ25NfpwG87mLg9fETfgwXdYHk8b5Mn
OFRH8NJKge6AXL/cxMPE1+W3g5knfEfHrN47otpq/LJgtLqrhxNYx+Gnzc5Zofl0MCH6XYKsdpOa
PNnHzXdc23kvWKFezv3UlbYuDNLpx8ABB9C4EWt4VngI+GMl2SaF+RVQ8rTDJmLEBb0SixWNxsDK
whkhZdIJW8+NHSQEha5fvlrtGAqEUfYtlZeexPFYXezNKC4bhCousZXjXJEN6c1PIV3TDLZ16cCR
Lv9eIR8+GNZss5IZN/IVNYD04KweB94mTGZ9PXPMpus9TbkBO1cdJnxSwKz6ijIbe8D2v/fDRvnA
0lpnr6htT4HXN+V5p9cy8I5AqJnJu8JGkjVJUb7IdL2dWLHbQ33yydDZ17EnQy2hq7AkjJVDuN1Y
U0WB3dGbr2ERYuVOk1oAOnQjJxduVCc1oewv6MzH3gk237JUSQtF5xnyKCSeEjrtEOepfcr1ptWB
z/hn6MC5cm4BWfRN16UguSq74fkkNkhGmn/138lbz3QdF+TZh2hCdPQ+Q7Kc93fTr1GA3JfMOtAS
zy8aGoBMwzRrwjCXCU1/GHc7njbSTwG4fozch5S+QwwmSUPpCJ+2bG76kGYlvv2cQ2ArshlL4btK
Lk2fd/mnG5QZJr2RjEK0n75OKE03pRYa1QhunvNOLSsJTA2LiwRVE/zJx+38iRx36Bj68sEDSsx5
LR2R4nF7+LDxHp1erTryWXdLHMGdOLi3uqvs/gkaq2Bbj5mUqJT6uYRzgSxlJn8474o/j7PEwr+/
TVva/7TBsNNW8JqxKmMazGckN5AwyDGKYL/yj3DzjYCPbFtUrsJkJFVpW8gyAztWFLp3lfz8iI7N
VX8PWMRTILum+0Pd5VKAfGJwI/yaeQbI+a03/U80ms9UOcp+pvDmZhVyrDfsKT+Fa8sFbF3XH+wQ
l8A/k0kgPAg0sveTM4J9sD+4Y+MaEaFtLILRQoSO7hbM8HEIhLzRcFwSsGH2KwgvLAXCmuWcs6VH
YV59iVj51bVOMahpWS1k/3s0kDUF2kmAuf0HpC8nAOS1T5QpoTQWN9ezF5VIBBiNSjP7+0OoKh3+
faMkszGb4zqqC2N5TMPrPgRyCJjVeUmxUbouEi4xz5iBFAidE5YhI9kdg000iCxNq9gnxu+rwJdt
EZVMF4Lv9t5vgsE8Ovec5/l4HJbIT8Clx310n1ta/9GjGLRw7+qb5nqCxAKXkuEysE/XD21xcmTv
Do1KjogfxOcs/FZHRkbOieitmlSPcR+nnZDt+XdTnnr1rrCA+G7RYHJrVVTSExDWfOItpZlz2MZp
6s8kw5D8r9lEpK1BxF4vwImPGOruM/6iv2UR07sdx51yscv8zSyoWy0QYHmQA7KpFmIkhJR8rIv7
dEyv9cvrGqtBGd3vxsZysiKdHCOxDDWxMZX1vUHjsiB5In1kcz8uYVYvl1NyfxjXx9DbHIMJRW3Q
RbTQqzgjsKcvznmOz3HrxPSVPZaA+oQxguw8j+UDEfLdGZN61BgwnTJPtXSOg92gpuxLJ3uls9/0
LNbtc2/hWjALW7SA62j2ycV+kB0pcwbVViiUbPsQUwFgezGhOZATJea/gOTi/I4nlo19Ymtoypkb
yaRGNDEEmbSmg1RwJNCT/GNbPPUvGBy8mHwA+rCUNNVHAy+NMC4XrZIfUMd4LgowbIcL4Wlrw3Ct
8+y4+zdC2iGT41vtUZgDQa7kW0oSuFc8peSX7JrUiAh28J/yYiUO+5TuXPDIyybtXHSSQbuvWlXK
INIlHCd+6Rn31IVZGeLvjnI3fcOxD7Hpkle7wR5uEf9/at+q35Y1qhY/2d++6UgPxzOZZPHGcOQ9
cFHA5YVsVJZKxLXju+25t1wFNXleNJ9Gzzkb0Va5sGiet9ajVuHp+0l0qQtR7385fzMO0CoW0fVf
JK5+j9LMKF6Xbv1His30eedV+o3JxJAVwuZzBLd/66nmLY1Pr4NikbOThwh9gGjH9p8tITgTb5Y7
Wj/wXn6Th7y9kCQzAeJHecefkjWhUrGdldCMQ/0s1k/KsGfFPTNsT5igTQbbsf/TFEiZsAO6mrjk
1OWMMBioEoDbPUaHYyKDRtSxDUj65klr/f8wd83rdPvhszvj9Wf+DOq9JPNrOvjKVa15GkTQ4nBF
UhDh19RyV7323V+/v4CNAftKmwQxkGdeH68fPd8VcmqzM7HwaDRG3sxcLIMBQtq9JnV/5lu8z7n8
2AjfOaKRn1iJBpDouX89OCSSMgdFlI8uERYpwmUQ//1/UOsdYeFuPURuH9gUUqCrofQG3EKNolXn
AItDZPHEEJtOkl0b219hUX1B3DPcE246pinow3rHJIbOwevyBPcIc1kq+CVkWM8bIH85p54aPqDD
hq9Vuwg/hTjwmw7NyPp41OBeg8szen56X5ncnONyL6ndLJihRvnYuRYAvcJpj2b4UzpKZaky7+Mc
K8ukQWtFNhRVYBQ7JcVDy5nuS2Ko7X6QodYSupp3t1QArrxI4U5JjRURv//tUa9fu7yqe588cHVm
Z9RmANSQJi4p1R6Y08kwFjm/TjVeSzSLp+j6Iqak5u3Ze9+8cIEqJ408rUVuBx/GoWt0lCSrHJg0
oc6EdiPLcxLGNPyu29b2+0DBWFk6pe4VFneiQC4p2ipvRYTCEmsgJvB8liqL5TnGT/8qFQAqmjs1
RO3+Zfi+SqLi6A6Wtwg1ERto8eS41JaJlXEM36VFpAau1G/fsgTUONgYCSQkUnlA7k5YKJ8Sg92i
5AQmABPLDa/EgPUSvVIxHW0FyOItEMaKKNMNQzQIMJ3L96vxQuVtrHnEVI6X951CGpgZgH5PX9m2
FfJYj91hSwkVtXtNvxElvRraz/1VZyaK8mciY/tDrrXLwGAGP//W2dG3EoXgEuWjJoUTSCpxSmSd
5+nvVd06dwFxOrE1d+Lk0hNJSoaLMZZAd0231XP5o89L0pQ4Qh3eu3OI9ScTy/NSHHQklMvU1XKE
9QAXsjsYqUqrsWZ97naJn7mymYbGLuWMnZkuQTNO6EvocYWVXPfLG1qvEVWceuBUOtmY1bxbl9py
nSyrBTph5KCrxrqg+vszr7c1wMiAH1czIajHu/uNV5vOHoyLvBqEbrbuiw4fx1yRdw0ruk9xOhGo
7tIYLiEP/W9rt4QmQ2+jUD4lnrJvm96Ktcj1b84u/3XulPS9AZqNqqn7r5CNFWAiaP/tIE4qyVcH
0WX0ue5izd1+zT/vPIkTT3emBrSmxkI63O6x8QzeOGVMj5lVqF6IBTlqYbLtNo1GklQKmIp7005I
qE6v1cXxp4b16JRMnP7/+Vr9LFo2ba6nLEhmR3KvbWCmgnAUGPeTCZ2BrL1cxKkuc5/iV0wF85ta
1RXV9C8QuwYEX/CrHMmmT4M9FyuhcsZ+aayxy3JcwxNOYxHaJRpRg36ghbaUfKw7mbARC/xFiM9Q
FYRvqivV5rg3kW38I37PRkxmmmsa5vrHNzMywmg73rc+dzpO8NA0g+uYC424uORoqW2qFPJ0cQfE
u+TgdHc6jzJz705IEDlSqUeM+Lcl12O05nNbQEuIl2tu2zo00KHI8k1syIKH92AlUosUVmCK2d9e
f0FrIffAkaURMkvItf87M2+MAXdG6vME2+xry4DVFPRSP0iIQf5H8hFkhPyadmMgxRV3yE5Vlakm
aidImgnVvb67I1ALO8bD9sXmRtbOnsYZZprKvoMO2xhfnhZMA/9kjw3E+pATtMB1UkUWSk66XRi+
tRZAhVAGDXGyTkPuetEuILI/qTknAzqQhJOQODSaEX7Ym2f6LiNiciVPAHNls/hrSRAbMsrH490E
VYaEgs6CLfpDIzik3y8Cbyp9DThY1HE24zGSWfpHdlGKeLbVAMKZYdUq2rtNS+Roi9tst/BQ3Deb
AmLoSANfUQ0ceqLHBqLCo2pAt6OEbodi2DNh3RT/TO1ig++0PUP+hXfaAZNxokId8j1zKy9p908O
J4WNnhZEl7WEYyd1Tv3JkORa65YWhNBk7ZRD4OnzTJOCu+0Yx/TkqG1/y16O7Vwh3CiLV2dRiDxU
QZVG/Dk99hfBBfDyqFVHS4npAg7WdZXVX1/ywwQY7ii7nP/Yx7Z+EOXMXIi0Tz2W/VX0Pc60aEbL
V8SFj8dsXVVHDnU+iFChu1NYFerOP+B7+VJ+ONVj7HeBtgn8RblvAUP/I/trWfBkLlcFPxfVQDGh
/jrN0axZzxTwx7Ba1pxdGPtW0u9DEMDX/6eP3Vc0XG8L2J1Cj8HUUxj8e1rxGslo+DqDJJDz+KIk
vbRuoloXDX4erjQNkd16dq/HYwq85SPmGLrukr11z6HEU/vl/OPs7yNtTjQOdcar/OlW9TKS32vu
kDcLuA6k+IwlPgNR5l8stftvOjn1l9/UKblSVI+yf0jgoC0Cj36u3BeVqcMyQFXcL2UBRQBhQpoG
SWt3e80Fw5OJV3e/gWAV/K+pLDLJHdarHCkKRdFmzDXRG+5ZpqvoqnEx6Cyt/iiEHUTjVEQges0Y
C1eHyYlbFjUcuX/QBGXVdmrxRUL5tc0Ob2i+l36YbLCx6ePizXZabRSb3R5vsjCCCXODSl/NewN3
CptaDJdXotyQWZMi3hWjqxZScOcXanBtFLpE5BzzrkZBLHT4mDttwkoYR0pRGIli5VKvVQ8ZVIK7
9EjpDow9ZmAOWh3T/nY4u+mxKKuUwCA9JHyt15QDSa+qRroWcF6t/g6uKXoFvr/2Bbo5NHgTVHxz
7ssSPuk9E6gaSC5rCwBYg2lboj87zvwWLEBNYO7l6+pSGEu7Fu+6tLNl7TiSzvgqwJU2XssafLlJ
/X9JzKOamo76jJBfZA0X79l97uxj02wer6eOJYJX+3TIidG+d6v0HiI416VdfOXSuvCVglQqB359
2Fyig30pIyuep7W+rQ6Ux7Vw1sJMDn6KjDPwQcWHBQgPJe7BItOXGdefdQg7aNHelSTwpurO3YEs
j1cXfUYdrzslInYfYMKQp0AZ3e4odVK8zMiAR5RyVAuze6TyQPzb4D8mHsZAk7dMzMyXMmtInmL1
Bi+iRM4fvmeQJwXVioJM4EzUuKSfH74ZPT5xEAMZMy0jMEaqw7PhBYAM518M7BkdvzFVjho5OrsD
ga7iVzD3cVYeFOXwoQrpFhcWO2dimOoNrvKMDXjZFZvsm3KNrQsx/KN6Fo669w9TAO9pQGARR+Cp
0bg0dPZ472ydED9IkyLwmyVfxT6DfxjmL3kuGdUCaTex1hvzKOuF/7KvTJf2dMJpWfO17FRdvM7x
0dFgcU4ypy0K4yCQjYWua6uMnx2kK5SRbq0H6CNv3UcnsR9TL/ocdFloCdrXhvDVeg6mwN/i3JI1
dMcNVxNNEYtmP8UzIPSODnGmBTyHlPeHVFk8yK8E9magfD10VSnvOEF6VBQsSwyFZWmiD5edp9mA
BZhRqEvn+/GwVk8p19TwQf1e6gpVK0xVEjF9wz7yHBne4CN37cWE3pyuWklKat7hxblayaOFAQIY
o4TWdw3WXvpDE1cHf8GMH7ctJbEz4MpG/hfsgZh9ySpqzodgvZXkMeRR14AD86y0je45yA7joI7Y
zC7nyopGRkIWXaC1+HG4AYJVfNy8zKfdNU6CjoFQWVCmVw1AEdShvu/zTcBRFf8Y3ngEDVZOWdjK
SWCRvBfeLLz5Lnnw7kJ7TQ/ox7OfZHv20CT35UtTTgoyQR4UMnk01uFx8Lco+K3CQYxCxOdy1BuV
iP/kBZBA0uBPAAYiHfppb4OmNz19nM39QlE9sAMRXnI49xgJzh89K2ZnwV7X19468chml371OakW
ppyRodyPp9iGR0aHpwYA07mXe7+Wfn4K3SfVoQKwAkODsXb+aTbchXlTYPZwocIpU5kSwTabg50p
oRdnbsfYwCKKX+bJ9tovlKamj+BlO2l/Vagx1Rmp2iCp66rcLm4W9ROXVEtlH0rQNRysuvqCaCr9
9ZYHS08MLFUWWT92WlVdYRm82RcVrxiihYXZeOIvSaMe+xILdEB97LXnwuyoSN6mwMlvO3fbbtWz
Baz9/gDJK38VUrdgjWKjDmhw5J09bk1Gok8J4oJyk86tJJZp1AHAjjOTA8qYwY18T3Xd4reJMSZM
3P13dq3MHvv8c9/Ow5pwxkxZI6TlE8++yT1mz14NyBEY6q3MscURf9oSzkGJ4j2kSBp28iuNaoT8
vTDWA2PuSZprL2fkhLozRP6G8MWhTy7U7n3C88x3VA+a4Q4uWuk03aFk9AWxRhIO5rmEsgAlnNlA
sdO8Qgm3qKzjx8mfxzgAfXEw7Slj50064XzGYtqokrNmLwzuXq1C1LgO0P11SOg3rAetAd7gnDvZ
ZSbDzpnDs2R/sZExUcQeERwxnnvkEZFoEE9GU+UaQBUGfhSXUsBT8eG92lbOxQg5g8mZQKufy851
lrTVn4/wQmImd1OL2h21LezGWwL89OPmVwNwz62cXF51rie6PxgnwBaJ5mT0yMujeUTpFgwSamhA
lHce0MA6PP8gn0VhY8KFl9Hkr7Don8ZWx3lz3uC1o0z9HM8lfC9ZZStnaDt2L3NsHh+VPFP0WaMl
l1zTapgDTTaduM0MpAAEa3BmQijLaSvTouPQE+iJ30a8YvAfRZT9ICVZqsuaZ3bN2jmPMg4VXqfD
QJBD5DWXM9N5tsefNDvvV69XV0j4su6ERLI1oEmDPhpPTBYx6nrd94P0JjzOKO+5DSNYTtVoTxRg
gHBzVPU0LmsVvl4C20LDV2bahR7D170FXKY9KUVbYrZL3ZmJdZpTo1qBrt+eJUn2e5iGo2IP/7D1
ZANAUNoGJTkETXeoyEqTgecLNCbfCJsIGxzfUSI4wRW297l7f4njFQDQAS0xTVVFkSIY/cZaayBP
jNpWmhXsjvmlXLad+fzHqAyDUsvlUIR3vuD8za8Ut/sBUUXG3I6Iua2u4is+1UG5xr1i9Kbqr860
WE2GUxAt+sSHEzl4/Zqv6gUm+tiR+s+Am3pYTiOm4Bd0cPXnG+wniH8H1Gadjv5GdBiqaP4oDSji
wB9U8P0nCat8sA26B5gEGw86a4W0GLV7LHuUSPdbdbevIPkrx8NXchB4aMFr8YzzcqSq2NP1g5gb
qcbyJBV3EE0AYEH/ru0S71my+Lxrqh5S7z6cLnUnTMohQKKQXPQsB/Uy3bMRtt4BIehJwryELbRF
TxSmoRqfm6WXf2aBL72jX8FtQAyzbyfkpbfzPZuizqG00nAwQRQjcxaeq45GybJ8LeYtqQU9vjp3
7jJ9n+snSx2kKe6UMW9GgL4zf/qkoJRFFBx3jP6i932Yni4ex9PSnyEIVusuEvDnWRPfO7pTj80D
cCJYKF1z7jouGyZxlD7PH/etxiXGqeMwxkrUo6GSVUxhjmcF+TTpOocZ0zjzJcKTDR6nHCfjoZA2
69ve9yu8N0Nf0vbbYN1rj51hmB2OuSmh53mRBnSXU6lKHmBUimWhuLpWg8c1mrt5tOFBgdvQAcHk
B+fG5ZJzFvb/sAha729SIYz8pKgfxtxx5k0/3SowkTOGYTNzpr2iNWAnaD2FSrkJaL1s7pNEO03+
FYBCBRMIgvOtmZkkwS35l798HExixGgF9VRwLw8929cx/hDItqSrsWt/cEFhevzMt3u/O/Ac4JLQ
8NyDlbz80UcwCQu69wO1+sUCacZ8efMth+BnhgKdZMTLVvTL3Tq0dR6/+b+O/NVS3h5E/jfLagke
nn7s7zQRLdRFEa5bMbF+bIn9o/dXwRaBIrtz3gh/RreGcQFncrNESkfJfgOJTuxcYZyf4rPLbfCr
RJcHPLV6QjY37NOEjHFoVFDAQyQraNjkR2qh9V8LFMnt2L4sTvwsnTecScaFcaRG3ZnSpT7oijmO
HuBzBT0drjYo0LpHTUXI5jNcBRjAjXrR908BbhIL7JFNH76t+YonXHTIiuUzTPUgM3P/LoB+HDWH
AoF3aJssDR2g9gevgxGbuyH23Zk2fm41xLMWZEuCizPj4QB6ztdKabumGcyEQbqbdAsmWGwNOx9V
FAw/eNHPyW0+hHAyaorP2/BUy6xLu/1svWfbptJBQe199SDvBE2dRPbQ3HsdOjgNZpLG6jtFXyY1
2pMMZCclcPXtRcAyu3hB6MHd5TtVERMU6uuuTHQ2qEFryo0gt0v71wrDju2mK130CPcjkBg6gj0z
F30AJ/R1DI8D3C6QN0zU5fjY8jXT8yvI3oxYMDURYY+QwlaDGiKFOkG2B1xoaXewYQggpGbu7A6W
hggTmm0ciRSgaoVHK+5dAQ+fd2cSFSZ4r8snZkKsIv2ZYeSTChLAzYRihdUT347aQztLmss+ahFu
DZDGSHtjTZ9eUhQxZsHF5VSzAXuXbEdW+pMgNCB6/U5mFJKKWwz7UOfVAM0dhib//3N3seMTewAp
PEHMHu6+9oc9aQIArOQ1n6WU5i0Ua2+cjVi7AOxYrUxHiTrXwZeLQEWqQ13jjwgYv7maHwtyp2Fm
pa7pw3qvb/QNCtj4TsQdclmA+Uk0avdABIKseHImdn6t6rg5qJx3iKq8ThxSZvuTR1uLi1vlp3Um
+UQNjcpwQvlYpgyUKnVzzHAPh7g2yKNevdOdOgKyb1x0+5Nzf5PX6HGLzvxKCo0b2I+jpKUYFMUE
Y0IMNVJ3ZlkAfP6l902mkh4x2u3u3eLLr3snoHCoRxOIesMf37GCpZsbBZalqcIlxGMB7tFEMhRx
N3rIh+AEbjW0+UKfRHrJDAwjTqenYhkiRW1U2EAEIAAvZ03/KtwVjayp/o7QCBdNbdVkNg5JkX2j
YTRv+QKjYHDNJaBn0GlooOQfrjpD1ruQuKRpyEiSlSbX/TjfVfTVMGlDE0SQD2rocVDDnJ4ympEN
8Fk/O1oPbtymub6QjciFMI9ZrXcc2+Rza4JkNlEuRGpApgTT2DeGNW17vs4q0epsy11TaWwtiH6j
n/MN9zbt587+sp8QTrgNCzDrAn9G0noyAFbApgaOIeIdJjeY0VOnTqcjFIT4vYI4EJ8zldRzraUw
q39TOt4uoowKdNuglt2MLeZ2NH3kyr8zajGqjvKnbH70lEXvXYAtsntelypMmIctBURnWwndGhhw
Ti4ktQEpnTIgvqgtHeKA5k5WMpF9ysaXt93hT+kJG3prFkg1BbR2W5qMvj8k1s/L3sif+Oa1ySGc
yzc7Zb1P2MzwwEcJcLuOe5Q2M+YutH2DDkgO+PPlZ91g7PeMWEWvgikxStYVyuV1X9+hSl+repS2
GSbUlnAlPoFAYVFe8nj5VXs0GTLdmH5moMDbPGWkiMf5sL3AQvqOAR8L4JozV1fHY9rQ09Yb5Ugy
G2zJfaznQhVXtMyN/9AKOz5cOHi01CfKp1tOPJTX9tc3X4d4ICBlgIlLTxwiGhh8kfwu07oSZFXY
7SX2JhHuBqsmuLn0OLzFK8uCsZ1mMivrQ2i9bOW7VIpSep22QwFrGuZTu4jsVN8XqvDPVFfIHNZj
GXicvwfenMOwUbxGk4na9vLyexJBT3xmU90ygcccnlnJVYvDpC3NEsZqQiUGm5xrbE2hueDT4g0+
Z3xgjkl0kE1A3i1QSAdEAcyF+atBN4kqTcj8AZHUvfM0gQJLcHxpq9MJQmTEp11A+CIkoWSTSkl9
pStOfyk2RUdnBuMIbrtlZeSjK1bZ7W3UUL9GqTDJjOKz4rPwFcWKcSf9S5gJvFwTTaAieoHQjBXk
6oCVbRCGq30TzAbo4O4sZl4XlCfP3HxFVEtQ5UHjgvdTjbPKtMtAZw2DED5FkCx+vWuaQAtdwlaz
UrBt7+eoKX7ZBV98YHj7jPRpUQTCBTigYmgcU6q70gpV8tyrkGBp9m3XfDaWHe92AyvmbIZhRmeW
G97z6apyxn89ZESCei396j1qskQfrvCNAoSGxNaOlzjA9tCOwMsj1G9jw3VA5BPXrbWoYEZIvl9u
UAnjKHtLCxiaUN9TLZVDnx+VRemDVpcoIWFqk6ryrPvGV5atvcgSPfNstBnuoIxA4Dk7rtfIxavi
B/tuhRRgFHgbFgCy2jWf+wa/s6muQrOxlvFYSq4ecnky5+f7LKfp35qFmfW9g18Oq1j1T0662cat
prdOurqjtDOUmNgB9Fl2jR9uINMsYHM0dmrVDPLkY5JsloWCJpVQrOKkW/MUI19fzfrxruR8xDx0
o0QMwwE3IQHMqXkuhmnifOgwjcmMfhO7+PUyTc1fl1ySI6rrB4kRkw05MOmr9BjYuWX9HCb2mE37
/JCNbdmD1C1nQUJRqdJsNOtemiDVGIG2fsA/B+1vwl1C5U6JoCf/rGDuMr4JlqTRxy/OH6yaeNWM
Eky/2uknKEbg2zmwUKzdo2aPfZ7WBeNXiQli8eFOIK/IsGZEnm+/RQMkxoOoYBquK1tE+dBzvWnU
MQDXlA5JlRgVDWpgMzlg/9I/tT0aYvWaln2A37CQA1fwx11Xtrs3PXeV1wShJYUwNDMS7SnYr8NK
vpB/yhuDfeZ/secNGZBr3p4zXq+EvF8VUj/jWG7d2vILX78sY+PKRuyLPIXuBRwtshNdySalW52g
t/rg+2+wQZ7tN2ydSZaJ+MCsHayP4Azh9WSu9KMxgQHTD0VtNCnp5Cqgb4Y0JAdVPkj+YyYCp1qb
DlD081C5yeS2vdP684LnxGl3uuHFSYCegwfrxEwQxnHjZgGhrct/+CzDWu9uRS3LWGW0wE98kaR/
Q37NqIqNRR+ON9upIOwcstP2ZCPB9ie3/JyLKig58bvAw8DhPy9CZ7DwAcdQmQKay+dOstQQgFek
pIyDHuNzaf6aBqaqt6oyGgxxLUsz87LFyRDzsGu8mfOazUZaMCo8Rl9zr88kUDKyAxFUMLfN3Q4C
5PbqredgeFjch+SBhQ+c0Da2SNGtoza77wNfMWdo4i2ZyDC5TdNSleNS/iha9MAy+hZ3tK14v5nB
JKHyS7Q1UKM1EB1YJ+UgqawFlS3Uw33h9DekNnluFZPU8hQ9k4HqADDMwUzS1xSoCDQivQNezaJb
EO3DB9ZgNzUSCozW+QQ4dZy9Jp91V18X/sRb8OCdi3aJcn5PehRgZeN14Ih2SeZ/GqYQMA+S3yMz
ENsB2fAbknNwhoM1yX8pXr7iM1LdtvRbI/pvXRpdsb7rJjL9VWGmA5RL7ZSiu1dh6wNFHwK05yOu
/DUNl2MTQrQeTmayD0Q8i6ZU+qk3jS0z9+ex84VfDb/jAESOAtWu5uFGn3mT0+UnwudDm+/HlmND
KpXjuVQoXMJvxQjjvACiXwHOv+KtWKzwvXI25Ue3375oyKVSq1cqe09S0xku/n1QMx4keqhGWvYn
SwhiklwbBW3QoEE2RFGBT64TIhJq5uwl7Jzhq5uoM3gDn6k4Q4in1WMN4qGUrLbbjrvp6ACRYPsV
3ItHUlZnURi742pWkX8JgKHihEukLD0UtdD/rTurUAqyeuZXzEijGhB2bfndJ84V9A9BNcg7ZrW7
lBBQ3Lk2R7AYcfMQvST79KzwIFUeuopmt9EuEzyq8Ri9+HErZXTmh+qNKsVbC5MFMtA9A8jXYXyF
KLICiN+mFpvIhydCsUGUZLRGF7jhGbvbdBZJxD0j0jFNr2je/zk8EUyd2v1NXF9WLDJDvyhAUZgh
BcM5QjxsZ/tdGdkj1MjrmhRsZEEMqXBBw29kmLZHAsyz3azUIXE8o6CMt1yrpR7a89z5/7GYhKOs
EU4swuHhdU8HfFnr84+C7pV8kpQekiWzXisBfrOj6SWCn8Q28TXF2QSYmwDvEV9tNDEb5Nk+4HnA
IbIw/B5VUqkl3HjTjfHAFMiQ5Y/j5A/MzwlFzArRfz3/We3GqGqlkUdaC1f4PcvQim47ZBiUGD8m
VMKcJwji8OfYma19Sbthd2VseJbKddIlZyhKTTbMIyNoECfPOgswAGr7mVhszdz+uS907jH6GMFX
H2q3WxzsAtBHxRjgjlKH6WbRRpsODZY6PXU3oMGF8heGu1dGnQzVCL6lAXcKuqO8ygO6Gty48/jm
Pwbh87JmeCTiAuYsFJmdvISoR/InJLGejwoQvK102m/R1ctb98hMai92TyOTVz4b0IlSZwT/XE9L
HSKbWgymek/+/t2fHT6FHPUMVgdkDv8/FYJVBG+uzCCG5Z4qyxmwEgs4aLFnFHZxh8KMY226q22j
YudYzsHBt06dneK7Tz32VdlyrURjZLeKGg5g5pv2p6cPyFTuhyP4CAuiEuxOfQK+9jRuOomy6QhB
hzr3gEotJAkvuzqBrYig+dyF3f2s1ORQP7P+B9BC5U+YyOcw2fpHkUKYHpN3V+UCMwDuo6BSnEDQ
Syt+SvX66Cj40mW7WqMb8cf/3vqlc4JtD7CT7HQRY5kUhYxw09RS9FSZn5ebdswTAb+851jPT20N
Fpmw03XVT68I+v+MTHvZBGglp8ldTPj5kFMbqNU6YX2R/w+VYoARO1uFVKMqJAYaEU7T+XPklaR8
GuHR5rrfA/975AnFBVYgpFroV9PrHBExFG33dbEACHxhS1AOwg/swuf0Vk/PpYQO0GDjkuymMo+g
r0rcoTRTSoFZrqOt2ZmUVRiSgUMZRytc49LFJmpOH+aU5P8sl74EuqbqJywOqsaezxksyz4+3iHF
hp77uD6ToULIaksEeawGxqhoV7OdG9X52tQYC9MqOZQFTbJBoVneZDVlGQerj//DkzizDOFShIcB
3d50K7FRfZYKy3sbmHocvfpMtBjZFrCbGdOUA5y1iQ3m75PRXEE4xWwV4szgwjGgRcJ+rFc+vX4h
RxEGDg+Ae+YS9sY+ZGkjBL+kANesNi0QuMbZ2OeFdKccjjkcC3qwg06Bx1RD0H0iQbooNEV8Qhha
gMH1jjHX+3CSLl7Qgia36pRLKhj0+ZCi/h3vbiZN7v5s7vCboBtpp2mgCLk0+Ze6iO5BDekJkPIj
AhE4bwgb4izwTiqLoLxn0TzF6x4fC3OmKjJ3Mij+Zz2QeRbLyP3dd3Fv946O7I0NeCyW8XghCzL0
zKtZwhWFlwv/tt0iJXQqmrxPkA3vigm0s+VRvBqx4SQQkrRnvLGGVn6Pyv+a1CPopGtv35wBRrmH
g4kDdywbCL7k7oLXyWqhohkWU9nzmPb5PqT3rYwZjaAjr0uDc6Taj+w75atgaBcxvtNC5/+rB2wQ
BtLQbBXh04RUolPW1FirSGM+wtbGEGwPnOrPQhJkxg63+spmNyvL4j0e6wNpGSvCLQbLKc4jkaSQ
BfjtglRzfhs7tRPQegYDYMjTg+Q5y/T+obPhklg9jZgeYq/VHDJHsg1m2NXjU16qjWfiH3uhxoOs
clYEXJb14W7MIeLzrX1m8By+LIswb5j8184d0Lf7BIFqSRMIwkLQogUFSTTP/dkZdle/hgH8cGtr
SKv7EsOGTy3E/Li7URts3FBWqPNrTUCtpWBVkP/8zQN9riMENhTMIOKLGmrPSLN8d3MubPtihyRx
sxQtuS5PKZNbi+f7/V2ilD2rkLO0jEB3oPVkHmAVc9t/Gseh+lCxgXuEQIyL/hy2GbKqVGcbgb55
unzFO/wgdQ+G1PFOzVm/BzJzRbHLN5zQAT0T15JaLwpt885MACLEBmprjaJqR6yE4zN653pgHJKs
wsq+EqV0Zx+ABqErGqoKMOn3eLUHRLHwoZ03sZ0989Qvd+OR5P1b7AXp0+4Yk/yV9Y6bgEe6+GGJ
V4kn+irI+EjvZ1WvHyA19XoJMwHafgWehSosM6I82jXeDskuui8VF7qrh0D1MmJPsIzniUQ7EAjI
zCsQWqiMxCimT78R6DVjL2oKq+pDkXVTA7n2nZD3KaMAqoE8JbmV5WNB4rafyA0hbMsNIO/Q88fh
hQjJAAYYbH3FNoVqO1IiICdvm3wKjN5m4ANYoc07FAfqnwH3iaWTiRc/afDJkeUmk1j/lDdtLHYo
rpnpOSA/3Y0QHGUQkX1q2OFtmZkQi1UVHC5wKOoP2QbFBlVgB910vPQ9Y7CKre59uQgWTwcE+BYk
Ltft9ulFULc/soi+IMXe6tiwqjfoH+fs+3qfc1ANYMIAGNsC46+Pk8t/U6EJudDDiuk0Jv3C33NH
aMn1+T39x88IBcHXc1EeYFsHLod69tyunCWq0pJZ3m4izaoQWhyQsWRKj+2rtZXrvabWVCUNhmiv
rno5seB32tzF2Y1i94eSX/7eDjAdUoO7nHMyLxVcLyHP1IWvSi1bCEP9bh7w6yThM4yhF/4KOvzr
fghsvQ6XGuMxOZ+hieHZS4Bwi6YcBFFaG/hqdZFtzDwJoIAYzF8K06sMvzDL+CUvcMXmFB2KP1vT
af5rdlEOLm61TkQtZJQ3B/OdursJkRqnU1ZDY5PCjmo6cYGB4swfURDjgpSqtODtRe/4iM8jBrxy
EObPVQPd4kGu+S90FTLb9acAdj+2dp/qk7XL9FrUwi0DlAdDMct+yZs4nLziOf9esdomDqju1jyt
75cd46AX4KCWpfF1RCAtZFZfWiqTSSzgYIponRmop+tJGrNWTEmGJmJeCkhk/YUqwWcfgwYwK2K9
BzAEqzZiWF1uwt0ovQ1T/w1YncagxjnhEjCPAk14bNig5QobddaEa8mHDUUvGe2f8FwQmgFEVoGY
jCvcv5E+K9aDvpwZvL26TfP/S2U/xn/B3p8J3PafDnFXjNRlzzyjdefoiSyjrmKRi/NxfaUMl/i2
NFcP5M/Z6vcOWzZNkIV2V4AdvU5ZDcRq/5EXh0am9ItMUYn+oF3i53e2sNgMsCOCgaYUNkSluzzw
WDoOKlyAJZCcnj81t6YJhpLaFmtf6F7jQGY6lDON3QfszcIoGx5YmhetOO0OZZWqgHxzZF1idgcO
f0l02BRbdLtswzfJ0H70AUQZk6c9Hl6T2yiwun70r2Jwwyg5ECnzancOa+yZcGQK3bBcQMXY+Wyc
9+Sxva5Lz5IO4qxXFibbNqPMuWZW6kLvKk8D0UKbqD6J7dr9TPPK06w/yd2Wr+UosYrUR36oooj6
Z4iNtnJanp9tLJlh5SmSO9+9oDiPoQzBk364PKmhb/5lhAOtlthHQprMGKHb95dXFvTz/ablKZF5
c1MMgtco7F5r0GFSs74UYMPvcbP/3BpZ5MzYLPpYRIdXaLUWXa3ysdB4V7opwnVB+qq9zMNqLnQk
N3JwULgN7pqPJNzn6e2uU0pc3Q/dP3H5Kvf31jzpz1WqfyEdqeG/y+FiJSQouVkzHg2zBzmEmq85
D2HgjhAl8Xkk10YzYDtjYYixvRIIj/s8bcyn6uyp1ggoOJD7gJLUYOYmvNuhYxIeQbM2qepRfhfh
WbzL3CGRR+TKsspFd3MiAtR1Du0rLJgXyo8jI7Gch1dDANbemNqT0VqWfQDvPSck7tN+d4Uqj+hP
ThaPEA7qDWQ1PNDbCuPu0TtvAw/JDFSNGiLsIx32qXMu3NV+zUC+pHmwhhW3Y6VcRcMc78SqFmA4
lGbtB4pgBSlYT2bW7BWKhagbu5XlVR3x2FOF7TsCKBCM7bpzNiSj8rQed2y0zzle20eMDLTNNjaV
+h5m05FyYBZMfoLnb7RQTzNjnfkHsqzFAvyhiBoeHb+PXZcS8ju+GA/lS6BVMtHNREKcU3bsDpsz
uv53z5fwdM5Dn20m7JJ1V9zZpT0VXeZeauDu0cKSNpc38eNKVy8dnai83y5i1q1cb3i3k9fMwNEA
QoO7867RbrE2plovVJbZWQogmve1M7YThOGaV+ztEPGKrAo13Vhzwg94ZUUM1trrHgjzsVsW7byu
Yf9XOHg1u6vDapn3TQmkfnvxDPzWXjPvWBBFAbqKV3S79Mizx6pxY/fsaGlLCOZdYvwQVwulW5T+
HauDVvXkORsb6LRemQ5V71ewkoSVrc7Jjm3h1AeJ+vkbeFeP51yK/6du5LI0ngodJGPvmSzHdyfe
B0kxoGosza+S1k3Fg2hOO/uVLTUWsk2SeCCKVD9nTlu+K/WoeGtnptvjJJNeCfIFgoKuYU63Ilp9
RZreROSj23vOlflEwD51pjClkMyy3HZjqPXj4TVC0Vpw8zpwz/kc+XMnrhSWtzsW9yZldJm3FYCw
FP6UK+akWVGlaArsdt9uzrRt/I+Q+v2VDbtUUGAaXN9rILVZew2irn30CaCKp7uARDSPVikzk5v8
MHBhMNiHATK7O7TCg0B5piEUSHAhXwL951oiWNacSY9DnhDpiGfK14TfXe/J2AKCd1dXm+81yPfC
JF1hL6QUsZYEMfktjzjImlgeVl9+VHLAS83X6PqH8iYM6PJvHU0cK5EGW7tzBzgLx5BoxKYcEZFw
XzK+kwmcN4pKGgW+Ogvv9dbtMOMkRPVSrUiWvDE36cLoO5n0iWvHDjh5J2mQFrphkjtG8quaik5I
PuJf7q9PlG4uw+2LoJVcs37ruUgGP/3NUeBwwPeMWG1VK+O1yFmrL9SMeXXWx8rIfVVJqL3H9Gjb
p0fyn1/nVnD5OWaqNmLDvWWdmyvzoRSLQ66pgy4HaZmtCPsdM7lbnSoiOzmztl1GsHpK2GwDko8J
Ae9DGdbH5JzWG6PEDL6Hx2otnxaHIL5yw3viycQqgbsyV4+EYnvo7NtjmZbJpwPVSjnvaCG+qu0n
L+my9kPHviNr+jRL/+eqk456qVTn5uMvW1cRkWwuGqhYcjvABrvhw8MPOUlkJ29NjSKNC0GJk0II
1oc4hNhJpDvD0c+yoyMArziqCWSqVPkNicUXLH+1DZu/qThFUKB8jlLY74Iy9Hf9tAJlFa1P+puW
AORITmfpscfFD+1V7/jUxwLU5wT9bFbCqFJMETD2/oXoL4xmfEnKo4kLdwz897RJ/x6taAu729Lb
cfI4JP1bmUdKUAf7z8JIYIHyKp9+yHHuewKETAbk1187XbeX2czuVNUFSa2F2jnquYc5ZTS3SSfQ
mBiBvrARnZEBZZwff42TdKosKC1KfjMpWmO8IuwWzfsPp2q8IQAiwYrPULOBmpjly9yvtghMetOV
jGxp01G0qn28e6998muS4CJaAjUEPklRNFcIy1LuMg4gDEcJvCsqaOelNWkkrQ0Xk0Y5KCYz6MRM
+hlglYlMFn5oLcpdFAcjxEmPo0zsCj904FJoLb6QY5FRLxJGuVmPJ4Da3nuyPbkpNTeZyv+MfYUi
8EnhnqQXOFr6RS9tQqMMn+IFcgAfaQYAdyfjMxBOG4tvw3S1JTCyOcwtnmj3kXHH6cPSVSktQ7Jw
xldsWRr4J+IIDXUdNd9fmAw471Hja7XeanzSVdEPbvGUDW2iRLFddcrtkCuceqjpcw+tF/9byjKJ
DgbQKg6oi5oJk312/aY/ezxsDOXdmKwJhYIZ6z73SOvPwo5fShKJV3vrmZDEJZEmb1q4DiWuScF1
E6n3WrL10oLx8QTg8RI3A5PTrysEhs9bmXUt0cvyxnvS32rAZfEGHkbTUSyY16m2IsF6eRv+c7Ij
nGcPNjB5AJYY4fNNfxi8E1GtyhG7WXw1bglie9a1zhElyfEAxtWRF9DRXhXyrzmRsghyg0pEuqxt
aVP/bXmnMlxruZk6F4P+M8/i6nHYGz15YqCjzKVaOWMpVYDRanS98E/kOB3ozltZ5x+EaTp7t7Dp
d0WXNeFsMa1P2HxRWxHL0MiIG8sySXUwjWmwWU8X/nAk8tCSw8n7uI7Hnhfj/c/RQcB2ufnMI2vl
ALn7AcRYZJn6KCJ+wOcNConYBoIguVko8ZSv/A+0edROYxnZFDBP+UKI5S4QIUMW2aR4m0zUeboq
V8GDlVsnMdcmClv20jgsr4PjXOWePXmFTx6ct102p8xTeSMVDzmclZ1h9rT/56SL+s/Xwz0NQfIq
SaXPO0nc7VEZO+n2UAhER1SlFW8jqxgfuB4nQD0Gusuy92nsUGs47FVbqRORf09qTrve5czP6tOb
dnsDNlV5XPoiSutcECkd7jdPqrYDVDDmi1iXXg3zbo+6oSNy/jpZ4sJmXftgbMCEVcbSbLE2FVkk
Ay75QMESGdzPWORmLwBlPQLtZj2me4+uUKmz3gzH47R5uPUniOoaWbJNsxrIOVxUmdB2aszrsUQE
j9pw6mfwo0hfHGU1WQHv0NPWPuA8niDxmQccYRQtfPGwmklk1RlBwwxE4oL4Z0R68itSzFw0m3R4
XSqWVmxlDbWqiiXdCry36ioA3Hudbk3v29MP1U+YXvrHajCS5x8NsFFt7lLjI6UQn3nhLL3GI4s0
J9ubFiWhyCcdmpTPGAhh/6v6zWM0r5iTNd7IepW2MiNmxkRfe6/bSkaxrAMfP6NaWtHTq9fY4bZE
G2kbM9rJtdP+MKzZ5TdsCAaOI2wr4cztY+mYFjuKCRekBgoTGoV84nhqfEcZH1kWTU4KqkQ4ieUq
/VT7BPpcLlQ9OyQ72n5wefiw9XHLEKkNb9juEKJw6peBIlkXFbW/lbNo9/dowxi+vLWrUFflur28
RsjsRaKhHv+TNsiPbZUkvxksOYidOeYIG2xWfpK7JgNfTyrxbzepDooSwq+V5iU7Nx2IzStdIkZk
uK4IB61Ejj60AacEztKa4B+VMFrio8W2ufWb4H1IEIBDk2T8gPbL1OJYjYUtccU2+OOtUz0MPQHl
dY3oC3Q58rKv5I08BmScq6dmxtTCU88hGM0SMDtvNySUONow93NtfmPKaAr5Zvq4Ie2mt85wWIXs
PsG2LN4cEqJyOfZcJgIHcT3zNXv8j756r+TZWMmPjCmTqh9OBuE9XgCzWF7D7LMOd36W+aqBYxPu
fZV0deETqjaLmITjDoPnlEbzFLvK6ZoMbRCsbWn54WEybW/lugkEmFpRJwm9agmxdExfko/WidXn
6ogq+0uGNOSo6HOC3qLgFE5FlU9DrivWUFgTSeUOVUDAno886mSlW+DcCx3HkDLeAj7Dbw2s37Va
kMf+D4Zj69Sh0tt1KVZDMC4oURXwgQ1JmlCbEMcnIsSJjI8/9RpLGeLDny8+B6zxGUU0A6TJtPwV
WiBOo7hxwrikBekJ8eHuHPCuBMcW22qhvGy515CQmwcW8hHGLlxyWpMmVg0NBHAE6WqZ35LiDTg3
0HsSR+3rAfuwBLSetQqE6GRtBGqzA6snpWJqHfAprCj7G9XDsVR0Ig5wlNV13cCDR/L5xesISk5W
1ZdpliP4gonvo2Tf8n69qfjmIH//bJUiWBlkHRRg2f1oDHfpNtdFEcJFhnGfuIteHwKtkBigTsQm
OBQNxJf+sHdb6kYKNy7tXiRdGOtFchBriq2EF5TEgJ9XeWnG654SeuSq75JMz+lgYQNGTDxQwNjA
jfDqVU9/aKFs+icYcjzECF/qd4XoVpkWuFZX5KGU72BlpQHD5ThjImOr7yHDQrdsqHI8a7PkOcxz
fdBetXAG2QyBWhQh8Mx+SSnaiGM8ZZ6IBbqK+/AlN+qCSuOUO7oxU+5MNmJ1tl+hpg/e0mbyXyZP
AfRVD01OHtEp7eFyLoCy3RvRBri32hH1EkF2joaPfaCkdqR5LXIF6hpJTuaaIh9pOSRkJma6sHtz
2c4r9ZanRZa7mx/9T29Kkm9dI9FUe77rUPD84/T6IOaa4Lo6BSA4nytiUYTOOOuXUsxtSOdmZa2Z
3KeAVELZXcAVbBOGg35NIbzU7tLHSWIh35jR82cMoV/ksRNWCJlI6VgtdjmSrorQ+bdIBFW6Ih/J
5dAMcY2WsMruRH/VdEY5uWttk7SDQgE4GDzCWvbAfEvq85VDScYAEHITO5+RyzJHLje7fq5Wz0uO
du0pQ4QxPTBe0HIRzI8s470GO04uHH0I9Z1iKz8UId2xO3kwFoTSwrLkrWPPkb0tSuQHPyUgKZNM
D220Z6/uDZMm8DMtJJN3EH5Vd26TmE9UUhnblJj0Em7sd0kqCSHkNT0jZ/kH1WOLD8QSk7YRIaq+
p+tFrXx0W+rFWGcRuoPxMeit0rmaL2xAOdKcK3xfzszsFCDC5NFkQdTWTENe0zASpjnvMf7FPxsy
BLqyZr8dJ5zsk2DGf2nFAL+aN5bu/jisFbmiIgV09NORNubMf41bt2N1SiMUhL7KEQCNT6FIPvog
j0mxWfcvnYF18az7XC3V2NWy3XzVuldVKD4sGLgGghBDb53noGZQ6kXPQCgn/FmVoo8H7CAsPw2H
TxW51/VA16WMBedO43DmBWUrcw11A6dwsbra7UF2i2wN2GWDvlZhWo3zGxnjc5sTH70swo9t/j7f
88HhN4GrE/zdaaE0MznRuILipZMOMaFOZoMZb8rLZbTZvV9jISb+u/QNj8LvwmtTDuCGOVmyZHsD
h1t12LR9esi26u3eMc2InjBRtFgWZu40xwHYNMuXacw17d8PVDC+6JgldSMk3UG7YTOTn8U59gI/
yBqlwY+yivGEWdXGQNIZXfmmejRlFS5m3Wg7mzhFPvq/jpoIHmanfWu4pIQdhixhXc+fJsKHVVHI
vy4ie+ANWEtuALXIbUuzWB0QPuB5XTFGw9JGEOJ798E1LM57TEu4qQS+YFKPGROMTPT65RJ2kPOe
DPKXguS6FRf+T/LuFTZOoFdKRdVSiatH+mJc644E9rXnKoYztUvsf6T0EuGUrOP9GA8jYByKY+cf
POh3o77XT3uPlEzmXdMDGQprHk42PxDKtSDw8HBPE+SdmEYji6jNmiDYLV5G6OGsvCHlei20VUyq
XKmF5x45ZaaiLyj8wVWXAbbtdh3ZW+RtZtnhE2EkDQL2IDc+aK5zmlBMqlaZ4AeImWNlqQiW3X4S
bwQrmHOU9J4XhJI6K7BGXdlfPSJwWTwvoKvagTbtO2cQOK/DbxPynZroAe4+tpf8IMsz/e1y4PvV
BD0fuca1tmZQBhq9TyZscm+/cCfj5YCzF9WgQOqNcBlX9ww6adbvzxAC0e9OtXr79giXAXbf5ptP
NN9BfcCs+a/O714wCPOj9so2z6LxSVXoqvlhBO9KjlcmShIGS5nKmyIccvpxtA40LHgFIiLzX5DX
uGgWGndnTB7S+nhrvvCZjQJOszmsWEDmGw7ZpDxMG4CJmX82NVFiinPF7znulyyqmC57enLNVC71
XsZ01Ke5rOpxpwvZZgSCBh+qhbOONucMzAab886OQhynYj7y4gNxZ3lDkOnVjtOrEh6e5xcYQLbr
m+dujq186MIicc6NxWa0qC9RDf4T6ldubQCWL+1ti9ZNbh38lOJ/ZCfPeAvdq4LSDCuguDcqg0dh
ZDPvBv0jfWzOhndjFEifHCY9H377B/6kDsyt/4ULZPkLJJC4287ThTCdow4m/BL9uprI2QvM2kDY
f4SZ2cEnO/LRlp7Uj2pbTYIc3GhSay5XlN+3TV5yVJJ3glRA3z4ISEa01E9nwU8ZPR6cHSaZc77l
Hci4vi/1b6wv9n9/jCnbilCJ1lOvfoTxUbmuZ7DTuHfluWOkX6yDm5xi+JCY+gIjiCy+9RjjW9xz
akmfhzgzkhefSjMhggQkiafxEqjwDAKocVUe0bVjEdHTTPJUZptu0/ODaOajnh6aucKGGFoWEnjN
HUQIw5oQFg6frCfN7ybcXg//1KDU0n9Z8Hc8rTAqaB1aasgVSz6qcyoZFAARLaJjgEYjonj6HnWa
WB0Ztnx+C8LTkZI03EiwicLkJFwHRsSKMC0E9qqZEwHkptxj9qqfVpgUEmby4Lh30xLze5eokAis
QLpBECm7PFF03YhKcDB43hFyu38S126DQkCbcV7dyuiItT9aqklpOsKp8CHA3aZ5u6klr5Bx2Iv+
OU/uI/qJlBXLDvsbRD02Ig8XwHJTKJGceRujen42kuiZ2I29FWZ0fb1bqDraGiaXhOrp3Yu9vrO2
/smGX1ECVCe9CP8xGOQX7KlAN/DPzVZG8le8vu6Hb5LS+AvcN8+m4sHyZNHYZpfnVxjWCvRFSO7b
4Ced2AMlMFj5LT0oTGGfRiDog1L9TKlzgpiqgmAd87cVYn1xFGOa+WueFDsEcKnsfz1lf+FYjA9n
rGWoFEwJs5LUswZBjw1+HmO4hZbMoDqLpmGe3sclbKLbuIQfqrGwKQjsi06hL+Lz5aOzzbNUNC+O
xU7/k0600l3vpCEXmgpV8M/eDb3xa/fnZaM2Shsh/hWKWm7Ny5ZAnuKTkw+4cCJArYWhAl3MD/pT
Fr7J/UbRbVe0ocdB+ELPJWsdI0oqUa1iLlghg8jqUMD9AG24VYinUZji+e86iT+xtru5Ei94H/cv
057wcxbbdAxVg1EvYAM7GluPDhy4q0Dy5UbVqxDNYfwuTRqdNwlDYTXfGoAArZ1YxWGuQzXs04m7
Sg2ongUczyiFuErrQKhbA3Usf6I2GoFbU7TO9+NEcPIAeCR6iDIfRJ+N+M0jJOPWY8YD4VG8PhH2
SqZGVUk9spW5jW0SUBgDEOII2M/NbhcOm9V16cbmaCMgQq/KeJueZYDBPNhPxkw3vJRGJ0aFNUbt
RabKu6Hju16wxKAoqYvfMhcCOw874J/V3lP6lFWHw6XC4VQIZpcIrMFGdku6UdUgr9igjO2yq0Ka
OwUFoS8K8u8d5reSD+hpnlfbC/JIEK3q2FXvSS2XJSTj59FaEZcRRNzebsnT/lutR4xn5AA90zRo
TF6kfXWXV4L5hTpCkQljIjvFYLtcJXuQVJ4WbVItUyObSSuaZZXEHIwSnzr9eNYxTBqwscSWQTLt
JHrNDTPJScKh8NPN5JncEdTrQsqtcj+nk3HWiciDv1ugRlz10VF50TjRPjBwaIYZc9yCQ7bpPnAF
1fTzgh9jRw59EiyjmxdrruaSoq1kk2EOnbIuFPzQu5F7lUMy33Mc+9NiDzwUMZj30PSesvD35yx+
0djKLUApF3utQ3k8wpWKOWz7wFsOXYD06UDD1Et8bC9lpSH+2C4yJRcr0OuCZTXZk8MRfeRBMQFg
wEf4k1+zznadmHkH+2q5poioiJ64QjjIEqLMvLbxebomFme7EWtOuZ59s/f9+p7WEx0SDavxFUYK
0hLsyoaK/PrL138+Jkk4DBXXQTjmS5IkHjnFFDHA4lJbtCSENcQJ++HH8/F00aSDl6JEgywtaT23
xZqynM6Y7NseN6tksZe7+4i9jtt8tEZ8uSwjUMx0vJEqqP6WAl6BNpmSOeP1fT53OBM+cXW0ybrb
2G+6J3l/lh0YYon4gE7R17J0sfg0XXAZnQkVpQ+831wMjG0X5YVlN8i9AinglM8zKrUy+fxCBuUd
BkDNUExNBWQHB1gUb7uTJ0Pow1QsaPrDBF1mPCUQz6WtVc1qCXy/SXbzNhKTAgXkO/KmS+NV78zO
wcRgcluRMFwKw3EIi69LFuSTG4EMRNcepvmFp4P6noiFzKegIpXTOAPL5rFFjl8BTlB7yoQsDD/k
9lGbel+IQBc8AFO2+oZWzGfrYzsVvme9RE/CIlBIHadHl4wm6XTcv3PmbyhlyKu2vouXcA6+g5AZ
wMv7LQeUKX5qG4C1KVbn3cXILrlF0ZRPPLFL1RKU35IIyddI/wwS5Wbi6As8ELVscoiU6jxMhstt
6tMSpRJYT93vwu59D7zNL951LV47Nyoyk+VJwjbBBJb349WtLDtupYyQp8R7B+fkOWAbcYVge+1P
TYZvjaEZzCbUEec3pgWiRDnDOb+P1/DbxDI1cc0Y8T9zFcauK1Og6ktLnCEJbRfs7S8eLerr3yXK
kgdLGqtXUlgEDqfLK8w5dE8/8c1QxeOZsxbFPlHaeuYDv3vmpj5o6qAlNKNRv8LmwsCvQ/Tdhn+i
8rbllvAq+3eq+7oWbjUGSfd4HFRo082q8Ki+/K8dAJZ2BylNXQvcnh2eaw6ZwgMFEeGZopbIu8/f
3WaBlc/MT8necjFoKn+xE1Ow5dyI/HRkmDPn8Y2n+LiZLK1N79nJpMekX3cc37fWi8QJAiVB0O2G
4DU7xwSZDiwmg74pAAd4Um9DD7+jjFT4J4qpSdRiyHyKGiwyOOQ//lKiL8/GGEhGHzVsu6worh2v
XI8G5ZTHXSZpdbIW1VTPRRfmvXZHak2JJSPn/NRDpP8ccj4R49DYXWCX0tl1II0mjRy/MZTz42Md
ZO+DKCAiUqM/P6E2DXPwLl1qJfBlScctcf5OqUG/TjHOsILU6bW6V8idYAADLQSzQ5wxTVnei1Jk
d8QsFWNTuBOLb5pwZwz5ooIEplKKcPPEcr8iHDCZeRCWgiuYrqIKvLiVTX/rcjpoeV0e/zfVbW1I
wcMJ7vCKg+j4nvoROk7tuTlJLAKpQq/dw2tYSdBnQkeYnrnfbCD2fmHMEQXV/oVsED6miVSa11tx
O1qsxIPEXt0AOq/lXHoPd3sr96gfYSaUWn4kEFdzD8/e33MljD0n9hlIwT17dTELKBJpX3e8AUzq
mUc9sO0a6i5k3ge/n8MOYoTOQ3aiZj70fWkyBbTsHEJbajAPOIIE+FvmewZSWoGbtxE3Yzf1Vcg5
y5/CPzpG9SOTpgG10cQXv+SJMgfs6TLgFPkKABDX3ICbtc25ooR4ys/CEmCxsAMijshyf8M67kP0
7as4U9VYRWJ043sQtfkmb6wX2w8NwqpmRm/Gly0vtE2VtVp2CVUKV8QG4JW1y22/JZV8BiUYSEqE
75r7ffBsxhkDBsk+DqEDf+4SuFca6/CyfSaJn5cqOoXVJVvjGJHhq6zXLw3sECiEgg/YJP7hG0qV
53O9tPBBhf5NchpqS5susxY4I9LRxm0MhKHgw/rTDO+FjunQU5jR6t8u9OimJJB+mR3OD7vEIhPO
cLa2t+Z9FI1Ei4oK6L6KS24ibtCRyzZHWAIUrJa7wnPG5KVfAwn4Y2ro0/RkRIj2f5mBdPyg4JSi
4FlMk+X6Dx/u8qhEycAYkW/ssae+vkb2WQ8EaIs/JIDp77u5Ny5Hp4JtEgNHHxF/5E0nQ7vwmtlA
QvjJx4HfSg+o5UwHz5NUcSfWTbAJkfN//jd1d77FazuPqH7HSKE2g4KhVo6+3J9nQh7XzJhll0KB
L9KS/srvvLvbnLonzjUSEuRJo/8/0XG3koRe6sJD+vUtLXiOF+py8hwBgmqEgiHoZIQJhU2w0I5/
JUeEHkNAUE4erVlBwrvL9UZJmgmt2InyxNKsOOdVqD7gZvZBmlQYpwRGdhbtFqvGCvtPJf/UCCNZ
a0R5vLYTU4pU4k1+l/RUKEiWRUrjD+6eoLtPDtRVu4oon1x33fJnfUiei8wILM6iFMwIrqrgPiXL
7hS61PZ2mpwmWWngmG7zu5nyPqb1AggKYsyTltTz5oPRseHK9iodbv6CnPIrxE1sN3zd7IDGIXNs
BLO2z+UML67oeODbqTSuOfeRjy29KRWP2/UiMCMaQCyDTfPSvi0oi6OtlzZMmgFU0dT/XXGjCcP7
K9A142s2g6epRHluG50BsxO86/+nTLdF6jtbNsFvUXVqb+N5ffShYBfsSVVjGOWGbeZUH7LykLyv
62PaRJqw8fOWUDzz7TvKYm16fGnQqCWUfTtmCTxp7irpOaY8+tchl9m6f3HvfqJKhTxerPVeH+os
RzXg1pZOxJSb5GQDYC+NMaKW4YuOStlk8OfyVCKtvHpE5kM9rXu5kJjLvBAC9cueFKGPM0gW2VtX
ukgbKQRRB5bz2ycterqGYIpyKJv+acTOG011HOz3Wm3blwXZZL2O/HwqgWulrm2unBnLsHCX1ieE
QPwO5OydYswtJ33H05JqKDTuTyItOKxlGI2oTISS9ibPx07Y8fR6owMC+58Raqucw/UvwJwjVONt
jnAdkuYGCdh67mVaqTOz2ohKnTUV4dpnj1xEqr8lFGmFDM7YRCud2X9eo/9VIyshnsJhc5BRq0qH
Ycmnc4eyG5Owdu6Jah98FszrLCTxfL6cQYzqZJf+lgM2P+tVNuOMUX+az5/6WGXVzONDe1NMgw7L
QRDfiJmx1jqK4ndpkZEgEfiXEMBsjdKuG8LhBNc8F0Jholjqse9hQNT+gNB1ZwKxeWPDvC6Unrpl
lezLBicwKTNZnmll7kcdZ1X2k3CRY9SG4t0CvBwZ+CUsVKs/7mv3hWywuyyN1vkhVFtUVwoc/qWL
bxi97wgoJUWbsHECH/vKIIR2DNuGsSKe/UcehNg+0rzALlH2wz2mVIil48R0TitPOzUbb+LC6BFR
CAXqRf6pUKAhhOuQUXE47aDNa0fmwWA7lZAUmiKj+iJwUuYztMqFT0yyNec8TzN0MclXGZDjgL/a
y0UzbHP6i/tPQvfiqdS0zjbvlCsL/ohBV5aa6vtFo1+O3RAk7KvGqM06kiPOq5xNr/nqkca4MMg6
YWCfzOzE+pcPeO4NF6HFAWhP8I+DSKyX2TWQ9F3+VyNvOp3mx00FqGZmC8szLqq6Dk+GuGloxuGN
GkVUHWF0JGMcAOyzjDHpGsk1T90SrF+yHIym5u/kD5d4eXlO3zbL8i5zxEBptpxND5pIhdOS0a8Y
3a2P5aivRWv/Lp+EQhBtyZ4gLPx/AO+gXQ/UOkob0Xjswuu47cugTrssxofbvJPQ/xIcyGm1tDEp
8urHNc99SL0UBuH/tXrKCRKvOk02SYEAt9LSyZ4R4/Zw1TnaEqVayHXNUSO8JslFqVF7hAxPX+iC
7NDpYBiT0uHR8roMPY1nBcGow1f/tgZfnUkTkl+/9HOJ+SuWVbWV0s3J+Qx5POLZUElIS3RztkZ0
fxAQ6TOP1xi2AHLO2zYm8CSpOySRaO4QJccbQN/qvVQDtidBeTn26NIYX98xWw8Ktu5pmOmZXOjL
UWE/xpG06hBheLbqUuln+owydbLAAM9WZRv3zDUuAXPA+6cgwSUudvR+e76neJTtMpgtSvmpI0Co
NnxCm6RRVk0CZBp+HeZr7wWaWJl0d8V4Zvy92raNRMy9M7YB+q6llqVCty+MRfUG4AOUJmg4NELQ
XoptXaFs7K1OLNT9TB7RfdaMKnqOdC5A5+kgmoVTglvbmblSJZJwfDDpEjrMooEqxCFLZuTGe4VM
pHUe7ZhQCAZW5TJbTtTuUCpm77MT3WknQKl+/wz60vXNt9/N1hO1gKu3FgSIab7l9hYhQed0nGBc
er/ACTG6J3/eVyY3Swue0LitjA7LT5kOos8AJbZb9mtCiQhTlcH4YyOs3X/nJllwgYdZwEZNa9SN
JEu5di3B4tEv62kgEpAyEiwsUvUo811n1bQ9yVmqv+pJAWpkoAQBZ+EkMiw4KqQqNrxI9cVxT6/R
N/oOI7NNuxptV0esTxRs3sDwNgRW1YppuXF3KaoEDUQCNFG9Fn7IKXH807f30GqRTJYnaXuCySsm
y4vL8PqhMnKYA7OntL49tNL/dRpYZ0yer4Ur3LT1NLcSIA8sKro7KV15z+jqlbMsTgfO/Q3vDgAL
05vsxH8uKFAYCOM3oKJo+JQZcavNFDmBo0RZ7EMzLGUFLS4z/OmBPiuND0O/2TPSDnJdJccwjmwS
lOfAhSXOP7FTTnjq/qqBJo/g2jLrCGv+GJcM6f0pVywZVuVCYQDDvv6ylPuwcA1wWneP/jV3LUc0
Na4fdLaHzpODUcaLOGgGWzk1KEbEZzR9I2uH9mBg10SxUuylnONO1jlKeRLFdZQK83DrXZcaEDP9
nXmdif5kueaAS8KrP3R/WBTHIBCqFM8oTknUadnekgpwvMBdOMqODMT67YYZD+uuxUaE7MrmENJ9
+1IAwgXmfoMtP8jwWuwZ0t9Pu+5ymOSPQQQfG5Fjc2A95s65bWYfkffELpjPzRzTNzTwFuYungRs
zN1YsLwYzvNhgG7JMMuFB9ChVw84mmkULrEK8otjBvjDQaeB71bJCYZNgajq+EdBRS/Uk1b3Nmb3
ot3atDBuNdzwQW5ZrS6UiszFUdqbVsgpImR6kAMgqn8Tgxoe2Cl8Gpg6lEEljqHmmOrcWfVFQ1uq
06//UxXiolobQUxvf5dbCCWusbL7IszS85f2rCfhyvColJlVN4j3Od+WZ/BZvW5/LidhjK+oNdux
UL1jTHCVX6hI4yb7IXdmCTXQK1WOuTmw02UAWWU3c3PJLXx5fOVKR5sF5TgPjsfPAe0dwyaYQ1wn
Gs/3LO6r4eQBT+pmndIg/y+bkvkWWcNEJYfezHtEhf42YVTaTwO3M8Hw8ZiimmHy0poxXlY41Os3
5I2lpV6HiqpacRS/5oSAE/Ag/XgAUnoVfQRecKq1cWtWrVUeZBDvY5RLtEDI9i+XVUkJbF9aRB3y
WlAo/9ghCFlYhHeRJDsIGrBpexFeYjYHCagazeWkgewpK07Rj4rNXqGGZaHgeDfTzumkcyWzTunM
vtRMN1ZG9GeRkB1zaODGsX+WGB9i6UykoqFL8SJk7OSVpcP3jMpkdU+DaRX//cAujcEUZF1D5mBc
+Ea9iebyCcYaSqjwTPADnQQ8H9IglG4ukHnTFLLBG77T9nI08dtmcTCdjyC+HrEAV/q9PkcpzYCb
Y0P4iCat+uFCZq0wBQGZC/5sifJqJQO6JEJTWAHnZfTtDQovajq/49xL36513sfXdmxCvnvMPwr4
aWMaWgotMWZT2XbDVl4hmnJvFwFo9OK28cDV4tfuwQfcglRnBgM1Ln+24FNGHWEmqRExwIH3Edo5
e2vOK/5Yzn6uvFuD/2CNm9ZuWwEPBs/Wm4V1AcAT/8sGLYUYYJ0FFMWAxJptzybcFUNT2icjvmtW
OKvsEnXrGmwgEUdFeabtFB2EWy7Q/LsydQ1GcddROln4YZtjqk8a7l9SkJOcaqdskW6GoV1Bucs3
4EM0yP/6jeyz2IIJ2/EcnF67jrleOVgpuIpsH7wRHlGdD7bWhkjACoemXCmAOv2sxNeIW7fmJMPX
KWjZ7nR7JSaYyExsPcJ0sKJMh103DI/M4y7lXYXATDUKgGi3Ehia4Q5PoaxQ2Q5hxxsoCuAzqLMU
CyNjsw+shgevDtQ/tYKuYGEHsZCU9d+ivJmcJGt4L7yOvsZUkRXKc6YFh0MXpfLvQXTJw2d+hg2e
o0m+073ewzHFBhVksnjU6Esj/zmTnCF+tRf0OooU6wh0W7URn77OtMhZ6iKX567jLX4ckj/43v1g
8L39MwEEOHoB4JkcViRkbmCFBjazrGXg7RxemHrwn8HijL7gpJ2UnrHe2MRBYeScWAwDCMqFcrMh
UrR/byCvnw0PuBCdKkcIO89LGDGOzr/ylTaC73SAJJRbltl84ALrK0AmSHR95jJfisg1nFHlp9Ah
xcld5adyZzchqf21SgeKb0ZpJWnDw1i7zZRgHJk+KHuc4CQYT0qnQqj7xxo5Sm/wU9s09ykyhadA
H5HA6Ga0WE/giYIoaGf8Ze2FuVAgWfdR+r1kHaIL7MGRG/5h6SB24gLXnFQ0g0D8fvvdmENAhM02
uMXlxcQUHQSA+M7UQTTB/QizlrGGi8AsqbQBgML4LBGhiD1k1r2T6LJ6yI2za/S64uFRqAvoJFmC
eG70ksIMY2/1BGUcOABigmkfknl/wEA9qsZUzxbmWwLhj/C2ww8bxYwnSHqknjqV6R6QZOpAXdr5
hR1pAXEaQcPJCxcGi9aW97ATdo2G5u1EGrDq0L9s10s4SEujKAC2ECvkJEhvYXljE5Jh6/TKmZGy
gZm33Dy4yhSY8+pZxBERlykI4WreIuxvUnn5M7vbeEamVOgxL0u6F5Uyi5XaD7yBM5Kpq3552cP9
xmZODkndoLpFCLDZX2J+tJzRVvblILjCwX86DV7OPFTdmRjXbhiMSS0mcP9EQHT0TUA8+FMNg0/l
AKknBZaVFV3hzi4gm1ld3iAjr5LWwAs/YI6WqKIlaM4amduxYdFwECsFvktAw4FRyhgngt4/Fmmt
qzB4OUhu3mnb3o6PTi0eN9YmCfswvzTqtSoCBkAdrSTvjsWV8HG/3h6e8LFirJYXkQ85tX8n57It
M8zqNziMb6Tmzys3/jrcmSzSbam6Xh6U08BOZpGeFISQGQpdlFmcihAT7w1YGR4XiG9P2jxMSepc
g/U9UXqrcyU8w6xeBvX9UjOD2aDwQ1/km7mLZd1qqDhDQ9dHXCD/xB99NU9Ydu6BLNlIUQ4afnG7
f2ANJG9eVzwON4bs5EH8Sr6dgjAjfUCWroJ5Hjt3FbwCNCB87xj8z8USfnIBrvQ8peXeGHPFh6Ly
8k4Ty8j1Y1zR3IQivl6WU9c7zjgxMvdQUhsPFiMmXwlUYpKizxMIkk95DaIP7ivwl5TVG+Zv3wjw
pwg3NcBpoChkbCWkEjS7NARZryJecx8ajbcNjtPgL67B4CHcH00PQMSvRjJitE2m4o+3fYoM+Q8B
bElf5LRS5zd0kR3YeFTnnSx/1t7HW2cymHlHndsc7zG81ZSgqZOEo/tqtbarI2K5k/gysEoW5o+p
azZHJ5DF9fp5DX+lXVASoVlsAttbYJUK6W5LSr5rJU6ldoJx5iBDOFa4yveLbVyCbie8F90LH8aW
VcbHkOkLXnRvD9cxYo6Pqe/jcY+wZOHjCni7tcrj1opxK1U2pjQjx3Qi7DnQ+tDhR4NBRJTlIQq5
TJ86Y3ifSHD4TwwVnKvKZR51ls1Vz/KUCQSMen7rs3aac13wShENpT1qGJ4RUHeQtkUNuMqk9BpL
a98wLQerbXXSj9aY201aFh07vj5xvth8i9SkMD8yVxFsYVfZagDRplWRCGItfjy140DLw8D8xWTG
Wf6o77pks7Y+CN5Im5x104UbZ+p1sKYdfl8pmZQ3GCQF54g0BIdHy+sXyOBSPfz1xlVYr4Cf7Odi
PmVyJzroGC7WyUfafj3Mjk6P/JGIP/gADhraspZ9LlQfXJb/qPUsYWaOMO91g5egkmupDGgbUuTn
A6g7RfI7JNE7mzxTuxT0Hil5KBEWUqMlICZurH4W+xgnAK5mOgx+znkoEsEK9tRNtniUmNM6FVV8
tKLq/d+UW3KhtJ46Kmff3vXOpuXUBpksq81aw5bkTzovcoIgZRBgrLg3t+QzCiz8nH6dOFJLdmQt
oHGmp73bhyTEhJAvE1O4dRZHAzH9vP1xreaAtROw4TlE8BPo24NU9Ruhrk3VAfeoW9CmxBAb1fqU
IABwOJnQnKjCFMWEMtYurLWMWj+8PocXqu2x2d+dR462q8CtnxdcRkcNLN5Mqg1rUkq34Mh3H04R
qQqppfBGdGp+xwyJWwM588i3BY0AKgO0RbDrninKX/E+7ym+qlS9aqaPJb0HDfFGku8Kb0IiSroS
i/t6+b2ZLiV5S8A/zp7einvZecRCDOionew09c8Z0gaC9iu/yeqJQ87WQwblP+dI3sV1RUiV2/g0
lzo0JqovK07LKK56q96hPn0JBw04/YnpCuGZ8/506CdQUH2sPScCB2ossUOsae08+10EqIiN1DI4
Lg8hmqGkfxOYobd6rux49VDM8ve4CRc2hZlonwBHcEnsRPlaDe9HTLcrShdVglGokNufRVrbtdJY
XggE3oWUULjtFpZTG1DdoEN+Lz6+yMPzB356txkLQYtUZBV8Q8lyi1gKKyNoHBO2fhbDnmnjThpF
RtuBaVEi7mG8WTUvEmZRpKC2tyAcancx0+7GLkLZc1WSCFAvJSMMq8oq9WhMjhEUqw274M2H8bN/
/JRirjzHBM8jZ7NzT3KPOMKClOU9ThnC8WuUxab7DmvWNk407DsK0vVSa24vt1XDiwlorMUIWoOS
VUoHv71crVLux+2IxSGeilI9QmWUufLDDYPaGLGZobtununSpULy7yQSY5cA1m8T4cU/T0Tr296O
4m/yZ7Bc2bZvAx81SpP2pVaSp2Hek3kp1hQGSDFUsYXMa2CPPc6vdbfsQYLpn4SShcLOqHvZT93q
cQxWKomeE0j/Pbbb5VUxk5xiZghVo5NasKD4p6OdEfhrrRlakSc0N6ti0jCU/MeciqCwCOyGVIpn
kZmOZ5VlVTixUhqcDrEEsWvvkjo5pCXkqhvkMCwsADU6vtL5o/TXsUB6I44iNBEnuZnZyt4dYpW/
vL3ExZ3PXL8cdjvFqzq/jCivwGVCroTYZfMaC/mIZv/WieBgw/7q1MGFfFktPDDl6zKdvkjHb/+4
+U++Kn1Da6UfK6n902bbe/9r8yZxA6A1XTpCPGoQPy7OOtKuNVf7z1P5tqwE5WxvSTGxuWudlvrI
GhXbMqujMOUy4j8zrut755BRQf6M1AegSrTHAA6rFSti/Bn01OsBIBm08D9afJiHMlgsguHEPk0Z
vqD9y035ZTEFmWV9PqrP8bFkxXZf73BsQre9wGWvzUsSIy8TSuaVF20nS5iXg6CS5rfrxa8o2Yf2
z3KLSxKHUqSNTeLJs5Ok/wwy/ARXhHa/apYjvEMDvYTmwqHIX/DJ8lG8wCOcx0ekKtiQ7LFphuME
y/HuyFMgA8MJjkD63uEDhjDIK1Msy2BG9xgK6WnGf+JYhJmP5Vw5QymTqsXgpo6ZHwMAieWIyzIA
CfaRNPjvJcOzHoQI3dLJMDsW0pnuX+D2vjBK1sJhi2GDIaTrRP4oe3E9+3NWR3nUgrLJSEe2E19C
FyG4lLLf3mqhqTKfYy8xPuVyHtMSECPbPLZAUtHXqEhdTRTgsfofwQKywsUKEoYOXvb89/w9YOJS
Y4WxVWlOZBFHwcgidjyROi8NWSXYAZOnEvFIuOgHI/8LxY/tR9R62vkAloPvEPtVuXf82ya0F6Ro
N37o3JjTCzoMobCotxmQ40exS2Jz/w3GsdPMRWfpilvF93DGrjfCZCzh3bMGkb2wuUXFkBdvXNqb
pSiJ5TBWI7UIwJspyaAOzrOzNMYoCbiDDQWVC0LmIt30YxEMSwmMP5xNgRjV7+jbhCj7eU0K7Mvw
9yJAcvla0JnBHzM4r/D8PhMCDpMUc2p06/4WfUgn05aQiLwbcsXYKe/bj29nAR3ZTcpQjhngpMEL
+fhNo/7TfYKFBn5ODrWt75QTGM+h4lv+8NE7TYp7qbSbZJKNY+Fqyvf6g3ah0lhBWwY9vbIKR66n
qG7MWYvG52/0qiBceiKwKzUWszra14JFkMASxenBMv86WDWDAQo1OSONXXQYrdUtF0NwanAaC9cQ
6vntLy8QWA3Z5pYbIFrYn3axwZcG8Gl5qdVwDqzO/ywMu18yD3yR2AIz5Od91QGYY4FXoojvdGRE
5KdE9CW5lVEeJ7g19tYU7vmuv2Qyi3/iZAyn5dpqxIdDJ6xgZMJClsM21cl4gPUldd21B8gDagvQ
4DZedZHtqwBrBqKV0b8h2aRQr0+9O6z2Ao77AjsLLwfpxv9YzTJ0NvDcEslfXJxfINFiIivWUQmR
N3mujbQfYVQKsB3IX1S5mR8xo9/F3eBUkUPmFgqjwHBkAlhMexuTIur1gAqIDE6L+7JPKhW/xvyu
6CGDPV0DJ28+8Qdon1KYr8qlUHlNrD0tOsebvI9uJVHiDN2EtVDGj8/ap+DzIHHwTdArLMOYkGlg
RAocRXr4K8OyahrBxONRzbpZ1+zkB1viAdLXeqUcpTj1cxTCF6VayfrQ4qZoCbgyKoPJeLAHr1rG
oDPJpIgNQxcgSSRxDaZ/Qg+0lzhBd5ts+ZLwXxSB7ZhYpltxAP9DnwShsZkp1oNIbKcpbO1pa4TJ
hH6dd1lB+ZQne+pZI+MH807LIqyV2irWYSATTUgF4ENVkvVqURPHT+1b2m63FRQL7vhFV4ZtV8i5
2ZCqpHJNY6/FKRXkxqfgm1MsiWvdjFcZz25HzI66u/7CsmpG3imS6F5oKOnnX6yU5iV/mGzGmgt2
dEE+ec2bX8IUrZxRcayGlRr3fbF1PAE00G+L+/dwhTUOooB6ncb+uq0LEDaQ2zEwTZmgQz2Y3xOW
A2Cgnpn3p1xQnTXNArS5x6PoKV073xoYDfpe7R8vtZR0fFRIm+EA+D8d3/4GLkkTwI9snqNBOqTR
UFKq9SC+MsNznYWtOhJDAz99F1oWGRv8zKHtEtznVO9KIeJ3sGqnwbtVh6rofNBc+we+Y3PGuYRV
PumIf44d4eMJ27/w39Vc75R2GueIBH77zylXSTuIiAGnwIOXTZzUm9qKeeEl9zODOBmrlLwtSPkV
3aLzsM13YsxIFt/Tv3O+kBeKRYmhB771mmxht6s43SV3lfjR7ujXNRYJ4wNZpxAZnHpCdHX1Tnsn
gJXBuU3pHGaYtKuspJ52Q24DcG66Jw5yq8/Fapvaz/Uo3uH2c/NdTlTdtO7qBbhfwyCmHf/yYEFh
FdVe8waLAzBeFSTb0Uiw0flqV3Ki8wHBmfAdepDCWXm7ob69PJt7pp6q6pi6qceFB/drNRughTCz
a8elWo7xrgIDHKdJq7tSdgt8CODblhbX95oQYh7gMt5j+FIECLQApkH/Opw0VDVBMbQvUic27ij/
uQ3suZKkhE5Kf09V8h5dHJZ/FNZ8PwiuM7GMBl7IGdvQmjxxl7QI2oA/pMk6WNcMBR64Ro1amyI6
iRntEVzYPRimBKiwjg32LlAt4Pm7F11BYkPHgr+d/v/KfmldF8tnYfKTOiZjGYoDongcPOeikY62
M5VBJq5lw9Bktir8QC132GszfpJejTicV8rjmxoflC79Gn1PKbja61DHDZBRxlfcAePARk3kn0aK
clCb4YuMxiJypV8Ofkju7SMlXmBX1lfzkUP/rM1sNFX/+m+8fZjyJ/k0N5z74b0+8MCGJoJuLP3k
Yj4d0lOi58QiD0za0yAwpvGivD+2zw7qmvRE1tbdKzBht5wVIaESqBVBIVN/mrslsC3XmCzM+xji
+OfTAKiP2SfVlaRYVNWjSEMUmEDyYFhBJn0b0k1R86Be0WS9G9ISw43K5cUTcd9Y5Wkl6jfQWfRi
1l4pjW/DjdENcIuYj9NkQvsAZ898e9agqud1AbBNAg2JoIKz4zZWsf5aAx5mqXLcSFVqw9FIOUOf
8A0fVAIsRVL5YjPBlBPyS5WUpZ+e0EeHUNOg+DE1wqSTm4popHgvNj5yO+mnHQ6eh33REaao1SUp
svjsy77BNfEnLCGXMUXoyXCUEPfGGm/jdRYVcDygZg7tKRCbXCMX+w6cz1+8km3SVR2NjaQJssGm
Ep4iLvvX9bBgRgtlgYBbKs8fe8JaBKEHvXDJY7HaljN1NKhnLB0RvkyAIE4uKRJKWrpV+/bnwz3o
v+Iwd2KIfCFypOK2s74pMD0YwcboS3E34Y+sA8xLr52065SsUFhMtPGvgPp/IF/GW7X+7Bdx4zFj
mj2w8F3hthubxaTNDyCePNm5od4E/H+m7KBFyY0aYWmRJFolZZ9ephxfKEFOCHysAe9LFIIHsteo
dpFrfIMFYYRP2AtkaRxAPNbOhk7M8eVu+MIYErldbUU3bZq0QRp7Vt1kirHxlHaqyuo8S6ntEGFz
UpYA7NnGOh+MUDgxBnFhDQCklERcIynXQ2KICKpSp2Hk9AaDk8ldXemjJhu3ijCeWnPPVYs7NPWS
02lLyFHPXZmue7/sr+qh3gzfF1YE1o/A2STXhww5WA2p61mUc1RyXTp+k6Ogvgo8cz7spVV0/fKT
wb/z0vRFuRFrpQdXwCxWRrniz0ObsLw796vXY2iNaPgEgjHndji3p/ObK8GfXqTTqgv93l9CDbOZ
oPxUX3abZ+4j7qJhwvjWfh0m1K6cmlVEjLF/4QrzZnopHCsPcsvGoFCf7eNzG1m9KX/bSj1e5CEA
eGHMygmWEGxvkFc972P77N7DXUWmvYdOoVpaVNLGO7Kg2sknq/Ty9Y/0aqIimw8ZjkaH52SysSE7
1qgtdH5zpcpcPG2uX2slTcXSb65X/IgUJdgsEslbDTYefTANGRcfhlORo4azW0qsbH5H6HeO/Tt8
l9Fq5UjMoGzQiAXdXEO/Ngkd5WK1h1ye/W24F5nvH/I65W6hW4s6kO0PH7llRyQjNjJ/q+rlevIm
SwVLErni+CR/52fbcXT29omR+BKtrL9lO/Ux75A2eb2fUt9AmvT5tZ1sqrznOTxPTF9rK7MTSS8P
HQ7kEKa0Jya4KQL5xbcm8xiuToAm4VMyNEWavb8eblQAT0oy/GbVTQyQy0bcKYQNFqrH+8Ek5Gvd
IClbJ8Q/OdTRQpILZjMbNxTibyHGYDOVQ1D8YXQdvCZD0Ht/E9A4qFpMgFkr33skr2C+k4IZF7O3
u/bonx0ZPBdF8c4SZypEh1laSAxnMWmwaRks1fHE4r3qB++NMOUmvoZ7v/LkGdhDB4o1hLrqRRgm
dnV0eqj9SkD0bnD2w242AsOuTLongJSH2/iiqswoZ4fW7YSQRHAHrHb9/1LvnGQMPfBQktPd96Gi
CR+cBHHGRppWXLOvrMcJ7FyTIwpu58qWVl1hyDO7wC7NlNcsKLFy1U4VFSDfhyyHwf9NDVCaKiPL
aC09VbVkqr1u5zyLwGiJlnDrVjbjaADVikhwb3sTZADLdJkDmRnfSAkOrqLv9UivPaQImv0tCsGL
QQ/62xou97U/oSIBXZXEppA62D4Vjnz0Ktp2XpIN25wguNxBbd2UQbjbPdHkEtF8DlcDqxhehS8N
o3Thv0l0my8ORUoQ6Akglu55MqLlnC89gGrSUnLSBSWJU/1KYwRPhP6GU3ASDRygefw5RQPk2MfX
iURP/05h3nAtpWHJqqtZmQfdhasTjCWQ5gKnI9Q80wtzcA9tUVQWkpLtaR8fDV/bsxl2ixYa5rjv
ZkPfNkoEj7bot483HyFRVY8SSdTfqZBbp/J1wCGc/Stv8ZK9A0HDMAfNXP1hGxrhxOEr+5tE5Uod
Zef2CWv9BKL38AsXJPcQfNW0dZeYOJfxE/QmilmmwYYgr803WUuwKHxqf5ktdmH24X6v4iV2msVu
QtERMGJj33Fg2SUUIfeKjBrVGwC8/Lcxs8ErDv08whVifLGRQ5EHfopFZ7ptdQaZQTfnagcjQ5sH
Wavq/rutvYUxZvO2+SgVS3Hy19XmfQVK1ziIKTpm06f6OhxJng44A66vUp/bmZlh8/gJPFnFDLQb
zhkNU/RILYEmH/t7RNlZjBgigpfuaBYVV5Xi/mR4j8y+IE5Z+xBI3mE1l3BYuEKmI/pt1O5UF6Ll
8poRn7W9rWBbEJ2uNU2eDbKzWelJZFhXkXdZnU8ratfiuYgl3xKA18lvh723NplfFZ3twS78zq5P
2gCm2Zd7cwULheMQrTMq73A+avL1I9iobLIOQLd80MldeWN5n8E+isl6QZ22UAtgFdlsuQzPjXfH
b7in82P3K+ShwjMjpdA8Wq1hh9GBdzADa37tJSeWWHCtK1S3zJo74Vy048r00Uj9n72LmGhspJ98
t/Z+m54hhCt+OpuNOGBQ6uGRZ9GjqY/Oe1lBXnJ7TqFdnSJjXkexhyQjiwM/ZqW6yA+8HH1wcc02
nnMxA/7tiLP8uil1XyBvEMbdlpje1dWefkpOjiWsY+QsQjmxzBH1uOdHi19uPUWH8tmm3+wpqQ0K
Lvyc6MPkwsA5ItS+Vcr6TBvCJd1+SF3n2J5NE/cexcx5mFO0UCuCX8dnzBY9YmdL9X8CTuHU8zfw
hRjm/Sy3XkD0SdPsGq4/rvtN5IjY1jyjVbHr/tn/fey5JdO29W6/mNoeaws+y8iVYBFyir3zdkto
TRcsIr2Ufe2dKS9IagWxf8kylwl1d5tKTVrRUTvBXHy6QON9H50nBmDchzjB1FxHsO3UjLKe6GaS
YhXGX4orGYGfEpfZDKLanh4HUufnCRW6j41k3RBZlmWSoz2IVyNcp3/S+j4SUJhxkmW6i0XtYmEx
Gh8VjYbSvez4F7rkViREIw2pB5/ioBqJj/MxaTqdr/pn7mz94bJlifSaPYU3lLNUAv09ch1n85VA
qb0quSTqsTEWDOUx6ATSCRMBjQqtW8/bZU7it9kKVyUqAsmA18ADHay88lGMefWhjFAa4e9eF+2T
I2ulADxIzSns99L7m+TAczD/pV1vzoMoidTXplu5d/2VHzNaduswoqHXKQFkjfKdcwd66XfHiQSr
gQJnGL8p4INE/StGvYnfBpF7ltpKVnUsiq9X+6vMCXcQWdqosw6fWAKZOMyhaEv/t/szda5Ebk/3
VZLq3B8mmjWh/c6gwVuqYWtFCox0XOj5RFiqeqhW/RfBVJ6u9VGoRCw8caTf+i7OhFtUeSM+zbiv
zzYniLXWWEr+OweKF8r4iYNFUqdvl8VFku/5IDwpueVVreSqmQ0ExwWHYv/HFULARXcvfCHKQzWD
QwbKRTySXJndOTbdbDGs5X1iX1pzy4zMh8WoPmIleGZjG8/7pKvZ2SGCqc6uaB3ED8m8eR/PXRoY
ATjhEt10sW9YBujFcYsUfMKB0AW7Lps+lwBo0U1Pc7Y2iqkbBUOKvNSCv5qCkrW8PHDJn0f6U+2i
Ve05cRFt9voDNpI0HOF7HRr6BK4QEVAYpWbB9N14PYFYkGykKEt4Ac3WSUGEdAcXdCvACkPFZwT3
Yb83EinnS+Vqy5YuHMZ1IhlI94y/8DfTQUkhKK/zsXPdcqhszkzR31oefGV0GMLu1yA9i77RfNBh
VlZRx6XIFEOVtSKxqubhODDfkUe3T/NrBB1YfevW77FbfHvs5Tz3BEGuYU2FkJI9/WIzVZ9SuIGL
RngkeX6OEQvVZbcmxuSdZaBH+jWhXwKuYBQ0S9iNClHHFaXDsewXItZ2+1SAqFFegYvAFIsQkwHE
WA1k5ip+E+t711PulPh0ZkYD/KsgJbzt/pLKzkIyaBwj5AjdKXOhf7Rf/83A/SxrEX8iRuorCQxN
v3nLkEyMUrHDv5Yf5HgoPI8ZXPVvlD+7+Cr/DR4Y0IbWdGTvtBV4xRsRpzTj80mGnBby6/pLBIL5
A/YBbZ7QzTPWhFGuzXv+tY2ciZT5TgwLm7tgEMYeq0FCCzxGCLdDG5UkM6HzShoGVa28GiiPlIm2
3aHxO0TPYAbnl9PCYlsRFytFMNaosxXi+cG/iLN6yb2Z2nWAqEYj0hMnPyvweaKz3pkbdj5+n1FY
/QgBrZs453x5wwOEpWhh5/q5yiAbQrg94e9TbVP2Es4Qk+pqEqL+Ttr+GCMcWCLiaN1Gf+ksTQ/2
/x66X7IvZa3DoMj4ieUf2KkGZALixsiyeW8Yyl6XJVRtoy9Lrp6olDfqcg9hGoPrjIUQptSEiYVg
DOLBsWTgrfdv0X8JoUOKNJh6oWuTVPiLyRJ+XYeIF8ghOo9w6PFExnwflvLbQfqzCq7b+BMe9Xan
V5Vv8kLGrXwiji9UIiCp5ynsN3FES8gI5yug4cdJTqQbRBLi02K5tLkJnyH915jvVTDMyAjhiktT
ER+ZpS27uNmGHXQXIDxEOnjnydKENbulfldM1mioDVMrt/dcsITT3gXPnWFv/wEZqTFaZljOjQkP
+b+m0qTdBShMHopRoDBaGMl0zm0dlv8u+Nxm3ux+ouEGCC1qHiEIQ9SfGDkyqh8yqSN0NPY2wgKe
k/BO4l/6AEwT4qAYCAzjyqsRUoJkobuPRF9ZoCmt1pWtATMLwuMuMkDt9WXJp+aWXKXCJpRhwX1P
JoumcImRFCyP766aHUWL2vsLeWQsy+T7wp1e3x2RnWq3M7QeMJPcE35pk26q5Yx4xZ7CsEQeF+Ef
JNDIoUIsKltbDmaCF/dJpHQrhHuXuTkNYanXz/PIlCigmDyMQz4nTIvzHzmRcFOmBhTLojufwO+5
kqjcT+CMP/KKg9N3YzLNY8sFoCetAsEKZPR3eKekdmjawfidbmrbwZSWzBR94UctAZ4h+tg+7OO7
3ffeGa2YcR/fAVgZQJq+uMYKWn9xyaGDoJxM+mj6Cfk6/5Y/iWXjr6saWagzsIH7OUiYobFbi2KE
oMxBh5MhghDUWgK/J7USpxjhjAm87rOzy452cE6XdKAcrACuTAbR77Uikw/rCixpReS9vmQOeGSb
a9MVrKjIm9Ttqe5UqjL5zUIbb4ZmB0WgENqbAS0QHz+OFvrcy8IMFNZrIsQml5etK1yvuc4oKrFr
GCmL+TntUfR0j9eanhFnfLekwl+T/A7OnTS+lPpp1Vaq5ppQ+4NFOG+d8c5nH5IjSYFbRZWCLnwR
M419iW+x1A2v03xUaheoaL1fY1Fs+WYZlfDF9gdMb6kPWF8nnRMjaV96DI5/JZOKMGgONnhzwlN1
I41DMA95bQQGklyOwVgK12qy8+Ngoa3BLqQbkBFajFBlhIDjP+qm9i6ZsKD2wuvP4NPri/ogY0o9
FMaV9ZKCgJfjVnk3QJcs5WTGQrAX0atC0WWzsdy5QnLaRy3ElznpowgKQOh4qiWkIn8LVike2Hu2
XxOjiNPBF/TDVCJnuWevysDesMK20lpw+/kK9H6D0XF2EtL7LgDgxumkYcQvGjIVJEoYa6G5iOVA
G3M8lauoBJ26R1IYezSTDWmd3BmmC39nRGt8OdbznIcHqL4GHoNbSLrysaL30wfNIqBaZdAFD/QE
sXGe2kBpVGMxU9eynZtvLHfON/5AAoxUmFDtGlmGiRgZ+GAauvsAFA8HhLosNs0CRGt/0yuflHGf
faRHFlRX/s1n1XJFMmupMoNbc31cWIlXR8KxfcJ1TO1FGzk5keI7j9orFBgvPwXCQ75hneKsmtOE
b/3ddIcbz5KDRCIjYlDaLLGpmnrghg9glq/TMrxNkRoDgMUw2yOScIqNWjj0dfbuqqJhOSKrAhup
5gg7S7jwMPgTtl6iQlq5u5ARrCeY2EXxhod8pko5fyG897FNwfmDgHWyP1LaFhCszq5dwnwUUNE5
Er+e1RMCR3OC+DDGqwVbJsjUVNgmUCuAMrfECwynK7YHrme5OtP1yEaLlN5GKxzwGcRlNzNOjF3i
jcDw7eBAhpLAKWK+EU++JATEKgHBE3h5s74e0DamsTIG30jaMCyP1U7Y8hoHvgrTFzLtPZLoBuqi
fFb+Ua8kVpffLxfF37bHSi3RCgpTv9AI1Fvsty0NS+HtIFElvdoEMgfIhRBlSeSTG05pySSfJXqo
bggMl31RpDVJtuLhtHCMY6I+n3k0V6AMt4L7x89fNc7nIXvjFWaFxXmhLUrnM527EcFmgNch0waj
vNh4uWsv2lkn4Y/QSEV2AZ4eTst4ddCTxlr2gnPvK8KpkAR44ZambhcHmgErlDxWTqEajgtT1YKO
3f9K1NF178cy+C6TIDenTTuO/hPfG4dtTKfwyPMkFMZ0T+XLbU35vV/1OFbIg7yMD+y+3L4LSH5f
xf6jhaLXq+PGDRIUdN8scFplVr0pGSufywyObIvoOIrgYY1bFHLcDPayhsZ5SbDLYJUyZ/JbYmeP
KU9s3Caq0EVq28EWIgV6zO8wcaaRaYLYJ4OXUqYa/ncWGzjnPUiePr70UJQc40kyAw2tFe2A/2M7
dmwE/XoOeMVLu4AY1JffvN9L0N2O7wfFI5IZTkcf5/fiKUKv4b+Vyv1LQYoT4pf31e1CK3D/euqd
P7De4FXo1qp9O37jTEK/r+zGdBJHDLNXaAMt7j/QZHcwUIAsqnGAbUzbl1mMAi/e+gVU6aJ6m2UY
4sAzp3922BzcfkmQEIHePxcdahiZL+Pl4r4eGonTE7YRcsmWV/siCIHK7f5v2z9pEtvtDbIn0knz
Ai6Oin7WogZJCgCQq9/qIoQuy/v8Cq9MFs4wULKe+mVvVQS4v6QyjAQEWTM7lFbn6D+DKwO/tBMM
kzjwa2HzWAdT/Unax8T4LfF6ljrN048doY40JvUs+SWAzi+V7uoMT9fT3xZO20gNQgQUsJL8Xq2L
PsWOFKlnwBUajv+mSk8bTulQcTR+nSxmveeAlSuyq76K0s8uLOKOkjQNRb86SwwOFYQb/m1t0aTc
EMNZ1uqKMVPXVm1k3Gk3kbLoFIoKkLUEa2brhTj726gkyK1Y0HHD5P2FmR6OepjCiLtkVasqm5OD
DqL5d+IRr2FmLDhl5gDchDbz4iwHmimtNqgoLjsoWoqMibvcoaYdQ4EZ7oikXg7MS8zagoMSiH5A
hTBhIrC3ZMRq7ma2x/MOsafTJ/UU1zR4EzLGXImWhlYfU8qYarshlx7RfACp8REo99al+TUe/CCc
VlcL250r/zMgiiDOTLFj0T/XQighe71/eDCU4+e7xfATqtgmji/Ocv2znZJYV4iJPwWbpshIaBYa
kVs+TMyzE1HIli3iX6JuQcWipR1uplLQqxCE6VonVEHFINLlYlkFrrbmJuWjXswx60q1qDHmFCYe
vuh7C7hGm6dtKazDXn7i+Abc6opphndntORJcjscdAvt+cqbBk+DKKuoR/oGsf5AugIm6CJqUsjx
p23a0onVWDknfomMkHZFFa1V4fyNe0mE+dhos9YUEjgP6jrJDL58/vaOg4AdHph9ZLmcz76PrdEe
ENBH15UaVxtSOULOKPh4SmdEdCWMlCA/XpPA4Otir9nLPNzsCdqxxHAgaEXwvWe+8Gi9wBMplori
qoCuKgAVbhhlQN0ihDKubd9sS0qEmroRHwGKFYOjZk2J1QaLdVWY7vVBx0WILh5P+ZHn9lfCW41O
YLQmjzRv0peW1Y9mweMpgsa0Kz0jgTpT8zanaZIZqB3cFS6AA2xc9CIWXeBvGVcvh76sqgxtNZaX
H6VeerKnNYm+Ijm+W+2uLpCmDJSsOEvHibG2Tjlysy6JFbRKj3wVHMcs6Edqmfys6X2aF9sf2CLO
NrrbBo0agfCOpXn64jp81gj+xUOgHs8lx+bSUeqDErfk4u2q1fWE8PH5a9BEuahWDCwG/N+MlXaT
LS5u8pZcsXpVGcQ/4JcRMUy3GEvX8uCFL7ZAa2TA9lbY/YjP32MFV+iSD5tGHzQj4JRTQt9Cy+5j
RnkFXz+0J+ncfv1EAS6Dx5Mz9ocyDjL0sI9bcoujOgcrj8BFkg42YyWh2rI6JKTR0zOR00ziah3P
xhv92jKn7gT96AHgU0+ANF7L0lXGLVnN85OCjVhMmwCtAavr/m+WSxTivnzKtbQ7bFW5rwlrx1Lz
SvUHpFmeWgCYG5Y2mN9v2b1s0498qythFslpBa4lMadZZCx9h+veJS22pS36bYbbZW3aJu86fZWN
l6eA+cZZSgtKKN1VExN7f00yDMWSMrg8D0PiQOXKxJBEBm1sx0f1cV6U6psqkZFu2kgFwTbFbLpO
SvOYvsiAcujt3KRW6DqszAqb2yxtmOSKzc0NUMTfS8oCDUpywFWw4+JW+rPGRNpHxICV7aB/fGqA
05WROd1LipMZtb7Qjm32wxCECkZO5IGRFtmGoz28MHFYwSJRCNEGhN+C21PlIUMfHR6i4l88eyyv
UHUv/mXUrnz+Hfbts5CWl4bYu2nqDfc7oaWvn9HhOgrEtCYHI765IhpkldayoMzvLyuC4ykYQk1g
SSq4N5CVOwdtudpS8YtKPYFdksxfJOghY/DJr6FmHL3gomlOHtK+L1dfT4R01C3+ctlmeyjFbq6p
bnElOE9GjWeMnAN8hlPUddQdIBqf1QnbNnvLb1+ldf6KnjQsXA5X7fhznjSKk0trGM3seroZGNCY
ycqXuaixn45kTci9P8w0gNYHdYu3LedFTDna/K42fYKHjgSaz8lAUyNWmVN6U26rWjTFJQ/gHHp6
3Z0e8mfj/tr1kvRv1+obXQbL9LLHAMLGnusKb3ebW98daobiklRpTVY7OiBVegq070NX/KOVFOdh
5ryf6VY7vTAANVmGyMDNDCh9hso7Qhs+cMMSs1CEs2sa+zXTNgX/K6QeCNbAsWRl76rqYMnnfwxl
ht4KPjnaflUQ2q2Fay2IHRmWTpCx7DUk/qxrMFNtBtumX6xDnrzX3mNgSqZZrJiiCssbN5VC6K8G
jRGnTsY56dw2QfeKXPWHGFo+pT3c8FP6rlCfLdEwxxUHlEjPUua/B9nXlXrUzMmGRJHktbzEyU21
EmgrHe4C78e5en+NMhLTkP4Aql8wKi0mHv3wevLr0jcx+7WEqkO1zRZvJU1TtkAy23jaiNCYvMQx
Mx3BkBbduU69cWTqagKTZlPmRj+VGMOgB31Dn0Zx/h750rX0H/jdNIFxqASCwHcopRKEgb4nk4DS
DtHD0ah3LAphEGW1/lIlJj9mEUTnqysmxgWyZs8a8M15SVRYqsk6GbTQkWezh8TuF3BQBvwb5IKN
c5EErsniBCdVGhUV45PseOWEZJowmRSf536iAOAZEUizENIUXi1gJGrRJ7MIc5YELcj80mA/bnk8
OkinfpFDH3VvJm5c4WeD+xKU3dXAzLGVIayp5JpfXwio5AfvbD1+eD51d/EIBrN+FTfZhPNOYYzt
Rngyq7parHrkV08+2hrTxOT85CNEH8C387ztQBNNPEsAt89yr0qHwQmXVL+V5FFVEJUgZk33hXpz
/E8HtPaNoYJNxZqG5z+2J0zLYtKnFZtWPntkfcOdj3NCYCgLpiTQMYGcGtIjQTA/4qX1KtTwSsyl
q3Jz0cWtFu9cOXYOznVsIUkocJu2p8ilz0+ErEvD0q8qBK5CvR0VCvj9hxGqNyXFQC2/wnMYwuWW
ebS0pmM1kw9osr86tbr7BYlo0udqGy+pXUWHjTWXquL/RlpLCb1bsZz3MYW6BYtVGXkwCIHNBQVj
GN5vsuqK3jEFqS1ENkPZH4ynhW2gGR8l7z8ehVVWuWTsnFH7MPbDFUHm6OlefIcpyMHk9Us/m6V7
8ZduwfC0OmSwihBn95wx8gJPK+Bu3izZc5Vh+sAThTUEsQHgmE40cNYoZb0LdCVudPR3pVT+FE5G
bMydCvyQhXKOpt4rg/wRhqbLMqexteTnBqGwstxO9F10dQbEK3vayj97i8sK55hmgpCPc50/zLmB
JJX7N06zcvO8sOWKtQWhxucfzFlasu0I2IbEaraOqDmnIxN9pSA5+7stxlizvKK6MAf+lSy/6agg
gIiyxj0I4hcDyW60Ev0U6qYoeRuQjwN97Cv5jXiY9rmMgNdzZ6K4DzewB0tsfvLZbaj6B+ZM4KiD
JxStNIPFIWO2VvHug/hoe9/TL9mpbXSuID9sA/7M4Tqi6pU6Nse2HQ/v3A0zI1q6/MCXcXlFC6A4
gx2E0OSK/9mYJHe7u9pfV9Pbq5AGmX2iTP/NzlXSbm7CERj8a2YHkfvn4nKlrMVXG64z4MmRal4K
HnFhrGKLTGVYsgcX8YI+uJFDRk7Tu/WEm/JWhUcnAcopGLZTTSIqjPmVHjeMDT9V4UOEFzfM8Kvy
s1ePlweLUPG0Q/sjVslx6YrURZBr8iegpGnjPqrg5VSjyIqsQHa9RrqzLj8lb4im5kRsqRqheJ6x
TM4Zq7lDMaGQ9WAlm/gJpov1NCg0VW6N3OPAWHgl/799+SZ/CovedmyCKAgolb6iWqN0BO3r9O3S
L3qg18D6WOS7aVfgUq4R19hq9OV1GnUkVn9O5dVoX5qmQqODm46vXN1rOgftQ7okVJNKss9z2VOi
WjFJ4tVck+M6NYNDF++qCYehE6bS2YTOmU0p7RJkgLpfudKGL9H3X34ZpOmYF9+s7yWjj5T+BDEG
TEWv+hErdYpjbrV81HWyXg3ja2ADWpjDWwe0K7PAn0lqS2HD1QDxCZcy1uVaK+xWyrD+Cfey+W9f
ILYRkE5wRnhOEgd+Hui5x9gWxBipGudDrXuTsHOsIfHET2ATciNaS2iphwG6bhOdea30Qqt6ioKI
RUcd19Ng7Nq9/cnEpw8gUGRiiw4U0npTO7OfSs7kM6NE52j/LwuOFXGSWINzznbx0tXOGiGIv0lL
QdU+gEivqe3urNr2Hd2O0S9h4O19WgrmHirmuoRlxnmXfjJ4hP0Wp6SMxrLKRqiozjuURDE2bKjd
LVTezaxsYbqSwch8OQSudEIgYspSL9vJX6GU4959xMAukTZktk/w16KcHcjMo+2nSgSSJ0jBoztY
9rlQx//9fSWoMX2MmBZftV2iGB+aly2VBlEXuuzd7e1BfFNMuGzNM4s+FYgluHozl5kehcWmj8bC
LbVFbr/ZfIT1Nca3AV1j6FGOVUlWQU77bGviqIeQDsHvWE0Lv70MYK5ySa1wPipZC+9dwk4rD+EL
n/AnB2wDvBC7uGJa3XvSEzRtQhreIB1IHAumEMEciKHZsku6PaJ5320OCg3TQnkQpsbSdOygFrmE
VDo2PIlgY0/vSN/77Pb96KUo9j45xzkjH3ZYxzFN5pZH8WJgZICudqEt/P3ObWn7scXTQbDqSo4O
5PWwVpapBnjeQaQZygA76Mmg7hq5gK/O7BRhw+tKuuCMAhWXe9GbZMKAC+YOOilxDcvMW7UW3rqU
CDRmkX8nXvbxRPIAeJ/dc6sy3HJkAgywh4XXwk67vmE/ECh9NANwdI+oMOn0ElUSyEUVkovuGxFS
YzJq9KScEhbmKOrw+v47ySsXXLs/IcrX2XqHsYuDb48EU8r1USDgQ6EKcmIS0pFbvJBTmRdfBrtO
XGeCCPp10Vz+Eb57CY29+CfTPjsSDGRIegzQib+2b7TnmCufCYc/QY+L8Z/77JAY9ncGVYol8o1t
SLJ0beUIBjTOyaiWiJq115MwpAB9TnapqXuYbF8/adbVIFH3KDEmtDGS8yJXkI3T+tkovANAde/w
A0LmHNLckuxnAWl6O6U/0kn3tReo/hmA9V8zQRL+B3woeExab80nK8+2awiTd43pqq0BV49ljxjY
1T0LkJgGqnn45G+YhOee2ehOV5sgUzg+Y3d+xcri2nZmumq9c8Fp3eWDid4B5R9vKdR7YRU8nSIX
UxaLrJIjuCw7uYbzMcImm6icDTRUAhKg9e0uGHT/10HvMiORvlXNnyTpeNXZ9I/UjlDugWOTWQSo
mwp6qaJbyN4mzfkS1QdGTzdYfWkgIqZvi/RzmfqxNwW4vdDom0e7AEKg/WYPMGbtWAyMxyXQ9mJz
pjYUprfpmxMitV3UMJfWcThJgZD73xu7CfEHFbdk/CPAZXs8ZzkkaIE+bJvULjHzsuLlSfouVui6
JSM9vPSyp/BuBM2mNkoM4aQJIYLWJVnIj6ft7Q7YnOpBxLdt73rB6h/3uzMqzp+l6MsCBVE7HzjB
Dfu6vS78YnptB/vHmT7bDzJYkJa9uNoBwmyw9M9d9xgdrbCvtkPCTjBrupMlrNwU6T5E3otXao0w
S4zh1oPsjbcJ1J27XPyB6b/NnYDdGMiUfmjTeOxgYC5C9w9zR167jgqJtI6fKT/opQFtVKB2Oc5b
SclNsVmRh06mrKeuekGE4sETfGw3P8hZFOTenJsBqTdrmqk5NIPVof8i3CFWy7sGq8i7UYXfLKqb
KNeG/zdYU+ulnodpvrzQzmJvuzl5NwOnTHUMjIEYHEWfG5AJ9pzTzYdFbo2lcMwrHuhMimsxNTDA
LK6cG6GFhnjaAOHY6ZkpGM2dj5oRVhW0oWMLAu0GUgzxPvVCciRoiIC4SIS2L9ryRJgYxL0LeyEF
O+NIbWLQ1Iow3H2jCIem97f0bgD4eKFj98Vmxkc2Vb36Rb9dsrpDAprtNPWzqLDLwQJBijXj9JkQ
IUOpa8WdENOJKmZoHghucA8WCbJ4ypLx3WUpEF1U7ukNoEoUdv60dTS6vluZgDK9ZQ6nUa8ieSSI
NOK3wDCzRmjsB+UK9P7Ll9fgZ8v0ll6p2bTrB9aUsC81Dyt0DVpMH84xPpRSvkzWblkVlbJ/jc5J
06ijfDmTxEhm+Gkfv9MdkZHe+tO1+KKGnQNiBwmHOwDBS+gPjcjlf4ec5N2GvE8BvHZ1vnN4Tn36
m+clK53IseMmKXZQLxnRQ8mZZ2fWLN5tCB5IJ7Zi+hVDt08LSwBuHgVvTbqjMCcsktzHIWEuPo4h
VzVBekdkxjkIYVw0bfx2njYLHSRtajfbThQgyCwJ2SAx3AJsMYn9UAm5XsxO6s3Cd0K7E8Mncwhu
WBv6zyp9lTJ1L/kRFCWLwQ5cbz+uOcz6ppzkje9+HsC+HFGvyAJenrZHUOhrA3oZaBNnnmOmNqC/
EkG/uiN6ajyfkSGGXs71dy9aNLE5TXYmb9GjXYnPyaEi0DkHg6xwWdea3c4j0YNXkRfEKaPL/WU1
gY9GTwqRFxXHqMx1X7siQEp7S3LoCTR9KXIeAP07NjO+jF2kHUUT4LDjCv1J4FLNYXy0IPVF618z
7+Inpmkv3sLUxtil1/ETHUgDp56BM/M9+mHfzVELem5YO/L/jkzfgGI/lR8DXUzS5SY8zLdosOeO
eZXBQqlWiVBObf1/sMNMx8HqPT4fvwvBBqy2aO2FUrhVGseV2N0CZH67zynGjlIQecMSdwbv1X/n
t/9cbuo3A7pVm4CbXBuGfeajrBHpgTJ0hMjFzxkzVz4vOIAQUHHJ32u2Gu2LVqhUODgfTKRoCk2Z
yr8b/Z+dirTY+aCD9SAism9SqC6zLTKH/OtvU4tJoAnSHHidbmDBLi811QkAzU7WgPm52spZkzfq
9pPL9v1VfiPwpWQTGT1FRL57BW9ibLDlTNdr7OgKMdqx4otyQpVOLM2EgDCeEfkAnoPh/CVdNRia
3y7oNlTyO+Ev75GNgmHWTZ67pZhgXRYERRam678sxjmKOg7CEzN2GH5/JPvuBRTxzrZIEWg+BB0o
L3fuFY+rqva97FTXMgLocTeOlabRE2mbROeIwQBAdEp9++2c+W1FapOhcEcnqC5cGt4amfJpa7+z
8Fei6gKcYpqa6HL0x4OU2Fsrm9PGEbOt0SWGk/AW3DfdzvJKtLojuw0LiMylzXYV+L+BrOEemxpf
NOT7FyQCxWAlWCZZrsIvX/OU36DgIZhOo5nDm7ZPaxBaZGIaF2ByfMG/vLyag06rbE6tFiYLSKz4
ur6IriRE02bFoKxbD1KicGpaonslh0pDwSfAyjd8D09wgyc0mLYQWm3zgHHtHnDbFP/LJaHC9T0u
3/fNO4F7Jz5HXVbq3186wwIDnSmpKVZjwj91AyKrkoxE++nPzhNNNCp2AaadwdC2FdozHnrUcuBz
3/Fau2+Q9zcJlGZaR4iiY4JDWP5jNL2dBluVL7lDg/UGvjdoHST1Gg80hj6Qr1unI91uQA9dwLo3
2EoSKwdRXu0ljtvrsgOUMG2Da8MlqWbLfRzmbtxCUIgn2ku0i3DlgV7m1HVa5DCYOC2ExDAUjul4
B0o3Nd0mXvBuAZcJ+JRrTk/el4c0YBkS9WHoczTUuC1coEoJWthL/JBlQhoWFw9fZJsfjeSZLHLJ
8bCVtj4vInl3EGpmHbbr8/WnELCngfhPKBsE4+nRx8SAMe7YwILGuM36Ijez5vp9mnZKKEi+7vTc
J/SJV8wyxXsndUn/wMOz7BD3nmSxIs5ZUev0SaJTxMQ+TNYKMFTXJE5Auzk8mzPbFZnHSGViyl2z
0ijoLNrxMsN9ueTOAwnVEBNNLbkpxNhQSQ6PqVZbgl06y3O89Z5ABQq009pbcuw9mrfuccM3o8gD
elH5ZTeezyeJdkObvWm/j9eNAl3GELXUY0eW9aLu2FqFe/xEcRhFArbwPLnqZWO9ScoYPW4bnYK5
IQztslhujju3cNPufNSQqKRRQyAmdSiNDH0X97M4olkmG9HPxqfpflWXdYv1WbUvcC0kcRPovbGP
IF6yiD0LwCfvcuZ3Z5ZWpWjV43SyWV3D9wArIbUkfiBIB0Py4RSWIq8MxDszPc1UpSW9R+QtqoEY
pkf48Tk/PE8tkSgvQJIvuCZhiK3jh3NrBDcXAJA0iVRC0JOJQGgAkg7lJYjzGeW/g6MgYWELy3vQ
dqJi0Bxb5KiSX6+lO7yFu2RPo1kPGphuS1gUEgdacadqecEaFAeByUut2WsYJNiyH5Loct8Fp/Zx
2jrko3fzUnt+lxCUYJ9b8NwHGv76f5BdO04nWO7eHERhFDUiIWMzKo9xZAyJo7iQiiVLxfVVnBO9
wv0dvsfh9qoyJ8rroGduRfaztiGgNk2L5pRun/zj00eMdsrcG5aCmTTgwC6amD3nLbWjR9uyNGXL
ALSPlFspjxapD7wviH4yFQcqd8M7YHzqagsNJtRKT9/vk4YPeUy+3LJ0woThBERzjJvWxwbZxaWR
hUh43X1DwVgT13QypVTmVzilYfOusqdsZl1leBAW0IGMibnEuCLktK2/rDjxccCNbpiNuyZXkSa+
z2cU9KfaCXQKJV+TrQDMv8b4i7anq/haz1dUjrPxqvGgF2qQqdG3GDQOtvLcT8/Uo5gZGarxFtLP
2RquGrKMT+JW20Mkn0SR1bSGYShH+sjPocg6Er+6M6FRU6Lf+D6GzZ92oL/pLs5iUmp10GirwsiF
i4QQWVMRpGeFLTiw7hAqWYroTLsPOX9l9DUndbeZVbWX5nN8FURVEuVwd2CRBRt+s02ee56B8xSO
LoxI5jfhrMwPk7awOsTZQ6oUeP/+Q/XjodhOh1umT2N5MvyrHDIbLszfwTet24ZqjWhIBD+ix8ik
shRqrj8RsFMptchPeCxsvmmikKtVjvNGJrHU7t8B/MZKHTnXIp/MMvd8HtmatZupsIx4qnKlvvna
jtnHMPhF+MDG6UyHqMSbfR4Zn+IgfwO6YSMcxouK/MP7zOBee42VKJMLKmNT3uI34BY8hgkGmRuN
6uDNuJsDnHvI1lzIw7DuFmMLsBJWY+rkyzL4+p7TWQjiP+74TQeQd9KzoxHHWhW2TgNxGcQ3haoo
Jb91h1XN78U1vGg+pGBgl1B2Azh1yuCQNRWn6zVFgT/gtbE1J4OS5N+3RkP3Yrde+IhzdzHGYcnC
CDwytgI/9ugpN+QzPtpqJSWXghPo4ZSUDVe9qgCCPi6U5slsCJi6JuFoAfTJccVUn7x5WyB2lTPA
NhPVhJ/Fnffg2GL7Dti4tsdHeP0rzUPrPGO72MsOB/QLl8XbPYmC6gJguK9xokK7CIYJZE6IL1AM
MKDnfRoaFmV67DGY4pIS+MCSau31CXO0Nl0YyBaOtz5bqf3W+PF6HRtqxr3Wb/mmBUfZ3CqwO5M3
b1Aj/BXRQKNixIViLIZ+Cgk2GvWW5U7hmFCsZ59CrBpRlZUmGJiljqiNNhHLXiFb6b4GcwqFgYuw
ExKdQChAXUdnPHvstZbs98iNyg3YMXIISKiRB55H8xroRm2e2EePlT0NhrIe0SpAmQ/Zp5dQolr7
268ucvbhzBc7+wl500FAL8kIyvcnuXBXgoP/gKmcI8ccINO2KDWpL+e8QeJQ+S3NUHFRLwvGQ40K
Ldz5bFlu2X7RkHF+uQQFEtoOn/Evg2vLPpPrLSZt234espHyP6r1BquscKkBHXhMrUlSgazuYHkK
8yCNKs/61viReeDOiDafiRmGD/d+QZflWbjfbVL0CEz/m/kWDuqbv8dK4TCu04EuPz6gLHkamAif
C9h6kNP88wr6RGJqGXdSz7v03egTkTZVJhbITT4YHefXiq5ua283impAh9D/46bV460FerAy343b
QRk/1YSMxNeNzgUfDmoY1Tid55VyBVbT8/JJPrHoSNsG5RuGJgxG58rgStgRfj+3aOq+xL8BpELV
6N9mnl64g4NLH2tedt4NmaIsOI+9IfeZsZhV/L9s5eSKXT0rXD2hJp58W/kcng8GhtLxR50w44kW
Vrg3+ttyK93CpTa0NyUcGAOvmGjRByYt9l0B9twIB5my6sHdpIWvkm1WUPJyeCZQM/RThJw8ixN6
X28wWw/lzHGnxBi1kGUQAN2q26Y9zjLMRFlB3An10kMSJd4Rab9wrCMd26gCmHDnzD/LsJkvF2v9
kLtlzEBwjY0DwO5CEM5VQcnDvI+TSG1twEfBvGi4uq9bVKiW+jFVEBr4rWr3jAKXN5TPTWmeGjlF
T1/bcozOsBPi2Ptfv4DVBsF3C6pX/QOPwwD8tw7pBD3ZrA1gK8LNYSAcmle4R2trFKRxj2ScXk5I
hZAv1RvplIai9rs5gM5WG1awcRPBcZnhs1HrNn0MEONKXzIXBX34ymHMAlAAX8/rWxVBFEnv1Oyu
Zko9SsmEM3aZVJFvIUJOCiRen6k+KQTUblG8RslHNULud8PEdH3yEJoV4y68aIccvtM9oTYFZgMH
nR9OshsbWO9LSbKNbgZtztkFU/ULCNfkrAz0ReLDyVYdEcdQgoh652cvQCWjatv6Btl3guRZFBtV
PY4+8l9oO4KavoGRIzVr6zEdgx058GY3h1mLD36v36K+h7dFx3LKh04UzGZijnOExfqitv15DRwa
/LDZh21ULaQK/cz4D4zl3E+IOBfgtpjOHbiSNsV7bY+H1jFFySWAEtxtDs8IThuqcmr0aFQ3WVUQ
w3ZwbjnYlF0b6Evr0gfmFLPkIf4tU3qsUTCwU6ev1MTgGchsTBMR+0UgK0YaTISbblK5JQePeoOM
uraZHqbD+2nngZg+RxdRgCU3P4PVTf6pEkaDSev+3xUFM+57Ddxr0p6TvI6NRHZwPnapTgZ1lKGw
tKSbwftdSLCkEI7DRJNclX5Hioghy7DW9Jnp46pQdiWuMsTJR647Z4uklBvW6kT+yxVuiaoaMCU+
LKlZJO95OcXUkC05iNyXOn4AR0Xp/PKTlwc6sTg8o9Bzgjo2Rwp4RRIOPDMLxtj9dRQNiOj9Nf96
SxU51TTgbCKG0Lvey0YxTKWDE7jfJVnYykF3/4zvzCa+dyD76i6RNPiS0h/ZTTv4okr00rNUDYwh
tXl4PP1XJhnd5LRzCP1ot42V+OB5qWzKhI0akYq16qP+/oXzIAD6z5KFyKqVq07PH2lbsJ1oHuKJ
ge6U0I0eduwlU2UoODBYhMpAjawZ8Jx2owJka6DnlqJzNeiVqX8DcrZ07VYh1VW4uMBaTkJNRuVZ
fll48/LOUa/0lScOWpxAFFi4YNLjsIODQQH9oEI+lquvmbIsNrJ9s84G/J3xNV6KCKa3zfcj/1KP
UDYRrsHJmS6VJ2/Q1HvTdTimvB60HaNCDasAZ7kY5fMV2pLvv4KEHifPhXExg7HZdoPxMaFSWs/E
+jLp1jFW+/MOL/VALMA3U5Bcc7Q/V0VIvNk1dZsN0aNSBnIXBRk6gJ1mG+aNxwbWKGhRLEy5rhn1
5foVZP1nbLJfo7ULPjTxkFdKd9K13aDGrpM/9q5gjS78wjUEgAID+8vul6OjX3xsKsOCKgfz3zFA
5srF9BUl37xk2hknosU5wEKu+evSVKVCGfowtG9Utnh24v2/gpW4R7NxWsFpCfgcCLKrKbuggPIK
Y5sewRQGKmIuiinX4/nOwEO/YNF0T/BJCu3cAlUupFhpZs2j1Pe291idIw1dGBFc5MgeKPkejsT5
dYNASBumuV/ViXRX7RhwslpN+YzSZmniI5oqjsMKiCSqA3CMe+KT2nLC7prL7V6d84YLXI0pO3VM
5I4biBj/9uCkFlzyRvaaUkzMeeDX0CiL2ZmqTxA5wgp5kk9NzNgSvX/ygfEQJMDZ6A7P0pOR4RG3
qSb8P6uqcBU0I2tNlRb9W/JS8lW84Ej4fSc2w4VfB42MjdZHDL4jFErU3dMAcf70/BU9POmQUBZX
CEi06tJUTR/OSd06Ue2CuxAYSnCtOyVmBgDSR0287z85UAMMc7eg8U0o+sp6y3Z50fuEPw4jTLmR
8sjM4Vli4ohRXl9d88tSwwNSrUoUGVwZPmd0rQWqj5x+pEzdwhfvkRPqjxcgCfMyveV+I8mQ0w+S
5PnC3BU4jkby9dRhOerxPQQGTGjFtqh8o8/QFy2cwTF5YI3sNzMBqFVvEQhLVXmYubDUGjIenn0L
oQbAGfcInOu09wsgh/OsN4V2Idt2wumXHxbEG+OXhmVTur8aSo0VGF4ZlbBGlfBLwjbu4eAjzUoV
uDi5BD3zPfHZ7AOkjtpWBzA/Nv3ShG5ofP0d1jscQIxczDrl7GlZvbZ+FstdtGxqkyB3fUuwceN+
2nV1AICxkVnG9B1kJcE0sxRR6QuubT4ukksm9J8L9X4M9OgmTl1RzeilBHCNhZViyYN41kyqt0QA
r/iXd+LVl/3im/FOghrlTzVb1TvC6EcVJkjRTCV+JzbMDcVlJzpQ4SZsUFrc5K+iovBzuQ3rXyRe
yWPPDmwPDToeW63qTQlwEYNIXub6dDYZ+HsBvVFePeSXRw8E4fkbab+7E4c45u8i1hAthHeQJ4kD
avSZN/IpkhLzFrzDTOEb64+ogE7iGDS8uyjmpKIe6oS6udqOPuVYECIjUv2TR/Q2Ypk14hwgNDbB
7JMVNwI7Gokt+sJF5dcb9VayPA3StueYJ+R7AL7TZpasPCWcjqonmQpIfxIaOCOcEfKlcJZ1FYYA
jkuyU5SesDM6Zg0PCjH+WfCSTxsbPLnWjaCcHlYskxPKvnVnzaGbJcU8Qe8NqyeAo5o0FoeewAxp
odiRZ2Vq8ZVuJ9LV7uEB4S3N3oZJSxWdIrmwuBw8CPkaukKBA7TbH52ZqW2ysmb8CkH7Z69tp+CM
PEyZDsWA6kTCfnb2aRGW0Nec4IRN/c5xQCgUTSy/TV/as+dOgGI++gDbeQhay0d1lBZd8jYfp/Dg
arSkgSS7Dy31ixdGQnknCK/2rx5V52kw8621xIMWax6igA0p3yocfJ7LVKKKjKu0kPSkce6uyF0D
8SXD4IhQr8sDBViFNH3WsEI6eX5IDM7SaZSTlLRXdCBrVJykP1i9nm4qoPyP0m+vK7uOO95OlidN
/X0b2ZpegF397ZTcvbfkRAKsvld7J4v0VQ/N/VNgvo7pHIYZRYU1lAZPu2jb+pvXcQ0MPd33q3Cp
/3ZMfmWXPKLmY2Z95XtWHI0+p/9D3trJ30qwI6rxtlzFiMZyFDTIEpUhcxaxRPhyl0+C7hC8QZQM
V7hDweKSJ0TmXjhdCdyaCbqWAA1dn/W2YoRKN+GTZWroSyapx9WePcyIQNUqKXxVE3nvbXfDrOzn
JEkx62y9BJ1ow+fWJQwhQEkpnstt5+cU8lfM+f7n3BtfzeL1V1EsrdLqYGIDyyZZmexmgWaVKfRV
pT11bqQkMWjrr+5PPcXl/9iNdqkOZAfraelt5C/u/AW2IhqTTo4dYMxZeh2t1EZL6FIQnzqulssS
iuGpHFxZOqX7qym0pHgkKEMp/CqzoSRg8WSf7CJusyX/oQa2Y2HkZkRrlTVntGR0qcFT8982S9it
9rwbbeBp7QFW4Y4wY3PA2WgAMf5ac/5uG6jzBzIS6X58a4nbnmD/WFaCvvW4lVaIyel5weSOTunT
jDr7IoEkA94i2m2Lj4GomWV1QiUCD3UlxAwVEME3cYQF3qiCCEB3HQb49fvoK76D1/EGQLGSLpX6
/UnlzPWiPe+PQaO1T7qNsPnNqZFnLk6VmpLCO/j9iySewJoenNe3gmDrEhhbfgyDnqkadQV+soIa
/l4xAgKtl6qSSFZYmf4QcTQR4ik1uv2lRtvnqES60BHPoWm6RFbDbXblE1uF8sckePvEIX9jrcpS
LW+ZYQRasGKyQcVWPjfrXDa22g6ym2Gc5ETNiXvja+yCj2JAGRk4MlsHbOgVUYX3OAMs4BC5wQW1
tMSm2p1pqiuywBDk/YykCo2r5QLa7eOZz7k4Y7NX4SuT3OlK1/sdftLN9qvjgUCe4T3JiSDla668
DVpuQD3uaWmKFf1Mrb+z/5afw9Q4RUgS4AxsYqRRlm8bSj99lfxWtyUbD4SB2RZJK4OL0dBhpNy5
LtOO8sIbNcCua462DdR+Y7piPyWLUHmMWZyBqnIACQh5KMyfed/lAPgk7s6D7Y6V6hYv9IowT2sX
GngRQjtQrN0upRbdaYJA/mF9h6BtEUGsn4j/BYh5WsCRWJU3NkG1GGjruZNz5nkGS1K9C+g6oqy2
fzrDb/iqEqdX1wmnO0N56bcViwSSev5D+Ys7IKpjL/hv8HpuSsMkicXcH5zFySQ50NcIWgsLLYdI
SxwD7/V6qLUCqSEq8mCbaEw7JrjMYcoASRZcx0VbPC1vBb+ibZtkm9kQSMOto6OfbxGrcaR0w1fU
HQ7bcNAGyfgIwkHVSwuP9L/irx3MKXmd6IWOssm0v8det9GB5Pd2gNExgQ3g7GyeNussHgZs207O
wmDk/ej9edt49a//vSrqYwRJFmgSJRdkn2xLp9jkPcSQS/To6LoTuKav8pCO9mxGUT0/3e74rnna
GVM2IxErsn6UhBzKeJUZip3faBmxJehcEGN4+oXgwbk15X+H0gv47KiXP16soLZAsSbfuUtHDjdK
S7hbn5DXpob+bQj2fKaQaB8sR0g6kf551Neh3E3RWwOHxiXCxk4u7HwCHFFTJdA89TRaAhYrlZMX
eQ59iJPQ0uvG7PSrLNtD1Sg7B/OVpDS9lKru7m9v2sW5FnCK6mgtI1VBINuZiMu/h2R2XWfVcOr1
oiZE3+rbF9GZjsakA1Cpu8XNz7L/OGw10hjewmMo9ao1hsxzhpzZ6ZsCdWzC09JOF0bCza7wSPbM
HJ6wV9pVPjR7SKtnbZNAvhx95e3VACEJVJQll9xkHWD0YQiUqsHD5HAXtIVhOFdEdGncWypAes7R
2P8N6g4AcU2+cR74qCbFbNByzWHJQWujJNrak1vqXQmLX05iZTFDYadD+M8C29Ie8LMSpFjwrzZO
grC4PTJIOJ8qmfDxnQ2KAA2L4slOort21KVABDsfGjOEfgxOJTV9bpj2u6cAwg59qFHZJU2u1Qn9
M5NB5uq79zETeWqrg3ghKvL/Rw03RIAtx4KZRKvoQAdRQotrhiVsEIUYq7VTqonQgqGoQz5VrPen
VG6zwnACUXDZi7Ol4ipSodCDIO8snf9In9PeNFpqaQzkSzF1pwm6aj6j3GwFc+Tf6x37i/l4YNJq
g0F5QVWRgq7trbxUb4jv5o3gy0cE18HMIbtWW8D3zPYmnNDoeI0w6NIZ93rIG5Qs8YMmCozJAr/4
GTkcAy+Tzb2wsMHkFKtZv5JPHedl2zxqRmRALctpOZh0TVdEtB4jTOFAopAtmvSqssACoc3dgz2G
qNh/QX38MxJ3H3GGROgoCfKRxhMx0Q8gJkTMqKvoXfm7puDAnIU+QLjOJwVNv1WzzMyNMQij6rga
yNksknKtdW6Dpuuk1HoAwUjHH7D60V3O9mt2FKAftLqEX0W7T2XdtjqtLc9OWtAjGXp6tiHgER6N
C16agNX20mVkDMGwktPmV+JVVBzVAjW4M9nauiJ362k1qbJn+pqsbcSCX65NkLKE45RPXYIWra+P
cqGmAmFDAff01HulGR/4AbV4uGQmznGwEjMIJGk6RFs/4vMromJEVc9cuJ5Xjx/l8vzg29ZiByiT
0fuWTDOjcX6GxmsvAfrAt4BVWYlETCxq70F+R4XU3iEC2EriHxsucU8etBAZ/LpUZFpakzHBt/4D
73Cdlf0bVfGo83fSt7ffqJpBpj08xXkpCW1yzVhKITmVoPXyIqRkS7wGoVbeKrARzvD787ao39Wm
PLpfbIEAClNRXSyAOp38lUcXPd0j1eXVxzQqoRDLMg4ePQ8m0hAZO/M4iaArGLdgFdFkPeAXp5n+
8U5mv8POAWtpTLzY2xkJjYSnPJcUluNr9OPKHT5eeKuQadXR1eqCd73yrfSv3lMRXv8Mg7Rksvvo
PeUmWv7b9TcDfBR8MIze2+qoY4YmMEwavEBTslpYn+XZZbYeskuebyuY8RA5A8koBps/jrxC6xMR
BcACoGme6/i3hT5QcX0xBjTyGTOPXF+Le7vcnt/1r1W2tWdhn21weS+7hd1U599OwzaSOhNV3CFi
Lvm3bz1ouTLWTayl3DcdXKQhfqsOCmjdCulEWrTAOHqYE+muDVPcSRwyLpShGj5B/jtIWI3/1B7m
6x9TLSk6xjOjktDgUIdvUk1hdCqAekQ0m/JkInJ7ASLxG03FAQWBesDFG1KrwiHGGFIyR5ji95Gg
MDL5Ku734QWzfbT7pDR4dsYBAv5006vPFChybHPvn+Qqh99/pv5f8BGhABIx4QfkW88pDlQl8mTu
At2QHIynXRhzLgBpIVjauuf9evT8hPeOe1McvgFvYmxnkwv++1+7tgf5x/YSJOrM/atkROvaPHuo
dO0FyLLj2HgrLhy+1BjjiF/RINSkeO/EQhQ9Cn63hkr6E0anYpXssxvxHNmqQMZk2qxyA9C2PkzU
6mgfYL8OlAKaq/P4yd24LAeQuw7Wx5XLYlLc5NUcQcqV1LN1b4UkwECXKbTY3mZPJo1WFkOlwkhH
DaR8Ltva7CORJztPFc+odKdf0kx9RjHhaAffNdRdYcP2nV4dle2zb/0LRX50oRk/YQIzitp0cz1l
8lpAJmzC7cTCyGCv4XS+i31ZiSAv+HhpcjuEDYcT5dw0uKtPIDGvI0lkM2s+A1mF5Qb+SH7VRyyo
bXfRrmdlobSn8gMYJvXbjPOvd1wXXqLGqZ25fwc7hPZ4yI0FTJlte/zdVcvpkMrNdVVpRyxoBk8r
+yUP3OgFdNjxoFwfJUIowoe2EfHcSmlsoCb1Mz2nc55jg7HuO55muDfSZiVrRDQtkPU9KAa3ra9h
0Pe9oHlIvajrRV8Wdk8JG9aBZDFxB4hmnVVLKRCX/zQlmeKbxyPeeSgPg6YwUyxzKSl/Ognf9xSC
S0uDwmfMbyvggeh/+urEgOxoToNh3Ym1TlFbkfi2MJavqGF6PAUmquSfXfl0ak7WiBnBM66/1Fw+
7YqGSgVd1JNFKOsUNJtVBLelI9FW8vyRZbjFYCEdLWjvHcEYzdy0M0acw5mqVX58s1l00C/D3r/T
UoWq0cy+GjvHzY1J//EK/u/fiLp03Dp67u0vskPSHxRhDTDi8IvBOM/BVAY9CveVZou6ykcXo2GL
qrsKWxn/aii6md1nzUMjEt7gKk8B2j68qfCvxWWfb83BRq3XrfUCm6TNkxXRR+66ZmjsOTbaU9gQ
e3qsRwR3bNi+h2enXV2sp9vHtfu+XcvsuJCpH4/2tJ1E9lAcN4NMsKKDK2m3ZHxrTztSX/JPQ04h
1FY6xPSDPPor5U7bXI6+cx7Bbwwxwp8VjJM7W0Sa0yLUOt68uvn9IT0qjSyKEipHcLxlw5v8FuaC
YVZC7y23gPsty7T+PaJbJ3VC5XCQ/MiICXPHKYVJlyls6MpkdACpscjxGlGkeqZI3ISEpM2xp2ig
Ywv6luTFP9baHNVlhFCxAzGS+klgLnLPAVL5TKJlP+syLFA+JrBeAVrjq87HGieucFmZn2XZhpW6
5Lx5Y0vszxAQZimYGKYMRc2C7qToDnYdj7R9S/8EKqfqlnGtcAh8EFNo6CW4dKajzb9BPUO6c+F8
KGw6WxQFO1iWQuWx/QG4sAYJ09Vgoz6WjlNBXSJaNHULg489gqT+JJuIOuhpXyFvIbL+InygYa/f
FQGxcUS8y9kmwAT7Tt2CPrTGo1waCpgXomy5KLPa2fhShPdo9qJtxxBtfjuO0soxWJb4mPqS2qm7
3B9fyCDdZoo6itQ9mjYdN0hL0jnu65rwKZ3fRjjVaGZ38XJmrfy67pEj/Yadgz6WGAPTmvEYREvC
mLcot305MdEgNv/dvozc6NYOqkaHpUX9LBpRRW9uPcl6RaU4fpYeYYNb+y6ttfl10LAOTD4IaAm1
HkgCS2/9ZGcG/n9+IQOdB2e6KXUCuR7s4MjluT/pc74+zAVhtHUor5EUsV3OB2hH/6lL6i8Kj1Zg
V1FqUkG/B6spw6qTsHRF2Oa2JUdzJgnZkvvkFOWRn35O7SSKvT5Evhqh5xmXQEW1DGtruZujlf/t
8aTemK4p4u03G043R1g9XpG6dN3fc3uKP3Zr3MQkfL7I5sWHfu947ritkIIv4MALJES2IujfI8CT
9Z4zZrAWJy666/JLgmvH0vCP+qKW4qk6gUDyfPHlDp6Im98PiSnynI6t76OkY+xMMRbpDlROZDzG
vIsXd8rWTcoYtAr4Q/xrZ5LgJx719Uu/Gk9DKKbVSgs21v+PvbLTTvsTUEjLfhwYBuC/mDAVL7Iq
JZRlYmX9NVDtrDFNu/qv6XZIU9YphbQgPrA8dZqnDLoSfnqGIyCIdxxcuxcg7rZ1mALqTZTyyUpG
TpGgF1oO+XTkOQIneR8HkL4QjEWiYRJIZIMOjyrrE7STOXBZEllsQ1LGa3UrTpi1AIvsgibcAOKi
eez35peQ01i2nQp55xuqSYcY0X9ap4I80qvM0b6xAKrOMWeTv7rtxYVBD0dj8lu1ZLIt86wqy8mW
bYxlE/Dt6FzjToBPXyHU/761Qk/42+AD4bHQzqM/UyXQn5jSRg5CNsNVfOLqDhRWHGznEbqNmH63
+sLkLc/aM3AsG6QfP7+2iIFq5ESrxUZfCv2T2zff+sotilZ8v+PSHcALSZ1pe94q7M7Ip87tG0q8
nPZLNWwenYdoBcJrID9em6U31RHOmhW8P8e2Td2H5+ggQubzQMHhMOt7SS561jnhUuFMhFLMGKBT
NhouSX4xmsyZsAapYXRd6EFgJ3XtSKHL/LDyVScMGkZXPjI1Ifk+w1ECRfMftMgLlE+/TLQDx2Xm
qtBhWy9AGeLvBbbzFJlDyp7aBjfBUTuLt1zrGNd/6/j3npVUeOS7pywbXKKKV69ODXuHOWbDPoOr
+GPasVBHvxh4KsqcbVeZxtufSEXYXkUYnVJMvnj6HTsw9AbfK6tJG2XyRFQOliYsaAHnLramBAmw
RoUGFv+5CpXyImMWWqojNIZt2wMwSOgE+hslYf6SJM/dOoEJr25dOyKWFxmtdXbW/T4Lu8Xm82Y+
bEh4hurQRaxk4PyDPSjWmmpRhYndnzXZ9y0/AyhLxR2jzoiKLuJ6WumUN1I/Id7913dxGuwxzuFH
MWTQNie16Tz7OEY0qKbJfEiAJcGukABccm8uwxivOqk+Ht6m4iLkzeNQjVcIGUwpbJtNHsxaYnyj
Vg0r0TZvBDcfQY9z99Z/PGhf7+7Qft47sfiF9AjGBVz5QJyhh4zZzwSGDuDQQfHU77m+xX+ocRoB
H5txgL227jDSyrYb2U4vFAd+QrivEBvwkZHkX7rIFBfoJjm6EkFDXcqyMaS6cL91VJtAbd52Qq8V
s9s+mIMupcgXwpivO1YG0IQm6kXP4JRda5W2t3+A/htThoBye1uieAAFJSbjkGkMJi1QXPMrzF5b
Y4RzPOloi88+wLpukORwFqQjA3tHlgNC1PiOfsMUTdV5dQjAHt3mAUG63xTkRDJYj9aZ9/1dUOIV
T6eGJTAzIfZ/QQrslpE2C6JZUVfGr+uGOainiwubtnxHC0VW01niVs+YQ3ffKssngqxZZAjiA38M
wAYdRk6s63UVQhMxjBQ/Z4esIpDw1BH+akJIUd4iy2c0PMdB/Rn3SbRdXm8H0sqFKnxs6xKyAM0a
jqZ3T3SgA1xGU7zPUDlUvjT/Xw7L5EtpbKXmktYcAnhV5lUf5OvTBPWDxEtqpYVyTWOIMr01p7BM
icr9SRqhAmANa4bhxYW1OQ/BRBGmH6XSNKx/JJoXt/O9C47cxiy7ouiecDxTM3D3NUUjB9Dwtxvq
DTnLT+uQbfDD8p2zLfI0LBF7v4+2QpJQY2n24jwKFcvhOSxO2llyw3na+nhC3PFDW+wx20bxBbAo
xTTWjrDs/xMoihVu4MGZDWQd2Zj1Uvp/ZR7tuxIlYBJ7ihQl9pCjVMdypE7nMNATegt4PHKlakOJ
XSTAta0jv8fdBGytPy1mmKD8XjcCihx/I6+IgHMBvfMHil1uXq6nzQscCoeCjJHxPzwTc6zCmo7Q
c4rwTTFWjAmhNDZt3pP0XXhomsQR7URpuzeG+LpxCpitV7T/TSxs6gQm26OqMQS9LLgYVq3V8+7+
SuuMP6WqdIzEO/8memQ4bcZBRuJ0uB23L+GUOI1B5QjhKpj6z7XkFNicYmlK3nUKkq9vzHqLZBt0
CuFFldZJgJW4UHmAuERT30t1lbEBKIzs/LuZJcun2RYeOdZnyEQU2ote7Sr2ydIo2pu5OPTumQ/X
EV1dYwSvTr2ANjMkieU9TOxcZgLxr8LyPmzGDynPGzc7NLVCrR/+VbucuQP3NbAxR1f6sqlKgS7C
gEj2t6m1BjKhdJf/ocylAYvlXB2Ge/Ii1yAqLrdKBTYi9CWuLZSRF6z7/otqfl+8+flbKMiAsz3B
ymoCwb7bHPPBJoM6vvl+AhdtkPNK22m44HLZCll0+dsH1/UsC33U60DAMi+UDucARY+3C2hQp/Wc
glTA7pGAqtLfUUJ91DGoFifQtaydTfR5sBJip5pFJY8Zz/b5zpnXqxQQ3y48tV3VeWCvQMXRTV3k
qZVNoZHwF5j0ujM2Mqnu6Auk1R3isI6BiyJxzDTTLV3CMZHYDoj/PDBsCF7pAqoTSO95BlLHbaNs
rzJM9qzirlnpKu1tEpWhMQFICUlzmxZlDK7XhyYVitGzR8Ow2dF3BBE5RKythk8CdTi3eKbma1ok
lTYTVRx0RoMW95bz/0vdv7lqAUimesJVg8uoZMnQPvRaBddQH3glBRTGNqKLb19A1VpNW5+9E45P
u36nhfXWnWQ7zuWDIm3llG0XTEArPM7CEMSpzei/XU0tY/e1ycGISe5N2ogdKgQe49u6vtFwVU+L
QrWJsYfSuLMYcU5kiLyd8ji1rkeUZRpvMP17oTmHjfOQdl0gmbcmEbYMgtiAnApF282mvUDZCO4I
dhQtjm+ROqPUBMvrN+7LIDHRIZb5tO/NjxATcy7GpHjCrn4LuUHZx+clHvlv3VFmPu0YNEU9MbVg
DMiyxqrcGHY9RAy79km/5ush1/O1JEYf/9cs4/TyC5tbICE6dXXy8z1BOsov914Lx4x17yXgcQDK
Y+UMdUv65RIvsrsbhFTI1nZIKGgoPXb2Ev0f5jvn/AdD4bWUK6ZbH4tl4MJKHldmjatPXZCAm3xs
LNEV22j3k2oaw0+GG4OfkX3coL2rRrT7KewFUwvNP05zs3lVO9KFaQA4n6cIZKDjEAt93RDCWSLK
uLS8LbN7YP64SW1MUp28PS8zxzgzyVdXViaiJyJpPsIXksIXcR1oNn21rS5ff6TdKjokLF8k3FfL
FM4OiTRP5vuSIDteNBkgfok0m6c1DSFA4gv+fkM3ijaK8W2kwWftv4qcsMcjhJyh6Hb3v2ocrR+t
xc/UiYK0EuURLRhcdlhogDWnq6aleLqyaPVjRvnfBpkA2tYHhV+OSCfzlD5jR01V06vIP4HX0cgy
ayCH8cx5hAxBBpX3P3pyJh3Xetiamn9afoIZyO+x/6HNfDvJhv3nvdrcDPK+PzEUXREwkerU6Lw0
D1/OZ2oTMXHeK6/xeOya1pURyUC16A8G8ZwSg5ZYy+6DSIyN2zhvyxzXhGAtdXnk7x4xoFy4nxZA
IQigw5t0bOdK29aTN6E9a1tsJPA3MQ6vYut+is+vUyXJTeH0XW7qOqwDNK+DnauWJhQwyyzDW3co
E7ma82YlhfizWQMkT1fLWrytBhvjw7+0sDXQhXMAj58S+lE8pRjNMEfvT55KbCakfAZD5VgI33fQ
qVrM8mceqWaqtKCX0dvbse7Mas8zROXZ6gAnJWo9679tqzzKj6GmmKRhxV+xNXYIlKyNemVFCOHY
cNPlGIeELz/hZSyRk6lO1tBZUL5vKYeasESKZ9TeOp7ThskGrN1ByglvGX2X5wOLAkqYdsGO6o0V
8bEPYtq0sUvHP23jxLWTgIeAbKQssMo9nSSgcK7bf9dwY61hPd5RXrlz6SQQkKlCJB97SSuZuqYv
/JITHEV2oQMexoaVjQdAlsd9t4TeauLdC9JH7S5yIv1NIzKeV3LNIal3v/repf05/iuMCjOWT7Cn
B7d5cUQbRPNpf9S5dRNzVE0uc2farQohmTfeVW8qrqv/Vwpqza7Eg/HJPToGX8902KiVPXWFctpY
zpJmSQbG5iEbVSpE9x7VqA1FVKWlM7mFb0nzL6DXiW8qhz2PVgi+oYGZrcHwHgaD8bWOcv/ETM26
1pnrIwlswPPBP/I+bYLDGNabAVixDSaWa0TFguirv9Jw2hjll1SZkrM2xn9dqKxY1AaDupzLNLHt
IAiX4/Jmr6RgCU+D4FvioqyUOlLmuhyuZJjcksZzIDNMJ8vZnUAMGXMlmaClDfjLnmMztmJ+90Oq
ZL5ryvDktBWh2N75dmfJhfKsuSxb5REe2nokUAuTB4OO+1WABpKknSUpU2INNDWYk2JvNfw3buDv
HRXtR72mfKOhDAC4wum1Na44Jeip3ZEMVLO+5BY8LBtb/pF9N1zabGCo2VRhcEWcNjgm/jcbzdNM
x3BVAw6r86mrZl8/uIY2Tyojgz8R4AhqriumeTbowO//FGMQpvadwr07VNRTgDcgyBU6YmpYUM+N
YjzZkYE2LiciFlVsU8mdVYQDiQt4UdEwC4o2IPLXDVPf0xkV3O10Ige/BV3wIdJxTQwZo7B1k8nQ
dhH05ReQtPLmo0ImLSpPyV0yOD7jD6vyuo8KrTR13/ZDSwjY6sZ+BjxHoGA9uRAG/1NhouGVgMfW
DiUaEAeKcN1WDLsDP6AqDYXK3vwEEd8Q4fxBvNIXS5/5+IeUHYdUWcM9oVjCBtFKt4GGdeoFjuO2
qFFtvwjuzYmCeZz0gucGJcmsZc+uy3jjlB6W3gsnWSY/2DxkP5WLHLEUCAprHo6B57R8t1UE54sw
OLxwYM/1v/hreSiISI+2peA5Jx9qt3dSAp85H7OXGwl5IKBK04J5HVGdA3QcqXLRQ8VInkuGkts0
XtR3KhQ9lFAvE7RLaQol/HERRZSOlqNoiOH5zRXvJVRt2WXiMRDt/kjPhZbQ5PjU1g+HWhqFnOFZ
F7v9svmVXVxPH2EpVf119IUYelPFBsouICbELg7BWxMLOQleZqBrW3MYMXAj6ryySZeKDcsLqKmI
7hgE/XEV1lXWgBahMOb40QnKpJRO9eUBndiEcLri3ayLbCOKBM4nLjKd+VH7C2nOrX07JOgMhBzN
bMogQtXX9+5rv0zrJdCb/Ylqkno3GrzgmKPCvle6pWSBIoOcw9cBRpfiYlItKA6y9r8OXthGmYBl
iF2dvB5f799R95b8pzfzI1YQqCyGpOCSgsffIq+QYGpoaPIqF4kVyh4aDT9+wwEj0wwOINlBbDoc
RKGSJnEwNPt6RVMNC8WYpTHLZ/D5K2r4/eu8fT3sYKLpCWPYWj+sq1uFsT/7RJ8FuAb5gmqrcW18
lfIDcbDtuVpe7xL0Cpc8IsQJsPghuF5nrACmTw1kyAGffOArkbAe6YHmUOTfDW88aQwC4WRps0BV
Gtfs2ROszhTei632L8bUou+3uxGWuE4vF8+oKWyh/9Tw4cFNUSJCoW6SFRvO037i/ET0sIhHccsB
z/tdxr6sr3Ml9WCCFPNjwsmWOAh3bTvgLnvIGZQzD6rEcjdwgsU7ChHDkNZBthO9/97GyUqYeNJO
tcMfwx6dccFv+ZRdAWv11ZEWuOxP/feSDyifmlqSIvc8wLxT471TeC8KpJVxqDRtYRwewKEpVlSw
djcFXTSjjIqVQZZmEi0iGRyIbpxDdmqKzckw0IUtCETAjkIeKDH4c9GFRDhgB4kCzmrOHB8JYbF0
lH1Lch1MlsXaPDTdkAhfD4D5fuDPX6S7gQ/qSiSnjz7dCvoEA2jUf1ijm4HvkRBCNpm5v1iqhZHA
HNxd0W5SutU3S/3IRCu8PTl+fTcXxlHuVXZo0XJQGWROkX6gqNB7VhcOhs1nVO0u0iTqpUcYh1BB
yZzYuoQyRmB7i+iT0+uDdEX6NGa11wwx69gcDFEjr3Z1jcxI5YB04Cq8d9YxNDfWgs/CH62ULFEc
ziYN+wnq8rADNCyrJyfecKusaOCW/Xm+UYNpbdWOFF/hSI5PjgNyl+neAxLJgOtbcQ4w3iT8VQ16
/nnhH8pn+/zOXY5pJVegbPXOMSmrfBC/g9VM/j8Fjs7d+nlW96WC/3N8VXRevKjgCNixCl7dkYTA
nFpr4255VJ8Nz/jTPwiyPMckgb1GcYFp0w6XWdnIWEHsRU57bHzz/B4foG7+BSkc5xztDcYrzI3y
ih3Kjtqwzoor4PEwb1IZLiAE8nd1jEnsRw50DizJOTF8xFpTjGWUUIUa99VdJhErmLJ9zOof+BeW
4D2f2lCNP/HcwX5TrZeGlP7HOtOQ4HE//Ysl2JgXmHbeLlFGrXuq2/xkn44CfZCCBFqmMidq4N+9
vXAuD+MW5izhGzkzVJeElxl1hWwrFuaibf8kAq1HNAo7XNhU3UIj5K7C/42sMzReYwAN+RRPaKGk
vttXvpiXTTveFDrmhbaLxvoqLs4Yb/AtsgzJgbi5zZE5+9b5DKpSS/mhTGlOhDQcZNG5DiF5YC6F
kic8lwb4vgPhhN12IMXg2LlmRf8Jk8f7GfNg5JLMDXaCniFm/S7TCAjSl8yJki8C+fEV5Jjv4wpT
/4HtUBxCMT3awGApWnU1QQFCZBAts5w619qyxBlIgF6ro/YkNcCOT8sKmHTN7gPHqtSNEADM9HCL
oj1CGVHNF3CrCcSvlTR3NvmCVoTnLqOH0pLD/0m+jovY2QEquayh1YT+G1+Swv9kh8sI/m1KW3Sh
9OASXk+RE6NlxeuSY4RlNXx1SR1WQAAiIpp7ZXQMUN6jw0XDgycABs5uVPV8C/+s1sOIJivfRA+d
JR4ZkoDTxvnZzrOhuYP8XuZkLg+MXXiYdRJo1GdKN4yBZz6EZk4uX5OZUBLp1cqEHJgFZdQ6RJel
bs8UP3JuyKglfZwNCKzWtjAavekzjWy0rwGyQfcUAVn8i+Tpayo7Q2qKT4BbbBqItVIRUnVLXbZZ
LmgeHP7lVZOJkab9XYHyezIGANNhKuwSMraKvB7Fk2LJAzDgBE9vkY8ml0v7zvMZDcJhsgl6FASg
dOVJZ3ziTlsh6B9NtabVAU3l4r/U97LB1kxJ8LYVvD7upEM4IVv5n2R2/9Fyjkk0O6pnpKArrrSg
oi6mJe4PP9btyciAG7OHfEZVzjAzfkT9PDXUfT52VlPjXh1TdMXBSPsIKXlTEx3UPrt4Fl7svqln
GkW+i52XIXGLMHvCCvGitj6r6JBoGfUPkgINWgLec5sASGGRnAORJLEGwLsiRn8WwYDMDajZTcoZ
QMgIQqfABDb2G7y8u2cVj8GFwOoPwtuYvRhAoioI05HX/LwCb/dA1kjZfq5+nVWjJsDxLH/b0bRW
Pt+rLfWq8Wgmqhsc4rJVjhv/7/+5bMOeNQTpWEU9zmmgkrC0k0GuEI/UKegptsoTh1s3YkccUkUZ
o+y6bdcqieYMaC90MuQ/4omTjdIWeBarRRZxbo06S0lC2Dh4nRpnSw2S5K1ZEO/hTNEAtKjScReb
DMObZuB8izsae6N6zBujYMCkswjFH33mJxoUdnZJPb+BG4xcMhUJjzmQWUqDMn4BWAiLssJtemRV
iQXyk78O3MFBNH+UOwcF3oAc/D7wNS7vPwypeW4vZn/TWzcj3sSO3cR3DmOQY4jrSVCI++A8EJzS
phMd1XqDWOQYKXsKJw+tMWCbE58Vw5RhJGCdivhKtfU18YXWW97ksQeJcDQflWs3DkM2sCorxY6v
HXf45TFIElEAurJNuJoULKE1YrKr4reI9k7+lYwuRT6uEzoWbuVe885/jDej1AfC0VaNZnn9y8E+
5xhrtyFdURpiGcGiT9nzEF2hClHSVO1b4dBetl8xi7sZyVk+3xcq3MfQktRT15lFgVRxMAoVtKDI
u2L0NsFmrDkBuY7pzwwqFLAvTZKAs3wRR64LVOu2ydk3pJtODqOQtLbLcEs2ALWpMOUAvAsLBJzI
VSAQCqfIWaJu5YwN9fiSaftYW9SfmTyeee7/ssXKmXu+0+mJlN+Nfq2frAVvlOu6/XdaMb9kcWmP
F5ryWrDoiBFYbZr6HewuFwlCLyK11TGQHgoEwv9pPH5oTa9PX7D1x1tNYvJV56ds4wwZg2QGm6Go
1mOoc9OtD8bqW2HbH5+dUct7WTbvyS6v5tjT0qrUlYXi6gfAvRtJe6HTt5M4vFBrIkWQuArM/UPh
OL/qGVbE/acunbz4WCPXTxVDFH1WgNWtyM6Eb/JLen0/SRUXsnehoRqHvEd1mPe1iTEsbhMX+UXb
rCxQcDnWIn0X+XPbpKdzgumaafofAkAJ5Tw/mgfEwBhGePiLVRXba1koqQwyBGlq0tirATQXiD02
IJ+NAI4aQPHo3c+A+uAIvdZaiOSUVTkzSSNwo7Fdj09MkVIiA/Zd34BGa1QwQseRZAydnSi0MOrA
DiQvDePWX53iKxLM4QNceUbw3K48RfbVFClbInOkmlJXuqn8XArZcgtGP5nWDsyr3jIFkrD9+Z3t
nZrCFxIv+jH7f/KeabrviUWdgBMnCetSJVjFSEndxyuB3fuUvXCvPMIjeUuGWnhZmyiZSf4dkKJh
iiqGh1Pr7pe13SwBQxvcsBMFlj1Y+hoMPo00xCjoSSygzjNT9MpDc4sT0VZWiUFXG633CH2SJ+yk
M0xBOmBj9XMKNY0J6zVs9dpkwp+HiY1bdxKmWYAO3EZzEyv7tmKtdh5sXDkgJU9arUR6TpS30Vw/
FynGeTNCAwljnPM2SAY5jxtZj0WXP+WtBZXQZShqGBv1b/wRXYo8SzGJjnQBLC0XVnVWMDFoojcj
Csv0HK04LyXEDAGXNX2t2RFfNz3uKO7SZurVowhg6upARp96QSUfvnomhjSsqHrIaehBwhRsIER4
acJ2BIvTLdQOy5c6pqA9sTPWldAMs6qxOzEeN9rKTliOvTOFOCa1d+ISmnA7n7FIKwibqr/QNgBl
FZjhk+S+MS0T5fnpC1IuY6IES+dzKl7/ZDVFjPoI6YsvNGfTiPD9Gwqlvn2yOCbVT6kYD8C26uSA
YqU0hv5IhZ9wU4pKjc5uPnVQn/SynEStkVMaUpZke4p/PQgwGsPFwCNnvCfo+nw65bEhFLPfS1J+
LS8kaCn7SXiiyljO6SYmNK22cB/GXBdfS0RvSkD52suvN11n2pCXUbk178UIhGH1Od/QY2Rcl7L9
Phz/NFb/hGhRLvClRXAkFc5ZkMyJBWNnDjmzyMRGymYrjRQALIBq/d4r+A1d/KEouJcomsaFBAwO
zWJpO1wlCuWMX6dzWJXPO4TVt/FKsUmUaOt+878tZgBMKwspgMjtbi1P9x4e47WxOupE9fxdJBO5
LcXpK2NGIdUBAiuEopw0FUayLz+MbqsNtk/S5/gIUteQE+mJbOX096FRedzdt5DM9pdIYaDT74z9
04r34U1MuesvRq5LQjYFMqh+zxoSoBFnnCM6dLbtAisysLPO66wmfXpDlknXdcvfD+NZ+HLnLeFB
E7XC/LGloi3oe1ye5K2Djf2zjBX8MWuMp00ArrBXVJSLvpfXGeeGaR0+QNuqGgWKUqzLqAlsaxX1
fEChpnlq1XvIftlE4yZZdH6xEAcr+29njuONVRJ8sF8/ueguaHuxj7/ufPzgmvfkjq7QCr6IyXez
4mEP+R5G9SoT4wZUI+Ytng12SsqzVmB4Jr+DQvEZBjYg521W9eayET9JJr5nU5FI9heJO6WKyFh7
+R1hF6EiFHyozGIup4gf2H2+m1BGZad4lIrRWA5o8cqU/1ldeQmBDa8VvxVRR6I1SJM6ilJnQpMj
KQMS/Bk1582d20cEeeolOrh22bjqBPa6QIF3JLswDmZFwIn1vwezBGIGDywWD82tNWMuvymHHHz8
A76KRLDyY3rwiRl9mFD6QPVrkKi4Wr1q1WWuQs//7R96Wz6NV4qMV0XSsKGhrgd1GNEl5qsAeteR
rYLzITwOz8ZRKypX9ECCdPCXtWv0MGgp0h7bjTTIif3Y95wW2UmF5rDefvcCgKzcXRprdZ68g9F1
CgqOZt9E/kqRYrPrbanR17jzgkCBmLtlW8bsm4WBTaVKqUl3kS6UHNpqwy6z0IOHEx3AQ8JcxXak
lGw00ahb+Qh24ZKf25rX1sEtgKzF9TF7LroTGsQRyjol/pEg3qMTgwZxgYgfL8TdxYXIr/waKDFL
G6z2IbDMTCxinyoL6hCHy2006dcLKWj7iHYtGGHmMXoGgBi2mHSJb661qLvEpHxCgA8mhFvN+j1e
C/gZxN0QxqAQ+o+W4URlmFivSoQaAwDtWYyIWceyeLDMZ0UHxHMZRdpKXvSeoiM3FJ/n2YUa/HiW
qNSVHxbWUx0JfI0Cz8st62nHhSXDfzYHY7n4+YQ2loIzUXs5EqzApbb/kvI2zr93GEkdFCsHOmc9
mv34HXYqme/IRc67ZhiSyzEPI7/5ntZM/cGPWUd89//5ykO+11tFiPFPXSlSU/uTwb60xachJs7N
RJplUlgkEcG5ziXHuSo+ALc3xCndxnztcQH26cP+z1PrP8/02XGLdo3t2SzIIeu30Lh4pBCLR1y6
qZ/PfNfqL4oQF0zXfJeGoaLytF3F4qaOsuvAVqgzJfPw/pm9/Sue9fAhMS8tt5cg0A6YI89AuA/3
MWomHgpI1K0+4rSpfgVxzsolM1eXFr3RoJx+O5XDh27+rFEL8IuBTRcNqaxEwQayf+nDR8GRxMC8
EXEFy9yWe3zVVNPWZpYS6h87sdZSOGUzh6wON0i9ICYDym8i2LLb0vUUjnwAKFBSMWS1iSL6LF3t
n/V5EA40syEAIrFdeTAezw8XsO9bu7lRmo6eftq+SRLOUJBn/J13U0JqDnqGDSMZLWl7KjQ2ntdq
j4Qw6TLOR6kyAc+G05YjLuUUKyz7rydxywn91BS0cCPuYXeX2rUIMSVvzgS9BWLrHS/VqdQcOnoL
Z8Z9UrYhqiYj/iN5Srmag4X9n7QlY77CAUWKTSZzBsN5yefvsFoGsOZpkFxeZAujA/6fRkjxCXsB
aYj2CH0J01wj8uiYGi/B2clF5CO1kXvZityVok5WSvNS+SJQuK4Vb3ZMcedFA/Twnz9J6BdPEyKZ
sMLcj5M40yGJQe9nXyKbrpC1F4m3hmN7XUHJvkM8daZIQSeb9x1VhBMj13prPDcXHHtFRPp3Uh1V
f1qmM1dP2RVnnfo9ZfIFQ4ptnQNbUBT2Lt/S8UjPb6KwlasnOcXaI/36S4DFz03kH8799arD67eq
Fd+sC0I5XXlUs58C1GjecbNEVxuRaRj6bebR4rSZKyeuLGbPqqU57Nq4Bbh2CveW9Yo39+t1Gw22
1rN3eBM3v9KrKkod2hcSHq/8pzXRSGwQm/58vvB9Pvb/CUVm/Ul25C0b4LGnMFf7Tm/XTnF5/y8K
iQVVcUiu5SVi0nA2/KpJrgpL95uQggAt1oIzynfntWeq55WdmU6wnJv9Fs2lei8wvsiDUlN7vPDj
7jp5+avvNTKgg8Vwh+eZSn8gujSmcq3h52QG8YfJ3S0B7LB+n/fCDag2iMTAjOuQTfIMT52eXdT1
lfodWBLvoBaKjQ3sL+bKFMixzbK3YTXjj/WYA237Ci25c5VfTD1Y3FT8KHnL1gq0n+9ugCvWpnIe
oulRLARSM1+avsAMpbQI3NaU6n7HHqkNGMR9S3jb0E3i2AJjwiJjsmD7v0+0dWBfTokBf2AR3tq+
KlI5bhLDFXdruRSOvxmE5cdXbR3mkXKfviRLEYmP7Q5aHeCi4xBwOP8GW6T68h2W1Q0JN/ziZd4L
ElTG+ZPnpUKOj5jwMEeDdy8WXSrlIwZkLYzFd/1cXc0W8i23FG9+G47lXL66dtz6rMbRxPM3O2Vw
wOn6XECY9GQ48FLDLD+AmJD1y9G5EEPKUtRQq/vpmiANtmUJBTLkQBuOtYjXCPYFhI3HAeOvpOqR
Vnt5MAsgYSXfcLBzOqrMmpSxBSqWRBCa/PxMNCFJqxD+bTENAi7kLGqo/STE5CwSzk2pw9DaUPBh
ruvkm5tngD8lLb1MfIIFdF7nnvcTbHUfQ8wPvVj/jpmYOnbUdhr4kx4cCAdV+MYl30Lsh/jN0d/C
jCOrF35b0wfZN8UtPrpixfzjeOlwSLS4ZAZKG/yNiffxDUD1q+PTwtamrBhUwNwPCx7TCZPQ3dUU
yMoMuiA+lIFGHxpVbBYb80kR/RrQ8kGhZ/v2EA13kdsVmLh1C9sOL9wDJUWWNg1nWLgfzeBqlAsX
i1VlBxuXdSQpDKkdsfOXeWxNzmZDpZWdYktbWbR0Q5Xq+q8jfJt9qE7RImJKX7rZ6q3T/0t6rRB9
ujlNkgDaD67olyd+5HxE/+MbGKiuYIstw3Vro+G1pycFj79H1ZhHAmjd80F8M59on4BQvQMEKnt5
vzcba0Lwklfsh3KvDKyqy85Z1XlrhYc3UWi4e8IIWeT6ATcQ3cYGJ6IouFnnfYuDi5kKkJTN1Wot
/esLC9tE26r6qYln3HkhU7yAoT7tArQ83cIFepntMjMqG0blmuZ2XcSGCj//6y5cAtlGXQgFWkPM
8MiYRVl41ZQCxm23qxBocKi/I7H3l5794rcWwFhvOqPhtHHn61fRrqjl+adWUR1lzCcp4qhlWfu4
I74VAOVgcULPcnho/URW1hDe5cOzb3A5GnneloM5t1k+ITs5FD7Xr3zg3F1c7bJWARaTYgHtb0sK
NVLYw1a88k7z9jKBiM5wznA+WDY4IdWDrgtdVrs+rhasGREpf3uqwd6FdXdbSiSFxlCIMxdVp/a/
4O02wKFffkYYuZk5xERqn0sGOzWoC6A7ZxNJvqv9SSDBWQPBo5dgI/EKy10uOqNl39YoP3xiVcnv
N6E8Bo5CFFnfvaV8N9pqPaYHYqIJ9QhsPxIGtgQlC44AL6Okoph6sa55zzHIKwmUo5d0k1rWTW9i
+rsdXEtFR1sNnIL84e+rxVRZEw9C3haXR9NvDH6R9dPXBPHnZRXimecwYhAxlEvGYktU6vughYY5
Pbala74Jv7F/dqzFQiNp9EupXRnBdRppFI/Ryt3z34HgV+HH0+oKJYgysDa3g7TM7+vEG809nF9T
MRqv4RXiyqS7Cda7l8D1iVgkk2pdqg0NNeaxx1ctkSH8ZK6U94mYl87SxC65oI0n8ij2SJfSwUBM
d9hKPV/xtGXiHLX+Myp02iAX52WavbWQFfsNrCBC7DpmFOHdGwke1G7xChgdlaL/vCBz+lDzQt1/
3FwM3L5GBq302utin+7ibQwkqKvGBEoKj+r95oaYl3IAkdtOZnix7w128bwomARnyxwzjicfPaIi
7ApKUy0Cr2bl1kh5apcmfx3ibpvvbyYuMkclH/0umktHe8uR8ZHp0kfR3GGlhinPiwdf5VNeGyhu
QtpeZH+1tHkLZz6XsIRjEpMKSjO63aaiZKqYEFl7u14FeJW0n3PPyLUqKuBWHgNkIFTfkDzM8lv/
bMsyf7yZffYFvYterAd76meah6JGUNOimaZEb4jAm50yHCg/pT950GhcE/oCU0vBlYPEk9eIGEq1
r+7Xi0q94GuM6qB2XVTho+fi9WHcnbPnW6o2hREHnFfU7ziewbtukVrV8kU5TIXX3zlc56zxNjwq
k4Sahw6sCVaX5irBDK7obIoYE8GfQzbtsEIxEF1UEAJgaRhmvWozJs7GwVWWwvfkupswiaW0em8L
SeiTeBK5dXDyvgtqc2sLAuiWMKKaoHiz8VyatrPhgHcR4cSrN2l//GWZGJ8hIK0QKd9IuHEHstLU
amCD3Ut0cCgS6EWpBqOsS5PCa6MaHrGUZqBjI8EUF+SR3d9k+1k4cbRBcCKEgn9N5SI4BM3BhWfZ
wnMhntvsoGyAhyxuKDoknky2G2j1CQ+K3BwA2rxgngaVjI9xUlAgN1VATPlv9yj5c+Ji1BPtt2Vi
b2uvDMRmhnKLC1iifSGvNRiYxNSepgSWdqjCmXEuDnhmCMPfAW0UBqGL1gCjUiZ3qTRKTTBVaoUb
b1iQ6W0f/whBDuJP1e803wWbYNqy9Iz5JmYN2VOwzc14uaSBZdC9UQeoC4MxjUrUPjKySSFyvAPu
KWVOxXeJkFg2L0uL/KzrNlumgW/NT1ZnVjMNsXIa9eoFW5HWWOZ/11lC5ielKlFybdr2wO/EIgeg
Vm69VAHh93KAaMSKiHlEJIbM6Ge9s60sVwaPQTFV7fFVFxRKELmw6hCM5NlzOgjABkvWmvYoF0wi
s2slpTiTeWtvymIg9pwJQgmgAkpoTvmR0Hj+mRCNR6vYuyAEe8oToKylSgvO3pFLAZ0lWzuGfYN5
o0AJlCm+yey8HMo6FNhJ7Do5riJzdMSsbrZxvyHLC/nytoN96+Hh/5dsLNTj6rcH3B6IGZ8v/FXg
FenE4KHwEm1G6qRLD/nEbDk3r45+DLrbbKAa4WM1RBGOv/Qpe8oGdRRWwAtYeeQBp0bOWhEDBXz5
7RlO7wdxFK9Ztm7jlKYdwfcptYocVy22y0xbVzucgPjxGxVTUmfJUhRAINzO4NhzdwRzAkP0tzSg
0nCXyyKwyhVZ98bUIDZ86y0I3vo3bT8Nxp9ZWu0cCGGEGJ5/gwh37dcOOdcoH9H8kC0N0H9bfxce
VAMI8mkMtwhDNTJ0QvlaFyxtpoHqVPeJi65FK4EtWjo2b/vfPjCkpvEuPJGm9/XiVeXnkMHwjEmr
PUM2O3mw60MMnWTmrl+o03WcAeGXk01fPFTPK6i21mim4JiCVmG7Kt5rPRm2ADYbS9oucXzxR2UE
KTMDP/1I9IHjyrBoIouGQ0yg+wVzok4RmEuirWmOeTItEAqeg4qOyTmxuSqFiFJEJ1WO+Je668Px
mcnwFT4lqmVYQrLESBqft9hcT+JkhTrPnsPFc8jF6LkztyocmP5FFlhRehJShJgH+OWKf7VBySiv
yWElEFqMPQKDarvravztparhR20kNVSQf2ADfSuWUPxViNkZ1C99YaiVWtrGAn0RabE8IErNddM0
+AE/XIM2EGJPTAqhoENwh7IdM7ExTddC1CHmBjvMoPm0joMck51Lmd990D0Zwdds8gySE11IbLra
ZfjJMSeUFljYNAzguLp4VkFjNTAO3JbyDzIkI5z1ueMrcL6x8NmkKY1RxW+cS5YsVkNxO2OTCJNt
Pm1gV8em0PHKPIzy/0fiYGdT5ZZH5Hiw1Bel8T9DUUwHE7wgmI/m72k0Nc8CPCclw5F8NMavmK0P
rXKq3GngNuCY9jm4cgT/zkYudWcCCa5Gr3YV3hv9x3QXR7MEM/2kdA0Y0wzkgZ+OHfourbtc09xf
zHd6HsDUkwj50N8Zl1HakdMXjiR+rRrtLt4NHBSZTcwW0Ru8rjIIQTkmkLh+btA2X8Yl8/AbeWTz
m2cZgw8xzO7DPtBoLzvc4tMM9rVWBbS/U+C4a7mkxGGKfWlo1lHW0Eibz2MI13/wSZJma3CKPbXJ
0RLTD9W1EEHZrkEcuyghSvgyProYvpOGp7KtETOf87cxmAZcmDBodVbiFI4l38RL/RDKmBSDtIFO
ugOASwakRPQOzpAp1RLHuzCyMtR0Kzxm8qH7ZyMpuBhWNAk+1tY1sfclD4LXGRr20xtB7jQlT0mn
JDZFEJQ+sHmwywJcTuuM3Lrs0+mp/ZhuzQWkmmJKTyklCuRHpbaZWNnG8LnNZrj6/gsgqsy+jkNE
b0bJy0YkLMrBZo6RnFhNhAg67ACsc0aeMcODLtyO5+stW/z8rVh2bcuJf67yrHh7itAl5zaPkDNO
7VNs7TC8R108n8M2D8lnpSdgrWy/JyRTtb4m3cezo1Tj+3lnlgaNvCBpAM4WPS7IAm8p5Z0WbaJP
GLcwcO8JhjKng6m79Pvr67YROMddMCTe/FphQbrT6y8sD5oZkHySqPhCuAw8z9XNodT4w7QVloBW
10wN+l7nuvDp4KIw7l2xLdwDhsiZ2rcjMMHyGic4P/gUwlr+0argLJ2b/f1gPgaYk3ySN5hg79GW
/9IZ9r8mXxZeDJawQzBNRuWywjVwIObgJlatwBvGm4U3Xxa3IZSZzfK2QI0q3/9yPnpJsHWF+MFg
4o5PhwgRjAi3/ka7OhnNlrx6ErSpGSCy7R048JdbmvDot6thws4zRtGryUti6tqNYhI7Jo9S4jG8
SeI9J5FTBMBJzYqthSVm3Sasn5xCRuM14EZzhrWIMj5avsi0eNrJJ06wdX8lauGVp/j7bvJ+1DVo
cdZFr25JGWQA+bdDdcq5EWQSgsFHT4vMP9irrBf/VRm6II/PwO1fo6A3jEVf60zLClzvMJxtO4AD
mvvcVGczYD7e56fWYE0OUvMSm94y80Eq/B7jXab+qvtUZKTE/YqCgqYuuzVMtQR0z0SCBRZMTZiJ
H6DA410OIiEgJd0py9zPHQ4Ayrb7clGic5FpGjpSFtZwCtR0/SoxYYW7DLScOAsJIS69pyNzP7rZ
2inOMkmkFjdMmAFUNTRWNF/rEK72YdffpD+VYDhQ2qKoD80oTQia5WCRVXyN3qXNnJ0rznXF5BfZ
sAbjRjmk5Qb7joFQIima/FzG8vQZnlFU0Cq6VWROjRlLKcINsK32bwqsfdL4CgkwB1GC54RRo5xw
AaLbys12iGZrXO2yDYKVl5cjRNQ7zQE15qf+0IMa2o0geTzgUZoMSTI2opM3yHqz7PjEa2exc0V9
XEskfMNVyz+S4m9hWy9nw18WuPNxvlJibiYIgTfz+0P3l5zHLyWEv/m+9DbsrHN4TGTKQ9kwc6du
7dKGPW0cVaZ/RbCnpix3i0GuMVZ7iHcHhLKo1iUQswK/XsKiOgpq2icbsKWbfz+6Hocs2UYNyNu4
LqkeR9wZCF6JDvx+371CaFb06hTNOPFopxwTLOgV3FXF2U6WRwp9wborc1ur9q/MjxVKaJkHrcYX
RuRMLBSyWHbt5BRnqKOIT47gKyycSY2QU5VCrBhLYBPAgkABPknZBm3fvxagXFR2NVOfLScm/Rh8
x4zgNYDMauuNHlLqpxeK6VGa6X2Cxyi5x3uOFAMhg7kwha/Z0uzZNlL7aJNBU4Z2sFs7aKowoM8c
kr/sTtaAIlCM8X7gWiA6KbkfA8h5HCU4CFKNVI2vzSrPB9B6XanfUsSJwbXzyLczebzIvya8TD9K
690VFBlHw9vGtR8ewpD6ERDkXnN+fRm4Y5hAV2T19Jrhwhb70f6UCBCmDI+ySFkdoXP2NDm6iApQ
w/18OlVOYjubqmM9vniEnNc9F4WBKl33toMBUnxs+E9OPa7P2akBNSRh5Hy6SzLCm3FcJCjd8gRy
0liflXgI+urD7tKCiyQgadSmPmqjNoKbxGnmNh9UioCFfP/bdF1iSUqB7CwRiPIoJdH8fQkSubE2
HiHB9brsEs4i6goYUi+EOxC8eNXY0t4aUNVJ1BxpSWNOS2Zv0JzYLx85Az8hSDk6qqkzGsnaC87l
MYM60PXG0q6pYOGiK3Ow6PhOAsyCWw12EMfMZErHQfsiC6Wr25pf1kvftNLtweuqtznY2fmhWxSh
7gHjQYJBMwcdUgdy5P+LS7QDIGi4Uq0bFYjBI//ev/mixx8ne3SyKpMyYouNnsFQq1E2K6GUzPBw
okOq8tLsspr0w7UcnVEZc4QmpnzwYPC/pAuFIhY8+GN49p8YuDfZge8JkPJC2wfl/SupVa7oezzZ
sdt0ft78QeVfijh1ka/4XVRUjg2DECJe0u+w2M5887t3bZSO9k6uABm/rokjVMVdeXmMrfhu/8dw
M3JRRYutIsDr8MgjD8hL59tovofmHuCKCih1Nx/zqWN31W2RREFN593oYHWNOF6MFAJ27XLaOzqZ
cUTDNuzBFjZgbZ9pN+nLd7MeQrkWflZZdYhUexWqnjUG76qq6MTxoJJwRlwDpsDasoHHOth5g/Hk
RJLlN1xbQnbElM/Vp4JJH4y19UMHIkZxJY1eXJpw84mBc+t8py4UFXgemBbOwh2wmgk9uRl3AvRA
ftk1sxGsl5lFv8zA7qIZfx1cKMzVo+6YFpsvusSclvxnR1igWS3PMVHlz8aDA66u/ykf5kFTsJ2q
ZmibfuFzbPDgRQoUkHGWm+eH50Ipkg357PkXI3djxcDxhoBxv5wSAeTnchHLlnI2oEo6WvvRhjgp
kTMBQulY7dOgWWKFGwP/TtiWwlgCvD/p7r+sUkorEf6fjNzmAtxKGTzqA8azt4nLpO4AwtBvWWY3
tGfPN/EPEXUxp9m4RKVPN4Wu+654b5UhVsf/ST+QkG9U0IH/7AhTXwbnKyVYbPzTmvEphG8Ij/uI
WuXgT0Jvd3toBndG0C5v7BRLmUyyU+7GNc4zKnYf7ZZXeh/hyq+Y5DqEPNwJgXOPWDLPZ0a139Nc
uWAaB19/euA0k8TWxi36XwbpaXK5ExhuAbKoaVocEsY2kDsGXHEMkpOGBsdErXb5848ck3QCZ+Xu
GEMETbxqHlhsOicyisLD5tGsKizoafldofOd9yVO2I248zoL4mUFWibfR+rEG1rbE2YIlipl48PF
FpVk3p8J9vX1XjmTOzM9fbf5MMcNp+oczFIYGpAzgpI/5/w8N0Nh3YKZvva1ig9N5lc9nNYdbLft
u6vCPRGH+NyH1XDi9eEh5hxJk6wcmgYTdl97fw0qSrT1TrbiqtMQ24mB2Mk1fiyq0viG0Sn/qc+2
zHnDqr33SdCjh73IBTeHmfkCj2O5qpvCjrtZSQy0VQXl9jEwWbxvlkcDTlHMR+RK+OjMtFLq/ipa
QkjRDz55w0L0MlY6vkvFHE0vbbMmuzs+sd9/Orb5/PlSinsy78/PErSwv/WX7mL/opHhvh59niTK
Zxi8QcrzV/FZLRVcyFhbiDWFI9sxB6rm31iNs+cht2BHeJd5U1hLi5X+qQNwcm/pf6zTCB99HKEb
v1wmaZfUQMIgEGkedRNFVpMHg8v9H1YPEwZQCCYqdelnoLAlv54OOIXEqu9eIJ60Evi/qp3owXoY
HwN5TvZY/9h06wWgXruGreU7CTAahnvHwcOhVRqHBEB5F617/3nZKJINQ2ZoJgESuqqfCTcsUEFJ
SrurQrhJAor9htkPHRy642dVLjNBERu+JWXaVo0YNMIRMq8W5psg85hbJrkySBznQ+Z0z96emGn1
dTHnOY2zptAdzaVrwhAqqLqeMAPchT6g8xjjLXgxHB9hXW6dxR1BMzX9eNYmb6JjU+No+FIm2WZw
ZSwjY3AVVcizt+3hRaDHM3WpJZwU/Pzoh5IVc9jYy1uf6y7FS4/Day07uXM4CyMFU3LOCmgsE1Ue
nNzQs1ii9YOtcPJZgGQnSBEgF/RHuhoP5LfvO76UOMHqA1GNTn+d47Y1QA719CDCgciA8SJWJtdV
PD3O2qQXZVmfI7RgCCuue6frGWiP4KIj87PwKdPBVeVk/Ur7yQfcVw2z9ql8FpEP7xPIer+oItdq
/wyjVe9oRTHu20BDvgxg4AmOlpHCeyvRP2gSPI0KlKfC+cGiransFsHY2z3PVliPw7IlpXv+20OQ
xzhkDv8B3BqZYWJ1tEEzOYH2ARHLj3ymma4gi615Tg4a6UdPmODdy8IrWeUagF0Kl5EyV6LcoOxN
Ytu6MQSc7/gVIgm6kvUsMhKxMMgHqKwQbxShtzIHmgw7jJ2JcErkhSoqskN3pHrMPYdbJhldCuWr
eoghjeUYcJRBO53yGjzURP2D+SyVy6kLBVdVdNUvqNCT2qmxa5lRK/4lPtNmTv9kFmREh8E8vmxe
Xbbdx2gnYU/RnzC2i+ICrUMbndzlw9sVAE5JHJskNbn0wNukm9img9BPkVnvF0zGFYC/Ek2ADHHh
1jcxP2zyXvC/iQ6gWgix5jTiVPMn4demxP0b3nUi7iLs9o0iRMGjXj9SZjP/8Yf8NUbbJN3YxOlW
cfLXKyXD/qzB/bNlNLkEKTesV1fU1s7XulRJOe31OoxVAMcYphLre318FJTX9ILt8UioS2Vso5pf
31JapPA2XX5r7BoypNV0Xj/CCEYM/HRzOStUdS5paRO/NqpnN3S/Zm3DoO+QnE9XXsC0DQ2MEXbY
vNimiYaXT7yOSzODZcLpqvuhHD/m0bl/GHB2sK3igILsYqMogv61IAGsb0HiSpTxkhrzRIm2yKpI
Zh8pJFp90AnnK0PM45BLodpgK4M8JucG29GTjBx1iM1seuu+omptQ8Fvwu6hzBxgnsK3Ma13GZcl
wFmu+6rcZABRjQXLjl2zhWb4hv75Nt+zPGwj7W/d0MxmWEK/UIybhSO538PElWqhdMX5Me6xG4jY
nltTufMvFf1jjSCTaOmgfpc2PIU4UnVO8uPRD1TYFvkaeeaTVm5J65Io+B54t7wz4XLo0a+A3PFz
6VADlVMJJA03a4QRoWpJJ1oFHAC+X6XSt9F/ZfHUO2sY8rw+mOJkKG+3O5Cf5JRt3Z8SgowXD6OR
AmRumd+GudzCoa+kl/2zIPHmAbGuVCCUJp6vrRJOZUPVpfoMd8aKVawDy6mabLM8b6ehgaucLak5
9Melmy77HZp3iC327mm+GZFPZlCFrE5e000yx//fENWx1Qd+YK0O3dWkvLOVrGU1VaW4Vssft0BE
3/V5nY1phaSg3r448uNg2N7oyO291iuaR8xgB6f2HHTLvZo2pVdphACh8kPAXmN/Ux2j+qqb36Fq
n7Q1IB5lm6wzRueEZtS6jSS1TX+kPfbqUyxIf6/OqY/FQfkhnlSHJVarmDZaIdAwdgWUMxQ8T2wA
dMKXDvUR4Gtqa9m32WGmMPttgehfrrRJ8tCbQg8Cef6OcWs3UUTG7q6fj6wT5TtFo8npaIqcVj44
iXc61oPMwoYk5i227UIC7t0rJ3mto2kpoXd6mFr/7FBDTYC0rmuEW00J5VCS/YMtCQHU/y00H5QX
09yGJGZkKfEqSBJLc3c9o8b3AySvxaAhuxftdO6mdQnt7827KwtnenjZmFpTJcwtkabCqR2O8QeV
gSc/j6cQXsHoQyLfbP3Yjjhj7GHerBUWlAaj64HhCnd11fgRkqukRAdY82B/QXL+86leJyZrguVy
SZUl5m3BD3wjO1sOJl/QjWbs2bIKIUOPWbQfLdoSc951K+5JU+e2iAhBiKU/f+SHc5Qmp87Yc9q8
9Sno39Aq1Pn33aFHbENJJoGZAMQZjrFnhBjYhMhpmC+4e1T5CAGm2OKX/zMyIzR3SohithxswkxF
ZeDX2V/t0MyANoT3w1NOo8F0yswX7Ls5kXulmqPSqvg+SlRneSXAdjG0uZVT8m7JYPBoY/2UNyJ7
a5X5w5Fmu+aXnGdglxtbi/LGn3AEFhmCdtzaLQZ4tr2KlMOW/2NcYI4KvVvsOSdwXRSsqaCI0wrM
Qnu59Aqp856EAtiuQTCcy5EdUx1R5owdgj08ROkPNxwVppD37ar5iQcC5lwm7ESKpb6Pu1SzbgZG
yIixi1Wquzffn4n9R7a4+1MJn/YGqG6uZ+O3VcXc/7HpwBeu+bdbnfanaUnUcSb7joRu1b4eiUOV
DklzbDTyb2+Xv6DX47uVX2KE2WmZYqxp2tzzhhrjRpmgo2yrQjO0E140RP9AusctAi4KRylujUCA
/9Hbp3rSkVLx3h+dR9DIec3Dmj7fNHrwRL8Up5q1AXcRhjYsdmljdVxG+63XjFX/RGMLhktYJkgS
VVCr9YT2XigfB3GYBlhaD7lIugdDPbsq67mIbL5dNq2pA8kReip/YJRbNVNpZxgk/qFMQAw2C/rp
CK77RLIhqJydzZ4ySWdYK5VS6nwF9NZxcHpxG7G2ehNF33hYCWlzTmb6U6B6LDO4vks7H2BIyAtS
8n1c7aGkNUZbNVP2sn6U08dV7jaHYQrKcfgXfdoq7iOVsKS8wioNWrJJa5Gglc24gQl4x2UoW6D+
gLhzsK3nmbtW3Suc5N/KS0GOeqGgG2g8fDzCtwefR7OCijG4YmIVTtUh00cVN3dtuvNGjrUH2o7C
uVLj3BlkwFNJYph9rNWgCU+AkvDJSRtCp6Z3CMXlsB9UnTaBrrChitQr5uumYl4oour6vRLgDlFi
x4SymKIH9YGPJJWZ7ovQfaZVRB8/uViPFBksMbxc+5LVlPVoOevClHVeE6XC1/TO+wwG/u88RThv
rCBTfFt5r+46ku3H6DQ0fh9SOoUc0lCv2p1Vw1J1mp8V3HWpuc+QHmI47WYMHjiwL/J7ZHLwUrNZ
/BusWqCAD/rOc6FxrFkN5//p3xU4JMELZ2Q86oyHSxyiuogJuO/MBMdptW18hXDUbPhF9Ff5Ywr0
K2XP+chRkqIKdq2FiVhRGPZ5bzk9X7ImwcLTfTOMn67nyQf3fUAkQ3/fsMrHVyRr5L9YYKkAc+EB
o6sWSWMHmbQn5NE36hCJBcKA2dYUMNCp1/nBxZeLFepspQFPqKOH94fR2QPasEIAQMgZgc6S6eX7
cjXv515WD6KGQNvdei6dFI5kSB3b1Sz7rBHcBK/ONVejqDtTp8lxIkDS5M2bJrxCvpFMWFS/t8Vn
BBtdoHkjaT2gZJfcsVm5GJlhNisu47wbFiIm8kGSlrgQgBtOemZmqxmbnNFXmp33KJAWjqL0pTFM
dh3rikRDltt0GSxhGm66LKESgpSxf/3P0yTPsR0u2Zjni+xibUQWfaj7x0e6SGhXnrqRaNesSTh0
BNUEf5IYvhwVQfgj5JDN3DfyrU15zxPsR72MBAimuiX73mzeY7swtM70D4Ae25/uyfDY47FuYWU0
WAw2dNJPk6jmap0QS58+aoqaUSFqi8HZKOJtYMgz0w2KQUZmBLyTCu3ATCGIM3V4MIYgqW5qn/pS
PHAXlCVZ+9FbCpUqoJLLxQl/AQGDkoDVIZYAtMIk928c7+/Fr9EKPNYK2qyWfQSjuQLtZoxsQsjK
dpwDEl9QzVyKrRTU6H9V1JS0wjEgnz++4O4+R+Z4gseMbleMrjdlZiQZFTubpaN5nIXfVtWkOEem
L0Ugj+Zp+SgCFhWH3WVXB1ufBNJcvmXnF3HZwmgKAm08HkvDwdUhFQCGU/vlObvvMaEkwYeijOYc
CMCGFzkoUOFD/JPX7iR1lRWr21ao3fYf8CQQ4jSeXvp6wgH7RS6LpUS9ISRXFn4bgO4qgQrPO+4w
aGSG43bSEt1Am8ILtt/kZAIU3iZGgvB475fgnAFLakUnwVxEcHL8DWwLJI0WiXVIQc7moesCzNH9
1u5dMfVXeJKtVun/w59WlA08CrMdYJvBUIq25JYC3pbA+cYJHOfJzmfMxTlabYaRPPW9iSBTbwXx
1l/EeZ1V0v3pF8eR3a2/dHVOeEACtoKoCbW/IHrEgSWhRam+x/88axR+tSvs3GuGIv5+tszulRNP
hSi1nsNWURPJCWun1MhONo3lqfyNmqyHC6PJybSRaHLPTwm7ob1qwSKT/CJdVwQuPwuEXc3YlTJm
zav3nNlNwu5XXDqhIboxSZTSNLqnIjV/WpSlisx8W1JuIdW2rxaVM2Gp+kUywdch4tq7lmLp1oYO
fwV6FpETh8hq6wH2P/+JwhdfCNdiOTxQ+vHmrd504QB1hUcj163jRYhKCfLy1Hh6d/dg1YBrMUss
ZWi8snzO5+aA8ho6nSSY2TLMPjm6h1zh8Z6x4fBji4+WisicvMXb2FdQBFvbjhOK/bTgdR4Br+zz
u1D6LHIiAcqmeyBiHfIwEYSmgcP7qsJGv0yo5lTVlqMUvGslZ1wwhrjXkynrtD9NKj+jPjsJLIa5
UIhen8CNC167qWQpVa/ypFs2GdOBPEwvJdjiPnB+lrg7d7jZw1fc89R2VsUeV+Rjp1cB3/e6tLeA
C4Izbe2KH4Z7bjM4HLDEZhoAsb6zpV+Ly4DV/KTkbg0FeV01Ote8NYaGvi1Cg/oTFeKKjjoyO158
fVa5UKUlhP71mqv27hZ880lgJaTcF9I8ilDPIWItSlJFuFEmguUn17mZbe+Pkao8X46XqDWCbLLe
Vy9/A4xXvafzBMkbmdgDZPjOT6OCVWnwKAjahyR8lxoNwiN0Lz/TBIqByvACPt8pyCyiGk4qQylj
Qn+LVphXLw7iedG2iQKgQpJVIVvwC7EQMvgnqAaSyxmRtDN24mqV7Lxq/Nlnc04dXLG8i7Ul+XEw
3FxteAksCzTU9wC1f5IepeHsraVGzgDt7DnUpAq2gIoPmTZmtFyYXpI1+NnpElJJ9OrUCkhPQulS
4n7AW7H7mCn0XVQHmNnpN7ZtE6WtpwW47lUQt0wmV4lt336jM+3cZ+DY+EM+zkymg0hKbli2zOCE
35zZE2PDWQSSOR2gxD7kCsyOX/Pi5DoIDMrstovm0ETereGMBeTXvgWQso/F8ZEAVTx6E4hFk31+
TBSR2g+gUwMwWUcdDzsS5IrgK2lEzE84gCTD6uyyxrbJa7t318XtRLV2baN+MD26gEVgCTgUh6LV
487zebLmVuUBmClaq6iyUV/H0jzAHUpRHtPN0eHr36/5qV3At4tl9PX3sETtvtkyad2BSS7JXWHU
UnC91BiZAPpwvv+EuwwOFDeW200yNwTG659F4iyzthj9daqlzs7q53HTUsgnA8HGRKWNhNDqplp6
wb/VgCYSQIdQUT0Bgp18mFxyGKn40R+ZhbFWCyVu4dMrq2spH0QQb6l9fzdsK3UbVKZnIuhj8/v3
EIPSoJUpn1zIwV5Js3jYkEFXFQpYxVYmzVCy/YJ4TIvpnR64EhorzG97XKy1oH0278+zmaS0hNbT
xWUHBe/PLbMGQPUMc7//0Evsb6K9c3x0L8zy5DYYomXSkjnT7BEFQPfKLhd5TaCSNKfAEVR/VF/i
eHPlFsHvIFusWJ66gaLsaCvrtmblbXee4V1ycdFm0+qFyi56yvMF7+EdEYe0k+oURS0k5sNGywjD
ArcaGpKMhr+fA5OUnkT8MfloZp+AraikJ7uSdKtlk7rNg7Ptygt6kGJN+QEK/6emXEQQyOdcuaQM
r6KLlscx+UErta7tosYtpBgJ6APlmAe7RN2/q98OQzuSw7LTHaFox02wYHpj9h5aYu219tjIxg39
OLCAsC7UtcpvS2LRJVjtdbwSSYGEX28KOx/c+gnxQHujozVlmNkcCqTZiotOs6UNDe8mbbzXAd33
n3lK/B0H1ZF8pxB23R4dz6qonjr4UWvR1TpC1ok+nj0IJjmElm7oOwAltwXfgG7vyYokCClbpVZp
ScsulCSV6GbE2rdK2M4MFqm9SAJhSOFA99JlufcUJwTCYgwp/xo0pIokwn9bBc+m3pfMGgSVkmHj
YbvfApK0bM+bQKPXaV954w/7Xh2hrj9mFTnRA+dq/JwRSq/5xbUMVoRdtogFDGIGInQn3L33eCeO
M7JXxq9lD/kp1/PAzvV4qUGyXNfQX8S7NkGpawgMzL783oUgXktQLomF8tVn+dDp66cx8+RlaNuD
xbM2c9lvEXOBX7+fvDAtjkq9cAau0oo60oynj0uCEnM7ZBTiYJPoCsUT5nmhnxliwXgui7qb0RX1
FRtANR1sIu6T9123yyKiBgtyncAXH+qHNNT77nYNiagb5TNAxAAyPYOxWcvYBt9Vx4SLATgJQFCn
SeuPsYWTVhohHOB3jf8HURILj32w1SGcFprY3h1JqiFeRQSpQoDPtlNq/KGLvY3TFeANwnSbV6yB
qY58I015xeSr9S/EJNAMLJFofUkngjsuuS/N9g9bg3e4EB9GTm8wEUG0FPRCyrmqzAP4fVfMZWlP
APiY3TuqHPE/s1kvYVmkYuT48zedxGEWkRC/i6Nkg1Hz9x3B9Ra+ElXhu76CTt+xyHg6XULlkmMU
GELqs8wjpGDamft5feOh9yKxecyrfQC3WQIv847tDsGC0sl+qSsi/VZSx41lXi3OInm1SHx0E7YE
+If4Y+nRVyE09KXwsFrfgEz421rABUY8plNz1eGjX6oYmJGOls2j0MMHz4nrZ1pmEcq0uLCOVidq
NbPNDMug75TLUl2E8/YalEGzWa4hBdZUdXiX66nzKuiDT6t3gN25rvcbgTUILVOuYWFdPXhWjhbM
cq0DBmjpTJKoxhegPAhNaU1hK1MwegKRPFt9zr3jzHaoj5WjceKJrTINF2GS6dWjftHtfCKsfOt6
e/MqHEAW/tJCgxOOFDHR9zHeGQ2F73RRRzZGimKsO2VkUVIcivsuA+LxsVRhQoerDnlxjnXFLtPM
xMaaVzuvyYseHNDdv5wmWs2+3eJoGO9OE9bB01gp45c/TMwvIMbIqHUNCroshPXTImYjzkp0Q+/s
iybhYN6BArajtDNqZSfdTZQM4gIot0qPYS6A81tbmIqZ1VlDm7pGxSUtlLCn7OeX9ljNAWuGv4zI
v3sA3GoMCsMHoMbR05Ea/4YyCTv1GA4Kc173Kyc9u+ZJ3kLOf+eHGcEOY1VZEcqdgn6Abu+Z2oWC
SFvF067b1Ymz1qTKc98n71kGRe8WzC2jEKhInILT7gqKwRYdISpB33XdCcoA4T+r6kKdAttNsVav
wsu1wDCYcmewH/80hD/u2IJHz4MkXr49TBOWeO6BxNVT0ZK5vnQP1Heh9opnXK7amRfWDtUr3yZP
5DMELrujTH9iYBTDMd1PNECHjrg6OZnuzr6uaCWsh5vD+huKKhRA6nkqScbzx40RYn0gxVT2eOMP
qRBAnFTl7PYvQfh5uLSVkWl/lBDCogiWHdbVW2LMkrZ6CqdWWYVcitfBNz9t0A8gpVY4Ml5OTR1p
m5qfCeORHc9uitKlY1xgZc8W6PfUfbGJ+5uxu+3SavT6Q03eoK7xE0Tt6fP+Fd0YlUuBduZdwbmM
+pObGoHmdHyrS2Pk3csXR5M2osFcFYdk16r9zlhsHAJWO4eK2mudt5wQwfKNifsKwUNhG6CO1N3Y
e50IMI7Nfa+pFnpyirpPck0k75vGjBJaguvCI4uuG3AaAPaciJn1i/8z6tuDB2Mn6cJLZd28S6Dd
pyg20xyq8ZWVdB147aGVTIA/sOK+Y862IAQIUqmlDBmC+QqcQXQ06YYG2ELqHH81iwMea/ghwJ9G
20PC+JgwZkHWySkZzJtnNIa/Ab7FWbmCrufMjc/xtRhOq9ttt1iqX53ufdDNQ6IWmYkFHWraRDQD
CALG3YMC0RV7VY8Hwi2OBXMbV+akAJMi5ec0S4Ky1dB6Bpt/iFVYUhmC7zAiOKaHM/HgYymiHDeW
NiVuHxGDf0QjX4uV0XreWGd3rZ9Qwcu8HBUBA5MxLhdv/B7Tm7xm1dIT9ymQgLyR6Olbz/qMI6B3
D/INk93NNXJcm+lKnmnAKyOZH3V0ZcybupyjcMstSwNYb/oO3TmJAWJEOcTRPFwnoJUjaZmB6BrT
r910h6wm0g3drAFNJ2XsFzBe9VDohYN98vgLuhplnOpZenSEQ7WymFJw+TtJT/HKVV9MtfXI7Xfl
KxLCZT3xPcqee7RzJHV7z1jl03AYc6w72fro9qQ2P5ZnHjAwW2XKnNjH2M89W75wT0mRFW5r15F/
3oGcMnozGqeL6LcoMuYnONAmQ2Dpm0MJQQpukP/1jVjLMjA92e630NlvQ5tZbvnsND4JpNC6/Bmu
lgIu2SEoxK/Udmy9uOU6xKAana5gSyzt0NbvQe0sRs771XJIluO/zxZaKRb+u9YuwkUPU3bavO1C
Ar0H3pbUDFBgNK+teSCea0qIU0ZgUg3OAjufncSTvI5lbTZIhkI2kOjko2+MJeDON7YNBPksuhIl
iG2hrVqO0d4luy66oqm61/s2gBL+pZfVbZPMoRPOxc6hIbt0L3oMKEMReNQhwRfPP9xQJOFgCc7x
5cCWJ7Q5GsD72749/gpn1gVWEZscIycu4mYHYcXe/hMOloSKoZzX3sZ1dIzAKp7N30DjxkcBG14S
QrHzUo99XoxqhhOI7P54o1ge5CU8Nl00dJ7RZGb/Mx7X4Yw3esRdTTk2gTciRD2kQ6nptjJfHtE4
hbuC+Wm7d4azTJFJvxEJnmoWDIc5yUH1FBq9fS7OaR2SXtqp3bAdW36yHxho07WyYgLhcu9he+ma
nBoRiBzdDy/LSI3svfwqmeS+gmyVt8cTvfqJQ28rA6qXJVROD7c0UDIfrndXLweTjBxwWBaFdKmZ
XoqAIRlaZYbCCy7I9NaRtdBr3OqASgQfdtHTK7ThMb7iz0WRas5K76H2WLERWFzPynJ+LCJn/GHC
ld3owrfwEgnOEdt0q+yAA4NEpnqf3dLJset1qCdDoUlCMCmfbwameIfhDH72YPg148O7tqJReeYQ
ueePe8iMHGZnmyOiIbtaZt90B7H9nkcTT1aeQmc7gbncDg27a3NqDEMG9XAdsmV+mmnMI8+/2HhL
ibw6LISMXkANPhmTR9v0cf1YbsTXUdrX7WvB5uXyw6LZAaS4CGvF6e4P3x4n382pwdkCNB7VdvXh
RwtASy5mCh8ovzTX+LUmgEaMTulTv6mIjVZJkSTu8NWxQDJOcS5nAWHny7HxBtgqgG9bzCOvhiqh
hv2JQm2VnLSg0SrD70fGhvFR4FfByHabCaqIjEN1Tb29GLQQEwJHy1tA8D/kNu5X5p1lgEWcKONk
7SeP4Ycbrcx0iJsDV1glVSk+U5lyATORKDBr2iLsvElkGrXjLYbEwd5XjconzFLpU/u+VCy2nb91
58YJA6UOLyE5UCeIsprez3EAtF9MGzseJllvHKAv+vu8SQGsEifUDqQtp2S+NYSsTW622su6zYmR
b1ILYI9U0SrG5jb49o2T6NZtpiEkcEisbrYBWfnpU94vi0o2UgMpImPigcyyTQZPrsZm09NangXO
7BALC220xWS9bMVJQjVoeJZvNUd6kBSZ7fVF24RLVsqvnxFvA23mrzBD2a6pxD8i/j5NOB4COdIQ
1Ogdo9KinCxIjAjJ0VXT7sqKc4XKYXazp+LVSaCs7lnzDI24I0fK+3jt1XQGdiU1bBI9ZQien0ll
tIfy3jtr5cgfK1tmGnRaYMcd6hbNQZaPhdWi+jr7/eFQuXcQWATH3laRjdCQ03CMV+j11+IUm7fz
48E3BS7pS2g1gKpklJTtnwAVf7j5pEPixOUqj+1t8Y9FbBgf7vluS3szF3MQ6nhHKoZOxt04N8oP
YNKWpzr4LMUz4N33zCLG6eUrzMX1yFRwVZhZJc47kNLeByJvuo44wwAqFs4A74sM4r8TVFaLQg3s
FWZzCdAvw8tHXJjO9rExlvVPO90tpezlDxlDTKwEfVt9qLOK1qDZP6LUrNj4fW4BnkZZWhCSJRYH
0SYZJMPfjhyyXLIpRZ3wIyz/ElmLwXHcKv23SbKw5A5aORQUim6NBqRVe39DXez62ZxI46R4Zokl
W2zq2v0bFYflJA2v0KyGChYcD83JQhHxzxX0atTnWxjnfJmS1vOJXsg8igg31GtiWbxn54LnBc+W
Gn5MIyjo4JUVPvWCJ73q3bL26tV+7u4hfi0012Vme5CbKNt5nceIGAqDkC9BgEF0v4cmw4MNVgeE
izW2e91p86Iq/w1jwmhXSc56H3xujiAyq7HFrwHKwJuWbu9rQgizYTpZ5EmLdJhEKg3Z8pfUaV6a
1lK3zjBvKddlbNz5WfEd+DG/wKisja263ofcnyv/Fdmlu00hSP2GxBNhCvJhREhRHzW+d2AtZcEV
DTHY6R3kDOrHFMpU2AumZwhvK8uu1wql6U1vylyBBOzhf+Lu2YlceHxwzx1EYWjXxfAtSbP0lfIU
CnwSymQbM0Mplias3WNLGZ37SBY6/AuZNbJ2y+iEjrVQ7QUlYkvc5XsVd9/WZ+EWpDtOOp3hG2gd
qdhgFmSpIIH20WcVsgTM5G509pewhIPh9Bk+svIiWP6e+P+eYNCs0T1VsN1aQ+wXcgkOFbbk40P/
w7S6+m19PU15SCVSaQ9XInpbcTggq+8t/ORs4xCowQjMZZoCNaoGYzUvagWx+zBL6Ql0sSg5PuBx
dfSdIXpcKxC08rua0yPCNPJL5KcP7SvcxBHJaOsKG4qjALMx0BaTNkGdxD5vipggp9o54HFOj0pP
x1iNbPgbi6rlTZ69vIIw65QMJwOumAi7Cz+A3E7ClR33uCpCNWEJ0VSWdjAKag7ceDwA8HpSYpey
h5JuSiShSw0ft6CP5ho3MiRpBDOVbxLwu3tWlJqemgaUNqClWd5jNmNiDNUHTSd7UEQHI359gnIS
9SKgiJkknVoHd1zCH4mPi7qAoJYNsyC7eyQR+ZwG0VjbASBvu6VpoNKAYHBnsZDUWP4I9rAQWcUP
uLkt3R1ayeD2xP0Sdr6qTq4dTa2xh6pjUVF5qybEBtNLhJqA0Xawq2iQcCkCyPMp2JDbLE3hALxm
yDrZQqO5Lhx2IhLHG5eKU9kwYCdkzGtVS3XyrO0mojkS7EsWQgM3I7aXG8+7bzK+UmbBEz2d0iCO
lBtfIdCl/SNVVtsTDPezlgO8RJwu49qwhQbgrBAPGPEPNAQ5EkMrGqWp/z7i8h+N9ON2BJ/wF1dW
M8QsWoTmZ6XsMKJ6IPKRvE2g1bk0wAQ4jGV1H6w3ZbFCGk2GK5bfIRS2jOmk6/my57p0VsNSgNP/
QNDGbc+6qSupTW7XjglkHqDX1EK3HsIp6ndTlNHUTIkUO+qJfljeD71CevBofBIB9vaxzIavDDWm
K+HiTTAGGgqbsk17DAaskqmITMfGeBLNQkP1ix551ZeEfhNQBcqkWqUEY5pAf5tuFG2ino8pYr1y
9B6S/Ue8RBllSPkmwNYJ894DRLM/X5zIIrud6gAsvQaY0KLZdIar6tmCODZKu4Sgb1gCERdxxFKF
bajQXfxW5neOLK42zC94Xh9Is8LiAFtDAknvYlz/KyujNpcbwFvO+BF9eSmUX3dsnNE4nKJytJkE
oTh6owuq24pbp5HdHixrKQgVtM9G+pqD0uHZYstas2jFRyz3jbKjGytr9bg934pbrE81sfZSFTo+
NJPO/CzTiB2hybfcrSkWcJSDiRAXLQGsOQrjsktVkPvrzvhXH+tEx2y+WAhIzP7+Qw1Bbt1KRUo4
JNj6qAg5x/mxc4hYuqJaioMB5expz/DKognnSYHiHXiiCiIFJFD69f/afF3MiczQsSSpbKzQOWv+
kUqYopvSgLPxdChwD5jDoxIdvq0NBlBePVntyHHCoG28iLoyWLrGkUon0IGtAA6htn/bC/5RCVKE
o6SQ+cWMRrFwdWH1TTyLQkKw8Dh1jhCEzjnA9GuCIrVGInXhPMzFF6tkwPDHVm/I+5XrppzNxGRu
YoyfhiZ2sQj0aBceDe7/yx+wG4beCI7u2LR3A3qsReyqWrqoOg/QwwHn/Feht65tX1xD8vLEJRF2
I4OSROOgJDnnFFlw3j03VUj1dCH9pTFz1n1cltj/UVqOiiwPXxY6nAB5tBm7CDgvcvaqbmHjefyt
fXA6M9a7htYzCKdjazcQTxWYKUGHi6oP13slkFjEeN306b9G6x0ozl+LHAIBZinyUQ7NZQSXzIfi
DPbzxd07mGXc9TD2h/RTkd78qMOnu7oAzkPCIedlmT7g9uqFtzqCNXad8hfyrI8wyhi6z3jprHuz
4PsWU7Fa07KHOnNiryKejg+oKPtuFD/HWAqVSS+VnbjBIYx4KWk+LXZe9kFwo6Ex/CJjyD/JdCZy
5prdCKFoh9FquII1V3CPWtdcj1OkKPxa0IlZY2Bymnc/0UXbxOsd/qkS+T1xB5iQ1fswWh84H0Kw
ooTVDwapBDQstd/0ExalTDSao+LynhQbKK7SJpXZdZg78LKmnNVBs/OSRITpb+W0NmzZNCeDL/dT
ezebW14zUVGpZGNKh6zny+2OL5mZfTNYS1VFBwdydbJPIWdqMzD34hqQM9mvE3N8J8Tq0TH5EfOZ
ytL5tBV04ubpufb47IbUbOTF6Ds4+qUNwn698Sb4t6AZMKsPXr/81mXtJ4e3QeHIPwGHXG14a3dg
mvjsCTbhlpzbFoxxPsMmHG7shlJwFGAymdRz8sqij83CSqzUaa5XWL+b3yYznes5EtAV0dEZEIEC
oMGBNbYGI+CUeiyAnYRPruoiaKys5i4X06YUFYb61Dfiq6y8gzqtZPKikc1K96Drryoc3a8eMXtX
Gumg58z48sDNR/ECPZmjlM9ERIL/uLk87tYykP1vVT8MJ701NkB6whxFf4SK8db72rbGYxKB9xuY
RAT6Y6dXuRcl9jovDzs/VHsqGul+QjzIHSkw8VChYXkEqtnk+o7QYugOVPJBskGvqJ6Z8D4RoNjp
SUTO/rcEOc98J8XCxlpYhUP+XdIdsjj5f8v9rtRXnwysBucL6ZgF5QBjaDMaghtD/c0yBwfKtufq
S2RT1GDWNmRc4urzZYqIyyDcDYOd2wp5ucgFjhemf8+OfEfnxJBK4G1SCR0S+2ZAtslXoulUT+3P
5pL5KggapqKj4ZgYOehmPNosf4Ob9N4zn40XRyAIvxYGYgi5ByDWGtobpJJ3YkmC665QAiTiyavh
ZgUH/obTwU5V3gYFeaYOy78ypMGnEWZ/bl4bYxeJfOG/BySNE+5pDDO6l9pehLXgsybhotER0yg8
OmViHb6jjg2zrZEwLezdEMkTcadPA8sr36vzDBAR0me1qYjIW2lz6ZKMP+oXylVPk2cEidzW3dt9
t+Ccf87gGybS/us2P43HFN8xsD/90rHhkON4z1OFsHKlEtJ8Vm/YUAuxwYeYQ5sWDJu/9V8fZ52D
VYeSXeFs2Nl5yRtT1UNB88zIp8gTgCgZ8glX6gYoc60F5mg1A0DoSntLeBI4vBYVphsoXNmSfB8b
TfhCZLmcXkI3fshDKmK/hc/mKQiCN5RGRmPYdVhhVd/FvtqcdYXPGYPlvCFZrWM0ZfVUKcJfriXX
7MRlFnr2eMnC+N/RXrOdhgTl+CBG08nehVnEjwjsgYWWo6uUOTMdj70RjDGNFzYVSzK28nGkDGO2
MZjrLWVYOJOkuwKgQVQexifGdtioeVjtK7Vb8zGPTcmGcmmQBjqoLjXD9DYAfrSExddEmDN2TCEI
7DZ/tbulkPx/kAxu6zKv0FqrvlvyuyCv3pdfto+sfu4n1x5qiGcw9eTDslnjDqZUaVNLgbCFZj4z
f9xv3GQmFksqBCbQPiBum/N15I0jOxk31j46tXxnY2B8uwVdhsQnC8D9x9qCZfZdNtmWIOHUlART
9MKOQURJWYuwkkPyerDwJ8uK9TWo8XQLlm4GKhyUT7LrNowqIKIUvMRV2Zm4nRQ6pafbUYOS/Oyr
M08uMvLDLQe2Ex93M3mraRHQNSF6CzzcmK3QPasvfthwx4b3IqRY/RbjodgncbLmXTeCQCw33TAR
SvxKkUJgiHvRHD6U5Ip6JxizLoFNTk5TaYQFKqjZSRvFkrcEHNvU3ld/2Gn5o/wWMm22WAvhrnGy
N9XWI6zaqa9HM5NL1+LmNBt7OSomCGQpYHdB/LNhioQggshxnBcEIrvGVu1n830GbYd3/wOn4/RX
A4XMm5um0RURkjozJ67ixZJTMJuC/Z7WehcAE+bGllFwgkJvYauRFrqKSPQXrh37nTIiqCAlO9ra
TiGOLjQdIg/yLnzHc88XUGOYI8zxywejVFC2U7Vce/8M11EsCrDERBYfflqL/AQpK2oZSVUAakFo
2cqfbHQ87ijRJLRm18nEzdSFG4olgg5R95beYAWu9V5golEr+mlvpgKf17FfInot+rFCD8f/I89k
m/jI4omvxiISrdFEOnPanlI1vUgaf+FKx0lBAdUzT/wPsZ1T30KAreMcQuKXifbCFTCag5kueOzr
gtU/BjoF+s3MqaImkH4sJidKYXjyrYy50CPuCArtNfMkVgcBDaCYRtWS19fYC4JjEWzyA4Mh7dt3
+BZx2Uc1sZtrlYYqVhcDlmII5phn9SFJU/858XrngK6CzVMN6C+Id4pvJIlTGuTOAI8wuAtqqPL9
X3sXdC6gkuj0HsCwfMWk+LnFSZzvVjye1eRcULalBr9+MXLR1Pn2KI0y3et+nzzo86zB7kIh+6Wm
BtgVxDXbxKSj6ZsNGmctJoOKO16c4Vf1eGpmzgKby/N2VZzPpmGGGmDSpfNSiwgdnEbTahmu1o54
BehOnwnpTxURIFZcDw5g1ikLxOvihyO2elVSzkUjZ/oqhmj3BeZ0HslyrB6xvjyGT2nd9CxAI64b
HScoD2/aZCms5Z2SaT79CqwxjGV0Asq77iMg3P3WcAI7ae8BYjcvcaMdwT3eKCp0ztw7F3yHOUnM
03aHF6BcdVhYxwh+zG3V/an84GG+FZqHaba3KErsuBF3oEgHL/cM8/z20g4hwBpPErIEGbZIF1m8
8qzouo/5W4b8ENqpJLUoVDXAIjboQYses9Zcyupoo29astNtWvnzdv4+Hwwo7QbuQj5sDyBA4HaQ
tf+Zs/OZJNw8H1EsfP/nE+tdTtwOBl7YrgW5L9kORvoDRgUGzCbSRFFHCvdh6MgahOaifpBPN0u5
sX7NjmiB/RZsdkK5j0zVmWcKkZWnjcLRM0EB5l+nNhWtpG+703WBdkE6KE2bx3s234wesSpe3mN1
ldEVythv6fLl/nC7WyjHBX7MnGZLx3eSsidhwSatSrBZ7tSOmo2QjKSqUWEkfWdcnRj2fcRb1+ms
QlybvZ6ah4t4mv30qs7o5Cygcvn8XppP/6yL77dhPu6fjrfogM5ef7Dk7Ax1g0vEqQdNhMsI+8vI
/rlc0xjE3AQ/IJKqS0RIEjl4PAAEHt+kAE71XQweMt7QP3s3b7oEWwLoEtMFCviqOVReCwD+kGkt
CtSK+BvZiv81ZGBxbsDDNm3w/4Tvenrot1SEM9CVeTLWN2zifTjyGCSrwE6I+03brTFF4fYmsHkn
ff1KwKZ/53KGAshR+WNEOVSGhN7Gti0xvyiDoyZlULJpKgfM/7TYzRpWE8uszNfqZbPPKKZeBmUs
O5lCIByjmdHfDCmKg4vjV3NTv2RCdvf0/WpqC6SuYIkmAZvGAFmcl+rxWiVviNuyIEtwkQs7B7jB
/L5y9scn3Ws3U0q23zGXMt498v5eWCLcP/TbcTlLHSSxCRSIKYGAZ1lCnY6qOWlHkkaDbqW+zNvm
lsr7cUV021UB2FmW/8OiSjwZE+Jwii9GStd1grFlkjLXWJGJKzFcRgL51gnuEvdV9y0TIApe1S3e
v/nxZJlAYL1EiZfRlOY0YanmBClvkVaGc372maUEoj2sFg4J5vNQhw08/dhw5+g1ttOG5s+dyAve
dx2c/5vdqtVaWY3UT5KFUUC7UoaBHmUOZSvSld4ERVNPBa/90+vpjmZhHCkX0S2XtQ1keKEaaIhX
cGeQqgQiQzSo/fy35Zxt73/kxBNfAYzp8R+W6eB4ykKki7D1ZLbb5yaytbjMbKF1q9w5LRAePxh8
KtWofcSGarpMwKVGAw7lHUEo8YO2J1JWUwJVq4porgj9r5zvLelosKxiPsmj9+DJwNdmYgR42w3p
BIEvVGUN3Ku6tdOC2tUereufTdp3I2YBY87J7DiZmFnjEuXg326rhoSWgYM9hSxKi0BMU8lUuzHh
ou4IZKRcn/WN/vt0tF1qZ394P51vIk4WiPGrpW+QYYOUDdPy58jwaXmvlgElSeeD9DkDc3UUyvkk
8miLoxTahg4WCqHZhduepolzjKJ2idphiPB3EwcpiRW+azJpiz75Y3hWwMjsjoNSFhmuC+RhIIfl
NY4mvI6d/Xe7lmDwdNMwvtkQFpbxNCK+Tw2yNxnI/higZwIs6cs4ksRYou6FXghqnzNMH1ZpMYkg
fTrTfVXDchsX9zZMkHqEmVZcNTg6ftl0enFpy/FSHv1CZgJU9rY/bdRiGUDQ0kwb9gWXr8p1rPOb
5KxObnqlFA9Y0ksMHftJI7Wq5TM96UePbQcPKWmQMXj4NxP3uIh7MbJpTTVnSsFB+bTEb1oEEwVy
SvHvJ13VE/C3e+y92i2ifYOQmDUxcyj/gEkJNkKVuS9Z1VaU0cAYjhtTOSadT2MYszTX2aqdNy54
dCIFv5pxWiHNa8aXpSxHbd77a3fd+za9Aprhz35WLzIo3+1cHV6BNTgookcEcd7ocJpAYN+eKdft
qVY0huYeOmOrHPXeWru6dnpwwrbFrlSoRkzV+FDrYmVVhvHE4kHJPXOIPSu5NYBmjIvHIOJrr4V3
77waRh7yw4bEAQM1GHXR05B2cIRK7G1UwKTs+aRF6HAhyILkdpjJXnYBxZLUlNEodmHrzwNL2c3O
pXVcfd4ZcfmJcmZwhfYXUchz8EpYafSI3iePDTXlHY5rmbVqOZbpxQt2sBchatwrSdtCyQciFiJ1
JmUoyO7NVxqZB1jr3igWful+mVAFXnEPFH052N70d5PoUfvO8JQuguq+JpQKX3OS24NsI+NYIJC2
n/mpztebLH+6j9j+x7NjMI71ZohpiG7FrVMITvtHfUOk9ON0c1eIUBcBkbSPX0mEAOk4kXku8GgO
/TL6gSZ3avTlh08vWTxHSwdMs6gWmPgR1QwtwEANXfqDqbobfQ/keUJOjs33CVYje5lJERQ6SQ3V
ExoXXO3pEJZudTAwNLudYlew1yCu/2ILcZL5RzjXsLER+83KlSaOBbi0Fkqkb2fNcwjrzoJqiWnr
d1FNuWJLLWmleuy4sH7nYtu83VvbyVhQy52u/i9AoaNsOZGZ7Sv9EIWtfD0w8hPnRrszq8nMXbfZ
YUTb9/kjsDMHcmJID9Yt3WUqksSzfNTqAHK+ku/GI/nBgSY0a09bF4YkUVibA+llutjjzvg9PVn1
Q14qF5sxRkp/UBuOf2j5CbzL1FlQZYnY0qQ+T//noxiUBA4FQslDhdBvQFGNG2Vlxtb4KDFphlVw
ynWOxNFXToc0eXsqy1x2R8awiJ8ssAfNJNEXqtQndcT9BL+uBvzp2nf4SQsrSCrx1l8IGsQ3rLsG
f1drG4ezYVQpYJb8UfkTWiyQNJ8H8gWEYdy8UymPtdlZgcot3sRtvOv0pooi4lEbtdNOmIYZ6daJ
3KdoHxZffA0UfG0jiJo99V2lacwX1blHEYUEwdL7MNx7dEu0JZA1UhCUZ2aVmq3DwpstdTU66RLv
lBBSYzsnYmxh7SPkaWze094bjHTwNtp989tAOkNesfcmEw7Qmpt7JTPuGJGV6t2OkWzqOIZWMHWy
/HzAUlwEmvTRZgjMW2QK+VotimaF0ke8xYOhPGn44Eje1WX+sit/jIDjhlpZ8/cA8ijSfLtAPLAk
gaWzzftg/K16SPd0ENI2d8ByP2I/CbdBIch6YpRRnJSuaRrI8XTgLPCLsM3lnfUZpJMNNwzlFFa3
C6oXDEPnMaghMs9RGkWXe6LDpTQ/Hmn/oQNTer1uRSwy+dhU0M7i9xbn95TK6SqDzIZ9b74B9ykV
VIcHiDb3Mn7yA9AgpiHYfKSofg1ICogQNGJyKXzpF1bhFjHY5b80Tjkrsp0sIMpZqjH00JWfuqZc
VySCMz8l2l2keXKitYSCiHw9XVmD1Ala+qgihOnQ+FSTPYfzGlSKADZUNqi9i9hlvN2mOcYC5fUX
QU7MCyHTjD9nmcQq+MSvplyqiLgGY4mO2SvT/Ip2uQBCzH/HiuFrrTkLgVJNJ8c2IuwRUCnZhurv
7+vXO6TLl0Xo5ZaaLfmvL6BcWiHF44tvOMinPBg9VENHcwt4R4/hC5KwSagJBKUSpwyYdaWdsj98
L9/HIbfa/30AEwOueVEVnvbcRdTGCOVGOlzdBOp8/3z+IkXKF8bMQkcVW4Kwxo/b1Exkpcoxr2rt
RfTjEhKThYd71BMryZH0ZFFgZEmwxXldp2nTi6xyd6oGrDnk8tYxEh6lTgwbkzMEP2QgpBGY9k5D
ein8+mB7XJhmPF56XdNrKqgr/CjizSl2Wh/SndtG5iQTDvboC1G+aV2hgDSxS5xdCOA9w7T+pU/j
B3KWtMCEpN4jAdLTlGix+ulQJZDnGhtZ+D9RyFLIfrsIXxiep+G5PEWQb3QKKb5/HQ8Mz1poS8Nf
F6tEt5i2XXQvKokaeD3UZfr379NWx8BzEtvwgvK3nWqE7R+xzGIPBAeceAMqNw59sPDHH3CE4GlP
6/6u2iWj43HKvQfA0K0tLAbQuaFDIiiGPaJPCgQNRv0cfmSKD9favyOETGUEKkcHLYhsnZEZnui8
siJxXAB453utFhnNiOpYg2g9h1n/oJSA4MVmvaEMyAlKv22X85m7VTMlVJwXxRCogbLJL6XGqAv0
Pg+RkSWWSWXn2jTvIPElsNjxpxrtQZzy2rzkM2jrTLv+C9qhKoROoCafq6BWoLimJAElwUh1hI36
ZnbKZ4h7ZuCw6t8ERd9K1sxLhnXJnnSjhsVoQ+ewP07DxOxkLm8BMHmRKMR4fzlz0ewZtrAmlufn
KSf8pfPmDe5JT+4m0IEkcZz0ZzlC/z9sGkqL14mVw1WRek7nRwsTPGo/mO17Zt250iWrpi49dZfA
skoqCSy2FCUyZ4ze10cshS8qpWVEDB6GSICIsfyXJclXq400tTCvX1bMK8uJMBq912MGNqHbdteP
Y3m/4psHdSPEm+es9mErpG2ooehWLNa4NELI7Z2jtJsguTdChlqahy4T1UTh3gaFCYz9TPWHH9uu
jcnW+NSu/NEMS2tvn6i1iFUDHsBlGja2XEcMwPGBDseu9/arHK/hE9arkKZs3DsiOukjvh77yjDS
7tkLvUgv9OLowEcsmAFm0ZAw7foTou1HrvKWfQwFXW3iOmTYzGipoJPyL5JLYHvFVXgA3XsWitD7
tXL90C7CCNU9hBTU+z5jwA773x1nBs2xrEFZe0m6U37GYCLWDokCEj1R1yST0Wg+qrBtY5XbQqwt
cnLUwslOD7Kp2zou/nF8FrT2WWaUA1g8DUEa7+gmZgGxuAZRHwEe4PAst/yxi9zHfrTNP1cxw7Tp
q/fynTaC4TxgMsC8mZVK9Jr/Zjdnk+76vn80NgpZy41958Y7q5kvdcxb5lI1suBP6y2GRSYpi+ij
ukwTQM/ufl43yRVY3HkxPUHcPkXSjhHzalPE85McFaUfoZ1gLch0enQwRx7rubgvwRspPOwdlOMw
a1XQ9J/pv/M214GzJJdntmt7+W59LvcbCcDrL3ZzddlAU3VvURUthwONLBh3TrGx4I+NT776I8on
7WHaA/R0zhfAv9gqQ+CHaevYZTR82RSLEFT0RbRSTOMXgrdxIuTifSyNjfN5XXH84VC3hVAJT/66
kIqAu+rvvyy6dHzEvwyXWgbH6Kae0g8UQTjJ69BgeWFOxIDbxnnnZVCf5+JJaLC0+ow15A14nVdy
PuudN7ygHWTGN3kog0TFw5sZOFy2p1A48HjRNWCjWp4G0TeN4dEBOL9Ti9eH032xZt3TWMhjWl2b
mprHQHW7jrxHWu/tD1pIWky6IM+Mce1aALzfwIol+qXhgNPaR9jhXR0aYt+hCj/ffOSXSoxpnYI4
Q1i9DhFrI+FRWNyssFuXVcedDmJQOa1HEOQ3sJuPSUREt2mo5iFJFjjXDh7/ms/n18EaB+j9NbX6
H+QDunboNUqfqYQIEKRY+y3WedZJSYbuup6DQVyu82k//NaIFhfcJCHMlK8UAbAlTztGkikkPYhs
eLq6c6KZ/+HBCULcwCK7avRWoK/O3gu1b8nIgY0wiwTDGUyreL2pD7u+xO6q4R2EdwTZYEO48vA5
4SKwSuMQVZzdavLZ5W5LA2UMVWih6RaR504QP5RHVTdveLconlAojpESJY/SySBdCVlKtANmHKXi
xq2vugltjWNbfbRkSoRYaCsJvP3UQ9fS0tGG8EjqIK2J3M/xC6b2/XX3fb8chpm4FPLiJELRQWoO
NYx/xm01TiSe+nX6aZnDTYYw0gaPp0uXg3bZ/xA/TqyM/k3pENjUHhaDQ50BXPSWUU5sfCx8aov5
nUTg+/a8BNiMDl2xIWxAFV3KvjeTJsn+Sg0gM6vXBWkHHDHjmS+aRy700nkgQU3PrBKqIyNZ2CtX
LWNWMclqjyyXtOzPRUwzaXTLqcvzp8ThsFDJ/E6y6vtMbsqXrR+O9VRUSaWpAmcFXuzlyQyXBDqo
xkhmYkAerjL64aQWSnvuixaYcWZo2P67NUoKIXsh9l+hIDyUXoevGbyG/BK2GM4xeUdooT2naJT/
wezikuP9S5VKUzTjlhiZIM4os/weQoII1WSUEXswrBrMO78wgsqDfwEfu/Ix+IUNgwXGq8ExALu+
CtMGQZ+6nNpDu5dLf7ubzBGiriGL9DPPweQLdVt8pHDqoJQojH+IWUrZ/U+rYepux/dv72QJbVsL
7EleQyYkamAvLKNBfgRwGJrVmHks8ChNGFVJamltrVwZjluCz4RrCVYgk+ST8X1vzrqzCFoSvJ6o
segRMOBlYhG55V8Aa/nfSbnY8KTMsVBmlnCIqfPozGA3i7kv2mN8RQ1lqjU/foMP535lydNXCfaC
PXVMZqmqSp5vuJOUXBZM+1+PgkA5Oi82qvpBw9NgSb9alS/GKlw+lkY/6OdTpge4sCFLfgLSEPJS
MGLG3Ru8dHgpKn42y5OzBYRjOPPHfD7WiJSUmlOMnb83rJZuTuxTQDROcYopXPnkK1h1D/JMd/bl
7oy1Li1UQ6RkSyw9qqKYnykYNcpD6RcZqz+DXs+zcbiw5k/xeyL7JDtD8Jv+2hyUcS9xPDnOTo/7
txuI9vx2FiI9csEOhr2C5gKL3wQhmJjDzuAtGYqpQJmS/wPcYHm9jf32VhbAKXuCjXwNwB5Z+A4N
GG+0OOuDONqxhUAQPTo2YLqJqr8RGl8UOXnu28hPofqmsd+LMkP0uq97N+6ct49dBucDVO8jUR/f
T4Cz1MC052gm8Nyl8uqXxRaxYjmjhL46yR50LfrVgRO+/iAogPzMtdUFFL2DZ5Nk8rm3kN5+Wo+g
D7AEaous0Rs/pbqPajf3AXBYIK7AQ+3Y0EG4BCcEiVeyjF93IjuA8rapVmQH0xK1WrgIcFv/IaNB
RWpA6Z6GoQTbOENVWkX8wVddNQwtLuZ9gxZTU0OXFcK89UGLRprxpzwSKSaVZZANGHmtQpuXIgjd
aXasHjT1iqcs+iAu8YtCCwm3P1L1mcWbhMBUTNHu8FRCLCUAVCX0MZZRrVNvsCfCLkfNnSMhfa7C
JfGF+BSJlWn580bS3kqv8/Ebct46QUIiwvDF3hUKMgZOOACwpuiszvt1/Dq8K31kFkrDlHSkiGqn
y5/4Rxfod2MW2OccLUvj55TTJhl1PdM32AHmW6u6OWT4OLzCXgPAkfzTG+3slmMlfANoEW1arMJJ
SOprXtuGL9PSCbZ8LpkjJbl32+s+31I9kzBnquB1grLxh0MJmLFpcLjgUQYyRzYkipMHoL9ugXsI
P717WtgiaEFKTvE+gBKoOb4zCYk9+gu2TtZ0Hv0DF2gngvI5jZgDn+Rx8fvpka2OzCmQ5vwyY+Vq
O5RZMEm9qS993ZFQyEOL2BasdUHFi401HGFVyprzwfQ3bZyxTX2b+sYDVsoszMUm96+OyalSLkXH
vDCaCdS6N09/W3FB22rnGs9w74/fJr7F/WTVFBqECuYJd2wKnluGPrj6jXbtuaWA5yehb7yYTe6z
7vwf6dmo987FP2TcjFdiejIj5Ua6NUxtRBMG6StbIxcxXjxx+ux9AxLE5qBeBjSM7yWRd4jUNLuV
WXBCCN881WyuLGNfp+FJi1tzmhrm8avt7FeZoaeeuLrYJ07jaYJ4xQ0Jv3eRxWRgj+NaLNObwrsO
i8mknyeHvxI0Nx4FZX8fIV0MHwGZ3eOPoxBVDYdqZctTP3pir97/On/qxS2Ku3hv1UqoJp2v2Jm6
Qf6wake+RsOZYckDsu9oh7tEKgPV+4CNotSpuSm895hxEudjLfl2qavya7KQdgR2sPuIumxLSRlq
MaHoFkeqklbN9jegNyLUnZBcrGFe9PWHqusRljNx0UPfVnjJ/dB9dZyv07iIQfz3yM2ESrQWUOOB
jlAr8R5HiQaGOh2qNthskxNN2zJ/C9IvP94GjhPU5OfsZ5wCAa3bY1r5gS/P01XfjV6gBBD2uY4Y
tgdcSGtFCqUGm1pGpC+ZuPru46ABpHbevF6by5mjnizCY961QR5jkqTiYV+UxoydrPyUUCYgef4V
CLqNy7QVx4D4fTm7Fiq9aNgXErZeHSEuBnI8j4neg2Zddh933GKeEv3gTcjfjIXvvNruvxjZV9fi
3bI74oUksthhG70WTKTQXFB90iqQLSUnVWi7ZqnoaFo4ZK/Vobb6I8MiwDBQZwc2YrV1+usU8es2
z+75DriKvY5IkMhO4E0U5uBF5YKs1BeWwH+pJ55JXCKMat+wOXMupuhNJJR2V57Z5GTuOfk70TTr
wWeXSoe9KUGaIwT9VgV18HCXgzHL7s3WYiIJwH3aHve2Y+RNMtI7WiiW3r+Y/AWUj16qa0brH//y
Qxzz5i5lxYUfcO8E7zrkTTvxINa7qkDwjebcldwQ/C7TEcht1m8VXtZ3ZJg4i2PsKmUk0Pxh906M
/9q/jkVRqww+IBLDaN03hWJIXs3k32+AODOuKCvURf+bTkP0armjkFiF6PpLZU/90irGF64hp4Ln
7/0G8ivzjpl9rXGseQ9oW906UOFI9tM5BMQXugriVGx5dx7rWax2ACiF79eIn++u9S3xMy6qDI7W
Ccv6mtary2LJnhVlzht+e8EegbCoFGzhLHwWm536LyfSh9b3GotMqzVXzaaIkIqTcHMVLO9W2brM
TQR01A0RzLIZxpaYk7bgZhWyceg1V8YdU0m2oQTfPXyUARohTRhPG54SwMbGntTo+Qw5EAQEIdAM
YJnr6UknAH7GbR33rYjbjWzG+hhzS/1QSmTLMa3+fyCPHg38qHuvQNh6BhzHV4kckhzQ8IbVgKp1
+X3yEXtpTJPmtUpUuq+09tL+ISNFpvDmY201jqQN7VyvF4+TKe5xnNV9yIWfwjMI8m02i4OMiX3Q
K4fPaSp94mBKe1wdUb/VvSALWCXNr58W38ogcKeZwHWThlCN/099nzZ8Y6sgZd8Uh2igWrKRTs0g
+Ch5KLPMailEAXeF7kgXUQxpN2jCQ7luuX0/Tg3REu9xTtTTCh2Ca0BTQhec+GvYZMBIZzzFaoUY
esR1H87JikS9iYLfc8y3iBlH/ok3YWIiniRJMTh3YQanvT7qR2dCRj8gbe2FSFWCnoeN+Ahdg2bB
gAFSTzIBCesgzkwz5QpHz4MfWoBgBNx1c7rQXsrPw2vtoUq0kJeOMl13LZMq+d3+HmAdollSc6Am
BYNX3oFlb8G2Z5rqqSvrpH9c676RriZZFcIBHM9pTRIVPg37J22v94FFHjrk4aI/kMxwGW1dfIt0
oHQINZpS3xgCLWnyX15ES8KnI/6D47qfR5C0Tlvn/9CjXUvsDIkIZCp+h7Kd7YUAPPl7yTeA/bfN
Ia3hSLkV43MRisPSS+RIsK+owkpYKlrmhZj84LBCtrwidUdcUr8ND6hveYKZTOANApKQMdSDJr/Q
roL7QtmOuUJ9lIUE6FBB4MNQJIZwQyLpMMmTawTr/iIrDw8YQtF2R2vwU1ntC5uQhEFlxATff35H
ElfN3o9EdL8JaBqo48DPu9w0vUvyCYdVr8CY+wxNyRyRKO/lWly78v8Ymr5wgSd4is81ZRZtHJ5B
XpZu7tN8B71UO1k17uQSsUqkqQ6i3+KWrTXb3xiwoBn+gLzIDwaTWf5njatFXvFFv6rvykdcrMZe
jHoynvQXfTE2OrJDMuAm+fH5XKt8GnBDpd7ZDapAceyOCiyn84cv7DSUGk44sStHsntdncRwMGyk
F8NkrHkQDhvDLkTd8W3SYK3+0ObyXN34V42BowQ2aUnEPdb9VL3g0MuV5viF3oQuMP8DhZOLJXJv
FstLp8kIgZmCMqK4A1xuppN1tJ6ktHk9Idse4ZQbVCayI+/mwjTW+LOU5Bt3sLPw8nTIafJ9OxtV
ufLgDdDfaXdPk0ItRPCR6YtoY/B3Ht7JTS9CP3wmsk0Su198B5mQSoKy7imEb1Ybl0XMwwrzE7Xo
ygjfHamzK8z2La/hfGMGUL8BBiZQlSDrOyUoUFycHjv81J8LuzZ0NvOY+OuKZIhkDSBuzh5hNq92
bf9i+CGW0uJBvv3Nj3gOVHGISdvlavsfGGX7VXFdiAPtOKjVkJZVbRHP6D7CRlKuRgPbXfVWFZvV
u02izUKgevR+QeugES1DaWSZcbE/8PZpAlMhRHJqyCSOgEVhrNxgiIhOnlA360X3ikFnghLL0Z53
2x6oC6Umq3Rz/HccgVIQAok6EOGnyrW8gNfDlPdyvs7hWoKYoJaJxZkV0IMsjBf25em1nh5NtqjM
mekj0L9hAPz1VPmqFznCuQbnL+YtxdKN8rsP+bG6dlByjq41qvpYSQbaf1lPp0qIu2e24IQwV2mQ
mb1BOCydknwFiAwe/bBARMvRNPIvkGmOXcMvCVFE6CkPwVhnN6HPPW66C2DUxzoxT/KdeyMZ6wAt
bx+SNpfu/PdokKpihrHWLXqZOS4iq63oZVgbOwayoDF5Wm6CTL3MR2rYwQBUUYOs2vUWJZODAa69
PCbxQWRzO5VPRcURlhRf2Yipv5cDyxdr3MYFDDRSfusRgM2EW6jU4bJMIbfcMYHbhdyPaIPGbEvt
hbgVDoIquOszNf4qPoEJXG0F+fY4tLJb8mbaaEO0D6doxfiAAS5pq9hpMpo8xtRBOudLbqKnp487
kbL7NzozL2BOd0TCW2dcwJLKIMps60NzfN38J0O6d+jgOVP/NobCGVzSqtShTOvyRFNewDh+ru3H
9533xZ8MQTV5WbF+eGTZ1ot98BV2X8le0fy5WUZNrdP7buxLKYjfbsbu8HmRVfYwDjzMqEfLtrrN
JyFrPnA5EtLL0PWOmsmy0HqFDfKz9mMb3U4/1sATyXCpxC4yZlwGP+yVFscnk3+Nt207Cv+xTsiG
KrwtdaM2PQZHnl3LP+aa9Gw8QCBtFwkHUau26lmLbc7hYfhivGyuKsSeH/zcA2jhk/e4tyPm1Yju
lnaW0jaO5xDaXmiZ172AuSmUAoFiFWAwwkJtEKl7QCknSmqGq+6YO5+9Bxl5pjH5ZfczjQs4TA4/
vPTIxW+sas2In978aGGUnZqudB5I0l5ol0r3BrQmgMob8mseuTWKhuGxTFQrIPCtqrUyhF+tx+7i
lvFCbzyP6Ro/sF110NGjA6V39aih2XaM89p1BT3f7A68M13nvyGx9nPSNgHQxPfdTCl9MoISz7/v
4Ev7K52742UhBDfut3J5b2BgP23suNeaKn5xRcI0Ok9+ps2EFyT6DsDBx+wabQsKmqsP0N4tQ1Jc
d4yENaAnKilD1a3+oT+r9jECW3Q2UsneF1syEyVqinEWm/FJQySCHguVtxt/DHx8Phn6lJ75ZOmz
tOag5phx8saGviNfIux4fzpZVs1YjENUIRQXl6wmEBy+F7RxjMBEadPbCluKu26mbIcgufBqYUFq
iQeEzaN6NIlai7vm+j6gOkkBifr8R90jUZ0bnahY40MhrA6JUHGcIsFkJCR336CwkJEn03IX/R6N
v+P1FlBYcQ1F4l5Vo7wtBnO0qWOeuwu3gHsjFGudOq1zOyaEjeJeysFAT2y2IJ3XD6k8JZnTPLKA
92QBWbeUVJHU3Lfkk2pEdl87zaBZ96URnVfPZmWYwcAdf1DQekb/oDhlamA9rBbIjakmc8amVQkP
jMb/WCgRlGAON3whvYPpMfjSMBmxtDNN5CtqVyPjElettHOuxykQKegRBXyrW0e5WG58X5LWmzHO
w5EB7HPHgjAnL6N84Qw5YeJ+GUxo+Jj5pXrnr4963q+m8XJAjrLBsrM9H5NXPaKgnuPdc8PENzlU
1hJ1Rxsf2Ywgd972lgLK1v6mr9xYlQf3qBkEmq/N1U5M2RtDW4Vp+Jafl2bmVJVwJtPTSb+CdVH2
NuBVKV2x3fEbr01qmMx8J2L+pUrYSNP0SzBjWEJV/f0Aj6GKqN+Ao47mikh7X8iB1kDTWHWxdo7n
qn8MrgHRbSfiRhMIH2yRn6lf+NWOavJWTdxiDBT0gZFZSZoBoh7yAd/p2GzGLG2LmV+NJuT/F1YE
SbbWRSb4iCeeMKCSn+7X/yJbt7zEzTpB+hGS5D6x/T4MwSzKIiNOmY3HWRQzv8yYiS74z1rI9siG
3jyoStT6GJjR+Xsb8rNQu/jGVouk/8QRuc9HbF4yRWLRnn/ydaYB6jnNRH3XZmN6BExPNP+9qrCm
GFxw6mV0mEG85ZR7VaAvDfvJMOvThbN4aNmdkgiZLG8LVGW4LenTIhIO681le67dYDLSUzdke6kn
MZYVPBWik4Hc6jmstEeKoWWQRqBzvL9DmKxs1SP5FthmFt8vzY1jajx/s6ioW0p+EWOxfeG9zKc7
X7auEENH2XCh0Nt4yuPn4O4HGrxEsExoK+37fPedpZBACtExIYsDu5UzerJtGFBsV2xzrdhx66qS
ZY0ReQtLlckPJoyNLJnvBLXMtcfCHrqLFhlvz67MKxaY+YjbwDeNTcyLLj3I3WCSYO9uegCDtGH3
ZlpFHQmDt4Kg9gYvZfsOEsUiZtkl+9fCZqpxvDfS3/pSVWs3WHZn+fd2abUCgZpMcH3ZIbIrLTsI
MSe+1S0dGrQ73PXPnaY3+tNU8oyDmjWU4B5DetOVGIo/4ca6FRJUGMqh50GzHFg/TpIA45QGKAP8
iWiHt02/ht/13jvNu9c6KzNQmLf7F/h27liX9sKogfTbkEWIaq3i6q8ZRhSMl7iNAv5PmkRaftiq
o5zFHAxiQqy6oQZj2Un4mbSRrNrXyltf9zswpsibbQEOtgbv7Topq7sA+J5FGydiAyPj5X472RIp
SHWxSc5Y/DyfnA2zV7kCkfMPnDxMOUcQwR3iiNi+T4yek0Zzgmfo5/lc2cEaGGN0HJqgqZpPs3UU
zcIxBS1h7gAKFd6uM9p5rBAhywVyGCctvJ798NU2BGxUTYKeqYl+nsx0kWvgHtvvcrFVcQtA2DZr
PSShcXwBg6lLVoVUVPa9Yd6jAEjVwc7k+htQT77WKl9oGlq3qsLJkmsoODX4F8byCqy4c3RhMuR7
U2MRwPxW6P9R6eymhUWJPJvbYM89hokRorzcAgqWQDyBe1ogznYmKDClyTTWaN1G2UjCZ0k1x1ys
nPVUj9E6UC1xoTkygk/EBY0xZcZEAOYLnMldO7c9wx6c6GcYv6SWXfgHldyfgDzCiKbyuLVrt9zY
odcL1k1r41cTAMk/JBvYawZ6BiHV8yJNgm6/jlDfEvu7ncEzw3zXTWKj7+2HTinumg0PdV5803Ja
XhqSfG2LCL2dS0/ghn25ck1MDfkhIqjIBrE/p+RmxStaAsU+3pJVgPi5pBO/ZGIEwG/JTFE1IvgH
Ak2oVrIz/ZkwFiwGDwUWduGHTvVbrwQKeaEBq7Vv3T6LhfjPDQmVTicYIJfJXNB12dTzqMi/8JAs
6+UUUO7hXDTXEOnBvEHcSZU+3p6g4eCrkZlz8Ldeblk9Sap7Pz8D6/zVo+BQEtANNNHetCKOU7Qs
N+OztB436YhkZGEDKMGsvzlIoZev+01a6e0Bzy1mCYHCmqqQnDx/1V63V/ufjZxt7amQm0kWsvo6
REmz5ViNjcEDQ6767083CkVbtHUDnrqaegyn0Q8LnNFqxb88O+UnDUgJfMgt02hU2pMZsRVi8prE
IthCkpUsVmlZMnxJQ4HE0svEn9lboeR13xp84XVGSvSxr1LZEQxntWwoLGITndWjOJ2LaTpnfJLz
338PCsnDVkohDEqsYSbcMKmlYzItZlYOUcAl9yNUZd4OXxuMXaz9qAy/MQFAzrs8HW1d+6VW3hc6
OFe03EAN8Q27Jbzzrsfyx8B1T8rNunnzps5E3f15ysnu1oVOSHixbhkezeG2heQWdO4dYtRmaQvV
TDPnEp9YlUwfJreU9u4PMdhxmn6DTFDCc+eUWKzru+F41kf+5O1OCze4Q9ZfrRO9McZvmfAY6fCh
Cy5g1gstBF90x4RH2RoHBuBraD40IXtZavTRCJfD98DP2otWnL1Gft1vA17yBZlNNPVGWPCxq7FM
5YEWMXlpRopftf1yFS2tcpirCMXV5DY0aSe2IOYCQt7t6Sn6TLSR/Xj2cxWZxbeLmW4dZUklwZvV
i+F4eR2fzPv5jCCnHtVAws7euKzka1OqiKviqWSuWgfPDMMB98Fq1hBI8/x2RRIjkIH+H76iA3oZ
hTeLtx/ab5pwLFz3VBEAz4W6MPda7KjQXYxuxG1tsQrwGtA/8zOdjlQ1Dhf/2sPF3XhK5SNGRO1E
eweC7URIzPsYbW+AYntl1D1Eyd7Fq8W3vAI/LtUebyfexJAVsdck9r4HhtWc2LNarV6Me/vURaam
/9G9567hqrTCvYElFLKw11J6Tvu8aC212iQLLrgj2JkHszMF15RAxqxJWInGefDi+MlqggnX1bKV
8PyDshR9RmKOkVupPMbC7N7eZtjEjHgWTtb43xLbQoUqQwsfazku6Be5FHeEqUhVxyWcbU03hvtU
mOiCbwj3MTzjrYEUJUuO4QSKK6SyxkAMgOdamPMVBuehF/YpWvU32IZmd0OGc9SU7u68brIk6Xx+
1TuaYz2GyOwaj4ZYuNLJyiPrQgkXj3VlN8pkDlsgi9Fc5eKYAzmfMrGcBRVPOINAMhVcvw5jm4B9
B30HaAJsN99KE13tgllk09A+3E7zIOjyZQEgUUTH/5M17Y6mnooM7A1xcP9XEVgfk2sgfXdPSLmJ
m7JU1co/fFQ/o8YqdZLfXjiZkaBEj0yVmDCmotjNJu91GF8Bc32BrSWW2sp7jxkPXHcmTf5XKy/i
9pa4ybJJagYrXvGrqhcNYvQvfPXpakc6kwaHBTWgxkvN565g5ZsyjjT6SHIdpWTP6j4ECuDWhO0l
b0CwVd2D4J0bBoDTivhy+jHsgzjUQn6uvMbdO4pOpJ01pyi3+KwedQVYzljTnFJy53ffdG0qMUNP
4+ccpciugianJre67wsaUnh1KLt947/1WhDKCP8qdpU4zLIInPntIERRZuBodDUpw1jVayM4CcuA
Nx/YgHgolrkST4HBJhaBxa7TrN0JB6rkwfMFEgATKYQosg257h5Mky6eGGjgGDYf2qPj8t7Vf320
K7waWYjrfQtSvv3iQb0+AZZ/x1/WJGVkEeWnUvB59huG5sX1C2RpuIYr22tsrklZczhkzH826lna
2bF/wCRNkEX5FPoKUcItH6b9wJ6HmTnP4NXM2BDRFTaiaRZIz2YLkEKLDtAcW8G1HAyFm8pzoxIE
C8uCKu1IK2m4qRUW1BZHikCbXkHO3Yx0PSj7zmSnqI1Mhm+Ny1RIBbNV+WcGpdWP+IYUwhs5XJnW
f9AmLuYzEpJq/0sR+31MQvES2/E+9QZ9RauGckPIsDZyfrjrKKyelbulX+igcAB9KSZnrIbrnLuH
mYGSCTem5OyzT2CixyFHBjnYzHg1olseo589xaLflU5/XXrOq6OsBgYrJJ5UTWUxQ/YG7N5SWa0O
WFkgR6brs5ZD+jo5nOXGR4iPrfxxmQQTgB3DXMcVLO2P4gLclZ7vqvD65oL/fuLNxL/htOipCCX+
Wt5KEt7ncwjI+5FkQHayGN6+DnD3pmfQE5Pa3klYyw2wHC/pu/DpHYxq/wUF6CeZH8EodcCu4XLo
KQLLry4A+bW4vte+L9+Ot6Qev/pYwrO99BHXB1/kXGN9L07WyG/ZOPuT+hasYsFVDjj2U1LCXOIP
TnK5oQqKNpyP5ZQXBcZejF417l8S0C3Ynyu9w0DCY0aMSP9APcMYy7jqGZ87BurAyHNv4VS3sZet
bigWXJ0bXEqd6SNBcXir1bp0hlnzmkK1qNzEMsrgtkNR6ZRexCOPuYi8VZuXYRbCquleZs5GIU3w
XINUHcguHB8DN3AqCPm3eIdJQynFGa3XzBsYjk4jUYQVP48qfdzG/rVcPwh522YAXcybD9WXsJls
+48dZVhjQsCJ/+JyM5JNavj93svPfkDFW3muKFv4NHxA1veER0ZOATqtwpgEZGy2yDlHuVlDb4dN
QmUDvnhnK6+ji6ukc0EwWb6/nyJu9QlhM9tmhqM9skcwUJAsQ/RHBDziuE7MXU0kzIvzJcwF0nxJ
tgwvYTpZ/AxxgLoz9V/O0eDbz42T3pcglqGXiE0AW5llhOc8sXuTq8Ub2HMqhm5YxMDVcMlyH5ez
cSr8XwFMCYobNGT1P/EO05c8r5AvicwCCjIAe6kr7gu3Rj0/nfvO5OmQMrBCioDGB5FgWTb7LHOF
KLrWgmd5Nks2JGBmQyxl6fVRxQk+WgWyEYpXh6IbZ3kmV95Gy4oEFTwWRNvmFEykNNB3ssVWUh7w
ayVfBLMSbivU/k+NYoZOf6B+/ZZ3sgChfjAlJtb+JY1WfQXHnPJC+vHdnOK7w07KGzv5vfR7ZZrP
WC1hdPv9RtfR7q2gdjsYh4NbB8i6ZmqmJogDFFW73nb2D8IdH5Zr5vj4BYumJDtbPnMCv+rysA3L
v6vsFO/L9l5MadRscFSO+W5m6pD1IcqvRVKIKNfTZlSJGaran4I0bDLa0hAZ2S7d8M8DLglwPAIG
JfpUbGOruLmYp9+90m2ubh0FuMbMDNynXOKR4nOUSpz/jXZgPZarpCFYKI26rQOV2LfDd0dGjGKH
Y9ENr4mu4OefQ59m6vqf6iL7V6u+EVsu2wLlx19WL5PQCMSCHbIKff/7GwXgArnIsS4Ijy5fAESF
N965DTWXlo8U0oXqf84wo+Mp0+ACEqflT1Zudnd8IPKYAmjwsxDKdaJQOWclxMPJ9+dEfCn8+azO
mXqEHNuojRB/cW9ngyMrfV8fWeEBoG3VpvvbzOG0SQCVkVn7tdJpDjTS9Y9ziPpwEzFsNy65qRng
A8I/hewnMjeGQd4wVPgKuMHoeCVE9+/7gZi8bHIHmiZTa2ZBgmuiCgNEmfY++1OHLK7oNB2+1f9u
+m9LmvY9V+acIa4AmM+ZnSIDr2cKy8V6G2rtznyRps8BImiBHToXFUy16HGbOebNgL3A8ZsO/a9E
IzJEHuaiHGL+dWfMRtSfOg2YOregRc4tpAdCC/MGgp/Y0QCh8PaLwzWxlNk119Ak3UNu4fPvGxY2
T+PIYu6ZesOAgv7xNLCAkVm6h2UZZ3t3fL24K+VA+NIq98noJKun2jTxvrgrsu8xEUh/MIvUdxnB
49c4QsW07m5s7nTVLcLFpnRQcXGlxA7vrXEpKJDGNzm1fNpcVZiYAobJMqZQKy5r9ZlMjq84vlr5
WM+W640J/uOcB6BcSPOXeo7mRD9LMBaZyY6vFWrGaKwhaRoN8Scy6VkvIFdWvjjISE992gfdGQfN
hOK81r8DTqsTAFtvUUiL7v/G+7rMwiN6brN/JFIaW2moc+JZ8OzayDxwlcSXcPaP1ugHBVyd7Yvs
qmUfCbEzOeVpCcMJAtZRE6PP0606ovxHUkuLV9iC7ouoVhuf3uPnsmKCP0m5YcE7EVyFTJHL/gVK
U9NDqxMIw2Dcv8N1cj2LkD6HqkNoOW6+D/VD8QbnQscZdx9syF1yd6kGiS4tA16vLY3EPgFu0njp
hdRZVHZcHsZ0qZ2tFpKPinwgOIwY5YRZhwL1Cw5BjtecDGE4C/nXsXDdj5Ew7Zyu/E4v4ZuJwnAv
pSo79Dea4rLzEJYBUWnX9MywwbREYlpQyQ1OxVA3kp8uxfu2GXXt3EzXwCpyzZuX/DyDtxSM0wHc
oDrHIUYDP+8Fpv6I+2yhG4PvVM30iF2EGhA/LVMGQKc9vm8hnDfBulyAVGruRIBPhmYEii1DTuZu
G702/vU4lXoBZBeVvUPOc8IOloigfKZFNLXBJX/vk6tQvj/3xocf47QEtxfYLE/5ElH5UiuKdhR7
D4FsG5qDJN/ANe3ZGxio8S3tLQj1TEVu3DRKscOdcTdhkQFRezi/n70A/hOMwhHozD0nDxD3sjjj
Sq0moeoWTkMIwPdQSyz6vdwRu8fPs2ZU7DtUaIF9BrP1yjQFTVQM8W8M47VVyzLkHEu7EluNvW4O
g1xE2htUrAiFxbfhi01iK3p6fpQ4nxeLIwtBlot2owZj3P/LR2zJ+rNp0qr6BpW3qyiagAF/sAvh
G4Si46jaxCbL8GSf3Rm+k70FFBJBiK2YZ1N4ami0XYww20fdn1FLPPGtmfLxIvaIOZS8CDvT7bLx
r7gohYE6wG267/pfjlJ7KEQF7EYjxhiAwH637jVMpwMcEG+REWpK5fWCPVeMZ5gLXRxNelCZZBKY
CQMtowccLrmW+evgMTQwKJ+WUBiDUMdzEbynAK5F10A7LQngljl4S0Vluosxcht6mymsX8MTp8Xk
3fVMVdzUdwI1P1KeSrfvIic/O/L8OYpHMZwWMWhzjA88QJi/h3ealABQ3+e3EYByGymDJzyLYZXV
OZ6sVeuIbJMztQ8MZhNRJFfbXbcMxuRQced12dQmqyNkKbhC5ivuCYA3nS00elejghpg9C/bRK0l
E5HiAJrgo/0cfOi6DLVI32Kaq02KvJT+P5JumZzWselqzgoj/+yfVswxGi758UJ3PZdEXT0unfx9
Z2S4B2PMeTnh33QsQJYGbIP+Y3xVVERmgmyMYAYI4ctQj9b1QTXvGAN2njXap2xThT+ZEBxLEN7E
bjv7MxToj100qvfzAtpgovXEB6Wccjh0yoqBEabLrSVLYuKtoXJw7oOM0U7ZORn3EtXi7u+W9lpT
BT/gAlFFm5TCtcE/tstT1pxRq2QynD1qoFejoO16svqj66p/T3EOWhuvIV4UJEmybnTAxfYW4E+7
1FDH4vLUFikGZyFNk+nJTbfDpEep8oR6FK5WAPDYsGWm8vCLW8CNDZQCmlqxgpwyMCmesIj9D7VT
n5nzoDqdvGKX0yXH4Qlpx9xYXEz5JWm+nyiX/VNvD/Lq5QfdHtS+BtQr/48fqnbBTlzXFNcal5gD
nxLSQNecPybk7KV6B+uWQKqjSATgARzCUGd1k8pjljX1c5pEdgT06sNZWOIc/nm3sGyB7AH3xuj7
SiEv+CPqoyTRdtI9Z/uej292xk7BX3jUdpnx00JR77WNszxHEdxtDhex3tgheM0vkNZ7NHSBabAz
hHN7skSyFCjqzg9V2kr3BilmoYwjg96AQ3Rq5HejKd5p8Qo5UuV+wsA9DGC7GKX1iELbCQE9nSKb
07n33I7Nr8791bdKnYEaG//oLhTNpkOHuVnANxxD/nqB9a8MhV9W1KdizZS2rlyhzwTAvMDu6+xX
K2x9eE+LlGnCPUoNSM4shcxAeTR5wfnMik+hHTDHtPK+U3MZ/CIIvQ8mJVHrH40yVkfjRUllHMyL
RlSytnzCPHMMl6SFmkbEziYhLVcRQWzGKj5YRLsPPIWeRxxPYtHCM5EqLY6PJGdRyvkusz9wuZTM
Uw4TqMYulzXZz+83eiXle9LpkIbGu2MW7A94BoI7lq4NxqxAFa+KBypX1K03k8frWl8shHwELhxw
qMET26E0cgHIOTSjCtucRaplVj6vrPfmnMlUvcRT2aHBlky+hK7lCFmZRzFiMAbss5OpHi7SZkDL
5gxIeteCdj8h+bAvoPqXg5QiAna32FlqY5OEoofOKKioLCLQc7nLeK3lV0/sPak50EcjgTn7e33j
hXN9VE1M5+R5Q4B6zXwhJz3hvVNGFywaMW4UkUjmpsg2Q0L/NKD+dnsjtv1nUKUsNk0j3iUov6s6
QTZVrD12mpH+1oGuX3aoCL/FhSSdhtG6xV+DL3gQYewIAWXhfETrZHXG43aN2tdq1EavtVzIQ80W
CfOQ/jGKvOnMhQ19jPWwQ9DTilN0xfhEMAyXzlSHHSYCtcrUU/RyVnuSjZgaM8aaGqOL6K088D7K
YPxzBV+8ZjdHFhOot7cluaZ5WS2qPHsri+p9lgsJAO18M2UypB5Mox8Z6jLxGpz/78s+wyd6KVWQ
Bdhlk7U6XtQSKYjtb3KiSZEW0jyTbDs80TEXypKEcI2RJTth06rYAxmmtJZpwhfA/9zNHrfjSqh3
sfvcoxzu/EQjiofNZl+9jyt7E5rgMr3FbTFlrfn1AstqkFoeJnzJz/9JI3ahtTTu9Jkk7O8353Uh
ne9NYQAD79Av1rG65ApjtdIdIOkdOJ4dRueXHQA2DWvO2GGV8hnqmZV/7BKuev4hIKNBTpehwm8X
3MY4//Cjrjg0RwzbGFOpj7UmOjUq6/KcFrvI8UaXH8IBZFLVtGEqEn6tecdhh7fYOAFRAukm5UmZ
RPfJL7OdrFm5MBk5Pc/gUEIK8TMH9aPAyXLj4R4lpeu8yXEVCRwMeSu8rC/ls+amVwXRPqKdFbWF
pFBlNF+0b9BmPoMF+6MqgY00DmRh9siqGH62s/46aq2e4PP/SCXop9jiFgQ1MBd8Az5yXhOtg5CO
ZOQImbHmQ6fFAdKKYIM9hcnTHoXrIwqJ5rPgj2wiZiU3xm0c/UY8bhZjwJzKZ6YBgAzsRpWAqDzS
e0Hb3t/b47kCICD/YVq2yOG5+3+A6KSeEl9MGtTr6RjzMRzZVZjwKGG4J90cDSsz/IKlC99QGuK8
3W/lFI70SpnZeO47G6Jgsf/CjjGDAxIZ2PkykId3gSR58GaY2Ici+o/VmIRKog7xxc35jNFaFG4v
3hhjRI9XPU4xEB71J6csMwSmvL6XXWSEReIwVpC41oD/Ljtd5n3rhUAjwzpbUkJT/s77+sdvtV58
rNmIyQYFbqhSCD4QCgzwB5LeNyYCH4p9mfZIAfvoz6M0jx7guGlIk2+LY+tgHblD3cTCEqkAl3M2
Nb2ssoSnTmP2XQnpufn31CPmdkra6Wap1v42jyx6yDhBy6AQPe2wc/v9h8w0c2zEHQtodsScR1IE
QkgPvSoGr18OI6o3Ly3XNjin6YF+84vl3i4OkKT6GQeOjlycSczJtGlCr0N0KJZtaR5Kb+chNKuA
iZRDvMn5571p8269A+mk/j/ZNUoBPoOf0CGPfB4cymGVVdsE6uvK/l5snZVDlILH5lYiI0hIXS1E
/DaOPV9BBSgx8rj4u0k72Y8mRDrS/6qK5Tht4pwVcD3X0eZVz5LkoT0QD1WkPdpnOQLDsk4oKj9E
nDqF08mV+45asaCidnUgbLBHb8IKL6eYI7aBgUgvISqIMd33/X4GcB/5Usxw8lqn/DG0omdjUZ5s
LaYrdec1CB2VKfokrcZMEgnSFxl8tc8EuLqmEo5CSp5XFKgpgpB2ZbxboNTFV3RNZ3aBlYbgvIVF
dLKl6Lye0LwgJpjgf1UNR582NeLiGlTKqDx+TlNMpMqdH0THsZqWpx7zLpZs3FTHJ8xxjbACO8ZC
pogtJdkpeLuud4xuX2AqYUfPGIL6zJYuHkK/nvG6SA7lLLRnT+a/hPnPa6OsWm++sD4SKf1Ib2mK
XPtmiUXhNXT3dN+KcKCXHmCu6go3b+taSKOMmTWJ4zPIeZZjCnLLjKZE+ypY6M+H/hyOwLd81aOF
joa3tEY38igjEqzWLWikZmmMaNNjI2qQluZ+2dMMMcICIC7Et9MXaJdHXjb9jEVFbJxUfhfwexYQ
yUnP73tstpMsj6JjdrX0RgNL2j/mFtFTLmr3ER54FwfAiCKvsPiXk8CM8QmOJNkkl4h8a7VGB8WF
XlCZa2mJyy4Ta6d0Db6Lcbq/WqKjeK9zuvxx4MjWT6VCoXk4c0MxYBeVOS+YDDJYWvjl+YMcdF3u
Wih9UIWJdpNLe2r+LRihwo1lpJnyOHHrfBB2wT7kzUR2UMdJiqIZeqzPYaW/lij7LVTm4JC2N6UG
7w4uZD75GPymT7OvjWa/WvHrPul/elErKsfn97srcMJxdMHLdHYULOeBJrkaTuLHTvqi+NSMaIxx
/Qui3dZoYXSiEakdTurFrtLYoj9eR2aHLBdZ7adehZhqSgegaUZttlavQSlovsf08b19vWmCCdVl
e1EwqoPsvhcfSGxK1xkusPmT7R61ZDOFyaKz1istftC47AxoUzq46+AWciNAFx0OVfe+jnOUiv2/
kRWxTFw4DrVfq9Jy6JcHUQtXtPaJI3Uxz+RDcZcxxhk87HoXhX5nZpqh7sPxkQNUtogclOYBVRHz
wvBojw1h2gFq7mBnGLMZK7lcmbFkCYtcKsAu+DNfQ8wkCzAfLxmoOQjgWP85tFZN1j6hnWujq2Q0
CFZBGNrXwWu29gFoGPE6RjxR5BXsMYDZOQOlIQT5BEdVC+04Y+iVkaJFjDywIwHXm175NqsCvuYt
D42i9RwJfWbRcUg15r9RW61XdyIMsy4zQfHsJD8ip0IFi0eh/Vrb0hD4TYOy5RYkrW8Z6q3omR2p
XT4gBBYlUMVSbCUL8/dcjYIKRWAxrUiey8sgZts7P1ipk2qPVLhcf/DGs7MI23MYoH2LvGXUCpUz
82hgDKTr5w9Cim9N12w1QYYqWmHDX3peTszvYFHoZmWqTFIjuOjFyTILVyGsuXliU6oELxSCzvut
UluTA6T3KAVijjYtkiWPbc446SwN9jHA6hJChEX2jRfA5lhlvTl075Ih8D+mDqY4PXUt5AP6f256
88JIzxxg1lwGg3VGRT2rNKr7l80eBEA2prilyy05dC5yf/4N8XSJ2SvMfopYUQxk3LaEuHdlA+Sf
jzD/BRJSx7WH5dd1SUYp1bqcRvx/+eqTLNY8sUk3F/e1G1R57UfehcDW8PAB6Rifd3cKZx/totMy
wqoSu7IF+DCdA20uKd2GV3PmjDDwGgVr2HWLLCXPUyvMePurVic0gsraTjRo9D9d5cm1xzn0es/M
+uxHl/zXxLiyTkXkQLjfjd+FtXDduWrp5wWwiUDVNyw/zZLDd49Xini2oVvR5sWwLSKTuy40AyjY
paE7Qt0rNedJl2nfx+jr5Xq/cJgJMQiG0jyzdvnf3Bx50EInfZwiIsR1+Fp2ZdG6wsukpyiiU51G
U6/n8DL3dMMYfFLcPddUwcINsCSO7CAyZyoLSa+8oUNz6ABofUWqqnOHqjo40g0jr060hOZHaUw2
N+ZMGruwvcXbPE8OkEcQCco0tT8vr3z/ikzD+g5Dzlfqvwxfu5AApT8C2y4XOhZhlU2vO3U/UTkC
OcSTJ7d/YEX6pGLLDVS57y95PDYVsxP/EFByQvV3SwoWMwByuRTrSGJPbmEeot2JFkxdebpAmDoq
Im7DgPftxTRWd+McBNqf1v50NaCpM7agTz2ZaA4B0KAKbdpHwy5BO639wro4/1gdrNPzQPLT4loR
z0CxtIh1orfdQuiqlx+J/SSqFW8+8CNBqtoxaP6E+DRektG1Ai7zLvWyXdcaSQt2iHmARdmI/f78
6YdjQ1/5sClG9Ur5u2pw05RK42kq4nsgXpEzOpddYFGE2PRnDFi8h39am93XmuqNV8yPeTRQXKEn
MWIq/GrT8kilN4HanM4bX5C8pwhWWSLnibeb225ardrL7x1BNOEYJtO5D9Q8qy6ZNDOLF/BnIKEB
uLTKO5SsH2rEqDQHTYQUYF3Vko7eK1VzH7rUFVL4uc4x9QSF9lrqEQJy9tHks9D97MzNLhodDd4Z
MgwnH2yDBHmLNlQevHA0uEFxsXqaPYTgtEe4D1JuZktvL0Da8R1EcrApjc1Xf2kHN+VGAHdFbrgB
4tkdninUprWapg811ShvsQ7acfDLPCaGU6y07nhh9nIusYMIXdROG1pkQE+zMx1m1PmCANa6fWnx
x2yzDO+R4H3wULIWwMbL109vnIzUJEELobaXV/PYLNXHhph6y3kxkaZ4magtjzK/PNs8gPbeuAZI
qr7l1Y5CoSTxengzaKjBzShvocfMR3Q369/16PVQZgoGw1zPDhrza3gKStWa1EWYSzR96H+GuC+n
tX2dPujCD+2FRYD23YjHSwaeQMLuMqe0ntZ5k6115NJpuNlDNb4BF3/1wztB87n0SDJSe1rAU7Ox
Nwqhuu2U93QWYrSAd8I7PgXHEUt3L3UvrpYIKC0WnZ8ABlxmJZMy6+vRg1QdDVxm7fBi81vlzPgi
r+3mu7H1uX3bLmXyIQirT4oyN0q6rdhNaTLBHgBMXIzaB/KVQsl7Jq3FfyPsVUFmpilM2uqiOK0s
6VZ4SFuHINsYe/hFK4mhvuXkCzoWK80wpilLGQRWigCdFRhsfAiReuOkCavFtHBVEyZ8X31YCW1D
QG04z4kRzkL+Ny/WR8zSNznxdXBc31urLoKEjtpSpsRfoz6T7lxaUVfXOGyptlB8lQrhCWPpPHih
ordRl4+AWKynXVr6+g1Zp8YcfubpH6QwJLjB1aapYcBT5G4S9Mj71DujtSJA40IHkppuY6c3yC5R
pKq0/tai3NL+maSmvuWlFnAtP3/GXrY+Q3jz830dbgxJBy3n8LQi1rXlQWaP5KRCUNkCZ4R4b7M0
u5h8I7O3RdbOKrx7B5/XaIvIeaTefhO8jLwRxlZba1WiYG2JzyZlvu96vHu3P841HxZ+YxApTSNk
Y361FwOXXrq8I29SfwPD2p5tvAIJzrx4prCJcGcV5fJM5Pxrl7TwXCwN4/s7oB+EjffT0erGhCZg
FCmwErYS4G7BJ2goaFoUN8KnpVgFjRHtuYFm24B6UQxA3uyJ4at2bYmhp6n5GUGNK6HvDMEiM1s4
SKzlG7SS65zSmTdrwd0QMb0oe8k8cCrVaPn8/YQqX6USA4jSzzV6If3cUQNNGyfG8Q0HPrNKKk8y
/WpY80bT73F0FIHUfQ1Js8EmpfgpjCxJ7AIqfm3+V4WOcSIl9nk4Ngm7KdiX9ddrVqOCKvICohDK
0ApabwjigWsI0Du9RfIzHIBmoZRhyPNxUTTfk8+ebh8gscL1yKrxvqmOSmKfou+O4qwUs3ADqTQ9
Mswi1s77925ywG7gwIbgyQma/svESkOKCvpZCwM2yWPHNXtQNWJ+f83aiF0i0ejyE0lZ4hqkQeyg
fTDhl0Ug5EoTpnOgoExg7JE2Mrv0riqIXQ2Ie3I5vH4opsynBi7KkHTEWb90u/44n7YEbn/sxOAj
anb/l9OY8rrmn7EY4ua9qqwLOBrGHVs6uNAt0lxH6wfLy3XCoBI6xaHlQt+CEsz54U4qv8Beqgmp
VveiJ8qXV5m5TJeM9frtHbAdE3DO/7wu4Ert4V0A5clIksFmtNDp920vSMiHMnEMzww4cog7mpg/
JiVMHGHUg8Z5gl819uPdu3yxACjZl7svDHFoC+oGVUFZ5i5x+BdcZVoF69KMIk3vjCdyXFD8qxG2
iLVerrLTx33laKNtm2uspDG9Jf4+GjqCIDXwVhub9PA/cMNg5r3AUZPz3sX5uai/66P06Dvltjie
B0cCWVuiY4SU1R8LR4H68xVPSgiCcKJtmkpxat7/yM82VBFE66Pus/1mCACX32hEwA3ceelifHYa
7x0DUGYU+1cZVm+s5mkODG9XFZ7tT1Fkm0Vp5JwT5aL3Szy3R2IakxsMEZgwehTRt1W2EZL/Q7KB
CqLFs8Dlgm4WpnaCpvSJG/Izda7i2w9D4awha3o7SAMMYTULNH9gcI2OI4xunAK1ubggaEDAFiTP
r94rbJyrtRR7Y6VkyzrPYIsYjIBQVsESXS71gJCNIqtFQJ+GMct1Tgb0N3iTBqIXbQk4j/ePuPJt
3HbOW3+haoj8sb0buHLpXG3QNxU8kwhUxJLhlLrmU8sN8pe9YmZbyu2Mmopgfd62RDLEBbnI1LNb
UuYBp/LhOv0ypV1AKWKDlr2swShTW+CJkEFdD9SNCtTWhuspUkAk24/lCR/wtHd2mddkGhS0JlWF
+wED7yjgCCsOMtp4tVMrHt5uZY8p3CWkGXs4slp2yH9QEGfBuXDX0Y3CFgYwMMvLz9H+Gduz7ttB
CHbnXIfFNGyR4mTAECE2xOJmcKCsYVW9C2+KTJTeQD+QBAtPiy1h3yt3mAmv5f8LCPz6oQ47uB6y
97F7FVhGfO4SL5Bovhuie4OEnyyEfzVfhuJev7qSB9HPgzXyjlVWfjWxrTpoefOl1f9Wv0cjjIHk
bI3izKMkmcUt8WSLfGAtnsgkI3Wr8f9liVY4wri+8sziuAjXR5l/MczrfaWuuAaGlizhkopsSJiK
J/ebBNmwxNekyjQ3jvmPx/n4IFSf/xrG0WseVHKMHOxGRsvGWXuARJ5RwTFXLE14XfABrvYnwcrO
NP7dtH5JxgaRBOKqOg0+PDWh9xnbLAb2k8dundMsCFtJv1j7oULixHLPD/FSB1no37XJ1vl2Wifj
2FkTllmVppg/Np3Q69ZWuZWM0idaAFUhJpCAOjKNWnt+e6Ur071AwV4WP0JgHGc4wHXNYfJI5fE6
ll9UEgkZtuat21q1wafnQ+DoDoNJxw2DxXgNN/ofRUjBuchYCKMpoRosH15YQ1rfEahSdnvbI7fq
RnSNJy8BKMntJ7TbzifxXCdSS/jBSowpGYZiCA6KLPqkNWSCMUtjlp3deS4v/xgx+9rrVVoqr6d5
iMt48jdVi0M1m5WBS7qu+sfjt2kLI7D01eEimwZiMp3ebfzY6HJoVuqfVNgf1kyO8SVxSbHd3GqD
yjfxGswW4L+5BkFTBDGWUeWOHeejgxPpaguf2bEnCRzDIYtW0X3VNs5hfYOCcUDjxOtGE2KvkKXF
BoHTWZUyHkMDwX8YIdU4lMUkLHx3O9wdBzvP/23UOCPtEb7N9Bzft/ulgaDgp0It83YfGQ+dR7yQ
75GtJoZ3Fp6PPfMpROUS4Eaz0GPO4HCQyE7KsyOJ51eOL8zczIXVvw9V/1IaBcgO58VNmdjt+ahf
P8UUfBsVqALBAu7l+nFKLVklsJSY9vZ4o3dTnrabSs12mWdhHb3RnYegG2d2lg+QQ21GNutk9mRl
P2lhdzn0IfBvA4JMbxADstvWkdnmx2uc9vIYFYahe7VDtYYN/YxpCVNo01bHfL7YbnN9o2ZxY6TF
rze58elRX+iCBuT77HhTOmYsJp7UpPmn25soSsrNaKNbAroLlHYalI5IZEsO38TdIAoPFQgzT1jP
HFtqdeyUuQ7MgWhkRORNbRP5JGJOEEIyN5EYvLFkw3GLwd63ede+b/RUwftLHCJlAZ+SPzmNsfW+
MPXIqJFUD/97KsoSE8Jb7N7kHW64wFC60tS76xStG4BJv8QgTmNj61dB9ghVAnxMxbh236zwhjKO
GkKmcA6bcHwIlfA7/FPQvPI9cVUQmKXbB2N3jLre6Ka8dJkC6Q9nBH++3kNlvb4+j8PmHdP0MLAt
8xOfgO2UpOB1++GyZ5cFC4xtWhLv7rbJijYksfwvV3Q6MNN5pErB2wnkCRpDsNRVkf9cRmoxikEV
mNWHNq3Mm287F1zvNxH/eSL4PXvRafmMLZqaofAk0BGZIKBmqLLHkxLS5wxUcAV9nKOyGXIDJ90e
C29u3qNbXEEaN6+zoQKOsFEAHZIH2wYJQAI3NCnFix0W5hLYYTvSZidxfoZe5sxYZfwK85784dfz
i/5tgb7Kb99sXIFkuNprKeOeEjoVc6YOVCAvyR8MDlisi40g/eh1kYCkmLgcU9ok5X5TqYRKVrdf
nmwboQV/hfu8jKzYAKkwWCIbjw3CGybSlyesqSHJ2/dfuf6mEkLeG5IgX+Tj4+X1TxcXxAa6pKzT
561zppXLutm/ViA8wQn19aSIamSDyd0eo6FeqJMzgChFnBBCEJ2Qg8J3tJcvgPVvp6SriDtvkFtZ
PN7sdzEaPlLTUXHfwqBxnf6b3BkW4iBvgPA5W4rRRsKeuMo7x2CBI8a9S3yB3uleIKq0jGvk20rF
J5e3CXrhPfXiSe5HVcSvwVM0vrAf3axpxOwA3LBucxXJkm+I/nWlHJk6OfUpxvWEHhhfOlsK7/VJ
FnHi0BKtR+i8KeLPlA+9JSC/Ps5WseerDCbE062NTiyFallcrnGWNyyzvqikY6pyPPle1++Pvf7+
CJCYAZ0LSOYDfvn721WiRpaJv7CFMW6x2ojU952azkHCBB17q+6Q5NfkNXHtjDnZXWCwbpsDUReh
gd5uV76DjT9vUTnTa3Yn4zX44tKXF0sH4yASdrZn+FKpS9davYo7jPes/DGxuKasiOYilPYBJxws
DmYMS2KWdoXkHCDIr+kMX3rpU5WbZyQArOvoYBeh7zeF7LfMhAJ829rEJLoqo6kCy2iORYS9z7OW
9Kn57S03p//0g//RGBqZZXP1DraNGBWLxpV7apDp1I2Mx0afD90uihKmYVeIOC9ajgRWN7oP+EWz
0qY5rcsV+pcE1NwF9ySJyDOcwSki1u7V+HiJ6QHzBv28c0AXPm29pFQe3LGzeARKPZfdTNjc8eyO
ixGkOKWrz1XCcbnSy4T4IaHyuZadDINf/nz/IRzI3AcP0SUlY9FdBqwPebUS9HTkqgcQrZY3q8zg
2x+wTsy01ouA3zbE/96WVQ2+wzVrQ1NPcHm6rMyAq9kWQSpX5x5NV2wirATtVycBz55po/huewlR
OAxzr9DrUpB1eV2a1NV4TD1KpbA6XTi6WAK9wcKCehLN4sm/nc/NDIZ07m8dcf+RuN7wn/7jg2Pe
Ebea5yNQyljxbw2QCToXoH39xr9GDFiAwvEvmIw17XapnbURXXN1CTFYzuZAIBb9o7jH113NKO/Q
+7a3o65r+yuk/++Y8iCJgtDp/AaRcQPs10l2GVUF2qlcyqtrLKYBnQ6ZdjZSG3bYWRn8uJ8W2+4f
b3X1lkOJodkVG2BzT7LKtFjXMm5Rj3WlA4CPo9ZK0D2L3my7RVx03acoa3gOL4p0xb+1ddoQC9ZB
C4VgzUtx+YDreiKXRV+MOyWNL0/iL82UWkC/vNXlIv+ekqnuEndmFSVeSiId7xtKWkrQo3um7OQ8
dLuzpHpT6O3E9JSDwgKNSPoqiF5fnTkSL/KqaSrthFXU27nawjpW61AZPZ3iE5gc3mdDDxmH5WVb
a1+8U+soNaNo1avBvzhZV3/jDGXKHRouayTAfzhA6I6lmfGeRiFzEXLbSVA2qQMCNupEi9zSVJTr
E8JVd64lrn5kGxPopEGDC5HQJSVK1ELKDuDqJvxiXcl7zVSOVAWsn4pLl5KaF2VP9XRa34+XOSKS
ZygfHto3+bsAj+nntKAeuLdOdf+0hjteQU6GyhslQlK5LWuhvxzIs6ER1skqFtE9RdknZ7FblREC
rKVH+B0f8fNprogkqVzNHMo8X2ZVBhBEraFoSQghWMBXB/oMhsdYoyuOs9BtS0fJQDkll1mHKUgU
HndJ9Twym8u0Q6URdaTUUypZvpcV68GdDeqJojmg2alXbK0b9mRtLuvSXlOxGprq7JiPx0KyYHK8
C/DRrKrCH7QqclfJla8oa12aygM7Xu/9/KhLLfFytFASh/4QKbhIOVnkLYvwpT5S77k23/kXkI4M
2oqn8M/aR+P/reDPN8lfqCHPkTlG7fAD55WttdRsYqJpCyd9lS9gjd9Q/w4CEgT129xMLxf0lDo3
XDqxHOjublSwDJM6twWmUdIcLajdTMJWTRg7cDkYXWkP2q9cMoVk2pBscr/AreVqB/2lszLuTbHY
cfm+SP5S3vBVIahpuuoRDJq/mxpZdZZinx2RJrLha2YjRrzgNVbVxQyZHRMvpQGlTxVoKKs0ZF8y
0rQw6WtjG33/f3oHtf76Z9c1VAPVJdi925EM0zP/beSw3SSILDJu+dl+Vo5W1xD29mgsugjt337e
6E+SjaoRhfiXdvKWRitTooYg3YIrAGKl2OPmubc+iLq7Skqy+RZdjzo4F+RyttwbpC5eb/GOJzeT
vuTahWlKLpPX5F8Bmq8yZANk5ad2tBrx0UH9tRaeORJOgHq2gxMiOmKr06rgAUUQLswQVCb+9Oki
nsXyVyqIC4/oqamI8zhluMqn+e4fc0doy07vi3/D0s995UDdyjP7HAvSWbO8cxCoR5BjwDtN2cTN
KalWtK15IjRnyfBPx7gGAFVE82gdpLZIoBW+1e2Lh0czw6A88OUM6iG6tgMfb0+y01E9gtPr+Thk
IQ8hQsCehTeymvihrmtutikoFDJOCiN/10K5LfCo4eamH4iRif51YtimUAUdbTm1B+MZKlmBWIRu
YXAkkxgIhtZyMGPAJC+dwvAKi/Gur5XZrBSAGAQhrUve+EUX6vNpXoTQ1zgVlWqTI5v/4U0KjM0j
kH53G7HyC/JNui3Iaiy+OBNqV8M4Av0XZKgqWR6TLVljZowgvHF8M/+xVY5QbxQ8lhS4H7Su3gcC
dX9ou7+iXwWj9uh7RoCjpskLsx5jiP2MTCZ6zcjGo2CgNcIJP8V3VxdsPfBozqCBi3wWXIAY+71b
HJCveRQJnvU4KCVPAN4yvZPQED5pW/XsF+d8dqGgBAfNuQhQthE/Qhhz/jpd9XY9gFibqFBXPtch
ZPUxQX13MayzrZJAxI/A3wYgCPYox2qKBF6ZAZpQSAXwTRSd8mJKBY2nO2L1qix4PqO9zH9pYEts
IIIrLyGOlS1wTrqWRk5N5DV0Xgq1Zw8VbbhaRBUdQY5k/9icta/aQp9sHwlJFsRfBdmdJhlMmlb2
yx9j125CddCudnnqcnGKuHNwvjuMfZ2dPWAMo7e+0J4kkzzULW2l7gWU+2smizbXBHcX1dMz1UNx
KKZxs20GIWYT1+Rb1kgQqO1nR+x/ub38S9JKedhkladwhsnS4SRS3vEHWH09KmCJ7nQI3kjVlizV
oEwK+m0YlVYeqk4ILqrY9QtxDgDivA/RgOk7QqyVs/2g322ctvGBzhznZ3vBwFaa0cE+BIkvJDa9
guKnOJs2iAEakEVV+pDo+2xaBDWdCAi4G90QKsVWYC+Wafvm/JnHEKg5QOriWmnk2HCjZm2ONtFH
dvHYhknyOuZN6e91ygkY5ETW1/rBngquPCElNIvxMTDDbsJQI8W+ZGqxBIzmbXlvcXBqcqcdeHQ2
Pp2l/ywGwTfyXDGzm6vN7HKQJhKiqfHlNgeFm0axxLSq8997z8/4zyisf4u/AkYrqgYIkBJdGcTv
oXBu1vI98v7e7Guk/hBGviPIdCi+SzPUZ7e6pMskpNMaXIzyO7qIhSqVZdwf98+hTO6RapLsnCJq
iUBzK+e40BxiFLoxAZqact5ZvVvyKDvYrpWzmM1qfryyzq87CGDP2/2jw2lHxofuRAp4LfS6mrIu
9xrMaZ3fb+BXVipegy7brRveEMkBc49LxHUlHt6VU4/JfO0EYvT9tShIGkh867WQPgefRqyFL69x
Xa7wJJY3+6kuI2EXE1smNNr6RtKFl2amdHHNITLX4VYAmfsAt1fzAVoTmjHdZI+RJbZN4GYbg1Zd
jqbGyDRE7CrlICXBf5ctZ3iNzFbdrgysHh8Hu7uGqJ0+TFLCtNI20V/reedwo0FuM/SRjZwCHx38
6siMcJH/GQIY6Yc5TBDGzfWbwpUiGKQDRnh5cdlGuUsvVhW1Ltdw5oYmqrUT5+lSkMYTDema6Vxt
CtC8blJILBXbsihk1wGFOFXVXjSAWPk7ZO15pcxE7tSQSLoqmeT/hkSVy/o5Z6TKJgeabNONOvJM
5QmpxrKAJhBCxThShItIZ/quBakHLJn2bUnd6IMqxj9ghdvcbf5/kIJimx6JvRWm5uNXhYCehL/E
6EGnwvF+pDre3tdBX0VRAc8OtXvoemr2MOP4dS+beNtIe9CxWAziQzgtWJB84xg6sbZP5zfDMkY+
fgaTPrStJYmGBXxDVqVCwdL+AGi4GcPXn+DJJFPiNjYLMdJjXB168HWZu1Gldi5W8XQ5MBky6F4V
7bkMKPKAX/aod7nqF2jFAscWFLpRW/HdITK1jOVBeAhMTg0SY8SC3pztUlnQqBRxZmUenVGgshf+
iK9craGERGTyzysf2R07MFqspdOHq6Jg1kd56DZTDx6ZmiDuMKUu6CI3JY5YOVB5Zb1bYbyfUmzF
X86hoqJU6Hv3u1VB97P8jWw2Xsg5KIE7yjPu1m/i+NYQuiPawyHdHuAP6staO4Y1iaJRe9xlNj9C
24mMqtrKGmh4QtwnVAhW6Y14kFYnqeR8HVwlybT7ixoKyZ4zE/K3vV8H8yKb9TyiJgK+FhucvrpQ
UWbZTsOZ1JIzLI8VznOJTRHNzQ7PEcMXcpJKFvmiBkANx1ERfYPPGk2ddBPbTLrNk3NqM32SVeo+
RhkG0rCqozSs0542XmlrKq2WH3Wr8sCucLhtttJDGvgqOz2dLbSsMMsps57p5tpER1KYV4ZrCLPO
HFWuB1fMabIvatEhanlvcEh+R8x4WMcPVyYMeYtDOS3qJx7rjNiwFhMcaR/zlcL5MCanEC87MAdh
DSKhaanxTJemaESe6zayOtpo61DHY6ryxxuQpCacMwv2wxboTkIdqX3jOao7Mps1416sJHrWUv/R
shI8IVp+rYGnkiwk/dfgLQpY8YgwWnuPhfQjo615/qQL97jGs2hKTa1JtF9XNwXeLw20nByON1Zq
w9lZzzHupf7J1Eh1ujTnj15sghyQZfC/D5OoKsoMM5oyAHyu1UtF6Syes6230SravDtVcKKBEb0O
gT90n2yi/eILo2hRwIR3TyYxDuBPwOA6ReqcyC9wHdSoL17QlBc0LQ5GJ1HC2FSiZIQjNVy5wyo/
WIsSBLNVfLPuMkmSoCiY25Gj0hRouJHA/iIivdgTaIij2Tz3aRhOLgenuaB0qjW0lzjsu6iDQPYm
4+Z7zyQ1EyZ+/ZiVRoY8Iwj5L1lj1yeOZ2aweUSECcxHzMiDesi8fccLQmUlqUy7qBUNZ6s7Hf7I
gS97RJIbKFBSwJoBwBRbkCAQgRXmLctqkLDMRpyXj7N7ln1H/HvZakcTs6fAYXnIiB+HDDLQzekx
4FHhXMSZtSc8jEfLF1emzzY7ddIt/78ykzwtNIq10zGvf/XcdhJ+NS3NGwc8PW7s9zFKIqhtbRDf
fTuWlDgAy+OAQoiuiaaTv05EUaBuBVkcqAmTSBjg4oskOCpiipjjsqvgtSAr5Cg7FkKImnZ7FS8v
8Hvxrfat1jC5GlcdUu8xV7CoelbXLdcXR7687toXmfxOrOzyyLdIHqRvokJgqK9K5xvsFhtVi0fq
5jCaFLyMn6gPrY+yTvdqOD8xHM/FlcLWBe/BH57Rx8PPUY3WMiCRWunNaq0Pqzg/ch4VEgef5TuV
EbLgOBiuHDl6fbm1Q/NGfENQ/Q+sfA0Wm8yPzllGbSJDbwRi6lH4YCGAyEZngPE+kt5U8fKxC8H4
LF9DNfFt68mtfSXgRKoTJTMBlQ3RB45qqW2p7efabkkzPfajDQZYo3Qz9222WJTpFUCvJ7q3VQra
oDI4tQbWRzUNX4Cqz6c6wNWhSJYr/JUACwrJuXECV4xNCPaJa4LlpXeqngwY/qYUSM39emCRzY+D
ttoVNmc4byj7cLP8hYZtyARJWB7rFlNxdyfFlKtkrJBTXEMiIcXLocERpJIk6yVIQ9jeoT4gWrwv
xkEKrBM+d3wSlBz7Z/N3XbWvreBZ2ezn4xjk3lg20Q4Lz8GPC+FyvSra94ohpgB0mSbFh5AizVz/
vtr9STnoOhPEDuiAgcEm/xFLKaDght5mRttLkM3XIwNZY6tZCoDV00UEE/H5OmwytgFd/E+zMllU
DteNWh1F5lxXaqCWcOYT6OsDwkxnPS+8s/alVlKBq000gWlzCL17CJ76joD7+FR5pRMMMkB52pwG
8xO4QI9VWgfZIQ3AgczjZ/tzKWGsTvvWLi7oN+V0Z8FyzhdzDOPXHWIipdFWtkEeNneK7wOjSE2F
Ji7MAkd+Up7t5FVffB8lFevVGRhbDsslNtoLs6gz8jCLS9qwb+Nh6huJUSvMW8yx358r/D3+uhay
d4NQdoG5xTWvJzVfNbA/abrA7txZWhZq1Oe9oxtdeZNuoYh0gISEr+Xhm5PS0cYCwszNnYxhTtT6
l5cQU1XzgrdOX6QQ0Z/voN72M/B1eoGaFPSvjHZKhJiuJe58pytpv9kWhhzmb8NtbbCtvBROA8eK
ERgXOK9n9bC0H7dKlAdfkUFEsXFNZZc0nWC9zxdDjUJ6vZWuPqwXedNG4MQ74+o8CIfV92OuDnvp
TpIgPwxTiGy8hqML6XIpfL3R8eqUO3NeArWxr37hIAVV/vuuktAa8zG5pm3z+80z3QlZ/ZKpKkCH
ZsXHmefpmtlRMkWcgMU1BKy8wnpXHDn1HJaGp9TUQHrIo88bhKA/fl1IascjIasR7uJ5R0I7mnKa
DGoVvB6cGMOVA35eQEG4yKFUPRHxhtdvfLx72i/Jqy2/OhO8CZ9hB4ynKydrHYf7WKgB8KZ3nzQT
hDsS8r0Tksim78t8fKP9JWLyMoVlTC5eumK+4rVEcu/+SbRBUbJXheiNRvHaOvoPmfR1RevxbStw
QoOEldfc/EWB/OUqvYiFncMUiwJeGm+eyaVKU6p7saxYsxxDxcmEbUNnAB42TQcZNWYblFnT9cX1
HUFfJUbJz9oAGmtfcHmzmVvxUq7oZRPmuxIB5UIQ1VrBx50nW6LKMH9m1bIIDRFvBPkXti+FyEvz
hhf2MPRoomFHWH2MdAqKos17RpQdcjPv2+/leLuuf/TU0OXDFnVMoF2+ntCl8HkxY2rDd3QKX5Kt
8ro/w3VKjaEorpOGzhxTDa7JmsirZO5tlWj4Q7WkKhLwZmkclraUW4Jq6JBv+1PqJsNsO1gd76Ki
SwxbxI8S23adMZ5kTK/Yy3dlFdGjrSvWy5ZY3nZDNY/slopyYYpoIYx+JNQ71ohyxYcKbZrIGbZN
qyfLAYfMqnXf/8aJOCd2gcJiJY4SdYl4xNMBDxSsM5wUTLEbZOAq6KAeCDVJHK0rPLEna9Xqgw25
BjDC+6k7QGRUYV9rnJgIYIXGOqt+m+i4blvzC2gInUzskvRteQwC5UrxsBQCr2bp/px3MDrB4jvL
y4XHDUyO087j2zzt+oOXqzY5ZiSNJAyR6+37cybwWgLpaxEgSt60bXj4waIhcXMJ3dhUdPkYTY9b
+16N5PZ7k4AOAeBeNcFA1TcSSM510svf6pOSfRvyUnrdFMqxJXzHuan+WzMJkAagEs0OZfE0zRWP
pjk5UTRu0u1DCEbfokPuIx69bcQlcoQbFZqeactW4cmZxsvPnKzcsKg3GWTAKY3yZDai8mZx+cK2
Vz2DRs/+xGVTeA69ge1kq3BObZfwgMeQYF62HBAN3hNFY1heCSPEqLOOrh39sGnHfEvkvcfnAQ92
kwpQk02aNF1i+AOBV3eDRwBi47YVhBecnTquTqTCODXLHfAvPubHZmlVDtMINdRmdR4usgcb3JbE
JHAt7H4PHb/c6zfI/NXvwSkvxFI0LHjL7sCB0Y2Kg+9Ut57iqEIOywvkQecqcfDT6o1omFVxeLfk
QKqENgWGRpn/DXc0U6vT+NZmoKH0xRv60fU7izYHmySpUmkL9OpGlNafntLT9NYrlYv5JZ5GXGCS
qxHbmWV4vHu5CO286o7FkIZfMdcQQ0Ze2wE7oAldyJjq8eyu0IFanNrT6fMSirUy6rc36GKy9VZr
AAC3trwAvZdOY4CCdYn3CXQ1rEjOUsW72uoLNpF43J5oB/B4AC20zT6AlwkeiDDfsqs+D1CdGBwq
0wl9CBxlBI24CcnGc1ij6Vq0Xptk+59MZVWdUbvjpp4gt5Rf4U9OmyRlh3eC7widee2uJXGCqMt3
d/oUjWSKblIjUJ/TYxTjaL0FynDU/5/0g7GG/rrZ5OGHQNFyJ/trhL5zjSOdLUYnUfpX5HIfuoJm
EoNurwJiEKhSnT+ouXdB9vHalFPZ06oQ1lSG4cTvaDZhZMSc5hKLFXitjXQ2A+8PvRThT6VdjyMG
226/FLIlJIs5rJMRc6ggIuhpyVshB/jL1YrWQkvy7mgPQ299KZgscav+lNyoti+e+Y1uZ0p5AO9S
19zfNntlXFog1GktPyxc0uegtPMHm2Pgbqie017Vbyz64JANemKRyu5+Xy/8sdsOphbp5xHW3ZG5
9bmtT1bSppNRkm/lVr+bl8ODdjkIIL1sGq0hRRx4g7bdHQ264PbjMSt4a0LpNyj3wtMPnsbGHgwt
U+tMg9EIm3hb/z8RVrm8A/gkDHM7jbUrZn6MvnedMTisK25id0fqA1PUjn37CxxTPZLcc9vOTtmN
IzNWADl2qeZjdCAQueyj9n7Z83jMqO9S0tpIrl9zZNlWRt2SwDVJvoAOINXu+bcT3B6hMjQq0BDb
zwdk38DaY33v/9NykqCErsIUD2h4GKtpLzS/YJ4l08nyXFQKrLXwN5tPDC3P6XDej39eUaJHILXR
y7Xik0JNnDvtC7MrXxiTTwfIBQ6JtDWQyk5D2XNEiILNR0YLoM9XLRiUnIzB3CjNOpIzPcdjKlXa
wnMCg3/swZvxZG5BMmWVtS0S9Q8RCUSPfzJBNRzZdwD2obTN1jmIHFcg3p/ESPckFVg69IFmZQzc
wwTw3bdtazA905khCMJCZfguNNaHQQkrkaUltTz0Vp6t/3K6wOBXTdbMn+PdGKn088VwwcbvQ94W
1FceHF+V6txTYVR2A2gFugaWAVnhWmbarniPgG+DXxOmK3jk6R8RUN04v8i7VNg4rzxX2Uq5iZOh
aLvypbKHV2d82R3wFZ5aVxy4dvHmlHS2R7TQ8e3QrunnoPUS8Mc0uUm1gdHHUBXp240YcI/L08ER
1XZj3bnR5ca3zdBlH0C/4bAPRs0Zqzif9pgUXSr9GQ9OCfnmpooMXiGhVMB+1gMrzv43rZ+eel0X
Epk7NeN7mVa21f7J4TbmJ/RUx46vhEoJygmiJDuza48jsZpNVyuqzmg35hj2VgNG5QHyRJi+/MAU
haGdQPgHTcsovqN9Cypg/ci54vn7o+8NiKJkZDpI2uJ88d0xFIz+wVPsT5/eboNleq19sWEIoj86
yKijajGBY8qH39Tt63FVV1e5+yMWok7knER+fsveCE706LVXEFHJsifDe9zCJZGS6Uy78//Zf4Jc
YiawN7hPSq71AI0GPvoLr1Ku8QDDHt6KwMe1kLQkdrV7Ca/JGWO21JIw1vSmFE9G1cH0LdvuO2zu
P42rFU1IzoGRSS0EUfOShZbAfEFXOxQ4Zh45jlP9asDMt0ixMG7MSYtqfuuBE+4j3D5P7RdzEcsM
ElLh55XPodEAD5ojcTKsAUXqFGCbWCXL3LdSV9HaJrGvY4mzUQyhjWBgQ0AT/fB/NpXwMp8sSTvS
D5Ft4OkTt6PpRqvP+ECe9XGPz3sj3yLp02aMENacYj2pccbWkRFMHIA7amJlCrm1gVqqFSt7v0r5
61SXpuzB4tsc1m9lx0focLhpL4E17yoMD6nPoqOKicz0S1+BZAgwAkq8ZzcbIUt1xD6g+wyNkcsB
I9MSZoWiXf4cHS1Yri9piGQEECFFycvxLFiiYYEflgQcagWlnILP2N9iG2wzRMRQZkWzLcfWNES0
6aIALexFt+sRzjc3rkqCEuZud16bAUTtSIml9MV2kVR+35A0HEC+R5tsl3KCT1o/fuGHK9GGr1/T
xpqiDHOvRZja1hS5D/KwTwmaUkQGzfMEBn6QiGyirLbnSVevv4hNrvDonkUErfCGPnZLsrkzz+Zg
KvrhdM1uytQ+hSM8J7GR50d/gACwnTFWCHID4E3rWLe00c8j7K/qfkDLg//m69rjVA8Zn/MsdMmS
O/f+nUSStcFUilvZASBflHBbK+dnbej+vZor6qHnjw2P6VnIHD5zq/8KDZr0FdphzcaHzhpJxTz1
5hG9MKWR3njSOCuXsp8/WjQB99h5xUd5b4mH7m62CDkz55sizVnQ+m2VlucjIkpyjTwmywghYrrk
wre16bDeJZBhQQV8ClHncxjO8P/wFODl6uEn6d4yaYJose9dEY+k3sNClSBTT+ZkHH9d9pynMeHj
gdsa4CzWU3YEyiYFGBjaAvH/cwXQAmB+MtBJdU+44xJ5L7wTkiGJ1KRZ8TqR2fCvQTJLilULt/3G
1FOR9LUNUaArhmhHamBgDIf47ypnV5KTd94pZ37WQ42ml5rChvUYt4dwGyKEo8YxlONxcrygv7tF
I8bODmj3/ttYUBvyxk660ZGWRjDq+iGVXkMsCeTj9g83U+5Oju1I+LGpTumnSeyYAeP/pR1fb8UH
Akg/jWUy6rDeAuLkfQsaFCgNr+0Nasy8u66cNXUERHcWnLtkRJDfec6fJBaUOrTAkluJYAEM6B9t
nQXaShvRoMJvbre4BzHKYKdkvGOgAZRpj/d3IVrIRrQTSX24LXcL/oueUSViF1TNdDUcn/npQ3dN
0OQrUOnyp0FH3ND4HHECFic/nRg0O2G4O8NRIjCVLlYpTRYU+iYLx7R95Z7XWY5swL4OLYkHVb5w
5WN5CBgXI7LzaF4ASqDjmxQRcE9XGBuIc8ZEpKeo0LIEYTiDATEN2NESIuIAUF0WXRaA0bvDXdyb
7vWWHYAqA1gqmXal8ChIVvCMDZyhPX1iPcUcrRT/GF0UfuhhMc3bNaL6kn0hQ5dzl6vdI6Ad6Att
2lqz3+K4Do700TKpptlVa/E+aCQlX3kKVeHnK1jPBiP1QsN8vjky7ZUtGT8/NTQIvECiUomBGoaw
VegT5Js6wekV0PdYgwh//rpYhhvTEOXD4ew5wnSz10bRs6ZJA+/6n9ZKakCsRhwVEPK+8sAj1QhQ
yfvTLU9jqlL6/jFAGAA+NLtMP5pufNQxnch/EXblBRI4p1QrTSzP0XwXw1IE4mpDQs7vJuVWxoO2
AentE4JTr5OLi8g0PqihUdBgHZhZwJXi0JAgi+TxY50Q8x8yOaxxFEwi+x9CMTGx1AKrk4fDe8qI
S2A13PRyjhX4N7xh6ngS0+pjHQRztVS75pE20VUYKCT1SCO1wid6cBAM5S5vOozAOLqlDviNzbHg
1vXBwEZE5eoADOjiCC1R8gs+U5PKBOlZrq6MqHnH8/N91MCJaSsefLpGHIsksxzc4TjYRw0A8iQA
Eu1x+GMPGFflUAhms/ivQ7RsSqOdJ7NgNVZGzIOsXInNqxrj2vBkSU69J6fhSgTmpYcW9b+LoIs8
UiE7uLmoiOB3/8GeX5+UKqvU1+PD4c4G3n7U9OnzxmUoF5pAQe+Z0Xhn9YWitvt3lw0UbIOYeRz/
CGB5zdQHiHTbsjrB5yResOYLlyCdY1NNEof+cMf+fOrs3dBR+QdLPQrPapWw/zs/66F9OdAm608Y
t4x7uIetPd8P153qdeXC4O99OufCH/ZLeYCU2vfkjSe1ZioBgKW2nGwBr7gYndm9yAYkVrOI9wTm
7dTwQdU8FI0eZPu0TOzLLtT41gH3GQfnO/3bD6w1LRt2UxHzkTDxCbNVf0ZOq023ZKp82QOUwSn8
5QtC67bZeW33uDtj4Z4UJrUDAxtF5rZp05gMo01MmbPYNFgeju7fS4h2a9pwlhephzug3eqcd5/F
0H/3UaLbn0WKS83mbt5v63mO6mpyW0b4YG3V6nVNgwJLfgE6qeOKwS/V3WVkVowvkpHr06PjvW1e
uMS9GmDOjOQWY5V8mAgdvwos5u8+uSCxHlhkm5BHIs0LXRWbt4jScuP8zaeM+4j48Vmnc6eWTmR3
DnM1eR0nKMurOGd90UWxiCMnQKa0U6dH7e1sFj1xG3K+oQNJBy2VhEpu4XogykQud++bFP5bcl9n
idkA4oTeYYYwRThi3JL7yhpcHcMDDH+WygD+VxpJ6YhFzp2stuaBOZ/eHXUkEs5Ll0FE7jm9Xhe3
vftDI/qCJfdg5zOp6yL4ZSwFbrErLVu6i6SbNpuAtpWYumnU93jgybEHysAHRUNn8RcwiqvoWqU/
mzqU9tUW9341HKgoeCoqn/gvxib1cOjx8JcKUl1sVjCp29nPJ9JqYBO/WJ4Gql4eex2jSSUXpz5b
9E4F/zmPdhIgQjlWhip1GHI5oRJAsOjcHTNR2QA51hbgpQeSbtXY8tFAmDfTHvZSfPMHlSvsulWM
iP6LMPLrzmyGSBihOiC5jdopogADPDVFzEVYxYlmywrAqU4v6bw5f7bwOk1XQ3FVli6EEhzUoxuT
a5dyvxQLcawF1FKKXMY/5/H67/piB/itD2rbcg5GJ94xzM/2VRAZwZ51khYM9oRjT/m+DCSmcbqB
v3DrtgwoTN5PqbXP37ZtHMTVBrgaxGWTVK4KfxosWfCrt5AwBw3zEYYL7uvUGnIrlW60+5sHiDLN
NlHWimDAUffIom8bTzYiL1S3HXVZRT9jBX9QdGVJaA//8/3K0DP/lL0WoAIJDZL8kLkCQt0fd/2A
dREKfif6w30wjbykpgR0Cya2naoZfFnZ/pgO9rOqK/Fv8zOEx4WlQ7xlhIbjB7MXDwCnYrjnZtC1
A3GxPKXi2r3HYzuqE6suKmzte2Ha++Q2ob018M9sb/6zmkOn3hPikQaTm5oP9WH+tR2lVA/uuA5h
M+EgT+sucOm+uSSDTXRctVC4K4aWUFVCKZI7ms5YBdZfS8vfqZwoWj8GO4cy/+94KZNs+PuzNxzH
srJJMUt7WIGpQAUi1IR2o0CYWG208C/wJXiOT9sGBXv0wyF80DLQCJmOsIhHWAFIfZUhE7nKjq4/
0Oa2HQ5FLGfHkY8NqqPN5OCJGFo/V7I08rD9WvuKhTFYxWDL+wYWE1hqlFPWq//ElAHa4++lTuji
trwMBJQpCXaQoev8/JBEY4PfJdTVha4poVqM3DTkJ1loMXAHJzwnTBQGPFp2zOnVdi9Rq1xEPpkt
nU7UFXtEFKYj9JfsU9CJsLTA7hxT8KdixXkX+i9P51ZjY9Mts9+5W6ColWyLvapLGRGDjx+tMvkl
/ksqo+sAuV+XcqyRp6wGNI07AgQKHKqEUFj1EALowqJxA2eVDLVEx5BrIdtfhs2bK0QFxQHV+kcK
IaT7MVyX8UmsMCXEtTd48TwJfxT2MxPSUqEIIO6CITAVOdpXJecCGgbRcupi0aXkIxQUidPrigjM
POlKHuC3eecglWrJ8oZD43BG2azI1AxRqHO0kKghp7hUfDDURgkWN0NKztdCghzolcwX5vo56QES
RtEcVmCrK2eoLBC1RaebaoTkA+lLkBiZoroXUXJ8ynxmoeepapM+4QNoEPllrTghB1IZfkKD+WD5
EcdWBoBEvbunEcbLjODO1ZCRmWhnw3IxbvuF+a8B5Q+5L8+yChDuRuud0yI82rBNhhtwAWBNO8v0
TTN6PsNrhMyRn0eYO/HQAbdyYzO+D3RAa8VH6cab7Xv+S5tD+0orjx/3MVXZ5nbqUZPNdq1jZTfC
bHvsXxNZu0HJjxJH5w/eOXwFbZ9L97xkhXNSq9H6VZx7GMAUUeZVZ4Ri6+wiv0oQv2bitcxhqpsv
0PMKEgIu8VADVCYcpum/xUapDRrZTvNpUaVmnSIcNdXSpsNvOQjOOl0VmBqhxse2V8JHIlCAPoCk
n4OxbUZsJJx7SjYbpSQWLRGv5LxvG+6Bft82npeCZf784IOo6BiMHSVg2u/lHvmDZn82X1FJMJvl
RYeGSbR5MSw5EZe9UBkL+UyqnwHzBtYAO2XmY1RA+nWLEPX3Jgi2GlLz8G0IGojMNEnm0auM5p3G
9dhX4OJZclYMnx2NEAi+renBhK87Gj2Q1YlZrK4Gg8KBrPKCxtfEAml8RuHh5TMbNd3ThAP5G5zQ
ytKVX2m4jfzneZoQzhOH1n0/1m19EQgu1tVk05P9AawwZfQy/jf/jMqZ1mhVTJcbcMUgT7sDjP3p
m7QODqRDKrqVBDliKRCcG6lVJxc3ITl+dWoa/SA/AfGOWvd+FlF1pXox4XRN7bmL2LQTEaslYkUo
z56AHXf1o1+D+aalOWI+KrquxmixaXx/R1xXu3QFcWFmN7EypIz5uJktj0OuQLbMpJ0Lf+VoEgPj
V4yKGwRE8YvsWsaafkEa6zFr7jpZnsJ0epKw5Ho+Vcj1k1PtvkGEJb/nhx+OafY2P6XSmhkL60l+
uD1e+rRzxFhBMaRl0f385m+mFzfqRc6/LmAo/NXzI/SYNu3r/DcT/Kj4qIby29Ax17rtgtnu/PNK
mpoC0NM2CQDgg3IP6xMV55q+L3JGEL+4FWBSyeM/XyFkDJYTbJKyNbOWKWSfxwFxeuvBJh/Zdv79
fQ9gyZHVNX5B0Sqxpt/XlDz2eFYWcvY/neSNmhkvOHAXNf5w+9Wmb3xi33gLDz1op31Aps7r7NTC
AbXLKL8H3eXeR5B3wvwt3mtchOjAN+1oAvVCGfzf+XZRnYdBOK3MVDrLUUHE92GTaZKVa/uF1ssL
VCieHkyGdNJtJWhQ4YKLMboMnq4f4fwSzys2w75wO1tYVEdvJ/SBX4I5EkzfqlHBY6bWLFgUmWKX
67XYpecaRFaqM8dqE3Ovi6EJjJOZscDWbZIn9tYIxYUVdhAeXG0EiLhhNiQNk2MVupw8wVa4aFow
4uQUJEYpEirIpuiFaMgsT9fjRUDDOOHHVuz2YP2zGllz8rj9cLgKx4lDYVX2BbiXHkVPTjibn8n6
TTUMgTHjtsswFrZGZwuBOvV0gLjVNqHhlNN52W5mbfrsAvf8sTRZozjMAugEkrZ6NC1Ydl8KeoJX
2BeE/SUCh/ymrOQnyDIKzU0MoRiTKf0cjlmxor/9F6IPLwAM5xrUqVN1mJTCfGnvYXRTUjIyfSas
/gJXCAAV99a8rYLvLZLEY7n61s5x6M7Yx1vsjXkFepxmyu7PTp0TvPoS6Aq89mNkveH19M6CWQIw
IzZfNgQ29RqHEvNmc4DRpi61e9k6fR9hJDyCoN9PY7/CEBvt1YazljNVn+Y+W0KITaRA1+NzYsxy
jlUcTDzEs8W+mjeI4tuk0BMG7I127/miKU10kMBFgabM0XwaiyD0UpznYl4Dlk+SqhrKPywRNYI5
6WWKwe/vznjwps0HdG9Rr+w4yVnfsMYky+dkcJrOo9fqrIH8Z3SjdUkaFJHAU0IG6l+bSwK7y9kT
Jxr8P7wHNAp6WlgY42WvYgSFEcwbfxlFLmRLw/q3hcxawavSrdBk9TTABuBNyMQhTeDgPNtcQdct
0ps2mZjG3vgrHRzZLagbkR3GVjc2IxWlj4+wTOAMpxX0TUdAy6MpbbgZYnzXlSvtPNqa7V1U8DM6
v2x3B7BDoH8Z8q6hx2hLcwT1SUIPRExQzIeip75uItpvQSc2M/yAHhdGe9X6DFMU0icXSpu2VFvY
JjIoksUz+6byTqJn2nk/aQJpKfo8sVrzIFES/1B4qIbJSIEHPzLMkELQP4r1yIwBCT7n9C2EXzTD
vRs3ww+Nadi+UIlewvaML4lo8cic4R79nikK1bFSFFUrUt3Cd1GIMrEYtA8h7jXW9zOP9vq1V6a5
JDngNzezvdNmThtykkYzgKqqDdYRhpoNa/NgI405e+wHkjNRfV/MxnEZmiCrRYGq/te3t2p4lr46
rqNIG7XzTQ/po97QS223EqnCuFbVYnPuPxNGyu3UzRZ0eSlgQz42FeM0LmoVu+Zn8ofjFeWrgrtm
vIMPF/r21AdgHKp2k3OF3FYQTodCB/Fdw4iMU7X6sqmEKQbVPbQoBy0jIhJZb776n75a4SSduFLR
wI4kzS0wCwLNHmMibzFbXxGQmyAN8GCTUx3rtvDDfEWmG7AunWerUMSDN5wI8vSyIDvXNBziYzWV
oWyzh3ebQ6rJCgc97L1sm/XWl8Ifgeft/Nvv9RaVmNyhCfDKa1uAZjWasBe3kzIrEBYJfLhdTdpv
JDCiF9XGn/jb//QL7lI4LVvK8cn1eh5LddtrFLtfTcpKlLVSQAaERN9yrJ/P5o5WTZcMJETGo1DF
BHYtTxwNMdEj767gE4Dd7KEeNA+jpUES7muUgh9uxwfyKCzTh8EBOomtABJJ44/h+cNXzCxq0NMq
SVZphx5TO2RO+s7QbCOZEfCi9qQMxxpVeoH18bzNHvXx9GjRqhtUYVSTc6Zmj6ZMGXmVAoDcfH8J
qwDyN3+HrNL2ukkTQ0jzRLjNNb1NB7qEkm/oLpdsRIkK4K85A18P9Lpfa4KmyWdRKoVmmXIIi4Mo
5EQWXeV5h866YvZwodEhJ0h2zq/i6t0p0mqA1MqfSZLIC5vm6I/rYHKVk0JlLPgFDpReRaaHsnV3
PgUTAtJlrZY4V3j7YR98nskb7xurinlg8OxoaUexK4GSGE0SW3ozX+sctzL0p4/rZoXdaa2MzqOh
xpFVNNR6n6huyNcD+QO32M8gdHv7l1rePhXapm9gP2nIajNt4TDqGc5jy84zlGMvUUKG4tj9ecjL
v6FNsBsUpzCfDFL/SrTegfdUZKcNtcrleY1sqhp18mM0MsfKb1TTIeVOYRhBpuLlbVTpsedSOCUS
Xr0z+hMjc2V6ebkqm+XLnFzZ7aV3w0zQFtOQ9t7E3ojW4zSXskNh0Zaf4NHV6YaDCEObKpjNj6II
IkdqVp7iwVyF2/TrQO98lKaC8dCZr2jkTWM9k0RS+dLfXku4VlD2VVVRhefdevXu3sbJ5mtRy1MK
G1OB5KtffcQevNODicmIQCQBspYSV7yYkYo90YMbAPfWy/XwLnrPBPJy3ZX0v80PQBLT81HkgGCd
Akd0gpol6FxsuuXo2Wvj+B6r+J/q3cs602AuYRtKHH6dNNiMhqF7LvUK35n3S/2YG7TpZkK47d8q
Tuzf7Hm2ydSydUcA7iKJa57+fHTmFSRF08Tb692xZ9pEzzKEI0yJ3krZ3xfBfkU3CvWH4XywIN57
vfj0huD6D9Zn7cqXV9Cl2miyMTqVSxrlbNbrnnTrXxmsFIidiLQawxoWhut+n4ubofUCR+7CfpTs
Ac94mgyTSG89yiUZccLA7mck+dQU1K8MVnX6c8aenzSHzwphcS7Cr67BfTdt3WQr/jZRSjzNfxcs
qXmkksGKq4AVNw6MDpGGgR4Ukf1yvIxJFzkipUjYtPCK8ndWcI1nno6KFkj9gZMqEKuH4C4CqAe5
QLuk5fisRkejBEx8j6bWdVBbNALLzfmeSgnXcQnn1rlvXn+ze45/fZ40Ru5ztZjs/Ob/g6v72sKu
p8aCWhL9wgskQtHTYxXrn1Tft3TccNgykc1BWgZ2wBnSMfNbhd7tywE+6PFR04eq6rLKKhsNg/Ax
duAtgkEXcIiX77OhBcbzISlpXIZlABpkYL2iJOJLavtPO2o2Zl0YqGOBESsnIHajj34HSAZrA1iW
shJUQjJzXP6EmhOrQUZyiarPi6WrV17oOQ+doxNtuOURN9x453yyM7mq3oqXCfN13kshVgZSZyNE
S0D55V/bpj0zjCSq/yWQIh2IJpiqSSO6K6HzU+/h8h5q/YGprCsXeTscWElwlU0SSVkSBDiE7RBS
Km3J78kCY7H5bc5gcUxpecMuRqu0EmgfOlM1Vexe4UkgZjlcVBXmYjWsp4ktCD32LlUfYGroUDjk
bXhzMSebAT0M8FRlUM7u3vFJvysji3YIvf2xqZZn+ZjtgjLeVWbPYc2OioYI13o9ii4H54CBdAmK
I013FHijslEQX7/IAippw53KOVWw9RipPAAmZ68OssfDGkbJo/JCeCNYhjQrqfZd67Dbe/spS8sD
LLYrIOqB5zQylS7NcMIXdEJa6iqnwPvQzVhN3MlCzIrrzmI4V8e/trhwARFmR4E5EIX54rXyAnk3
J69gf+sxjOY4m2e5ONgLx9hs/P3HvNI1cVmlWmVdK3w1aaGd3keAIbGImKpkW4b7tqKf9eqEpxaq
A0QPMjGpOBAsvwfuvb6vwomaAXh91bKvvFx2VE1eemCqEuGe2qH+HurkPoRUNO495e4KOyjALzOG
3AjXbai8kOP+EukzXbyjDL7hAs8S09n5c1sE6ox2CHkL2nBTOocNEJZB45ZMQEIYX8OL8N8Lb3CU
yTGFfTsUK39Rk0SsBGc78KNnlQ2a0l1Rx1IDDrJm62f7IVD6fyZnIUvG3pDReL/1FxbjcFdQ5sJt
NlqixecHD8EYf7zx1dYKfcRZHV+Jjew1MMgX5ro7LdC5bANGIAS2wrqz9FyKnZOVgw3drafwrziV
WjufeexlHgNParAYthj9ZfH2NkbDjDtUle46D7GX/gjB6ltMXTBPyHx/8P0aPuQzZYjOEG86KzOd
pCUsh/rGJy8UvMO3feYD29mRoMRCeDLJB1kK0iW6AlsEeO/gSt3mezTgEPMrGp7mG2UnbWesdutp
rnTlit9r+VObqijkjzi7oInZYRYrpwEPJRtyaLZP9srjF+hu/gDScI6LjNGT01B6VyV4TwV9zgM+
JfxtEmdQQq29BK+7NqRAKszrZFUnNGeWYjBjifdSMdIIcIY/AqQ4uBIVQddM0AOqnDAgGrOIIUXY
iJxXna7na/GjJgXPs12AbLP8k3D+Y+bKjmpnX4yqI7V5TDkpEZTef5FjIaGmJshNa/zmDc4r/MJ9
kb+IEVq2pE3Xfc+FJQQLkXDUYRJ5ZvVaQmJhiaiKGrbZBxWi66aWCV1QwfOkO2w6XdMDtOSelHus
iQ4MNi5PenwvTsiGJ+t9M5K92b+66swB3Aq6F+WiV2a+JjQx15opW+VRoTR10yOMHc3RNHeUOKLf
vj8NQPk8DFiFjcfZjbKXJGmaIaU9g0ExCWaz286/GWI/cZNPo0yq0hupxyT0YMZ9zZrH4ZNkvi/G
vMGc6765p2S9+ykRGZLaI6DdPcXoR/1vQ+WRDCjbnNmZxsDgx88jDJ/QqSG/stuqhRTG91bfMjzN
EqRgkzT9LSwdaRgjWJrbQaYrdQ8N99sBVDvEIEiik6yugV/IiPbokqRYgnKodHtm7QvhYYxjj1Fn
MbWSgVfpkM5z4BUQ3OsmGJS33xRyjmnwLbaDtV5m8tlCPrBXT/5M6fs4FbSKPQdHwdrs/fslbtiy
SuEuC/C2+uUH/Y4BKSwFzmFum3BD9fvj2nLs0XonXBrR/Epph/DuxImgVJ5imwC68UL+gppZ2bOM
Q6mhcPVf2sKCoM9lZWoC2/u2DWnewVxm90HvKZoUZDRFzzGxTzqcKgJTyjlEJQxDIrtHdMp9jjwz
gznKikzZE+ZVByEW+RLfnrb/2TSo8EkmciiPPooPewH9CMdv2WIRBzymuGXaxFTqOyBaCNi+lQ0d
UtU34RnOvFSaryzW/EA7BFe1dA7sLhlNy9aCmGrM9Z0/+k0ZzX3K8Yxn6zCBLN8O/87ZOQybHUha
OxqNiv7zxeoffjB8+OAM9nxE0W1XSJPeMZa+o4nQcAgiGRXcdsgu8GozZ5GN7I2fBZzKL66CYq1i
lruQMFJW/pZ+W1WOSVNAPC3a69436kX6Yh7rBQmTN91Ixu8rD4nlFrlhQXTAE++kw+5O22AldJzT
kzYxQmA41OEm73DgcBcIl6TVPIqRrLdXD2p5ZRGPE2rj7H/eUxWChjkdLwOY+5OQdkae5UNnBFqQ
Ow+T9DbsHBxjE8E9K340+sBEEbjZvQ+Q885EaPJ+K+OtiDzQIWJ/kPvpc/TP0hOPhqmnK6iusSX5
byE7ojOCDGTEtMY+dsdZQwb6kHHi5dTAufmdT9Uzsk38KGGa1z+xzD+xwcOd/d/E71FmHB9HD5El
G1gpNGNy3Akdc1MAP1bW9VqU87WoAQHHItUgcR5VFyT2jZAi6sPDY2dC0/BdDebk5iUNDv27KoYc
1iwTauSjvOGtOjicqIM/x48IaR8FwMncqIPZ9f6oIPbvhYvdaTH3o54k25NNFOuyLsFoNuTFMnn6
nLg4vi7DS+OqjlLk0jqjH1bkWX85Zn8H4nyYgACUOQZMV6gSFj/2SqYiGaGm8gAQoLSE91+xlPoV
QqMthews6BxK0gmrgwD5M44GQqlwUGEEWFoeTlIlJezaQUItHloCZNdGfQCm1NmlmVkHBj03P3ez
M9OH+BEuQlp7CSUqrlY8D1PDA0NAu0pW05yv2RqD7RedxmcIHkepX19vBg8nZcKYlzlFtTeZTYQ7
v6haMb5SlRDLbmQdRxQfxA4I5otJpQhYv+BL26eM985YeDjP49WlB93ihUn1fi2XDMEAjw/ClIlN
fKDHU8vgZZzpknVPyutTCTUHm2OPWrVRrEcBdVLGxLfGFv+Us+UL9ey4pzh0DLm4fcrAHARoKaXM
9iEQPYRmTZ+4zsRfVn8SCc0yZxIryTDkgN9Q/h46t9ukurMSu6ic/+qP8yd5f236NihYa/F7+kdi
Z7XnM7JmupLwbsk5cqFtgLlX+/4Bl3XzfmaAmDUiwwAyNohaoOazG4Yq0KChnbXCouIOFq8RcZP+
bXf4AoXZZJzUBUwLnCgd8mL40wEfxo2Xlrec4an6Yl5C6tjXkIxEgyl1lmu1+qDQYoInYZ/qJF2g
Wx7ROO4ItZikRDMYLyYvC9RxCBwaKB6dXg1CfGgqHQrK6TxzAqW9wgrcC0gWSmJpmjjyoBOlhBHA
WUWcjngfLs+nbMO6OeKNZe0U6yiekxmTxhjyhg0PxzlZqrQxxAXkw9zT8Tz2WQPXxQ7kjUDjiF5m
M8tLnCHjpABQcXRk7LeF8+QujVrLdBCKKvqRE/nOqlZuDWTsjkgcD0Sy2DQfreZJ66W+le1E5CaY
nSKx8UEePf2V2C42GLDrGXT6MWCRxA0i6nGrhGzOfLKHu6CBG3wZpBt2VDH4xESEMAkti/IdfySG
Ku9ge9L/jNMZcp1YBWK9NO3kndAWasGYvKviL18eHQuh0jC+gnBeYEeRqdh5NxMCmlWOZBtPTFi6
2+eGCmJNHp6YhPotT1tNmG3i34vjgtsm7ROUyyXElQYVDiUtpw64vwYl9/7VJWC7vGqM/6ryRxaw
RtOyLy23q7Ft74XgfIa1qrFt1TmMdZL6B5UYfuXuaHITQiC93Ijp/fHeEo/zziWiFsfs2nqTyVgK
yEak6ClEmtGrI4fP4/Fx07k/EF9MnmQAWsbdFn9HLJcSQyBXr+MXf+TcPyn7eLwF0BAyCD44QvMU
Ypa/NgcuTLVYw75gM1VEhoES2SVTlPSaY6SO2JaDwd52OIUWlNI0BUowy+5X06dnlv53TrFekfnJ
XwJJ5axugvVSikRa5kCSwFDkDVwHmAd/p3+Kc2X6gZSdXkhY4J2+FwF4+XHey/T58jxbZPFvLBPd
vtIM0Lmt/yo98GTFZx3Jqw1uWqceesse4A12oDqP1wLZxitfY+430o65Cr7yxflMdj3dbSrYNj2l
l3K49DudvuY4tO2bAsJFTyYD4z370OrKW/CJ6GQQxU29oTfY44/cdRjc1I6TA8qd3zb9v+38AOP4
tSiMH/FdvPbB4B2wkXE8vmMkFwZRU9n9TWSttdG0cvM8LcW/P5Y+kkKjek6oPmJsppkQ4b7V+qE6
brMVgEwow4kxl7NrTyQj+vnx4hvW9P/LiYqFvI6LYpOHIaPAjeuOjJKQ+5CtRWahXRbQTymzPeRt
qEBkTFB3v7qsz3PepE1KHrO7EYoOmC0mnKo5zn6E2Z1I5pqLMOFWvGstlkZquRIu7Ea+WonobWBk
2HLtG3Y3iiX0ogpiQJ97eSEnq20FMmVlky+iCMjD/5UsTMI5KhA09uOyG8m9ExUFfDjAtz0JUirT
z1kvfRJQnf88J1Qu+9Kl/dNjkO4NWzNnk9ESodQnHK/yS0RlXiX/j5rFBlCMv1Fn1kTJzYnta03D
rrmzc+JBQ8+dS9fojHxDcImQzr4O/TBxXbg7p7u1RWY1rHi7wnMV+pjz5DWXkNw7o6eIHrm0AWEy
v+/js1NVTZTMm+DF3GPv/ZfOSHOedqNKAPlgbfaiaDo9123qjpIw19DVFaw6ddImnAM6OV2q7k8a
7g2x1BW3/2PGRVRRVkFY+qot0oh4/eGHJlYz7GJf9vyk67elOA8E4RxN8yYk4dpBXD8ptQZngdWr
HvuevaBgmzhx/XATZ+KOW14USQKy4A7B6foD83IsALXdDAct7Xc0FTWsI6fT4F4DG785zocxrJA2
hnPPS48lshqQOk3uj5QXn0pCCdFpCIB/FTVXv59+CqicCia3eDFkfNpw1iDx3H7HUkmVfTb2lOtR
4Aywy5YVovAAzk13Koak4i8+cVwp6SCUzR6/sALQr27JiMp24h8+XL3o6fIbvf60O+kprLMSvVAb
9pZP+PiU+eCtFSsnp+ihefFaou8zFahU1oQPNyMfIloJQvzz4QeZaadYCuFWTEEpN4zVGaQJc3IE
+rlm7B4PhMdoSEreByQyBpIJfAaHif+IfzwYh8LXsi4J6gWwUVTSdO3LzzOqyzMDNZ3qypsfIPP5
nIZykKfxz4OGomm2C0AyCO+KfBb5OpUGww8aGcU0Sy44jA8YMGNX5uJ+IaD+cCw682xmf9x74E1x
6fpsvTGDeUTWH6j6AC+W4ctWXlVGjfft2Mfrl92DxpYtpu+LGnuTOK3ZyIcYItEbWenPCvMZdO47
PWC9cymE+VWfF7IlU61p7pcm/xCO28vKMVMmKbdrs6Qb65IERGHKk6h7iUR/SfrKNMaGdPxuOK9W
3Nd9lv/xoPsR02lQEF57ozFCGsWmqG4DCg++dpF2xXiLjjvi/K8L2mRPnHnBb4f6ZW8LOGZbIX+B
lKBa/KQyTMLGRoG25GFDUNjc8NE+F2cuIl3DzcTG464SVYt0Xi5dfsdh0B+cHWlQFteWpolxMPbM
3eBeA/NwT1KOJhS8EFWrEVEaGZZMcp6kDekXEjVI3mhvmQofNLWwgP6yYs6KB2xvh+UtfNyP6Sq9
pJRS4vGWIhgw1wsxOi71kknB4KQESjRTKf7nGhX7CATDZ1siO6Ulg/GV5YjY1mg6OpGT+DsEVrMH
O1pTPbFtfuMyQqWj+MaXTSxRDgI0mwJf8EyI/zb0WUfiud23UKNLjxq9r+wkYLENDS/HAYdq+Owy
WUDojHGFJWk1SSmfU+DpmZcVQg1FcU+I3PctPaONs7O/X/uz3BW7X1PCkuUawxtWGM8KTjO+Spou
8j0exJo19QW/oeUCUgQuNTXrmJl55Tvs2GnAN8BUsDzLtlhpCwijPuTp99+0w9QJfg4xjNXYQQMf
gCrCFHXguATDBVq1HpKiZuCizOZaUAes9G9t3WIm7jpglYV3pbbgXAHBUAFPHw1VqM2FT9Jt7Odb
uaYv+JBYkjCTSIrDiAUe08vKgnAMOVhWzEMlyspLCxNq6npgBp8yhiZr1/Erai2te9h8Yc9u2p0E
c39yXGg3JwRo0wZKH3z9IGKm1WJ8Sk7h9JAuYAFbdMzcQC/f3u7nqiRfW99T6AYv6j6s8Zzsww3N
U+r6KIdaBRcQfgboXknwlnDZp6ds5bbnullXJFmbvzJQ2NMpi7sQdImoJ5j0XNjdkl4ayu+sUDFq
3A7Yk4ZdmbWC42fzzAqhudR9c2Dv3V/vvHmepLKfBJXL35fzTrq12foIQ+SCvaiaLRGBwxG/GlDq
03j5zgQag0bdeThJ95YP7NB0YVTmc8W3lwaZferPXoxJMEeWXu2uAcAhYFd5EzdiwawwrmzVpnmp
ivWFmmsPfRF/AyYnNBsl4WJ+C3/AUvbKfM/CJNH/CK7GK0fIFkGwMUfj8gFMBlSKR7VqlGhava5P
zH1urAyJxL0aDOTN7oORKM/NofacwxOif43gza6QMoJv9E7Zquz8j9l7kwDVyQsfmQbWGcd5s1+3
d+3pebKJ2ue4d1m1es77CNnhrtSWQGQQrQv8duo+bXKHzm0xF6dwypqG1YTmMN/aRhwr1dGFmMRK
i3K/97LiuofgHEOm9utF3opQhdZ78lKW9N06DGXSAH331N+GuA6Sec0yRhxchTGlniFN+g8k7Kix
7LB7dEp+8RmqZIH8yKWjP+u/QIXbA3Ou60j+8ejSEU2jtAlV3VoYCoHOCpMnP9KEhvvVL3mS0Ffe
fXE3ef+al5ugzNsyBwcko4nPxnWUoSYQSfgrFr91AiEZKWP/akQT+dqDH2upUUpjvJDNpqVNJY9E
pF0t4EnVPfymg6X0cWsfcCGuy+VV+HTvoJLo6PJEWMGT93sq2DJ3K1WaqC6y7ZZnp9IEyi03YgPI
w+G7nhqx8sjosxABXXdYwN2m77v1tySl/xhh+v/n34MNuWTwIRIKDzDgqM3obiDu2xvEE6iibeid
I8KgcYRqf6iA8V0LSgXHNaaKPMhz5/7iobp089B+0DuMhfqfNJSFCs2u/GwiQeOQBUK7cjOQhSjb
mytPb4SE8Dl1eweyYanSdLETtKo3EKqJcYHqiIZ19dBYFeEwNMvArePpXi7i3YZPuLzVlNYOznxw
7KXPgHBUeAqDh7n77DcbYGGwXun61FrHH8UPuHw8uQevGhjZg7aCs6ETC7RAu+6nltXNwWIkaP3u
zd7ZbRgeoCB8HhX410Z4i545m5lZwGRrXt4josp8jJ58v/SqQxEteR8YsDv2PgNhwzp0bIiv0qEB
1bMm4RpXLNgom7Q3N26AEu6iP0IprmEZEmfU9WXZEpFITQz5lxD9vVmWhKQ0C5DGUDQjajeuQBgV
gAitXcSP2P2TKHNt9CHw/OE7CQ5W58ej0Lfwm0p8Inx36WNBCXAlH6t5fjarInlq3mPJA8QjNF2G
u/8+/8DvZ6dLK253kyfCCK6Z6PkDYgCgEDbnRBfAWIrW3kjWHp1r9ufiNyLu7FOhEmo8visVTcGj
tFkevkBf7k/N4+x/nhYqezAzLo2tGQjJKdlI8qMWRzV42jO93d7bwp4pxHtf4JTYLkPioCYj+96i
WYbqCKcym9OYxinVU4bKejc57+ziw7WWrGzrIwsg5BcxchZSMdynN6wi1jNyKv7on2fQ5nGa2Cu4
va6rleZTMoVQaaG1m1KMqXK6GSI29lWbTu9LB5gU9j/z2vwSWVTu7qWGm9NGTbtSTr6A5s8mde7f
lUZ+DCrXxhZkZV1p4r7q//amKF81gZLsGkkF+SFWDG+cJTGgoXx44ucx2k7oBAt1DLd9BInlL8q0
AY+vjqis5eGhtixMIm7Qpi2+wF3mokVKX2I5WV93wWZA6jUwO9bY00KPr3/J77S8YYfPDXcgaho7
X/CQCuP+QIqm+3eC8NvBp6/4xaShpmw/oVwahq9wCD+gHXzkxt3460/9wVR3p6+atTkQXJ4phofR
ESeRv2fCh80a64gAP54lVpzZBm9oVItg+hSUN1LzdkeXlhNrepOA4oY/TOWKtvnopVD2UKtjPevE
rFH5EZSwaAcDBkMFAjU9GSnVrciFvS5Qvtkj+zwZ5lwBAciKTplVjw6LpBixtk+5N//c7Y0+RBAF
lDX9kY8uZ2NJqctSczZcDwsbi4AnHLXBZ2MYlWRhqvoakk/wQVb9SoFeZx+MNkli4XhO9lOps21v
AXEC9juEwJh1aEr5VMjlVw7sw6a/YjhszUaGS4mvs02ShfyQ9L3Mhg3bITxkoaLsNNr5BqifmRcH
B5znbxMr5j2d9x3XnKWxQZXwcq5ju+gkBO58k6GCxVH2CRZ1NG5PiwuqnZO2FiJ7m+5VaTPPKkyA
J5M8IQXjoUw/36vOhl0RQ/uzsM0k75ewurTD1kfItTxu02guSLtNhmNBcL7SiEhXkzOjjc6xyPb8
x3STzmgNFs/hQPBd/7ntk7kaR+XR+VQJwsFQHAFbwHvZc8AGh/cxdLoYiXtFr+UtnN/TgqRXxFPp
WYmaCFS5xa+TIFoISkS9DxZhVGCetVWeUb8H2yuvKhjm6zxLC7nzhnQakoNJHg2f2WcFcAI6Wapv
AadyNXyq57qtG0bAHcVrH2ncU9tAEkmoqlK8m0p5VZPTxe62VqS3B+WhVt6r8w3DXXcj5WJkQExB
kihUBL9EFxzvv+GfEbjGcRiZwpnB7J4EW4W6mG6cygACC2EXuo3LLP3bzWgG8PimTvZmIEM8odoo
YSRJxMu8PmTYaASZKkMryj0H8cxbeaVC/YjcWp+c2FlO6oZlL7xHjeyEsjonWpE65hUJv674SR5t
gS6ZX8418JumlkbQ5Q2XVlDJY6OpSVvOB5ndmcai3tqOoam6qGXAio7gYdzHdkBfjtnmVsSf+yMg
EmmxYD/XmPu/piEZlSFyF1ugDP28nHuCBSTJbdHIGsFgwv5CyFz0JlkUYsjeBAp3ICF0RMzWx7mv
oSotpCtnl4feekWXZcDrDlD9I/CcLCTjQN0zr+seDPgXUsOgF0QZZUUJN6FUEw6OX1FP99KlguZf
4t2swZqjVBDWou/XPQEa70uMtPjli5b9jadmZpjDmjW31ovscbTzsbwZgdjk0sNgheu16yt3hftJ
ZEZSlOu7Ne5Nra4TeAALf5KAaB0YIvufPaTrexZOAOan++bmHbLf2k1uCgArXaGxLkc/U8qKtyR8
qEKTCsts+kQjud0s4cuxZKCCBV1Qvfy0G8cd/9u6nim1evlpeAYUAWdIboy+GprcV381KqDNonB4
5PK3ZCV0lqH/7UB68AjIimxjI7gWTjlOnQ6pZdSaEnA4K5wJ6s+bP/DZzwcYJRY3cLL0tDhfJ7zy
SESfU+DP+ockbzDqVejOcR2TvRu6/RzfT0zKYaKyaacoUPZ4vmz1ZkmcOUpGI/mdxvb7yVgn82Uz
eqdja/9NySZXxpk0cZxz7o6TXqfGXWfFH1iILaZ/uvv9kXjjBkuu8H2bC0MBFzA2VWd1vT6HDHnl
oKv0cc8Ls6SZG3TE93yb+6yXgQh7hbGeIr+Y+GsogJuQT4+C1lz1rxb8fi2hVBLmik10rgnQBzaP
PfscFH0Ivav441T8x64LLtyL2xzJuoEnNgNy8mcx6v8l9G6+YAgkXBPilpA6amRIFRiL43JFZY1E
hdOPhJd5mB3n5dV4NQQ2iPOTAbmVcGPWwJNN8c9xhCCQCC6NBkA1zW2R4b3Qo/Z8iCOB6kA59wvF
Jh5bO8mCQn6AG8YQlZZJhfyH2o9HlxO+lahSHZuZMrmcsPTo2pP5Mu2yAXJUVckktHkWtetav27H
zY89Sh5dda3g7oqawsBUhe5bPwF+8FbfRUGY88W7ujCclwwTvEJtN3/0VaM/0vKfelICxFEMW5Bc
OyPnjmWYDqcR8E9mUguB/ctLAo/yX/G0PNg7YR42Oy+zG+ATWGvdlzNY4MDKEhhZghS5r/DLVcKx
9kzEUJ6qRKGT46JwIuz/7ohkHUoSufwuL/GsbsvgaNNqLY8bjPsnW0LB1mTSLS41IqJZzkjAqEuy
VLO33ZCWqIiwAHu+HXXPt7gf7Ckv/DREZPxUjG7cVPJcBrV4FCIA0hNu7SjZqO2PWR4jyZJQWbVP
HmbfhkOJs2l0Ctt3yCoW82PxR1TLrWlwL4gt/riFlfTfiisyT8KTkkIIHKtpQSEMePsvpwno+C2p
cdyU9Lw6Y3z++7EWU+uMH5ZM0zzW+L4/ePDbXmNg/sLgo4qtYQPm9act+3yHcUXhE1YVyn04HaLF
FY5OzMQQaZ5nMZ+qQ8nnUadTcxFA6nAx1d3RMDSAaNdZSj/NbFdDNT/bhCNfw6BZwz0tOIvFEwJ7
jklv5TDOVLCcq5shq7KijJobs0cF53z1FQ1VdVHLxA0iX+WD2ktMPBWcRYgTvN9AqTc0RE4XCtw+
190IJvxf0BIzmyyTHCZ6mTsAoRIwCihdGn9bc1UCFKuCG4uCuk9siFdHnoLfMlHsrZTJMounZIjj
1zr3MZM53CcqcXnliVeqoELsP6vUHDEGGeT2Ewq0f4xvioTLDRM9orEFt6pq8buaAFzqvfuRMS+v
ylcYHzsf7w7OH3RpXWGLpCFtw9uP/M7FpX71EB17RAmJixU1rMFNOJbRjiyqpBrFmeDuVOLof3Hp
9ecR5+xpw1r0FwsHFGZaOZQIC8FhX6pcBn5R7i6G2ZSHNcr2YmL0SKzW1nPi9G2RBXQpkP+YC8kk
V+yZJn/AtqVY7RFr5jyjTL4nFJowuRYrZMwjtIGRYfu6K9ewLVkJ4M9wTBCRpahzbYu+A8eCQqrz
pJtiPymN6JUa6Vwrq/+Hmxjfz/C9gPIkfxmjLK4G6UH7fF3YcwZfkr1AsF9hygwUWEyM4VGUCSFB
lr9GecDI8qSM1Bwbfx4XrUA2DiCESVchsKkM8G8pcUxwgY8jd64V+y9baZr7otnaUzJ+S4Ut6NE8
lX89MfYp8KAN55KRmi8dn2ePF6uW0WnXCm7jinjpBAKZ1+AJEZh4iNoFJWWizu6dVePaSrjy8h/X
pTviD9JbiliV1+ARDRnlIEKNE3eBshn8ZDhyEGmSYP4fDOsCtR/2PmuXRnXkHDhe8Vg/eqnRWyf6
byHGuFI+qPuu0Y4saS0g8Fw0izUiuH9b1uBb+EigHHX0nBygjby5PGrR0MVYz6buwudayxXmqVBT
ja6U4uHq2hLhJFjhywA5uRrrlCW8s8+6dkPaVRwmTUai0WRHyKpNBaFfts9FgdMRau6FSTqnSBEX
3R+QvkkQlMiaOTSBwf2KFYDlY3fkPlbltCOO2HFDg3AWd9n3lijtkMMctxCetfPBfUy32AEAvrQy
jLSUXBTKuFXI8um2rdfIPK8Z74Jn3AaJX+wL9OaRVQT0GSq5yoFeendaC3FHJpLZuqekVKX6nQDp
jdNPGsFRlHXfUrcxgIIGExcCy0Q1LmH+PQf3C3NnNSE2vHJ9IZp1UPanCbEml+yaMWfPf1St4Nuo
JxEzU8Xr/OwBQLSlCCG31nXHw1dkERoG8URH1r0zzVAEs2zSqTaqpu3Uzh6MyNScbg4VXOQRjEBb
+omtBFC+3ueditiUEATXmoAQPEDl2NkBbS78x4RiiI1libWcEZ4oxeo2cChyDjhbqpviWL4PSIey
u7JZIOPFMNkgk9IMIYhohd1Tc1ttxAR+NRgPbKdbRLYgOAapkpGK0yY51cPDWILZREGb28RTHZq5
TzCt2Vxlx253MCWiWl+JJG5nGpNpzQA6Wje5qZCNY44+14+jI958YcAyzlkuTJjN3/zPUWFxaIDv
xVKhw63xk/xLxMqPfw8j7vgLai7/TPPg0ftejHznrcMllhn3kGGEIOelJL62c5czxnDftXNeOHn3
RIgOeVXtSbu2ynP57TffmnHgaphVle3t4H54Qiy5m/a6pTfVU0k+rJODllXrd5VSTaBBur/gJnFC
b9ulT0onD7/bPWT3TkaB05MIMYNTt07t7gjM4CSA689+/zvLoED8ghndk1SoYqe4PMuziPFNu+nx
rYBlaGUoNcTwlqTLCCAAXF/iR395W88TlaOJV+DeIVv1zKimOGjEbw2Om7vRaBEjcg0/PaxVp3ch
+cKWDD1gBuVr+5QNUHzSDH83TCM6dy7Z2rNO0RgzR4dOuMkIXl10X6KfKAF9mHPbpD0J9w7n4mV0
SnaY3gcQ7wwjg79jG1nvLHaOBS6YT85kzc72MCaDDv5hcUfOVYkFjUmgsAUHXnj5cV62gYPlEcr4
LE6EFdgY9c1NL4yANbfdhQo6Z9BDjXyqg7/YMGWk1301N5p/7XqMPvpkWotsFTuIAoUSwGJeaoI1
NvS+I4OpJ7Di7WwZZx9EjEb6+qOUi+Y/mDp9yRqPxk4dIi7KiFcZHSNiVhy2YGIkcir9n0hk3WQS
KuInKCZGRN2MywwgRkKZ1rw070PKE0+j1gWxIa30U9vjcJlvWTmZe8ril4NuTMQgDt6T9y0f4570
6FEJxfSXODyWVRTBM3c0Ev+xlAUiu/40aSK9sif4fvDBHCUYofbnQuPB8Ii+sYLwfuR3dm8Er6gI
SbVtU4PB6RDqotvc15YJZkZ0bmd3sh+9OpP4NBwDv/CIoA3CSGnJvdaqkyg0eKRZYaAzTOJjr/g7
BR+cDOhG3bfbkcd6OVCunMXpCHaR0BIp3XlnAwkf+9A3+KIJkS7K9/607MVggitqTa7G8lxb9Doq
e2jT198S3adetn7LcLCzE8rDjWvCiRlNWfz13K+taj1b+/k1ic/AI7i/4C5X6QjavpbFT0P9dh5o
T9ysgjrnAqcrkK+bYKgnp4mtNGFQVdeUsWWR3YnDuWomjITzQejXy8WH6YOcpi1LIBeeHXSZKndK
0svUJKgsp2QTrEwrjknaaN1I36QiDF59c3n7awIppk1cshmQLP33ze0BXq/nqZRzyXgDK+cKAJwz
Micc8sjlZ6OF71pAcXiBMNB4hZY+ohYwFY1PlhSWyoX4nXcagVpUy2pqFAjb4t0MnQY6Oo/GM1Xe
6Gl0QJI5+CLVIaa1IH0D8IBweXE8p/wGH9xyGEUjKXOMOBuQ9nWx259gy3NMyXVndryf201rtDVu
/5t7afcT/v/f05G6B9Oxq7xlp4KAo13qVmVuhm1R5K61D2tbo/gn+wV5Tg3t0ukJFNAhAoz4SlF5
VK4qoQjihLelFrJPHENZ7m+A39sv66pFTF5CQ80UM7ddppAqOaL/k0sBOD4nOT9tsO3IZ3CUeF6V
FG1j78hA9kuI/ekBxDmCLaWnwuAAvfN56H+QMUiEciqPZRQNxSZycN70Sm5clrusiCSQOWyo0uV+
sQTkiuYKjUkFCwgUfOW+FvN6GDT9igzUfHUIJGDA9p3TGcc56QyIosWS0AWQi+m1gNMEzP2TQc7B
H4au+CMFPNZmDjL7SHNi0f/bfSvVdBHBS92DJbX94uq+l4k1uLV8MRvL+MWk5iIXFDkOqQwpgA+g
kG4sHqh6I9oj+2qeZRzBvYCko6XwESqHx0fix1bVS07fSQ27fqYyr0TDJgi4UnZM4tIi40bNRa1A
UUvb2oP448boT/30/jesLwbh5AIw4k5hrm/Q19QvfdeKd8r/O50ZQtz01HXoI4AlK5CDRoiTk1lR
lxymqDsvbc8NMNyUo9vatyFhXaVci5oAgaC9shrg2Sq+yesL/QN0pZ9+zRTycD3PRLFpIKCFC9Bw
ajFYWmOIm+hinCoOO0TwpdE8BNwvJhSz6ZTsBaRsi1tyEsq48moibEiFUwhhK9IiLl4hylyGQrvH
dgXUfRarpdXUCS0Ws4od8x3gQMvM6uiEMTLtc037dkVvH1zS2SFhHuiXmUXmIM6wLXV5JVNgLu1X
NR5WYVJifZLp5VweXafAbe4QG0/pyh5ZoGWHyYzNqwF7v+Qts8qTWQT+XcbT0xOpCKGXn/83G1ZU
za0C13IZpVKo4RTfUQTj/MhRLYYT34vKcktAtPPgoJPa7s1BJBk0PoDpo785MfrthLystiz1/Tjg
sTbL4iLKNwNBlgivTEBwpmxBeSXjEAgBeMpxcMpEN2Z9KnE4qiterMCyDKaOlhooqaC/Tk5eUUcs
ag7zfxahyiSdJ0cHiT5qI5pBD6RYM0Zmu10CWfF87amafjBwpo571woIt5soCCCGeHjmXRJoFMQj
z4CdsDtzon4y7KmK4MoXvGhermVqcG7I0rHcC2vdU2Yo8pkKadKV8d8TIaY5EQwBU0/Mu5/M4ZyD
/clPLER4Z7ohfZmwttec14T57bo0Rzqni2sq1mF1n0IS0FGGAtynoPzCnAsCcYXDzzOUHFqBQWHF
ByHESfQmTIRm/MizbAPchNLOJVMnh5KXjv8cjvlfz5WGvrJBgVJ2Hd+KtXoHR8ne0qxQeuLEHdJm
hORHBonuZ+Opl482/PLbBKZ52BTsPy/+Rr6rf9eAJJ/x136mK0Fm2GlJ4aY7Y83wcB1jHxn4ohzW
6WFL4Ub40Wt6udEdc1tccV2KGQh4hrBzkL9lfmuTJkQ0oaMAAto5CV3GWikFdRP2JPh+6eFVvbq8
STIFFlYMLg/kfrJY6wmpgtbqt40DoBpBa3WB0Q+GWhvhcQ50MRcWvK6PuDTX24LGy6VKjugHa7xN
mr3Tgf00yIRWUHdmGOQnt3UANmNeT+hey3JyUYeg93zq/DD12GLj1sTVRtfYcwV7lv7jqoRKipGa
JN1KFzSThGWE840TEqkbxpoJ24CYabxtVCZxLp1ufwBZeVoU8P3adz3uXYivXwbjuyLbGPC8I81f
9yrHGev6cBBiL/YL+9fDybT+m2Ly2ZZwh3fFfmD8F8PZ/giBz7eyFs/HCpYLAU+/lXxeROyjiGnh
79t59W5EhKcZYjHG2HeE91TShChERTaH4W282bAJFitI/p3wEYVysAnGG+x4R9aVwwXuEMc2lod3
By2WNb5nMYZTmDza7TqhJ4KG0X6pA9KxqaAQClcnMsZ/ZK2PUeB++ggqNeKXORC58GUannP19KQI
eenvUk4VV1uzUd2fqLO6ildS4oiKtKePwIMqZ/V93G7aIzPwnaN6FP1yMoZt4q25xntb68UIsbyY
PrbWACzVM/BJfeZoRjxrhHtjX5q5T4N34hPdKPpo8bew2qE+mUL8r8TE1m3oBbp1Xlnk/6rjgJHg
fFkGhoYQZuTuUwh98LAhB+FVT1QmWfTJldW3svqghmDcsczW2V+m1SWb9YOH1oWM4JdsN3aR+Xcc
T4gBQ7fM2JSYLWI+BTVGwYQ9GJUH2SYhRVr/jUeP1jSeNv8YwqtRvG2f1DvyS6H7I4Xh/Z0UTCi+
94fTwmFETJFzckOuR4DN6rIAFTMu0U6DRX8chyEY8715G7viMEnjDaGeif64+5qMRdEKv2bTiMvD
1d+aCFQhpg3G4oZ1UIxUzXggYz7JKnHqIqPqxeQgM14cEVrzBfxwzypLOojwrs5OhkQrvjRj3b1O
ug5lfTc8+j89QngWFl9a3zs16i/XX0EOhM6M0Z6+bCKf8ADTkNfS4aoQMF8ywSkWYYwNghYOK2ie
4/1LdXpw/GWySfPh/b62UbeRvCRyawsJ+341KPa/UVDLMHqiMrvj8D9fv05nzzbQnLbRwEmtxd7v
r3WXckJEUd7inF/C6yEi4k/c24cUdcb1763zFRzZ3jYZIg/J4OHwvCminYtp4fE16ivqxQyH38Zq
bOHxrdm2csyOIccxiAnScLdja763SrJ2nz9sxAJiyw9uluABU73qZUzYaM1G94Jq08dFupz0sujf
s0XZZ36mKOqDN2W+WH6uoCgiQb4Y1ydBxuIb9f/u/jbJQBm05MVvvHdjN9DuwTANKsVDCWlCTQe8
U9eZ9Vr99Hyg5VNXtLk84AtbvucLZHjHwxPwGc8Ihlobr8E5Zb4zfVUFKdthNrDsjVwnnxMWvQyr
DeE9q1Z6/hrnKl8I78jQHLqPcaFlHxSEAR1OaPVuDpCrH50/sqX7BeNzSlWv4gwzAh5lvOQxOEs1
Zvdz74yH1C+Y4sh5t7Qa0M7RlPeyi2nYg5f5Lc4WvF2TFPRX4ydP/tDCwpKX5j1sITYNOjyLKG9x
aMe460nlvRTQS+/s+Ux9scOO8pjoOhBzsXtkrGDH5gou6lX+0r//L10S+Ui4irTCXoLjCzo9uZUW
Un6oKFRIaXR+7yDkgMsSnrD0qDJ6WTepI7weGQrthm8k5+qWGZsTu8fz5hSohkKXd/irlJw0QMLy
RD0l8LMAicKB4eEZWmkEV00w3mvwRFUzfpXKjChgva/q1zR5BzGKFL9TCWF+OMTVdU1gasLTGJm6
QGuuPbn7F5LdtOtcLBw/trw+HUT44EUhWDmgH3MXmIWy26nq54nOG18NHZsTApk9CudLzb8Vfbqm
L0W1f6TJmv7Xb/VKUAMRBRIVnQsklPH8zVclvC+7zvcceZiyyrxzMBhTET3rG6L4sevmzDZ9uxgg
qdIpcjMuP2fRYmExxkXNV6Z6zMRyhjFt8h4WinAaDv4VkHiMu7dBvLlNViTvP9ioHC1IEAWPdRcF
6iNzgt9Nk6pun4s2jmpCoTRaa36ZZBxW/BnUl5aWw473qtORlIlIkpeDlAu2xHuerSzVOwD857HJ
yDY7cu52VeYhPLgHcZ2MVzr5LrNt1VhcbKtpnQo5/Hy+cCg+VKMe356Kk2WJP7oUVmfO2c8wQsL9
sivyRxWZarg7tr22jUJkOEyJHlJzeNzQ0mhnt/2lzfLiH3LYZu7PUn70CgDPI0XfpsWezeFHir6Q
wtlmjhfuV+dpRt2QoD1uMv/YahQqs5BK+BBvzpwQxsORIYCJ5Z1cTC5hlXXks8SdcXHgDfvG0LYJ
XGRfrc72RYltgCwBXcdn7uUf9r2joEOBjHS1ALYZznfW0BT26pcYKjY8/TRYD9X3c69LIuEJjmQO
ekP6p5M9xzMLAplXF+oh9X/EFQwagwkXaMxs0Odx4ucs1taBx554Y5ywe9TzzyJhWTbNq5wpgkYl
cgYbrrbf4iXfGPkvnu9fcm7Jve3RL3XtBvo9L/S2nQumwuKvBTPl1Q7eqqA2kFf0i7Z98urQzdKa
b9AzBw1fScWfEZKZGtWIXCQPsZh04qgKOH2awsLd+nDC/EKbDUIAjiBeLC8fbBdzJYLMChM7tAU8
T1GIhwUea4n/l1Fbq7djOrtZguZgPWnqMUcTU6Yb1ugdD8MmgMuY74M8/bBzSw8Z+EbO1xvwGSFW
A+RmqVqQmVcf2bkiEjcEd+Oxp7AW0G+SxTkaDTvUf22aA4G7xQUWZgCDllc0rJgCuaOicud8BMBI
j9azU6nBfzQPgtXjvGTKynbDH/R3mKJJXuQyCHGhXHqhCBhA/n7G5mTcPf7kvVo9SGj5TtdhMoxJ
pl05x9Bv4HQc31fx2mKgUd9Y0soojvwkZqSqmmdznhd1nTexw5gcZWaPGGJG4T9IA6CEChEJnvJV
UCjpvRi5VpOmDz8cH4h1kY+GETzsBFYsKJEabOUYn0/7CyYFDoIt4ZW51ija2QOdtbr/ZcCMv7CN
ATjJimsiLLZm7ZaftrqAKuwH1xt6vU2Z5KEoMVGhUreFhxPuv3eTgPQjTjo7LCfTuEipuHWY4UuU
XKr/bBw5VuiditbRP5yVezlKSc8KAvX88rRMbUSaJuyZ2V3cNEzhPcL0IH8oN/ThztQZYlZfTn7b
5t7V19QSQ4hQynfjqen5iU4m5Okj4ZjX3baZiDHMW2RgCexV3Si2XZ1o+8I1b5HptykEW6fEu0sl
+sqJ8In3x3HDEe27Lwetl5Xo0IzCTO/BgEwZdFCgeKxoSHzz0tPr/W0Snyaq26SEmYdYR8eJnzT6
ppHDZ8eP/F9rs9Vox/9btOcAXOSEemBmeYCHj+JtsSIdGhL1Q0cDVwGA3ix7KmDAtLmxnC9Vdbyf
TSile8r8GDfr4eQ7Cr2C5lFwtybsk9DhxwcdXUFzzgYT2xMTWvu6mPqj2KjDzeTlaf4rl6rSyg5b
FHpDDOa5Kr+FApN7YxOJFVGJJcpX3Y1NmaoNj5RSIlty0KgqqtifjfoZGBM7veRzqXgeVQrXYpQ0
pM4V1xGMGEyyzJV1C1O4V4jAwGX07olaI6e4ivuF7mIOxNBTfJBvGUrGf55oBDJfJn24ELIx3CSG
/fJNmUbl94Gez87rCzxVRPD39NQqez6BDIMK5lYg9V7H8PeuBkaFotbsguMx+Ol7lwdjPIg8NieC
jRop3g6ATirBXNVGkkDe+e2ksaXmy5Jh9BMpw7hVmXYjkR8sXAouGsHffCu5XudBc8a72uNK1IKT
dYxpxz1zZJ7ASDk0SpEXzwCmLj2P0hMlQkwvASDXmXst/HU+Ra8oBIbUBmPULKwn6xeMLpWCY+Zj
tnqEH93zIPfYepCtMow8qA1xE+9qo0bk4Uou/mrHvYlktjj31sEvoJ+SHUxsTpVMiJOw64LiBUro
nLCSyybLnA/PpYF7iPESyxgsh8OLtN9Ah5Cm2M2sUASzjoIgSn0KRL6ioTsEI/XPQOwlBGYqlopL
ROKRVds85UStb981+DAX3Cgve4vn64HBy8TRcrg0lIqpSece6pmdHJYge0QKTybCuU7np3HxtNJv
yxuqymvkRzQgQ7prpKKhwXvwJ/kI1QXATqZDSGCfJJm+JuE+9EcuWcO10PllbZOHdBNXp2zrjfjr
Iu0Xx/a0+84NcnXV1fy8c/58dZQ36dDom6+JjZXn3hcwgdCr3sOiy+vwvJ8CWLRcUIDUTTExTD5u
zAjcd7vaN7mylOTK+4MIjveNfEKTrglWkQJsweI1FGpnC/1y51UKvtYiv2HwQY7tOTDfV+roC8BM
bG0KCYBDiYzhV2GjWnVIZa8mcRvk98yRMZX9eLmuPpqUrqbCUM4LfrXa4Ak9erA8gTtXW4CvqAab
VmqqmCGBShiFlfq/FNbj5fdiNm8GeTC77U4uSNn7nXdaXb9JIJmTnOZznuG51NSa7NnaGobFqZJC
6Ndtk3qnBjqGZAKKjRm8kxPIAUxgtQNl34cvoLrDjbfljhXL5NLfaD7kpEu0R3lqKo5UWF4ClxYK
sKfNO+/f6FRGM8gqGP8cLxTpX7WD03k7OjVolB/6zLOA3d85ttRpgCFy6YsS0VNat31kr3F6X2FR
851yq6Xy8J+TMTqbScXzZTnydiPe5I3Y7gxrZW8bS4IB+B7VdKUFoYicnZbtfi6Xu9r37vchWZeK
LSMb9QIRvTLAZWBFQWO1VgSE1vW4RMqlAbkocpjr2rBYyTh12aSHaxJRWHjveUn8kfOn5wtknitX
EjWEls8qGS0N0ayAdVDsE4TPFeZrqNi+myHWeY+1ozEs1U33cfmdFZn8Q/LeDaNsvZsWiAd0jNJV
61xLOUeqkTfjuGIaR5JxXVnrsa7KNuJIqZ4X2iX2TjfbvjiJm+mcDiQS0kY3SsEeIOgxBRCb4RNA
MufykH33Ct5U0TuZFIGpdWUvWrEAZ1rX7WffiWoHE880pEHeebtc1B/Ah8i6HWpnKngdQ6uVc5Uu
3mLFDuRMNuwpNm3IugJo/MC8fI9oJZdA4BB3p+DkdMd4GnSu+UjmgtnNYiOy8wx+Crf7gZIHwdmn
Rfb+Yu8hOgH528p5zE6c0KdY0yi1k+oyWuW9Dzmm9HsKg+DSz6CixeWZtFwfGziHDccG8wIrl9tO
dqYcgD0FowqUSb5dfIwCaZxe37g1WVk4cXtp0F4o7pYumastYeqSqbuFQ6x3i9jF8gAJG1uUkj5h
jPXe3UzEDFODpe+wTu/0/aFZ6yGC2JupRxMDB+etRXhCPK2srUiXHvJJpCVZDauRfmL8W8mt32Vu
yTzT6idv6n+k06lE6/xsXxM54uSAamExO70hvORKuua7ad/miovLjNd52cqwS0yprbpguX14mtW3
FAVi7oYcOVNZeTs7N/7uLIbdeWVmZX2ogG3N1jkXYw4UlPiTpwKGQY/Z1iFKskvlUCIm5ixyyhN0
LRdodtaJea3v7FN9iUpHZ8/uWzrAw6sR4l9zpiXthc7kRES8CqLe6yeGB0gyfgif0/M2yq7o4xXA
tOcG2E9Xlj3Ed6Wm/UlRw51JJAy/hD5UikGTzkjcH4W8Ez4GKX5tgie1BHOio2agdxVyR8BkpsSk
CKTtdvsPvpCINSDpO/oyG/3IA66vKc8FGIZg+LsZhWraS1Rx+PY7rSMCIWnFB8vj6kcKfl+qccpB
zgNWkpSLujwnRJ0gjSEQW4kXQEmBRpr+g7meTVyv1x4U6OiihOmFL/cjicXuHpLJXh2nn8tLhgBb
DSR9XfAC+0w3helQT1XGMnfv0MQZzUenbYR/NTXtQxlNZBuAQv2R4jesldZ2UHQHc6pw4v0Gh5xW
A7GVGRRRx+bTIcItgaiDsm//fguChxYTB9HS/n+vr7cUML535PU1RVGTsd5WksuYI1A8ivJG1nyf
XNWZ+bEZ7EB09/qDunXIyq0zyAe99INW+XuE3mbsRB9eJx8aN4yGr4OuRNfLjgzvtkrkqQh8ywD3
MfVHp6x3reeDqbub9/DBhFbhvKvEeOZwp/SzH8+d5pexsfKNVuX2BqgQQyNZaO5Xf0BEvN5uIp93
4NMRwIkhPU1XqNdbDvX0ZGxlo5eFVMNGrKaIY873fZiTbgyR8v862ynajkrR2gxNs6cyh63dne20
mFrhLBPI4E9yXDuhUM4RMpqUPFaIGgBYYckPZzOOvibMz2CsVk93+3cmo8r7x+Fsy11DsTH2cA9b
bRx2WN3WE5L1G/aMpVKwGyzWEQLoV60Vs7yr/praN2BeP+lRFNLzM0g38ngJwzSWMaoqgtkxLwGu
g3l2n9ZIz3C4JGQF/Jx/Pn3qGCHSfNc2j4XA0qpEPzB8f59dV4+Y2Ucla2Vb56YbOoJEoO8zqV+J
StaGsUWXhI+CFWxIQLQGk1+zVc+QnIz48Jg9QCD238QrXca6j0u2U4STHeGA0vmkx2+Ov77AGzw3
Pf56+WbGbvKGgUjY2g4/Q5dkUQsi9n2shpGIzVckTWSEsv4xh4uObbyPuj0gRw6vaq2O1Y5pkCqF
uyRT68iDSb3JtzrOAXY6berIb62YxQYPsEXABbkQNhZN+iOkEAiSwcmN43G8luf2G25p/65T2kKe
zut6GxMqI9/RUfiKqj7hM/IE7YayswHHKV+3oyrxxCSpIzVaFxxCt+WtjSXQUzu/9rsXG5ACqF+N
P8DMUjOy50vt6qiAWvguCDl3vnfixjmyOkVrC9lrJGGYfEZGYVV66lNt1gLT3c/9gs/P8hNa4/EJ
TQUq7lgjOI7trvTcbsPBOSOyRl/u5LuQemyXLns6kw3Hr4wZTo2OkAoNEoZ9mF11tMkfKJyQwUp7
wL5XhyckI1aCClAPiOagty3X/YGcm0kE10+l4/IokEgr287oZ43BbmlRhlaY0syCiiGh+GpAIhfX
U9iUe0E7xE+pkMVlmVxGf1zVfhBoyHz0g91ZhTTs9gtVw7JP7M94qr5UqHfhWcdrvGWD4K0UPd5Z
lbXByxVRI09+wHqj+IEatGdyNlv0e+SfK3yl63iZoYzy6kCeFrlvCiclzL+rKa9cWgxwL/N8470f
hQiXyumRAbJwedEe1mxkZSeVsFra9fYHytDDsjPi23Y4vZFnC5UGu69l7fzQn8juYECUakU724RZ
GxBJsHjiidkIi1FFTYUpBF1AduTejrBmqfKh63ZqymH4Y2RR3rHtCy6dEVKm5+MPqhKfY2ZCqe0V
aa3pd00YELxSidQ5LhtPjA4u9Pj3w6ojyRbHV3OHqgH4cOYtci8V8kOfzUPvAC7ugUoNMR84TgnG
bVhfmqQWxEOyMHNcidFSbPEsU3cqmQEVUTMAmrwPgoaA4EQOvGr+EAzPOuf/p5hhCpjMLc9fxgqu
wde76CD+NPIr5eD8Yzyux9tU9ppzf83WSeFBb0L2sM+Vf47qvqwrK/EqaBohfUVP2q1oWNLIJDy+
zix0euaSSZAdYI+kp4Jypa+gLud3TmJaUV0ElFwXicfzwThrZl0OclJ0C4SecU5AYoEk2K+EeS1j
ig9TwdUKYTbuiHtLgFZmyEi3lWbIZgyFYtJ11pnFnHPyh/k814yYEZDdJRrBu0Dsb0pkDNz4w5GP
+sjt5IzkCOIXkY4s4wWqSHvsI5mRa1bIzSqHXctMOh1o9cqrwkIQ9g9QL4EQq4MfnLwyyokFcUJI
+RQBpsXRDHmhCQwtqsGWbKXX/sPyUTHPbU0PwHGfn1qo9SjVwMws0yGfJQU9bgZWkJ+pYEdxVlAl
X7d2HZ9OTx2bu4j3+nTCHAKUhZ6aby4ZkofjI5ZpCVidyXyvxxs664PvTtsLyFDPPIvAfev6Y6sL
RsYudIGNvzCeoP8eqF5sPm1JsiO38E46A7m3HQ1Z+AgjxEOZiKs71VNbEUlzQme8nq2Ljy0oQY9W
S/K0j/HSroZXSd3IjlCqVxKwLjQz1hBhmhgyroio3T+hJgUZ5afTJ3+ZO2RXn0KlTSRrXLvzoKNY
xXH/gB6XpNoL9L4AO6PvzcscUaf1yKZh0h4WZGGnu918e+nCOQcKGLeJlBiFbJNk4In/mWP+ypwM
ak+TjToINg05FsPMdZUuxCMOLuUkBfJyuhu87fUdxIgTxT0i/DhAkU7LmEHpNNCKFd08xnTnQO2b
SQHW/nv2OAWz+QIcxhdAWfCiGclWA2R7wakrJM1jRoZNyQIhTliVVY+0JOdV7XNp4Nly4W/LVgUk
BWJphC68M8SyDtVtt2+0uZfvFwHioEqQSIJzrjXQEE3PwMKCr1iRhLG5PbaQ8Dtsn4Mw3YRAF2pi
n1V62DqxgZnk9gCr7TL72Hnj0D3VoMelWkvenHd2P1KeThYfR6kxq63GKMhXqzsMHMogf2VdfTdd
hSHr4MJfo/Z0k3eBDszglatnuOBNRmmMU+NX+19HFPbO6epjFsUO0vCkZ0e/yLRyF3mMCSNhBInQ
m5CvRJsRBRtiJP5G0XyDfKYjiGV6vZ8VxYaKp9ccsjytjka1UbWb+Oq4JediobqKA8/9clk3KAx+
Te1+d3LZGZf6pUvJMChlLRHwXyFkX4X2WJnyfLJVv3rztJs+B4i9PBH84j96zhqouxegPrHp1gGC
D6f7s07vjiujNV8avjFkla9CgkAQkrUpkzpSkSc1SvQUWN9E+v24ISvcyafIDF3YHFOgziVUJG/A
5URDHXrwphUe7tLA4/u/9RR8jJmH4iiUjAZu1v3oJ+SQJU77gjg/dNZOLFBOliplejqr3r64dNFK
19o7JmgOgLS7AqWUQKUaGS2w+lgSDAqwH5FVZm1VHyWt0Fpfx51J/y3gxCtcA59uKjv3WTBdyzhW
+tUKSHBTptPkVizthwRv6aoL1PObtMY9iDrj4DBugkiyhhbEAMIMeuPltxvh662PtXTkosA0dL8Q
PK0IDpjKgIOgjxev/4fEQS+RUeptIpn2lmV68IGmx70Z7lPSx9umNH7hRbQsXuooXfDIdx3XrSLD
/CN8W3ODhgBxpmufaEfG4M3vj8QZoMI9Meed65XOiO0w+ptV2BT7M1g/O0jn6PiQSW+KgcB77aoc
QCDjCodVkGf9lwSUj4fq6H2cBzl7XAp35hqopXLW18k8C3fzqbvCygYpmCK01UAGkcgCnlr+6WXt
byvlyIvknxewCOe8LUH3mjTTa3h4LifQcvxygwGD1NFsImzMP0FYrcPDBy+ufH8dsdPapJwt9o69
bj+e8IZtVXweJkZQIguVVKgm4koLr+MTw5m64/Fx31pLHOMtWxbpOgm5sWmqXzKzv/OepN7ZSX62
u4TbaSCJ7Ax+R8lcDokE99sTG1bJVhUv3pKrcLulfWQ/ZmtxxWNXA0VRXO2J4ABXhG61w9cfHcuj
Sx3gTPzfA5NOlr5rbNVwUyLjuR9VmgCbXz1u+Xg+oKXwOEDVk4CggPD8GGwWJdDplytiJjHQ+4m9
uBHXshn0ex92vi+dbCeU+wZpshGA19O+R9NN49io/SGj4E9KwoSfSh/xvyB05ywtYgtNXHuXQ0L/
ecpU/6L4PmFpYofHlCsis7Bno5MyPbm9RDt41qPAsscXuzssTEmJji5etfgNwyPRs/ym3s9pK2gc
aG5evsGDCMvSaAEnQUoJ2rsL5ZAe4TIkAtGdbWVp2eS4zMxdVROjD9szyW/dB0Mqb6uT2c2YXoZq
YO1+rQnRtM/YTCwEwJvLDPLDZFHzzkOxH2H2ENWf1tkYWLVwsa859egMA6f3FHPkD1UkesCZvBV9
XQtW1dMhpV7yCCAYAHSVd4ccAcgareKYIE3pqMQrSJhVM82ZKL1mW/P3ybu8mYV/xebX6u63pixj
Qv6IdQ/9tLHi5Agjr/Ne7u+6BRXOR3AgrJ/+1HbqzhFhsr2s63Pd0Q0B8LpjQnmmcPWhuY1SZMdX
ep7zehf/vCtlAY2CCCeurfyAo6tc5KZIwiIQppxXhmRzPUOHu07z7PgtX8OLPF23XOKi0ylFrLUN
jEtHQ++HiIF2ejRz5ICL8xLs3LQ+qNK9oEd3a2CUBZB2Va5HKbqSRVlsHAsD0EYwok29PZ/T523i
9zRMf1txsp4oRwxioS8vtNQWAsS6E8VTfal1zK+nXYc7fs0NWqTKsQm9xVMteJVjtnb2jZPwUoK2
pzhnXkcP2U5TG+roLIGrLL4qsAMCfnNcOuMiryaPDn9jHGcsuHQg9cZSFdxcExK2ge7kETmYBOYe
fM62/7JuEWbTYEGyWZpjAcsXdj5cVwLFQOxs8G9eS94H6hBpU/6+FhuHYSEmApRrsIKLcHPZHGvF
/kH1ZK1DToCfcwp5dWVHG8dGJU0ksc7Vscdihl/qxwdUeQkWZD6WqdqXiN4U57Y8e0tjtslG/kwx
oA5vZ5sfe2WKcCM7UFL9hiu90DEzRAaauhDMVSOSpL+yc1OZ8BLsb8vvPCw5aont9IOdTa74ILj9
VaHAL/j+hcT27EcDHiFWHNF6smoEjLfP2zRkpUDpdM63C8aLg0q+2oTKTAcMpwoJXZqyFUhHPXj1
J00k/wNFmM6fWlUsrR6vWzlkp2xl91MUG31rGA+g+XLyzfZqvSHhZ8jySCcUkf7PH3dEqp9QrOSV
9IsSAhkRxFzvltlpWvynq8ujZz1Q4LUXJfrhrwFyJSTl91inRMYdaKA8wnr0ZQGw7hha3mEPvQ8V
PnOVSeGtegQSkRqvOQFVQbdjGMDIU2v68yx9HKeP3KyYRltT34ezo58fvR71chxBWNt7QLt4ak5N
KOHbyrpydgmk5WyfxwJTLr6xSR009gvjYysFEPP7P7e95RCdnHgMGX/V8RpPpeLZopi2xESqAT5o
jDMNZ02Dg1azBEbb2Ogbrc9+84O0TsXZuOG1vrUjOq20laFsPAM9h75VeT1Nj2EXmj9wKgyoEtA5
pOI6i34+DulGuXj31qoPHfg1tTdEIy54Cp1fWwIGR3enAzkOnPwbKYM1qWgbrVUuKNW2/sCDrM4J
e6oXGossuAbXZYI70+25/KJAYoBrY+Yti1A8nQ24O2RIHxPWkFHYSAdonnG1AXuEW7VPE8wwfPja
FdB2sQSJGKT2vTM+OOSn3DUsfpuLrpxp0a35DXolAoKwe5Lr5uwIhqo4DpFt/Ka3/k+YkZdkOGd3
Q6GFJ8kXftZUO8JjUM1suTo4rrcu6Ru3hEmpBshu+NFcIArT84n7XdCOMQMr548h6QXsTbu1hvq1
zYiafe4QPWnhPs0gbA+KNgkWhTtrcv+WJ5p++Xcc/r1mjyTGC8qSKTsUz3ucGdriPZmPn3s5l9vV
umwaxvdxK60TMfOLx42obp0Gb/9ewXYoUBCZwRTacxw/7+hMDvzqpv7f3OFHu8oZdpGkIl/ydQns
4/5W3j062/0NmwNeqots8joAvWXDcM/GjI6T3aAXab+AoYxu2Pw9Ed5z0wZs1Rr3nvel+XtHOhgY
L8I/2OiAPxlYtDGvtOlHH5FDGHs+FZhypk/qsCbI5cjYSErrWw1BNXKzE5PhGLXk/8pRQVL+8odB
5A0w3tO74a7nwn4Bh3WwQ+B8bTc5b8KuapUtdjiqh4r6pPF0x587CQkg0VusZpzbDJa9aO8NkYmY
Q79Thgax/RDLgjky0ZKvcIj6PhnrJCRCfXdDDzYdf0J+KxxHUai/Jue/9iTRGlRtInTsfjCsxMEU
irY9WqELOBRPFFUQ46Ovs1eKPVgbbMjHC6AfOxL/W3jSvxQES30GRYiYw2rXoiqsXNqJeOeGj5Ne
Fl3+dDR8a78ROY8oy/c+1d9nsgTKE7eO9hCJW2fly0NoQ9fMo8g3WcpmOM5U+YhoCfnDGS6PawZb
7DHMTrMbhNHehJQs8ZmH8MEpjmDXrCNWqiIS8g2Aty6eovoCOVN5+v3r+DI7ARDo7kQYh6ylNerr
PnXJ1eZVtE8mqzcId0BkNZkCybR2pmOSmqh20QhZkBnEE52nE2QlEfCAomBRSquzHgsMnxSGv6v7
kHxCqXfWPSs0aKLkK3CVOlMg/JMqJiDAgnKaLDneIdw80xSr6AXrgqbADGjqn2aJYA9UW3M1FOLq
Ac7neXhhpZWzeLKuy9Z05etKH1NRsXVBJKjMV8cdk+HQa/q9GewHY+Zr/Nc42bIrz8H3JKJ0QauU
Am1fM2RnMmoHAD9pIeQl0YMmn1j0B3d/HS8yjQQAu2VS2PfyVIuYCFyCsBmGB1wYMwLrnNAtPbu9
8NxEuaiCM9lLesXDZUspkS61r07YNOPHOXvUOKCykZfB5YEY5+4w8w+PicVGR0+YX+JB7h3Atcf1
DQp+QhLtZys3QR5gKNTEyZk6KAtG1F0lKREp4mr2rU91Mgjz8uAd+CnVWcRb+VOx6P/r2eYk79pp
fB/lDApfTJrR0n0/qUTgOZI10eECtgKZRPQV9o2lasQLQngoPzhSzOgN/84PrOSSJjeu2fnqaEoU
kvtQU1/6tSwO9O0R69SjBOf0iQvTYFOfn/1J6KIbjDP6whc55atC6uvRET2ieWNjQDIh+Vq2I1eX
Jfc2GEf0wDQAE3LL5BAbidaZQ5LHVBTTAZINE9E7BNHGNLoYHkZj2uyNFefCVaD76r/xew1ptOqN
GrPRC2wkOhsUDRTgsjwB+eMgipiajvek8TQgMx8xYh6fXnYidE6p/B0mMEssPxTn3ou92YToE9rh
Z8BHGIQ1DWN/f1DLzo1JqMMcMgPjBlqONPS9Vtlf6TcUvrdpPBGw5U+rZtKzmoRIS4HRvQX89aOT
wvhiJeov3MNeXzyp0+QYAXnEhiIEmdUgDd12PputdrQgGGl3bSD727bg+Iph73UjkLbgoTrDkjir
coSCHpwYiEnfqEm3kSt73SE33hw5JMzAoxn83lcNICEr5Fg1Fr0SLUn6ducq8/CxGfMOZtGZFAa2
IdHvUycE5f/LDU5Z6bUx0j/n7D/qkaJJpGW/y9CrtyFWBp8hcM1Wxxgk4+EgKUPpmZFy8XT5niVG
dgsC5wcgGZw0VJP186+ddrnNyj6QXHnViA3B9YmB0NTFAESKk96i4pkAySriDcUJnOg5RH9lraPf
grvJm/tQybfAw/oGItzj+qc/dQVYHjCw5dG4FX2b1H6PsjZqRNrfSdUYKAXb0bTUexKdLpvAkkq9
6YWiC6Djv+N0be0NH4GMxFFlK/P+r1x5H/Hs0VLMdQnaDkbr5d/2EC4qONywrDMXg4+LLOtKK8NF
wASeOCsSKEBWvcPDm2b2kc0kqWLXluJr08e1j/mAoSFVMq8JnNRBFvWvOxjUgjTiCBF1w+FsqpYP
Rtm7XHgnQv4iNjVDT8D6tZwd5OlOQZywFHpqydddwLvqv8fgScX5ybAs0iJXf/ctpxT8yOzLu7vt
Q2FlpQHGwgRo6jZpT1PSHfa/AfOztQeo10itj2quVy14R0OP1b3s9K2ZSomMi86jcm9D370mVLAD
vwXer92UwmWfwWUXGJVOiCz+h38kJe4tMvt69eJX3DuSo7p9POa7p8rLb9SavMaF835SJZAjoqh/
CvLC5YB5V152iMo3Ke2O9dcPkbM+647k6VEHl18f2W5mUCQ4idspk+1NO6xV10rrAS1VipqbTlu3
UhEPXVP+F5bU8QgF58++41c+It3m+xxkxtk2Qs5j2/+mWzM5XcHDcOTcNZ/5eNNpzErxho7OQzjo
p5A6bVp/+lcJmmVpl/EvnfYMJadNtS7azjbO2sPGV/LVMT8mtDdbEaQ8qVHNWuynPRnLf9qfGIiZ
ebYUhG6XII1DB2zoAs/M3j1xjbJjOJ8CYmrQkszb56hMYHyna6AaYM1utwwuiWu6BFKajiung5SN
J4RB03qqEaDWzHtJi9RaSgb+dtDZsCuR6xA7Mlo+5vuQhSgjLOmInz3Te6lYK9LK/oAAX6Z0v6AB
pFOPRBDCGq6jYyjNDnfPGNOcfBOK/WkAdTgVKqsPweaK5MH8Ke8PXayodQoBsk72UUwLDGFAMmo6
Q4QGsohQvzC3/ZBwtQW47Fh48/I631qj0RfdUSpOqeSDCSWseQ6cDqvj1cULnbul1pE8PtyDBmxA
/qYwOgqqO3AF4/yllnQcBhvSUEYSjvrF3XEQN/bnawziZuKJ/aQlh1/RLEwVtY5NHe1nRo18lT/r
GtblUlpXI8bO+zFsJU0GXmzuC8cor/VqNz2lsE846Qnivk2N06iDtGejwdSVI6hwbG7iIRrH7cxz
eyyfEDAhTFaRXxf1Npo8ToCO/8nt7YMu2AfjP8adVDxSMc17uoBX8qe7LPWBS7W61+lzTjDXjtjo
2kcyqMLMC8Dthia1aIaGPF+kLegwvqz89GHcCDTWGmOXSGk76AEUC5S0qO/NFJ2N4Hq1Z2hN6nnT
nNRX2do8hU61zdncju9tV6ccLHTvBRVaiQyfMHhl8/7GwUfd+ZvqOtiRX411VdJeow5EMYM9mX3C
5KHzcpRGnDeIp8ApV2IHzKFpMd0ZlVNCqZ27+0zFB19JWFKYDUFq7wCn6u0WhM+ADuEO1cj/hbOI
ESwYDNsqkEP4/HGc1zcB7M9jHPEiD4KsxMirTlZRGu1XhjLeDiYwGFu9av+YLZGDKsUQt5ZwSRdW
lkhEQxaGV73LQXDlaMuDQf68hKXUX4MT1Mn0b+hlWpS9I5oTfvQk2QZM2H7Fo1VJb+TA3/hcNJdN
AvMfwgxZkakNHm4c6vVg+0apuDReb9iVHso5u0JHMkj1xTwVOJURjZYqWM3ar0gX/OcE3SNGozJ4
yxAiQVI/lgMlpbGTWami8pQCfcZDx1mBtpE7RkaguJC01crGF+8/kdtW7G3346eHKeh5fprCL7Rq
OKkYS8WFzlmqJMVAX13wt8ipsS3HrNvCWrSsTtaXUO4jHzlgJUWp4BqubMY2gMU3bA2Pl5zXxSb4
4dNrvqzqGGE0HySnP8baMxmReCiUt8FdGuLXp+XXTs31imfSVBqliRFBHrn4xMKz40hq7WI2jktK
zr5Pb5L+oDZVa+vVgIMqjZTu9MsdiaHQJZT6s0HkMbiO+ZtRf/LI1X0EIrI6FJArH73W/oXaL1hd
9KzhUhxUz87CPUIhSLhL7y+ElXDZxEpzc4ei8+H5Fw2+HrkbdLA5SzCaL41tbD3qhFdu8U/VPvcz
cTnxkNrAuAOexBcj6CP76mOkd9chmJ4jSwhfiARy8GRH2pFMhDqUnbnUm4Daey2hy0x5c7fzsm8b
EqTBLl7leJ6Yy79d4Xaft1gyJFxN3OhphbuU4LUwrz7lKabypCqHPCqZata33Q4f4xsqqJ4S7Fkp
YZYvUEqJ7EAjXPLTR//WcZi56NdrNfKmslOcD/ZuWAKKcJwgIlojqLL4caDLnQZpF8lDsMkM6Sl9
2uYGL2Sx+WPPSus7cmU6X0ceAwpj69wXeJb1BhtAvO2RmzMHrqUl9S4AE4Q5B8NIzTKDGfZrlNXB
WyWsUZ+SadCen9zjG9ToPL94ZWr/gLY7JVN1JfaObYDM0WCUJD9+XMzd8V37sdN/MG5XtzZKhppF
3+C48dzOYQe/1GGM9w1aKl64ShDnE8kdXUmop+KMEcC9FvmrV0ewGzLyKOeWVqVram5IDhWQ5hEE
5X6hBfdsLLLKS01VUfuaB/Ah4H1SRh73mex2kVEnFZgSyj67GAA/p6/5JwMj0fStmhl4ORHM45+p
etiQ8sr3dNkaMdOHsNyZJaCa/bmKj8oEEN9X5PokCgJNAzgilwahq5nDg0VvG2mpU8x1M6D6MBpk
Ohaxje1AMQhsI4G/KNkKH7dC39WH1Cg98M3Tw5RUX1e7yi4El6gl44DE0xKk0TAXvdqbBk5GkX/5
A4IGMEs0VWaxrrDDpDLn7KG8NTl35sG924gkxWr+/YX3y++XV2c70welfywMLecYwADjSeiXkPBf
VbN1I8kTbxsH3/iwtuMMzU0l7qb3QjUQPhEgK4eh1EFMf1ugiaLTQULqpDLomWLEqHJP27RH0ggl
pUqqmMYbFiIgQ/qmuW0EmCxPWGSBhidXl6daBafC/6Fgff6pJlFCpJnFoUGXD2kNj085VCXI/2P0
Ok/Dd4bwfcNlYPdNewSnBsrq4UBhd/WvJwaSvroJL0Yfg38W8LPbrPpFhpBfdiw6pIGAUCjFIHB8
/HvjxwHUl44El3ST7lRMnNqXb2Fsl6LdM0A6OX60WPSb7WbYnywvQm61GXpg4HppA1E+6olX5Kkd
Oak3ipD4Et+Ds03ng2lAvahj6pd92TZntfsjhp6LB2iXtaF4DuxTcGgyrNz1ZDimCLkkqGoWEHu3
Qbq4kpcKRWMdzQTGTLuDggnYj1mBNT8ll3WLuBjsMm4UkhMDHqi1qwoXjpN5sRZ6sK3giwpKveaG
xTNZ58lPDm9p213vZZlgSjt+qcOV35rvPoo75gM1EQb0jlxlIvBDBtljGkjXP+EPjEpZpH/J6olf
VyCoff8OXtEwnpRokLKXIPKLXIw0KL0dUpWmpzSmnHDVoyPBEu9b2p3MoE0p6IBcvvrVSoaQXW/3
CE3HpSnZk74gSl+y75QksAzAx2bpqMPBlhBdFscPLP8aZkqYbsord9+msz9Co/zKtMdvhl7TN7lg
pc8VQRZdOlrY794wyEqWPOPsAgweFjm4dCWFqsqdVrAvfK+E8TUsBRtRt9SgVJsJOQ4vtWfqOd4O
bxDvE2V8xzdxvOUGAO93bfJoOFLkvqcqCmSya0QsEYiDqF69ls3PIITZcR0ldKgbayZEKMwm7riS
8vhEIajEHIXiDjTZ3fPCdOXQo5X2+uXWXFaY9hzE8lhK4FpIAJcaGwM19U2/y341PJELNSSKG+BO
aIC6sx8o2SU2g5ilNIHaslgr5nHSyU7XFeIAO75b7O95ayiF3JTc1nWLBckPxUOYOYc2Wir96qIs
0gxjbiLa9OchHQJkJXW2IE8NxJNbbJrddr8XLa4pW0arwb/t+e10h2+slQReX7+IyUIFN4DUr8T7
Q/cZTLQd7LMW5Bgk6BPjPV1ATSHPQnjp3bYMdMGV059xs46SJKs//Oxjy2BDpN8UT/uh7D6Q3eQI
F7rcgkNYskAqe1TbCeESEDon3lE68IZkwZpQIMzp+tGQnOJ2NDZHRJSznecUILXp2ZdxDQMeurfV
ym4XfctFN/auEdTBeFibf4pJQGWoKtDUr0GD8ZoG+s5pechLaOrjD1uZUErGEbNdzLAklxNa77Su
sLkGIkJm4ng+OX7QoSFXelRrs9Z4p5fIgOWFYMESOLjfvnIoOzsT2JB6dbpoxW25uzX3Ey2hpSk3
paZqXH5wEKpiYRACiCJHWFoxWkHrbEBwS71X1PEWHGx3y/UVYOVb7w+xiSgr/DHiplX+r90JaTNR
BYgt0dUekOQHfXTb8wrfNc6NcT0oKPW85sgMTIw/nBbla04+rysumqNQm5PtO80hNG6qbAQZoMOX
JDeFgbJBQYtOo53H3y2IcqHEdD611iYsFtB8dK1RKh+81hThJKcfCYGQ0Qut7QHwMxilASMJ9tSY
iuIRxLT6pykVTY9iz2b1oWW+L3fMj7jyQOGw7dbqg5WvYRyt+If6pviLruJ54MRX4+wv+N+CzJIw
+JGtOIvSH+WJHp3BwSvX3DN8ZMG1tUNsgGLuXsNcZ6hjlISBlSF+5PlAOLlppjm38O12E/ODjvCU
nG2pcJFyhq7c0T59cyliu/MbdRo2chjhD0FDBSNu3U+ywoPLykbI5yrkoTROfx10gx7WJpqIe6Mn
MWR4FwgpBHd09efZARzRuxBDk8Mqv44wH+/qp8Glizkj5JAqILC0ycrI4W1S/IEhJvsp9gAPYuz7
yW+kqs6TyW5YeMEqxVDqRhVB7Di6QIuxW4ELsaznPQhFVgRUl4+ZpfczZdOPYYCbZ98tGiRjJqDq
9F1EDJCazVUZDWNthzfiTf8xYheocjkNXTIHKRYpyjeLGioRKD/OmzUYXLphvASM4n4IldM18gV5
ILGg+dPdN6994gGc2XxCgJm8R3H2S7+uaOVT6Hs7BC6pI4XtOh4ZNuVy7sclUxyQWp697HyI9yFb
xczMuJ72z08zeXoDBDiLY7m/N8LRZm0NxhCjjuMjWlLd8k5YTBBgboxUPieINJ5JLFzXDP34RzwT
LF7wIUw3d7gNrWQjRjpZZe2PSzgXuM/ZpbaKkRYQavDr6hEVUw8Rwp3GKkPwf116sHuaWhELDL00
I7VYufCvmZV+mFem6yVrFq24PCNeB27xGs+29rCiqK5/pkKuag6TQ7HHFSfZqvzcqMHscW7AtM30
JMO/e5OqzxrwWuhCiVsYB6HCuvCFPaCbREQKRDeP+/v1GlRDUezHc0gfftc0+FQd1rSOGKRXDtHZ
7Z394GkX4ZTqxT3Y0K5tX1z7OW1Tu9QO/TLxMHOzfTxKKfnpgDOIaM+OJ+g0HIqkt4NdFZDuKePA
3Eg8g3C+jTOSPMxdM+ZIiDew/FGavuQF1SYKTRIxDQEiE8c7AwLLyqtksTBngsMl8ZzKOneNEh8M
vis8bRfilCjmu79riNGj00VEYFiSukkeILt9ChYSJtMu6MEf4v/iLlmJgRJF3JXCcXi1KvVe5Uja
Ho/TD3c4vuTqyBHIhq4nfYEdMXMqIGpX3R5M947BR2JZIU+DIucGE8eNCbZpUxCqni6bkU7MJEws
/DJVpQ1Zt6e1hP72Q5eFVfubiQoZZBUyPeNGgAIU8f7doCt6jPWs8QsUdFf/tlg2ul3Tug8so3of
cnBAeFDhIqhMACgCn3F+JFDnS7ZlnM1YKOie7SQBplq0SQEitSVa07JvTc/mA4P3FLWsbu7UAcPd
4wu7nQaDs03WSGknKWzQW5sipqjkx2VgRz+4L6o90fG34egbvEu7Va+1NSH4x8rkIvOxvgQkXEKg
xgWgXpMAGj+k7KgDPexIOHvGzlhDCocnss8UfbM9oCjc8osx2Lo36vt38RprNcp8rDVel8lE2/vA
MX7o6kijcfVEl7b3iYiZxU4KRu+Nao0ae6VxkWfHIJQtIBjh0PmPagzxs/EjlAQq5Da65BUDsPjX
+xEaiSuGMafWwR5uD2Drrnp/YXuK4PmvqLIB/OxtPW7bCWqTzGshE9f6fyA3wkN5y+wbWO1eBdXP
wyXi+WhXX1xQqwR+nzrvkA8Yco37u0I6oAcKWBYvup9UUZFUlB5P54okqRSDO87nIM42I2R/JcPR
ntIG9ICvu/QQj/jkn9SYhQDeXeqLt0AaaDrNdpk6g0H2TXKuWgPGj8quWDvNMZcJX5VjDkhL/SBE
286r0FnAxjTnk1N7sFzPOnBpkbDRAqx6yErqxXRJiWcqHgtugD62St3XyYiTwO3kOLLNu2nIt2/h
mBNDaF1L1T/wXDcbRFJgR2Wu5YAVBLr3dWtQa9nzLTXs0V+yCO2Kw4G2IMuY0SrdUTQZbyLdhhwM
7hJ+gYKwI5KldlfIqSAPH9/PwC1k+jN7XO4JR/kht4RlxpIoDVEHe0utqxszQFnW2BxWguf8XMjM
jXIW+nYJ8uF4yqjTm2QRE638B9nLJFq07bYYHouODe/n87TOPSlX+gDfGL3QcawsxrAPzGxMhU/P
heskJ8+nEA1Dx4bW70WFzKyvSRbjAHkjU3FkY8jPIyDFRrMa05EhCYf0yGp5S/3P+f6c+W7wuod6
c+6iRzK3ujYiRABnV3PKzYN0h7QMhzrPV0F/xhSUzKxy0IX0ukHBJQF/rjJ8HtFDBDNOhb0oDypT
Ci0PChnqAGH7P/BZOExsc2Ioa+vOD6ZSsuriPwyxozGl/PbgtKSwv+eQ7gVgK/EdGoL133CJVXkR
IGyUOw/DGZVcCLUXMviwICeK2HWVeiFEl99bDkdxFhTAOTK7K+OFf9NX3VTJTiDjvSiChqowjiPQ
Oh9NIdq14vgFwC5dkJXS/8JFZBGOeONl6/Zdfx6Nz03xzmacGyrvirj+TAi8+nFnRk9hpdmXSH1e
BZNsEFqaKIJU3ci/vrFuUzy3jedk4aiqGsh+usulxG5/WKE+JGQ2+BQOZloSMaYCGIa5rmyKF22F
rehSuqm9f4v5EXnCj2pb9EIZsrk3mGAdvQwxAowSR7Cwp1CU6869IAdHdd8ImJqiKxnMJX8yfk1E
hMI8UtOzNr2iHaOq7wDx9j41HG7StI1aAW/1mzEnjsbld3x0Glg+ye0B4K7TNVQB+m9Slt7PC2yr
SEecQkcM83ylngNP6+6OodXHaFPEonf5kCIrZAH4RJoB+Fw6oA9GaiwaKOYBk8gaDwRSabUjdoTG
2Hhjt2+e5kTOKJZl6zcyyTRfP+Hh3CQey1UTwvuUmIcnMZ1xai1ocMmWzRNYH4t0ec4Zec6B3W9k
cyttopyTwJx1j1utkP0Pft4upEvL3RLu30RF911ulq+Nk7G8/GTBrVYgk8LMFjXEezxUB8WjvTfm
/fKMVdCd4Je/HuSsQwavSprbT63j2gj4gn2JkCrZ98kcP0Tqs30E238SDCrRQRZJMtce75n9Hh9S
/TVgjNjJb64Nzj45W9uxNZWFChFniLSipHEkpvq1Fz5tkFopjH8pLnQZ9m0sjybnX25IhV/bwek2
DJo6KcdQ7MRG3yDX+qdC0I8ct0sCJsOxWQMxRPeO/onuzjWZqT1yNimo0KES4hFV5CWx5LXy9E7k
rZwMMYQ4XV70PyJs3cnIsQjiL38wGeSEmSXSKY/nuFx1ZWThYIhoikeGSKKQfAwFlED0HIkm+Qnp
1N6VEnxtEPamyOHCAG/xq33oAh9dlPPf4JxEolyCnRr8hMdnRNziXIP3LAoIh0L+NsvfY9nvz/VI
+PlMTKyVsK7jyvbwEP7F1OIVvsCvltdcLOwpiTsiqCg+K/ZhI/7NcqpBeXq2rEGEapPizcC3fLJn
tE5J1k0Pzns2m+1rQmU1pt2jDMSNWXnsq03iC2cLuNEWM0TlCE2COHELYEUGyavtfsYgDr3J2q8F
IL10iqp+N6IcBZAJ8p1S0c/OstgEMnBT64eWwQHZuN8fdH0ocdvaYLRQcd6ADCsBJdZEd8ayyaZp
Y27XPrOXZBGZPc+QVZURrhGeD7xkPaoa3gs8SrRjFgI/jMcrShMkdcprY38DQrdPPGogoDvm/OWc
wgkegxcTZRzNjzys4Tb3fYMV+QNz1QzNvSxkTzgxCRkPRI6PRk5kXGuWnWEn/PrjNLtFJLaLb2ol
DPrZZSxq7ZlMpGdC1EIJtQCrJx4UCpqVQdVzKRSyIfBEPmCRNIJsieMa8veGSXxX3Q0CZ52njkcf
Py4io+K6QGIE7WyOrnKKQBFwLHuwCXIzB4iWiBexgszQFksfLSIrRoPh85ngpipwDgn+gommjigy
KspGuWILQHJzMl7gV2IT3stqQjXTxLmZAoV6FysfaJ+zIBCvwf0rCaKbvHuev/9/wCbJiA5dKyde
KJGUoKhk0z07aKt508I/Kblu7Itag8SpH5tw82TEsdbKoibRLLIlfGojfdL5W7L79CT+GIg79wWI
sq31MGggkDhzx+eR2ayZsSBVW36bNGobGzdv32wApki3oIn2XEfXfMGSkn3HkyuhD9LF70STz63a
+OIUPtoBBDcObsCxs00D/DNiZl090JR8hXydA+9K9kAVkTqSXebNz33vgtxOM65S3voE1qrm5zEG
NmURyk6Jl5ic0u/20yhPUyX4zgckVoig0beouWqbzb3ajCW9qI2GWA9CCn3SFu1b8Bl4s1qoxRf3
pFhdR3jPwYx5FKRAn/EjpYkDcTsI9dDRgyS6k/AvKIMrDTibjmqHr2InBd2QIyErVwAAgpiqjX0J
exGdntEsnJ+Q4d3xU/0bb4Y4q3I5toBW+BUTOXmIN2VXV5YJ8gOVQhQoSEtODv/XWmIwLNw1rHBw
ZKQnz1Q4hZiaLJi+2E1MDhqB3OffxhgtiSPRfdGYs6FLSF3aiD+XRBj2zL7mFXnm8sN2hTsBPysY
YrlUlZLaBkz8jB1zFfnxGJtxfh8OrTdm0c9Ct3awW9r0ol0UQnysi16yXKVX51hr2kiuc/8vczb0
3L1cIiZkxLGdRC1ImIZCrh7YjNnVfjh2pqT6t/oqlLP6CULbf1xKLVN2qb66Azd8O9HlwlkGhN1T
ZaULiaQqrIZbGOgTB4w03GFsy3aQhpGYclAurB7ixgKcOXnzHqdNx4wm30kiYU7quJOrRiJ4hmpS
BvOOYWZ+dHpaX7NrqwkTQetYcz3wf3+a6w7VCmdRGKZ9nvvtXad/rOx7ui9nQJmU32EVF/8j6IoY
N4ye5R1p7KO4dYUYvWv4JjkBOyXgw1MFhDbnZsmyUEI5/YI65cJLw5KTDoZRE9i+SfprzVnKi0G4
fnKDOxM9L5mFEcS6DCgzSSHf/3jZ1g+P1OSXruQpcwKRmQCgDFTQZkRlkIVIP1jLP8V5U+tKkcVx
owVpqpkrQw/3spVe0PnqtMJygyD0jNrgDIiwgptq9lcXRugr3uuYtbYE4ztwZvgIzKAj4hNnaZ86
hByRkC9fsPkOITDWX6wAIJFbavhbkGMHVLzn6uhxHVKXvvakVQ8LBFt6DH6erFj/RogbHociRPw2
ogzgnwSu9hh24T5erWX4pYLrTE8tA84xLvidkyQYnt52iVN5JxqznAsnamaapmNXdK03V0618Daw
f1biwWtUhPKpiQbCKNy4Lcr2V78+SE/pe+czZ3V+h6Qv1pm1WDJf9N7wwrUPpuwCNjqO17vy0xxf
xpP8R1D9PHaW99Aoz32QPwnUEQfD4/ma5eyVxRhd4caPPi9ugDyomPqBKUGtBCI8gwr5aVS/POdg
i48pkqJXmIYdIwzXaRuF5j/HcgSWoBd2v5Ie5NpX+86xlvfAl4dDYGxEKlZBpJbBWCobXyN5/xnP
HSWZnzUe6vwqlxc+3n9OR3f1/q0Gu+ye3q2MwzPfQa+XgDexnxOSWUth+g9P9quBGNuEmDVv1J1D
XO49wcpwOOhGiA9BI+WE0bNP5wx2o7G86iZsM27+Gu95GFvLm+034t1oqfc109DR2e1xIVZrmxB2
K6J8W6UMC3j2uKh0ZEoE7JqsdhOTXWWkx8RtSkGFn1QED/ALcGATi8p+Mj5+7oN9sKHqv8mbtSZO
yV7x9MeXGg+jyBZpD3kzLEZrwzhz8EkN2UddmxGad2LxlNqamJE2Dx4po0A/vcr6r5lJlVQXGB7p
gx5WldAMjRrLetQW+0eSSjxVCa2qoqQ3jP16AgfDBDlujStaTXKywe99PslopG13Puxj41GR6i7u
UOdmt3xNVwzCNTRC68MLdmawRS/FxEQY3MFaEDXNTurZDHyHDoRkJRvbfUQb7NM9NTP3eW838IGS
5R4n8wmVmvl5Vlt7ctcWc4g1hPIneVTDYRYoneFj6bY7a3wNpOKh5PAiHdsNI1cpauqzUoG+L7YV
6ZzOCDMGpezRJtyajhBDJ3qjNuMsZb0pdjpzSCydx2/nXVFF1uO27zbzWWSezqoWZEibiOjj15nu
Xi6SVU4ckqZ5Cyxb3Fa52s7r1dZFSio6dlBamANjDPJ58+6tpCXb1VIv6CbXtHlCKPgUJYOwuckx
0dXquHU+tNz7JA1W8axUO4WRCeIfKgAiitUiCYecF9tfYahvzcUO/HCuLbttS5qMJLV0T5J6CFk8
7RmjdzeIN70sHRJK4kgSoS3f5ubHK06kHlRAypXo9npIZre3xsBQrrgcRIN5UOaYFiL6OJ+q5iDV
NwEtQNbdSnZlgfUKE1TCpxTurkn41nMVyv0Pvh8Q7HAxBlh1wkyW66Eg7PBbA46lDdCmdn+xI7rn
fSjoFcH4WJOgfspCDuf+871mXU/3GqFLOPm2Yx/9SS7tcrqQJ43JHlf7JFLt4pJkgV12KwHrtEYj
NBck1TKtAI1yPr/Zwh6sbW5ROzxx1wM5G06hipxGzQzGRIhXEINdqdz+e5z8wApokF8kneuorzcU
srlT89+6DaXRiTnoeQpNjdO6JuYQowzTQdELgDHVfcccLywiBQa64vpQRrMDdypJlY00Y09InNym
DL/dbjJIPvBmGTQGiRseP1RliXYA48qebgrfxvvfa20ywq/b32dVKFAfpyzVq/CFHn86U7Tn6FqA
AZ2furo0OGXBUovip5klmr/LyXB3JGqoMGFg9H1n4dEFFrfrFZOfiS3GEJyXUxjVLPxq6lZ880qJ
4MGN7J9POqv3DvYmB7oF8pwIJp6zHFjdJfs9KteKsnfVC6l/ETv6Wx+jLSyhbAgj8l9aGM4Qrj5v
sJcEP0iIWUJUO7Low5z24wwFw8QNZS7MPzUAMuxC1dwD+QAojvcfTIYVm2MGnMYUPCrP/MPl+TnL
KIVIYyOjVkFrUaNecXVPTQiITA8pYXKs/Rn/s/7sPWrRygXzKZx0TYjLfzswhLwqm9y0Kamk6zxz
BnzX47Y2cI2Hrbz+Arri7WE7Aww7W6le97aU3GEonUt+BasdA86NOkIz7udgOQwSt3YwqB1B5jcC
UkOoIzaP8+nJF3u+HHxtAoDtCK5LdQL5Y1zlbEcSQpPrgYp72JtY8xogf+1b80SctNCWWryaVFVJ
AmlN/zVxtofWd1b/S0FDETuTUHVcCM4PuN+YUCaAhMR2QVr7s6Wxp962T0kTjbh7rYi7+DYNKJbZ
6svJXNf7vT+z4e/3WP9Tx724DE1b12AVy85nletcCsmV5xkQSX851Fh5Op+wsauUXPj2aYBziwro
zXZ0JNUFCfsJ/IA69jPjUBrAha6FSfhrBf5XsKd4rWHVE2KA6tRw19gJFOJ5HgpOBotmgBrysMGY
8txF9R5Mp3RmQ9eK0ot5dlYst19NW7ugdCUhLZ6np4UbV4p8uJReo7Mn4vIXA08xKI0MW8RovZvW
NvARkzEb7dCI0KNnRLaUgukFS/4VCjsnH3GpFq+GkPgM6/nvoN2GiIpZZLT9AbJSRVcWn0+P060j
oQF5WhXOM90WvhV4qpx3VGoxNk0xob81WER4ZSL90XvN4w21EVzp2tqwdhWTUCLJJFld1wfrix/M
v5p104MznhISTMeNT7Jp25gfgqfITTz9UqifQBBqfgXfVes6XqahZHtLo2HAcjHqIskPzK24Yf6G
2CvYSojQ3qt9rOxLgKjEdd4tvB9KFNi32lCTAL6GbjTjHd/+5BMt5kT+REsbmxfTcu5OaPm6jvZt
U21P7h03rcTz5yq96ncMlxPpGdhDNr7yXcZzYsB8gDnsf9ya4tGgDvmPiL4qJ0A8Rv3OMp7E44rS
WGSJVUF4l4XRNrpsaNY/PAS/eNdYt4QZIasvM0QmNQ6gDY4YnGAncxmR9sHaDF6X57sFmhBFZfCT
4HNsQ1S/IpZqS3PWI58Erv/fVK22JL4glcbPK11klnqnsYdgcJ0pu58RhULjtKW5hOkU8D3GOOtF
5wKBlPsSrQ22qAocVT0hTP3P5xB7oZhTBxvmLvEhVE3S0gwds/eRYLkEX3aTQPcBQvkG3y4n2beD
Vz2HcovchGX7IKAYyyuof77G+PdDCrWNH0Rrgq5lGZNgCqGWpFtCvtplogg4P3A6pyYUsS/p81Wp
cZNJxjQedl/DDCPZUur7x6nvMb1R0azZpjAOiEVkkCL31nSRlSU9KRsA0JsccqVt7AepR7NlbJ/O
nEbJKYrCzTvxOTPDyG2b0sQ+eQOGL76ZZnb0/paVQ37/EBq6lWJuDdIqI1VhnvJrhT67HzUT/liU
NuPHDNqRkA4sbPq2qp4HYr4LRL8j7asbuqF/ENefUBvWgIO8BiC6IHgREiXsKENakk78bc4xq62X
NZAdEGyAm21Bruzg+/9dR2bkxxn9vWRcAXSEQA7fp07xgZZO8lRPuBKMD7UHnHNoflTIFUfAlPsW
BN6oPHiUK2Nyfz28hCfbPT4DFdXF9tKaBaTY46xiCiraFT9aLe1dtcJPBhXAtMGLlC2ocJLRHkRt
Xe28+fsH6fZN9k9SzefsMSqYIc3D4L6FqToKzyRAuYR2701IwAfsTHXhWCzbPA36bg4qx5CIb356
u9FLF/WiV7AUkQ5b1RkfnousSI+Yv4Sq1M6lZb0mabH6PBBLZpIhEms7QjXIQnuAHw1bf2JAXyGM
8Cm5Zqe4rmo1KBJHx5cwuUfeW4aZO3oR4b+LiT6u32ObuyvoicATTfAFlXh0K736fdUiyYmfdjpJ
+vXg5+Q1m4Ze9j8WjV7QT+cBaaKvQj5NoQEm/IuyDR0X8Sy7+gfdBQkkJibt8L5QEp4WV6P8ufG2
iHQn9lCF981XQ0vovoXQQ7Cs865yh5kd3j2/LxJg4vl2Y9WH1M3uNNfWUr+BWd2DH5j6PSpVbbgE
vanZdlqKbq6viK58YjyjWZGiCp6WvOEhGLdXx+Ns9+epABFlcQQQncv4Hc69yLjvXWB0Nf11IfIV
sqyTNiYGEdn+BZe+MZwXFJ1cBFkCwQEqMJnC8XluOGfAicnLxeNNuaRD9iSzLumU4KAY9o4d+phD
vJABYRhBIlkTLzmdyMYGOpc44+goBA+18JjBr6k+ZbN3tLan0PGvUyidNDO7ukShkzmarGHvmnOd
AwrmBPlQk2AjQp41jK5pvnNYqgXavD+uqvxvUBZIUIEZ6NtvelulttbxqfaTujp2tILJtdRRBbeM
uWjfEWL/ARKQM718uwminKPP30gIseOcHqT2w4nZsJoJxfezfWd2LrP/qN4eQdQHJ+jChS5IAgy4
qjUuhUYHS19BC70n1AhJbgzj9lI3g+ri3Uiz3BN7Io0Ue0I1DtfarAlS+WTRZSZPfyLNXG7ScMND
7bq+8Qk8Kd98wk1B2XIdcCVbdJim+Vfg95vEmh8RiFqNEkcWC/98nFz28jfcrva1FybVoZjdr/eG
JyQh3qjBWkLBDU6SnTbQ4C2oVfTZ6Op8en6F61zKAw30uVfmow+Q9QqwUR2Wl5kO4MHAS6+ExM7E
RN53fv7J35CaRAc3+t0GLlnOzg/MiOq1Rc/Pb4f9NsaxWBxMRoHPAfLFj+K9e751khU6T+yLeh+g
ywY6j4PsSYiXICAbgh6SNF+A+kpflHMWuOEY2VnNe1y4l+c8Pk+VAREaDCCR2SlWfURJhifAHxDk
wbo8lKg/tatj+10MRiat/ENN5NQUgwynUZNHwrGaKhlisdl6CAJMxokNX+8e9XsMA4J1TnuQOFJK
z2eM1bcgi5Uj4gcHC3FTs1GAmuQ4TaZqkL9sY4mYy6v/AnEpGr4y6Gdbj7db/2TBCMjnyBijyxE1
eXso7FXCdVgvlgKJCVqC0lJCF/JQ8iFtBve9KM9JuiGJvXsDAlKaTYhIq+V7OVEpara7r90tGXFm
sVBoD91ZDrPt3ZIVbUZ/b02BE5aCSDNY/6Gepyc02ZCeu/GMtrbox0yjUsZq+w9l4633bjK9pUpH
kqfu4j4t6Bzl1xC01WRFtPQsVIublRjh5p+XQxsq6qnSh2bDdiO634Em/PulWc24xbdWU1OA0N+J
FOkDJNNbb0tDBTDQ7EY5mo7LDO1+om+Ug3dUT8u1YZfm753SLr03e/oDfgJXUlf5EyQdxkekOvNy
qsazDeea/955H9RuydJNt9l5Xfk9T31QZMLE80AmqCU7zzGIUon5mKuHUR+NyFovGlI0Vjnc2YE/
0F3YzUQptWg+ZMvAsGxinKJo6+PIm2b5DdT2KQojuM3Trjxzq6SXxgQ7wDsy7L3uuW0LKyBklehI
OKaiox/P2kA2/PR24xMkrTeeBaFJpmg+jdYH0RTcOyG2pFfu8p2n2hSJOvklCgqltmKh8gl6ooau
JYuB7tzEY9chg/uDoEDq+OTbZgUK3HDibzo+eqDTYH7BdPsWQDG4xre8r65Feg4sPHyaHrdcWg7j
e3okJxQ21GY6cBh/lGMtimjwkhCdTq5jqpPwP/oeLjDev7ZPj+MW1HBwtWwYYtAnGo6+/ZG9+AKb
TRYMsVP2n0tQMUonVoohR9lDjoLZgvorggyML1JESaYrGZ6lscTT9Y/zk9rIPl6L2vNrPqeGSZ0L
P/ZFqHEUkbSGn1GhKWXe51AjssrwjsaPkEu4u62gqgZ0XuW1ydkT6D8UbimMjqHwKZUiwBDbNVxJ
rdb0uIhBLeJinbdkudfCo7SfDEdM7eTjgX8+RTpnjfMdwzrXMnWEdrP8asKPJaZvlDnR8MuVCuI2
dJnyBsfmzIsQRZ96RRjS485rXG5ICj9HSeIR3FC2mMpEuJaOmdsGf8sbmDKXzWG4fq+sgswsQS7L
n5IBVr3oUeWfIS64yQ4Q2DD/pjBI42KPyjwc38bNX81/9LfZ9FgKdUXXUB/huoNAFB2Zadp+BzhD
AoOcWL6ejYCGkA+EnAMLMh83rM7A6Py9v4AqGBLX7bftcg1lMLlvJc5w3F5MvheZP+2JTUQjbJKr
yQcUNj+JssdMWXl0PdrgH+Xvuo/az8pAvmZhiRdzEzk46A9/aKMbeh1kk2aURCZN9kcKW+H61R84
NsFG7gaKs01rufWA4guwj0aP3X/ShZr2LpViDBux+bSyRSCPVAijW1aY7hP/lOgu944h4Z5yR4nU
i2UzyyEzrf8XSeUGbQlKwvRT2K2N/6jkLAtrcFPE/2sZngx96oT5npVMWEr7KEXyGGhncCpXOs1R
ISZkPj6rQaqJ5RRvzQb7e2WEXENL5Q+0MFpNO7wotR5LOswHE6dswNQ5HdtzqfIn6ogdRjKH9yfW
3xKCXcjHavFwyYn7o3IH7H5NYmcBi3Ln2UkIG0oKCcKGZzbB8bxVfoERDioGEVBLIi2jIwBc6J4E
AfUYbUM4U1/2sE7Ey2/C1CpjxDAbtGh4M64iWdPjAGNqEnPMKU3ZRkNeaIoSqrdZ7p3z1tVPCpz/
ImH33z+CyRtpfD6kHEISKF2Q9/muAgbDBuISsJGU3uDmds+mbLNZ/6M0mWMo8uq/rUWcELHMFOU+
gF1URTLa3+Vn8k0r6dYswJXeL2m5XtG9udMDWc/Q1h9DIpAIMn9PNouGdWoSnOc+LkbGMVAw0mJG
UIgqpjPRAlB+l7tK71ytGwUi89hzRcZ/1eSUmYtypplcXjLd/tgHidxLmDyOPXkfxVJGEX3RWgOo
ZmdM5W54qpk6C53eGjWd+TaZ40aEvaY2pgYtrQVepMCJSZoWZQ8TZHtq6SOBz5RtIU/TGHwuLpFl
Qo08aCbQ7aqHQBBlumXHh2X9j3atlwxk89G/UY3xzHT08eYvISOlW/Oy759QvIxPV/mItHern2wg
TykBzokfHiXEN8pqSpM4pOH7G6/MHItNCf+A/OCPzg/fj3Kj7YW0y+pTrdRJB1oO53nvWbL/XsX+
DwdWMJias96gR1+KpM0UuqujxuZZjl/HsXbWJPBfp+8otIQtr8ys919FydBdO6QhUigiTOqPngmD
PPnv2kS/Lam43ec+FG0lQb9jrCnCYIkKk9NZzjX4nixV4LaJfiHgd/pH1iy4ywshhZEttx5HnlqZ
O6AbS1Moj+Lym9WElIX5B5j7058LvqCY+0g1YcQGQSwSfv8RowP+oig9fmRKgn+qPL7eqHRO0c5t
ywkx+/kp/kV+2RxV70brcPLhwjIfdYh5Fadmg4vPqhacABH/K46ZmJ6SD0FN4nwQ44C9WM10gkqy
Ilj/SgtZmQ03xUGcjQBglwn7xppU1Wl8QXmasIBuTU1LdSX8w/GtMWag5HZH100Y8I2ioWqQn+XR
dOl0lX77z/B7rs1QdOpsBPQwl4UrNx/RrrE8wX6HPNbrZ9Yu+fsxhZdwUHiMdSNXmmJ1R8mrr74y
slKrEW/S8Fof4Ry9q599Tx82CV0dvFlWxItsn23+VYapUvYIQvcAdS/59lLvF6uyJOghjYBwqD48
6Vq2eF2DDZDSHdBEXdSbodpnkzyWq0IkfJ2XlK4KdnRVvF5e+wGBnabPQE7uWOFTNx0fC/6wkTq6
ftaQ3pat+9oSMMtElgNeX0iN/aAToWdund/41lccsYuj2Sgb5PwcQMaAfC5QpyslnPX9Ai8GXA44
N3JHKtakVTf3HQcz0Sh7t3RnadTr6ENCJRJktsBJjL943SQpD/DBDrhKZq34qqbKbc+kzreDLwd4
vkzW4aSEpIr7wv1lg+5WoBvfjvXDlTkLOQO9UopAeI+xEn2bZyQEYNH8h2qXGofcJU22+N76AZQK
u+PqRAQfSZLL67tYHmOdN4q6zMdz7RB12cd9nO0Ntsfo3wTx2us+unUNroneaqZiK7XtAMnqwuob
7q2LjsE4//0p9dIQ4xbQd9HT5Sws+SV5Kpk6ScefaG22CjjF6K2pCVgbEDZLzLJEP1xw62M3D3YN
7CjXKzfEWDGUDrWnxm+yyiHGXVxMFCSW+CHZN1QEVMn69iHBJiAm2MXa39felcAJt4LrPQS1yrTX
AKsgk5wcv9r7roO5k6e+w6udJjFkYC5b5otpTkVcN3bvPEXWI4OldVaHn0SHb8PefhOkYt6H4pR8
jYK6OfLLxkMq1YZqbLIGjfwK0iQDls+suah83g8GIJr4LiesGLn37TT2J6qo96o/HWGGiBkGZ64a
XrtAAmcgNEnfCtnUNKyUHTXl3G4mdqEE+f1hbjBDE597fZ7KStYXsw/W8kM0e+bZa0pjEBNSKZJN
UCfdX1rrU9snwfvt5l7rz18ltxdU2IFeudNGDfJFRk8qSEO8+lQcfzSk4C3B+P8mzzJabDUbpXLI
ikI8sXlbDks72FqliKZNtE1J4ReObkzkUxOAA28eSkZDf21CikkND7TKZfdr6+fpmgxnuYZdYRq6
XTi2hUGk2g4UKLSbJ70FKW7wkdW9am96Bfxj+JdGh9x72uGfmANz+fLBRh+Te03V1xhi7FTK9je2
orHuYMeCdRwZKsDhilTIsKsNOwBiQArJ8LKxMS3DlpxEIB1L63Qh5yVtwc9j4Hx32sGtlhOEu5MZ
GWsNJaMgU9bQ4/y9xIg8TylpwMjBSn8tQyZjvDL2qwTvScyx78aY+oX3X+pQGPVteTEt+BbN3PCa
vpCn6OGDtu+jjkE7sZK5IKG6MIpMJvO6zEET3Ng/d+0SvpgB+s8bJvziytMc8D1ZAk9b7bdg6tLQ
VCHD0aiUZeL9RJ5lzSrtOOgGE5inPSjtP4RerqMch1DLGcHOXbIiTo3mOjynUqHsuIgnPSeszznW
aUVwIzX3O7yYNeY4I7k0wr0cDBG7SLeL3U1D3li77g7JIp1kTv2WJO6RW4AmHau58L/u1WnSr+Cm
aqkXZRUbZgB7IAiPuszhLtbqj+nbqHlRRGucW9n0v3QCZ17bsQnLKqnGOQAthDAJxx3gf6Hs5mXR
nT/VSNgtTIDDQJbj8wR9a/dnlrUyNsjcsuF0jB7B+4Ysctre9QBJoVakZQB46sxpku0ohqUOa2Ju
swJMtvCHImq7Cm20/3k4bYdSNj71hfaYBbKWdLFoLth0jEiD2/dTQWQm/7GmGMFakOxEvhQWAoMr
+6Iu4eNjMUj5SpNtKefacdmugaPIFAIfZeXuU9exTrIHjlvntWnu0qFG/ZP6aia8mUYd7YMZki83
cc/jSrQqRmathYzZD8rALBVQRKyg94rw1Qv2U+HLzl6j3Gu4R0TA7uUAwlwh7FBCAc1n5SAxUR3g
fxvGyDrqZtEHpeKgijvwnreSkqkqkyxujXV7OsRM1aOB4V8Se9ZzzR12cbDSAS4/gbBX45JFutUq
3YdgAlfxEVVnHwEBGzPaOBJoNMxKykDAN6hvzRAe4fblk3C4tH1745x2Qe46rlez/IYhC8lGDMOq
xXxqQboAi8HhThcjutQpussjZ1ID2KJRX8uG0Y1PgvEV/I02QzSvKlojnIjSgz2uwVtB38DPXMUW
Po9Vks+ay+Sb0RTm/ElebTMI63lym9f52zRgFv8k1zVO7o56m2Oz19Ag46KyZ1nHUCNy4MGla7jA
5TBR4evCJpVp8z8UmYggIersOceCncjxYIP41DfCFKQxd1/6u3/ZJmWr1dkAUnMnBnRADeoyLSjx
oFBboiOA6GFofS7V3WUejbbKsNGETuQTvz/CKf17HwB8wKh/iSJVk+KTDf7ic5gZ7yz51BIzF0DT
xaldeK0BMU90d4MXXY1KUelesTBqiYl57NsdrS3R+hQB+vjltO/p7Lsqy3O4XPeESkLISZALgzGl
JjG3nGIceVTTBzsJTrzqfmMWJTcb3UJ5zEW0x22oJCgIwF8Qn+7UWcBs24lFVws9sK1vRPJnyDr+
QLxp6vbXzPeRlh7j6zou2VXnx0Dj/BkClXftTXBLp/eNR73Uy/zRont1CXGX/bDE1pHf1SFbO/Ml
yA2oU+zAdfZcT0wUa8e+TE0dQhVANYyKE2bNF7jL1xhY7iT9fTTHUPnpeIjDTeP9Vaj1Y7cKrW+q
vZXSMiC/ACifas6VYEMeH8Fz1zicuspfd3XB7KUMnQG9yuOslV6LNYyzkR2CQxElVOy6u9iQAKTo
yS7zBNmadN6l/XmcLT50Oilfzib4vt+jI5PpyQuUuCgmLyMABcQuGXr2s7tdnXs5+APvUmZGkCty
JTBgZKdREFT7bBOKSz346ooAIE+JV/P1EE6QGW48jd8Zkse/EfKsdePclC1aSBEIA/YSiqFibwS8
OH69pQn/BljcXEvHxzZaRg3l5FowDjiyAiN3Z+6DCKulW7XLWeiLdNCQmjmJFZrle/t9MqZjTg+W
tY77JFZDMhWfVSF4A53JtE/MnK5cw6WvtF3Z6eYJGH4F40JOykmBQt7d+vcROkgYepdJBItm/dbv
OzI58O7rHi58JLksQcmvNQJYZbJdTLD5jdvii1as1cHQSU2IYSZoBCYlGT82/jFyGe0njSZPwnux
wjD6L8E59jzsJiTI5lGqOrsoDUxGMaJqgpSX88oicWc+Dhk74ywkUvFkoAPiWhvlFRYZ5jvqizBL
Fjh6TBvNjo3yECJIuIwgxBi/cmsLzPp5K4+6WV2whPxUJ1EcqscQGs4ENTNX3d4vAf2CoYYkf6dF
KeUV7ao0AG5MwliX3Ivd4cvQn0LuXsnaThFT75xxa7ZGgtlUtJbeZ96PB1jN+uvGTPhl9iLOFf+5
lbNvzxilIKQhMSRqslzOs4rRW0niy7gFN41aHaNGswVq8ktocUviu5GHHeYylPiHhu3OBK0KCusL
ZrVzxeNxT9GUvI5o5+aIjFoFgK379Y83FWfZ4UA2xXNNvmUp+XYR7uCIjMiyfVfPWqEsb8p4qKmB
9jAJg91eUdKM/dM7qot8rQ3g+1pAyARcwnlPWWelUlCTJxhVszstLD1NyZVEEpPLZmJQ26sQhkM6
oEun4HYLSm7eeQCb1Qmt4h890Ca0kRcoQlMqFg2TH8cYFqr/xjMqFadYENVg32pwH5JXAVxEB2AK
QqydrgDVAudVcRIPw6fhMJ/+4YPkpHyORLsOzODUKTHhRdLhm9nFzvS70tRCYgf8Dc7d0EflWofL
EKKQmm4QimoxwfCIw+Cb79DM0kz+7pL372emKVKL5VtwaBEuQaCOB1QzgyNI1F+cVAqyfbAuwFiV
NVJUOp+ql2xmYOl8kgmJ8+MXDaGmDGa7XdrqsOPga3MSEY4za7Aw7+FQKmQOuKvZ1gTGLgUFU8nh
7/Sfk45S8jAneKuUmWt65S2d0l64vpYt2SQliswxDDSWGg755apLS49IN1CHnTfY06WwcyCdTZTA
ecG5u6Skg2nsrKzA9nKXAzu1q7LfiIxQsrWEtSwyKxs+xsFcbiXP5iH6dlc7HWw2qjAvzI+ZiPyT
kQjSpTncoWErVFlBv+lEiHk1WRUYb3u+BWSy1ECae1vY+El/6UQdbLXiC3IMBPmokIqarNoFG2EJ
zPvKjLSoc9dJ6VEEiUEVUrkP4KTC+gLeY9aMKsruRJTPIHLmtna5gHLXHjM8evlEicK0G/CEDzB9
3hmpJOTYZSHaBClgleeMUjSlXnpaAKbmtm9ua14/lx5kDjXtXmdILy6mwn21jC7Lglr8M2MFWFp6
gzX6o5ACiGEwzc2CnaX6xaFO+bmukGujuUF41bc1zyIPZ+7ZICo7meYzaILNJy9qeY2zbjXYJdpT
/bzYUBrkIhyWqArxoR1GSuLaFD7qk3iNtmdiCEIvbsYo2wh2iqIP7th7FOSNI4VgPJE+Q1iTgG3T
AM/DfeCH/20uR7WYH7FCDoFBHEH+NCoY7X/jCy3vqlCo948noFn/hBseBZg5SrZXEb9A6K3flzPV
kuv5X5gsJ38B6IdpLPyN6ccAjTYfK2FjNmyYS+IPvqrq7wmkkHnZ5sLaCIyxminZoPSVT6/8KVgl
q7D5d57a9Hac3GAjgqZwLqJei5cAEepw8Eg5YwiV2pywRcReYpvmKJ8qbdY1xCYhGnWApnwT4JUK
VWMYBFPzrCntBwdkFpHtHCEPK0REIsQNsMn6QdN5dhRk9x3dQttYnDB2hLsK7xWWidxPLxtekivq
EMynJ6mrQd7tWw4F26A3hgk3SBP/toDoc4HND92Mzucs3h6/LS/DGleq4dksus/9jC0Pfqxt0TPi
l0onSes3BbIDDTfeFo7agseogBKIFKpA7c5lyqyvJAZ2QBLtMNdMzzojuzqrDNihRoXxfHd9KQv6
S8WcTZ17vAndFI+gQIXEMOrxKvUMpRDsmjHm22nw0FVsbqmEPejpXchHgrzoybS7eRE0/tZ+czo8
Phmla8tlZsFpS5pea+DN8GoEteVlrVEqlLVw+e9R9g858oaaL995rDC+AhsRBH7wl9ovKt3iyKZ4
DJdGKmphlnKzzPyyFinFG0k/14EmY+kd59+gW6bXYm5ikkyDnliMA/CjVJPehIS4yRKvfsIMuq75
b+MFdrF9cLU7kZ75RM8nB1H0t47bfUHqjvSI1u07iCP3kww5SWV1lQ3O4BysPWuhoyW38IObGKuQ
xiumwuZLPmW6B16uxG/5URxbzVYq1v/9KImWalj/HnVSLdRBxWnKjL/6synuxxxOMO+7GNoa2WLJ
BfSxhtb3h7zJz8AgK1jL6e46SOBTpIaFapjREKlzeHYKCgH5cd45qs7F6USzx9GGA17n4+3VDL33
ElML1sb95mfBofi+8YA4m9+pjDeDXlO1twWyFo1npvq630JYsC5SKDFRbqCg08NZvkLFO9+KlBRJ
ltgFng208+W1HZWD39Id8vEC7QWRxAuKGwHEPDuFk4i3CFRWJTTJU9rFoi+yX+fkv6L2BIOmGZET
+FBMNBU9DFrbKN3TEomkSbc6xaA0xPnIoQaDXC+CIizgSWdFcqa2FhzYTd7D0Oz05J/miNt+dLzm
QoJOMCaRFrmEFizKu0Tt/B1jvafE/sBALaxE98IvHUf4Ti4+wNrWIfQTrh7CICOPRxNz1iS0Fi5w
p01mhtHBRf5F/H7yXSIkK51F5jd/I9yO66N5uihH5DnWrt9X91ySjZV8Tew/+2VoyT2MVVMXEe8C
VV8GzTCP6PvTPQIUbEXnebJyCyvzGiEosWoozEabXyHEwTSe1Mfsq+6+KsahKNc6TPbqDWONB+3j
58xn20D1X2JsV5lvVtQMXlfPS3QIx1l3gwrQ+PLRYmZo4P1yBSVngWMykLDj64ZXFpHMUBNkN6zQ
VLuKL9OjmhPglSUr8y8zT1+dEGqQN3tzSlerzl3VHJsVf0Y62ad+EvTPJb2+7V6AMQsxeKTXnq8t
3yLWasLG+/LXJgfEoSg6FB4OIoEJCjoj8JULyQB2Fakg7IG9dQ9dcYE4K7NEZHqJImv1VLumvb4T
PsC/BoxwGkoQz86S6/YfbEGit2GbnCPri1SlwNLmmJow+zp7RCiPkyBcRvEemdSqWltvn6tWHdg/
qLupqqh/zPD9yaPC1fz3uKNrtp511fYpP2qSR6Kfevmd3nO1iN3jETaVm1v8sc8ChbTE6Neb/Z8q
O+S8vdu8dyQga+5I1/thEnhr29G37txJrhF1hPh7w3lJsiUX8YDaRpFhyUGturqyd214ugZE4v5i
fXCZKUQRbwkef5vcCaAyunp7c+5UjcezGbbOfF6fSEfQCM2W9gk9FuxuayP/QIUz7/9ubCMcQgmt
3kKsDnteV2TGTshIgnNS16AuqCnfI3EQrT4N4OjYkgriFxHxVrpORUwYf3mvuYxALraBnaIvqDpT
kxv2L6nBjOZ/IXZm0M2DLOnsgzfM8bhNOwZDXIFZMTR7c1MDwyBk1pplRLstzhUFsmHDJWuqTgkv
PgXyJEFJLoCSDNL7fKEetXBpaOEj6hfnw/oUhr667XBYnMMiov2ml/Nq/Beb4jaCw06Xmfg1xc1l
TyFEFA54LANG/iPXcegj+l6NR/UnsocRHLJ9t9J6aE7Fe6fCWhx+VrCo7b7dPvwSBILZBIO8P5Jk
/DuLIrnMzkCGPbm5DFkodLJhLMehWakOoa/XQFtQZjkO9/QBYm9T0plYyOmKmzaO7L/0WkkkDkn0
GwhPRQApziThoFexbJaknG9vv5DlYJ010J73R64N+41H43w+9FnNBogh0wzGUa1RdxZt+3U5PRu1
IWE5b1sM/B5e56hYxsFPkq1n9/HgRTH8LoQG1DSOIFGvxmDSIvSyABAcBptoSq9Qh5+ru3ztXPBN
Rn6UhvK2l1LOVswApZdc5qbgL9DAw12h2H/35S0zxf6WMP728FT5VAe105oNgw59/A7oU8fWsXbm
xMIAbEi8i/oliS41Z54WTM5GVmuuTeuY5UJfFgDLSloWlnYF9OCxbItqeJNjBq4FCBfNDZb2jUkv
GS5Fy0WGvYk9azgZALW3svr5klCjtcUzDZ4+tQTLLeoBfzxxiaT7LNAgYMOAa8Ci0TVPVfN3z+cU
CW0w9iJgGueisSwaA+R1UvfeovdYzenrR40/cE0ymckl5WHxhM/uoKg6e+GuZWPWlaS+60Vzh0n0
0Pt1QqblrntHILV2wKOKwoWx0oS0XdQcgHuJmkiBF4sYCJCMZ98+cnobDRPRK8FV+Oa8E+jqciVy
rW2nF3AE55MgEA+QPRsVHucJrd6g9iMrUTjfXJVNMVePkxOWeL7S0s8NZGalMLMjygRbO1DCRCwH
U6A32QL9Ou0epYSa6o3meH96yMh4tPSI7AINQnmDw8kCI+awiR/hQLviEIq3wGKuCZWK+kLGcnrR
RQhWaYTaJg/0WNswGB6jFWpmP4b4xbDkAqLXn5n8M0zVXZ003SyBJnt8XFr6REtg0gzKcQVJXY2K
0Ce/BLyL3YjG1NORKoBEDp0S3dnAqdguy1fe2JAQLU/uQ1hQlAYNMY0zTRmLSL7A3xv0aVsANr3g
ocaj+WF0x6eEQgt6HhqZpzDDlGrHgQWSxXA+Ho3qCBFyQTaLMLx0SR+GFlxHsTV+Tg5pmgI6Ioi8
uXmeEznt/L+uVefUDvewQvSqgrEc58jaoueFjUP8fr+8OBBM0jT/d4qRZCCaKGeB6LN5GH9XVofm
v8Ez442fO3pEhVnANrb8TI+B2XjpIQ5CGhlir5qk24f1PdW+3C+GAcoZNUA8hIw4hLUbfpYQqiSL
HOuW/lU+ilOlCFGZe9KOox3Qgzh9ZkKDxlU1JOkY0Kltv6Mc1fjgj8+o/pS/iGkcXFoSVjrAS7ri
quravV52Q0XTB1mYUxIWYboGgMBT+5o3e4VvhaEY1f+1CJ7nxkLFpsM02zOvmbjsutxAN2xqb54V
VxSf4emo29KYRtHS+Yy6ywjWJW7CNFZw/WNLH0dNgFroPB0NFOp1f3kASK8dADO9KD7635Arl8mp
RccgHRhQoU4GKs3pMHDDY3sF1LyFrzIjLM+t2u2aNSOj8XDLuv8/BJoKwDvaBK0GPWc9TRjCbIbH
AH2bkCMKobhYa8sEZ5de3o2o5RiKBwOBK40vFRfs+3bv5Tsvv9pPMNbUzIULTXb3+z2d42KR75L8
WF0osIhALOzbXMQO4mybici5kXHVHxPRVnF+yetUbmf2Gg+S0EiBQMMa67hrxXMPZI2J4RrZAokN
240SvjXfXZqv8lITGraSpKFjSJRYBQljq6xNZ6Pvz/PeIPU5ms5Tn1LhyVARJn6cdeScTKSVvenw
9C/tkNV9zNIg9Ow47DsvSeJ9jMEUOuEGk9fzCnpZOPGNhcGdTltH9gGG7WdXkS0Or2FIw5SHiBjr
Bhjyqlj8yXGVlisg8tm7fEfKJMfTsLAP6iIXXDAt+ClMbcXAp0o090v2cWle3d5NwPDzu9NC3juN
n7MGJvLJb+cPYHcyyBena0Oum2l3jpkyUtR1SNSEmZrcjGRusxoKeGPWBcMro2zLZFvcr4JRc1cm
XkPiPOVYRWtpSD7WVN85zLMJ/liu0bYaT6QRhFrP8udOPff4O8r85ov7BS4gzQP+xecqCUJZFdI/
1stKQAyvrMh65beL8PjjwYeFsCReOebTgcu9aqOG+4wZDyanpO3TYEh1ZRJKmMmr9ZnPBBluEXSp
+5Fq/Swpgzowry2cKgRZ5mXSZPmKPPLvwlz7CljpKdIb86QeLayzUJTB9pzHdJub3wYxsYv+3oWS
/BxGi6oP9PTTsoHCafLTBi0gmrqahGDyrA0Bxdbex31+A7/AwDDrQPlh7amZS9sPIjoPXHUKg+FG
wE51e4vm3Bn5BiENjeBZzmEujpM2oeS6+GcFRvDV7hatqKkz/8+9fdBD3A6NfWo4kcJIVVcoNE7l
4tdCMIddsG+NV8RcT7PM9QxndeIAiUzKra2bftRqNMb5DiBedBzfcwDiUg5Wr+n+8O3azjzG47mr
4s6YTDEbkF5ZLHYKUJxLzp7Vt4kAFqR89/GzAiUSuqY9ZWoQWM5RotbRp0FFUF/3p6dpekzsOZVi
TgLEsABg1wZNcAkmoRbwGCTSMmXT/Pb+ejMTk5YHlapmC4H5TWEBuRYZJ7W2bHKR3m5O8nORa0/m
6yAShchvOGnLwFczerBHcniESd/NwYyItdGoIad5hmoSvk6AfS3n/lHsABdci22n5Vag6h86v9dL
J8bVM2itF+8AZoD9ZgbojNi1vbsMk8NyN1Kx8OsCGV7s4usS/gKlajZSvsiVnK0BkKXynP45ezFb
yadOIrs1pwepgjyEYpyblpTIIah2rIdlSdetKqhJUNNS8emG30nlvY9wTB/qm3L2wh+YgBijGDxQ
wzW7BBBYrBvRUP8thAOe5a5ssYkOW/dIkxAgyJtxEoFnIjxoee3G2P3mxV1ax1CiapjKHLEPcf0X
mCQb1tB19Awe8EocxND7iCMbZri7WrOgoPMhhJLKPDupTmN2cJMuwgpDiarhxCIQXb9EuVtc/3qO
HGt95l7Ea5QyTezn3oDk+uJqtHXjxuOiYTS22Z4qVxALIr0Wm7vy9hYBCDc8d1kgn0ueAah1v442
9SBRfH+Ynb/oUU1xaqLNWk3IWUl1qMDcFnAfPVjAAhqr6UcOk8pFpTBCHNNtVbZRFjoHcSbOKimZ
YGLZWyg22gcazt12/wf5t571bjDneGtOFcxbhm4wyysHbVlLwtJZghG9v0QvPt94Hb6wIuCKBwV0
ZAFV0PfgvVdYr9h4MtDi29mKoid4uvRLMP58KjHUvi7ztpL4G3r/X7gKU72kNzTVxGblax8q6qjf
IUJzYYvCN33dm2HTt87JDS3+KjG9lfeFD0+01fzR3ImxDwi8ndzeQT+2MP2Lv0LPQiYAmuM9if0t
ANs1wpMYBSjDv0cuNMY/CEJocn/zpualqurLCPhcvEN5QvAmhd9A6FrFk55MtV05EQThukuiDpt7
xttuy3FEf2PzaVS0/dZrP1+Bt1htirHvHEu+7w15QiovBxwRNY4ZoHOdX4nWLfr2sa3vbsBhBna9
1g6O+BsGHtHoR7uCZZECUznoYW9ec9IKYlQOmDdTgYRHb0mqvYH63KgNv546p7qoY163IHlvcn1F
WkKGv7eDOj/GfNd7ERS3ymqqub0aWc66AIncoeKQENFr8tJvKdLcN/Dh7HylZHUvaA9xoIgxScf7
ULp3At44oxAIbOVhG8bWv2vI0/NRclJoXWHGfMj9Zf0m4wK0yPUdKskYt8f/hdSyzQ/l7UebWVTW
SJcFfNriW+cURfmkDpmTw2D9MdjUZbxGGhLSKGb/xXfOFD5vObhyhgMGPwRLqPlak58eJafXbpgy
tcHC78udjMtGidfyCa3Vu2df2KtcnIGb9cUN3ikf6LcqMOFCHMrjAzohoS+4TgCYo56IyYjYssPZ
my7EPUNsn4dBstbrZrGIAy8QOzhe7WjNqBxp05HVWJKC6Z+43DXR8p/e046KWBZ69uwpnyaOCj+W
s+YboB+g65GU/NJx4z5yfH3WAp5KdFkv58BnuEWyK1+Mx3CkeFNH2er9A0GTNlVLVBlQ72j16NkB
eFZGj7mghmC6D3kBftBx1T06V734oHwQwo69R1PaXupqLSJR5l1PF6WNVMiCh/Y7FuMDg0pJgBsA
RnUA1x/LX3KY9B46T5GBjBBgacO4htodBJdbbho5tqD7MKQf8BktPHyTxCKnKvIM+WzDfWtfhe+H
myXWX8HPf8n4oJSQl54EzQ61DN0Z/dhN97Pab8yQkDuqJE1CatTEjtYjaj+FhQLeG/6VUFklRKLF
TJr7V8QLUh5AiHUHco4KbkCoEqQw7Q3KE25rQDcShDdoxZOaGlmSvCkK0QGwpPz05wwINNgHWBe5
zEgRyFaXlqaB39T3FkESteX19Wkb1fICJU8uEcJ0kj8Ud9hpOU8pqjiHnI6V0NUnuCXrkJYyG5Vl
sLoii8SWms2fYzzbZR2IkdTxIpO0N/c81wP9o0q2GWUnv9FtJ+axiqmzGlcCBx3knkLzwxVmGC2G
VQIcksiMYXXa6MtMB5llQaSbGqeid6qGxHIF9yH0mZy45LAftAvFyR/NgeA2TuTmIZs0kN86MTdA
Zg+1sHYa5GxwaWiBQM4wKUmszn+azfmsQIOjCEluat7Ax0AtnCnqqh4Mj4SUmjAfql9kNaEuh7k7
OEvP/aLgoTDtppXJTqDzVv8CS9wIjDGVvMwX629IyrY00wS8KVxcPsP2dbc51rq0iCF/kWscAufw
jkDKNcC0uJ6/9Z1omVsgiFQYhtFVsPPZM9gwm699IQwNU6PZNlTsri424j+fqneySPIcI11J398K
vEVAR3o28Lxlk8jTVZLIywkkW3iIbNWCWOK4lpDQ9eGuYV0LVkBj5yms5KjWGgRfIbHvYrCp/eO8
RU6GjNCnVSY4dYjtS28hJMNQV3AofzxAu6lGqpSe2t0DzCVhC1KS/4UC461+0ufVCvVmDwQF4E7J
y0px/Aa3Ki8TGnikH6zlhzUPRbJE6ZggRs4Cb1nYTcxzmty1T/jfB7osIlOMCaNnV9hPomGo74Wi
5VoITqDTmKpUnrqC/tlLHgdqDAPq9q/C1Q4TMzLj7XvLGUa37FG9ihNpLW93tIRrknn75ZzNh9p3
LgAUxY5pCAw+gjsoRiV4Ifx7AnBUly5OGdu20KAFDJ2Ao7vzfhpzU5sbG/hbD8Gj5/axjMYB9+g5
szoeJPUNBDLs2aJEk9j/40JB3u/Q95LvjMWQy0jTSqLGDm/swWYkY+AzkcYUzHRA95a7+R3KcfTh
7pJ/kGtnampFm7wA4go+pma7/MUlZjSfdE5Oispn1DrqCxLjkUbcFJAOxRJw5TDT0P4Y03obSIy+
eK3dQ1dy6kE+tQw+1pC1rbRDsXoq+xZyPhNfBvyV8Lg5fNOE4ETyrYSKw7wL7xZt733OgCKhf8rw
w/7Sy3UWtimjFhtNon6eVt+w4czSvU60fOKhfal+uHviF5/XqzZfV/fiwduu/HFRzPIBP0aBN4bD
W+LVKBfljZmQ/3EWlOxZf8V/5YdX5Am/KsRA/haUXO7Czvn+TksB5X+DAY+KLrlkCeJOu0gGkOHQ
yPVDCgI2dsnVrpTrt3lCKlwXsyBvZV8Rw7K8Q0SlDe5sT7vrjw8QvwCrGH9H2+EPuDtSn/ay9K4n
pLfKHhWT9+XrlB/SvUY6YbYhDw4mN5ymtkwJKNhyxjhfxWssv1wbRJGXsrtJjgx0i5h+KeMtUvYZ
R3dANdqVovAtEUD2YEY98DgVMmJX9cdHk8FxqphCl+XU8mPB2Pr3Nu0ld7CtkUcVLD+I7p6nIgMD
9Ql/ibJAydXQKoD5UvLi4SiGqfIJrtdU/5LidLhkzf6aMcnko+XlBYVj9Tg0MSUAmAp2dUPkUoaA
iQgptf2AHBsF0yzyGX4BzC65r6G/6OZqZsmjUbexHSZwckBb2Emdf/jrS6gf5uvDcga0hc4XLrne
w5KlfN/0Kbp/wMbh6FJvAvFCy7Se3vn008lVcgJchKK6vio1SDlCVxfT8ZXkJjuzbIVaPMSL5Z2g
vfM4cMD9Vajqr+wHemVKuqneFLgd7Imw7mh6Fbz8+ozXWS/xZwmAip+nPMP+eMDJT/UBbRx3pl71
IPI3GIYkJQJeZg8d5ps+R6rMKnRRHMCT2cunXg3wifi9Fwqu1kgwTQTdqvn8eDTuswSmh5/oGRKe
u2Z2ems54qwr4JO8kfdutKR4InuLlElmefpNUAED8yCfE+JdJooyzpaDyxTnwOwMoot5LaSY5bab
uE/axHYwYHeIKWS/+1umRZsY7Ie6RQE3/TeKVo/1o4I0B/PsnNeuOteISKzWiee2vxP+hARt8pKc
sdO9qmvzNcff2wkRP8q34T34DSarF+2GGhiKyhfdXEWezjFqSz4sJauGiYbvz5VWiebSgEzJOBqt
BlZhNzDTusPPxsLn4Ojd9nc3JEUMsMzM+5HlCLVzHT5YkJcsu/8xxHVFcJ2kijO/HaqptFwXq9Hn
X1B3D4EDRInXzh/ZzY691pM18YctW3waxrac8D6RN0mgNvz/PcBEKAWjAqAqCSXuSbMe56ngZFid
EJY4wjwRnylVgruNPyegHmCIy5bcEDUZuxS1esxoOsVF7lGxcsbqT9DirP8yuZGCD+T9oFXoSQw0
pCV/eQU2s66f9RcvXjyMIzoslWA0s6WXsJ/CCaTDJBoBDLjGRps5bjDLraRi2blRJrbEH14Hgm8l
okmJt6DxAwFELCrwDmN3UdLAQsqNuqiCD0tFvIKUn+J3/7x9FNSna0jeZqFjUUaGRTytx4tfR+Z9
g85XRLIwCn43Cp+CcwUTYi/nYHtOBoztLCf9Vw+zknJS2us3DJvS0h6UOo9dc4kW3rG0mxFhFgOG
BHNrKMVDooyyWvIKPOfA3T+gNIgpi8o/xSjZ/KeDW7SmbTlkoUvTcLLs4dxudCnYdFnEpGXD2hho
6ZbVODAm3jndDIAJCMMPsjFJYNszNYq6aMqZHRXTJCMNTwW/TXSUCe8BqbdP4tEwYGA0mhjxJv3Y
Ttpizc9JxsHQ/66RfoVz+mP+smBWTo/ZtOE3ScwpIT2qc7VBckX/apHGe29/nQGJsDMbDG1jIe79
A3quyHNXRuExsn9CxPUEf9L724VwYZm1wmyskIdln6uF6BGnHjI1Q8+O3qOlYPoT19gekJ5sIvCu
a7NcLROjUC0N6WnQzCJIJxE3hyhKYQj/UnrqjSmTmCy6STSRFLQZH1oaewbfrQuEUf/TOU6sDX6M
+Omx/AxCtnm4QKcDlKY1Ws63tue+AkaH3YmIo0IHN7ROi3fIPIWItkQpMOoaIIjmcHLkq8XE6sHY
LeTj/uu02AbdDsajrJZGlxFfWcCbFUQfhggchtk3VBYSRO1ug0joOYspdrXeNZNE3zRjtE4O/KYt
TpBpjih6BfDBc/Phk+bwwTC/0tWig5VoNjFQ36l7WdkpWPOWhq9BW7ULV9Kzj9Ov/4DBVsDi9G1N
R0cetBk3TXZR1j9MFhwsDVXU+D1HfW8AZpR+GrTLvk85ubimflSWcKhXuJvNJwj/94bbRDmFDTnK
lgE/5SDN1R7/aP/fqcxPVBRtyZyYkGbofcwbd8zMvlZT4YDVG8fvJj0dHSJaTKB4vGOrCyEjOZtk
pNh4Ru8crl1sJm8dbD+AuQw0SoiQqPkZM07jlw9He8ZCkvA7iwljXufWkCBNR+nj1OHXQ63rkihf
vbTP4Oe+X00r5C1OA0oZY5bjwzckf8QgifjfgD/X/QlmcbgPCt75gSA1aFUXRh8rjFKqcYgI4EGU
/Zz4kEmLq2i/JJBCo6dn8uvk8w5s0uwtOm14/tW6pyWJYNZ0QCL+TcNvGNnyx6YzNBUJdiOsqAra
vatpJOKWx2h4ij4l+hpyX6u+50FkqTOhED0vgISBLgfSdd+gHJN3gsMw4l+Oz3p2sR3FYl6DHQU1
qpOm3sb0w8Deastqe9lqLjHGSZboJVDeOO+E6BsOOkLNvLg1yIlit/4NwfZ1/ETu7bKiy6m14NF0
9a4Ec+wiCQrTXeXXwJNnMBVsE17N8Wqy4AWjHBUXT1DO2nJwItTihmJ+l3cGUgxfX2jZSUWZPo+E
9eFk8suDUP36Be7WW6gkYVRgXo3P0MmvyGCiGwpaQIQegV/Tioer4x+UMLaktz1lTFcFvTkEDQ+Z
j/UeleXyXA4nd4Z9BqGMK8tjdLP/OoRt5oWbu75XjcRhuZMyzVoooQ29N72B79SYZyEvCu2f6mwe
Bq4FbAuZfN5R5pdVzn7eOuQzVG/VcKITRKVtwkseNpLO8FiDqRxONMTrBz9KStEL3TBvcswUJ+/j
N2QOk9NGrdyVKxz3EKaQAs6UGZR7L6d2CGxiVk1J5a5Nn4WMVf0R6pVF0uU4gmzgrNCIUd2zoJ2q
8dv9/slsrV5FKlj2Z2ZzAMB8eekoXWXcOfMaF3Si+7LBb+CvkETPCOk83T5YOEhJo+03EHJZEYgx
EPGw5ATNoGNS6cWJOhugiYmHG+fwQSFtMCj4GQRNnCW10EV1zqvfZSHqryXG0B42/EcZ0AESMH+H
b3RM91i5LRw81OJYCaD/4ZO4K7A36ySjR4EOfcZKJZyiMvAvJdwyWhRkToKDM1MAQINo/t6Lcw2A
N29HDXK1UtN87yS2HgQyXYe2Kti3IgOzr9VovtBx3KB4XE/dZV3UduGzpG9Ar1+9hi5ke8NqxQBx
35hIhTkXllj9H3A3OUTGoM+Zff1w7hbaol/43iyirqlearIQWATRsaktP+ykTcAini/la/THzdoq
W9NKbdbhNJPYws3PoVmYtV6nZENN/uzOL8U5tdx/CIOEZ+og3MH2ZsDGVIYMlHQTw7D3zF/Lk7mn
q5C3+Inf+jgQFWs4/ZNtnBHpsMmdAb+dq2Lt7siiuiXNu2dcdpgsdJXygGBmJVeK7EnC1oWslMk9
yQia/zTA545zspe8O/K1Dub8hh/VrgRh+jvPAsprixjRcPtEaGCuCOmGn+ulFps3RKwDDtpHH1mP
6uic6Ye/xkr+MNlVxbbtEP8XmEBX/85lbHYeXEmSppnPaxthbeHEiba5Q1vw+KCOg2fcUbVeVS/N
ANuKCoG5lVL8N22m1iSWBC10z8SESx5ChlPKtS17v+Uf4iXghIz47cssSjvQlo1X0ySflfgswlfD
+8OAJvFjwgsp+VIhd9ANhWjb52wuKXk2bQjNibc/D945oI+8QHOOO/w/Z6vbzkv5/L1gbVnU0yt5
fewrxzAQtJfXGx5MBnc1RTXwvbdm5IqEBasX5xR7OlMr3OH0TnTh7OGoNhVqhIPE+O2RBMwaOZyq
C0wmeSZk3odgDqXN4HYZpA9bAd69saH1ahAVFJxQUHXOadN9bydUpP5hI1wfxRLlHrbkJpvuql54
46hYla76+VfZDx0gPtoruex717KxG1kfg3yAQ8QcyMVCH7shWQfF3gm3iWwTo0BhqUe8WJdYhjuS
c064TCopthWq0ukQ941Ubbi0bg62+GyelsKegauA0eNPwnUJK3H3YpMoFrLHw0Hgdv+1jaXQj4lM
zkxOOopSNpnTm7Go7e7pW2Dzv2Yzr/lxsNLEdCNTPCYWLwcMcqTJ02OnW036REofJ5GZQrtMd6Jb
nzMVEEofkEVW/MnqvgBk/Fc6W/qeg4j1awDyxMGel4SIzB6T1j51DCg+fgGw5OoExULfw+6LoUhu
bo5UuwY49vDLbMy/zF/AoVMcl+K5/boW2Tq7D4+MQHOd8lhSwv5KNINMHLEVy7ub15YOguI4Xnhj
0e8IIhqlnxDaZ9+NuMx53cMfggprHSX793AvaxHXSRsOckej3QxYzckq8mEVR6lM4wE5ckUkSSd2
XoTGCoS1zPNkiQFh6qM2+BVkr7KXKe+zOq6Ffuiq9Rkq6IcpbviXfR+WSRyavbNfhaP0WP5DYFsE
D07Qqpu4zaduzaxxtULVAjfj4zYq0p13GZVZPjDK/AO2ITodJELys4HcgyMa4IEvi81UA/npNM2p
anrrGPRzBihC8byA3wVST+gCRmI7vEz8QipwASQ8x1D2+CLap1fTffV+uONjLIRvjHOoNS90jIq1
44XkVJtfjpV6WWvkMJPHOhs+nYMn6RDOr9MZ37eA/wjBO2BItMIs0Vn1X9T8RPcdb8/b1G+xOoPe
+nj2wAz6tDpjfJmLmlXj3gkek5POWgC90kZu1zL9aJX6zShR76aCcZVrIVWBN8Dwe6bIssU4pwGR
wbBbVi+q8V6Vxjiy8h0AOsB6XiOCQAx4zMLihy9PL0ww9ogV1rzN1yzsfKROLdaMbDLKWLnYNByu
MS3r+ia8bhzQnBGPgeWKVoVk1IzpYdmt/9BO0N4Z1fioFZVVuucVcEEPGpXZ51nS7CjMxBgZnNUI
/Ai8vOBRfrQ+VG5dF9ClZrp0HB412iowWCTbUw1e2HmyrUHdqDuCwuwHhwpznYj85K0bJuq1V6Fq
g18xsST18uVzX+Do8JQMg+QAEvOt53kji4h9AqDEtqVffOIYB6y81vwkjRHweavi++aiUJNbzF0u
+BEueHiEyGCCQL8gg6SoHGSuF+ysn8fi9JQjzA5HfahREoC19cLan6CG8bbKd3JYE2AtlMMuQL3f
V0HP9Dcc6b878HbFlguzHkhIi++A6SnAQsuutgRjOjD2QVECTOFUC/1HgW8ViGUj9wOQITEfUS4u
aFKTMZ2j8K+GR8XiKzOuD8H4qlJRdhSK3BQIwfutYLQTus34Ad56ErYNktTIazSBTtW8Pr1xGrWJ
WwYo9M9LNWytyCORX4AxDAo0ncY3dMgwItrZ5B33m3QXgQYC9QkpBFibdsw9pdRM38Ex2XR6e4Sv
rnJAXcBuafrSopTXlyZrLt1SikDVrzYyyLWjDxXouEgMtIQDVonBJxWKC3BDCCtQdIXV3pWE3945
sCQvKXB4iowuE0UvyPK6g4kT/3TJBPVJjGJD1ScjTfLiKaRq/QkQmyNIylVAmPwd0iDKeNI2pv0n
QaEBzkEiS/W2Sd5OjI/dIxl778RZLDkMrRi3vNiNkz3Uk9MDuCEoggF+hQfCHnL8O/6Y+6twgNf3
+7bhjg0dUSPW+m7FslBBZTqRM3sFcKNiDgP8VkydkZLHFepf9C4vKZtG0AbJ6C2R4aW28DI7cP+l
MpoLkq/c3OazhygYkd/GtisG/6ufOBd6OHSgbvGgUKb9vNqb7kTC5E8mc+rFsuhKWFE1nEQZG/qh
ZFIkZyr0UhlwGTGbRzmnsVTdR6wV5KxdRq2P6/H/XuO+X9ZzEIwF4IzpbU/J2tSqGamfJntd+dSQ
5T2Y+skvVlC+O2MivKOcNjtdllqxG5RpJ5zpUFYcDRbyEz2kf1dfStHYiEUDZfLMpngHG4ZuJAyB
yEr/mRco4riKAvfLoNfo8c0xorPrnsER7O4f2lIJy9IJnlDXJskpjiVhyQT/MVTzx9xtvSWV++an
2mJGUrcPSECa+nwvpQ1M08cD5lhXVyDQOpg07v5MkwPMh89eTt0pjREonHOcXTKW9rW1kN+Lu0od
/Tu2idMqgBeCD+bEh6hYDBw5pwpyw0DGwINSngJiIAqphxEB2ysUMP/oWu18Jm8EMXHQd62dLWhN
Pm0m2pykBFIxLCqEOK2hNugN/3pOsQxfAo0zpuKZTW0pzRAbkzS/fMZjhUZgt8I/8pxij7PbkTKS
JdUFRIIKlKPL48iOvtmySwv1t58flstRmYt78+cKHjQZnAqGQZKHxS8E6LrONWJV4BhluFDuUXzC
LZXWMlv+28ixHVLqsTt0bO32R8fo8gZqHHlhdxkKsmZQUpdXMwp52w3Qj8Q9KNEyKXBpkawfIAvt
JW2jw8nDp7McTJvP2x9DCbMYQG+bP67tDDVXqFOcU0Zuc9wUvHAf7chjr498eu0ueJXbwGvuNxUt
Sz4qsGS1J7KTBfAdCLo64W6/+psHVghEpInVSJKHTSQ7HqjfoczKs7ZnP47W1FrEf0gyXfU1z8zy
eDnBoeK0dg7Cacsv7FtswaLGp8J8ss7HK10+WfL0yLNtbsWjJtami+3/WLk+lSfLpaA81jrO12gs
kBzbZ+Pca75BQUrspzCW2rw7J10O34vAqrN+4BlG2rPhhwAQdf1ZD7PbPPZDSV373wkl/OZDlKWS
x/VB8np0HKIbxbVcX5TYdoGvYyXqlFNjwpKCuxAWYWDZW5blQ8hmoluYZJZ8Id3vsindkaV8ALBr
fcD+8JRxvSwKz3FZdrdqbdsp4W3lVG+cJh9BTjn4AVCpzhRY9Oi1w/Mwr0YhNSR7T2SiR/sPOMsO
Nxmi6jvqIntTHGOcMvXZ9DFipaCgK8ZUUgddh+P2ETQLXp1e89WrNOxOrURnFMsYRFZSyzzMlglI
Gvt/TCdIgoQpXbofTdqeA8E9u9MwVtqo5So6yw+IXYcnJUwW9fDnOj8lJntWTbc7sjn+a4W+Pgjr
UUW+pu1f5V9scHx/UG/4Pp5fJjwgVn7HQJyQCgPU/TFl22ZpXN+4dffxui/1RKOIoClBZmfbKoc2
M9uYV0bgil0dRVfneifUsCUh5eDt+nyXEJBBbRhr139sffHHtkmJ/PCtjAX4/y+3EZvApPOcVoXM
v/KcYDGxdru95TYCJ9Xtx78uKlAENM+TQKrUxcnq9KigVbyd6/XHITBY7lBZY0SjF4FSwTHlaPDJ
cX3wg3PjNBfxULSujascDcGcY/yAOQHLuA+1embeNBlVbK5EHdyBnomdqy3Z9nyUkL7bZq81HcLI
qYDlaOHuXKiksgQj+Z2ciT+AoWouhACuh5KZaor9clOCjwdjoO0qrcY0dyyXZbPzOjIkcDJpRJnh
Y+rEthG1Fz8BIjSGAuqYK8FPTJ78DAwp8SkYvP2XSwlSOKU1MvCy+fxLP+g8IYnwL+6gIaADg6V0
XHvd5LiFrCOC/+2iHJma2y/OiTF9gpd7TXS2ZDv0Diou5dIgrnMSwEe0Bi+ySAkKa/rTfpfxomZq
jCPlMJJg3Poj2izko9Sug1wtXFK+6k2PONEnbvgKpDmU7pwZHvSUKLw6eEmXABIO2adVWRnA7Vqt
SWf5Igdtuz8PhtFrrU/V3jE+e6XzqEqJ5gWl18bOIto6dgNZhU9VYy/68wmiGTvzksG5OyH/iuUn
lmX9iCwIzZvSnlr145eSYVW1hm7sAZrYUXWfT9heGOfDQHai8sGIqwj4F7zA4PiSTYczGRdyIV2y
Ru7DDAHvtRa/kQfmV3F5e28bgtUhTADF1PB5WDV85riqyWIfuMcTMinBaiPHV0fZRqrxJIS/MGVh
jFIEQ2Xev0Ar6h1h74JEZTJ5hO9cwl00CjWH0f2NTQuRdAO3xSuhTvoJLLYpGPCG9pawZ8ppOtDv
M04/bbYzpPXLakvYSrgcNJTmGt0XuFSP/PGQxE1S+24WKEEPSAcS79NZEqw2pGtFnVC4rfpO2S7w
/qxKMiOf1Ol8pmasu5GHC5YXRHUxlNP8tVGZnhTQjCjJHZE2j/2PzEkwGPpJ4xoXK6eg7a8r9m8f
W6oXEnf/aEyxc6uSYZf2RewAy9qJsXUVnNPbJdLtt2iJRMgG7xAkPzfvW74DFiKegX+qIMGtfqUj
Ejfqtwl5YMSFQ/mFq+Lscu6sx1nR9NeOzVqzALIOnz+BTirsnAtRYohdTx6+pmLiWvPQKqg1i3zH
W7+/Wt1kVxa354HNB4L7OSmtG+lGcvN9GnAY/VmaSpTr0ude3B+B363V4C9rCvIgQZjBuNUzt4Pa
5Nuc92WyBh+A4hkXDhkX+EbgSL0Oi42dhE07gN/XbCeDDdLAn4xcU4LPung7lxQLZRGOJKDzRUdJ
Xn6Id0JJUV2I0WZ2nIuvbj2b2S2OML5KGfIgUccB1Ke3Wt4LauIWEl1VkeMEUVYNkHRAaMvR7nBV
shXfV3Ne/TMHozuyp1+A98KyLcZm+8O7Or+4q7AcQulQojSjkjE7dNc810yay8QooA1rwDJ3OniP
wgDSc1C7L1KMOslGZmm4XfeFlYSXhbV2XBaTuBQLMkGAmC4yQLZVhlCqpFqrUIhrh2/tnZ9d/evy
UyA2++iN5nMPPTJOEOHhaKqqeZgLjS73cFqcNc02YPCMUCoBw3F0t1l8ANPCYa74wdAYj3CrYcE5
TY1GnmLl+v/K6aWHE6RCOv9nW7ZOFpCttU087uFICHWGF1T08waoft7NPeHg3IDqM3NWeybduIfR
dQGIiVV4o8A6JAgdSFsQW9J4vhnDj57wVCr7fThBUeTvRuGXRIg7Kn3FClAJnEzXDJddlyFJ2BHT
ljjlmetG+PS6aNA4FVYVP796gars8y7wivUK9TmgI0H53M0S56pmvUwwXQzdPVQtPssRwtLRAWOT
uWfF5ZA591TnulyBgeKwjHiiKtoOEZASdT1hTpf74iR6zO6nbuiKM7n4OC2EyKWZ3ky05afdlI3c
mQnqqLlHE8Pg7NOTl8jIcqfPCf166IoPL7uWQCFAuLRq1ORRs/e8VvUADrVgjvrlzKXMHOsYYyBX
2Q1Mq3fx+cDILXUA/ZfWs3JHavxVMSir+wGLqNhnqFjH4WApymCiiZ4afvtymmAAXR8jgjAQNiSh
E889DNAkV0di9V0QrI0F+67XlpjmgzTMpXHa7tCFGw/qw8qCUe5ag7wXMZQNk6GbSnKvnre5YVdA
C0yywUDtaYqMmKfFWEZSmWRnGyEZA4UTCeciUUjBWp/ahczUIpxAton3n/I95lF7FVhaz+GK1PyV
6mM6se2nxJ8OgmdvtpD0JkEu/SyKB+vaXZRwrtWP+cVSX94WHadtfnjI0yQ/5MUzwU5CykCIRMl4
dB7sCnTRGseax76txQTSCwAVwPpzoDgz7nLmnmu7/s6F6b1wUW2E41+Nn7fFag87F+xK1jlwhN8d
JE/tDT6QA6HlN+MKYmOtHp6vsusBOTSzdBGBbhmBlZsJax6m218mrsgTpaOo/SSylgOl3Qz9NOXQ
tZvE7YNZJtBzaDs/+kuywOBoy67ms0uunIPmM5lp1iPGcr07xWAfWZdK7KhYoTaC8HwrwxNKh+R3
RuEHdjHUs5tcIc+YZsFQxc/60rcTjesffTniQbJgTHNIZtsRjHF5kburF95z4Rz6cXv2kJZTF+pW
dIQMCBxJdaag4AZ4SpWORoVoX+7LtZ9eDJRp4GyXFi0iEBWxGwA8RShW0+KqTANeC5DvWDDviF7k
SuTsWxgPKFtr9hfwxQgJbvbC1Bm/6HW/JHf4r2FtjnT0P/KyDpUH13BlF+PMV1OcgPbkjLi1joGr
0DNlhEFYy+6/fXpQxBO+xMvv8pP4GsE8I9Vwkt4LZLyPkgplgYucy1vrPPFdWVI6pX95Reod2tdr
QM6nuzc1ZNeigpVD0KakPiCzUtskvye0/qXeEB+csg/Wou5d4UTL6kvpafpFnBO78e9ybVVA1lf7
v6u/B6bI3ZsfdYitc3IMPlFJ7TjTJGAoIZ1UhXLTAZ7cmuIVuzABbfqcNYoaThQZ0GknT+XR4GYH
QdCRNtefIK+IYRdVR0S3jvjfFTS2W9bC5vTqGtxEMsmoS3wJh81RQjTkkBouY5OojnEXjxRgk4ct
dtmJEeULB0MeVGDwOKQOpLYcmV6OuQzYqz1Ir02Q6c2RgzKCr8aueVG8CVp8F2MPdi8Dua6Pu4cb
r6CJDKf56uoCeEjHPrNWtf6pryIxj6sA0Wmw4gRIdZ6yJ07dHKf+ZflPvJbNWML66NTbLEB3DlTV
c8XMP+uXhwsGQEH+ClDbyZoYOa7MuHLOho/o5xCwflyEEAptzQXnuAyfJqVi77UIDcEb8IokLyM2
YU685EbrOI1Odnpd4WnzcvIjkrtX3TER7+GxCudcc5JwMPP0k3aDOMbcodkl86IzBfDLHoSSX7VM
5qydFaXWHa/CC72W/h56ylJj+ex8+Rce+dnDZ+pcrS9LrqpKMKc9QyIhVq5sBc4CcYUDso1NpcJQ
gtUap0E6vD+KDaks1eKrsqD+XPe0t3pk7e1sGbvRBoOkdXQOc6tmzCBw9iaSYnccuZAMsKqC+3SO
+7VMMEE8E7+kFyAkpO03Cq6aZ9SICDRHvv8stSZjZCcG/2tYpX79QZoLg+93ajw+PXl4MjwSeB8k
L4RAjKF2ZZPT471SarBIW7967QqiMx9nQ2TVrdOcXd5cy8c6NJWnWlmWv+gH+Lp3wUheX78LZTaL
fIguHTjdWFqM8wFqQ2jupoqfDLzpESleRq+AbadM3STHb1kp4LYMjFTe+P9LOTN49mV+1VGUchLU
H60oDyptLWALSm6oZDW3FO0ov3+idTmXWVTsSa/we59th2m2faouRhnE0wh1F43blEOXszHu+VEd
RIQ7CghK5p98+HKIR08HD0HFQvcejbqz3A4jTTxJzH5fXvGdcoWevBYgKEBFBdOBwdQ2H/Z6ZDmF
ufFezopRQjHM32So8f6LFQeaAc3Xr3UzaWW/c4FIroIc+f53XNqaS/J6MeP8ybSeXPz+Jf51Njoi
bEpTdmUGIbwK+v0yWM0TjDDy1KWtu6bJDlHz38QHqTyzknTzZehw67zTXILNr0dTj10D0PzpxeNO
t+aAKtVI/jFfE/KeBo+Pg2plKltlJtwM1BDkXJQO9EAPcRFI1twe/Kf6VD2Mtd1AyHDKlKGIUxQS
13gHuQfJlniK9oakXNNPSrjvw8zCte53Nb2IQY1i1ZCE781z/lm0HRD8kguAf3eG72pOK3U9k3Pb
+Klzpv80L58ioKW8kViiy83z+tu/G3VFnCC72N4msjcNcxhrAscIYkRoTqBRiL1eDh6UHnEhEoXB
PsGuWZxJUOlVQxjERm+zJ7kNYJfHJZNGm3+yHvUWjKeIzrEhJNxt5cQOsNQOlZTtMPxqGEkRbPrI
n3VepxrMhcf8JURGCQE9oC4SwL63VpkpPTttsMgKbk9EFv0+6aUEBay5ok0nbAfUeTlkzhlbrIWF
j8cZ9sITB9R5xCNwJayT488ZpNRZ6gLsPRdMVMf091TCUmnb1GIepXJiruh9pqsh2/K8zO1Z8qk9
ari/e0qSrq/YiJnLoACZr6uk7m2T0bRAcu2Jt5pKZd9mBxzQ38h+wNrXbEYwKc25KDuUA/K9XZgP
d7wBfZYnYecmJe9k38VrDLplMkeFGINsaHxCCGekeFyCTbz4cqrzHGNtPsuiKX6qSJQ86ljXvWDU
c2LJf/AOK6EX4MYGRI6VTjRfPC0mYITDRzXbZLA5BjUA2YhpsmyPv1IgxhpAniWbxHswgCtPtD+O
Q6ZK4GBINzVtPHI5i8gHEAl1fGFMzCOF/z79D+ZiLollI/1a1zHNE6U8gVspmXbA5lQl/L/nLn8s
H/ss6a7HU1a6JOa840FU4DqFun0iIR2GiWtO6fy2IIvf6OwQvSecTYYKujwKirxNkwzuCzRJZ3qO
mE0Mwy7PWbnx9UdsAN6kfcgZseD+ICNvRZzqWOlYXKmn79t/L1hVW+dKxpLCl2NVrETSXFnwIJkK
tuqTsJ/MeLE/mAXvYeO7ZwRM7DHUNX9TeTHNFIgPbGLMcVA99mNd9eQGIJG4s2w0ft8SCK7rf4ru
O8UAzuB4U02dwN4iiHV4sBZB+O20IVzWPwy5rG3PGVMjg2PhKHZyf8XgbE5zAnT+nVHCSLblLeOg
aMnV9oFKKluA7W+bakMITJnoqOWWDEtT/3OvFid+QMwkiSUzDu0ZdMP90CT3Z+HwewP6Lk2yDFRg
OL2C06LJX913+jdvir9QxUqvDQbYbmJQehrgEepCuZiSxB36t67BMtAiuAXbMW45lNmnXwpZjYB7
fytXLKkbDxJ1SVRdZHpURBz2WRZk2ccf+p0VLMNFOiVcrsnjujeuGsb++DR/rki2jkgWn8To8+n3
mCDC67ePq885cvB45iRsE3najff6ASyKM/auasC3o4bo+Yzm9VunVg83eIYxcN/zlwCcGdytudMr
AKKEVSs+Q9nq3BXgo+RlpAwgmGlFW6fOcxql6W8OT7Wg8qoph+sLXMKa9Pi8SrNTLDjos3s8NrJQ
HSmVLbY/7JvhWiiKHcRTFWptUPY7GnQxIRhRNKNWuWQr6Ra6cmW6wteWisehTQo1soVY30b7VAgO
Jmut7p2yLeBtiCqrBuvfFFPhOsSQt/xiCEmtlPmWPCodUc9+Ro5egvh9S0ykJ4a6hKoI2SOMY1Tj
vus9pmExBtXAsW5fUy9WBxSoU2ksAaJ5lxupMLQc0Me2o3lM1qCr4MCZIBEGSSBJ6CmyFOi+ySs7
fRkqbarJsDkwS54JnT3XqhhO2LJklA2Uy/UNUnrO/WBnaE7hp+FdegBvlNwi+KNVXEeC66wFAdvh
lsy8CpWh4SfdDxt8Jcm2YRNL9pogF7VyEXtgxtRf96kcdV0HW1qhKzrHgjr1AuYwdk8JBE26XkKA
pGfOLXnReH6ArZqTE1ETtF/2Kxm7loWchwUJxYD6g/yssVBxPoEQ62fA3w2P94v7L7GZsJQqaK52
yIYFn3kH5N5PkROPh9cnm+DlgjiuDFxWOM0bMfw7sPzzfPaVd/J52kiZyREnBoeoEID5SDMVw8DR
qWLi80AonYDdwDYOLZsCvFF3Fap7For/j59EjTPeW6W7HFpyjHtXPAtjMEnqP7tFPAvH/n3hLosk
uzZBmiqYk9+swhWuvaKoqjqWf8mN0LRi8AIklYzbxUGlS8ydkC9faKERvzaOjAbvz6EnmlJjxcpZ
JTzZm8GpZzlvGNeu8sOJHNA208+HWXIFPc/19A0GhFwhJ5d9Dx2AwK02cJuoNpp6CzHSX0/Vq4Y/
JR4dz7Tmzzj5yAY9dF9LwX3vtY0DKw9sX3SMNewcASN7FN2gIPuRKieOnBJ3pqJtpR5EVFquPlIx
CtE3Iw6vCZODK2djZJ/DVfXhxQ7YEgpZpF7lRv6IBt0Cjb2AZT1mXiP+2zjNVKVm85sYXkELYHSy
4/D+Ubgmh2OX1TcB+pT6/zf5e7CwgGaGdjPgp0rwX1Nq9ythZgvaufk6wXK4y7N6O+kNfo4sQyjh
Z0j5U4xH6Nf6N2eKFsPQdNo16uqVtWLjO5KaZk22TP4VQXd+iE7/a6Mq/Bt22I+Q48/b9qN4ZqWH
7bOfxbMuVjkIHRSEMKO1GeZcCiGtiT2GOdp8NbA62vDweqv6LBQC0Dn601vbQF8huuISPnD2wM/X
GVxebdErdLnnTs59IX4ap8e5bM5b3E1VKxOBN9VUWxfDUwE3jhEC4nkALtDKPHjCsH9mzdZtg4nJ
9MkZNX3RPKFk6654pWdP6xhwuI1XNg5AB7snti2t53Wil8HAbjyS/7ZYM9lMj322/ouyAaA7x2/d
Nu7fvq3yggSqpvW2ieTuVV+4UUY6mAg1o5MDz5Q3yk6hctpKLlX5GCBCVYUB5DdI3iY9u3CzkzK/
GQnG2yrRtG86zhFqEHJBMe7V7SXmL0/N48u7WXHFVBaq0AAJa24gr2PB46eOPiTkEzlZjWuFrIc5
U1GibITIQIyzEYXeUnG5C6F5MOb9l0xxx5wXKu4hCz/RIbqdLlQp2b748I2l6NEVNP/mdhIgyr3F
CTEJ/1PQNR9lI1Fn0LMRoYjZwIWFz2ShgG77nZ5VUgO4WPuYmzdpT8HTpg4m6tIJPpKfhpbq7GbR
g4yAkrBTQYz17TyF8hEOyBDkJc6pW32JbjurJPyWJ/QIOyAIKhSw7EfETXpz//Rk3HGCydQ8WIzW
Gk0BA9Nmn/V7pOQJQj7J1tJqgY4+8wKj63vKIGKkioLo60JqeLtszgS6KPw4+eE4uMQWMIxIG1gJ
cWwgQmHro2zjHvQR+QceLhcMqNimj58MY49MUed7H7asx7AVDG1PMMuvjPOYxRzkBa+ASzHZQ9fT
hrIN3SCR+vZx8BS16dd5b7ertQ2oNm/Bs637yh+df0Iba4VI97674yrFA3RFEdpo/X8jfur4tsl7
s+2oVbgbljfv4PGb2o3xw+5UJmjOLTeV7QbuFE7L0vQxaP2HSSCQvsutfQb2V8EO8n/M1wACtNkV
SS6viAw3KPW7QH/JnciwhIwOZOD6/8qDOziT4Yd3ERqU+icRYBND9TfrDKL5/dRViQEIG4ODn+r0
jYU8Ks6zkZtCMT5lhD6jZhjba7d25wGMMVsGUSCPKvwRHMdLaLnMp0ELWcgLfqiyl9ES2klpsF/a
CWyyc2tEGErZxHd6BS5y7bhhr7X0WB+182hAwLQvAXM9lSn846PUWSdJqV4sJag4OPC4WFjNYrKp
B7bDgb0kuhjvel1A2f0vMvgy0OneBXqeMFHb1gftAwklfMvZVlnzP28zrhAvYxOVxYxLFam2p+Uc
cMn+/ok3VI6x8Hz7Piq0CjAU8io5DX/IRUQV5r87LxJZX58UR/69ZGKxk9xY06TYrsNl30SyZysA
kv4gxTio0biYYG2nGm9bMrBRTMqf9A8PvT470iLa7a3Mvb8ia81A4uup+GQ0i6F4zT29hy6XSFR/
tBNDaAFmt5ZS74Wc+3cg5GRO/stA5TowfIanduFRMS3VfNVQS45O1ySbq9T4Vx2gPGEMP0oaY3Sh
1HyiJWzb5IU2ac92SL9ZEj1T3Pat/RM8fNVO/1h//smZifUnCNqTKD3ua631k5z9lRIIQR7D3a6r
cjH7GMeGAQ/rhlRlST80Ch4Yza8BGNZCUlhDjUqj6rwLBVdkp3+1bWt/BDxE4k3R1klkMuysrINw
vcPrrnF0y01fyRDBleuEx5GWKM5PmURZ76XdsFuE0qyLkRHX3xUClCot0tFoHFCMbM8r7OFw/RhT
MHQLfwQrMxRPX9mAvO6eze+EP0TagcYzN/0TgOgJfSpAZPoLtXik0kEXjNa6DIZahe/DRX89eEJG
RtwMBFmUheDI8FIOulAA2YMfwHd7r1LRtVt3tIX3Wcj+QnuWxZRdZk6/LI4kDY6KdFt+cHSbatWw
jDSaJBVNC9+ZYmuAOL9j30ADSO9ox4QjiXjwCbAx5XcKUiiZnmxWJOqoBtzRFicLevs49E/EXN9S
9aVuoYr4aDirbSvVrEw7Ink8aJxUM4zAVEX1D5AehXEs95X6jyndOHQ1JRFJARoha0r690SN5vHc
Zxg1MgWBl4J0/hmIkoHc0hCG/99/2QRdDFeHPm0UzPDZLpyrOyoeVP+4XvmarIlAtKbHUXVhGw0z
s/Kk+YN1kNDrMy6T8KF4TbwfgJMtVKZ4tWX9g8kPA1NxJILALZH/mBaclJ9B1HGwAa8JUplGaA2o
Ckuv0dELluNsKt+FU7pazReoqLpIA4nsvyJED+QnTivQmMcKFvp01f+tDeWCmrBHu5uy0XXVM+Tn
s+pMB1QBXi/3AeOflPvBHlc4vaa+6GoOY4F7qkLxs30SDz1akt2Kit7qm3YqLL+Q6fAjZnHYzo5A
PAb0VQZOic68fdpMlJ1MXWNuIk8+oUFxguKifCIH7jC32FR4QY2/bljdEk0+wVjP3NVBERd3qh8m
Z7RpahZaizXLZWQP1siytVNsu9PuwbzrWGqRHOt5uPaHaVJVDmUBRcPxvGSAKWHuY4bZtUTwal2e
K6aaXhYxsYSnxaftah3qR6MsxyP994sOGMWwQZLnk7JPS5UFy/ZhCqNN6eR+5k8HeQLpFlahp20A
cme/1z22kOuElK7Ezn/DriX2Z100iNlm53WZir0tPMYPJ8aLzqAicJUyEaa2O5yF/i/L8LYu+pVN
7I1aZnk/YRovUOMwXWwpZnmX9DAio179PcKRXvGn5h4CgpO49Q+WIYqsKnKWiYV3O7fTksSBsWFh
ViBtA1CRG6oY0bDSFl9mThnYw/6fDW9UDvzLbX3zP4ukam0flwuUb9ve/+W/xjQYTEUB49O1qVsT
Wt7tqgNIvzCD6zl8OHSH/XI+Wc/4HcwsM095AfqW72Rl7P0y0SJrCjemhXjBHiTtRSj73tt0S5yf
hFhrWzSE486yBmRZD8wE10ZnwF6QwKCnPJT+A9QHq7yHGcVC/pcbXEvd/yVysTGlqrmPv32dBLo8
eqkDuUZdrATVqsg7q0T2BVJ7bMCmeLC0EZE0RXRlTXBqngeP3fZ/ZuIFt28ODWYVOvxC4535qToF
t2Q1Yn4a0vhD+pjiKcbdR9fJIRJXYh2ShO/Hwqfa4q2Tcjd9iZYWtHNWLsKOp53GkVD0N4x7b5oC
oZR172OGzcl/mLtpnEo9x0oDUDBbXIfVNlV/5IURpZP89CIGZNoXu+6MYN46b0BKfvOsdH2a/x5S
wgcUV5HrXJX/vctckUfoAvldiLxalMe1smy+PjAZEFm5cibR/UlO8ixkbnUuV5jaWj2ds5UA7Nf1
5A6WWRTDGO1/zO0nxRFuddNRx4OzSkhcM7n+fygm/oQQQpceKcnZlqBsHFDEwFrNjsGx5U2rnLS9
G8YkEhjus0wIZa4Qy/EKs88PrdTwVXK3GyFqU2/zP5bfEep9+V3zAxvtgRU5dFJZfeZ8TAmP58RE
0VudBwHk5yHb6OnhInji9qN0A7ZBfWjsGAbKRoZ0/AsQamldsuiavGSOpMa/M/uIOTI7uFkt5faU
eZ/mfvxz8WtMnrc8FdYXhKU19euSNBCIjTlRLK5kutZbDG3rImah6kS3bCnRwfdQzOCk3+aA7dBC
7a6xsG8JT55sdAc68gIjnTgQ9b6Rkxyn9VViM05tqHiW3YM+sq+eJvj+/sfmIIuRbLppn/s9g9Ca
xLnw/3zuCI/cwTeNBAorS+vU0DnzwAIfB+mR1TOQIr/Tmskeg1kzU5ECharElwCLhAJntRScJwXm
iQG+4UYVABjg/LhKflZVVTGXhZJmiSb+S1kLRDd/ay7L3z+pNBcu88Mxr5qOw+kF+t5oF9h3RnqD
FjQoLVa9G6VdCZzXdUJIhulAJkdlBVgZAWYKru4iu5suPW6z3+WWKKNdnaO+9zRmFaIQidPtt97K
Z1/7ECFINWRDyVBn1Gbeq9UZw3XmUXwVg4aVq3XhZC/ZosEvJ++9JCDx2jY4u5qzzHVnNuLiT2N3
iZd94QuLFnKbllTN/I60CUoPCqS4Xc/LJuHALo11nIACFDzYW4gNecd9oPLEUEwo8KwtoaBWsheY
iJ4gGzPAabDVFLVkGiwDGcmbs72o4xPPY5iWI1vScFDAWznpeMQeBsV4eInJOSiNy0FfKAbT8EAv
zzp58K7oI2cqdYebWytTjUxUWuE18OXi14dcOFMndNzcbOvOW51IOodTudfNtFE+jtA9JMGetjGT
cyarSLALzrJvhRn5f33k4EM96MGta74APOAmSGsmElhdJRkuCtvXMNQBXEGSQwphkGw6dqZvP48q
KMnbYviPMUe/xH8gwwKgBmfEMaMelM7HazFPQa4qnRtTb9mJPBsBAmy8BmovlnaHtIcH1jtqwCb5
6Qg4Go+s3YgeMPZqtSaqUTEqOxwDnntsyQDcYVMDJKt7mUms/OwKYt+E+I8x1Zbz4x1TbHrLNBR2
NkTu8Gb9unsR/XnKjiUTWzin8zl2QWn5WAikNt6+HXLEL7RLSsBhSKGrfn4o2e49WTCJPFFQ9pc3
QQkmC9mh7qvhPx60A3WuifO5k3sPyYg+Gzap9w/UnR48hsFwBjigCUPY7VwpPRrgIuggxernp6aq
RlPYhYbN48p9+Twg/O3oGtRX8imqTtqirSMR7Z1GwmQGU9LRdEgBTziJFofieYajfMLbVb5DT9I5
9Ri5xQJMEd6RhBDEIkNMN1x8j8akOdLV3C0nvzPDcOAI6uv4JULPAfw8jkpW/QRNhMRCbNyd7OiA
SfWUDS7f+Yx7CMo4ulbX4aa3WVM1pfx79LzmXONt8nIaipWxrRiviaNtgQ1bMtjbsXqSFxkM1V90
o8QwWcOwYgZOkmwUJhlvfup/WVn8qXxb4v/Gi5mqWBO7IzkH9ARmphIXw9uComNswrZSTOdPwmt1
gZ8SvzIN4zG5JH1j8IisBvuUByEkDO2L0qJrcmZlgweIBWx9GhKgkuNR0aqyyjB70FvsFGKqwsrC
TUYB7X59WYgllvIIP3iJHRwyTt6zGed5k2Cw7j7nFPxheamCFv3CI1LvZQmZq3r/VZX8JmppHOlq
QnzOk0Lhp/OKoDhpwZ4tYlslHgs4dJCpTyVaBxk7PHIC4KPZlfGf1QRN4Yzq1uh795fey2BiT/sU
GXQIvK1pQw6LD0IOyuKbkPt44xntKT6TN5pvm0eP+8nLdMriOUFhppY0JmTrZ0dZJWjNClPyx8sp
IcZxQtCiS+13MlvQLolZYWnj27z1AAhjV3qyDJ/q50HXtVHUDF/ad622cBAEav7RgVi+V2v3mbKm
aeBwdineCQK317Nf1kIAtilrwTDudrGQ+VSqgU/rA2Ccgwar8TiUfPB4eQ9j4FJwmUFIbuDhtJkh
MUFycpi7T7H0/4m8pJ7r5oAAV9IheStm6zfjqncMQnGlSHm1sebLwJ1SlgBHNx2r6rEZH4d4c0aP
bmHlElOKIHo0DKqm/Shs5xR4U215OcVyzd3hDO6vt8V2uAC6sAw3EDlCqcnriTsWIWNCFCsKd8tr
SEXdQD/115BogAzDT/Wg1DM3zrW+2SwAxlCl8QRJdS0ghRq0J2YAtm4B6W4JpKwtTCYgQ+tukiym
Evo/MCbH+1fhq3yDof6zwqZv3AOpkNaZV3d8to3gkwiOV0Pg1yQgUzG5H678az0BWn0tVjbFER+Z
3FBk0r0m7mBOosj97cEr+8E4Wzgna5NojgIkY6fqERSgBFKZD6V7qCTjDikcuLMt1JtkrCRptaZI
1IX5PpRIVLHtmDm00RhDf/fObPw1NUKCjY/QjCGG7a9UQOjN7PzCPuB887qKjFJVBw881ixpiHCk
zcX8vtvmxO/qA0uckghe1XDvR+R6TR/Oua/HAzWXoutJ1TduNTf5qQmsOOTV3NAKs/wdnqyiLY7T
xA83P5tm9VrbzM2QjGwfhEYC5Henm9/RFpA894KtdG/zJx4pTEIe2KqZ6z3NbJw2NU0BOLAf5P1K
Eyte07+4MWjWUD/EuQgpqj+0NnCyJRgUQze4FKoQzNSWYwqV3Xb3y/PXrchJ8vv+Ls7CFC/q89gd
yq0k8suynT4wlyfePxeifeNa7IFXRSeK37OUUAwHoJxQhiaiKN46CBgWnXc/HCxHDQGNfPMPwpuj
y9yK+4D65bP3a4sgGN7pS8BR4W6zF8cTC28eLufcbcUJ5zUpvQuzxPGu70VU/ImXT4S8Xx9FBqY+
FyzUPo5P9pkMnAzKE1ZogG841rmYOWh9QsyxraCB1uNU3kKIUkxVpxI2tc8ER/2eyxhGak0h4jJE
Fy75lu4qdEgnpn5VvpS3IdOGB7EL8JQ6kygpabQOSeLQaLez8HIraZ6fidV3jukmePIyKFeVi7TN
79s9F1rvGvGXuBMu+49IV0idzFGtlG+z10dbfQfPP6CyNgjeXLvEfiJueCxkAUhlWByzmWNp7QQ/
gzOYRApyTfyEaTfIxDvCJ90rlsKUVbO4j9vPHqAKuwARn56+WhvkNPtwfW9UVMYScCYKgIIXXCfa
nssG4URLSa6EhfK7cmwoHY49cID0ydWpHEHqu/6oxTI8pxV0V5Bpk1/FLoLqqooI7Cq3ddogqxms
0mw7zVwihYvHh0aGnzmkJsVN9Emc+BKEJQP56IqXYx2ZIThoFTaln6/wk9HSBtM3eYELxJ9lT5N5
QMX3axb0JEEPq/4sGGKJ4cQREj3wgSqPE/HAaJMSgxIOLXtDBNxsWLalKFLpNponvVDe6/Vhjqmc
6xLPVSSsOXRiOO/a7wdLy92ChsCJleQW+U0lSOL5Yq3mD4xasLjneLXcC6j0C7ou8dQh/uGne8Iu
AqSq82Na0C866Yy3GAeA/egZ10CIA/YIlSnsOmkhpyZiEVih1twlzMNAtS6kWBj2kaLlVIynFFjh
xepYQ+tx4KTnkBc5Ky4rVoI8lvWxxF1rTcdFfTLfXTvgwF6SzX9WmpwP9gGyoN7zYS/MCQlL771E
9j6NYWylAYUWkztbA1qrT33m176N7dCs54OXIyxuzf6V4vqB8wBJWrqvMTibw7PHzz3SMru49INp
f0woJ4BzOuWaIVo/BAxh9kg6gPjvSJOI3+p/ynBZq7gX157k8JM4KL/QDi/n6UjLsRVVK8tXWy/i
Qmd5qyR5ium8B3RnVps5CzsaT3s7Z8CcGXmp7Lz305R696fH+vZJrFRV8j0nt2mdLduxEuQdieMs
jVFQyKWbF6PIXbzls49L79THXOrFO/KxPRJ6KnJ5uGn5rw4gMCWMQwExFv2WNTGPb+cxqUw8ciT6
0s7fIIQxMEDNBVbrew31lKH/ow4FkYZbJnGsTV9FfzhWDtmJvno209JFBZ1LPGCdRP8dfbqy2Bec
lwSI1P+xXAorOsB0MYLgEXsh2IP5GMtqMznxtXe6kdkhvhy8xujZ88X/Oigc1jGotknSS8CtpGcZ
EsyhGasSptgX+tBQqOItvY9pdQDRYyzHI8QI3ukDWOcN/6KRszqUiRIi6KyxWy3iJnXDzQFOqSHL
jJW7miFs9T09JUTC1GNvtBockMYTia3WQDl4WkyTwAxMHCePVE9AqmBQVfotvhQIBMngRZtrpScY
FJN3gsV4ezd78Rc8/Hfl4X/7q44Ung07iutvQq3cNi/LUengrUMEsYzKfJwuMzjfqCQzKLZ4l96v
LSFSrff62HAQsl0xg0i6Yngk/H2EqL+ismc1nuTsfi3Fb1kv1UhO7if01BRigqLqE9z0rumOPaEy
VmMT4QQ0fSKu4jVH/XC5ExhdvLjb85lBnX4YlgEUEqykNM6CdcHbR+c7Eii1jWVW0eIIqiJZOtRT
WFU67nMY/AMj3UrsxNrX/dmKQaPo3rVoJXV7EzlfVKjcTutXHfWpGKOiGnao57WF6GAX8YUBuyZp
hLuRNMWYkG2w+rCU5QjD3+IHcnwcVf5xSdVvkNC/hMUBDxpwDvyGiv67fQls3FfPbfe+ID+Nqhos
WCzuZAsWCAI/Hdg4VbeUlGg5hY613IC8n3DiAYSSBflJxBozG0SXtXeGHmFRCQEDaqlQxZxD7i1z
RGLkkSKNuXHBnvuiS5BAcSSeN64CKk5Qb7dUyMlT2om/Y0SZ9HVWfwXTnrws3UX6t+SV+ze8FkB5
hqjKFVDRfRRFVDABG0rW4jJQHuiggGjlosGmtr4dZBBoojfdFBT0jdJ81zqElCiV4zHNkKjrxjyN
nPNLl2W1F4e7hZDJ7XFmcLuCrJ+/BG+a0WRK4S8HvKvABYXrgIsPHRtI/HPkb2jcZ+S48p79ApP/
hGsEGocbGjroo02apuIKPbO0vTtjyZf+Bp8FhN/LbYxvq5Vr/2egTLvxOg01O8BBS77Abxh1gOCk
R1nDrwMaAA1uQJyWeSsdWzBIEnke0j8denQB6lCzyHkNDKdwAiotv5FNR8l2LVNsohE/XdU3A0MC
2d31KdT7MVg3yDmev6dkJMpNDUQrWMwEl9XiDwcaOBsho6VJyK4Vdefhp4WZKsRHMKLdyIIOGXMw
97+MNZJydSjXQYbcQjrI00WT/4FB3DqHwIRmUEhGW3Cc50Vr1NYyEW8zHJ7DcdSlKEmVDCz97xFF
FsZB4N45qOEh3xgfTw4bvKka7k49MfyE3tT2xovTmX5BJS/4zlnB1wqZuWti1jIAlkgcA+5opWx0
8pchIJbPoVHvBawl2nAkcwPkdbLrgeZuFE6ekuswVLKsX6e1Ot2MOHTrI+GOaiptx9u6jFN6YBVC
g63iw6ThDCULv1YUTLLzizK3mq0NEwpJuaSdry98bLQFrP5RBS7+Z1Vz1f79+saeJ6q0+UaCjL4v
TavhhDJFwGQdgjWFqkSDYIyH/pR1dfxftOaoYu+058/AGB8RiO7QPalACouH67LWogVWwyBZcg2O
CkzJXkBajhz5meCiBsfijD2v4u8rLXzDvHLvEGq+WCbbeYed3kKeV3C8BgnYvAUpysIZ/1w9ZJAl
65fufaH5kMh8tGN7QOMqIAFou9NXnsdRljMnOoUBWOZTxiCEdtvbRbqnp6Si5J2pBgsCRtnqmi9e
MWIUVZV8C2PD1tlStf0+ujzTvJbUYwUCKNJJUw5Ot9I2qLeEIbkHqgL+eJqxjIayhIrpvaZODA2X
QSvsl6GVurwUcpXxSittLfQQWiYzgA1SLjTbGzJMR9q4EMUPxYly2mowznoVitiZ75YYI5VCpIlB
Q+1RcsXpg+Fo86LVQZf6ffqA1KwJG8iOv3csuU6cC0HW2oTecuSqoO2cffFUX0HGc4A6DOhn34U+
OOqkTjqzabZpFeYGoawM74Hin4btOlNM5goK5QbN9ZwXLozNmuyIzChy5lws/vH/ODhe7Y3U4OcH
7Z3541dU2Y4VpdCk8tDE+10KH4FPVepmkMtkX+LjTB2+ilwuXqXrqdPVQxo1hL85qtyBKgSpUmua
m8F9aE9UIis7+sYwTimFQy3qEYsGJasGlMSb3VCxEVy2uKEetl0hsgmTH2u+M4iYImSNeAXkCVkF
PzLCgoDUaxsLEp9dO6lmq8/eJJ4hL3MiMexnftQBxMV6LagrJBooweZZfWcWAXICNmNvKp/YhxMk
yecuFgW+lDmMw7fgN9SC9wK8z0GGKP43XO6UdcrOtNLvqRsB/jni6NQRrahudF/E2JLlKSEz0X1a
wqL0a06Qrrh3+fW09MYibvU/PhI5CakrUOdYEHCzqBHpK4cCdVS9vi0VWOmO1Cg/UYVycOOKj1dr
ObRBL9a8vJDXRadcc/XDoJcX+kF6wkT9p5jK0Aa/k9WjO0nrHswFuRCerLpnILRb7EHQQZN4olYb
4rU4Fn4/aWvp+v9EL3cKQM3oCiPTfqr8PXwOJjfDkCrlUrmXptpW599k4bRc+bYWOIJo8WyoH9Yl
wxwUT8v1IzBGFOLEyH2W8J5wp/N1WzY7WbH1L5JclSyfsAeFV3QvtnXwiIgbq4HVP3SiKO738WyE
Yg85gPbRALO717D7MWvgf3gI16Dz6YjPUipfHb3Yxch3luuei5YGG9BhSC1mbHK7njGjuDATcgyB
TYbLpOMccYQvVP/uotly3lkVh7w1SmUY2YCXf+FfFR8/2yEBnLPFgGf5Bg0jejLZ3JPdpRBm9VWb
/C+lvF53dxVYGIZelI2BJZ6r7Uq8iOcCVDwxUzy0nG4J8jRFi/KKvuBKdG4PJ09cpcfASMX/2cFj
/aSKg7GwDWlpn1Kwqmji9+6PvR686CHK9njaKDowrIv2IPRT0flUqtLMDQiB3+IlJ12UiRMCkUfv
9jfQGAAWvpdNalr2AdVxTFCUsY6/QPcbosyGuxdF3kO5AN6XJjRKIVZjGJkb08mOSQHpWoaLitVf
f0nYxa2KWLWLOOPYkawQ92tS3sZIyds0dwQkVY6cVBaU1KItI8W6uc6SrIMypmKt++r/ibbfKTt6
K+6yyO9kvlMnQdc2miOTDj0oZSyA2GXdqbEOpV/yF+RiE9FH58RCfaSj56yBgqx2p3oVcBO9yw1M
bhYhJVb4Woodx7QJipzeBuC8xVTikOZ53AGCLUmz5Huhzb35ZOJvuDLXazqo2dabAtucnuVgKs13
6M5gVtI5j1RMXaGQAWQ7ThUYZfI1ZZi6jTgIMyWxi5hWIVxvzDLu2t9PNFOfec2FIVQtdrFW0WXh
9e19chJbnyjii9wLL43nCB/u7SG7TiUcCOhfbLAvjqdLz2iOlaS1o4uZ9ztDaCIUM7jsdueQ3bA8
iD2igsx1v6zYSU6ZFDTwbH9YMCaoGdg5WUdfp4FrWnzAvWMQNuk/Vz14a+OH8QcYlkMAjg1e1U7z
CRvdIKmM0Grcx1rLm2eXq5X09b5lcBhKqbGrXHR61n4JIJaMKMQKPr6Oh/YlMSLvn8ygachoUqXh
wehLZJT1/RYZgFNbBY8gboDjR8zi45/gy/FWruRw7Ii+jNptj+AQavZ3UnPHb5gJF1rMGdy7zLXy
J18JrFEzgvlcV9sz/UlNcddMyQi85wsKp0O4+T+e6A8oRbKf+N3UPDpz17d378dm6mcQqtdGwgnM
KKznxH7sjJHFC1J08OmaqAQMny6yXrIPs1Ln09sUFKzwAR10HqOQPUGbSWYU5O7EZGTgrkd9fGSj
cU5PoyRfyDogoBjlvnPbHfqh4I17F/AmKlDbwwgcC3TXxrqt3+ObZat633gAhXjKsKbkfe83DUl0
Y2qZVxVNLMRQ3OMzJnPeanJLymw4tpWV3JA1r1oi8AJn93SXtGlHvZ+0O4hSp5AKP32j14m6czu0
bjqDVmJMGvU36505HYPewiCqzU8mRvRyPwqg1D5xJEWEa7TkmcMLhzKdWZS16/3yWtdecpT1cDSB
M96o/DW9mTF4ikYya6blnJO4WxQ+clYlP9IX4hcB2QpllFQtSCdeIUoPsgEr6rabQWoS6Z1Zk/UB
W1pvE11kwyt/+gQ2mYJDUqodUWZuCkX+i5hRtHNCUdzHkyBT9Cv0nSsIOW1PJ1ndILo10RPFZTZx
dNaiLxZAbXYW9DKXbsLZrascsXqQ3i+aw35EtHx6ApSDkCp0OFXyWtaZtwUwM2mvTqk+Mj4hdS/j
s58C0PQUOLH1NZCye7k0RS1vGmN7URJ5e8h46eIL11BCnMY+7ytrLYHrW8OuQ6Ii7VLLqYOFY7Gs
Z6XPbAIwuYXh8DPBYwXXs1l2sxjKsIfK2UQ+0I96+BRVNAgNJRZd86byztvDTsDKeW1zxThMiNY0
HzDGi4EPfrravmnJUjORDIQWtt8gbPUsX2Rxemgy/AXWjscssDo0psz+RjnHjjTCzySHrYxVDeNR
RMVyV/RhcspZoiKNGytqjaevZM/un5opYTqCapNXm6h1nCGAfqx50tudW8yfq18YYAa4LoOGS2cs
G6gKl4q7mnIu6xtXDkU/jHv4lLsd+lX5M8HBnWFb+Howp+TnfNh4IPOE0CRmvYs4S9quf4AEqL6Q
OAKSVAMQE1LlVFfOIVgn+KnMqsQRsHsmMP9KhY2OO36jjWw0syM1b/B5P4smCROS2/J8mJCj12fE
uckN4rdBDZyH92RJcvTeEELeSwQO0i7pWua4eCTlapIe/kNvzSAL4/WGQ4ouelCXGu6EN2TnvrN5
Z/xEmJ6fadbVBd0Q6vXO9pcJtxJz9ooIYz2zHK/YKYbWXxTAaDGuYDI3jbOoqCBcMhP6lYQgoWuF
CobhAx1jiWD6bm44YUZwB/jj7lZCmVmHHmmcPvNJikBOAL65LDb4UwlHTXzvgb1LyBPRM/hz81lw
y4zmdceZ0WGXijOD6KZxM5rYkkmKTFM4U4URHy2e2GR/dgXRy6Ht1upBIM6wpsG+PwzbSOlMUpHU
+MgPmp2+6zBjEV+eN/xwgifRm5beCXIHRYdbNy02nwgfxFde8FnzKbUViaZgkMoMeqTi6xac9NDU
3wK+pN0T62QsdVyGd5hlX6k3hi/kp5RZ9kE+Vf85uzV0YP/fY4FAF0DspqYckwxMY2kRYrE1GPGL
GEh74rlKe84YRclDL5o0lCkKhlzDb3uRVNN4DJriOwrgxiZy7sIeXf2Gg0MunVJx5rZemxZUXG1q
HVAR2hdUxMhczRGtGWtDmMDrx6qovcIxcN6opFJe5mcaZdPap8N5AdoFDFjM7lDmmBw1C8s218Pc
oh1y9IoifsFr5AsrmxzPlzc421qKTUCdjnTMe9daH+ZY3L9x+F5BB4ktIQtDFyBHDXyneTwy3xtq
UJNZP3xSR99WVwbMxTeJMlPEnlfxehpfV7Dz7RQwZibzNOJV0kPYzRgxH5be70ASsOPXOkuxnF4Z
8fVkYhUCfTmgIgxLzMS/+FFpIDnY2Ih69FwMZZtRcPPDOWmE7gbnJBFQQF9GC+ugjj3GYGbovkxj
bS6sNJ9Rp80n5UY0Xv17rm+oNseDU2aSxjJzXTIOeGDHd9kA48x/FFSdx6va7MTKeuzZWueCeazj
1Y5JS6ITCkihXRX5l6qCwqgmyjo1VGh68ktUhsocLtBOM0XnCJ+iccFp//qzk2dKrvhGdsWBBGM5
UJgwD4VkY+6SFFgfgwS2tjmQ+PtuqTH3SBug+gr+2jRWOBJpD77HzJTSgcddX2HIZnNzcm4/8Xo6
Ls5hxWN5aUPXbVU2X+HiiwFy3jfl4dHZ8FTlRjkRtqbblV3kHiNUJR2YskzS6Me7YBZ9MfLl3Om1
GOXfnb+5rZ8cSt1VntiR6IIOc50l9qmzrAwiUZ6KGv2uHWOiqwqpISEWsH113BZYxPkOFQt6KHMJ
lPQhISaEGi6Ak3apV9M/f8uxWE7+kRTum6xzziPvUCAQOXCh984wIBR2Ke6hLWyaG/MTcK2HDPkQ
BoEN991/PosnWcDzCQ3vJXBBpZBfsIGdJsTfju7tcIt8TLwH4FDEX59AvtvW+9MGCqbwDkYF8rFl
BbusbPUKzx4fWRs1KawtXk5/3+/agYG6u7PB80s0ekaMxUandA9kMnJcu4HSLz5EEqzWBDZU5cxd
gOOdPL+TzKHHTjCptzXxZJeI07B2yvuf2Z2VY2ElaeCMMN/8aFlxN+16NV+zbpgYHvnYPdI2kEMq
JWzMkE5NoLsJ0/l75St2wxuVgLesJzoVdTlcGA9hvvx5+W6gwcebqWz06ji2akhBW4zh0VaVFdQw
E+QVb6sBfbzktaLL2EkJVeJebW9EgH3X9pe8hRWw/WrVSYbTwdRb3QXn+BcVJUf3AVKRTRxbnIA0
wuWapfQyl5P0VgDvHh23PMAxi6o9lJsk2D4qS/tltVx8l7d/WLHa/FmXd8vdckAaGlKZ9Eeopf3+
U4QRJt+RJ/PDIHBHkXTSDeWIeXzREwZqFEDXvfkFkz4vFHKMmdJ2koRVG4FGpAMCOy6Jen2WmIby
EhstJyu/zncbWPI6sXHdxB9rD/FdfjXy47Ae+usV4i36q9lGmQ2SwTAkFHfP1Z4h8xcLfr9NX8Wk
UGbBozl4xUcfj13iJ0ZY9x5YphJY2819TNRtrIcgX7TJeBhsoVUg9vkU/aDVi/MIFhkViVuhJwmD
/OHZsD85Aoe9JCC06q/WDwnjvKvqbUBNq06aTy4sfGiEyse+/MCsfHCiFXjpTMxCNKM5oRELwbHt
N9QfbxsE9wzXNtfap7lNlBLkWgBwcsaiKPu7ivvqjiBOhNHjlagVkaiFBbYetNpwum//lr4nlmgb
ggSRsqJdrmwv+fRK+PaJKA/qwgJClpARN2JyfVeNrmQSCBLHATcNb0jXLm0Cb1kui9PLMZHj6xl8
PIkhJNFeZSySzz3+t121DI2SdRneb7BF/XDo+14ZEKPse792H84/tUawe4ueV7p4ac/IXp05krKW
MedGDVu4EstvXnJKK/7u5KldAivPlMrySjyTSv9UF5LUoSjv6Yy/r7r+bkIVfPC1R7480wCSfe7l
mpkPArD0hbgC+5AiLfN2ey/afRvKD3X6kp7Hg7H4/BcITG4cQFseM67JkxHBvvHQKnip+TDyS3AV
s62a1MHV6AdMBw02cXLqgIXmyZZRkiu3WhT2gUmlse1sCBRHPORwBIR10pHEJbKjhoUdpobcjiH3
2EQ4xx62UjVttBiYXjgXCkunH/xRsBlKDcrfD02f7ewlVdrb028uJpd3H5s5X5B5YE3DtuN90GXk
LF8SPJxsh/E19zrXiTxprbynLvjd7zojSMkyoeIAEn922Lf+4FU3SInpj4Nxn/7lFyseeFb0OJiy
T7Zc63d1vqA40d4cnJVF704gEg8fdy2s+sS/le58WKMOnajAdW9EN32gmouPkUf6Wm8AH9woVmaP
VYRn0g4ZDdvRN9F8ZZINZhpXOdfJjvPWDsYeKAxMNrCPq/osuLKCTtFcdA3X7/up4wQKg2EmI/Lc
t082AuDbjaAtuOz+j6IMsI8G34JTZQyZX4OkErJe/3EGR5dVjZuBk9mC+ihMsGEaYiynpYiKTkQH
vwIpDqUAVY4r0Xhr42mnDB6dbQUWeX8QZ7O5K69Jk4BaUfyzee1gOek5AugGkzJsSfpBMfFBCILR
ilA0f9bFesV71Na/mLJzgz4B5Yq5zvgzfijzsj7HuZCdOSRwqC6B+bHTiyEscs6ScpFZzwSjhIqh
ku2GtDywtd94n2d/VFNf0jDYOqhk73SfxsnBWDU4swA7d80lqHaBZorm+v6OIsK1HRP94jOTObYF
AfkJfAG3Ppy2mawk8cDIfVr55luQrjotI+EuYsDD90W7cFInmA/VF7DTo24d0Da/wPrtv6seWLry
SVt2/yXvJOAYyofIcYJyWhK9L14Kam7tjDV3/07ZhmWdPDEY3oYvfQXbIcwKEC7y78IERXAff5d3
rTQVBKS1fsNe4uBqCR6CF/c9mbxW4sgJv706qtUgAucT7nQ5nmC+j0rjkpPtBJsntLE5QNQFpIhP
yp8vpSoNJtEnr9zO8S3c7pqwibV2cXYKMEHk/c4cI5xmvZ8iBIt1BgGYBfFdxw1ak07x9ugkwbPm
GjyF+QW5GoWEKMCvtJ7nUz54CaxfCrVCWnUuljRHdDUgHlqwSvoFOt32plrKxUG+JpHmkUAt4fxm
RLEk9uBHAxNJgWS9iXI4R1GvMT955+APC7RBOa2NPOWT7VRAETf+4rhC/wPS8JZ4tRo6K2FWf1Fj
LffGRUSmiEpu4oLpkCCRCwBaf51GVs3tdtwEn2XLEyEXhVyRqukiXVgCq9LNZO6VNGzYRTNvNmn9
Mf+rXurFY6wdrD6hpoaRRgho/wna3cp1XVM2c9yPDAmjgYZ0tWH7bueEExSIx4dF2Uhy7+YQOki8
l6Bt4uH1GZI1Vt8lG29lt2gx4wnktOIudYDjmwOlMNfsUvB42ksA9R1G3F475YnkWk93vs6qQEXZ
TBEHB3BVWsxEDwA0DmigE6F8LH/AtxoM0X8FcDDXDFQn97KgHMkvBF2/a8kXzRTenhjvfekLOjhF
Dj/yze2YD1Dy8JfGFEWqHlwNLtIV1BPa6iIzU0E6cANVJPQfD75OkqKweAVrxFkFBjgCN08oEvNl
FVR7w+CQZq+Y6UtZtsB0hQ4Dtcf8i/weQ4uRbwOc2hIkOfOdKC3Ju3crTmVb1wlzisslCr6fjxCI
S68JWVzd6gm0sTZGhonTUXm+d+2tEH4xUEYp1lQ357kP0b3FYSLvhSog5xJFksHTSm72wx+LsXis
9LAQ05XhcR6+WHhaFNm0JKjOZuh1fd9D1E/CZVkVTyz36WaUPgEq+YvLdLKgTEJIkwdq/S6ibdy1
jCEEgXN27dJ399bU0r13TrFnSz/LKDIZmm+RJJsh6ySeRRSn0+dUa2deENcnpW+cWXH1Be35+3GC
YqU9A/O4EdCTFapDBK7NVWEsp2hAtHzfkg3GoGyCMh3v9PpDWW1aBZUnf/kyq/oACLG2SROP+tSg
l+3662n/jBE42OrmY8AiL3h2EJkkvyZ2y8yfuQIInMo78CHVtaY9tia7giv08WZ1PFHwVZ0QT7dN
kPScUcnB1RcTYZBbharR6zjJa2BryTewJMPRSLJxY6kPbubNbASzFO+O02nE1E8TdvH1m/MhgKTw
RVopbex2pMMMxUlzaJFO/xbKlUp1QBGNUmdaNwSHF04j80pjd/u8wHzphDzrG+8q1r9U2Hl5bLI8
TIAJxfJY992Vz8F2lFJ8umFjl68y+NhqWpsYTMqZEfL9gbhagOVxqvN/dozy6IZ9JuDuvLXPX7AI
lEST2I5caJR6OX1vWHtzItEXVE21uR3VLIgmQHOv59iGFKCyAAJEqJ5GoYeOBDDQi+DWTq3DLOr3
SUaRC4r58f14SYN7B/LXP+nQKK96eJBYO+ii6cI6H7ksZnzlopBxIGawmKTZHjZjOg+ZeWEOaADM
ZDbcfk8ZkSKil8JLpMlXGi9xyvD4NZKL3OY7p40DEYhZ7B59vuJjp6fN5qT0AVjW6dxAvsBCmnhT
f6b2ZYFsJW+IlXaeUKxfmP77f5v9ChQVOxGvzAiqJw1p11ILEcUCHMLT9NL7vOJVE774xo1XyNiC
5rHAqq1KvjetmZeiLXWxugWUfuHqyA97NSfPlGm4HzMvBs99hS24US0VRtEJjNV+Ii1hfupbDSFR
9FSi92L5gX6it1np9fEp2MfDlWTc1XyxSl5yhwfB1dQMcjnJ/8k2viw9jjB2rFy+TvhjeJHJ0RGO
wnAaF1bz4AvcY+ed/ulhS2G/w9nKqT2JYTjHE7y2+qUWOZWN6XLZ1YmN42DeaA9rlcVgDMbSN5wy
qVqohLD4nzi9TZnvD3nIj9Q3WKfh15YJbgegkgc7sFObO/hBITdw2anYPzplX/xOJQmkJo1RQEuz
hP9CRTycaiceeWpC3a0RD9vWg9gFLu4IVY8OKLy+rQLmG7+eX7sV70UYZqGQbQ2WkaVZaNyK9FBe
ygOkMdFGUCuwkT3OaEX8nvba+4FBWVFqKO+GiJaKYvYIeZj4TxfG6ULmS5Usgp+lNZfMwzXKO+m3
qascp3rGjtZX7TtLqvZfxe2YyMj1Nxcx/wa1sA5WC3hiMfkJzpNgeLa2cgcqEYqYr+9KoM9Zw8KD
rWivGnPaXpPpIi9GM35LBXEaGx/zsjBykuyVRKAQ74jAmw1Ve5J4IlXzXkaT4fNBhH2M/397/zr2
ASXaqBy3bWtKjeN00Lh6+dIo+WO5N91vrXZHTtoieQjBagQdZuyjKfoE7eIBRPRLH4xOAlLZDesZ
Ac6T5Xn4/f1wMUIq89j/x0nL1OEqRqEjJUPccWVbAk1/8gVsaj9O9wr690jF2yVXOxYYO77o9Ei0
DKnY3aZ83DSNtiutqzZdpo6nbcScDj0hBQcsuHGphoKT3heRTBPzTPZ3ovIv8UHrnUec9fupN7Ah
O6pUNun3dMu4YGIpwxogSsu+Eq/KFlAJOsMEplulIo91dMiWU8YiT/cpibtgsKXKiO6CIC8aHbw5
HzFJHTI2sd2U569BvHBRtUk+Kl/etFd2IHRfbJyG1NicVQ5triLOtPuGIxJEVCNB36GA7A5jaKQu
+3xJwArQr/xf0ED46VrCBXCUVfSbB6Uk4PSS7YZAtzvWnHi4GFJgP+IdaZ+xQefU/5i9j5vHNFsk
N9Ica0My4gfB7eKipfDS40uG8dZZnb83DzeBJpgdiZAviOnlZn+LiCFW8B08TFH6fBo6a6j9vFJY
ysFh589Z3hdEkuPb+xelyzZQooJRQtBN/McrTwrkaAWJONrYOe6+7mQ0kGfaHkOxxk7oGg5VEvQ8
7Ziq3V482JKq3Tcg/XDwuyHnrID+Et2P3X/jy8b/c1GpeSwsBdp9ro7iZFFivAYkFMcMlTd5Ha+z
O6PIsCCcv1mZNfapEaRAClVW5iwvyTpZm3WmM4QdXPC1GC28W4DQZib4x0zB5N6HfiWHkQLWchjA
aIDoKosR26ia1tCzU08Y6I5+jbWPsN3etbT+UAe+1g5FRG2GKLSN+g2ZrwtEuSX3RSllU+EIG+G9
sw/ZZQcNMdVQIuUj3vTQ4X72EsTCf6M6wxyCn7i0/OQN0xAs8s6xaUJd4avLUAyFuV3P1QEdzZC6
Ki3f6AR3izDrImWQCLE1/9nCOkCS/cAt2Y4KOiSWK7TqgZCgllUW9J6lYJH9r5X701eFFqZ/UHWI
8QvGpehRQMr0l+jadHXgcATkrWUbegHJHsRvUTfmOEs+wsOv5pp+IHlI1dRyNASomhVrYmjens8W
X6FCMceZFlBDj62tRqH/OC9rfE3usurzGNCxGRjw7lf7+cQQVBCXUIarniTikuiSCbqhN3kQdba0
42by437IGRK3bZlh9egzcnS+UzoN0iwfvqLv2UbaXsh8tYjCI4WynOfMxVSWIBRjeE4Nj5kP/YkN
TFv62toh4m8pQJ89C2vUqsw2HlAF4DoFr8rMaj1asc9eiiZcOYgHwBxenCd91DAndh2wjUGNoG78
ZrUSIGj85fAyOGCXBQhusuYrNCxVFzghE3jPvuH1gs1KTFLXa3T9egNXCzuvPlDSGYOWY8j7qQpO
V9mVQIo+ag29nhs5aJzEmo3A5klbJULZIfaKpwXvxFjH023+dbl7cGfmUUmgYH3akRqkVMLwBUWs
7/Hu90FwkNY6X9XmlDBpKMB+yB75hz7/ahkCjS9aEwbEjJVdHjtyzvcAQKStkUKNWMgV5Earf/RZ
T33FouwLlcT62hnnyC70/0/b47jPCs+2ZttQxk5ply3NvA+6tPcThauWhximzcGT2VAsA53w1EBg
hit/CbXAQalDnXxqVjRW688M40/XPsShf/vupJ8kGBSGwJmOts9OwG54vkBEUkPbWd9BTZAEnJ3M
qOmlwRQ8vGup8n9OzwVXgir47ybM+6qf3cpTSBL27ccUq7RRhNg1iU6dU+w9cQQbDADAUFdG4qkB
W9HJ9uYMf19cs3mnmdqVg8xhy/bdp7VXskjITD8pszXmqx95q//BfuiWgv08pAX35kBJ4b9CLtie
XCdtnhF87/5AMmsvWbtZhLFgwdlbEGnkfT/vQuf92+AL/iy6yZIqlqF3oEatLue0iQ0rspK6xGwX
xh7hg58GP9//TcEdlNkQne5AOn0LoDDZeJFW+BKNctpX1E9nEFL7uiCPqWmYGZ/fvEHD/7SVdJNy
y041KoNPfFD0yee+G1p8UCPc5tj097Jf1ddYj5l2WxqiF1GrPUwtyR/PAwvqJmYxgWBrWuhMHPbY
Xxhv8Mzj/ReNe4RSKQh+UYqtl//nZobZXO+FKxIDgW/0XoOt0EFx2PcpgWb+xDfS8MtHOuq5OmQe
FjB0q3ztjhXb7dV4MVvGtJFYWTLcpx8bMxw4bdh4W343Pj7eDx2bRm8xJjNQ9+4jk5QOgL+4wPBH
vd1OVTK3sewnad8LkQtN8oE6/FmXJwIKO0BrG/O1Xhn+PFfn31uW/aELM2b9rc6derkf1oAwQeUe
MeODYbEuiXPG6xCmJ1/fC8GzCrTDtyjgATWGHowdMclNKpoE3WT2yxEBfwmROb2+ZPVz18SLKlNC
3k1O79aitgWZTbAiLtcPP6IkxZz40TGpQKxCuUXXT2DcXoeZlhJ9ugGBakSACexWIQSQ7W3o1Up1
lRYG9tQkwiJk4CUBPk9S72jcWLtTzbgNYzdnd5u5+lJgzj8RaxqEj5m4dpK/qirMQuvwgvYzv10x
bDakKoBMkBoWsQou5saNSNTRQVTxZTaKUGTVWRKskJdcZnif9dzMW2rAYXhTrHnDIFI/Jzu9oDLk
Bb9C502xqna2ITb+T0DThSN9UsULis+YAaVp4hEiS+RhwoSG7oo8d6+1+a5W8IpcXPlBqS7OijVQ
HpIgrYbhf7alaPut8levdq0cun9vwHimx6BKWDYcXOxKUdkoSiLJZaZc279UypjBZZVAJaPSdDjV
bzOZApEmzUnia71GE6/Uc08Hfqm7OlYR+B/IEwmryrNz1HHoIIPM9RUmu1HGcO05n+paIKtUD8NT
Ra7SRBmr/fTXZBjYz9m4E3LosiKwClA1AuCUOcfheLp3RKMbpaZTp19TvR+LAq7Gd4LpSfvwmtZ1
UkAr3ldbHLRhKAvuUeykIsXkCmsmllarPrnQ7JlVXhNknn8ciy7XHZj1jHhEGnQBDFG881bItNrL
GvNx8BY9EBosq4WX/KhOov+dKXDJYa9BeJf3VN2TSSeRrBXka7O+fPD8CFdziWcPbuGPiJcXHqCQ
rC/rIccxqV7cImWIs8aXXBEZ9fBm3Zhu60bMoSS5BBziz00ZB/sxQTtXydox5KnaAlzYS81kEhgp
JGa9A5k38UnQ4P/1FXfPQ6s5PlPPfHIkb5EwDZAJI29BmjDkue6ryB3fbzv6j+ypTtzyIfPO4DHr
wV4OsgBSEipobMM4q9Qe/KGcxpT0rJBgH/ktxkNGGacWY7z5GbrLc4n45n273Ah5yw3wtNOkj8bx
286fG6nts/MHDDQ5JMGhiCwhzhHjlq/IKjixj89aljnsd8p2uafxZ+SzOoN8Db4ozSqH+wA0AZ3l
cPrX7a89j+sVEL3O1FnSDZcVcXAt7y7kKHZ2TrfxNu06TvSMM/6Xcxl6u5+vo5use+QeuZC+fUBN
+Sa9gW132AZoBqdFsPb61m9XOC53Q/x0ZoWiRrpRwYRSaVQwt430V6R9ZA3D076GMLs48bENsvYF
aVRsL4OistUdX3qwrOjJ5vfE2ZRG32wikGyoh8B0Ju1lWHfTvkwA/leAzKxYqYe0lVdY7hKtpr1T
nkpvk1SW/aqxNjv2ptvzaFZ2T3/qUsnO4Ze4RuMY8pgZkUtzuWm6Ap4kB7zKO4QyF7VxXC/Vjh3s
vdThj94ToWF8fU1Atpa+Lq1Pvqe0eXxh2JHfkrHRXcAIrNqr0+dl9MDP9hhTq6Y05lFtgcKKTbIE
jzSRlTR6YNGklSboryYmPlsVMb6RIpvaOrz/ze87x6Ys9JkLzSm5zmbc5G2xs1aPFpVeuBbEjme4
XqKjDBWZXDgmnyZaRa/Z+pf80DuX8C0qesgC+F2jJ0gEZUtdLTOGZL7HPevHzDLjYxILfmPVxM+T
ZvEiDgO728HVzzbvEXDihohw6w1mYTDHwOFUrQKfFBLo2/8MEQVvTTooXGZS5bbfEew/R/tdkuHV
dzB+3OAKdI6qTDd4spFnx6/SgG2YJHeWY8tJ/cyoxMLdBqDWYrkWgKPL+2SFa53WPvWXW3X36uuP
M+xM/7MtigVoeQlnpHGfJaJ1d/9FrjODRIeDq4VCv+uyLTUovurc1ZjodzqAvrAYT/xDWg4zf0S4
ZJ/EPtU8e+RYaXGsDJjx+yFLkjMdEkw957AsdjMDmpSOURqpvnUz0jAg206ty8h3C4Q52+82l0PO
2Ky2JFLDk3OTmbeN2biiLIOKleGboyS/5fQ/EQGoWzkJEPs2evhTHoLdmSFpf+i8oTVXYtKuDIJp
KnaaLinrkS/9WnIWi8klJuAQugjGGY3Jl1dF24xfn0Tidplj9sYj9e2Na/XXorJlchTFlFSblVRS
nMBZcWIKbaN4x5aNqPieFc2F2GXxisAdIRSuSMMtlKse6bGCVd6guL5QeG+94LQimSMHnpDtQBEL
r3n5awZYUXUkg8N+H/gL1BpSuQ+hGe3oPHwGSZw+yQrAyvXjbvDOF8fYqfcQHxTHgrtrcDJZQBmH
39beGqK+GgY0v9fAT3fePvPtzsiVCVOtQamBIyEW26o2Q9MAy4r17akcNzejEhGDfzr6g4VcZrn8
y/JLXuLd7XO8QWRlwvSiOG4DtnHSMTXPIlkIufl81iEtV1Wl+NQ0GoQzmUX2Cn9sC2o/b3KI14PI
FRCv2zrCe6wtnYkBZ1DR/U4u9XSRx4oHKa3+lbdnap1QFVodKWM+OgDwBNV6vZ5tt9HwxNtr9ZoU
EV5fEqK51zGz6Sv/a/Bzbi9Flc2DD+2pbes8L9iyfnd6NMWdHl2a7uTAMfvhZRywYnAysH1jSFMF
b+OfwRLOb5ZyuqcTx97e9p9lcEbQYknxDiNJ4svz0yVlcMBmPrE/DrND/Kw5LWyUwk0oPZKkDRek
WgJj/efevFJi6Qqo5Fb3Q5hX5Ypxonfwa/mTny/cLI28Vr7jKbIkGuBfE1/rdwib4KnzXyT2vtuO
g364N6ke5IAH31IuRSJ0Vjikt3P/WmEzj/uSucG3HkWhQfNlRjBNP9HAuk+YtsfC7AlwEGh9aYy6
g+/cmlW2gcYYHfx/Y4NWspaN3zXsxeHU4wf01XDzZI8H0QVuSeSr3olkZSM4EOg5i59foEFYeLV8
CMR9a9d0VgWQCJZAQQnIf2ruiHOvhvPAIjxuMEvRXGdZkePPBZsYQ1K3JEOE3/D1sPz7TbEWknqh
oAhR1wT1Vr/IOf9MRe5+IjaoPpGfWU7eavBlgeL6RitJf0b+hIcvHWCziFNWHg8/ipGWsv6Ll7YU
Dv73yiOvhiG3PaKvwdhBlLx0Ck+8Lx7OifvMhUqTlWJuvMAhMn0tedfIU82nwV6qyQ2wCfmqQ8yy
I/lV8fH6R+d6xV3tSSAckQs4IK6NwGTO1Fn0XjRHk6o3oJzyfhEnT7e5Jgkd1FSUaUh0jz+swmHu
/VZGDVvxHkCtn59rZeFMCtsGjkPeH7mpdu56LOhZ9FGLR265dj3/K8y4/bx5Kccka4UOMDfHLM4T
wu7hGKDPO4q22KM1Wun/nG3u43Dk78mGG82Z3/nDo1LbwJIElorqpwk1qXW0gXO+dngCe4tpnBe8
f6XBu2oKQnGQwPS1UP0MHmI1p3sozwHenBV+cP8V2C+QxPrrs1SUtVvu3qxsmn3EdNeprmPS0Ghr
awex7Doieka3NLQXue7AMO68CsEQFfD8Gh/szHQeeG/DaU6/17Tkq0tywDMleJJ9EPGzwuHP5bTt
DHJMCwEZ+bA6qm4PDbC4VmmUqgYhGEZllcmv+0EfP0zGT0kQ2LsRxzFgqAe6UYP9ShtighIa7MbI
nb2siVU9mBO4ILPqCkqHhkvplX+rx1j3u9WLn73Cne3HMbWxlLbuNtTSjKB5TI/FdDWbraKNPTnN
C9UJlkGPxUo27K9Keqq9sC82ZMMOU3vGwasVQ4AnJP+DOcPvce1ZneaUz/o2djHe++HVvVECX0jw
AA9ES+lIP3Rvdp1Br1H56U84kJyHjJJWELixcv0W64eis+Etzbpidq9LefdW0/f41BTp8IpjnnSf
tE7DgFoGIbLkD0AMmy3KRfzdlI1mO9RDx5VNctBzOYKlo/Fp1HItyObN2a5p97Ci5W3Bi/vj9d4U
ZlKwWWRNJjUQP7noTzxkynWNruFaG7p3ChY/Xiq6nx+qq/lzJic9Ujxbo2lOD2SrZbTIH+oUR/OD
AsIElfypFIZ7+4ymPMv5FvRYcI5UgaCrD4vPEuXE8aae/sml+uUblk+Um9Y8RYp9/rCcYLXtzMUq
c/+Rt3/hgnbybBL3wYCwZy+UY+IIx9Wzwxm2dKPvnCLTBcmypgu9i1Fb/lTHZ/vYws/YkvR/fh5X
x/DV3IH74RDIRzUW99+UArkqjFwtoTdNDagb2vLSZaB+D6L6Uk7utpdMNHZjSMv89fpYpidBujiF
ct46WLAa0Mmmvi+4lL5arWZbZkOdV0Niwsh31IApfmeniVpLX453I2pM101aUN+WLpMCQSTAFX99
HI+3zXVJRNfbvyYbRr1WycEQyl5n62ros0FieLR+EIjZnQLYvx8a1YTrEWA0aImSoXYdprXKOGBT
qxpLTzE+vihi+W2qLJ5uf25U1QHybmHG1cnLu1X3lovTBIoRpX4RdDI8CtJZJW/JnPiEqU0z3Tb6
vUygMwiYQIpNBO0h/NJJdY/1lhsy5LXjVk1AUuBFPbaVKJo2Y8BuuqzjU0HnlNieRPwyrK2+1ZlY
pB6ysTTEEBbsI5QT7EjVqdx2BzoAraJXyXcRrTmRFP+By+yZePWd8U5gbS1fSdVO9Eo8hHsvJb5H
XGqMa8Go71t2hI7KOk+Y8qJzWk8mpDNmEEbDmxiolAwwRLb92KBaUwzeX9ytip5MZOVKO7RiM207
upQL0INu6fLHiskxDerO/mgTWGn5rIb3rD6vPBXXM5azKcSulWYZaQ1GN8XQ9/yES45j6LMZckkZ
OV36Q44mY6IZOQ6bVl581nqPVQdFZaC54pDDHLacFPe7yi6DDqT7laF6MyKvvi9lPHCa3w6yc+N3
gcEraA3ssGyQxCHMVVSJ5sTwB4gqcSie4xcQSC9WWVBhBYEU/VtcRNA2zAhBf4mw1NnBVZj9lBF+
hDtFXhbEWJ27rIsf5s1acdqQbwI0iRMvP9NgrW76Ez2wz69AAUzemL6pBTYITtuB2tJyPhzYsIWl
ATwdYhypX1CDWhNF9U7ywxgAE+jXqN4L4TSly0tkrNGSxgEEuGWQNrtlJvYps3RLTz6cL5mIRt33
6mddTKyTOL0Gl0lD6cC5KWa5YqzQqCptcTsN1HdBj3t0uocs6KV31IcScOMyiewkJOY28e+4FWxp
rL570/O2SzNXw6Dhr1uQTWMASp07V28/yQ6DZ36bB+C/CGPtY6BoCdzf1ICuftv3pytpvlyGJi2D
t6R4oq8pEbAUPDHl5gvG1a4SafgAm9zQuzDW0l0XQ2BfIo/iAtLXi21kbZY8VUhLzMzxUW+1oNrB
7Qe7e8BBmeeQWvGvbqdhANNLDXU3XUPsXHvnd/tUgFiYyn9NlOK2X/CYqw6LtHTqvaGcoxm2lNrf
WitWKpeImMwCbQLFTy3gwP05TYeCciQ2flukZwOaPxWrUmeNoC2vXyYHjbVTLC/nQ6e3eHqQtgct
F3hd4QEF5Tv985nAdAwRwKsUHsuPB9wot++Yk5d9KqFryMkPk2CwW9saf0j38SX8m5esNrY/tMuu
75cL0O3KnazcNcenaKCOMNxggZ82WzUlDYtW6ejVM0MfHTGvh1nxVvYw3UOXGH6FUiHmR8loPCFN
zUsCC3ejfwHvtZNGonrWD09DiY3TpCyPuNzMCZJbJ84nDtmkHTpApt5n5Rf9M79A9jPhQnSEXTR9
vAhjwL925GQxqcAVon/TYGGNx6mzAKAl9gNAVvzdHdKMtWdO0DU/1gVxZWoaabsIVXfx8YZdGZi+
IhwYViC5V2Gq/E3HhA7KlmFGEaPKeBEMLtEpoMzF1fBKhKkTOtM0WEiRhF7xTPAo38FybKQnLJtI
eig0K0lIUuRg8lryy+ckf+//YIhPPQXAGY4+zcdaSy67esjrFqvSJ/iTxfQhYGOjsV9SXgCcwoz/
GvKUKlBI1zfaOfpfVma9VhuTwrLPtSs8FflTduaKMOzDZQ0ttBk/EGmRGItvYGF8XFBC6/DXedLu
+Vk0PDBJoi+vNami7WLsiPZa/ZIOzpbrvyRRzpmAi9oSStW4pJ+46dwHED1L3WSRHKDiphrLgrTr
+zy4+4Uf2l5S6zqnDM0lmX0BFcGWI2y1ce6ivCSCvOzkh7iVfXCBEplJKFAlisE0RBxO00CBaNqN
ydlKTZbPi0ifzEz0n6EJVNYSwc+WWYMdHG8wEqXC1pukFHFpSGh6GYQNgrAPC2lkB7S6W7IxAXby
StMOBFq/kFdYfhqrB96wnH/gJkgtKaJhoTieo+ntkkAj5AvpKRAFQ2gQGVar/aRn1wWAeXGpafb8
dNNKeV4ngMwYUPkufu1a0mzKUvuPTxYUNNAZpB7cWglfL8TYDg1yrAXih0phxdkYljoJ4/Har4ba
Ma+j0cIPoXoTqMETrmMcnsfTXsif/F7NcGLeMvMmxk1SwD/jI+VrFJN7crj8I/RzPHtwb2vBDVwU
bDomK2a6RgmDw65d/4MiR6D8Inck1HCcNyukqmDMEZ3kX5A/egs/2fV2VGSq7vGii3PnMxBU+SLr
iM4kYU2LBPLLO6jm6cSdaFazXA72ZQxfXFSyNkDgATISVJLgWHeuznOHDn//htdYk38gwA/foi7o
/vzppkzei9bp2Q4VcMtSJ8BU3OaZ68RYN9qTTEFxgqguxoc0vMGwjUTH24OpqUQBgulvAcoFgyyK
HntUQrNrZtxzkJXnp73v6894SKSnp+CuS31uAWTXVplsMP2NrO+jcAhMkrlVzHtNa2DnGZ7kdJ1T
NZYs00cGb8HCy1J1PyaXysyRMY+Jz/g4wEyETvCQffB1QENrrP0zJv3yscB3oFH/HPIV4BqfaaQW
12bw7Yiogx5wmLUhvRPMvEv00faip8RHTXqd/9sBIOB+6V/jtsVUcjv6PL8Q8B4OEr1SsnQ5at5M
dH8j1rHIB0RxwRaF8vAuJDQ1p+5/XEZVbkhF+pmMuVIt9fYDca5MMholf3OtwyB53sZcsWNHgleo
pmubg1yUbnD2h3KxNsV3wgBG2lWYsUZXm4Dk9LJrQGDZRB6A8Kxos1O3VlXiKEriFdB52z5OW672
HiztUDLeY5+otrNGf1x8H3QOpLaDrrS//84cxTs3vEJC8/9TGWy/R4sRZkJaIN4+wNH2z9v3cmOT
DRwo2zaU/kHMO+upq7CFwWZEkiyNSB9EK0UMunOr1j9Gp+O/esgSrvA+iLpEKtngZEOz5tMl8nuj
eFumyW7JgBHRoyu1aYwVvNZDTkEBs5aa6SQaj/jCR4ACej+6zXiMFopHyiHm9EPKIShltEZlM9Np
peknjDPWSemsxqbGhC3h+4afF0eIYpDzEZrn5UeKzw78i+MIcZJpFNcXFFx99x60tRVFWTofvS04
HjRhnXxw8RLAX7b2ERVhUlMg/nGoLBu71bqK4SaOlTcqsg4Co7g8eks9P/NOXsCtWmVUxXwnsD1N
pb6PDiq75zmNTATrsF4cVuYozEl8riiz8a3JUuHmLjNQs2Jqm5rKXL1rz+olTt9tmnQFo0OjPfq6
ekfbOxzQYcILm1nti/mlmfaNRSsoNnD5qpS26FaViTD71x8uQzBnhENjVdgAho1pRtg7Muga0ylh
p+Z9eTw8ueO7pePuwzCwTqCNLcTTOCdw68OgYU5oCzZT3JnwtnS0eXLTGdprGKqkTCn/Ypl2Tt7T
jveUitnl8JdYhhA8khRWC/K7nEEs4ygePqZNZ5kcyQ5Bv9hAEBX67Fb0QL1LBfjvVUN2zTlltk9c
/NiTkn/bdIpAZXs595BWKruc8JCsgMMZUc0+wemA8CuBGIcZgI+IVkVyKBT03uR0bqdvdphMJB8v
501V5xfu4diTCOnZTNCkveoWeBDDpTCeQOOFJVhRfH7jNcXznbXbc8i9qXqI5/jx2MlVf23bdSTs
QsO7tNLZbURm886Tgb1fyT9/jJ8kYa6B7kODjMC+n9x5AZtsPn8lmwuQDN8jdB/JoA6FqYA6l++C
LJInK/boK3CKkFXqlf4Cx5OLeZpcZSP8RMLi3Fvz34ah+wZ7gRi+u7SXANQsuDgsLqnuMY6eiYSI
qWp27zfNaC+HN2xj821duXoTVwlZMo+icWcgXFd3+XHvaIJN3y11oS8Z1GLnaNQ7EDuLIsDzII7T
BUvl/9I1hyjgpCCjktOc+YgJ8IURo1mLJ2YzjJUH0vXpbtlKxS/CQwRGD5FemMeMCppxyDjIwfss
qCu/wWFJTIJoqRUjsmAQCKfD3vN0pcH77v3JjzoSuyTmpcHxEmuN8YMutMranlMtV+0DqgMReAJ+
DJirZtUieXzDHoVDtBwCnsIuR26gyqigtYJoCtaom2j3FLuNTAHg58oyH1kM+Ym9jVrXeD331M1P
di4LzmgquZe/itn5VNeLAVphaY46SonmTY07rxmMiylvYYCGGac3ec87VUSBoKAhbFDbxNhrkE4J
qqYEWzXnwvK6vcbBqkthAd8/7tzTLa2r+7GgAp/bQo78BRdSIL58Bti6P3cBVgKSsP8yYMHQPhHb
JPpM1kFJsg5NkkZE4nccdrhLPmFI5JqIHzu7EKhQDX3WVVfNBcNKKoGZxdIfbTVIqJpYtZbn4sJq
Nn0xsbvPjLwiXxJ9FZfNeRHBb6j95R5fDAw6IgE1YzMywJxYMwdPt3ne9wPtEcPY6nV2ycFhcBwk
I4F5as4dJPCZIyJB/AwKJx40VFzVQb+gO/kJNKWSvcQMnp99M9vu7fqwMMXP7/l1YRhfj++Ds+Nv
agGgW9C6bef70+quS+ZG311doYYFOuwssQw9qEh3RmacsEJatxJRLmfCK6Fw2YFm+hTeTqev+rEe
64ulaS3kz+GDjNnZdXjw1qQmtCFyC12uGgVR1gA/qZ4yZSxy6LFzjVHH5MrfY75Wmic2YYx6JcN3
3qDK4arBRAOr1wbQYGos9gIRRuE+IexLRUwBg4mAZXcbmbC3N23Ofewg0Z0TgYR8W4cPLGVkQUwE
pqxFCGfp32cpy6GCTmzwao8Esvj1BWkUHkp3jluDmqGMVIC1FswERiWuV6VpkIUHW9ekfYBKSD8k
qzNra+iVtLs6yeGKIqMrXf0WUsQW46iMI31OkK1g8WSONQmStHwIhjtO9nsosfpHjU4k89dKFIHO
Y88HP47uvBIyW8i5lMmCuL5Y1QnbQK5YWry0rLC5PcayhhTCZFuQ70KqRJkISHIzrIeokYJZk4bc
+Mie3TnU2rmlcUCEJN7CBaID1cuxNUwrjiN6iaHDQb0V6H7pX3Qq2pTVfAEU/IFyIsBKAMwSBb2n
l/IT5HLMIU68VigDMBlt7M1W7pCRyv0RwkenhbGhC0/dhq0xDNfUCmFBgykW7ZH4YzwQa4kod4Rj
kY1tjaXfj1oGWATKRS6x/9B+cWET92O+jGZUWf2cjhwg9/Eou53n35Mmj2/I5PwLMp2niiE4I34G
g3F5X5vX6kVol3j+NVt5Fx5wLdnOWuk0aBAUPbrji0vvaMfMVZrP6B2grL3YRwZ4kL3Ma6giRH0V
GHotjkfKtDx7C8PCR7ttiS3pv0wlIhELVZtOo0AD7QVF2UlkU3rG4jka2W5iUl2/+Gc9klRndPLf
u0k48ERCOJ3xAZXu4Bv8EJj3tnQOFWHHOPIo0zUjiwmB4C3Z2jKQrngmQxNL8BuRnLfOjEGF2OJm
lRh9tbT/jUu8gwCK1tw5dMvtK0tS2RwB4EJ+p1IRTrLBRUfKFuAiFQbeBdR52+3QtOcgLfT7QIxQ
K+9+hjutJr2/W4PApkikJKVmdzsuRG7VzOEO9CoJtrRG8i67EM+GScR9kAjRk0Qz9OAg6yZWjw2h
uLxhaWeZKDxLGXXkKxPUyS3p+MF/pHPgW5doi/sD2he6jt49/qtO0xE5PvwZ2xd9igiSB573t2+6
TsJmvjEt90xUCSB+quTTOdRClRR7BLtdY0OpSd8cTUYDBt9YjqYuabKJ1BHICCDq+RBxDop9gKWt
/zgPQHzJEXkoZ/GdNxrow5vR2AVRCyauTFr2SR7jork/RmoLu/EZuk7afaXi8mUhcBQ/BqfI1Kie
u8FBNkPc8yUFKJ79HsE1xN/5oXqk0Kyrka62NTlN6GoBG3javx+WzFZVtjmHvwVD44NKyT/rL4AF
LCZvQBvXPfcwse8r0DZrDKyGVEqGeYAYk5MSMZclO8NGitrug+aX9+psfZl7ZrQKUqeYHR9j07fg
+FuVM259sExLZRxD+d+Yxooe8rW8qHh8ciQXmey32QRdCcTzy1neRiySQrH54+dV+NIhBOseaH3c
kwoZDjYF5wC3HaaboUZFO1vgrh3DcN7r7NSkLS5CbsphI1r+eMg8Z0OH6eUHYutA4EY4XI6AvSXQ
ro1h8haIYF50n+uspG0KHXjhFk893fs832KKEJkFgpqx2ydEZkWIovPNZH1+H/wvjBQu157giG/r
IA70TwzaJz4UJhWEVrNeHC3CQxnrD7aEdj9tg/GkLiejdRvY15AJpUpSULGKjCf4Lg7D0kwPlQhQ
vivT8Kr5Ml7Md0ZhFsyGqrYiAWb2rztsnNCjSspTnpUu1/AQZTi7N/44BpRHqioWxGZ/00Bd3WK+
cmSbb+7HWxSa4e7j2RX9vhZviHHNYo1dSRDrAWBPd7MDuuxo6NdrZEw7/4QD8SDL/M1/r1fpRVfm
QSF0rkqkfwBXFKZnsai/pBZ6OqczVvKUPeAqxFpOs2EE328wwjJG5ZZA57lsaYX1qJ7H/txIs7oJ
ho6qJ8FRq16pM0tla8xAELZ5e5TRQ7Gi3tKlDQgjpnVcQKa0ImjWq2iFcN+yhM4vM7vtl05HxcGg
/WqOZsbfIyxHHER/d8HOcKxPvn3bkPuhtc+IA756cRspkFKbpdI4twpWml6iO3B4Gh7PikGsZwGQ
zXj6VaB5jqiUQ4NYvqUOotcrRrAcef2SX5SUTHiFa7rQUlxSCOPACUI27LlTPvvfVT4lu4WUjpPv
lKOTVg+EDp6iP6hzScqe/G9PPGqc+YSmsKL2BVv+bcSqkWJSwxdWVUSa7Js9OP3+dgYgP6Vnm1/7
HFpuu6YvlsuRn3r8L9rzlsnZKFjZ/F0M+dsAgUzlkZTQE7GZJoICoBKBGveKl1nLO5aJP6SnDpqK
QOabNSbE5AtpwvqFGZQ3hyhXy/3DLRHk2EH54cZs3cvUHfqSX0Nt5pTejzKgXg66WO1TwMU3OR8Q
SueVjctu7vnWUPwVcpw4CcOlEGWvtPriH37sAFG0Ao1LJNNLjVmYsxDEXnbNZMg5ngLwu8Oqe+r5
JpLOJrGdfM279akL8PPlQf+OpYDSPAGV7cf1FvUTR8eSURZzo7o8QWl8UvfUCD+84M0LLIDasuiP
Uf8mC4Zdi3IuW9X7JYJmb7AuNF3KWyP9qJ/W6vCiny4v7D+c/kCvzW3sWkVeTtzKBaEZX6BJRZgZ
un/ZdIBavtiyofnx7mdBuyP9ScRSD44imiBdphY449AtEYxwI/DR7j4+kwSPxm9yNPJBHcJPNZ+5
4kvWCTia+W5VoxqFEuu6JIZgxPaUSaC1LnbGIM83VdAvMX00jnfb10JZO49BU1GWoJYB+Oi7rAsB
2/5nth17R9cmhBdyZH8/htrGrNjq2LFYifJ2o4RldqDWWJ4IOshn3ZHyNrizKZHPZlpcNdRoav3e
fqzuAlFTXmX/hCbTOoyFVK8M2Ry0ocwAoxmGLDxWOYqpba0N928x9wsz9ZyQV7ypyoIFf0qTKwYs
f/2Bxls7RV73EcGVG6yenqeEg92DEXuM6jdugRRuCPT+V8qvRK5eT/pDWdb+t3wBNVJsGi/uBMm5
cJRw0KHtQ5H/o9hlMq/B2rugT4En/FBClEOo8NSE3Kkw9YS0ohpzL9nfvWIM5SsrwYQZeoXv3xhL
C/9YHGHvWTUdlyvyizGMExIlwI1PtryJLEiUZo+Ys0mvwO8lpmrWKsU3ptQxyhcOIzQsBczdvJ4H
0xrgYU4NAZCRKqKJG0PfEb9D4Hk3GMoIlJ7Ng2UJT3jKJ4HPqsVjwxZZo3uxJHaKZKoOkOf0hbCd
pste5Zl3jG78PKR91j0cjQyOsrky9U5FiUnCsTYvz2F52aDKfYvZz2/dhGTAFD94Z6ovPEwVgp4m
IcfcSP8GA5Q/qy2ia0wbGAnWYNHOX3KsY47p8HEfo6W3vsk67P156mvloy+gZMFiCFIALure2CBV
tvR5Vu3TkybSA1T4a3XXnF2FAagY98OMbKcSe+vulX0HDwWhP4qRgwC5HBf+6f4e8GZeujplb8J6
12rYfb914CgzMtcw+gyNsd+31UAKJOd4U2xxbXoj0fS1pQqvp05VPt2W5vdlCc0XkbCUq1B2l8OT
T55mf9X4urdeiX9FOVVU1vTJfSE1La8u/YoBwduN1CljIykRB9NVE6jb6sRkdoLGpB10zalZOKjU
OZQnaGbGjojzY8l1MzQK/7lrf8WF650eu29UUms2UidkcZoj1xyGZGYTB+a5Q86/0Qy3wrPnjfoP
XeigtQJqVKKo3RplcOOD1H6n9srNakn3PBbLQKmi9OfXHd4D/fHT06/XaIJS8hWsKNOpIGojOGI8
ldb6zLXH04j9/lzSZJEWMxRNJ8dzEn8yT/+XLamKPa2cgQ/zQuZ7j+uAo/f3EPdccVzsDw/j30BU
hdAX4tT5v3XCGvruvaOSdwXIuKTxJUM/JEpLzPvGJ4dBq1izpRD1txfOTmTS18ZeG8zM7BnhoS0g
tqeK+697WQXQmsRnAXJ6Dwci90dSwjtk6gebwUGdtyyszQveAd1HDQwtSyC+EAdZ+whYC64vLXMR
q9eCJCKy21UR9kFi6w/RamPjR0A3nD0Tyb+YcSJYgQ4IAstMNU0Ec33gYClIMCvZToCMEhmft1o8
WkyzIoy8Ax4Uo7lco6SfMrVt2Qzf/fQ19zFEmjak6a2R/G98KI8GdvkwMHGtL9AKqqHEsQG0MzSC
blZklrsWC8bWrXwf9Lg6Xc6LkpCn4oMeCwqUrIEqiVNeCnQ+oBv10LtiGZ4ya2KDLafo1NyRg3eS
SkAXOd7jCiOTuSNme6O8s0c+QruxyFeWccZ9FODBX2hhshZxWNq7wHBLTx5+Wb55wJOwkUzD860p
XqTwYbF7ThpS36FFFiYBXoVT4NywmMeB77XWXgkTfUzuUXcUcLPtOumRGwzt1eYT2xp7Q4mF+YeA
NutM9Ysm7JRKH6KHY76phWijZicZOC9SlW/rYOJKiMenKp5z2Hr7YQUQJ0VAtOkhZDQuNM1HyLbc
zvqnfDC6r+WtudPyRP5u/AVjHpE05n0NpF4xRa5UMCV+c0LC6U5ETSBup2l+3jg3HgOnmYHPjFO5
nP7RnuJNbU3dkhLAxfSiUPkJdiWTuP9Hm0k78T/GzcoWjLBBJcbIo4En3+xD0KFrzcCGsUFPoYxV
9sv4GZQKCo1iHWYfxdKtakeIhjTrqMhH8CKs7k1A4j5Cs20EHoYXHiz/0rMcLyw31Zbo6mdQYRiX
KM1P3FZSZrpZ6Yd4Aeu4N1Tdeuf0YIWKUAffvmURL6amadofNmrXxXeCLJI7ioj1HZNopahzdtwe
sfQyDXTNPxW+Vf5b5J938Tn/+aD5wExoyFz0T+XrO7Lup263w/TAC1s9kPX+Rw+cfWTSdhnUxQZS
T2WMZgSYC1yMPKyWzI0dcU+8Z4ADgEmD53uF1XW670A8NqIrD3y2aA86d2MbwKEhvH7QGxN/au3S
3PdOXG9kMEp901ce0lM4ddGGULysZdDJx5V4Xi26kDtoNSro4jhgxGtGgpPmHDWqbIecvDJHFt9F
aRfMx0Je1J5Bd3/E7jpfwn+sd1hKBqubinBk6dpmqwGXx9nYY3rx1LTVIVL8A1z05IwrPuHj8UHZ
jmWYlzQt1bv7mOi9gsklCTd6ex7edweIKjKivUK3YxuBuIzpnXLFS7FAIn2t7wnNbV3tlyYJ2HPe
5sSKaSlNtMaBG2CvCb8LIXLJz4UjuFSOC05qAeGw0V+tiR8It5zuORXKF9t4KJeo5hnI0bYhyVAj
twfmGxgXpP0jiDyjUv5E32XHOPoKQfR7IEEvVYe40Pmj7kXfswMBwexhy0dQBTkwjraFlRaTNitu
9wa9cHHNwurd9UWkf/hG7nsk96EcKQD95aY9bR3FwJlR3u/LYcK8pqBJIftfYLHgS7lzc+2/0Wbq
AezHAqqiBm2CYRil5aWGJgqYR+AP35Ho4+johxj0lj+pZnCMLe7PaGsrxbGeB4JKrFUwexnfIFnX
972va4i/wwz/8KzN9ThTbvllCv47ksHotcwTcyyPiBxj+bup8LrjWe+Rs8K0TmsN96tpGYrgTe21
mrG+uYesm4t+BAK0ahc4J+xKvS4twXcmSd+fiXbD3NAO957XmhDC3zDhhcY/E0Lx3i4ViDsPa1FK
WApcfeSlxoyWy2gsE9D8G75ueuF0JEsq0MM1Du0nBoyNTG5RGXsIQCFNfAiK22KNmH0/XwAe9cZE
S5zaiIKGwZRSr+7ysFAGwKBVl3p3XwjryZl1zs13gZ8Z7CXexVgqublzwYL8UeZzOh/JVoi7FGfz
pbq6uYIsNLb9IxPQXGAVNpWxFp1cR7gdAUcN7cZZtger02m9EqeHFv0XsBQmu9WMM/Vxuq4Wtucj
Tkn+qGH5FXj+onhrg1GoL9tW0M62EZI7YD+RV/79xZN1v50cF/eHun5ivj+Pzn6QpLOQgLEP0yjN
DG6dRhUKNJtBP52iS+DnSLhwgUxgu4zE7t/rKp/h3gvEC4MQlodtlpdTyjaQzXv06gSWp4T+DlHF
LC55BvaJWXZezamsfhbwANrqYN9KV3nQC8xK34jdpwiQ4rZA6ox7tPUc6VhsN7TKZG+FHBQFQaDQ
JHGO/e0vEEvxtAjYl/1EdwxpR8B113BSB4+63k/FyMlsByd5OhivVZJ0yjq5b4q4qpY/qzt4skqD
KKtxze5VTCfnF21KUMrnz4rhp6HeUZsMKdggvd0r4pH8QOQpCdw7kh02/ytn0FA2EXXta1f5BZKC
yEjp+5j5QCXPs9ahWOHqUQQdve5y2tooafayVDzIQeY+u8LcsrPRreNfpcQF/zXpEmL9TN4o4tYT
o9cGQxl+fsuVIDt8UnqlvQAuclUV3Gh0KP+INzrnFxgLp6GBNsvZo7Ted8AcmGbBw2CDLyUDEasT
90e5fhOfi5U1j5ikEn3GRLOSr/3kU6P5urNq0eVDw7xXHDBnZRVROqgF/MoepD3wfq8VYHR4jsfW
Xqy2DAhCw4bdcSn1Sm29OoqthS5xaWgSs8meWkZX+v4ULP8XBpPTfuu6YS+typP0sg0XicLc/5kS
boy/YUbyLJ1KvxJqBIhf1iYxDdjYE+q8HX7mCz6xiEh63dX+o4Mf4i+sP8K1ItECMO1Z+W8r4voj
L8jIOh5YiqmGzUmPRN+K+SLxyHcRJY/zOv+hZJJJLkLF98pFwhTxgways9+N7TidVi2j4pwrt3Lj
jNDWtlEybTiKzLgtyFE/dqZfBLvH2OG95NrzTGTfVEgAeqe4SFfQ7MAWXPTyE689FekF4omThRFa
Cb1hhu38GN1OxvMMYc5luGxeOgRDQw58E5+na/bl6klyf2iyvjLHTDKw7FlCEaoahr1ptZ9bIXGs
0bayl+3thZBavGrfoka2r3CqB8qH/3oUDKvPGnavUtbpS9AsYSEVnE6i7BwtTGnGVmKPMi6rUgVQ
gvvAxbfvPYr5KZmN9Mxo57p2OD36XAHfTcCqXqg24oCLZRf4gEab8tzWlhhu8ovK+djD2X49Xdli
kG/NMvVySHjK+fPh6L7HE9QgqcQNXoJlCl5mZs2x9WFHmSsDgLorogQgN1BVR6pC0ph1m40oEAzv
TUI/21jCmoYVXJrQrgGgWoDY2FrO6xsLKT37rqEYH37A3B1OGtqlWxGqrZ0tbEjcilrnTKb7dl7v
a16SFSLCJUvHidIBh3lzXEOGQ+iGItn8Mk2fz4fhDNzUC/6wu//k9t6vBtFNjKywLdNcPJK4Eoi2
UMiiJGipKUsoW44p5v5z+oDwD7WkP9HlrNkdxK+c3BcOm+zlu5cnr5cle7kmlWL2wi+2wfSm0w0U
x6Wg6UDIG92mIFHnWMZ1PzhHiNbzrnUwEWWIXjJt4Y8YdJRrqZm7FcUzNz0x4V1D3Z77vWawFGkx
0zpKiqSBi9UATHLd+/Ybytywcc09NiviykU5vEho2ZDVW/u+qryBHLuyM2pOtsdV+RazlwVimLVQ
hYWGr94owSIg6CmLo+BFj6zIl0eFtZ2kGklMsVAvMxP5+SOrMZo+aiJ9z8rrE3UzxtPZoTTrcRtk
0lLEuWz17yrCeNI0PYdtA0GOoBnBWd4AXxY7UvLvyDDU4NB81ym2J8XdgEPZxpe/pTf7GNeGhV5V
jz71ZvROfiA1+87DMLNpvKOfUtZwGvYLbiICL81k2ZVfsl1mj2i52rxuncANrngkT4RRNiFYTMbf
fTVSSnMBl03Vvd9JYWxpG9C8x5JY3EueN+A7Fy4jn8fkSLPqOkY0tuSnvOEH+mHlhG1nuLy8K3DP
rVQHFxpkdG0MOP+v9CaQSj4RTthqeUrtzp7JumFIRra7ZtUVRKl4AEjEkB+c+SuizrEsnHNDDkTL
zmVY2EyddCejTqN6/k52F9qlK+OKiioNEZxbLqTQ1FfaCcIvBkQSzJhyuQkZZ/F0myAaROX6IO0O
5mZWTyWIh9N3ipt5vg3HXTMPHHwI2zqTX6eNVMBb9HWlQ29eBRk6My+eBc5C1YSdxOXQYs6WgX3N
XcpHZxoUDxHYq5lxCKkFb89aUpHcUCzAnFeWz3xzupWob2SCPejdGgd/YE2hacjuIT2rtefdnIrs
MNkql5XiK1EDpV7djBR/VnFOQIxf3+wbPacgffBuU4B8bYCYWOGwH5RHp40MynY5E9CycUGlkJhG
yixEjVmWUD12UhDavDU5Ev0y+4uVF80V6jFwcJPG/T4OybbNHWLn81zLutM2mqd4Xblnb3+KLLLl
MwKQu+gncw5Z8DJAC6yVOz2eWcGGyMA2bh4R3Lsfx3RoQmgodEQiHOj6pIVCH7nKgdtgQFHGT2oj
kpzPA0VhzI+w+3+crz5ZdHnvwSh0H76prGGx/7TK3SIKiByM+RJ3QFA6iXAPrFdMnBU4Df0jSc5h
AIockiOFtXqbxM2kv6nKK6Jn5l3/ySbgNT4+/eVUIpI4FJw5JKqgK/xoByLKpYKGwzQGvMrhwFXi
nOJ0njuWWy4y8/ugATVFhkdJ/xQi+C0Ioy8curxzWE7qZQAbYyhaRC1biHbnVHtdQTmt7pfNKs31
gDdMsGentd0f56svKTrEOF81Uxw2efQq8HoJwcKvd43UmXah3eUDjiqjqDy8HvB1ZnKYDUraQt2j
TrrsREbvZQ4nvH3iKz+o0z24TY7F4baAYAmy157Ny56O7GJ3wuEeRiwZIn3KFaieoMCwMS15+c1P
dwwI/8GFtmt7/Dp3xGinrDFy1iYCUAmGsGFAEbjcSS7s6q32PuDvRj2OerhcMWfQg1RWYBeIyYhd
s8VgQlRt73dG8EIQ4VKii/dIC53DmiK5iOAiVmszVYZ5z0X7VPE5PsNCYduLaAuuJsnbhCPcxlbX
dRNzIUwsG0O9wGv2WNLGMQAO4fwfpNkTA1Gc5EC2p6O79gbLIm9jklqtSDxuo1WEWvxaroNDhP79
15Dp2gGbWDtQdb0Jd7lb8Bm7Izii4I16yJQz2t5G4MGcYE1TGK42KTjiFEG+Kje/HCl99C+jS7MT
l5ZEV9rtiORMl6l+OhC3fnl9c29R+ZEuOuWLw+dcfaVOHmkPWHkqbUha3m8KhohCqfqAEWHd7+GX
exrTOObYc/B9HDI1/YZ1OZO4Xwh1Ta/MjAEz19B6lCsdxULf1Ho7fGAT9mwWQwftOTJQDjzWx/jt
q/tEmuslFeVfd2nc5ZrAOMRTTkWwDDUIHUQ8wvi8dNDUsJvjRjLoH2KXpR+fsVqycd3NPqVpHCDb
PY9Dd2losjxFk1uDxGJo+ZSMP8nlccBq2Np0qFHQB4XrA4IDpyzPb7gwxpIXHzHxh5j1crg2N/8Q
heaQ9CqTS2Ypu0EvaO9jAr0m4OMvcLBgj9KPdrk1+f3+70IQVhwi2rdZ5q8mMlcSadPssR4caNFW
Nki4gplXvak1ktSI0bKRnXjpweCB3TjqCbihxS4NwCsNMAdgIzeIEoNE98kBRXm+MYqkAhbnmh5J
K+J1tpYEJixSZjarmrC6iKC9bep11NYqIY5w4C5xmabOnThm80L+Di0/xRLapKzZqvvk0HYSp444
cZoz1ktBeXLiaTV4/XZVetxZ2WhrWHq62Fqo+uSDxz9HLoqRwb7PHZBF9Z0mhj81fkA1/5vFVmKB
SPp55i+bpVb1ZKFkeRq/S3hwm87LBtVUBxH0YHFLj96LaVr485T9toGd1J+Ol85e30IUq6O6YeVT
kjumFCLmbEVeBsdwVrdr/Bo847eWiVcUXwd6Wv8dSedzldB90eQOC5sTCHxmXxPREL8PZwllXTHv
urhfzPftXEGLJF7rJYTNISExn0OI8f4h0ZbHiZHhajEUFYLEd59Q0q97ntIdhoCvvnWw2GB0Eysr
YBH43lmeRCCSt2xKpfmtym9K1ESMmY2FjGJdQDI8lv2JfRcD2nkQ+PtCsoYlEnVzG+mdL4iMXLXT
A/6y6yEGJtfJhyryNkNNIiO8dnH9YU52VZfrc1cjrn+DmdAdP4BZ8f9hX/l8dYRtIitJImf1Z9Ha
JYXmVwz+DamID8Kgg8GYM2GeLf3s3cT2IXi6BdfgGrpzbUEGf85ra2pAORKq2+bpgwsw61ZMkUsM
KQucCoaV9y3eeBY0qxasTXXFMVn76xepLsAHZ4BxN0T5v62lmMAEWUFl2vhqZDZKhSOfgYmhrWYu
TXjc+1DvACYRinbKSMFzJKvWeI7BfHdgmOpp2Rnwp1zBhjumSpn0LUAy1ewEIdmFsrHBGgtIgVGD
cpypf2c88eUs8UDE+vhb+YQ7LNVldXMWrfE+bsgBlETQ2pQsV8WMYAY+ykKU+E5vNQ5QZ6SVDF7O
Gsq9lvWFuqcVFljRf6PTQW8PFfFeaSL13dbFcOWeoI4be2lYByBlnb0lQvIYt2jT0z4J+zufzCT2
mlOFk+Y8f8gVVZA6vaGw4/7xv9/XI7/1ZCh8bdlJecWtGyDyY5/MfQ75kC1kjCEUy4A9UaDBqEj6
jV4f+z3A6J02IjXXjceQGEZe2vt0gBe/P87rXAj64qf2rE0JGGHsT+8pTHyP4ebtSJmZm/kG/fEB
RxFMLzj0qsZCKUonYC+UI6qqq4f6RPOLFezC3JMT/5HCPSFbWbRHIUafQNcRanI6LJqiPf3yfm8e
Yi7x+CCvSMvw5T7TvbbrKgWl4MAneqxyAfokA3GHkxrT83RFcCpXsx+LsePK3ImZ0xq2CaHvTFg1
xdqcGolbQpYBjY84DhD2i2Qd92EuwRGJxGxVkejCszCm1NcRJGDNkFoOyi0wgfnxkOpHGLwo+c7T
2N5hRTm5BXhXHqBCyDbVsdAEk0ihR179+wXDQMswXc9Zgv/iaxH2KRJfrs1EG45ieoKHOj9ArubI
MRttHF1OaWjwMWxYSH8d2NpSulwybtOxjTCUcGqOrXkpypel5kHHYCAIPkQuvlSzYrHf4D5B7omj
nejEqu7Qyac4YIkaa2cqgzciDTjXUhMSf/tmB5VGeZrpHuCuKAEDwnUSTm7EfqTlvvi7IFBBUlds
PSpAIGRVYDujlmyLGroZHAOrjgh0zmJZs5Rf59akmfhrj9ScvjQw9R5JtcPv+1qlc6NMMSL08NV3
TwZAf7my4I6gxe1pQu/OQNnZcTk9+JYz7nmho4gTzVXCQ1JoZTfndCGbMnPf45GTUP2LYGcixP1F
/d5ZR1OCwC+9Wo+J7c8OVnp2NK0M2PojBR0XI+RTyVl59x+9ZRbZHkSN0YLgNUQS6EV3alFG2G5V
hUznTAMBPeFyjKnSc6RTJVd7MfUtZLXtrrK8UT2leKW8a4YL6EN6zL/nrj7GtVJTPU6ciXLcKyt4
Up3KWDQ5ovqt7Bhqe/PWC0Y8u1GLLFIS2BghSKHMU36XHt6E6Rg1Q1l0wqbNlsRMTCaE1nnrlcsf
zr42jSLEZMSI3zIfwi9CFy5M+ot4JbswFw8xFhvmX/CBjjYFFCcl9TlQ9I57LqOkmG+s1H1jCp1K
q6w2thl0oBd3+feAQ7tUjjRDc4xA02au+lEtURftWaYL4+ruRD/poTVu0mkMSbe76vHeKl3RoxJr
3CgJE9pajE8e3l0MotlopwZr+Bg2m0Hw3zv5DQMFaIdW9iv7oEQuikyzfulXA19RBKVvhljaY5nS
zAYts58wzJdrT7yxTh88wzbrOFeuMCuLcdyjYQZgp04PW60ZkOuoPhevMliNn41DywyK8R8HZ/9S
Jz9akibj4/SE3xhKPEc1EPIGFunoYrAzMOh0IOenI29HA8dUkeeM77Qze6YeDEKFKQ4CTxKz7+Pf
OqTvRBOTH9V+nTb8/L76NB8AnqrumU50onU6guObb6ZqrszS15eELND5N3OzHrzb/l06pJhmFLxO
bZTP3mZlI8uwGYvGHcUxCmh+RPKYyiF7zesbkrSJwaZ9ISzz67lOEPvh/0xZ5bfrdzlCvQMvV9D/
OdaUsqgBuS2xqfTlzsrER0q+FOQ++Y38BX2laSrd6ePG0GFR1+MTWb9fmFSiZGPrMCQz/qDje0UK
ub37kVjiYFXz20eV+3RPanJ+ilYxixIpb+2lCxbzjXE017I6j8/5aIxZCv21f1Fgz2VKdkRfsR0i
D2kvAikIGE0zJBYfgdwZYayFiB+hePhMaz6RPiS0RWjlFaY6fOeJE962+apk7vQikDcQ4GMUgceS
cPrZm1Dl5YlWUBQ7U5hl1I0Ui9ZpQfn24OiHSubprss0bjPXVsJuI9Xvm6P7tL9kffXF1hVhmIiQ
MCxwAN5ZbxISt+46Vewfeuz4DnliER2hNAVIeKyKMoLz+sxYkIzbeJQXXqiwC6veawy7CBF1TIrN
BYf6Kphdy5+tGL3+u8qfvLHEGkUEILAH61B/Lvz3yrAQOsJ5omxPELHUH4txcFNdS6CakUAooe7/
K5HO5ieQrvlzpg2xFM+fST8lV3MzBX8P0SHLAQVqGp26/8ws75psIgpYBGI9175+4JkpNDWkGlNH
5aPHBDebACvAC5kia0lJVcTCCZPXfvVMid//w9es3LwpctZq6OYBwsDNFIILnbmZsxySS9SisHgp
aa5s8sqQIqSNWocz/tJKEIk56pnPRfkz3EEG61rLd/Vm3YYU4d1NBthaTTPzoSdd+42EqfVVoHLe
keOLJjKEtrgsnIsuUlwitBzCFot/m45YSdLlSEQsr2MQdabStADidEpBuvsW/Dfpx79VhtU/aFIx
UMkncwHPDyQIF+tgrBqvSimQ4c9JRKC6GksvoGUavp/jeeuhOl9lI4SS4msTFBgLtEM6T7E2pxKa
QjwW9WB29th5vMIM4qZ7s+YLBDSWO4Z+B8FWari/cSJKkGda8sokPwVkU14dijAHi4dfCPKv9r02
+bnzdHznrcliaNG5MisaexISYs3wuf0TQvWQyp76F9c+ZRJNl4SOwrHuf0N8Wgi25wMphz70OQPR
VGeLzMgbRf1n8NEtedwq+rz/vsUHXDuXo46lGJvJ3buNj2P9DRv3IQzkZQ8gq34DZbkh/rGOTnYs
YwHIHw2d0NUnDhhmhsGmYpf2hr/y18UVKZSHb2eswAtqJWgHdg6gWtN0cU5+R+D1rGlYiRPmQD8a
ZZt44uCkOtL0Pz0Rgb9/rsrueJop8UbBScgYWCbsqR9O4t87dlPrKYc7iB8CM7atb588+IGm/0fA
7Vz1HTw2quersIZ30KI/CCVYv5lpBzmbhHR+L1wTu6zLcqLOwRv5r0hxqBaWk5F8kFbHn4l1mK28
vGuWb2mbgk5QOU5Di6BBu5CAA+vqjDtjzGrQL4c52Go0DrwEw3mJ7bPg+dLO2Jp6PWUv6Miuczcf
SVhcOMSeSQGVU0kPNwNrqtwicNlaiGDvb8b1MBw9Z5Lx7/oElHbWyA5FDB8w6trQdhj0fBu37th7
sO53F5hMUUdJ04JDuovQRDQ9uZtPuEYMP/gVW/gUFrlksz+7DTqLcc/eIaUjFZuLP4THyhlqNW6O
F/SR2DzitJ5F/dQOZY77zXQTR8RvjvJAzmzOf98f8KHg0F5cH+bmNMULjC9sLs5/KPHBlgg24gFV
oW6gnV3KevoYT6mfhN2hoOq/9MhLRwrbE/KbDS1VHd28JeD6ugWirW5lnV7nEPSVpgD9sH+bGcRY
jgy5TZ+UCMvV4n8E+IurIDryoezupFBXrwTMMzJmnWJrZ5psrgK9GwYX1QUuv5XdFxwP5ylZ7KFl
85+7XXu6/9XWr367sGW/7O3Sm0d4xE3P3+kwARdII67Bsgxa8vQxwalVv+RcW+OtMZzR9SGgJRYH
QRRfgV99HY0Vi8NZGFp9eeb80YTRgKFrvvpDKsmDn+PRCkXh3PTDRR4s09bdaMjq2a7NEjwxTFvr
03HYKG+wwUH483d6U92ImqmwaW1Lc7J+5whm+uak6JgG39aSYTBbYRXucem5G2HMdowai/TDpTax
BkariHOVoMZ7Xxdi9t6mmrftOk1rfTsOO2w0IxFB2VfsJCZwOuvGikv17EiUmrfzNSOLKExaB9xq
kMHPa4cfmfNi8HvEwjAESHF5k6halhk225d4FvU7pWUJWampJkTXh/KF2R5sCA/NvBSPKRYnl6qu
XZvREa8e0t27jbB4QPrjdP2B02Ti79o70+cquLrPEe8wfeqMyY63B1WOiB3PI56uimkOcg8656/p
Sp3Ba4x3ILsbICBzxHWYr5sfwYFoFTEm58c3PX7wSe8VzQLv8aLYwMANexFw+vXfgdemuUiegPnW
7q2UThLFfvPAwttJbdu01iT6BWo5JrZdyPyvfZiOxU4zmQrvQbjNGA6KX5cZXZw7nV8mPoS48Pcf
ybIwDYAhbb4NUu+fi/uoo7I2RgSxG7kNoe9I/wKgmSrWZ0WxBm4HnuOPT90HezMXopxD7b5EJG3t
NSqpvenzdtxevhVSYqo/QevyEbr7GkrT0Wb6Cs169zPHxeJ1MKbImC2WIWKIfB7L0hdE+9epAmfL
pPj8W8fmve0IcgS/gB7HNGf4rq2F5Ya0iX4VX4/Vywp54QISllOSHasAd3nt+qc0yg3B8iZWhVzq
WdYQxQghWVT4L6Doz/TFRRB0i1uixHmlCMGZlB1PD5Wea71m6aa8JS5A6PXcOsN0gJdiVWdIkJo4
KpQyz9tSqO8ApV0r
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
