# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:55:44 on Nov 20,2023
# vlog -reportprogress 300 -vlog01compat -work postlayout E:/cyq/J3122008883_Comb/designer/impl1/cyq_SD1_ba.v 
# -- Compiling module cyq_SD1
# 
# Top level modules:
# 	cyq_SD1
# End time: 15:55:44 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:55:44 on Nov 20,2023
# vlog -reportprogress 300 "+incdir+E:/cyq/J3122008883_Comb/stimulus" -vlog01compat -work postlayout E:/cyq/J3122008883_Comb/stimulus/test_cyq_SD1.v 
# -- Compiling module test_cyq_SD1
# 
# Top level modules:
# 	test_cyq_SD1
# End time: 15:55:44 on Nov 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postlayout -t 1ps -sdfmax /u0=E:/cyq/J3122008883_Comb/designer/impl1/cyq_SD1_ba.sdf postlayout.test_cyq_SD1 
# Start time: 15:55:44 on Nov 20,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postlayout.test_cyq_SD1
# Loading postlayout.cyq_SD1
# Loading proasic3.IOPAD_IN
# Loading proasic3.IOIN_IB
# Loading proasic3.IOTRI_OB_EB
# Loading proasic3.AO16
# Loading proasic3.IOPAD_TRI
# Loading proasic3.GND
# Loading proasic3.VCC
# SDF 10.5c Compiler 2016.07 Jul 21 2016
# 
# Loading instances from E:/cyq/J3122008883_Comb/designer/impl1/cyq_SD1_ba.sdf
# Loading proasic3.UDP_MUX2
# Loading timing data from E:/cyq/J3122008883_Comb/designer/impl1/cyq_SD1_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /test_cyq_SD1 File: E:/cyq/J3122008883_Comb/stimulus/test_cyq_SD1.v
# End time: 15:55:57 on Nov 20,2023, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
