INFO: Starting PRECISION_RTL for logic synthesis
precision: Executing on platform: CentOS release 5.10 (Final) Kernel \r on an \m  Linux eceLinux3.uwaterloo.ca 2.6.18-371.9.1.el5 #1 SMP Tue Jun 10 17:49:56 EDT 2014 x86_64 x86_64 x86_64 GNU/Linux 
precision: Setting MGC_HOME to /opt/Precision_Synthesis_2008a.47/Mgc_home ...
Note: Defaulting to use the Next Generation GUI.
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux vcmota@eceLinux3.uwaterloo.ca #1 SMP Tue Jun 10 17:49:56 EDT 2014 2.6.18-371.9.1.el5 x86_64
//  
//  Start time Sun Jul 20 13:24:44 2014
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: Results directory: uw_tmp/
Info: Moving session transcript to file uw_tmp/precision.log
Info:  Setting up the design to use synthesis library "stratixii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Stratix II.
Info:  Setting Part to: "EP2S15F484C"
Info:  Setting Process to: "5"
Info: USING DESIGN ARCH
Info: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/stratixii.syn.
Info: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/armstrong_rename.tcl
Info: vhdlorder, Release 2008a.22
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2008a.22
INFO: Analyzing "mem.vhd"
INFO: Analyzing "kirsch_synth_pkg.vhd"
INFO: Analyzing "kirsch_utility_pkg.vhd"
INFO: Analyzing "memory.vhd"
INFO: Analyzing "kirsch.vhd"
Info: Current working directory: uw_tmp/.
Info: RTLC-Driver, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 12:40:04
Info: Initializing...
Info: Partitioning design ....

Info: RTLCompiler, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 12:46:53
Info: Initializing...
Info: Root Module work.kirsch(main): Pre-processing...
Info: Module work.memory(main): Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
Warning: "kirsch.vhd", line 16: Output port o_edge has never been assigned a value.
Warning: "kirsch.vhd", line 17: Output port o_dir has never been assigned a value.
Warning: "kirsch.vhd", line 24: Input port debug_key has never been used.
Warning: "kirsch.vhd", line 25: Input port debug_switch has never been used.
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
Info: Module work.memory(main): Compiling...
Warning: "memory.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 42: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Warning: "memory.vhd", line 207: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
Info: "memory.vhd", line 132: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "row".
Info: "memory.vhd", line 137: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_0_8" inferred for node "column".
Info: Root Module work.kirsch(main): Compiling...
Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 2 (2 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total CPU time taken for compilation: 0.0 secs.
Info: Total lines of RTL compiled: 414.
Info: Overall running time 1.0 secs.
Info: Current working directory: uw_tmp/.
Info: Finished compiling design.
Info: -- Saving the design database in uw_tmp/kirsch_gate.xdb
Info: Writing file: uw_tmp/kirsch_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp/.
Info: 3 Instances are flattened in hierarchical block .work.memory.main.
Info: Optimizing design view:.work.memory.main
Info: Optimizing design view:.work.kirsch.main
Warning: Port o_edge is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_dir(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_dir(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port o_dir(2) is connected to a disabled tristate, possibly unconnected Port in design.
Info: -- Running timing characterization...
Info: Optimizing design view:.work.memory.main
Info: -- Saving the design database in uw_tmp/kirsch.xdb
Info: Writing file: uw_tmp/kirsch.edf.
Info: -- Writing file uw_tmp/kirsch.tcl
Info: exq_pr_compile_project gen_vcf kirsch 1
Info: Finished synthesizing design.
Info: Total CPU time taken for synthesis: 3.1 secs.
Info: Overall running time 3.4 secs.
Info: uw_tmp/precision_tech.sdc
Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
Info: Writing file: uw_tmp/kirsch_logic.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: i_clock
Info: -- Saving the design database in uw_tmp/kirsch_logic.xdb
Info: Writing file: uw_tmp/kirsch_logic.v.
Info: Info, Command 'auto_write' finished successfully
Info: *** logic synthesis succeeded ***
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "stratixii".
Modifying modelsim.ini
INFO: generic-gate       netlist         written to uw_tmp/kirsch_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/kirsch_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: -----------------------------------------------------------------------
INFO: CRITICAL PATHS (slowest 5 paths, estimated by logic synthesis)
INFO: 
INFO: ..........Delays.........
INFO:  Total  Datapath  Routing          Source              Dest
INFO: ------  --------  -------   --------------------  ---------------------
INFO:   4.48     3.48     1.00    u_memory/..._q(2)/clk u_memory/...nt(2)/ena
INFO:   4.45     3.45     1.00    u_memory/..._q(3)/clk u_memory/...nt(2)/ena
INFO:   4.33     3.33     1.00    u_memory/..._q(4)/clk u_memory/...nt(2)/ena
INFO:   4.33     3.33     1.00    u_memory/..._q(5)/clk u_memory/...nt(2)/ena
INFO:   4.18     3.18     1.00    u_memory/..._q(6)/clk u_memory/...nt(2)/ena
INFO: -----------------------------------------------------------------------
INFO: Speed on Stratix II = 223 MHz,  4.48 ns (estimated by logic-synthesis)
INFO: AREA = 125 cells (67 luts, 125 regs) (estimated by logic-synthesis)
INFO: OPTIMALITY
INFO: 
INFO:              ..............latency...............
INFO:              =<  8cyc   9cyc  10cyc   11cyc   12cyc
INFO: optimality   =  1784   1696   1614    1535    1460
INFO: latency                 = 2
INFO: optimality with latency = 1784
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to STRATIX was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
