\hypertarget{struct_s_d_r_a_m___handle_type_def}{}\doxysection{SDRAM\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_s_d_r_a_m___handle_type_def}\index{SDRAM\_HandleTypeDef@{SDRAM\_HandleTypeDef}}


SDRAM handle Structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+hal\+\_\+sdram.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}{Instance}}
\item 
\mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def}{FMC\+\_\+\+SDRAM\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_afd0734e0542a01c5e227e4f06a900d14}{Init}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\+\_\+\+SDRAM\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}{State}}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{group___m_d_m_a___exported___types_gae8e2befd2f94de51db90261afd6bf701}{MDMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}{hmdma}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SDRAM handle Structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source_l00066}{66}} of file \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sdram.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}\label{struct_s_d_r_a_m___handle_type_def_a5dd2166a84e9ba0cdad4512e920f5a5d}} 
\index{SDRAM\_HandleTypeDef@{SDRAM\_HandleTypeDef}!hmdma@{hmdma}}
\index{hmdma@{hmdma}!SDRAM\_HandleTypeDef@{SDRAM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hmdma}{hmdma}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___m_d_m_a___exported___types_gae8e2befd2f94de51db90261afd6bf701}{MDMA\+\_\+\+Handle\+Type\+Def}}$\ast$ hmdma}

Pointer DMA handler ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source_l00077}{77}} of file \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sdram.\+h}}.

\mbox{\Hypertarget{struct_s_d_r_a_m___handle_type_def_afd0734e0542a01c5e227e4f06a900d14}\label{struct_s_d_r_a_m___handle_type_def_afd0734e0542a01c5e227e4f06a900d14}} 
\index{SDRAM\_HandleTypeDef@{SDRAM\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!SDRAM\_HandleTypeDef@{SDRAM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def}{FMC\+\_\+\+SDRAM\+\_\+\+Init\+Type\+Def}} Init}

SDRAM device configuration parameters 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source_l00071}{71}} of file \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sdram.\+h}}.

\mbox{\Hypertarget{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}\label{struct_s_d_r_a_m___handle_type_def_a215c498027f4be628e34a8f7670b4b44}} 
\index{SDRAM\_HandleTypeDef@{SDRAM\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!SDRAM\_HandleTypeDef@{SDRAM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}}$\ast$ Instance}

Register base address ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source_l00069}{69}} of file \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sdram.\+h}}.

\mbox{\Hypertarget{struct_s_d_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{struct_s_d_r_a_m___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{SDRAM\_HandleTypeDef@{SDRAM\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!SDRAM\_HandleTypeDef@{SDRAM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

SDRAM locking object ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source_l00075}{75}} of file \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sdram.\+h}}.

\mbox{\Hypertarget{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}\label{struct_s_d_r_a_m___handle_type_def_a6239a590d202068810739df3452134d5}} 
\index{SDRAM\_HandleTypeDef@{SDRAM\_HandleTypeDef}!State@{State}}
\index{State@{State}!SDRAM\_HandleTypeDef@{SDRAM\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___s_d_r_a_m___exported___types_ga92ac85154226aa980fe2d37db7d8f7bc}{HAL\+\_\+\+SDRAM\+\_\+\+State\+Type\+Def}} State}

SDRAM access state ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source_l00073}{73}} of file \mbox{\hyperlink{stm32h7xx__hal__sdram_8h_source}{stm32h7xx\+\_\+hal\+\_\+sdram.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__hal__sdram_8h}{stm32h7xx\+\_\+hal\+\_\+sdram.\+h}}\end{DoxyCompactItemize}
