[["WVFWEADC", {"60/179": {"tf": 1, "body": [907], "head": [], "tf-idf": 2.846337112129805}}], ["WVGW", {"14/159": {"tf": 1, "body": [807], "head": [], "tf-idf": 2.846337112129805}}], ["WVK", {"14/159": {"tf": 1, "body": [743], "head": [], "tf-idf": 2.846337112129805}}], ["WVLSI", {"43/459": {"tf": 1, "body": [17], "head": [], "tf-idf": 2.846337112129805}}], ["WVM", {"60/179": {"tf": 1, "body": [715], "head": [], "tf-idf": 2.846337112129805}}], ["WVS", {"14/159": {"tf": 1, "body": [721], "head": [], "tf-idf": 2.846337112129805}}], ["WVV", {"61/338": {"tf": 1, "body": [9], "head": [], "tf-idf": 2.846337112129805}}]]