Analysis & Synthesis report for BridgeTest_three_level
Mon Feb  7 17:08:09 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component
 12. altpll Parameter Settings by Entity Instance
 13. Port Connectivity Checks: "debounce:debounce_3_inst"
 14. Port Connectivity Checks: "debounce:debounce_2_inst"
 15. Port Connectivity Checks: "debounce:debounce_1_inst"
 16. Port Connectivity Checks: "debounce:debounce_0_inst"
 17. Port Connectivity Checks: "dead_time:dead_time_4_inst"
 18. Port Connectivity Checks: "dead_time:dead_time_3_inst"
 19. Port Connectivity Checks: "dead_time:dead_time_2_inst"
 20. Port Connectivity Checks: "dead_time:dead_time_1_inst"
 21. Port Connectivity Checks: "PLL:PLL_inst"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+-----------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Mon Feb  7 17:08:09 2022           ;
; Quartus Prime Version             ; 21.1.0 Build 842 10/21/2021 SJ Standard Edition ;
; Revision Name                     ; BridgeTest_three_level                          ;
; Top-level Entity Name             ; BridgeTest_three_level                          ;
; Family                            ; Stratix IV                                      ;
; Logic utilization                 ; N/A                                             ;
;     Combinational ALUTs           ; 134                                             ;
;     Memory ALUTs                  ; 0                                               ;
;     Dedicated logic registers     ; 109                                             ;
; Total registers                   ; 109                                             ;
; Total pins                        ; 140                                             ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 0                                               ;
; DSP block 18-bit elements         ; 0                                               ;
; Total GXB Receiver Channel PCS    ; 0                                               ;
; Total GXB Receiver Channel PMA    ; 0                                               ;
; Total GXB Transmitter Channel PCS ; 0                                               ;
; Total GXB Transmitter Channel PMA ; 0                                               ;
; Total PLLs                        ; 1                                               ;
; Total DLLs                        ; 0                                               ;
+-----------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                          ; Setting                ; Default Value          ;
+---------------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                          ; EP4SGX230KF40C2        ;                        ;
; Top-level entity name                                                           ; BridgeTest_three_level ; BridgeTest_three_level ;
; Family name                                                                     ; Stratix IV             ; Cyclone V              ;
; Use smart compilation                                                           ; Off                    ; Off                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                     ;
; Enable compact report table                                                     ; Off                    ; Off                    ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto                   ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                    ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                    ;
; Preserve fewer node names                                                       ; On                     ; On                     ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable                 ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                        ; Auto                   ; Auto                   ;
; Safe State Machine                                                              ; Off                    ; Off                    ;
; Extract Verilog State Machines                                                  ; On                     ; On                     ;
; Extract VHDL State Machines                                                     ; On                     ; On                     ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                     ;
; Parallel Synthesis                                                              ; On                     ; On                     ;
; DSP Block Balancing                                                             ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                              ; On                     ; On                     ;
; Power-Up Don't Care                                                             ; On                     ; On                     ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                      ; On                     ; On                     ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                             ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                    ;
; Optimization Technique                                                          ; Balanced               ; Balanced               ;
; Carry Chain Length                                                              ; 70                     ; 70                     ;
; Auto Carry Chains                                                               ; On                     ; On                     ;
; Auto Open-Drain Pins                                                            ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                    ;
; Auto ROM Replacement                                                            ; On                     ; On                     ;
; Auto RAM Replacement                                                            ; On                     ; On                     ;
; Auto DSP Block Replacement                                                      ; On                     ; On                     ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                     ;
; Strict RAM Replacement                                                          ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                               ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                    ;
; Auto RAM Block Balancing                                                        ; On                     ; On                     ;
; Auto RAM to Logic Cell Conversion                                               ; Off                    ; Off                    ;
; Auto Resource Sharing                                                           ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                         ; On                     ; On                     ;
; Report Parameter Settings                                                       ; On                     ; On                     ;
; Report Source Assignments                                                       ; On                     ; On                     ;
; Report Connectivity Checks                                                      ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                      ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                               ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                    ;
; Clock MUX Protection                                                            ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                    ;
; Block Design Naming                                                             ; Auto                   ; Auto                   ;
; SDC constraint protection                                                       ; Off                    ; Off                    ;
; Synthesis Effort                                                                ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                     ;
+---------------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+
; ../blocks/PLL.v                  ; yes             ; User Wizard-Generated File   ; C:/FPGA/Projects/blocks/PLL.v                                    ;         ;
; ../blocks/debounce.v             ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/debounce.v                               ;         ;
; ../blocks/dead_time.v            ; yes             ; User Verilog HDL File        ; C:/FPGA/Projects/blocks/dead_time.v                              ;         ;
; bridgetest_three_level.v         ; yes             ; Auto-Found Verilog HDL File  ; C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/aglobal211.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/fpga/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/FPGA/Projects/BridgeTest_three_level/db/pll_altpll.v          ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+-----------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                      ; Usage                                                                           ;
+-----------------------------------------------+---------------------------------------------------------------------------------+
; Estimated ALUTs Used                          ; 134                                                                             ;
;     -- Combinational ALUTs                    ; 134                                                                             ;
;     -- Memory ALUTs                           ; 0                                                                               ;
;     -- LUT_REGs                               ; 0                                                                               ;
; Dedicated logic registers                     ; 109                                                                             ;
;                                               ;                                                                                 ;
; Estimated ALUTs Unavailable                   ; 3                                                                               ;
;     -- Due to unpartnered combinational logic ; 3                                                                               ;
;     -- Due to Memory ALUTs                    ; 0                                                                               ;
;                                               ;                                                                                 ;
; Total combinational functions                 ; 134                                                                             ;
; Combinational ALUT usage by number of inputs  ;                                                                                 ;
;     -- 7 input functions                      ; 0                                                                               ;
;     -- 6 input functions                      ; 4                                                                               ;
;     -- 5 input functions                      ; 16                                                                              ;
;     -- 4 input functions                      ; 7                                                                               ;
;     -- <=3 input functions                    ; 107                                                                             ;
;                                               ;                                                                                 ;
; Combinational ALUTs by mode                   ;                                                                                 ;
;     -- normal mode                            ; 62                                                                              ;
;     -- extended LUT mode                      ; 0                                                                               ;
;     -- arithmetic mode                        ; 72                                                                              ;
;     -- shared arithmetic mode                 ; 0                                                                               ;
;                                               ;                                                                                 ;
; Estimated ALUT/register pairs used            ; 139                                                                             ;
;                                               ;                                                                                 ;
; Total registers                               ; 109                                                                             ;
;     -- Dedicated logic registers              ; 109                                                                             ;
;     -- I/O registers                          ; 0                                                                               ;
;     -- LUT_REGs                               ; 0                                                                               ;
;                                               ;                                                                                 ;
;                                               ;                                                                                 ;
; I/O pins                                      ; 140                                                                             ;
;                                               ;                                                                                 ;
; DSP block 18-bit elements                     ; 0                                                                               ;
;                                               ;                                                                                 ;
; Total PLLs                                    ; 1                                                                               ;
;     -- PLLs                                   ; 1                                                                               ;
;                                               ;                                                                                 ;
; Maximum fan-out node                          ; PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                               ; 87                                                                              ;
; Total fan-out                                 ; 877                                                                             ;
; Average fan-out                               ; 1.65                                                                            ;
+-----------------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+--------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name            ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+------------------------+--------------+
; |BridgeTest_three_level              ; 134 (39)            ; 109 (32)                  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 140  ; 0            ; |BridgeTest_three_level                                                                ; BridgeTest_three_level ; work         ;
;    |PLL:PLL_inst|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |BridgeTest_three_level|PLL:PLL_inst                                                   ; PLL                    ; work         ;
;       |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |BridgeTest_three_level|PLL:PLL_inst|altpll:altpll_component                           ; altpll                 ; work         ;
;          |PLL_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |BridgeTest_three_level|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated ; PLL_altpll             ; work         ;
;    |dead_time:dead_time_1_inst|      ; 13 (13)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |BridgeTest_three_level|dead_time:dead_time_1_inst                                     ; dead_time              ; work         ;
;    |dead_time:dead_time_2_inst|      ; 13 (13)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |BridgeTest_three_level|dead_time:dead_time_2_inst                                     ; dead_time              ; work         ;
;    |dead_time:dead_time_3_inst|      ; 13 (13)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |BridgeTest_three_level|dead_time:dead_time_3_inst                                     ; dead_time              ; work         ;
;    |dead_time:dead_time_4_inst|      ; 13 (13)             ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |BridgeTest_three_level|dead_time:dead_time_4_inst                                     ; dead_time              ; work         ;
;    |debounce:debounce_4_inst|        ; 43 (43)             ; 33 (33)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |BridgeTest_three_level|debounce:debounce_4_inst                                       ; debounce               ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 109   ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; debounce:debounce_4_inst|r_switch_state ; 9       ;
; Total number of inverted registers = 1  ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |BridgeTest_three_level|dead_time:dead_time_1_inst|delay[9] ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |BridgeTest_three_level|dead_time:dead_time_3_inst|delay[2] ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |BridgeTest_three_level|dead_time:dead_time_2_inst|delay[7] ;
; 3:1                ; 10 bits   ; 20 ALUTs      ; 0 ALUTs              ; 20 ALUTs               ; Yes        ; |BridgeTest_three_level|dead_time:dead_time_4_inst|delay[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 6                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 50                    ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Stratix IV            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 10                    ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Stratix IV            ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:debounce_3_inst"                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_switch ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:debounce_2_inst"                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_switch ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:debounce_1_inst"                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_switch ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:debounce_0_inst"                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_switch ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "dead_time:dead_time_4_inst" ;
+----------------+-------+----------+--------------------+
; Port           ; Type  ; Severity ; Details            ;
+----------------+-------+----------+--------------------+
; deadtime[4..3] ; Input ; Info     ; Stuck at VCC       ;
; deadtime[9..5] ; Input ; Info     ; Stuck at GND       ;
; deadtime[2..1] ; Input ; Info     ; Stuck at GND       ;
; deadtime[0]    ; Input ; Info     ; Stuck at VCC       ;
+----------------+-------+----------+--------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "dead_time:dead_time_3_inst" ;
+----------------+-------+----------+--------------------+
; Port           ; Type  ; Severity ; Details            ;
+----------------+-------+----------+--------------------+
; deadtime[4..3] ; Input ; Info     ; Stuck at VCC       ;
; deadtime[9..5] ; Input ; Info     ; Stuck at GND       ;
; deadtime[2..1] ; Input ; Info     ; Stuck at GND       ;
; deadtime[0]    ; Input ; Info     ; Stuck at VCC       ;
+----------------+-------+----------+--------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "dead_time:dead_time_2_inst" ;
+----------------+-------+----------+--------------------+
; Port           ; Type  ; Severity ; Details            ;
+----------------+-------+----------+--------------------+
; deadtime[4..3] ; Input ; Info     ; Stuck at VCC       ;
; deadtime[9..5] ; Input ; Info     ; Stuck at GND       ;
; deadtime[2..1] ; Input ; Info     ; Stuck at GND       ;
; deadtime[0]    ; Input ; Info     ; Stuck at VCC       ;
+----------------+-------+----------+--------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "dead_time:dead_time_1_inst" ;
+----------------+-------+----------+--------------------+
; Port           ; Type  ; Severity ; Details            ;
+----------------+-------+----------+--------------------+
; deadtime[4..3] ; Input ; Info     ; Stuck at VCC       ;
; deadtime[9..5] ; Input ; Info     ; Stuck at GND       ;
; deadtime[2..1] ; Input ; Info     ; Stuck at GND       ;
; deadtime[0]    ; Input ; Info     ; Stuck at VCC       ;
+----------------+-------+----------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL_inst"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 140                         ;
; stratixiv_ff          ; 109                         ;
;     CLR SCLR          ; 32                          ;
;     ENA SCLR          ; 40                          ;
;     plain             ; 37                          ;
; stratixiv_io_obuf     ; 6                           ;
; stratixiv_lcell_comb  ; 139                         ;
;     arith             ; 72                          ;
;         1 data inputs ; 72                          ;
;     normal            ; 67                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 16                          ;
;         6 data inputs ; 4                           ;
; stratixiv_pll         ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 1.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition
    Info: Processing started: Mon Feb  7 17:07:57 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BT_three_level -c BridgeTest_three_level
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/pll.v
    Info (12023): Found entity 1: PLL File: C:/FPGA/Projects/blocks/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debounce.v
    Info (12023): Found entity 1: debounce File: C:/FPGA/Projects/blocks/debounce.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/dead_time.v
    Info (12023): Found entity 1: dead_time File: C:/FPGA/Projects/blocks/dead_time.v Line: 17
Warning (12125): Using design file bridgetest_three_level.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BridgeTest_three_level File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at bridgetest_three_level.v(192): created implicit net for "ALERT" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 192
Warning (10236): Verilog HDL Implicit Net warning at bridgetest_three_level.v(228): created implicit net for "Q1" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 228
Warning (10236): Verilog HDL Implicit Net warning at bridgetest_three_level.v(235): created implicit net for "Q2" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 235
Warning (10236): Verilog HDL Implicit Net warning at bridgetest_three_level.v(242): created implicit net for "Q3" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 242
Warning (10236): Verilog HDL Implicit Net warning at bridgetest_three_level.v(249): created implicit net for "Q4" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 249
Info (12127): Elaborating entity "BridgeTest_three_level" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at bridgetest_three_level.v(124): object "ADC_A" assigned a value but never read File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 124
Warning (10036): Verilog HDL or VHDL warning at bridgetest_three_level.v(125): object "ADC_B" assigned a value but never read File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 125
Warning (10858): Verilog HDL warning at bridgetest_three_level.v(137): object digit_0 used but never assigned File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 137
Warning (10858): Verilog HDL warning at bridgetest_three_level.v(137): object digit_1 used but never assigned File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 137
Warning (10230): Verilog HDL assignment warning at bridgetest_three_level.v(305): truncated value with size 32 to match size of target (4) File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 305
Warning (10030): Net "digit_0" at bridgetest_three_level.v(137) has no driver or initial value, using a default initial value '0' File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 137
Warning (10030): Net "digit_1" at bridgetest_three_level.v(137) has no driver or initial value, using a default initial value '0' File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 137
Warning (10034): Output port "OUT[35..31]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "OUT[29..27]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "OUT[25]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "OUT[23]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "OUT[21]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "OUT[19]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "OUT[17]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "OUT[15..11]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "OUT[9..7]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "OUT[5]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "OUT[3]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "OUT[1]" at bridgetest_three_level.v(98) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
Warning (10034): Output port "LED[2..1]" at bridgetest_three_level.v(104) has no driver File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 104
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 223
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component" File: C:/FPGA/Projects/blocks/PLL.v Line: 103
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|altpll:altpll_component" File: C:/FPGA/Projects/blocks/PLL.v Line: 103
Info (12133): Instantiated megafunction "PLL:PLL_inst|altpll:altpll_component" with the following parameter: File: C:/FPGA/Projects/blocks/PLL.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "50"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Stratix IV"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbout" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk6" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk7" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk8" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk9" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "using_fbmimicbidir_port" = "OFF"
    Info (12134): Parameter "width_clock" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/FPGA/Projects/BridgeTest_three_level/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "dead_time" for hierarchy "dead_time:dead_time_1_inst" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 232
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_0_inst" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 262
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_N" and its non-tri-state driver. File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 90
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_A_P" and its non-tri-state driver. File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 91
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_B_N" and its non-tri-state driver. File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 92
    Warning (13035): Inserted always-enabled tri-state buffer between "FPGA_CLK_B_P" and its non-tri-state driver. File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 93
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "AD_SCLK" is fed by VCC File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 84
    Warning (13033): The pin "AD_SDIO" is fed by GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 85
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AD_SCLK~synth" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 84
    Warning (13010): Node "FPGA_CLK_A_N~synth" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 90
    Warning (13010): Node "FPGA_CLK_A_P~synth" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 91
    Warning (13010): Node "FPGA_CLK_B_N~synth" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 92
    Warning (13010): Node "FPGA_CLK_B_P~synth" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 93
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADA_OE" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 86
    Warning (13410): Pin "ADA_SPI_CS" is stuck at VCC File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 87
    Warning (13410): Pin "ADB_OE" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 88
    Warning (13410): Pin "ADB_SPI_CS" is stuck at VCC File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 89
    Warning (13410): Pin "OUT[1]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[3]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[5]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[7]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[8]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[9]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[11]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[12]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[13]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[14]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[15]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[17]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[19]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[21]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[23]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[25]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[27]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[28]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[29]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[31]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[32]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[33]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[34]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "OUT[35]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 98
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 104
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 104
    Warning (13410): Pin "SEG0[0]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 105
    Warning (13410): Pin "SEG0[1]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 105
    Warning (13410): Pin "SEG0[2]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 105
    Warning (13410): Pin "SEG0[3]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 105
    Warning (13410): Pin "SEG0[4]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 105
    Warning (13410): Pin "SEG0[5]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 105
    Warning (13410): Pin "SEG0[6]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 105
    Warning (13410): Pin "SEG0[7]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 105
    Warning (13410): Pin "SEG1[0]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 106
    Warning (13410): Pin "SEG1[1]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 106
    Warning (13410): Pin "SEG1[2]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 106
    Warning (13410): Pin "SEG1[3]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 106
    Warning (13410): Pin "SEG1[4]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 106
    Warning (13410): Pin "SEG1[5]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 106
    Warning (13410): Pin "SEG1[6]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 106
    Warning (13410): Pin "SEG1[7]" is stuck at GND File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 106
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/FPGA/Projects/BridgeTest_three_level/output_files/BridgeTest_three_level.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/FPGA/Projects/BridgeTest_three_level/db/pll_altpll.v Line: 44
Warning (15899): PLL "PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/FPGA/Projects/BridgeTest_three_level/db/pll_altpll.v Line: 44
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BUTTON[0]" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 103
    Warning (15610): No output dependent on input pin "BUTTON[1]" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 103
    Warning (15610): No output dependent on input pin "BUTTON[2]" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 103
    Warning (15610): No output dependent on input pin "BUTTON[3]" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 103
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/FPGA/Projects/BridgeTest_three_level/bridgetest_three_level.v Line: 102
Info (21057): Implemented 281 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 42 input pins
    Info (21059): Implemented 92 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 140 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Mon Feb  7 17:08:09 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/FPGA/Projects/BridgeTest_three_level/output_files/BridgeTest_three_level.map.smsg.


