(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-04-14T14:22:18Z")
 (DESIGN "ADC_DAC")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.0 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "ADC_DAC")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.dclk_2 \\ADC_SAR_1\:ADC_SAR\\.clk_udb (7.378:7.378:7.378))
    (INTERCONNECT ADC_DIV_Q_0.q MUX_BUS_0.main_2 (2.317:2.317:2.317))
    (INTERCONNECT ADC_DIV_Q_1.q MUX_BUS_1.main_2 (2.921:2.921:2.921))
    (INTERCONNECT ADC_DIV_Q_10.q MUX_BUS_10.main_2 (2.936:2.936:2.936))
    (INTERCONNECT ADC_DIV_Q_11.q MUX_BUS_11.main_2 (3.627:3.627:3.627))
    (INTERCONNECT ADC_DIV_Q_3.q MUX_BUS_3.main_2 (2.936:2.936:2.936))
    (INTERCONNECT ADC_DIV_Q_4.q MUX_BUS_4.main_2 (2.288:2.288:2.288))
    (INTERCONNECT ADC_DIV_Q_5.q MUX_BUS_5.main_2 (6.382:6.382:6.382))
    (INTERCONNECT ADC_DIV_Q_6.q MUX_BUS_6.main_2 (2.238:2.238:2.238))
    (INTERCONNECT ADC_DIV_Q_7.q MUX_BUS_7.main_2 (2.238:2.238:2.238))
    (INTERCONNECT ADC_DIV_Q_8.q MUX_BUS_8.main_2 (3.642:3.642:3.642))
    (INTERCONNECT ADC_DIV_Q_9.q MUX_BUS_9.main_2 (2.238:2.238:2.238))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_0 ADC_DIV_Q_0.clk_en (3.032:3.032:3.032))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_0.main_1 (3.013:3.013:3.013))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_1 ADC_DIV_Q_1.clk_en (4.525:4.525:4.525))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_1.main_1 (3.589:3.589:3.589))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_10.main_1 (2.639:2.639:2.639))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\Bit_Div_10\:period_counter_0\\.clk_en (3.344:3.344:3.344))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\Bit_Div_10\:period_counter_1\\.clk_en (3.344:3.344:3.344))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\Bit_Div_10\:period_counter_2\\.clk_en (3.344:3.344:3.344))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_2 \\Bit_Div_10\:period_counter_3\\.clk_en (3.344:3.344:3.344))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_11.main_1 (4.494:4.494:4.494))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\Bit_Div_11\:period_counter_0\\.clk_en (3.822:3.822:3.822))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\Bit_Div_11\:period_counter_1\\.clk_en (3.822:3.822:3.822))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\Bit_Div_11\:period_counter_2\\.clk_en (3.822:3.822:3.822))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_3 \\Bit_Div_11\:period_counter_3\\.clk_en (3.822:3.822:3.822))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_3 ADC_DIV_Q_3.clk_en (3.765:3.765:3.765))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_3.main_1 (2.815:2.815:2.815))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 MUX_BUS_4.main_1 (5.242:5.242:5.242))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\Bit_Div_4\:period_counter_0\\.clk_en (5.262:5.262:5.262))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\Bit_Div_4\:period_counter_1\\.clk_en (5.262:5.262:5.262))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\Bit_Div_4\:period_counter_2\\.clk_en (5.262:5.262:5.262))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_4 \\Bit_Div_4\:period_counter_3\\.clk_en (5.262:5.262:5.262))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 MUX_BUS_5.main_1 (3.761:3.761:3.761))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\Bit_Div_5\:period_counter_0\\.clk_en (6.768:6.768:6.768))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\Bit_Div_5\:period_counter_1\\.clk_en (6.768:6.768:6.768))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\Bit_Div_5\:period_counter_2\\.clk_en (6.768:6.768:6.768))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_5 \\Bit_Div_5\:period_counter_3\\.clk_en (6.768:6.768:6.768))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 MUX_BUS_6.main_1 (3.388:3.388:3.388))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\Bit_Div_6\:period_counter_0\\.clk_en (4.280:4.280:4.280))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\Bit_Div_6\:period_counter_1\\.clk_en (4.280:4.280:4.280))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\Bit_Div_6\:period_counter_2\\.clk_en (4.280:4.280:4.280))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_6 \\Bit_Div_6\:period_counter_3\\.clk_en (4.280:4.280:4.280))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 MUX_BUS_7.main_1 (3.384:3.384:3.384))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\Bit_Div_7\:period_counter_0\\.clk_en (4.265:4.265:4.265))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\Bit_Div_7\:period_counter_1\\.clk_en (4.265:4.265:4.265))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\Bit_Div_7\:period_counter_2\\.clk_en (4.265:4.265:4.265))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_7 \\Bit_Div_7\:period_counter_3\\.clk_en (4.265:4.265:4.265))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_8.main_1 (4.383:4.383:4.383))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\Bit_Div_8\:period_counter_0\\.clk_en (6.830:6.830:6.830))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\Bit_Div_8\:period_counter_1\\.clk_en (6.830:6.830:6.830))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\Bit_Div_8\:period_counter_2\\.clk_en (6.830:6.830:6.830))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_0 \\Bit_Div_8\:period_counter_3\\.clk_en (6.830:6.830:6.830))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_9.main_1 (3.058:3.058:3.058))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\Bit_Div_9\:period_counter_0\\.clk_en (3.030:3.030:3.030))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\Bit_Div_9\:period_counter_1\\.clk_en (3.030:3.030:3.030))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\Bit_Div_9\:period_counter_2\\.clk_en (3.030:3.030:3.030))
    (INTERCONNECT \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.control_1 \\Bit_Div_9\:period_counter_3\\.clk_en (3.030:3.030:3.030))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_10.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_11.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_5.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_6.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_8.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 ADC_DIV_Q_9.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_10\:period_counter_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_10\:period_counter_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_10\:period_counter_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_10\:period_counter_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_11\:period_counter_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_11\:period_counter_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_11\:period_counter_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_11\:period_counter_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_4\:period_counter_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_4\:period_counter_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_4\:period_counter_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_4\:period_counter_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_5\:period_counter_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_5\:period_counter_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_5\:period_counter_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_5\:period_counter_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_6\:period_counter_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_6\:period_counter_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_6\:period_counter_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_6\:period_counter_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_7\:period_counter_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_7\:period_counter_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_7\:period_counter_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_7\:period_counter_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_8\:period_counter_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_8\:period_counter_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_8\:period_counter_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_8\:period_counter_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_9\:period_counter_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_9\:period_counter_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_9\:period_counter_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Bit_Div_9\:period_counter_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 cy_tff_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR_Seq\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_MSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_0.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_1.main_0 (2.897:2.897:2.897))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_10.main_0 (2.822:2.822:2.822))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_11.main_0 (2.242:2.242:2.242))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_2.main_2 (2.317:2.317:2.317))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_3 MUX_BUS_3.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_4 MUX_BUS_4.main_0 (2.911:2.911:2.911))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_5 MUX_BUS_5.main_0 (2.305:2.305:2.305))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_6 MUX_BUS_6.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\DIV_MASK_LSB\:Sync\:ctrl_reg\\.control_7 MUX_BUS_7.main_0 (2.906:2.906:2.906))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_0 MUX_BUS_8.main_0 (2.245:2.245:2.245))
    (INTERCONNECT \\DIV_MASK_MSB\:Sync\:ctrl_reg\\.control_1 MUX_BUS_9.main_0 (2.246:2.246:2.246))
    (INTERCONNECT MOSI_OUT\(0\).pad_out MOSI_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MUX_BUS_0.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT MUX_BUS_1.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_1 (2.907:2.907:2.907))
    (INTERCONNECT MUX_BUS_10.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_2 (2.868:2.868:2.868))
    (INTERCONNECT MUX_BUS_11.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_3 (2.252:2.252:2.252))
    (INTERCONNECT MUX_BUS_2.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_2 (2.314:2.314:2.314))
    (INTERCONNECT MUX_BUS_3.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_3 (2.312:2.312:2.312))
    (INTERCONNECT MUX_BUS_4.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_4 (2.887:2.887:2.887))
    (INTERCONNECT MUX_BUS_5.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_5 (4.186:4.186:4.186))
    (INTERCONNECT MUX_BUS_6.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_6 (2.860:2.860:2.860))
    (INTERCONNECT MUX_BUS_7.q \\DAC_IN_LSB\:sts\:sts_reg\\.status_7 (2.871:2.871:2.871))
    (INTERCONNECT MUX_BUS_8.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_0 (2.252:2.252:2.252))
    (INTERCONNECT MUX_BUS_9.q \\DAC_IN_MSB\:sts\:sts_reg\\.status_1 (2.265:2.265:2.265))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_12630.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_3 \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.clk_udb (8.409:8.409:8.409))
    (INTERCONNECT \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.next \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.main_0 (6.639:6.639:6.639))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:IRQ\\.interrupt (9.141:9.141:9.141))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.status_0 (6.374:6.374:6.374))
    (INTERCONNECT Net_12630.q \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (3.559:3.559:3.559))
    (INTERCONNECT \\ADC_SAR_1\:ADC_SAR\\.eof_udb \\ADC_SAR_1\:IRQ\\.interrupt (9.844:9.844:9.844))
    (INTERCONNECT Net_6025.q Net_6025.main_3 (2.283:2.283:2.283))
    (INTERCONNECT Net_6025.q SS_OUT\(0\).pin_input (6.659:6.659:6.659))
    (INTERCONNECT Net_6026.q Net_6026.main_3 (3.516:3.516:3.516))
    (INTERCONNECT Net_6026.q SCLK_OUT\(0\).pin_input (6.886:6.886:6.886))
    (INTERCONNECT Net_6027.q MOSI_OUT\(0\).pin_input (6.498:6.498:6.498))
    (INTERCONNECT Net_6027.q Net_6027.main_0 (2.308:2.308:2.308))
    (INTERCONNECT MISO_IN\(0\).fb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.route_si (6.985:6.985:6.985))
    (INTERCONNECT MISO_IN\(0\).fb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.route_si (6.981:6.981:6.981))
    (INTERCONNECT \\PWM_ADC_CK\:PWMHW\\.cmp \\ADC_SAR_1\:ADC_SAR\\.sof_udb (8.272:8.272:8.272))
    (INTERCONNECT SCLK_OUT\(0\).pad_out SCLK_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\).pad_out SS_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (5.487:5.487:5.487))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (6.157:6.157:6.157))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (3.750:3.750:3.750))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (14.035:14.035:14.035))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (3.750:3.750:3.750))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (12.244:12.244:12.244))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (11.671:11.671:11.671))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (5.591:5.591:5.591))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (13.555:13.555:13.555))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (11.655:11.655:11.655))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (3.750:3.750:3.750))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (5.487:5.487:5.487))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (14.607:14.607:14.607))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (11.372:11.372:11.372))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (8.816:8.816:8.816))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (3.750:3.750:3.750))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (11.655:11.655:11.655))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (11.372:11.372:11.372))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (9.373:9.373:9.373))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (12.473:12.473:12.473))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (13.555:13.555:13.555))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (5.487:5.487:5.487))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (8.816:8.816:8.816))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (14.607:14.607:14.607))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (6.046:6.046:6.046))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (9.373:9.373:9.373))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (9.370:9.370:9.370))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (11.671:11.671:11.671))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (11.655:11.655:11.655))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (5.236:5.236:5.236))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (5.236:5.236:5.236))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (11.671:11.671:11.671))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (5.487:5.487:5.487))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (11.669:11.669:11.669))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (5.236:5.236:5.236))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (12.244:12.244:12.244))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (14.035:14.035:14.035))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (13.542:13.542:13.542))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (14.607:14.607:14.607))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (13.542:13.542:13.542))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (6.046:6.046:6.046))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (11.669:11.669:11.669))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (14.035:14.035:14.035))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (12.473:12.473:12.473))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (8.816:8.816:8.816))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (11.671:11.671:11.671))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (9.370:9.370:9.370))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (12.244:12.244:12.244))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (6.157:6.157:6.157))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (6.046:6.046:6.046))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (9.370:9.370:9.370))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (5.236:5.236:5.236))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (4.682:4.682:4.682))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (9.373:9.373:9.373))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (6.046:6.046:6.046))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (12.244:12.244:12.244))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (13.542:13.542:13.542))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (11.372:11.372:11.372))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (12.473:12.473:12.473))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (4.270:4.270:4.270))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (11.655:11.655:11.655))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (6.157:6.157:6.157))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_8 (5.296:5.296:5.296))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_10 (5.983:5.983:5.983))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (4.180:4.180:4.180))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (4.179:4.179:4.179))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (6.345:6.345:6.345))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (11.491:11.491:11.491))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (6.345:6.345:6.345))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (8.040:8.040:8.040))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (10.274:10.274:10.274))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (4.563:4.563:4.563))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (10.750:10.750:10.750))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (10.831:10.831:10.831))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (6.345:6.345:6.345))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (4.180:4.180:4.180))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (11.475:11.475:11.475))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (9.825:9.825:9.825))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (6.005:6.005:6.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (7.629:7.629:7.629))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (6.345:6.345:6.345))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (10.831:10.831:10.831))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (9.825:9.825:9.825))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (5.988:5.988:5.988))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (8.051:8.051:8.051))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (10.750:10.750:10.750))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (4.180:4.180:4.180))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (6.005:6.005:6.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (11.475:11.475:11.475))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (4.174:4.174:4.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (5.988:5.988:5.988))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (5.997:5.997:5.997))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (10.274:10.274:10.274))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (10.831:10.831:10.831))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (7.628:7.628:7.628))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (7.628:7.628:7.628))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (10.274:10.274:10.274))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (4.180:4.180:4.180))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (9.867:9.867:9.867))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (7.628:7.628:7.628))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (8.040:8.040:8.040))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (11.491:11.491:11.491))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (11.341:11.341:11.341))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (11.475:11.475:11.475))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (11.341:11.341:11.341))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (4.174:4.174:4.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (9.867:9.867:9.867))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (11.491:11.491:11.491))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (8.051:8.051:8.051))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (6.005:6.005:6.005))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (10.274:10.274:10.274))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (5.997:5.997:5.997))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (8.040:8.040:8.040))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (4.179:4.179:4.179))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (4.174:4.174:4.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (5.997:5.997:5.997))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (7.628:7.628:7.628))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (7.629:7.629:7.629))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (7.629:7.629:7.629))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (5.988:5.988:5.988))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (4.174:4.174:4.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (8.040:8.040:8.040))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (11.341:11.341:11.341))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (9.825:9.825:9.825))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (8.051:8.051:8.051))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (6.907:6.907:6.907))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (10.831:10.831:10.831))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (4.179:4.179:4.179))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_8 (5.415:5.415:5.415))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (3.223:3.223:3.223))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (3.242:3.242:3.242))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (7.187:7.187:7.187))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (11.408:11.408:11.408))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (7.187:7.187:7.187))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (13.187:13.187:13.187))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (15.002:15.002:15.002))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (3.226:3.226:3.226))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (10.759:10.759:10.759))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (15.391:15.391:15.391))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (7.187:7.187:7.187))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (3.223:3.223:3.223))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (11.379:11.379:11.379))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (15.935:15.935:15.935))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (5.991:5.991:5.991))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (7.494:7.494:7.494))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (7.187:7.187:7.187))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (15.391:15.391:15.391))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (15.935:15.935:15.935))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (5.010:5.010:5.010))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (13.196:13.196:13.196))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (10.759:10.759:10.759))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (3.223:3.223:3.223))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (5.991:5.991:5.991))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (11.379:11.379:11.379))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (3.242:3.242:3.242))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (5.010:5.010:5.010))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (5.020:5.020:5.020))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (15.002:15.002:15.002))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (15.391:15.391:15.391))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (7.195:7.195:7.195))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (7.195:7.195:7.195))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (15.002:15.002:15.002))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (3.223:3.223:3.223))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (15.002:15.002:15.002))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (7.195:7.195:7.195))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (13.187:13.187:13.187))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (11.408:11.408:11.408))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (11.686:11.686:11.686))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (11.379:11.379:11.379))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (11.686:11.686:11.686))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (3.242:3.242:3.242))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (15.002:15.002:15.002))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (11.408:11.408:11.408))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (13.196:13.196:13.196))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (5.991:5.991:5.991))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (15.002:15.002:15.002))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (5.020:5.020:5.020))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (13.187:13.187:13.187))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (3.242:3.242:3.242))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (3.242:3.242:3.242))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (5.020:5.020:5.020))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (7.195:7.195:7.195))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (7.494:7.494:7.494))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (7.494:7.494:7.494))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (5.010:5.010:5.010))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (3.242:3.242:3.242))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (13.187:13.187:13.187))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (11.686:11.686:11.686))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (15.935:15.935:15.935))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (13.196:13.196:13.196))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (6.479:6.479:6.479))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (15.391:15.391:15.391))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (3.242:3.242:3.242))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_6 (4.406:4.406:4.406))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_6 (8.087:8.087:8.087))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (9.842:9.842:9.842))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (9.831:9.831:9.831))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (5.108:5.108:5.108))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (14.769:14.769:14.769))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (5.108:5.108:5.108))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (12.322:12.322:12.322))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (11.111:11.111:11.111))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (4.896:4.896:4.896))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (16.013:16.013:16.013))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (11.404:11.404:11.404))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (5.108:5.108:5.108))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (9.842:9.842:9.842))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (16.014:16.014:16.014))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (11.406:11.406:11.406))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (8.788:8.788:8.788))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (4.406:4.406:4.406))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (5.108:5.108:5.108))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (11.404:11.404:11.404))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (11.406:11.406:11.406))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (7.543:7.543:7.543))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (12.620:12.620:12.620))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (16.013:16.013:16.013))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (9.842:9.842:9.842))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (8.788:8.788:8.788))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (16.014:16.014:16.014))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (4.894:4.894:4.894))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (7.543:7.543:7.543))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (8.795:8.795:8.795))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (11.111:11.111:11.111))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (11.404:11.404:11.404))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (3.841:3.841:3.841))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (3.841:3.841:3.841))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (11.111:11.111:11.111))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (9.842:9.842:9.842))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (11.382:11.382:11.382))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (3.841:3.841:3.841))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (12.322:12.322:12.322))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (14.769:14.769:14.769))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (15.312:15.312:15.312))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (16.014:16.014:16.014))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (15.312:15.312:15.312))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (4.894:4.894:4.894))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (11.382:11.382:11.382))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (14.769:14.769:14.769))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (12.620:12.620:12.620))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (8.788:8.788:8.788))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (11.111:11.111:11.111))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (8.795:8.795:8.795))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (12.322:12.322:12.322))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (9.831:9.831:9.831))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (4.894:4.894:4.894))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (8.795:8.795:8.795))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (3.841:3.841:3.841))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (4.406:4.406:4.406))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (4.406:4.406:4.406))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (7.543:7.543:7.543))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (4.894:4.894:4.894))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (12.322:12.322:12.322))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (15.312:15.312:15.312))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (11.406:11.406:11.406))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (12.620:12.620:12.620))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (5.106:5.106:5.106))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (11.404:11.404:11.404))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (9.831:9.831:9.831))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_4 (7.185:7.185:7.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_4 (8.335:8.335:8.335))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (6.324:6.324:6.324))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (9.044:9.044:9.044))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (7.174:7.174:7.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (9.810:9.810:9.810))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (7.174:7.174:7.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (10.861:10.861:10.861))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (12.323:12.323:12.323))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (6.316:6.316:6.316))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (9.823:9.823:9.823))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (12.316:12.316:12.316))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (7.174:7.174:7.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (6.324:6.324:6.324))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (9.823:9.823:9.823))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (12.313:12.313:12.313))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (7.939:7.939:7.939))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (7.185:7.185:7.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (7.174:7.174:7.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (12.316:12.316:12.316))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (12.313:12.313:12.313))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (8.884:8.884:8.884))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (10.870:10.870:10.870))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (9.823:9.823:9.823))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (6.324:6.324:6.324))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (7.939:7.939:7.939))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (9.823:9.823:9.823))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (9.598:9.598:9.598))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (8.884:8.884:8.884))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (9.538:9.538:9.538))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (12.323:12.323:12.323))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (12.316:12.316:12.316))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (4.037:4.037:4.037))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (4.037:4.037:4.037))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (12.323:12.323:12.323))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (6.324:6.324:6.324))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (12.328:12.328:12.328))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (4.037:4.037:4.037))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (10.861:10.861:10.861))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (9.810:9.810:9.810))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (9.806:9.806:9.806))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (9.823:9.823:9.823))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (9.806:9.806:9.806))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (9.598:9.598:9.598))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (12.328:12.328:12.328))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (9.810:9.810:9.810))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (10.870:10.870:10.870))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (7.939:7.939:7.939))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (12.323:12.323:12.323))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (9.538:9.538:9.538))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (10.861:10.861:10.861))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (9.044:9.044:9.044))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (9.598:9.598:9.598))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (9.538:9.538:9.538))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (4.037:4.037:4.037))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (7.185:7.185:7.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (7.185:7.185:7.185))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (8.884:8.884:8.884))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (9.598:9.598:9.598))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (10.861:10.861:10.861))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (9.806:9.806:9.806))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (12.313:12.313:12.313))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (10.870:10.870:10.870))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (7.163:7.163:7.163))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (12.316:12.316:12.316))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (9.044:9.044:9.044))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_2 (5.991:5.991:5.991))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_2 (9.474:9.474:9.474))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (10.926:10.926:10.926))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (10.934:10.934:10.934))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (4.226:4.226:4.226))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (9.093:9.093:9.093))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (4.226:4.226:4.226))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (10.523:10.523:10.523))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (11.991:11.991:11.991))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (6.508:6.508:6.508))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (9.423:9.423:9.423))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (11.968:11.968:11.968))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (4.226:4.226:4.226))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (10.926:10.926:10.926))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (9.421:9.421:9.421))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (11.972:11.972:11.972))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (10.047:10.047:10.047))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (5.991:5.991:5.991))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (4.226:4.226:4.226))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (11.968:11.968:11.968))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (11.972:11.972:11.972))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (8.637:8.637:8.637))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (10.535:10.535:10.535))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (9.423:9.423:9.423))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (10.926:10.926:10.926))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (10.047:10.047:10.047))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (9.421:9.421:9.421))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (6.506:6.506:6.506))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (8.637:8.637:8.637))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (10.039:10.039:10.039))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (11.991:11.991:11.991))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (11.968:11.968:11.968))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (6.703:6.703:6.703))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (6.703:6.703:6.703))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (11.991:11.991:11.991))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (10.926:10.926:10.926))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (11.993:11.993:11.993))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (6.703:6.703:6.703))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (10.523:10.523:10.523))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (9.093:9.093:9.093))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (9.433:9.433:9.433))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (9.421:9.421:9.421))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (9.433:9.433:9.433))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (6.506:6.506:6.506))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (11.993:11.993:11.993))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (9.093:9.093:9.093))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (10.535:10.535:10.535))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (10.047:10.047:10.047))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (11.991:11.991:11.991))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (10.039:10.039:10.039))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (10.523:10.523:10.523))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (10.934:10.934:10.934))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (6.506:6.506:6.506))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (10.039:10.039:10.039))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (6.703:6.703:6.703))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (5.991:5.991:5.991))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (5.991:5.991:5.991))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (8.637:8.637:8.637))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (6.506:6.506:6.506))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (10.523:10.523:10.523))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (9.433:9.433:9.433))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (11.972:11.972:11.972))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (10.535:10.535:10.535))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (6.711:6.711:6.711))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (11.968:11.968:11.968))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (10.934:10.934:10.934))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_0 (5.462:5.462:5.462))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_0 (5.478:5.478:5.478))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (3.174:3.174:3.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (3.179:3.179:3.179))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (4.868:4.868:4.868))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (13.081:13.081:13.081))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (4.868:4.868:4.868))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (11.687:11.687:11.687))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (11.376:11.376:11.376))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (3.164:3.164:3.164))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (13.099:13.099:13.099))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (11.403:11.403:11.403))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (4.868:4.868:4.868))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (3.174:3.174:3.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (13.096:13.096:13.096))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (10.175:10.175:10.175))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (5.543:5.543:5.543))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (5.462:5.462:5.462))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (4.868:4.868:4.868))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (11.403:11.403:11.403))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (10.175:10.175:10.175))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (5.483:5.483:5.483))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (11.130:11.130:11.130))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (13.099:13.099:13.099))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (3.174:3.174:3.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (5.543:5.543:5.543))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (13.096:13.096:13.096))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (3.168:3.168:3.168))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (5.483:5.483:5.483))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (5.538:5.538:5.538))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (11.376:11.376:11.376))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (11.403:11.403:11.403))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (6.172:6.172:6.172))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (6.172:6.172:6.172))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (11.376:11.376:11.376))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (3.174:3.174:3.174))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (10.699:10.699:10.699))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (6.172:6.172:6.172))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (11.687:11.687:11.687))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (13.081:13.081:13.081))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (13.078:13.078:13.078))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (13.096:13.096:13.096))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (13.078:13.078:13.078))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (3.168:3.168:3.168))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (10.699:10.699:10.699))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (13.081:13.081:13.081))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (11.130:11.130:11.130))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (5.543:5.543:5.543))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (11.376:11.376:11.376))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (5.538:5.538:5.538))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (11.687:11.687:11.687))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (3.179:3.179:3.179))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (3.168:3.168:3.168))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (5.538:5.538:5.538))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (6.172:6.172:6.172))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (5.462:5.462:5.462))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (5.462:5.462:5.462))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (5.483:5.483:5.483))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (3.168:3.168:3.168))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (11.687:11.687:11.687))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (13.078:13.078:13.078))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (10.175:10.175:10.175))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (11.130:11.130:11.130))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (6.182:6.182:6.182))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (11.403:11.403:11.403))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (3.179:3.179:3.179))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_0\\.q SAMPLE_RATE_CONTROL\(0\).pin_input (5.519:5.519:5.519))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_1\\.q MASK_OFF_CONTROL\(0\).pin_input (6.388:6.388:6.388))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_2\\.q DIV_MUX_CONTROL\(0\).pin_input (6.354:6.354:6.354))
    (INTERCONNECT \\ADC_SAR_Seq\:AMuxHw_2_Decoder_one_hot_3\\.q PWM_1_CONTROL\(0\).pin_input (5.551:5.551:5.551))
    (INTERCONNECT \\ADC_SAR_Seq\:TempBuf\\.termout \\ADC_SAR_Seq\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_SAR_Seq\:SAR\:ADC_SAR\\.eof_udb \\ADC_SAR_Seq\:TempBuf\\.dmareq (8.356:8.356:8.356))
    (INTERCONNECT \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.817:2.817:2.817))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_12630.main_0 (2.591:2.591:2.591))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.588:2.588:2.588))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.main_0 (2.591:2.591:2.591))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.q \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.enable (2.924:2.924:2.924))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 Net_12630.clk_en (2.301:2.301:2.301))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.clk_en (4.155:4.155:4.155))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:EOCSts\\.clk_en (3.228:3.228:3.228))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.clk_en (2.301:2.301:2.301))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.load (3.824:3.824:3.824))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR_Seq\:bSAR_SEQ\:cnt_enable\\.main_1 (2.886:2.886:2.886))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:nrq_reg\\.q Net_12630.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_11 (2.312:2.312:2.312))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_0\\.main_0 (3.193:3.193:3.193))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_9 (4.161:4.161:4.161))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_1\\.main_0 (6.281:6.281:6.281))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_7 (4.296:4.296:4.296))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_7 (2.624:2.624:2.624))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_2\\.main_0 (4.277:4.277:4.277))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_5 (4.849:4.849:4.849))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_5 (2.302:2.302:2.302))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_3\\.main_0 (5.415:5.415:5.415))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_3 (4.905:4.905:4.905))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_3 (2.328:2.328:2.328))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_4\\.main_0 (5.461:5.461:5.461))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active\\.main_1 (4.111:4.111:4.111))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_is_active_split\\.main_1 (2.313:2.313:2.313))
    (INTERCONNECT \\ADC_SAR_Seq\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR_Seq\:AMuxHw_2_Decoder_old_id_5\\.main_0 (3.197:3.197:3.197))
    (INTERCONNECT \\ADC_SAR_Seq\:FinalBuf\\.termout \\ADC_SAR_Seq\:Sync\:genblk1\[0\]\:INST\\.in (8.678:8.678:8.678))
    (INTERCONNECT \\Bit_Div_10\:period_counter_0\\.q \\Bit_Div_10\:period_counter_1\\.main_0 (2.681:2.681:2.681))
    (INTERCONNECT \\Bit_Div_10\:period_counter_0\\.q \\Bit_Div_10\:period_counter_2\\.main_1 (2.681:2.681:2.681))
    (INTERCONNECT \\Bit_Div_10\:period_counter_0\\.q \\Bit_Div_10\:period_counter_3\\.main_2 (2.671:2.671:2.671))
    (INTERCONNECT \\Bit_Div_10\:period_counter_1\\.q \\Bit_Div_10\:period_counter_2\\.main_0 (2.521:2.521:2.521))
    (INTERCONNECT \\Bit_Div_10\:period_counter_1\\.q \\Bit_Div_10\:period_counter_3\\.main_1 (2.517:2.517:2.517))
    (INTERCONNECT \\Bit_Div_10\:period_counter_2\\.q \\Bit_Div_10\:period_counter_3\\.main_0 (2.244:2.244:2.244))
    (INTERCONNECT \\Bit_Div_10\:period_counter_3\\.q ADC_DIV_Q_10.main_0 (3.597:3.597:3.597))
    (INTERCONNECT \\Bit_Div_11\:period_counter_0\\.q \\Bit_Div_11\:period_counter_1\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\Bit_Div_11\:period_counter_0\\.q \\Bit_Div_11\:period_counter_2\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\Bit_Div_11\:period_counter_0\\.q \\Bit_Div_11\:period_counter_3\\.main_2 (2.303:2.303:2.303))
    (INTERCONNECT \\Bit_Div_11\:period_counter_1\\.q \\Bit_Div_11\:period_counter_2\\.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\Bit_Div_11\:period_counter_1\\.q \\Bit_Div_11\:period_counter_3\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\Bit_Div_11\:period_counter_2\\.q \\Bit_Div_11\:period_counter_3\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\Bit_Div_11\:period_counter_3\\.q ADC_DIV_Q_11.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\Bit_Div_4\:period_counter_0\\.q \\Bit_Div_4\:period_counter_1\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\Bit_Div_4\:period_counter_0\\.q \\Bit_Div_4\:period_counter_2\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\Bit_Div_4\:period_counter_0\\.q \\Bit_Div_4\:period_counter_3\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Bit_Div_4\:period_counter_1\\.q \\Bit_Div_4\:period_counter_2\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\Bit_Div_4\:period_counter_1\\.q \\Bit_Div_4\:period_counter_3\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\Bit_Div_4\:period_counter_2\\.q \\Bit_Div_4\:period_counter_3\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\Bit_Div_4\:period_counter_3\\.q ADC_DIV_Q_4.main_0 (2.285:2.285:2.285))
    (INTERCONNECT \\Bit_Div_5\:period_counter_0\\.q \\Bit_Div_5\:period_counter_1\\.main_0 (2.787:2.787:2.787))
    (INTERCONNECT \\Bit_Div_5\:period_counter_0\\.q \\Bit_Div_5\:period_counter_2\\.main_1 (2.787:2.787:2.787))
    (INTERCONNECT \\Bit_Div_5\:period_counter_0\\.q \\Bit_Div_5\:period_counter_3\\.main_2 (2.790:2.790:2.790))
    (INTERCONNECT \\Bit_Div_5\:period_counter_1\\.q \\Bit_Div_5\:period_counter_2\\.main_0 (2.590:2.590:2.590))
    (INTERCONNECT \\Bit_Div_5\:period_counter_1\\.q \\Bit_Div_5\:period_counter_3\\.main_1 (2.592:2.592:2.592))
    (INTERCONNECT \\Bit_Div_5\:period_counter_2\\.q \\Bit_Div_5\:period_counter_3\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\Bit_Div_5\:period_counter_3\\.q ADC_DIV_Q_5.main_0 (2.873:2.873:2.873))
    (INTERCONNECT \\Bit_Div_6\:period_counter_0\\.q \\Bit_Div_6\:period_counter_1\\.main_0 (2.528:2.528:2.528))
    (INTERCONNECT \\Bit_Div_6\:period_counter_0\\.q \\Bit_Div_6\:period_counter_2\\.main_1 (2.528:2.528:2.528))
    (INTERCONNECT \\Bit_Div_6\:period_counter_0\\.q \\Bit_Div_6\:period_counter_3\\.main_2 (2.524:2.524:2.524))
    (INTERCONNECT \\Bit_Div_6\:period_counter_1\\.q \\Bit_Div_6\:period_counter_2\\.main_0 (2.517:2.517:2.517))
    (INTERCONNECT \\Bit_Div_6\:period_counter_1\\.q \\Bit_Div_6\:period_counter_3\\.main_1 (2.515:2.515:2.515))
    (INTERCONNECT \\Bit_Div_6\:period_counter_2\\.q \\Bit_Div_6\:period_counter_3\\.main_0 (2.224:2.224:2.224))
    (INTERCONNECT \\Bit_Div_6\:period_counter_3\\.q ADC_DIV_Q_6.main_0 (2.229:2.229:2.229))
    (INTERCONNECT \\Bit_Div_7\:period_counter_0\\.q \\Bit_Div_7\:period_counter_1\\.main_0 (2.230:2.230:2.230))
    (INTERCONNECT \\Bit_Div_7\:period_counter_0\\.q \\Bit_Div_7\:period_counter_2\\.main_1 (2.230:2.230:2.230))
    (INTERCONNECT \\Bit_Div_7\:period_counter_0\\.q \\Bit_Div_7\:period_counter_3\\.main_2 (2.230:2.230:2.230))
    (INTERCONNECT \\Bit_Div_7\:period_counter_1\\.q \\Bit_Div_7\:period_counter_2\\.main_0 (2.238:2.238:2.238))
    (INTERCONNECT \\Bit_Div_7\:period_counter_1\\.q \\Bit_Div_7\:period_counter_3\\.main_1 (2.238:2.238:2.238))
    (INTERCONNECT \\Bit_Div_7\:period_counter_2\\.q \\Bit_Div_7\:period_counter_3\\.main_0 (2.240:2.240:2.240))
    (INTERCONNECT \\Bit_Div_7\:period_counter_3\\.q ADC_DIV_Q_7.main_0 (2.236:2.236:2.236))
    (INTERCONNECT \\Bit_Div_8\:period_counter_0\\.q \\Bit_Div_8\:period_counter_1\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\Bit_Div_8\:period_counter_0\\.q \\Bit_Div_8\:period_counter_2\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\Bit_Div_8\:period_counter_0\\.q \\Bit_Div_8\:period_counter_3\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT \\Bit_Div_8\:period_counter_1\\.q \\Bit_Div_8\:period_counter_2\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\Bit_Div_8\:period_counter_1\\.q \\Bit_Div_8\:period_counter_3\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\Bit_Div_8\:period_counter_2\\.q \\Bit_Div_8\:period_counter_3\\.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\Bit_Div_8\:period_counter_3\\.q ADC_DIV_Q_8.main_0 (6.222:6.222:6.222))
    (INTERCONNECT \\Bit_Div_9\:period_counter_0\\.q \\Bit_Div_9\:period_counter_1\\.main_0 (2.231:2.231:2.231))
    (INTERCONNECT \\Bit_Div_9\:period_counter_0\\.q \\Bit_Div_9\:period_counter_2\\.main_1 (2.231:2.231:2.231))
    (INTERCONNECT \\Bit_Div_9\:period_counter_0\\.q \\Bit_Div_9\:period_counter_3\\.main_2 (2.231:2.231:2.231))
    (INTERCONNECT \\Bit_Div_9\:period_counter_1\\.q \\Bit_Div_9\:period_counter_2\\.main_0 (2.233:2.233:2.233))
    (INTERCONNECT \\Bit_Div_9\:period_counter_1\\.q \\Bit_Div_9\:period_counter_3\\.main_1 (2.233:2.233:2.233))
    (INTERCONNECT \\Bit_Div_9\:period_counter_2\\.q \\Bit_Div_9\:period_counter_3\\.main_0 (2.246:2.246:2.246))
    (INTERCONNECT \\Bit_Div_9\:period_counter_3\\.q ADC_DIV_Q_9.main_0 (2.222:2.222:2.222))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:cnt_enable\\.q \\SPI_DAC\:BSPIM\:BitCounter\\.enable (4.668:4.668:4.668))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:cnt_enable\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_3 (3.258:3.258:3.258))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 Net_6027.main_9 (4.220:4.220:4.220))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:ld_ident\\.main_7 (4.778:4.778:4.778))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:load_cond\\.main_7 (4.209:4.209:4.209))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_4 (3.122:3.122:3.122))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_4 (3.116:3.116:3.116))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:state_1\\.main_7 (4.791:4.791:4.791))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_0 \\SPI_DAC\:BSPIM\:state_2\\.main_7 (4.791:4.791:4.791))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 Net_6027.main_8 (4.068:4.068:4.068))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:ld_ident\\.main_6 (4.466:4.466:4.466))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:load_cond\\.main_6 (4.062:4.062:4.062))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_3 (2.969:2.969:2.969))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_3 (2.963:2.963:2.963))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:state_1\\.main_6 (4.479:4.479:4.479))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_1 \\SPI_DAC\:BSPIM\:state_2\\.main_6 (4.479:4.479:4.479))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 Net_6027.main_7 (6.347:6.347:6.347))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:ld_ident\\.main_5 (4.539:4.539:4.539))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:load_cond\\.main_5 (4.966:4.966:4.966))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_2 (2.941:2.941:2.941))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_2 (2.928:2.928:2.928))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:state_1\\.main_5 (4.287:4.287:4.287))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_2 \\SPI_DAC\:BSPIM\:state_2\\.main_5 (4.287:4.287:4.287))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 Net_6027.main_6 (3.568:3.568:3.568))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:ld_ident\\.main_4 (4.715:4.715:4.715))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:load_cond\\.main_4 (3.873:3.873:3.873))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_1 (2.956:2.956:2.956))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_1 (2.947:2.947:2.947))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:state_1\\.main_4 (4.734:4.734:4.734))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_3 \\SPI_DAC\:BSPIM\:state_2\\.main_4 (4.734:4.734:4.734))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 Net_6027.main_5 (3.729:3.729:3.729))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:ld_ident\\.main_3 (4.398:4.398:4.398))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:load_cond\\.main_3 (3.717:3.717:3.717))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:load_rx_data\\.main_0 (2.634:2.634:2.634))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:rx_status_6\\.main_0 (2.619:2.619:2.619))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:state_1\\.main_3 (4.407:4.407:4.407))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:BitCounter\\.count_4 \\SPI_DAC\:BSPIM\:state_2\\.main_3 (4.407:4.407:4.407))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q Net_6027.main_10 (5.388:5.388:5.388))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_8 (3.128:3.128:3.128))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_9 (3.141:3.141:3.141))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:ld_ident\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_9 (3.141:3.141:3.141))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_cond\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_8 (2.293:2.293:2.293))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_3 (5.081:5.081:5.081))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.f1_load (3.588:3.588:3.588))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:load_rx_data\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_load (3.580:3.580:3.580))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.so_comb Net_6027.main_4 (3.672:3.672:3.672))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPI_DAC\:BSPIM\:RxStsReg\\.status_4 (4.214:4.214:4.214))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_blk_stat_comb \\SPI_DAC\:BSPIM\:rx_status_6\\.main_5 (4.136:4.136:4.136))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f1_bus_stat_comb \\SPI_DAC\:BSPIM\:RxStsReg\\.status_5 (2.295:2.295:2.295))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:rx_status_6\\.q \\SPI_DAC\:BSPIM\:RxStsReg\\.status_6 (4.530:4.530:4.530))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6025.main_2 (3.131:3.131:3.131))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6026.main_2 (4.656:4.656:4.656))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q Net_6027.main_3 (7.026:7.026:7.026))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_2 (4.656:4.656:4.656))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_2 (3.124:3.124:3.124))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_2 (7.589:7.589:7.589))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_0 (4.205:4.205:4.205))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_0 (4.205:4.205:4.205))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_2 (3.124:3.124:3.124))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_2 (3.131:3.131:3.131))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_2 (3.131:3.131:3.131))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_2 (4.046:4.046:4.046))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_0\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_2 (5.138:5.138:5.138))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6025.main_1 (3.131:3.131:3.131))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6026.main_1 (4.972:4.972:4.972))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q Net_6027.main_2 (7.386:7.386:7.386))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_1 (4.972:4.972:4.972))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_1 (3.137:3.137:3.137))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_1 (6.829:6.829:6.829))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_1 (4.050:4.050:4.050))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_1 (4.049:4.049:4.049))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_1 (3.137:3.137:3.137))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_1 (3.131:3.131:3.131))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_1 (3.131:3.131:3.131))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_1 (3.889:3.889:3.889))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_1\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_1 (8.269:8.269:8.269))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6025.main_0 (2.907:2.907:2.907))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6026.main_0 (6.129:6.129:6.129))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q Net_6027.main_1 (7.235:7.235:7.235))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:cnt_enable\\.main_0 (6.129:6.129:6.129))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:ld_ident\\.main_0 (2.905:2.905:2.905))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:load_cond\\.main_0 (7.228:7.228:7.228))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cs_addr_2 (4.333:4.333:4.333))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cs_addr_2 (4.603:4.603:4.603))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_0\\.main_0 (2.905:2.905:2.905))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_1\\.main_0 (2.907:2.907:2.907))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:state_2\\.main_0 (2.907:2.907:2.907))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:tx_status_0\\.main_0 (3.564:3.564:3.564))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:state_2\\.q \\SPI_DAC\:BSPIM\:tx_status_4\\.main_0 (6.136:6.136:6.136))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:tx_status_0\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:TxStsReg\\.status_1 (7.012:7.012:7.012))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_0\\.main_3 (3.206:3.206:3.206))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_1\\.main_8 (3.243:3.243:3.243))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_blk_stat_comb \\SPI_DAC\:BSPIM\:state_2\\.main_8 (3.243:3.243:3.243))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.f0_bus_stat_comb \\SPI_DAC\:BSPIM\:TxStsReg\\.status_2 (3.675:3.675:3.675))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:tx_status_4\\.q \\SPI_DAC\:BSPIM\:TxStsReg\\.status_4 (4.420:4.420:4.420))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6025.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6026.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_6027.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPI_DAC\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_ADC_CK\:PWMHW\\.enable (6.200:6.200:6.200))
    (INTERCONNECT cy_tff_3.q MUX_BUS_2.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_2 MUX_BUS_2.main_0 (2.979:2.979:2.979))
    (INTERCONNECT \\ADC_1_OUT_LSB\:Sync\:ctrl_reg\\.control_2 cy_tff_3.clk_en (3.020:3.020:3.020))
    (INTERCONNECT ClockBlock.dclk_glb_ff_2 \\PWM_ADC_CK\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ce0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cl0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.z0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ff0 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ce1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cl1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.z1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.ff1 \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.co_msb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.sol_msb \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cfbo \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.sor \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\SPI_DAC\:BSPIM\:sR16\:Dp\:u1\\.cmsbo \\SPI_DAC\:BSPIM\:sR16\:Dp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(0\)_PAD\\ \\LCD_Char_1\:LCDPort\(0\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(1\)_PAD\\ \\LCD_Char_1\:LCDPort\(1\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(2\)_PAD\\ \\LCD_Char_1\:LCDPort\(2\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(3\)_PAD\\ \\LCD_Char_1\:LCDPort\(3\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(4\)_PAD\\ \\LCD_Char_1\:LCDPort\(4\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(5\)_PAD\\ \\LCD_Char_1\:LCDPort\(5\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LCD_Char_1\:LCDPort\(6\)_PAD\\ \\LCD_Char_1\:LCDPort\(6\)\\.pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOSI_OUT\(0\).pad_out MOSI_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOSI_OUT\(0\)_PAD MOSI_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MISO_IN\(0\)_PAD MISO_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCLK_OUT\(0\).pad_out SCLK_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCLK_OUT\(0\)_PAD SCLK_OUT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\).pad_out SS_OUT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SS_OUT\(0\)_PAD SS_OUT\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
