<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;__ez.queue=function(){var e=0,i=0,t=[],n=!1,s=[],r=[],o=!0,a=function(e,i,n,s,r,o,a){var l=this;this.name=e,this.funcName=i,this.parameters=null===n?null:n instanceof Array?n:[n],this.isBlock=s,this.blockedBy=r,this.deleteWhenComplete=o,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),l.isInitialized=!0,l.isComplete=!0,u("... func.apply: "+e);var i=l.funcName.split("."),n=null;i.length>3||(n=3===i.length?window[i[0]][i[1]][i[2]]:2===i.length?window[i[0]][i[1]]:window[l.funcName]),null!=n&&n.apply(null,this.parameters),!0===l.deleteWhenComplete&&delete t[e],!0===l.isBlock&&(u("----- F'D: "+l.name),f())}},l=function(e,i,t,n,s,r,o){var a=this;this.name=e,this.path=i,this.async=s,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=o,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)?window.__ezScriptHost+e:e},this.process=function(){a.isInitialized=!0,u("... file = "+e);var i=document.createElement("script");i.src=this.getSrc(this.path),!0===s?i.async=!0:!0===r&&(i.defer=!0),i.onerror=function(){u("----- ERR'D: "+a.name),a.isError=!0,!0===a.isBlock&&f()},i.onreadystatechange=i.onload=function(){var e=i.readyState;u("----- F'D: "+a.name),e&&!/loaded|complete/.test(e)||(a.isComplete=!0,!0===a.isBlock&&f())},document.getElementsByTagName("head")[0].appendChild(i)}},c=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function d(e){!0!==h(e)&&0!=o&&e.process()}function h(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(e.blockedBy instanceof Array)for(var i=0;i<e.blockedBy.length;i++){var s=e.blockedBy[i];if(!1===t.hasOwnProperty(s))return u(e.name+" blocked = "+s),!0;if(!0===e.proceedIfError&&!0===t[s].isError)return!1;if(!1===t[s].isComplete)return u(e.name+" blocked = "+s),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function f(){++e>200||(u("let's go"),m(s),m(r))}function m(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||h(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),f()}),5e3)}),!1),{addFile:function(e,i,n,o,a,c,h,u){var f=new l(e,i,n,o,a,c,h);!0===u?s[e]=f:r[e]=f,t[e]=f,d(f)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,d(n)},addFunc:function(e,n,o,l,c,h,u,f,m){!0===h&&(e=e+"_"+i++);var p=new a(e,n,o,l,c,u,f);!0===m?s[e]=p:r[e]=p,t[e]=p,d(p)},addDelayFunc:function(e,i,n){var s=new a(e,i,n,!1,[],!0,!0);s.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=s,t[e]=s,d(s)},items:t,processAll:f,setallowLoad:function(e){o=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new c(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&h(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=2', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/memphis.js', '/detroitchicago/memphis.js?gcb=195-3&cb=23', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/minneapolis.js', '/detroitchicago/minneapolis.js?gcb=195-3&cb=4', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/rochester.js', '/detroitchicago/rochester.js?gcb=195-3&cb=13', false, ['/detroitchicago/memphis.js','/detroitchicago/minneapolis.js'], true, false, true, false);!function(){var e;__ez.vep=(e=[],{Add:function(i,t){__ez.dot.isDefined(i)&&__ez.dot.isValid(t)&&e.push({type:"video",video_impression_id:i,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(t)})},Fire:function(){if(void 0===document.visibilityState||"prerender"!==document.visibilityState){if(__ez.dot.isDefined(e)&&e.length>0)for(;e.length>0;){var i=5;i>e.length&&(i=e.length);var t=e.splice(0,i),o=__ez.dot.getURL("/detroitchicago/grapefruit.gif")+"?orig="+(!0===__ez.template.isOrig?1:0)+"&v="+btoa(JSON.stringify(t));__ez.dot.Fire(o)}e=[]}}})}();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>!function(){function e(i){return e="function"==typeof Symbol&&"symbol"==typeof Symbol.iterator?function(e){return typeof e}:function(e){return e&&"function"==typeof Symbol&&e.constructor===Symbol&&e!==Symbol.prototype?"symbol":typeof e},e(i)}__ez.pel=function(){var i=[];function t(t,o,d,_,n,r,a,s){if(__ez.dot.isDefined(t)&&0!=__ez.dot.isAnyDefined(t.getSlotElementId,t.ElementId)){void 0===s&&(s=!1);var p=parseInt(__ez.dot.getTargeting(t,"ap")),f=__ez.dot.getSlotIID(t),u=__ez.dot.getAdUnit(t,s),z=parseInt(__ez.dot.getTargeting(t,"compid")),g=0,c=0,l=function(i){if("undefined"==typeof _ezim_d)return!1;var t=__ez.dot.getAdUnitPath(i).split("/").pop();if("object"===("undefined"==typeof _ezim_d?"undefined":e(_ezim_d))&&_ezim_d.hasOwnProperty(t))return _ezim_d[t];for(var o in _ezim_d)if(o.split("/").pop()===t)return _ezim_d[o];return!1}(t);"object"==e(l)&&(void 0!==l.creative_id&&(c=l.creative_id),void 0!==l.line_item_id&&(g=l.line_item_id)),__ez.dot.isDefined(f,u)&&__ez.dot.isValid(o)&&("0"===f&&!0!==s||""===u||i.push({type:"impression",impression_id:f,domain_id:__ez.dot.getDID(),unit:u,t_epoch:__ez.dot.getEpoch(0),revenue:d,est_revenue:_,ad_position:p,ad_size:"",bid_floor_filled:n,bid_floor_prev:r,stat_source_id:a,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:z,line_item_id:g,creative_id:c,data:__ez.dot.dataToStr(o),is_orig:s||__ez.template.isOrig}))}}function o(){void 0!==document.visibilityState&&"prerender"===document.visibilityState||(__ez.dot.isDefined(i)&&i.length>0&&[i.filter((function(e){return e.is_orig})),i.filter((function(e){return!e.is_orig}))].forEach((function(e){for(;e.length>0;){var i=e[0].is_orig||!1,t=5;t>e.length&&(t=e.length);var o=e.splice(0,t),d=__ez.dot.getURL("/porpoiseant/army.gif")+"?orig="+(!0===i?1:0)+"&sts="+btoa(JSON.stringify(o));(void 0!==window.isAmp&&isAmp||void 0!==window.ezWp&&ezWp)&&void 0!==window._ezaq&&_ezaq.hasOwnProperty("domain_id")&&(d+="&visit_uuid="+_ezaq.visit_uuid),__ez.dot.Fire(d)}})),i=[])}return{Add:t,AddAndFire:function(e,i){t(e,i,0,0,0,0,0),o()},AddAndFireOrig:function(e,i){t(e,i,0,0,0,0,0,!0),o()},AddById:function(e,t,o,d){var _=e.split("/");if(__ez.dot.isDefined(e)&&3===_.length&&__ez.dot.isValid(t)){var n=_[0],r={type:"impression",impression_id:_[2],domain_id:__ez.dot.getDID(),unit:n,t_epoch:__ez.dot.getEpoch(0),pageview_id:__ez.dot.getPageviewId(),data:__ez.dot.dataToStr(t),is_orig:o||__ez.template.isOrig};void 0!==d&&(r.revenue=d),i.push(r)}},Fire:o,GetPixels:function(){return i}}}()}();__ez.queue.addFile('/detroitchicago/raleigh.js', '/detroitchicago/raleigh.js?gcb=195-3&cb=6', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/tampa.js', '/detroitchicago/tampa.js?gcb=195-3&cb=5', false, [], true, false, true, false);</script>
<script data-ezscrex="false" data-cfasync="false">(function(){if("function"===typeof window.CustomEvent)return!1;window.CustomEvent=function(c,a){a=a||{bubbles:!1,cancelable:!1,detail:null};var b=document.createEvent("CustomEvent");b.initCustomEvent(c,a.bubbles,a.cancelable,a.detail);return b}})();</script><script data-ezscrex="false" data-cfasync="false">__ez.queue.addFile('/detroitchicago/tulsa.js', '/detroitchicago/tulsa.js?gcb=195-3&cb=7', false, [], true, false, true, false);</script>

<title>Alder Lake - Microarchitectures - Intel - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"intel/microarchitectures/alder_lake","wgTitle":"intel/microarchitectures/alder lake","wgCurRevisionId":100860,"wgRevisionId":100860,"wgArticleId":29183,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["cpu microarchitectures by intel","microarchitectures by intel","all microarchitectures","Articles with empty sections"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"intel/microarchitectures/alder_lake","wgRelevantArticleId":29183,"wgRequestId":"cdba3f41927b3bc58884daa0","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"intel/alder_lake","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/intel/microarchitectures/alder_lake"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="intel/microarchitectures/alder lake" href="/w/index.php?title=Special:ExportRDF/intel/microarchitectures/alder_lake&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="/w/api.php?action=rsd"/>
<link rel="canonical" href="/wiki/intel/microarchitectures/alder_lake"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:image" content="/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:title" content="Alder Lake - Microarchitectures - Intel - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Alder Lake (ADL) is Intel&#39;s successor to both Tiger Lake and Rocket Lake, an Intel 7-process based microarchitecture for mainstream workstations, desktops, and mobile devices. Alder Lake is Intel&#39;s first 10-nanometer-class proper successor to all prior generation of processors - spanning from ultra-low power to desktop and workstations. The microarchitecture was developed by Intel&#39;s R&amp;D center in Haifa, Israel."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type="text/javascript">var ezouid = "1";</script><base href="/wiki/intel/alder_lake"><script type='text/javascript'>
var ezoTemplate = 'old_site_gc';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
var ezo_elements_to_check = Array();
</script><!-- START EZHEAD -->
<script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<!--{jquery}-->
<!-- END EZHEAD -->
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ad_cache_level":0,"ad_lazyload_version":0,"ad_load_version":0,"city":"Ashburn","country":"US","days_since_last_visit":-1,"domain_id":86609,"domain_test_group":20230808,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"metro_code":511,"page_ad_positions":"","page_view_count":0,"page_view_id":"d08a7cbb-6011-4e86-53b3-0d16c07e8093","position_selection_id":0,"postal_code":"20149","pv_event_count":0,"response_size_orig":67865,"response_time_orig":150,"serverid":"54.196.210.219:24819","state":"VA","t_epoch":1675586563,"template_id":126,"time_on_site_visit":0,"url":"/wiki/intel/alder_lake","user_id":0,"word_count":1211,"worst_bad_word_level":0};var _ezExtraQueries = "&ez_orig=1";</script>
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl(pvID, rv) {
    var d = new Date();
    d.setTime(d.getTime() + (365*24*60*60*1000));
    var expires = "expires="+d.toUTCString();
    __ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + pvID + "|" + rv + "; " + expires, 3);
}
function attach_ezolpl(pvID, rv) {
    if (document.readyState === "complete") {
        create_ezolpl(pvID, rv);
    }
    if(window.attachEvent) {
        window.attachEvent("onload", create_ezolpl, pvID, rv);
    } else {
        if(window.onload) {
            var curronload = window.onload;
            var newonload = function(evt) {
                curronload(evt);
                create_ezolpl(pvID, rv);
            };
            window.onload = newonload;
        } else {
            window.onload = create_ezolpl.bind(null, pvID, rv);
        }
    }
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", ["d08a7cbb-6011-4e86-53b3-0d16c07e8093", "false"], false, ['/detroitchicago/boise.js'], true, false, false, false);
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-intel_microarchitectures_alder_lake rootpage-intel skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel">Intel</a></li>
                                    <li><a href="/wiki/amd">AMD</a></li>
                                    <li><a href="/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/intel/microarchitectures/alder_lake">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:intel/microarchitectures/alder_lake"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=intel%2Fmicroarchitectures%2Falder+lake"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/intel/microarchitectures/alder_lake"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/intel/microarchitectures/alder_lake"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;oldid=100860"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Falder-5Flake"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Alder Lake - Microarchitectures - Intel    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/intel" title="intel">intel</a>‎ | <a href="/wiki/intel/microarchitectures" title="intel/microarchitectures">microarchitectures</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=intel/alder_lake&amp;redirect=no" class="mw-redirect" title="intel/alder lake">intel/alder lake</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: right; font-weight: bold;"><a href="/wiki/Special:FormEdit/microarchitecture/intel/microarchitectures/alder_lake" title="Special:FormEdit/microarchitecture/intel/microarchitectures/alder lake"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Alder Lake µarch</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Arch Type</td><td class="value">CPU</td></tr><tr><td class="label">Designer</td><td class="value">Intel</td></tr><tr><td class="label">Manufacturer</td><td class="value">Intel</td></tr><tr><td class="label">Introduction</td><td class="value">2021</td></tr><tr><td class="label">Process</td><td class="value"><a href="/w/index.php?title=intel_7_(10nm_ESF)_process&amp;action=edit&amp;redlink=1" class="new" title="intel 7 (10nm ESF) process (page does not exist)">intel 7 (10nm ESF)</a></td></tr><tr><td class="label">Core Configs</td><td class="value"><span class="smw-highlighter" data-type="4" data-state="inline" data-title="Error" title="&#34;P+8E&#34; can not be assigned to a declared number type with value 8."><span class="smwtticon warning"></span><div class="smwttcontent">&#34;P+8E&#34; can not be assigned to a declared number type with value 8.</div></span><a href="/w/index.php?title=8P%2B8E_cores&amp;action=edit&amp;redlink=1" class="new" title="8P+8E cores (page does not exist)">8P+8E</a>, <span class="smw-highlighter" data-type="4" data-state="inline" data-title="Error" title="&#34;P+8E&#34; can not be assigned to a declared number type with value 6."><span class="smwtticon warning"></span><div class="smwttcontent">&#34;P+8E&#34; can not be assigned to a declared number type with value 6.</div></span><a href="/w/index.php?title=6P%2B8E_cores&amp;action=edit&amp;redlink=1" class="new" title="6P+8E cores (page does not exist)">6P+8E</a>, <span class="smw-highlighter" data-type="4" data-state="inline" data-title="Error" title="&#34;P+0E&#34; can not be assigned to a declared number type with value 6."><span class="smwtticon warning"></span><div class="smwttcontent">&#34;P+0E&#34; can not be assigned to a declared number type with value 6.</div></span><a href="/w/index.php?title=6P%2B0E_cores&amp;action=edit&amp;redlink=1" class="new" title="6P+0E cores (page does not exist)">6P+0E</a>, <span class="smw-highlighter" data-type="4" data-state="inline" data-title="Error" title="&#34;P+8E&#34; can not be assigned to a declared number type with value 2."><span class="smwtticon warning"></span><div class="smwttcontent">&#34;P+8E&#34; can not be assigned to a declared number type with value 2.</div></span><a href="/w/index.php?title=2P%2B8E_cores&amp;action=edit&amp;redlink=1" class="new" title="2P+8E cores (page does not exist)">2P+8E</a></td></tr><tr><td class="label">PE Configs</td><td class="value">32 EU igpu, 96 EU igpu</td></tr><tr><td class="header" colspan="2">Pipeline</td></tr><tr><td class="label">OoOE</td><td class="value">Yes</td></tr><tr><td class="label">Speculative</td><td class="value">Yes</td></tr><tr><td class="label">Reg Renaming</td><td class="value">Yes</td></tr><tr><td class="header" colspan="2">Instructions</td></tr><tr><td class="label">ISA</td><td class="value">x86-64</td></tr><tr><td class="label">Extensions</td><td class="value">MMX, AVX, AVX2, AVX-512 (needs BIOS support and no E core)</td></tr><tr><td class="header" colspan="2">Cache</td></tr><tr><td class="label">L1I Cache</td><td class="value">32 KB/core</td></tr><tr><td class="label">L1D Cache</td><td class="value">48 KB (P) / 64 KB (E)/core</td></tr><tr><td class="label">L1 Cache</td><td class="value">80 KB (P) / 96 KB (E)/core</td></tr><tr><td class="label">L2 Cache</td><td class="value">1.25 MB (P) / 2MB (4E)/core</td></tr><tr><td class="label">L3 Cache</td><td class="value">up to 30 MB</td></tr><tr><td class="header" colspan="2">Cores</td></tr><tr><td class="label">Core Names</td><td class="value"><a href="/wiki/intel/microarchitectures/golden_cove" title="intel/microarchitectures/golden cove">Golden Cove</a>,<br/><a href="/wiki/intel/microarchitectures/gracemont" title="intel/microarchitectures/gracemont">Gracemont</a></td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"><div style="float: left; padding-right: 10px; margin: auto 5px;"><i class="fa fa-chevron-left"></i></div><div style="float: left;"><a href="/wiki/intel/microarchitectures/tiger_lake" title="intel/microarchitectures/tiger lake">Tiger Lake</a><br/><a href="/wiki/intel/microarchitectures/rocket_lake" title="intel/microarchitectures/rocket lake">Rocket Lake</a><br/><a href="/wiki/intel/microarchitectures/lakefield" title="intel/microarchitectures/lakefield">Lakefield</a></div></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/intel/microarchitectures/raptor_lake" title="intel/microarchitectures/raptor lake">Raptor Lake</a><br/><a href="/wiki/intel/microarchitectures/meteor_lake" title="intel/microarchitectures/meteor lake">Meteor Lake</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr></tbody></table>
<p><b>Alder Lake</b> (<b>ADL</b>) is <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>&#39;s successor to both <a href="/wiki/intel/microarchitectures/tiger_lake" title="intel/microarchitectures/tiger lake">Tiger Lake</a> and <a href="/wiki/intel/microarchitectures/rocket_lake" title="intel/microarchitectures/rocket lake">Rocket Lake</a>, an <a href="/wiki/Intel_7" class="mw-redirect" title="Intel 7">Intel 7</a>-process based <a href="/wiki/microarchitecture" title="microarchitecture">microarchitecture</a> for mainstream workstations, desktops, and mobile devices. Alder Lake is Intel&#39;s first <a href="/wiki/10-nanometer" class="mw-redirect" title="10-nanometer">10-nanometer</a>-class proper successor to all prior generation of processors - spanning from ultra-low power to desktop and workstations. The microarchitecture was developed by Intel&#39;s R&amp;D center in <a href="http://en.wikipedia.org/wiki/Haifa,_Israel" class="extiw" title="wikipedia:Haifa, Israel">Haifa, Israel</a>.
</p><p>For desktop and mobile, Alder Lake is branded as 12th Generation Intel <a href="/wiki/intel/core_i3" title="intel/core i3">Core i3</a>, <a href="/wiki/intel/core_i5" title="intel/core i5">Core i5</a>, <a href="/wiki/intel/core_i7" title="intel/core i7">Core i7</a>, and <a href="/wiki/intel/core_i9" title="intel/core i9">Core i9</a> processors.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Codenames"><span class="tocnumber">1</span> <span class="toctext">Codenames</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Brands"><span class="tocnumber">2</span> <span class="toctext">Brands</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Process_Technology"><span class="tocnumber">3</span> <span class="toctext">Process Technology</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Compiler_support"><span class="tocnumber">4</span> <span class="toctext">Compiler support</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#CPUID"><span class="tocnumber">4.1</span> <span class="toctext">CPUID</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-6"><a href="#History"><span class="tocnumber">5</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Architecture"><span class="tocnumber">6</span> <span class="toctext">Architecture</span></a>
<ul>
<li class="toclevel-2 tocsection-8"><a href="#Key_changes_from_Tiger_Lake"><span class="tocnumber">6.1</span> <span class="toctext">Key changes from Tiger Lake</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="#Overview"><span class="tocnumber">7</span> <span class="toctext">Overview</span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="#SoC_design"><span class="tocnumber">7.1</span> <span class="toctext">SoC design</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-11"><a href="#Die"><span class="tocnumber">8</span> <span class="toctext">Die</span></a>
<ul>
<li class="toclevel-2 tocsection-12"><a href="#ADL-S_.288P.2B8E.29"><span class="tocnumber">8.1</span> <span class="toctext">ADL-S (8P+8E)</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#ADL-S_.286P.2B0E.29"><span class="tocnumber">8.2</span> <span class="toctext">ADL-S (6P+0E)</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#Additional_Shots"><span class="tocnumber">8.3</span> <span class="toctext">Additional Shots</span></a></li>
</ul>
</li>
</ul>
</div>

<h2><span class="mw-headline" id="Codenames">Codenames</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=1" title="Edit section: Codenames">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">

<tbody><tr>
<th> Core </th>
<th> Abbrev </th>
<th> Platform </th>
<th> Target
</th></tr>
<tr>
<td> <a href="/w/index.php?title=intel/cores/alder_lake_m&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/alder lake m (page does not exist)">Alder Lake M</a> </td>
<td> ADL-M </td>
<td> </td>
<td> Light notebooks, 2-in-1s detachable, tablets, conference room, computer sticks, etc.
</td></tr>
<tr>
<td> <a href="/w/index.php?title=intel/cores/alder_lake_p&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/alder lake p (page does not exist)">Alder Lake P</a> </td>
<td> ADL-P </td>
<td> </td>
<td> Ultimate mobile performance, mobile workstations, portable All-in-Ones (AiOs), Minis
</td></tr>
<tr>
<td> <a href="/wiki/intel/cores/alder_lake_s" title="intel/cores/alder lake s">Alder Lake S</a> </td>
<td> ADL-S </td>
<td> </td>
<td> Desktop performance to value, AiOs, and minis
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Brands">Brands</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=2" title="Edit section: Brands">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel released Alder Lake under 3 main brand families for mainstream workstations, desktops, and mobile.
</p>
<table class="wikitable tc4 tc5 tc6 tc7 tc8" style="text-align: center;">

<tbody><tr>
<th rowspan="2"> Logo </th>
<th rowspan="2"> Family </th>
<th rowspan="2"> General Description </th>
<th colspan="7"> Differentiating Features
</th></tr>
<tr>
<th> Cores </th>
<th> <a href="/w/index.php?title=intel/hyper-threading&amp;action=edit&amp;redlink=1" class="new" title="intel/hyper-threading (page does not exist)">HT</a> </th>
<th> <a href="/w/index.php?title=x86/avx&amp;action=edit&amp;redlink=1" class="new" title="x86/avx (page does not exist)">AVX</a> </th>
<th> <a href="/w/index.php?title=x86/avx2&amp;action=edit&amp;redlink=1" class="new" title="x86/avx2 (page does not exist)">AVX2</a> </th>
<th> <a href="/wiki/intel/turbo_boost" class="mw-redirect" title="intel/turbo boost">TBT</a> </th>
<th> <a href="/wiki/intel/turbo_boost_max" class="mw-redirect" title="intel/turbo boost max">TBMT</a>
</th></tr>
<tr>
<td> <a href="/wiki/intel/core_i3" title="intel/core i3"><img alt="core i3 logo (2020).png" src="/w/images/thumb/b/b1/core_i3_logo_%282020%29.png/50px-core_i3_logo_%282020%29.png" width="50" height="50" srcset="/w/images/thumb/b/b1/core_i3_logo_%282020%29.png/75px-core_i3_logo_%282020%29.png 1.5x, /w/images/thumb/b/b1/core_i3_logo_%282020%29.png/100px-core_i3_logo_%282020%29.png 2x"/></a> </td>
<td> <a href="/wiki/intel/core_i3" title="intel/core i3">Core i3</a> </td>
<td style="text-align: left;"> Low-end Performance </td>
<td> <a href="/wiki/4_cores" class="mw-redirect" title="4 cores">4</a> (4+0) </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘
</td></tr>
<tr>
<td> <a href="/wiki/intel/core_i5" title="intel/core i5"><img alt="core i5 logo (2020).png" src="/w/images/thumb/7/7c/core_i5_logo_%282020%29.png/50px-core_i5_logo_%282020%29.png" width="50" height="50" srcset="/w/images/thumb/7/7c/core_i5_logo_%282020%29.png/75px-core_i5_logo_%282020%29.png 1.5x, /w/images/thumb/7/7c/core_i5_logo_%282020%29.png/100px-core_i5_logo_%282020%29.png 2x"/></a> </td>
<td> <a href="/wiki/intel/core_i5" title="intel/core i5">Core i5</a> </td>
<td style="text-align: left;"> Mid-range Performance </td>
<td> <a href="/wiki/10_cores" class="mw-redirect" title="10 cores">10</a> (6+4)<br/> <a href="/wiki/6_cores" class="mw-redirect" title="6 cores">6</a> (6+0) </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #ffdad6; text-align: center; ;"> ✘
</td></tr>
<tr>
<td> <a href="/wiki/intel/core_i7" title="intel/core i7"><img alt="core i7 logo (2020).png" src="/w/images/thumb/2/2d/core_i7_logo_%282020%29.png/50px-core_i7_logo_%282020%29.png" width="50" height="50" srcset="/w/images/thumb/2/2d/core_i7_logo_%282020%29.png/75px-core_i7_logo_%282020%29.png 1.5x, /w/images/thumb/2/2d/core_i7_logo_%282020%29.png/100px-core_i7_logo_%282020%29.png 2x"/></a> </td>
<td> <a href="/wiki/intel/core_i7" title="intel/core i7">Core i7</a> </td>
<td style="text-align: left;"> High-end Performance </td>
<td> <a href="/wiki/12_cores" class="mw-redirect" title="12 cores">12</a> (8+4) </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔
</td></tr>
<tr>
<td> <a href="/wiki/intel/core_i9" title="intel/core i9"><img alt="core i9 logo (2020).png" src="/w/images/thumb/d/d7/core_i9_logo_%282020%29.png/50px-core_i9_logo_%282020%29.png" width="50" height="50" srcset="/w/images/thumb/d/d7/core_i9_logo_%282020%29.png/75px-core_i9_logo_%282020%29.png 1.5x, /w/images/thumb/d/d7/core_i9_logo_%282020%29.png/100px-core_i9_logo_%282020%29.png 2x"/></a> </td>
<td> <a href="/wiki/intel/core_i9" title="intel/core i9">Core i9</a> </td>
<td style="text-align: left;"> Extreme Performance </td>
<td> <a href="/wiki/16_cores" class="mw-redirect" title="16 cores">16</a> (8+8) </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔ </td>
<td style="background-color: #d6ffd8; text-align: center; ;"> ✔
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Process_Technology">Process Technology</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=3" title="Edit section: Process Technology">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Intel is planning Alder Lake to be built on an improved Intel 7 node (previously 10nm Enhanced SuperFin (ESF)). This will be the case for both the powerful Golden Cove cores, and Gracemont cores.
</p>
<h2><span class="mw-headline" id="Compiler_support">Compiler support</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=4" title="Edit section: Compiler support">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="wikitable">

<tbody><tr>
<th> Compiler </th>
<th> Arch-Specific </th>
<th> Arch-Favorable
</th></tr>
<tr>
<td> <a href="/w/index.php?title=ICC&amp;action=edit&amp;redlink=1" class="new" title="ICC (page does not exist)">ICC</a> </td>
<td> <code>-march=alderlake</code> </td>
<td> <code>-mtune=alderlake</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=GCC&amp;action=edit&amp;redlink=1" class="new" title="GCC (page does not exist)">GCC</a> </td>
<td> <code>-march=alderlake</code> </td>
<td> <code>-mtune=alderlake</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=LLVM&amp;action=edit&amp;redlink=1" class="new" title="LLVM (page does not exist)">LLVM</a> </td>
<td> <code>-march=alderlake</code> </td>
<td> <code>-mtune=alderlake</code>
</td></tr>
<tr>
<td> <a href="/w/index.php?title=Visual_Studio&amp;action=edit&amp;redlink=1" class="new" title="Visual Studio (page does not exist)">Visual Studio</a> </td>
<td> <code>/arch:AVX2</code> </td>
<td> <code>/tune:alderlake</code>
</td></tr></tbody></table>
<h3><span class="mw-headline" id="CPUID">CPUID</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=5" title="Edit section: CPUID">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable tc1 tc2 tc3 tc4">
<tbody><tr>
<th> Core </th>
<th> Extended<br/>Family </th>
<th> Family </th>
<th> Extended<br/>Model </th>
<th> Model
</th></tr>
<tr>
<td rowspan="2"> <a href="/wiki/intel/cores/alder_lake_s" title="intel/cores/alder lake s">S</a> </td>
<td> 0 </td>
<td> 0x6 </td>
<td> 0x9 </td>
<td> 0x7
</td></tr>
<tr>
<td colspan="4"> Family 6 Model 151
</td></tr>
<tr>
<td rowspan="2"> <a href="/w/index.php?title=intel/cores/alder_lake_p&amp;action=edit&amp;redlink=1" class="new" title="intel/cores/alder lake p (page does not exist)">P</a> </td>
<td> 0 </td>
<td> 0x6 </td>
<td> 0x9 </td>
<td> 0xA
</td></tr>
<tr>
<td colspan="4"> Family 6 Model 154
</td></tr></tbody></table>
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=6" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>In January 2021 Intel teased Alder Lake in their CES 2021 speech. On the July 26th&#39;s Intel Accelerated webcast, CEO Pat Gelsinger hinted at the Alder Lake lineup being released at a future event called &#34;Intel Innovation&#34; which aired between October 27-28th.
</p>
<h2><span class="mw-headline" id="Architecture">Architecture</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=7" title="Edit section: Architecture">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Key_changes_from_Tiger_Lake">Key changes from <a href="/wiki/intel/microarchitectures/tiger_lake" title="intel/microarchitectures/tiger lake">Tiger Lake</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=8" title="Edit section: Key changes from Tiger Lake">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> Core
<ul><li> Hybrid Golden Cove (performance core) &amp; Gracemont (efficiency core) microarchitecture</li>
<li> Higher IPC(Intel self-reported 19% IPC)</li>
<li> Intel 7 node</li></ul></li>
<li> Memory
<ul><li> Support for DDR5</li>
<li> Speeds of at least 4800MHz, up to 5600MHz</li></ul></li>
<li> Improved power delivery system</li></ul>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=9" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Alder Lake departs from all prior Intel SoCs by featuring the company&#39;s first mainstream implementation of a single-ISA heterogeneous multi-core microarchitecture. While not the first (<a href="/wiki/intel/microarchitectures/lakefield" title="intel/microarchitectures/lakefield">Lakefield</a> was), Alder Lake is the first to target all market segments from mobile to desktop and workstation. The overall microarchitecture builds on its its predecessor, <a href="/wiki/intel/microarchitectures/tigerlake" class="mw-redirect" title="intel/microarchitectures/tigerlake">Tigerlake</a> but expends on its by integrating two vastly different types of cores - up to eight <a href="/wiki/big_cores" class="mw-redirect" title="big cores">big cores</a> based on the <a href="/wiki/intel/microarchitectures/golden_cove" title="intel/microarchitectures/golden cove">Golden Cove</a> microarchitecture and up to eight <a href="/wiki/small_cores" class="mw-redirect" title="small cores">small cores</a> based on the <a href="/wiki/intel/microarchitectures/gracemont" title="intel/microarchitectures/gracemont">Gracemont</a> microarchitecture. The big cores are designed to push single-thread performance while the small cores are designed to push multi-thread power efficiency. By finely orchestrating thread scheduling based on performance demand, Alder Lake is able to provide both higher multi-threading performance-efficiency and better single-thread performance.
</p>
<h3><span class="mw-headline" id="SoC_design">SoC design</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=10" title="Edit section: SoC design">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div style="display:block;width:300px;{{{style}}}">
<div style="border:1px solid #666666; background: #5252CC; padding: 3px;"></div>
<table style="border-left:1px solid #666666;border-bottom:1px solid #666666;border-right:1px solid #666666; background: #FAFAFA; padding: 3px; font-size: 11px; width: 100%">
<tbody><tr>
<td><a href="/wiki/File:New_text_document.svg" class="image"><img alt="New text document.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/25px-New_text_document.svg.png" width="25" height="25" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/38px-New_text_document.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/50px-New_text_document.svg.png 2x"/></a> </td>
<td> This section is empty; you can help add the missing info by <a rel="nofollow" class="external text" href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit">editing this page</a>.
</td></tr></tbody></table>
</div>
<h2><span class="mw-headline" id="Die">Die</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=11" title="Edit section: Die">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Alder Lake comes in four die variants depending on the market segment.
</p>
<table class="wikitable">
<tbody><tr>
<th colspan="5"> Die
</th></tr>
<tr>
<th> Name </th>
<th> CPU Configuration </th>
<th> GPU </th>
<th> Dimensions </th>
<th> Area
</th></tr>
<tr>
<td rowspan="2"> ADL-S </td>
<td> 8P + 8E </td>
<td rowspan="2"> 32 EU </td>
<td> 10.5 mm x 20.5 mm </td>
<td> 215.25 mm²
</td></tr>
<tr>
<td> 6P + 0E </td>
<td> 10.5 mm x 15.5 mm </td>
<td> 162.75 mm²
</td></tr>
<tr>
<td> ADL-P </td>
<td> 6P + 8E </td>
<td rowspan="2"> 96 EU
</td></tr>
<tr>
<td> ADL-M </td>
<td> 2P + 8E
</td></tr></tbody></table>
<h3><span class="mw-headline" id="ADL-S_.288P.2B8E.29">ADL-S (8P+8E)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=12" title="Edit section: ADL-S (8P+8E)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> 8 performance cores + 8 efficiency cores</li>
<li> 32 EU gpu (256 shaders)</li>
<li> <a href="/wiki/Intel_7" class="mw-redirect" title="Intel 7">Intel 7</a> process</li>
<li> 10.5 mm x 20.5 mm
<ul><li> 215.25 mm² die size</li></ul></li></ul>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:alder_lake_die_2.png" class="image"><img alt="alder lake die 2.png" src="/w/images/thumb/1/18/alder_lake_die_2.png/900px-alder_lake_die_2.png" width="900" height="455" srcset="/w/images/thumb/1/18/alder_lake_die_2.png/1350px-alder_lake_die_2.png 1.5x, /w/images/thumb/1/18/alder_lake_die_2.png/1800px-alder_lake_die_2.png 2x"/></a></dd></dl>
<p><br/>
</p>
<dl><dd><a href="/wiki/File:alder_lake_die.png" class="image"><img alt="alder lake die.png" src="/w/images/thumb/6/60/alder_lake_die.png/850px-alder_lake_die.png" width="850" height="426" srcset="/w/images/thumb/6/60/alder_lake_die.png/1275px-alder_lake_die.png 1.5x, /w/images/6/60/alder_lake_die.png 2x"/></a></dd></dl>
<h3><span class="mw-headline" id="ADL-S_.286P.2B0E.29">ADL-S (6P+0E)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=13" title="Edit section: ADL-S (6P+0E)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li> 6 performance cores, no efficiency cores</li>
<li> 32 EU gpu (256 shaders)</li>
<li> <a href="/wiki/Intel_7" class="mw-redirect" title="Intel 7">Intel 7</a> process</li>
<li> 10.5 mm x 15.5 mm
<ul><li> 162.75 mm² die size</li></ul></li></ul>
<h3><span class="mw-headline" id="Additional_Shots">Additional Shots</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;action=edit&amp;section=14" title="Edit section: Additional Shots">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p><a href="/wiki/File:alder_lake_partial_wafer_shot.jpg" class="image"><img alt="alder lake partial wafer shot.jpg" src="/w/images/thumb/b/bb/alder_lake_partial_wafer_shot.jpg/850px-alder_lake_partial_wafer_shot.jpg" width="850" height="558" srcset="/w/images/thumb/b/bb/alder_lake_partial_wafer_shot.jpg/1275px-alder_lake_partial_wafer_shot.jpg 1.5x, /w/images/thumb/b/bb/alder_lake_partial_wafer_shot.jpg/1700px-alder_lake_partial_wafer_shot.jpg 2x"/></a>
</p>
<!-- Saved in parser cache with key wikichip:pcache:idhash:29183-0!*!0!!en!5!* and timestamp 20230205005159 and revision id 100860
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="/w/index.php?title=intel/microarchitectures/alder_lake&amp;oldid=100860">/w/index.php?title=intel/microarchitectures/alder_lake&amp;oldid=100860</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:cpu_microarchitectures_by_intel" title="Category:cpu microarchitectures by intel">cpu microarchitectures by intel</a></li><li><a href="/wiki/Category:microarchitectures_by_intel" title="Category:microarchitectures by intel">microarchitectures by intel</a></li><li><a href="/wiki/Category:all_microarchitectures" title="Category:all microarchitectures">all microarchitectures</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden category: <ul><li><a href="/wiki/Category:Articles_with_empty_sections" title="Category:Articles with empty sections">Articles with empty sections</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:intel-2Fmicroarchitectures-2Falder-20lake" title="Special:Browse/:intel-2Fmicroarchitectures-2Falder-20lake">Alder Lake - Microarchitectures - Intel</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/intel/microarchitectures/alder_lake" title="Special:ExportRDF/intel/microarchitectures/alder lake">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:codename" title="Property:codename">codename</a></td><td class="smwprops">Alder Lake  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:codename/Alder-20Lake" title="Special:SearchByProperty/:codename/Alder-20Lake">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Intel" title="Special:SearchByProperty/:designer/Intel">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">2021  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/2021" title="Special:SearchByProperty/:first-20launched/2021">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">intel/microarchitectures/alder lake  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Falder-20lake" title="Special:SearchByProperty/:full-20page-20name/intel-2Fmicroarchitectures-2Falder-20lake">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microarchitecture  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microarchitecture" title="Special:SearchByProperty/:instance-20of/microarchitecture">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instruction_set_architecture" title="Property:instruction set architecture">instruction set architecture</a></td><td class="smwprops">x86-64  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64" title="Special:SearchByProperty/:instruction-20set-20architecture/x86-2D64">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">Intel  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/Intel" title="Special:SearchByProperty/:manufacturer/Intel">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:microarchitecture_type" title="Property:microarchitecture type">microarchitecture type</a></td><td class="smwprops">CPU  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture-20type/CPU" title="Special:SearchByProperty/:microarchitecture-20type/CPU">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Alder Lake  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Alder-20Lake" title="Special:SearchByProperty/:name/Alder-20Lake">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/w/index.php?title=Property:processing_element_count&amp;action=edit&amp;redlink=1" class="new" title="Property:processing element count (page does not exist)">processing element count</a></td><td class="smwprops"><a href="/w/index.php?title=32_EU_igpu&amp;action=edit&amp;redlink=1" class="new" title="32 EU igpu (page does not exist)">32 EU igpu</a>  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:processing-20element-20count/32-20EU-20igpu" title="Special:SearchByProperty/:processing-20element-20count/32-20EU-20igpu">+</a></span> and <a href="/w/index.php?title=96_EU_igpu&amp;action=edit&amp;redlink=1" class="new" title="96 EU igpu (page does not exist)">96 EU igpu</a>  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:processing-20element-20count/96-20EU-20igpu" title="Special:SearchByProperty/:processing-20element-20count/96-20EU-20igpu">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 11 October 2022, at 02:33.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":108});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script type='text/javascript' style='display:none;' async>
__ez.queue.addFile('/detroitchicago/edmonton.webp', '/detroitchicago/edmonton.webp?a=a&cb=3&shcb=34', true, ['/detroitchicago/minneapolis.js'], true, false, false, false);
__ez.queue.addFile('/porpoiseant/jellyfish.webp', '/porpoiseant/jellyfish.webp?a=a&cb=3&shcb=34', false, [], true, false, false, false);
</script>

<script>__ez.queue.addFile('/tardisrocinante/vitals.js', '/tardisrocinante/vitals.js?gcb=3&cb=3', false, ['/detroitchicago/minneapolis.js'], true, false, true, false);</script>
<script type="text/javascript" data-cfasync="false"></script>
<script>var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addDelayFunc("audins.js","__ez.script.add", "//go.ezodn.com/detroitchicago/audins.js?cb=195-3");</script><noscript><div style="display:none;"><img src="//pixel.quantserve.com/pixel/p-31iz6hfFutd16.gif?labels=Domain.wikichip_org,DomainId.86609" border="0" height="1" width="1" alt="Quantcast"/></div></noscript>
<script>__ez.queue.addFile('/beardeddragon/drake.js', '/beardeddragon/drake.js?gcb=3&cb=4', false, [], true, false, true, false);</script><script type="text/javascript" onload="__ezcl.handle(true);" async src="/utilcave_com/inc/ezcl.webp?cb=4"></script></body></html>