INFO: [HLS 200-10] Running '/media/common/DATAPART1/vivado/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'common' on host 'en4119421l.fulton.ad.asu.edu' (Linux_x86_64 version 4.4.0-72-generic) on Fri May 18 11:47:21 MST 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.2 LTS
INFO: [HLS 200-10] In directory '/home/common/FPGA/CONV/CNNIOT/deeplib'
INFO: [HLS 200-10] Opening project '/home/common/FPGA/CONV/CNNIOT/deeplib/deeplib'.
INFO: [HLS 200-10] Adding design file 'deeplib/main.cpp' to the project
WARNING: [HLS 200-40] Cannot find test bench file 'deeplib/test.cpp'
INFO: [HLS 200-10] Opening solution '/home/common/FPGA/CONV/CNNIOT/deeplib/deeplib/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'deeplib/main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 359.953 ; gain = 13.375 ; free physical = 32735 ; free virtual = 113766
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 359.953 ; gain = 13.375 ; free physical = 32733 ; free virtual = 113764
INFO: [HLS 200-10] Starting code transformations ...
