library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity mul is
port(a: in std_logic_vector(31 downto 0);
     b: in std_logic_vector(31 downto 0);
     y: out std_logic_vector(63 downto 0));
end entity mul;
architecture behavioral of mul is
    begin
    y <= a*b;
end behavioral;