============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Jul 05 2017  01:20:28 pm
  Module:                 sar5
  Technology library:     ac18_CORELIB_WC revision 2.0
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin               Type       Fanout  Load Slew Delay Arrival   
                                              (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------
(clock clk)              launch                                     0 R 
counter_reg[2]/CP                                     0             0 R 
counter_reg[2]/Q         DFPX3             8  53.3  216  +625     625 F 
g620/B                                                     +0     625   
g620/Q                   NOR2XL            3  19.1 1210  +980    1605 R 
g607/A                                                     +0    1605   
g607/Q                   NAND2XL           2  16.5  527  +548    2153 F 
g603/A                                                     +0    2153   
g603/Q                   NAND2X3           1 255.4 1791 +1497    3650 R 
out[0]                   out port                          +2    3652 R 
(sar5.sdc_line_10_6_1)   ext delay                      +4000    7652 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                               250000 R 
                         uncertainty                     -100  249900 R 
------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :  242248ps 
Start-point  : counter_reg[2]/CP
End-point    : out[0]
