# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Booth_Multiplier_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Main.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:41 on Apr 19,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Main.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Main
# -- Compiling architecture Struct of Main
# End time: 23:17:42 on Apr 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:43 on Apr 19,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# -- Loading package Gates
# -- Compiling entity Full_Adder
# -- Compiling architecture Struct of Full_Adder
# End time: 23:17:43 on Apr 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Sixteen_Bit_Adder.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:43 on Apr 19,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Sixteen_Bit_Adder.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity Sixteen_bit_Adder
# -- Compiling architecture Struct of Sixteen_bit_Adder
# End time: 23:17:43 on Apr 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Multiplexer.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:44 on Apr 19,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Multiplexer.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package Gates
# -- Compiling entity CustomMultiplexer
# -- Compiling architecture Struct of CustomMultiplexer
# End time: 23:17:44 on Apr 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Four_bit_Adder.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:44 on Apr 19,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Four_bit_Adder.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity Four_bit_Adder
# -- Compiling architecture Struct of Four_bit_Adder
# End time: 23:17:44 on Apr 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:44 on Apr 19,2019
# vcom -reportprogress 300 -93 -work work C:/Users/aaron/Desktop/IITB/Annual_Academic_Files/Year_2/Semester_4/EE224/Assignment_1/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 23:17:44 on Apr 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench.vhdl
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench.vhdl 
# Start time: 23:17:45 on Apr 19,2019
# ** Error (suppressible): (vsim-19) Failed to access library 'Testbench' at "Testbench".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Booth_Multiplier_run_msim_rtl_vhdl.do PAUSED at line 16
vsim work.main
# vsim work.main 
# Start time: 23:17:45 on Apr 19,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.main(struct)
# Loading ieee.numeric_std(body)
# Loading work.gates
# Loading work.custommultiplexer(struct)
# Loading work.sixteen_bit_adder(struct)
# Loading work.four_bit_adder(struct)
# Loading work.half_adder(equations)
# Loading work.full_adder(struct)
# Loading work.and_2(equations)
# Loading work.or_2(equations)
# Loading work.xor_2(equations)
add wave *
force -freeze sim:/main/A 00101001 0
force -freeze sim:/main/B 00010100 0
run
# Simulation may not continue after final blocks are run.
vsim work.main
# End time: 23:20:12 on Apr 19,2019, Elapsed time: 0:02:27
# Errors: 1, Warnings: 0
# vsim work.main 
# Start time: 23:20:12 on Apr 19,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.main(struct)
# Loading ieee.numeric_std(body)
# Loading work.gates
# Loading work.custommultiplexer(struct)
# Loading work.sixteen_bit_adder(struct)
# Loading work.four_bit_adder(struct)
# Loading work.half_adder(equations)
# Loading work.full_adder(struct)
# Loading work.and_2(equations)
# Loading work.or_2(equations)
# Loading work.xor_2(equations)
add wave *
force -freeze sim:/main/A 00101001 0
force -freeze sim:/main/B 00010100 0
run
add wave A
add wave B
add wave Z
force -freeze sim:/main/A 01101001 0
run
force -freeze sim:/main/B 10010100 0
run
force -freeze sim:/main/A 01100000 0
force -freeze sim:/main/B 01010000 0
run
force -freeze sim:/main/A 00101101 0
force -freeze sim:/main/B 01010100 0
run
force -freeze sim:/main/B 10010100 0
run
# End time: 23:32:47 on Apr 19,2019, Elapsed time: 0:12:35
# Errors: 0, Warnings: 0
