# ðŸš€ Sequence Detector FSM - Hackathon Submission (Mavenite Silicon)

Hey there! ðŸ‘‹  
Welcome to my submission for the **Level 2 Hackathon Challenge by Mavenite Silicon**.  
This project involves designing a **Sequence Detector for the pattern `10101`** using a **Moore FSM** with overlapping sequence detection.

---

## ðŸ“œ Problem Statement  

**Design a sequence detector that detects the sequence `10101` from an input data stream (MSB first).**  
- Implement the **Moore Finite State Machine (FSM)** for overlapping sequence detection.  
- Simulate, synthesize, and verify the design.

---

## ðŸ“ Project Structure  

ðŸ“‚ sequence_detector_fsm/
- â”£ ðŸ“„ sequence_detector.v # Verilog RTL code
- â”£ ðŸ“„ tb_sequence_detector.v # Testbench for simulation
- â”£ ðŸ“„ expected_waveform.jpg # Handwritten expected waveforms
- â”£ ðŸ“„ synthesis_schematic.png # RTL Schematic (Vivado/ISE)
- â”£ ðŸ“„ simulation_results.png # Simulation waveform screenshots
- â”— ðŸ“„ report.pdf # Full submission report

---

## ðŸ”§ Tools Used  

- **Xilinx Vivado / ISE** for Simulation & Synthesis  
- **Verilog HDL** for RTL & Testbench  
- Good old **pen & paper** for expected waveforms âœï¸  

---

## ðŸ“¸ Highlights  

- âœ… Moore FSM with overlapping sequence detection  
- âœ… Clean and simple Verilog implementation  
- âœ… Successfully simulated & synthesized  
- âœ… Expected vs Actual waveforms matched ðŸŽ‰  

---

## ðŸ“Š Demo  

ðŸ–¥ï¸ Simulation waveform screenshot:

![Simulation Result](simulation_results.png)

---

## ðŸ“œ Report  

Full hackathon submission report available [here](report.pdf)

---

## ðŸ“ž Contact  

Feel free to reach out if you want to geek out over FSMs or Verilog! ðŸ˜„  

**Nithish Reddy KVS**  
ðŸ“§ nithishreddy.k.v.s@gmail.com  
ðŸ“± +91 9790896975  

---

## â­ï¸ Fun Fact  

> FSM? I call it *Freakin' Sequence Magic!* âœ¨
