Analysis & Synthesis report for RISC-V
Mon Dec 30 22:55:26 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (No Restructuring Performed)
 14. Source assignments for reorderBuffer:rob|altsyncram:valueBuffer_rtl_0|altsyncram_k7s1:auto_generated
 15. Source assignments for reorderBuffer:rob|altsyncram:destinationBuffer_rtl_0|altsyncram_q7s1:auto_generated
 16. Source assignments for reorderBuffer:rob|altsyncram:addressBuffer_rtl_0|altsyncram_l7s1:auto_generated
 17. Source assignments for reorderBuffer:rob|altsyncram:regStatusBuffer_rtl_0|altsyncram_m7s1:auto_generated
 18. Source assignments for reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated
 19. Source assignments for reorderBuffer:rob|altsyncram:previousIndexBuffer_rtl_0|altsyncram_v4s1:auto_generated
 20. Source assignments for reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer1_rtl_0|altsyncram_sas1:auto_generated
 21. Source assignments for reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer2_rtl_0|altsyncram_tas1:auto_generated
 22. Source assignments for instr_decode:decodeStage|register_status:regTable|altsyncram:src1ROB_rtl_0|altsyncram_o9s1:auto_generated
 23. Source assignments for instr_decode:decodeStage|register_status:regTable|altsyncram:src2ROB_rtl_0|altsyncram_p9s1:auto_generated
 24. Source assignments for instr_decode:decodeStage|register_status:regTable|altsyncram:dependencyBuffer_rtl_0|altsyncram_s9s1:auto_generated
 25. Source assignments for instr_decode:decodeStage|register_file:regfile|altsyncram:regFile_rtl_0|altsyncram_g9o1:auto_generated
 26. Source assignments for instrFetchUnit:fetchStage|imem:IMem|altsyncram:iMem_rtl_0|altsyncram_8hc1:auto_generated
 27. Source assignments for instrFetchUnit:fetchStage|gshare:predictor|altsyncram:patternTable_rtl_0|altsyncram_2qq1:auto_generated
 28. Source assignments for instrFetchUnit:fetchStage|BTB:branchTargetBuffer|altsyncram:targetBuffer_rtl_0|altsyncram_auq1:auto_generated
 29. Parameter Settings for User Entity Instance: Top-level Entity: |RISCV
 30. Parameter Settings for User Entity Instance: writeCommit:inputBus
 31. Parameter Settings for User Entity Instance: writeCommit:outputBus
 32. Parameter Settings for User Entity Instance: commonDataBus:dataBus
 33. Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage
 34. Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage|PCSelectLogic:pcSelect
 35. Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage|BTB:branchTargetBuffer
 36. Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage|gshare:predictor
 37. Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage|branchIndex:indexGen
 38. Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage|imem:IMem
 39. Parameter Settings for User Entity Instance: instr_decode:decodeStage
 40. Parameter Settings for User Entity Instance: instr_decode:decodeStage|decodeextend:decodeExtender
 41. Parameter Settings for User Entity Instance: instr_decode:decodeStage|decodeextend:decodeExtender|extend:extender
 42. Parameter Settings for User Entity Instance: instr_decode:decodeStage|register_file:regfile
 43. Parameter Settings for User Entity Instance: instr_decode:decodeStage|register_status:regTable
 44. Parameter Settings for User Entity Instance: renameStage:instrRenameStage
 45. Parameter Settings for User Entity Instance: renameStage:instrRenameStage|instructionValues:valdet1
 46. Parameter Settings for User Entity Instance: renameStage:instrRenameStage|instructionValues:valdet2
 47. Parameter Settings for User Entity Instance: renameStage:instrRenameStage|RSArbiter:arbiter
 48. Parameter Settings for User Entity Instance: renameStage:instrRenameStage|branchTargetResolve:targetResolver
 49. Parameter Settings for User Entity Instance: ALURS:aluReservationStation
 50. Parameter Settings for User Entity Instance: ALURS:aluReservationStation|ALURStationEntry:entry1
 51. Parameter Settings for User Entity Instance: ALURS:aluReservationStation|ALURStationEntry:entry2
 52. Parameter Settings for User Entity Instance: ALURS:aluReservationStation|ALURStationEntry:entry3
 53. Parameter Settings for User Entity Instance: ALURS:aluReservationStation|ALURStationEntry:entry4
 54. Parameter Settings for User Entity Instance: ALURS:aluReservationStation|ALUSelect:selectLogic
 55. Parameter Settings for User Entity Instance: ALURS:aluReservationStation|srcMux:op1
 56. Parameter Settings for User Entity Instance: ALURS:aluReservationStation|srcMux:op2
 57. Parameter Settings for User Entity Instance: ALURS:aluReservationStation|srcMux:rob
 58. Parameter Settings for User Entity Instance: ALURS:aluReservationStation|srcMux:info
 59. Parameter Settings for User Entity Instance: branchRS:branchReservationStation
 60. Parameter Settings for User Entity Instance: branchRS:branchReservationStation|branchRSEntry:entry1
 61. Parameter Settings for User Entity Instance: branchRS:branchReservationStation|branchRSEntry:entry2
 62. Parameter Settings for User Entity Instance: branchRS:branchReservationStation|branchSelect:selectLogic
 63. Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:op1
 64. Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:op2
 65. Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:rob
 66. Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:info
 67. Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:predictor
 68. Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:addressor
 69. Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:fetchor
 70. Parameter Settings for User Entity Instance: functionalUnit:executeStage
 71. Parameter Settings for User Entity Instance: functionalUnit:executeStage|branchALU:branchUnit
 72. Parameter Settings for User Entity Instance: functionalUnit:executeStage|ALU:computeUnit
 73. Parameter Settings for User Entity Instance: functionalUnit:executeStage|CDBArbiter:dataBusArbiter
 74. Parameter Settings for User Entity Instance: reorderBuffer:rob
 75. Parameter Settings for User Entity Instance: reorderBuffer:rob|ROBrenamebuffer:renamebuffer
 76. Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:valueBuffer_rtl_0
 77. Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:destinationBuffer_rtl_0
 78. Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:addressBuffer_rtl_0
 79. Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:regStatusBuffer_rtl_0
 80. Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0
 81. Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:previousIndexBuffer_rtl_0
 82. Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer1_rtl_0
 83. Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer2_rtl_0
 84. Parameter Settings for Inferred Entity Instance: instr_decode:decodeStage|register_status:regTable|altsyncram:src1ROB_rtl_0
 85. Parameter Settings for Inferred Entity Instance: instr_decode:decodeStage|register_status:regTable|altsyncram:src2ROB_rtl_0
 86. Parameter Settings for Inferred Entity Instance: instr_decode:decodeStage|register_status:regTable|altsyncram:dependencyBuffer_rtl_0
 87. Parameter Settings for Inferred Entity Instance: instr_decode:decodeStage|register_file:regfile|altsyncram:regFile_rtl_0
 88. Parameter Settings for Inferred Entity Instance: instrFetchUnit:fetchStage|imem:IMem|altsyncram:iMem_rtl_0
 89. Parameter Settings for Inferred Entity Instance: instrFetchUnit:fetchStage|gshare:predictor|altsyncram:patternTable_rtl_0
 90. Parameter Settings for Inferred Entity Instance: instrFetchUnit:fetchStage|BTB:branchTargetBuffer|altsyncram:targetBuffer_rtl_0
 91. altsyncram Parameter Settings by Entity Instance
 92. Post-Synthesis Netlist Statistics for Top Partition
 93. Elapsed Time Per Partition
 94. Analysis & Synthesis Messages
 95. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 30 22:55:26 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; RISC-V                                         ;
; Top-level Entity Name           ; RISCV                                          ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 2532                                           ;
; Total pins                      ; 249                                            ;
; Total virtual pins              ; 224                                            ;
; Total block memory bits         ; 12,288                                         ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9A6U19A7     ;                    ;
; Top-level entity name                                                           ; RISCV              ; RISC-V             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                     ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+
; extend.sv                                       ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/extend.sv                                                       ;         ;
; register_file.sv                                ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/register_file.sv                                                ;         ;
; imem.sv                                         ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/imem.sv                                                         ;         ;
; ALU.sv                                          ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/ALU.sv                                                          ;         ;
; ALUDecoder.sv                                   ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/ALUDecoder.sv                                                   ;         ;
; gshare.sv                                       ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/gshare.sv                                                       ;         ;
; branchIndex.sv                                  ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/branchIndex.sv                                                  ;         ;
; BTB.sv                                          ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/BTB.sv                                                          ;         ;
; register_status.sv                              ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/register_status.sv                                              ;         ;
; infodecoder.sv                                  ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/infodecoder.sv                                                  ;         ;
; decodeextend.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/decodeextend.sv                                                 ;         ;
; instructionValues.sv                            ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/instructionValues.sv                                            ;         ;
; ROBrenamebuffer.sv                              ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/ROBrenamebuffer.sv                                              ;         ;
; reorderBuffer.sv                                ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/reorderBuffer.sv                                                ;         ;
; branchALU.sv                                    ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/branchALU.sv                                                    ;         ;
; CDBArbiter.sv                                   ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/CDBArbiter.sv                                                   ;         ;
; ALURStationEntry.sv                             ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv                                             ;         ;
; branchRSEntry.sv                                ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/branchRSEntry.sv                                                ;         ;
; branchTargetResolve.sv                          ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/branchTargetResolve.sv                                          ;         ;
; ALUSelect.sv                                    ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/ALUSelect.sv                                                    ;         ;
; branchSelect.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/branchSelect.sv                                                 ;         ;
; srcMux.sv                                       ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/srcMux.sv                                                       ;         ;
; PCSelectLogic.sv                                ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/PCSelectLogic.sv                                                ;         ;
; RSArbiter.sv                                    ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/RSArbiter.sv                                                    ;         ;
; instrFetchUnit.sv                               ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv                                               ;         ;
; instr_decode.sv                                 ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/instr_decode.sv                                                 ;         ;
; functionalUnit.sv                               ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/functionalUnit.sv                                               ;         ;
; ALURS.sv                                        ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/ALURS.sv                                                        ;         ;
; branchRS.sv                                     ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/branchRS.sv                                                     ;         ;
; renameStage.sv                                  ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/renameStage.sv                                                  ;         ;
; regFileInit.txt                                 ; yes             ; User File                                             ; /home/voidknight/Downloads/CPU_Q/regFileInit.txt                                                 ;         ;
; valueInit.txt                                   ; yes             ; User File                                             ; /home/voidknight/Downloads/CPU_Q/valueInit.txt                                                   ;         ;
; readyInit.txt                                   ; yes             ; User File                                             ; /home/voidknight/Downloads/CPU_Q/readyInit.txt                                                   ;         ;
; RISCV.sv                                        ; yes             ; User SystemVerilog HDL File                           ; /home/voidknight/Downloads/CPU_Q/RISCV.sv                                                        ;         ;
; gshareInit.txt                                  ; yes             ; User File                                             ; /home/voidknight/Downloads/CPU_Q/gshareInit.txt                                                  ;         ;
; btbvalidInit.txt                                ; yes             ; User File                                             ; /home/voidknight/Downloads/CPU_Q/btbvalidInit.txt                                                ;         ;
; btbTargetInit.txt                               ; yes             ; User File                                             ; /home/voidknight/Downloads/CPU_Q/btbTargetInit.txt                                               ;         ;
; imeminit.txt                                    ; yes             ; Auto-Found File                                       ; /home/voidknight/Downloads/CPU_Q/imeminit.txt                                                    ;         ;
; indexInit.txt                                   ; yes             ; Auto-Found File                                       ; /home/voidknight/Downloads/CPU_Q/indexInit.txt                                                   ;         ;
; updateInit.txt                                  ; yes             ; Auto-Found File                                       ; /home/voidknight/Downloads/CPU_Q/updateInit.txt                                                  ;         ;
; controlInit.txt                                 ; yes             ; Auto-Found File                                       ; /home/voidknight/Downloads/CPU_Q/controlInit.txt                                                 ;         ;
; dpendencyBuffer.txt                             ; yes             ; Auto-Found File                                       ; /home/voidknight/Downloads/CPU_Q/dpendencyBuffer.txt                                             ;         ;
; robSrc.txt                                      ; yes             ; Auto-Found File                                       ; /home/voidknight/Downloads/CPU_Q/robSrc.txt                                                      ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; /home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; /home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; /home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; /home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                                  ; yes             ; Megafunction                                          ; /home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; /home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; /home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; /home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; /home/voidknight/Downloads/Quartus/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_k7s1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_k7s1.tdf                                          ;         ;
; db/RISC-V.ram0_reorderBuffer_baf5ec2f.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram0_reorderBuffer_baf5ec2f.hdl.mif                   ;         ;
; db/altsyncram_q7s1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_q7s1.tdf                                          ;         ;
; db/RISC-V.ram6_reorderBuffer_baf5ec2f.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram6_reorderBuffer_baf5ec2f.hdl.mif                   ;         ;
; db/altsyncram_l7s1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_l7s1.tdf                                          ;         ;
; db/RISC-V.ram1_reorderBuffer_baf5ec2f.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram1_reorderBuffer_baf5ec2f.hdl.mif                   ;         ;
; db/altsyncram_m7s1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_m7s1.tdf                                          ;         ;
; db/RISC-V.ram2_reorderBuffer_baf5ec2f.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram2_reorderBuffer_baf5ec2f.hdl.mif                   ;         ;
; db/altsyncram_n7s1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf                                          ;         ;
; db/RISC-V.ram3_reorderBuffer_baf5ec2f.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram3_reorderBuffer_baf5ec2f.hdl.mif                   ;         ;
; db/altsyncram_v4s1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_v4s1.tdf                                          ;         ;
; db/RISC-V.ram5_reorderBuffer_baf5ec2f.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram5_reorderBuffer_baf5ec2f.hdl.mif                   ;         ;
; db/altsyncram_sas1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_sas1.tdf                                          ;         ;
; db/RISC-V.ram0_ROBrenamebuffer_b95a32dd.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram0_ROBrenamebuffer_b95a32dd.hdl.mif                 ;         ;
; db/altsyncram_tas1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_tas1.tdf                                          ;         ;
; db/RISC-V.ram1_ROBrenamebuffer_b95a32dd.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram1_ROBrenamebuffer_b95a32dd.hdl.mif                 ;         ;
; db/altsyncram_o9s1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_o9s1.tdf                                          ;         ;
; db/RISC-V.ram0_register_status_56d9645f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram0_register_status_56d9645f.hdl.mif                 ;         ;
; db/altsyncram_p9s1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_p9s1.tdf                                          ;         ;
; db/RISC-V.ram1_register_status_56d9645f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram1_register_status_56d9645f.hdl.mif                 ;         ;
; db/altsyncram_s9s1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_s9s1.tdf                                          ;         ;
; db/RISC-V.ram2_register_status_56d9645f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram2_register_status_56d9645f.hdl.mif                 ;         ;
; db/altsyncram_g9o1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_g9o1.tdf                                          ;         ;
; db/RISC-V.ram0_register_file_87c776fc.hdl.mif   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram0_register_file_87c776fc.hdl.mif                   ;         ;
; db/altsyncram_8hc1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_8hc1.tdf                                          ;         ;
; db/RISC-V.ram0_imem_37c714.hdl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram0_imem_37c714.hdl.mif                              ;         ;
; db/altsyncram_2qq1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_2qq1.tdf                                          ;         ;
; db/RISC-V.ram0_gshare_d55d801b.hdl.mif          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram0_gshare_d55d801b.hdl.mif                          ;         ;
; db/altsyncram_auq1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/voidknight/Downloads/CPU_Q/db/altsyncram_auq1.tdf                                          ;         ;
; db/RISC-V.ram0_BTB_117dd.hdl.mif                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/voidknight/Downloads/CPU_Q/db/RISC-V.ram0_BTB_117dd.hdl.mif                                ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2409      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 3015      ;
;     -- 7 input functions                    ; 336       ;
;     -- 6 input functions                    ; 1123      ;
;     -- 5 input functions                    ; 502       ;
;     -- 4 input functions                    ; 293       ;
;     -- <=3 input functions                  ; 761       ;
;                                             ;           ;
; Dedicated logic registers                   ; 2532      ;
;                                             ;           ;
; Virtual pins                                ; 224       ;
; I/O pins                                    ; 249       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 12288     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2852      ;
; Total fan-out                               ; 26504     ;
; Average fan-out                             ; 4.02      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                    ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |RISCV                                       ; 3015 (11)           ; 2532 (239)                ; 12288             ; 0          ; 249  ; 224          ; |RISCV                                                                                                                    ; RISCV               ; work         ;
;    |ALURS:aluReservationStation|             ; 664 (16)            ; 393 (71)                  ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ALURS:aluReservationStation                                                                                        ; ALURS               ; work         ;
;       |ALURStationEntry:entry1|              ; 93 (93)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry1                                                                ; ALURStationEntry    ; work         ;
;       |ALURStationEntry:entry2|              ; 91 (91)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry2                                                                ; ALURStationEntry    ; work         ;
;       |ALURStationEntry:entry3|              ; 91 (91)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry3                                                                ; ALURStationEntry    ; work         ;
;       |ALURStationEntry:entry4|              ; 104 (104)           ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry4                                                                ; ALURStationEntry    ; work         ;
;       |ALUSelect:selectLogic|                ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ALURS:aluReservationStation|ALUSelect:selectLogic                                                                  ; ALUSelect           ; work         ;
;       |srcMux:op1|                           ; 129 (129)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ALURS:aluReservationStation|srcMux:op1                                                                             ; srcMux              ; work         ;
;       |srcMux:op2|                           ; 128 (128)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ALURS:aluReservationStation|srcMux:op2                                                                             ; srcMux              ; work         ;
;       |srcMux:rob|                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|ALURS:aluReservationStation|srcMux:rob                                                                             ; srcMux              ; work         ;
;    |branchRS:branchReservationStation|       ; 368 (10)            ; 340 (107)                 ; 0                 ; 0          ; 0    ; 0            ; |RISCV|branchRS:branchReservationStation                                                                                  ; branchRS            ; work         ;
;       |branchRSEntry:entry1|                 ; 128 (128)           ; 116 (116)                 ; 0                 ; 0          ; 0    ; 0            ; |RISCV|branchRS:branchReservationStation|branchRSEntry:entry1                                                             ; branchRSEntry       ; work         ;
;       |branchRSEntry:entry2|                 ; 128 (128)           ; 116 (116)                 ; 0                 ; 0          ; 0    ; 0            ; |RISCV|branchRS:branchReservationStation|branchRSEntry:entry2                                                             ; branchRSEntry       ; work         ;
;       |branchSelect:selectLogic|             ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|branchRS:branchReservationStation|branchSelect:selectLogic                                                         ; branchSelect        ; work         ;
;       |srcMux:addressor|                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|branchRS:branchReservationStation|srcMux:addressor                                                                 ; srcMux              ; work         ;
;       |srcMux:fetchor|                       ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|branchRS:branchReservationStation|srcMux:fetchor                                                                   ; srcMux              ; work         ;
;       |srcMux:predictor|                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|branchRS:branchReservationStation|srcMux:predictor                                                                 ; srcMux              ; work         ;
;       |srcMux:rob|                           ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|branchRS:branchReservationStation|srcMux:rob                                                                       ; srcMux              ; work         ;
;    |functionalUnit:executeStage|             ; 521 (0)             ; 75 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISCV|functionalUnit:executeStage                                                                                        ; functionalUnit      ; work         ;
;       |ALU:computeUnit|                      ; 268 (268)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|functionalUnit:executeStage|ALU:computeUnit                                                                        ; ALU                 ; work         ;
;       |CDBArbiter:dataBusArbiter|            ; 156 (156)           ; 75 (75)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|functionalUnit:executeStage|CDBArbiter:dataBusArbiter                                                              ; CDBArbiter          ; work         ;
;       |branchALU:branchUnit|                 ; 97 (97)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|functionalUnit:executeStage|branchALU:branchUnit                                                                   ; branchALU           ; work         ;
;    |instrFetchUnit:fetchStage|               ; 296 (112)           ; 156 (107)                 ; 9280              ; 0          ; 0    ; 0            ; |RISCV|instrFetchUnit:fetchStage                                                                                          ; instrFetchUnit      ; work         ;
;       |BTB:branchTargetBuffer|               ; 24 (24)             ; 17 (17)                   ; 576               ; 0          ; 0    ; 0            ; |RISCV|instrFetchUnit:fetchStage|BTB:branchTargetBuffer                                                                   ; BTB                 ; work         ;
;          |altsyncram:targetBuffer_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |RISCV|instrFetchUnit:fetchStage|BTB:branchTargetBuffer|altsyncram:targetBuffer_rtl_0                                     ; altsyncram          ; work         ;
;             |altsyncram_auq1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 576               ; 0          ; 0    ; 0            ; |RISCV|instrFetchUnit:fetchStage|BTB:branchTargetBuffer|altsyncram:targetBuffer_rtl_0|altsyncram_auq1:auto_generated      ; altsyncram_auq1     ; work         ;
;       |PCSelectLogic:pcSelect|               ; 160 (160)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISCV|instrFetchUnit:fetchStage|PCSelectLogic:pcSelect                                                                   ; PCSelectLogic       ; work         ;
;       |gshare:predictor|                     ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |RISCV|instrFetchUnit:fetchStage|gshare:predictor                                                                         ; gshare              ; work         ;
;          |altsyncram:patternTable_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |RISCV|instrFetchUnit:fetchStage|gshare:predictor|altsyncram:patternTable_rtl_0                                           ; altsyncram          ; work         ;
;             |altsyncram_2qq1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |RISCV|instrFetchUnit:fetchStage|gshare:predictor|altsyncram:patternTable_rtl_0|altsyncram_2qq1:auto_generated            ; altsyncram_2qq1     ; work         ;
;       |imem:IMem|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |RISCV|instrFetchUnit:fetchStage|imem:IMem                                                                                ; imem                ; work         ;
;          |altsyncram:iMem_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |RISCV|instrFetchUnit:fetchStage|imem:IMem|altsyncram:iMem_rtl_0                                                          ; altsyncram          ; work         ;
;             |altsyncram_8hc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |RISCV|instrFetchUnit:fetchStage|imem:IMem|altsyncram:iMem_rtl_0|altsyncram_8hc1:auto_generated                           ; altsyncram_8hc1     ; work         ;
;    |instr_decode:decodeStage|                ; 739 (241)           ; 1238 (182)                ; 1344              ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage                                                                                           ; instr_decode        ; work         ;
;       |decodeextend:decodeExtender|          ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|decodeextend:decodeExtender                                                               ; decodeextend        ; work         ;
;          |ALUDecoder:ALUdecoder|             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|decodeextend:decodeExtender|ALUDecoder:ALUdecoder                                         ; ALUDecoder          ; work         ;
;          |extend:extender|                   ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|decodeextend:decodeExtender|extend:extender                                               ; extend              ; work         ;
;          |infodecoder:maindecoder|           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|decodeextend:decodeExtender|infodecoder:maindecoder                                       ; infodecoder         ; work         ;
;       |register_file:regfile|                ; 330 (330)           ; 1024 (1024)               ; 1024              ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|register_file:regfile                                                                     ; register_file       ; work         ;
;          |altsyncram:regFile_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|register_file:regfile|altsyncram:regFile_rtl_0                                            ; altsyncram          ; work         ;
;             |altsyncram_g9o1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|register_file:regfile|altsyncram:regFile_rtl_0|altsyncram_g9o1:auto_generated             ; altsyncram_g9o1     ; work         ;
;       |register_status:regTable|             ; 145 (145)           ; 32 (32)                   ; 320               ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|register_status:regTable                                                                  ; register_status     ; work         ;
;          |altsyncram:dependencyBuffer_rtl_0| ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|register_status:regTable|altsyncram:dependencyBuffer_rtl_0                                ; altsyncram          ; work         ;
;             |altsyncram_s9s1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|register_status:regTable|altsyncram:dependencyBuffer_rtl_0|altsyncram_s9s1:auto_generated ; altsyncram_s9s1     ; work         ;
;          |altsyncram:src1ROB_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|register_status:regTable|altsyncram:src1ROB_rtl_0                                         ; altsyncram          ; work         ;
;             |altsyncram_o9s1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|register_status:regTable|altsyncram:src1ROB_rtl_0|altsyncram_o9s1:auto_generated          ; altsyncram_o9s1     ; work         ;
;          |altsyncram:src2ROB_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|register_status:regTable|altsyncram:src2ROB_rtl_0                                         ; altsyncram          ; work         ;
;             |altsyncram_p9s1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |RISCV|instr_decode:decodeStage|register_status:regTable|altsyncram:src2ROB_rtl_0|altsyncram_p9s1:auto_generated          ; altsyncram_p9s1     ; work         ;
;    |renameStage:instrRenameStage|            ; 152 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|renameStage:instrRenameStage                                                                                       ; renameStage         ; work         ;
;       |RSArbiter:arbiter|                    ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|renameStage:instrRenameStage|RSArbiter:arbiter                                                                     ; RSArbiter           ; work         ;
;       |branchTargetResolve:targetResolver|   ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|renameStage:instrRenameStage|branchTargetResolve:targetResolver                                                    ; branchTargetResolve ; work         ;
;       |instructionValues:valdet1|            ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|renameStage:instrRenameStage|instructionValues:valdet1                                                             ; instructionValues   ; work         ;
;       |instructionValues:valdet2|            ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISCV|renameStage:instrRenameStage|instructionValues:valdet2                                                             ; instructionValues   ; work         ;
;    |reorderBuffer:rob|                       ; 264 (244)           ; 91 (81)                   ; 1664              ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob                                                                                                  ; reorderBuffer       ; work         ;
;       |ROBrenamebuffer:renamebuffer|         ; 20 (20)             ; 10 (10)                   ; 512               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|ROBrenamebuffer:renamebuffer                                                                     ; ROBrenamebuffer     ; work         ;
;          |altsyncram:valuebuffer1_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer1_rtl_0                                       ; altsyncram          ; work         ;
;             |altsyncram_sas1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer1_rtl_0|altsyncram_sas1:auto_generated        ; altsyncram_sas1     ; work         ;
;          |altsyncram:valuebuffer2_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer2_rtl_0                                       ; altsyncram          ; work         ;
;             |altsyncram_tas1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer2_rtl_0|altsyncram_tas1:auto_generated        ; altsyncram_tas1     ; work         ;
;       |altsyncram:addressBuffer_rtl_0|       ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:addressBuffer_rtl_0                                                                   ; altsyncram          ; work         ;
;          |altsyncram_l7s1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:addressBuffer_rtl_0|altsyncram_l7s1:auto_generated                                    ; altsyncram_l7s1     ; work         ;
;       |altsyncram:destinationBuffer_rtl_0|   ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:destinationBuffer_rtl_0                                                               ; altsyncram          ; work         ;
;          |altsyncram_q7s1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:destinationBuffer_rtl_0|altsyncram_q7s1:auto_generated                                ; altsyncram_q7s1     ; work         ;
;       |altsyncram:oldPCBuffer_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0                                                                     ; altsyncram          ; work         ;
;          |altsyncram_n7s1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated                                      ; altsyncram_n7s1     ; work         ;
;       |altsyncram:previousIndexBuffer_rtl_0| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:previousIndexBuffer_rtl_0                                                             ; altsyncram          ; work         ;
;          |altsyncram_v4s1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:previousIndexBuffer_rtl_0|altsyncram_v4s1:auto_generated                              ; altsyncram_v4s1     ; work         ;
;       |altsyncram:regStatusBuffer_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:regStatusBuffer_rtl_0                                                                 ; altsyncram          ; work         ;
;          |altsyncram_m7s1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:regStatusBuffer_rtl_0|altsyncram_m7s1:auto_generated                                  ; altsyncram_m7s1     ; work         ;
;       |altsyncram:valueBuffer_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:valueBuffer_rtl_0                                                                     ; altsyncram          ; work         ;
;          |altsyncram_k7s1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |RISCV|reorderBuffer:rob|altsyncram:valueBuffer_rtl_0|altsyncram_k7s1:auto_generated                                      ; altsyncram_k7s1     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; Name                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                             ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; instrFetchUnit:fetchStage|BTB:branchTargetBuffer|altsyncram:targetBuffer_rtl_0|altsyncram_auq1:auto_generated|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 16           ; 36           ; 16           ; 36           ; 576  ; db/RISC-V.ram0_BTB_117dd.hdl.mif                ;
; instrFetchUnit:fetchStage|gshare:predictor|altsyncram:patternTable_rtl_0|altsyncram_2qq1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512  ; db/RISC-V.ram0_gshare_d55d801b.hdl.mif          ;
; instrFetchUnit:fetchStage|imem:IMem|altsyncram:iMem_rtl_0|altsyncram_8hc1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; db/RISC-V.ram0_imem_37c714.hdl.mif              ;
; instr_decode:decodeStage|register_file:regfile|altsyncram:regFile_rtl_0|altsyncram_g9o1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/RISC-V.ram0_register_file_87c776fc.hdl.mif   ;
; instr_decode:decodeStage|register_status:regTable|altsyncram:dependencyBuffer_rtl_0|altsyncram_s9s1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 4            ; 32           ; 4            ; 128  ; db/RISC-V.ram2_register_status_56d9645f.hdl.mif ;
; instr_decode:decodeStage|register_status:regTable|altsyncram:src1ROB_rtl_0|altsyncram_o9s1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 32           ; 3            ; 32           ; 3            ; 96   ; db/RISC-V.ram0_register_status_56d9645f.hdl.mif ;
; instr_decode:decodeStage|register_status:regTable|altsyncram:src2ROB_rtl_0|altsyncram_p9s1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 32           ; 3            ; 32           ; 3            ; 96   ; db/RISC-V.ram1_register_status_56d9645f.hdl.mif ;
; reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer1_rtl_0|altsyncram_sas1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256  ; db/RISC-V.ram0_ROBrenamebuffer_b95a32dd.hdl.mif ;
; reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer2_rtl_0|altsyncram_tas1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256  ; db/RISC-V.ram1_ROBrenamebuffer_b95a32dd.hdl.mif ;
; reorderBuffer:rob|altsyncram:addressBuffer_rtl_0|altsyncram_l7s1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256  ; db/RISC-V.ram1_reorderBuffer_baf5ec2f.hdl.mif   ;
; reorderBuffer:rob|altsyncram:destinationBuffer_rtl_0|altsyncram_q7s1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256  ; db/RISC-V.ram6_reorderBuffer_baf5ec2f.hdl.mif   ;
; reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256  ; db/RISC-V.ram3_reorderBuffer_baf5ec2f.hdl.mif   ;
; reorderBuffer:rob|altsyncram:previousIndexBuffer_rtl_0|altsyncram_v4s1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; db/RISC-V.ram5_reorderBuffer_baf5ec2f.hdl.mif   ;
; reorderBuffer:rob|altsyncram:regStatusBuffer_rtl_0|altsyncram_m7s1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256  ; db/RISC-V.ram2_reorderBuffer_baf5ec2f.hdl.mif   ;
; reorderBuffer:rob|altsyncram:valueBuffer_rtl_0|altsyncram_k7s1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256  ; db/RISC-V.ram0_reorderBuffer_baf5ec2f.hdl.mif   ;
+-------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+--------------------------------------------------------------------+-------------------------------------------------+
; Register name                                                      ; Reason for Removal                              ;
+--------------------------------------------------------------------+-------------------------------------------------+
; instr_decode:decodeStage|immExt[21..31]                            ; Merged with instr_decode:decodeStage|immExt[20] ;
; inputBus.commitInfo[2]                                             ; Merged with inputBus.commitInfo[1]              ;
; inputBus.destination[5..31]                                        ; Merged with inputBus.commitInfo[1]              ;
; inputBus.commitInfo[1]                                             ; Stuck at GND due to stuck port data_in          ;
; inputBus.commitInfo[0]                                             ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~0                                  ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~2                                  ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~4                                  ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~6                                  ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~8                                  ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~10                                 ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~12                                 ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~14                                 ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~16                                 ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~18                                 ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~20                                 ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~22                                 ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~24                                 ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~26                                 ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~28                                 ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~30                                 ; Lost fanout                                     ;
; reorderBuffer:rob|controlBuffer~1                                  ; Stuck at GND due to stuck port data_in          ;
; reorderBuffer:rob|controlBuffer~5                                  ; Stuck at GND due to stuck port data_in          ;
; reorderBuffer:rob|controlBuffer~9                                  ; Stuck at GND due to stuck port data_in          ;
; reorderBuffer:rob|controlBuffer~13                                 ; Stuck at GND due to stuck port data_in          ;
; reorderBuffer:rob|controlBuffer~17                                 ; Stuck at GND due to stuck port data_in          ;
; reorderBuffer:rob|controlBuffer~21                                 ; Stuck at GND due to stuck port data_in          ;
; reorderBuffer:rob|controlBuffer~25                                 ; Stuck at GND due to stuck port data_in          ;
; reorderBuffer:rob|controlBuffer~29                                 ; Stuck at GND due to stuck port data_in          ;
; reorderBuffer:rob|commitInfo[1]                                    ; Stuck at GND due to stuck port data_in          ;
; outputBus.commitInfo[1]                                            ; Stuck at GND due to stuck port data_in          ;
; instrFetchUnit:fetchStage|branchIndex:indexGen|globalHistory[0..7] ; Stuck at GND due to stuck port data_in          ;
; inputBus.instrPC[8..31]                                            ; Lost fanout                                     ;
; Total Number of Removed Registers = 99                             ;                                                 ;
+--------------------------------------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                            ;
+------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+------------------------+---------------------------+-----------------------------------------------------------------------------------+
; inputBus.commitInfo[1] ; Stuck at GND              ; inputBus.commitInfo[0], reorderBuffer:rob|commitInfo[1], outputBus.commitInfo[1], ;
;                        ; due to stuck port data_in ; instrFetchUnit:fetchStage|branchIndex:indexGen|globalHistory[0],                  ;
;                        ;                           ; instrFetchUnit:fetchStage|branchIndex:indexGen|globalHistory[1],                  ;
;                        ;                           ; instrFetchUnit:fetchStage|branchIndex:indexGen|globalHistory[2],                  ;
;                        ;                           ; instrFetchUnit:fetchStage|branchIndex:indexGen|globalHistory[3],                  ;
;                        ;                           ; instrFetchUnit:fetchStage|branchIndex:indexGen|globalHistory[4],                  ;
;                        ;                           ; instrFetchUnit:fetchStage|branchIndex:indexGen|globalHistory[5],                  ;
;                        ;                           ; instrFetchUnit:fetchStage|branchIndex:indexGen|globalHistory[6],                  ;
;                        ;                           ; instrFetchUnit:fetchStage|branchIndex:indexGen|globalHistory[7]                   ;
+------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2532  ;
; Number of registers using Synchronous Clear  ; 1001  ;
; Number of registers using Synchronous Load   ; 97    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1575  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                        ;
+-------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; Register Name                                                     ; Megafunction                                                             ; Type ;
+-------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; reorderBuffer:rob|value[0..31]                                    ; reorderBuffer:rob|valueBuffer_rtl_0                                      ; RAM  ;
; reorderBuffer:rob|destCommit[0..31]                               ; reorderBuffer:rob|destinationBuffer_rtl_0                                ; RAM  ;
; reorderBuffer:rob|target[0..31]                                   ; reorderBuffer:rob|addressBuffer_rtl_0                                    ; RAM  ;
; reorderBuffer:rob|statusSnap[0..31]                               ; reorderBuffer:rob|regStatusBuffer_rtl_0                                  ; RAM  ;
; reorderBuffer:rob|oldPC[0..7]                                     ; reorderBuffer:rob|oldPCBuffer_rtl_0                                      ; RAM  ;
; reorderBuffer:rob|previousIndex[0..7]                             ; reorderBuffer:rob|previousIndexBuffer_rtl_0                              ; RAM  ;
; reorderBuffer:rob|ROBrenamebuffer:renamebuffer|value1[0..31]      ; reorderBuffer:rob|ROBrenamebuffer:renamebuffer|valuebuffer1_rtl_0        ; RAM  ;
; reorderBuffer:rob|ROBrenamebuffer:renamebuffer|value2[0..31]      ; reorderBuffer:rob|ROBrenamebuffer:renamebuffer|valuebuffer2_rtl_0        ; RAM  ;
; instr_decode:decodeStage|register_status:regTable|interRob1[0..2] ; instr_decode:decodeStage|register_status:regTable|src1ROB_rtl_0          ; RAM  ;
; instr_decode:decodeStage|register_status:regTable|interRob2[0..2] ; instr_decode:decodeStage|register_status:regTable|src2ROB_rtl_0          ; RAM  ;
; instr_decode:decodeStage|register_status:regTable|interDep[0..3]  ; instr_decode:decodeStage|register_status:regTable|dependencyBuffer_rtl_0 ; RAM  ;
; instrFetchUnit:fetchStage|imem:IMem|instr[0..31]                  ; instrFetchUnit:fetchStage|imem:IMem|iMem_rtl_0                           ; RAM  ;
; instrFetchUnit:fetchStage|gshare:predictor|state[0,1]             ; instrFetchUnit:fetchStage|gshare:predictor|patternTable_rtl_0            ; RAM  ;
; instrFetchUnit:fetchStage|BTB:branchTargetBuffer|address[0..35]   ; instrFetchUnit:fetchStage|BTB:branchTargetBuffer|targetBuffer_rtl_0      ; RAM  ;
+-------------------------------------------------------------------+--------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RISCV|branchRS:branchReservationStation|branchRSEntry:entry1|instrInfo[4]             ;
; 3:1                ; 105 bits  ; 210 LEs       ; 0 LEs                ; 210 LEs                ; Yes        ; |RISCV|branchRS:branchReservationStation|branchRSEntry:entry1|targetAddress[31]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |RISCV|branchRS:branchReservationStation|branchRSEntry:entry2|instrInfo[5]             ;
; 3:1                ; 105 bits  ; 210 LEs       ; 0 LEs                ; 210 LEs                ; Yes        ; |RISCV|branchRS:branchReservationStation|branchRSEntry:entry2|targetAddress[8]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry1|instrInfo[2]                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry1|src2Rob[1]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry2|instrInfo[2]                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry2|instrRob[2]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry3|instrInfo[1]                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry3|instrRob[0]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry4|instrInfo[2]                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry4|src2Rob[1]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |RISCV|instrFetchUnit:fetchStage|branchIndex:indexGen|globalHistory[0]                 ;
; 3:1                ; 51 bits   ; 102 LEs       ; 0 LEs                ; 102 LEs                ; Yes        ; |RISCV|outputBus.statusSnap[8]                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |RISCV|functionalUnit:executeStage|CDBArbiter:dataBusArbiter|dataBus.pcControl[1]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |RISCV|reorderBuffer:rob|read_ptr[0]                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISCV|reorderBuffer:rob|updateBuffer[7][1]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISCV|reorderBuffer:rob|updateBuffer[6][2]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISCV|reorderBuffer:rob|updateBuffer[5][4]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISCV|reorderBuffer:rob|updateBuffer[4][3]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISCV|reorderBuffer:rob|updateBuffer[3][0]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISCV|reorderBuffer:rob|updateBuffer[2][5]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISCV|reorderBuffer:rob|updateBuffer[1][1]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RISCV|reorderBuffer:rob|updateBuffer[0][1]                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |RISCV|instr_decode:decodeStage|branchFunct3[0]                                        ;
; 3:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |RISCV|validAddress[15]                                                                ;
; 3:1                ; 101 bits  ; 202 LEs       ; 0 LEs                ; 202 LEs                ; Yes        ; |RISCV|instrFetchUnit:fetchStage|instrPC[11]                                           ;
; 3:1                ; 212 bits  ; 424 LEs       ; 0 LEs                ; 424 LEs                ; Yes        ; |RISCV|instr_decode:decodeStage|pc[2]                                                  ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; Yes        ; |RISCV|reorderBuffer:rob|pcControl[1]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry1|val1[25]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry1|val2[2]                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry2|val1[11]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry2|val2[28]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry3|val1[16]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry3|val2[31]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry4|val1[6]                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RISCV|ALURS:aluReservationStation|ALURStationEntry:entry4|val2[26]                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |RISCV|reorderBuffer:rob|write_ptr[0]                                                  ;
; 4:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |RISCV|outputBus.targetAddress[1]                                                      ;
; 4:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |RISCV|outputBus.destCommit[6]                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |RISCV|branchRS:branchReservationStation|instrInfo[2]                                  ;
; 4:1                ; 99 bits   ; 198 LEs       ; 0 LEs                ; 198 LEs                ; Yes        ; |RISCV|branchRS:branchReservationStation|predictedAddress[17]                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |RISCV|instr_decode:decodeStage|rob1[0]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |RISCV|instr_decode:decodeStage|rob2[1]                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |RISCV|instr_decode:decodeStage|operand2[21]                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |RISCV|instr_decode:decodeStage|ALUControl[1]                                          ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |RISCV|functionalUnit:executeStage|CDBArbiter:dataBusArbiter|dataBus.targetAddress[31] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |RISCV|functionalUnit:executeStage|CDBArbiter:dataBusArbiter|dataBus.robEntry[0]       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |RISCV|outputBus.controlFlow[2]                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |RISCV|ALURS:aluReservationStation|instrInfo[2]                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |RISCV|ALURS:aluReservationStation|instrRob[2]                                         ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |RISCV|instrFetchUnit:fetchStage|PCSelectLogic:pcSelect|nextPC[7]                      ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |RISCV|ALURS:aluReservationStation|src1[11]                                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |RISCV|ALURS:aluReservationStation|src2[6]                                             ;
; 26:1               ; 11 bits   ; 187 LEs       ; 88 LEs               ; 99 LEs                 ; Yes        ; |RISCV|functionalUnit:executeStage|CDBArbiter:dataBusArbiter|dataBus.result[26]        ;
; 25:1               ; 12 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |RISCV|functionalUnit:executeStage|CDBArbiter:dataBusArbiter|dataBus.result[6]         ;
; 29:1               ; 3 bits    ; 57 LEs        ; 45 LEs               ; 12 LEs                 ; Yes        ; |RISCV|functionalUnit:executeStage|CDBArbiter:dataBusArbiter|dataBus.result[28]        ;
; 28:1               ; 3 bits    ; 54 LEs        ; 42 LEs               ; 12 LEs                 ; Yes        ; |RISCV|functionalUnit:executeStage|CDBArbiter:dataBusArbiter|dataBus.result[3]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISCV|functionalUnit:executeStage|ALU:computeUnit|ShiftRight0                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISCV|functionalUnit:executeStage|ALU:computeUnit|ShiftLeft0                          ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |RISCV|functionalUnit:executeStage|ALU:computeUnit|ShiftRight1                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISCV|functionalUnit:executeStage|ALU:computeUnit|ShiftRight0                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISCV|functionalUnit:executeStage|ALU:computeUnit|ShiftLeft0                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |RISCV|functionalUnit:executeStage|ALU:computeUnit|ShiftRight1                         ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |RISCV|functionalUnit:executeStage|ALU:computeUnit|ShiftRight1                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |RISCV|instrFetchUnit:fetchStage|instr                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV|renameStage:instrRenameStage|instructionValues:valdet1|instrValue[14]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISCV|renameStage:instrRenameStage|instructionValues:valdet2|instrValue[0]            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |RISCV|instr_decode:decodeStage|decodeextend:decodeExtender|extend:extender|Mux0       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |RISCV|instr_decode:decodeStage|decodeextend:decodeExtender|extend:extender|Mux9       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for reorderBuffer:rob|altsyncram:valueBuffer_rtl_0|altsyncram_k7s1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for reorderBuffer:rob|altsyncram:destinationBuffer_rtl_0|altsyncram_q7s1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for reorderBuffer:rob|altsyncram:addressBuffer_rtl_0|altsyncram_l7s1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for reorderBuffer:rob|altsyncram:regStatusBuffer_rtl_0|altsyncram_m7s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for reorderBuffer:rob|altsyncram:previousIndexBuffer_rtl_0|altsyncram_v4s1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer1_rtl_0|altsyncram_sas1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer2_rtl_0|altsyncram_tas1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instr_decode:decodeStage|register_status:regTable|altsyncram:src1ROB_rtl_0|altsyncram_o9s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instr_decode:decodeStage|register_status:regTable|altsyncram:src2ROB_rtl_0|altsyncram_p9s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instr_decode:decodeStage|register_status:regTable|altsyncram:dependencyBuffer_rtl_0|altsyncram_s9s1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instr_decode:decodeStage|register_file:regfile|altsyncram:regFile_rtl_0|altsyncram_g9o1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for instrFetchUnit:fetchStage|imem:IMem|altsyncram:iMem_rtl_0|altsyncram_8hc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instrFetchUnit:fetchStage|gshare:predictor|altsyncram:patternTable_rtl_0|altsyncram_2qq1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for instrFetchUnit:fetchStage|BTB:branchTargetBuffer|altsyncram:targetBuffer_rtl_0|altsyncram_auq1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |RISCV ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                               ;
; REG            ; 4     ; Signed Integer                               ;
; ROB            ; 2     ; Signed Integer                               ;
; RS             ; 1     ; Signed Integer                               ;
; A_WIDTH        ; 3     ; Signed Integer                               ;
; INDEX          ; 7     ; Signed Integer                               ;
; BRANCH         ; 1     ; Signed Integer                               ;
; ALU            ; 3     ; Signed Integer                               ;
; B_WIDTH        ; 7     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: writeCommit:inputBus ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                           ;
; CONTROL        ; 7     ; Signed Integer                           ;
; INDEX          ; 7     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: writeCommit:outputBus ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                            ;
; CONTROL        ; 7     ; Signed Integer                            ;
; INDEX          ; 7     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: commonDataBus:dataBus ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                            ;
; ROB            ; 2     ; Signed Integer                            ;
; CONTROL        ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                ;
; INDEX          ; 7     ; Signed Integer                                ;
; B_WIDTH        ; 7     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage|PCSelectLogic:pcSelect ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage|BTB:branchTargetBuffer ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                       ;
; B_WIDTH        ; 7     ; Signed Integer                                                       ;
; INDEX          ; 3     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage|gshare:predictor ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; I_WIDTH        ; 7     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage|branchIndex:indexGen ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; G_WIDTH        ; 7     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instrFetchUnit:fetchStage|imem:IMem ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                          ;
; ENTRIES        ; 255   ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_decode:decodeStage ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                               ;
; I_WIDTH        ; 24    ; Signed Integer                               ;
; REG            ; 4     ; Signed Integer                               ;
; ROB            ; 2     ; Signed Integer                               ;
; RS             ; 1     ; Signed Integer                               ;
; A_WIDTH        ; 3     ; Signed Integer                               ;
; INDEX          ; 7     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_decode:decodeStage|decodeextend:decodeExtender ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                           ;
; I_WIDTH        ; 24    ; Signed Integer                                                           ;
; REG            ; 4     ; Signed Integer                                                           ;
; ROB            ; 2     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_decode:decodeStage|decodeextend:decodeExtender|extend:extender ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                           ;
; C_WIDTH        ; 2     ; Signed Integer                                                                           ;
; I_WIDTH        ; 31    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_decode:decodeStage|register_file:regfile ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; D_WIDTH        ; 31    ; Signed Integer                                                     ;
; A_WIDTH        ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_decode:decodeStage|register_status:regTable ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; REG            ; 4     ; Signed Integer                                                        ;
; DEPTH          ; 31    ; Signed Integer                                                        ;
; ROB            ; 2     ; Signed Integer                                                        ;
; WIDTH          ; 31    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renameStage:instrRenameStage ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                   ;
; B_WIDTH        ; 7     ; Signed Integer                                   ;
; A_WIDTH        ; 3     ; Signed Integer                                   ;
; BRANCH         ; 1     ; Signed Integer                                   ;
; ALU            ; 3     ; Signed Integer                                   ;
; ROB            ; 2     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renameStage:instrRenameStage|instructionValues:valdet1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                             ;
; V_WIDTH        ; 63    ; Signed Integer                                                             ;
; I_WIDTH        ; 14    ; Signed Integer                                                             ;
; ROB            ; 2     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renameStage:instrRenameStage|instructionValues:valdet2 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                             ;
; V_WIDTH        ; 63    ; Signed Integer                                                             ;
; I_WIDTH        ; 14    ; Signed Integer                                                             ;
; ROB            ; 2     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renameStage:instrRenameStage|RSArbiter:arbiter ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                     ;
; RS             ; 1     ; Signed Integer                                                     ;
; BRANCH         ; 1     ; Signed Integer                                                     ;
; ALU            ; 3     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: renameStage:instrRenameStage|branchTargetResolve:targetResolver ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALURS:aluReservationStation ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                  ;
; ROB            ; 2     ; Signed Integer                                  ;
; C_WIDTH        ; 3     ; Signed Integer                                  ;
; RS             ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALURS:aluReservationStation|ALURStationEntry:entry1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                          ;
; ROB            ; 2     ; Signed Integer                                                          ;
; C_WIDTH        ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALURS:aluReservationStation|ALURStationEntry:entry2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                          ;
; ROB            ; 2     ; Signed Integer                                                          ;
; C_WIDTH        ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALURS:aluReservationStation|ALURStationEntry:entry3 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                          ;
; ROB            ; 2     ; Signed Integer                                                          ;
; C_WIDTH        ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALURS:aluReservationStation|ALURStationEntry:entry4 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                          ;
; ROB            ; 2     ; Signed Integer                                                          ;
; C_WIDTH        ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALURS:aluReservationStation|ALUSelect:selectLogic ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                        ;
; RS             ; 3     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALURS:aluReservationStation|srcMux:op1 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                             ;
; RS             ; 3     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALURS:aluReservationStation|srcMux:op2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                             ;
; RS             ; 3     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALURS:aluReservationStation|srcMux:rob ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                             ;
; RS             ; 3     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALURS:aluReservationStation|srcMux:info ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                              ;
; RS             ; 3     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchRS:branchReservationStation ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                        ;
; ROB            ; 2     ; Signed Integer                                        ;
; C_WIDTH        ; 7     ; Signed Integer                                        ;
; RS             ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchRS:branchReservationStation|branchRSEntry:entry1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                             ;
; ROB            ; 2     ; Signed Integer                                                             ;
; C_WIDTH        ; 7     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchRS:branchReservationStation|branchRSEntry:entry2 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                             ;
; ROB            ; 2     ; Signed Integer                                                             ;
; C_WIDTH        ; 7     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchRS:branchReservationStation|branchSelect:selectLogic ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                                 ;
; RS             ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:op1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                   ;
; RS             ; 1     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:op2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                   ;
; RS             ; 1     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:rob ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                   ;
; RS             ; 1     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:info ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                    ;
; RS             ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:predictor ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                         ;
; RS             ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:addressor ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                         ;
; RS             ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branchRS:branchReservationStation|srcMux:fetchor ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                       ;
; RS             ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: functionalUnit:executeStage ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                  ;
; B_WIDTH        ; 7     ; Signed Integer                                  ;
; A_WIDTH        ; 3     ; Signed Integer                                  ;
; ROB            ; 2     ; Signed Integer                                  ;
; CONTROL        ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: functionalUnit:executeStage|branchALU:branchUnit ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                       ;
; C_WIDTH        ; 7     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: functionalUnit:executeStage|ALU:computeUnit ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                  ;
; C_WIDTH        ; 3     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: functionalUnit:executeStage|CDBArbiter:dataBusArbiter ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 31    ; Signed Integer                                                            ;
; ROB            ; 2     ; Signed Integer                                                            ;
; CONTROL        ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reorderBuffer:rob ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; WIDTH          ; 31    ; Signed Integer                        ;
; CONTROL        ; 5     ; Signed Integer                        ;
; INDEX          ; 7     ; Signed Integer                        ;
; ROB            ; 2     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reorderBuffer:rob|ROBrenamebuffer:renamebuffer ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; ROB            ; 2     ; Signed Integer                                                     ;
; WIDTH          ; 31    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:valueBuffer_rtl_0     ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 32                                            ; Untyped        ;
; WIDTHAD_A                          ; 3                                             ; Untyped        ;
; NUMWORDS_A                         ; 8                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 32                                            ; Untyped        ;
; WIDTHAD_B                          ; 3                                             ; Untyped        ;
; NUMWORDS_B                         ; 8                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/RISC-V.ram0_reorderBuffer_baf5ec2f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_k7s1                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:destinationBuffer_rtl_0 ;
+------------------------------------+-----------------------------------------------+------------------+
; Parameter Name                     ; Value                                         ; Type             ;
+------------------------------------+-----------------------------------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped          ;
; WIDTH_A                            ; 32                                            ; Untyped          ;
; WIDTHAD_A                          ; 3                                             ; Untyped          ;
; NUMWORDS_A                         ; 8                                             ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped          ;
; WIDTH_B                            ; 32                                            ; Untyped          ;
; WIDTHAD_B                          ; 3                                             ; Untyped          ;
; NUMWORDS_B                         ; 8                                             ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped          ;
; BYTE_SIZE                          ; 8                                             ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                          ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                          ; Untyped          ;
; INIT_FILE                          ; db/RISC-V.ram6_reorderBuffer_baf5ec2f.hdl.mif ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped          ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_q7s1                               ; Untyped          ;
+------------------------------------+-----------------------------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:addressBuffer_rtl_0   ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 32                                            ; Untyped        ;
; WIDTHAD_A                          ; 3                                             ; Untyped        ;
; NUMWORDS_A                         ; 8                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 32                                            ; Untyped        ;
; WIDTHAD_B                          ; 3                                             ; Untyped        ;
; NUMWORDS_B                         ; 8                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/RISC-V.ram1_reorderBuffer_baf5ec2f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_l7s1                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:regStatusBuffer_rtl_0 ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 32                                            ; Untyped        ;
; WIDTHAD_A                          ; 3                                             ; Untyped        ;
; NUMWORDS_A                         ; 8                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 32                                            ; Untyped        ;
; WIDTHAD_B                          ; 3                                             ; Untyped        ;
; NUMWORDS_B                         ; 8                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/RISC-V.ram2_reorderBuffer_baf5ec2f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_m7s1                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0     ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 32                                            ; Untyped        ;
; WIDTHAD_A                          ; 3                                             ; Untyped        ;
; NUMWORDS_A                         ; 8                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 32                                            ; Untyped        ;
; WIDTHAD_B                          ; 3                                             ; Untyped        ;
; NUMWORDS_B                         ; 8                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/RISC-V.ram3_reorderBuffer_baf5ec2f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_n7s1                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|altsyncram:previousIndexBuffer_rtl_0 ;
+------------------------------------+-----------------------------------------------+--------------------+
; Parameter Name                     ; Value                                         ; Type               ;
+------------------------------------+-----------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped            ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped            ;
; WIDTH_A                            ; 8                                             ; Untyped            ;
; WIDTHAD_A                          ; 3                                             ; Untyped            ;
; NUMWORDS_A                         ; 8                                             ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped            ;
; WIDTH_B                            ; 8                                             ; Untyped            ;
; WIDTHAD_B                          ; 3                                             ; Untyped            ;
; NUMWORDS_B                         ; 8                                             ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped            ;
; BYTE_SIZE                          ; 8                                             ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                          ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                          ; Untyped            ;
; INIT_FILE                          ; db/RISC-V.ram5_reorderBuffer_baf5ec2f.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_v4s1                               ; Untyped            ;
+------------------------------------+-----------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer1_rtl_0 ;
+------------------------------------+-------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                   ;
+------------------------------------+-------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                                ;
; WIDTH_A                            ; 32                                              ; Untyped                                ;
; WIDTHAD_A                          ; 3                                               ; Untyped                                ;
; NUMWORDS_A                         ; 8                                               ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                ;
; WIDTH_B                            ; 32                                              ; Untyped                                ;
; WIDTHAD_B                          ; 3                                               ; Untyped                                ;
; NUMWORDS_B                         ; 8                                               ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                            ; Untyped                                ;
; INIT_FILE                          ; db/RISC-V.ram0_ROBrenamebuffer_b95a32dd.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_sas1                                 ; Untyped                                ;
+------------------------------------+-------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer2_rtl_0 ;
+------------------------------------+-------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                   ;
+------------------------------------+-------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                                ;
; WIDTH_A                            ; 32                                              ; Untyped                                ;
; WIDTHAD_A                          ; 3                                               ; Untyped                                ;
; NUMWORDS_A                         ; 8                                               ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                ;
; WIDTH_B                            ; 32                                              ; Untyped                                ;
; WIDTHAD_B                          ; 3                                               ; Untyped                                ;
; NUMWORDS_B                         ; 8                                               ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                            ; Untyped                                ;
; INIT_FILE                          ; db/RISC-V.ram1_ROBrenamebuffer_b95a32dd.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_tas1                                 ; Untyped                                ;
+------------------------------------+-------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instr_decode:decodeStage|register_status:regTable|altsyncram:src1ROB_rtl_0 ;
+------------------------------------+-------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                 ;
+------------------------------------+-------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                              ;
; WIDTH_A                            ; 3                                               ; Untyped                              ;
; WIDTHAD_A                          ; 5                                               ; Untyped                              ;
; NUMWORDS_A                         ; 32                                              ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                              ;
; WIDTH_B                            ; 3                                               ; Untyped                              ;
; WIDTHAD_B                          ; 5                                               ; Untyped                              ;
; NUMWORDS_B                         ; 32                                              ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                              ;
; BYTE_SIZE                          ; 8                                               ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                            ; Untyped                              ;
; INIT_FILE                          ; db/RISC-V.ram0_register_status_56d9645f.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_o9s1                                 ; Untyped                              ;
+------------------------------------+-------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instr_decode:decodeStage|register_status:regTable|altsyncram:src2ROB_rtl_0 ;
+------------------------------------+-------------------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                 ;
+------------------------------------+-------------------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                              ;
; WIDTH_A                            ; 3                                               ; Untyped                              ;
; WIDTHAD_A                          ; 5                                               ; Untyped                              ;
; NUMWORDS_A                         ; 32                                              ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                              ;
; WIDTH_B                            ; 3                                               ; Untyped                              ;
; WIDTHAD_B                          ; 5                                               ; Untyped                              ;
; NUMWORDS_B                         ; 32                                              ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                              ;
; BYTE_SIZE                          ; 8                                               ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                            ; Untyped                              ;
; INIT_FILE                          ; db/RISC-V.ram1_register_status_56d9645f.hdl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_p9s1                                 ; Untyped                              ;
+------------------------------------+-------------------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instr_decode:decodeStage|register_status:regTable|altsyncram:dependencyBuffer_rtl_0 ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                          ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                       ; Untyped                                       ;
; WIDTH_A                            ; 4                                               ; Untyped                                       ;
; WIDTHAD_A                          ; 5                                               ; Untyped                                       ;
; NUMWORDS_A                         ; 32                                              ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                       ;
; WIDTH_B                            ; 4                                               ; Untyped                                       ;
; WIDTHAD_B                          ; 5                                               ; Untyped                                       ;
; NUMWORDS_B                         ; 32                                              ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                          ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                            ; Untyped                                       ;
; INIT_FILE                          ; db/RISC-V.ram2_register_status_56d9645f.hdl.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_s9s1                                 ; Untyped                                       ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instr_decode:decodeStage|register_file:regfile|altsyncram:regFile_rtl_0 ;
+------------------------------------+-----------------------------------------------+-------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                ;
+------------------------------------+-----------------------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                             ;
; WIDTH_A                            ; 32                                            ; Untyped                             ;
; WIDTHAD_A                          ; 5                                             ; Untyped                             ;
; NUMWORDS_A                         ; 32                                            ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                             ;
; WIDTH_B                            ; 32                                            ; Untyped                             ;
; WIDTHAD_B                          ; 5                                             ; Untyped                             ;
; NUMWORDS_B                         ; 32                                            ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                             ;
; BYTE_SIZE                          ; 8                                             ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                          ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                          ; Untyped                             ;
; INIT_FILE                          ; db/RISC-V.ram0_register_file_87c776fc.hdl.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_g9o1                               ; Untyped                             ;
+------------------------------------+-----------------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instrFetchUnit:fetchStage|imem:IMem|altsyncram:iMem_rtl_0 ;
+------------------------------------+------------------------------------+----------------------------------+
; Parameter Name                     ; Value                              ; Type                             ;
+------------------------------------+------------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                          ;
; OPERATION_MODE                     ; ROM                                ; Untyped                          ;
; WIDTH_A                            ; 32                                 ; Untyped                          ;
; WIDTHAD_A                          ; 8                                  ; Untyped                          ;
; NUMWORDS_A                         ; 256                                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                          ;
; WIDTH_B                            ; 1                                  ; Untyped                          ;
; WIDTHAD_B                          ; 1                                  ; Untyped                          ;
; NUMWORDS_B                         ; 1                                  ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                          ;
; BYTE_SIZE                          ; 8                                  ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ               ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ               ; Untyped                          ;
; INIT_FILE                          ; db/RISC-V.ram0_imem_37c714.hdl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_8hc1                    ; Untyped                          ;
+------------------------------------+------------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instrFetchUnit:fetchStage|gshare:predictor|altsyncram:patternTable_rtl_0 ;
+------------------------------------+----------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                        ;
+------------------------------------+----------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                              ; Untyped                                     ;
; WIDTH_A                            ; 2                                      ; Untyped                                     ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                     ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                     ;
; WIDTH_B                            ; 2                                      ; Untyped                                     ;
; WIDTHAD_B                          ; 8                                      ; Untyped                                     ;
; NUMWORDS_B                         ; 256                                    ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                 ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ                   ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ                   ; Untyped                                     ;
; INIT_FILE                          ; db/RISC-V.ram0_gshare_d55d801b.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone V                              ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_2qq1                        ; Untyped                                     ;
+------------------------------------+----------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instrFetchUnit:fetchStage|BTB:branchTargetBuffer|altsyncram:targetBuffer_rtl_0 ;
+------------------------------------+----------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                    ;
+------------------------------------+----------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                        ; Untyped                                                 ;
; WIDTH_A                            ; 36                               ; Untyped                                                 ;
; WIDTHAD_A                          ; 4                                ; Untyped                                                 ;
; NUMWORDS_A                         ; 16                               ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                 ;
; WIDTH_B                            ; 36                               ; Untyped                                                 ;
; WIDTHAD_B                          ; 4                                ; Untyped                                                 ;
; NUMWORDS_B                         ; 16                               ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                         ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA_NO_NBE_READ             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA_NO_NBE_READ             ; Untyped                                                 ;
; INIT_FILE                          ; db/RISC-V.ram0_BTB_117dd.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_auq1                  ; Untyped                                                 ;
+------------------------------------+----------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 15                                                                                  ;
; Entity Instance                           ; reorderBuffer:rob|altsyncram:valueBuffer_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; reorderBuffer:rob|altsyncram:destinationBuffer_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; reorderBuffer:rob|altsyncram:addressBuffer_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; reorderBuffer:rob|altsyncram:regStatusBuffer_rtl_0                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; reorderBuffer:rob|altsyncram:previousIndexBuffer_rtl_0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                   ;
;     -- NUMWORDS_A                         ; 8                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                   ;
;     -- NUMWORDS_B                         ; 8                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer1_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer2_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; instr_decode:decodeStage|register_status:regTable|altsyncram:src1ROB_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 3                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 3                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; instr_decode:decodeStage|register_status:regTable|altsyncram:src2ROB_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 3                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 3                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; instr_decode:decodeStage|register_status:regTable|altsyncram:dependencyBuffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 4                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 4                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; instr_decode:decodeStage|register_file:regfile|altsyncram:regFile_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; instrFetchUnit:fetchStage|imem:IMem|altsyncram:iMem_rtl_0                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
; Entity Instance                           ; instrFetchUnit:fetchStage|gshare:predictor|altsyncram:patternTable_rtl_0            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 2                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 2                                                                                   ;
;     -- NUMWORDS_B                         ; 256                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
; Entity Instance                           ; instrFetchUnit:fetchStage|BTB:branchTargetBuffer|altsyncram:targetBuffer_rtl_0      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                           ;
;     -- WIDTH_A                            ; 36                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                        ;
;     -- WIDTH_B                            ; 36                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2532                        ;
;     ENA               ; 1107                        ;
;     ENA SCLR          ; 434                         ;
;     ENA SCLR SLD      ; 32                          ;
;     ENA SLD           ; 2                           ;
;     SCLR              ; 503                         ;
;     SCLR SLD          ; 32                          ;
;     SLD               ; 31                          ;
;     plain             ; 391                         ;
; arriav_lcell_comb     ; 3017                        ;
;     arith             ; 164                         ;
;         1 data inputs ; 96                          ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 2                           ;
;     extend            ; 336                         ;
;         7 data inputs ; 336                         ;
;     normal            ; 2485                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 108                         ;
;         3 data inputs ; 458                         ;
;         4 data inputs ; 292                         ;
;         5 data inputs ; 500                         ;
;         6 data inputs ; 1123                        ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 473                         ;
; stratixv_ram_block    ; 320                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.56                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Dec 30 22:53:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: /home/voidknight/Downloads/CPU_Q/extend.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: /home/voidknight/Downloads/CPU_Q/register_file.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: /home/voidknight/Downloads/CPU_Q/imem.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem File: /home/voidknight/Downloads/CPU_Q/dmem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ALU.sv
    Info (12023): Found entity 1: ALU File: /home/voidknight/Downloads/CPU_Q/ALU.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file ALUDecoder.sv
    Info (12023): Found entity 1: ALUDecoder File: /home/voidknight/Downloads/CPU_Q/ALUDecoder.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mempreprocess.sv
    Info (12023): Found entity 1: mempreprocess File: /home/voidknight/Downloads/CPU_Q/mempreprocess.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file mempostprocess.sv
    Info (12023): Found entity 1: mempostprocess File: /home/voidknight/Downloads/CPU_Q/mempostprocess.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file gshare.sv
    Info (12023): Found entity 1: gshare File: /home/voidknight/Downloads/CPU_Q/gshare.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file branchIndex.sv
    Info (12023): Found entity 1: branchIndex File: /home/voidknight/Downloads/CPU_Q/branchIndex.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file BTB.sv
    Info (12023): Found entity 1: BTB File: /home/voidknight/Downloads/CPU_Q/BTB.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file register_status.sv
    Info (12023): Found entity 1: register_status File: /home/voidknight/Downloads/CPU_Q/register_status.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file infodecoder.sv
    Info (12023): Found entity 1: infodecoder File: /home/voidknight/Downloads/CPU_Q/infodecoder.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file decodeextend.sv
    Info (12023): Found entity 1: decodeextend File: /home/voidknight/Downloads/CPU_Q/decodeextend.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file instructionValues.sv
    Info (12023): Found entity 1: instructionValues File: /home/voidknight/Downloads/CPU_Q/instructionValues.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file ROBrenamebuffer.sv
    Info (12023): Found entity 1: ROBrenamebuffer File: /home/voidknight/Downloads/CPU_Q/ROBrenamebuffer.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file reorderBuffer.sv
    Info (12023): Found entity 1: reorderBuffer File: /home/voidknight/Downloads/CPU_Q/reorderBuffer.sv Line: 31
    Info (12023): Found entity 2: writeCommit File: /home/voidknight/Downloads/CPU_Q/reorderBuffer.sv Line: 284
Info (12021): Found 1 design units, including 1 entities, in source file branchALU.sv
    Info (12023): Found entity 1: branchALU File: /home/voidknight/Downloads/CPU_Q/branchALU.sv Line: 35
Info (12021): Found 2 design units, including 2 entities, in source file CDBArbiter.sv
    Info (12023): Found entity 1: commonDataBus File: /home/voidknight/Downloads/CPU_Q/CDBArbiter.sv Line: 9
    Info (12023): Found entity 2: CDBArbiter File: /home/voidknight/Downloads/CPU_Q/CDBArbiter.sv Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file ALURStationEntry.sv
    Info (12023): Found entity 1: ALURStationEntry File: /home/voidknight/Downloads/CPU_Q/ALURStationEntry.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file branchRSEntry.sv
    Info (12023): Found entity 1: branchRSEntry File: /home/voidknight/Downloads/CPU_Q/branchRSEntry.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file branchTargetResolve.sv
    Info (12023): Found entity 1: branchTargetResolve File: /home/voidknight/Downloads/CPU_Q/branchTargetResolve.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file ALUSelect.sv
    Info (12023): Found entity 1: ALUSelect File: /home/voidknight/Downloads/CPU_Q/ALUSelect.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file branchSelect.sv
    Info (12023): Found entity 1: branchSelect File: /home/voidknight/Downloads/CPU_Q/branchSelect.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file srcMux.sv
    Info (12023): Found entity 1: srcMux File: /home/voidknight/Downloads/CPU_Q/srcMux.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file imemTest.sv
    Info (12023): Found entity 1: imemTest File: /home/voidknight/Downloads/CPU_Q/imemTest.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file PCSelectLogic.sv
    Info (12023): Found entity 1: PCSelectLogic File: /home/voidknight/Downloads/CPU_Q/PCSelectLogic.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file RSArbiter.sv
    Info (12023): Found entity 1: RSArbiter File: /home/voidknight/Downloads/CPU_Q/RSArbiter.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file instrFetchUnit.sv
    Info (12023): Found entity 1: instrFetchUnit File: /home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file instr_decode.sv
    Info (12023): Found entity 1: instr_decode File: /home/voidknight/Downloads/CPU_Q/instr_decode.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file functionalUnit.sv
    Info (12023): Found entity 1: functionalUnit File: /home/voidknight/Downloads/CPU_Q/functionalUnit.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ALURS.sv
    Info (12023): Found entity 1: ALURS File: /home/voidknight/Downloads/CPU_Q/ALURS.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file branchRS.sv
    Info (12023): Found entity 1: branchRS File: /home/voidknight/Downloads/CPU_Q/branchRS.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file renameStage.sv
    Info (12023): Found entity 1: renameStage File: /home/voidknight/Downloads/CPU_Q/renameStage.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file regfileTest.sv
    Info (12023): Found entity 1: regfileTest File: /home/voidknight/Downloads/CPU_Q/regfileTest.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file pcSelectTest.sv
    Info (12023): Found entity 1: pcSelectTest File: /home/voidknight/Downloads/CPU_Q/pcSelectTest.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file branchIndexTest.sv
    Info (12023): Found entity 1: branchIndexTest File: /home/voidknight/Downloads/CPU_Q/branchIndexTest.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file BTBTest.sv
    Info (12023): Found entity 1: BTBTest File: /home/voidknight/Downloads/CPU_Q/BTBTest.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file regStatusTest.sv
    Info (12023): Found entity 1: regStatusTest File: /home/voidknight/Downloads/CPU_Q/regStatusTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerFileTest.sv
    Info (12023): Found entity 1: registerFileTest File: /home/voidknight/Downloads/CPU_Q/registerFileTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file RSArbiterTest.sv
    Info (12023): Found entity 1: RSArbiterTest File: /home/voidknight/Downloads/CPU_Q/RSArbiterTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file RSTest.sv
    Info (12023): Found entity 1: RSTest File: /home/voidknight/Downloads/CPU_Q/RSTest.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ALUSelectTest.sv
    Info (12023): Found entity 1: ALUSelectTest File: /home/voidknight/Downloads/CPU_Q/ALUSelectTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file CDBArbiterTest.sv
    Info (12023): Found entity 1: CDBArbiterTest File: /home/voidknight/Downloads/CPU_Q/CDBArbiterTest.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file reorderBufferTest.sv
    Info (12023): Found entity 1: reorderBufferTest File: /home/voidknight/Downloads/CPU_Q/reorderBufferTest.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file RISCV.sv
    Info (12023): Found entity 1: RISCV File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cpuSim.sv
    Info (12023): Found entity 1: cpuSim File: /home/voidknight/Downloads/CPU_Q/cpuSim.sv Line: 1
Info (12127): Elaborating entity "RISCV" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at RISCV.sv(188): truncated value with size 8 to match size of target (6) File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 188
Info (12128): Elaborating entity "writeCommit" for hierarchy "writeCommit:inputBus" File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 46
Warning (12158): Entity "writeCommit" contains only dangling pins File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 46
Info (12128): Elaborating entity "commonDataBus" for hierarchy "commonDataBus:dataBus" File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 50
Info (12128): Elaborating entity "instrFetchUnit" for hierarchy "instrFetchUnit:fetchStage" File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 64
Info (12128): Elaborating entity "PCSelectLogic" for hierarchy "instrFetchUnit:fetchStage|PCSelectLogic:pcSelect" File: /home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv Line: 34
Info (12128): Elaborating entity "BTB" for hierarchy "instrFetchUnit:fetchStage|BTB:branchTargetBuffer" File: /home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv Line: 41
Info (12128): Elaborating entity "gshare" for hierarchy "instrFetchUnit:fetchStage|gshare:predictor" File: /home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv Line: 47
Warning (10850): Verilog HDL warning at gshare.sv(46): number of words (32) in memory file does not match the number of elements in the address range [0:255] File: /home/voidknight/Downloads/CPU_Q/gshare.sv Line: 46
Info (12128): Elaborating entity "branchIndex" for hierarchy "instrFetchUnit:fetchStage|branchIndex:indexGen" File: /home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv Line: 51
Info (12128): Elaborating entity "imem" for hierarchy "instrFetchUnit:fetchStage|imem:IMem" File: /home/voidknight/Downloads/CPU_Q/instrFetchUnit.sv Line: 59
Warning (10850): Verilog HDL warning at imem.sv(33): number of words (6) in memory file does not match the number of elements in the address range [0:255] File: /home/voidknight/Downloads/CPU_Q/imem.sv Line: 33
Warning (10030): Net "iMem.data_a" at imem.sv(31) has no driver or initial value, using a default initial value '0' File: /home/voidknight/Downloads/CPU_Q/imem.sv Line: 31
Warning (10030): Net "iMem.waddr_a" at imem.sv(31) has no driver or initial value, using a default initial value '0' File: /home/voidknight/Downloads/CPU_Q/imem.sv Line: 31
Warning (10030): Net "iMem.we_a" at imem.sv(31) has no driver or initial value, using a default initial value '0' File: /home/voidknight/Downloads/CPU_Q/imem.sv Line: 31
Info (12128): Elaborating entity "instr_decode" for hierarchy "instr_decode:decodeStage" File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 98
Info (12128): Elaborating entity "decodeextend" for hierarchy "instr_decode:decodeStage|decodeextend:decodeExtender" File: /home/voidknight/Downloads/CPU_Q/instr_decode.sv Line: 54
Info (12128): Elaborating entity "infodecoder" for hierarchy "instr_decode:decodeStage|decodeextend:decodeExtender|infodecoder:maindecoder" File: /home/voidknight/Downloads/CPU_Q/decodeextend.sv Line: 55
Info (12128): Elaborating entity "extend" for hierarchy "instr_decode:decodeStage|decodeextend:decodeExtender|extend:extender" File: /home/voidknight/Downloads/CPU_Q/decodeextend.sv Line: 58
Info (12128): Elaborating entity "ALUDecoder" for hierarchy "instr_decode:decodeStage|decodeextend:decodeExtender|ALUDecoder:ALUdecoder" File: /home/voidknight/Downloads/CPU_Q/decodeextend.sv Line: 61
Info (12128): Elaborating entity "register_file" for hierarchy "instr_decode:decodeStage|register_file:regfile" File: /home/voidknight/Downloads/CPU_Q/instr_decode.sv Line: 59
Info (12128): Elaborating entity "register_status" for hierarchy "instr_decode:decodeStage|register_status:regTable" File: /home/voidknight/Downloads/CPU_Q/instr_decode.sv Line: 67
Info (12128): Elaborating entity "renameStage" for hierarchy "renameStage:instrRenameStage" File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 122
Info (12128): Elaborating entity "instructionValues" for hierarchy "renameStage:instrRenameStage|instructionValues:valdet1" File: /home/voidknight/Downloads/CPU_Q/renameStage.sv Line: 44
Info (12128): Elaborating entity "RSArbiter" for hierarchy "renameStage:instrRenameStage|RSArbiter:arbiter" File: /home/voidknight/Downloads/CPU_Q/renameStage.sv Line: 48
Info (12128): Elaborating entity "branchTargetResolve" for hierarchy "renameStage:instrRenameStage|branchTargetResolve:targetResolver" File: /home/voidknight/Downloads/CPU_Q/renameStage.sv Line: 50
Info (12128): Elaborating entity "ALURS" for hierarchy "ALURS:aluReservationStation" File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 151
Info (12128): Elaborating entity "ALURStationEntry" for hierarchy "ALURS:aluReservationStation|ALURStationEntry:entry1" File: /home/voidknight/Downloads/CPU_Q/ALURS.sv Line: 30
Info (12128): Elaborating entity "ALUSelect" for hierarchy "ALURS:aluReservationStation|ALUSelect:selectLogic" File: /home/voidknight/Downloads/CPU_Q/ALURS.sv Line: 59
Warning (10270): Verilog HDL Case Statement warning at ALUSelect.sv(63): incomplete case statement has no default case item File: /home/voidknight/Downloads/CPU_Q/ALUSelect.sv Line: 63
Info (10264): Verilog HDL Case Statement information at ALUSelect.sv(63): all case item expressions in this case statement are onehot File: /home/voidknight/Downloads/CPU_Q/ALUSelect.sv Line: 63
Info (12128): Elaborating entity "srcMux" for hierarchy "ALURS:aluReservationStation|srcMux:op1" File: /home/voidknight/Downloads/CPU_Q/ALURS.sv Line: 76
Info (12128): Elaborating entity "srcMux" for hierarchy "ALURS:aluReservationStation|srcMux:rob" File: /home/voidknight/Downloads/CPU_Q/ALURS.sv Line: 78
Info (12128): Elaborating entity "srcMux" for hierarchy "ALURS:aluReservationStation|srcMux:info" File: /home/voidknight/Downloads/CPU_Q/ALURS.sv Line: 79
Info (12128): Elaborating entity "branchRS" for hierarchy "branchRS:branchReservationStation" File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 157
Info (12128): Elaborating entity "branchRSEntry" for hierarchy "branchRS:branchReservationStation|branchRSEntry:entry1" File: /home/voidknight/Downloads/CPU_Q/branchRS.sv Line: 42
Info (12128): Elaborating entity "branchSelect" for hierarchy "branchRS:branchReservationStation|branchSelect:selectLogic" File: /home/voidknight/Downloads/CPU_Q/branchRS.sv Line: 63
Info (10264): Verilog HDL Case Statement information at branchSelect.sv(46): all case item expressions in this case statement are onehot File: /home/voidknight/Downloads/CPU_Q/branchSelect.sv Line: 46
Info (12128): Elaborating entity "srcMux" for hierarchy "branchRS:branchReservationStation|srcMux:op1" File: /home/voidknight/Downloads/CPU_Q/branchRS.sv Line: 85
Info (12128): Elaborating entity "srcMux" for hierarchy "branchRS:branchReservationStation|srcMux:rob" File: /home/voidknight/Downloads/CPU_Q/branchRS.sv Line: 87
Info (12128): Elaborating entity "srcMux" for hierarchy "branchRS:branchReservationStation|srcMux:info" File: /home/voidknight/Downloads/CPU_Q/branchRS.sv Line: 88
Info (12128): Elaborating entity "functionalUnit" for hierarchy "functionalUnit:executeStage" File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 163
Info (12128): Elaborating entity "branchALU" for hierarchy "functionalUnit:executeStage|branchALU:branchUnit" File: /home/voidknight/Downloads/CPU_Q/functionalUnit.sv Line: 29
Info (12128): Elaborating entity "ALU" for hierarchy "functionalUnit:executeStage|ALU:computeUnit" File: /home/voidknight/Downloads/CPU_Q/functionalUnit.sv Line: 30
Info (12128): Elaborating entity "CDBArbiter" for hierarchy "functionalUnit:executeStage|CDBArbiter:dataBusArbiter" File: /home/voidknight/Downloads/CPU_Q/functionalUnit.sv Line: 32
Info (10264): Verilog HDL Case Statement information at CDBArbiter.sv(109): all case item expressions in this case statement are onehot File: /home/voidknight/Downloads/CPU_Q/CDBArbiter.sv Line: 109
Info (12128): Elaborating entity "reorderBuffer" for hierarchy "reorderBuffer:rob" File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 177
Info (12128): Elaborating entity "ROBrenamebuffer" for hierarchy "reorderBuffer:rob|ROBrenamebuffer:renamebuffer" File: /home/voidknight/Downloads/CPU_Q/reorderBuffer.sv Line: 213
Warning (276027): Inferred dual-clock RAM node "instr_decode:decodeStage|register_file:regfile|regFile_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "reorderBuffer:rob|controlBuffer" is uninferred due to inappropriate RAM size File: /home/voidknight/Downloads/CPU_Q/reorderBuffer.sv Line: 54
    Info (276007): RAM logic "instr_decode:decodeStage|register_file:regfile|regFile" is uninferred due to asynchronous read logic File: /home/voidknight/Downloads/CPU_Q/register_file.sv Line: 40
    Info (276004): RAM logic "instrFetchUnit:fetchStage|BTB:branchTargetBuffer|validBuffer" is uninferred due to inappropriate RAM size File: /home/voidknight/Downloads/CPU_Q/BTB.sv Line: 54
Info (19000): Inferred 15 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reorderBuffer:rob|valueBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram0_reorderBuffer_baf5ec2f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reorderBuffer:rob|destinationBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram6_reorderBuffer_baf5ec2f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reorderBuffer:rob|addressBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram1_reorderBuffer_baf5ec2f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reorderBuffer:rob|regStatusBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram2_reorderBuffer_baf5ec2f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reorderBuffer:rob|oldPCBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram3_reorderBuffer_baf5ec2f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reorderBuffer:rob|previousIndexBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram5_reorderBuffer_baf5ec2f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reorderBuffer:rob|ROBrenamebuffer:renamebuffer|valuebuffer1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram0_ROBrenamebuffer_b95a32dd.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "reorderBuffer:rob|ROBrenamebuffer:renamebuffer|valuebuffer2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram1_ROBrenamebuffer_b95a32dd.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instr_decode:decodeStage|register_status:regTable|src1ROB_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram0_register_status_56d9645f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instr_decode:decodeStage|register_status:regTable|src2ROB_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram1_register_status_56d9645f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instr_decode:decodeStage|register_status:regTable|dependencyBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram2_register_status_56d9645f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instr_decode:decodeStage|register_file:regfile|regFile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram0_register_file_87c776fc.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instrFetchUnit:fetchStage|imem:IMem|iMem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram0_imem_37c714.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instrFetchUnit:fetchStage|gshare:predictor|patternTable_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram0_gshare_d55d801b.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instrFetchUnit:fetchStage|BTB:branchTargetBuffer|targetBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC-V.ram0_BTB_117dd.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "reorderBuffer:rob|altsyncram:valueBuffer_rtl_0"
Info (12133): Instantiated megafunction "reorderBuffer:rob|altsyncram:valueBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram0_reorderBuffer_baf5ec2f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k7s1.tdf
    Info (12023): Found entity 1: altsyncram_k7s1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_k7s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "reorderBuffer:rob|altsyncram:destinationBuffer_rtl_0"
Info (12133): Instantiated megafunction "reorderBuffer:rob|altsyncram:destinationBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram6_reorderBuffer_baf5ec2f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q7s1.tdf
    Info (12023): Found entity 1: altsyncram_q7s1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_q7s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "reorderBuffer:rob|altsyncram:addressBuffer_rtl_0"
Info (12133): Instantiated megafunction "reorderBuffer:rob|altsyncram:addressBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram1_reorderBuffer_baf5ec2f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l7s1.tdf
    Info (12023): Found entity 1: altsyncram_l7s1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_l7s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "reorderBuffer:rob|altsyncram:regStatusBuffer_rtl_0"
Info (12133): Instantiated megafunction "reorderBuffer:rob|altsyncram:regStatusBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram2_reorderBuffer_baf5ec2f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m7s1.tdf
    Info (12023): Found entity 1: altsyncram_m7s1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_m7s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0"
Info (12133): Instantiated megafunction "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram3_reorderBuffer_baf5ec2f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n7s1.tdf
    Info (12023): Found entity 1: altsyncram_n7s1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "reorderBuffer:rob|altsyncram:previousIndexBuffer_rtl_0"
Info (12133): Instantiated megafunction "reorderBuffer:rob|altsyncram:previousIndexBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram5_reorderBuffer_baf5ec2f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v4s1.tdf
    Info (12023): Found entity 1: altsyncram_v4s1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_v4s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer1_rtl_0"
Info (12133): Instantiated megafunction "reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram0_ROBrenamebuffer_b95a32dd.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sas1.tdf
    Info (12023): Found entity 1: altsyncram_sas1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_sas1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer2_rtl_0"
Info (12133): Instantiated megafunction "reorderBuffer:rob|ROBrenamebuffer:renamebuffer|altsyncram:valuebuffer2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram1_ROBrenamebuffer_b95a32dd.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tas1.tdf
    Info (12023): Found entity 1: altsyncram_tas1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_tas1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "instr_decode:decodeStage|register_status:regTable|altsyncram:src1ROB_rtl_0"
Info (12133): Instantiated megafunction "instr_decode:decodeStage|register_status:regTable|altsyncram:src1ROB_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram0_register_status_56d9645f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9s1.tdf
    Info (12023): Found entity 1: altsyncram_o9s1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_o9s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "instr_decode:decodeStage|register_status:regTable|altsyncram:src2ROB_rtl_0"
Info (12133): Instantiated megafunction "instr_decode:decodeStage|register_status:regTable|altsyncram:src2ROB_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram1_register_status_56d9645f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p9s1.tdf
    Info (12023): Found entity 1: altsyncram_p9s1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_p9s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "instr_decode:decodeStage|register_status:regTable|altsyncram:dependencyBuffer_rtl_0"
Info (12133): Instantiated megafunction "instr_decode:decodeStage|register_status:regTable|altsyncram:dependencyBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram2_register_status_56d9645f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9s1.tdf
    Info (12023): Found entity 1: altsyncram_s9s1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_s9s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "instr_decode:decodeStage|register_file:regfile|altsyncram:regFile_rtl_0"
Info (12133): Instantiated megafunction "instr_decode:decodeStage|register_file:regfile|altsyncram:regFile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram0_register_file_87c776fc.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9o1.tdf
    Info (12023): Found entity 1: altsyncram_g9o1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_g9o1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "instrFetchUnit:fetchStage|imem:IMem|altsyncram:iMem_rtl_0"
Info (12133): Instantiated megafunction "instrFetchUnit:fetchStage|imem:IMem|altsyncram:iMem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram0_imem_37c714.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8hc1.tdf
    Info (12023): Found entity 1: altsyncram_8hc1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_8hc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "instrFetchUnit:fetchStage|gshare:predictor|altsyncram:patternTable_rtl_0"
Info (12133): Instantiated megafunction "instrFetchUnit:fetchStage|gshare:predictor|altsyncram:patternTable_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram0_gshare_d55d801b.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2qq1.tdf
    Info (12023): Found entity 1: altsyncram_2qq1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_2qq1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "instrFetchUnit:fetchStage|BTB:branchTargetBuffer|altsyncram:targetBuffer_rtl_0"
Info (12133): Instantiated megafunction "instrFetchUnit:fetchStage|BTB:branchTargetBuffer|altsyncram:targetBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC-V.ram0_BTB_117dd.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_auq1.tdf
    Info (12023): Found entity 1: altsyncram_auq1 File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_auq1.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a8" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 278
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a9" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 308
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a10" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 338
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a11" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 368
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a12" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 398
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a13" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 428
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a14" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 458
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a15" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 488
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a16" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 518
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a17" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 548
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a18" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 578
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a19" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 608
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a20" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 638
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a21" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 668
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a22" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 698
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a23" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 728
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a24" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 758
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a25" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 788
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a26" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 818
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a27" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 848
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a28" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 878
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a29" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 908
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a30" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 938
        Warning (14320): Synthesized away node "reorderBuffer:rob|altsyncram:oldPCBuffer_rtl_0|altsyncram_n7s1:auto_generated|ram_block1a31" File: /home/voidknight/Downloads/CPU_Q/db/altsyncram_n7s1.tdf Line: 968
Info (286030): Timing-Driven Synthesis is running
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/voidknight/Downloads/CPU_Q/output_files/RISC-V.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 224 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "nextPC[0]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[1]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[2]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[3]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[4]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[5]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[6]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[7]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[8]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[9]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[10]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[11]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[12]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[13]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[14]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[15]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[16]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[17]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[18]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[19]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[20]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[21]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[22]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[23]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[24]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[25]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[26]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[27]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[28]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[29]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[30]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "nextPC[31]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[0]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[1]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[2]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[3]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[4]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[5]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[6]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[7]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[8]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[9]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[10]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[11]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[12]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[13]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[14]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[15]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[16]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[17]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[18]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[19]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[20]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[21]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[22]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[23]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[24]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[25]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[26]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[27]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[28]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[29]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[30]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "result[31]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[0]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[1]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[2]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[3]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[4]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[5]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[6]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[7]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[8]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[9]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[10]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[11]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[12]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[13]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[14]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[15]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[16]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[17]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[18]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[19]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[20]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[21]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[22]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[23]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[24]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[25]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[26]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[27]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[28]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[29]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[30]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "regDest[31]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[0]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[1]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[2]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[3]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[4]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[5]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[6]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[7]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[8]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[9]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[10]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[11]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[12]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[13]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[14]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[15]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[16]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[17]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[18]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[19]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[20]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[21]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[22]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[23]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[24]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[25]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[26]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[27]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[28]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[29]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[30]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "instrPC[31]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 30
    Info (15719): Pin "operand1[0]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[1]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[2]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[3]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[4]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[5]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[6]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[7]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[8]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[9]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[10]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[11]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[12]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[13]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[14]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[15]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[16]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[17]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[18]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[19]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[20]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[21]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[22]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[23]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[24]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[25]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[26]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[27]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[28]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[29]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[30]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand1[31]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[0]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[1]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[2]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[3]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[4]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[5]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[6]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[7]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[8]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[9]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[10]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[11]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[12]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[13]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[14]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[15]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[16]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[17]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[18]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[19]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[20]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[21]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[22]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[23]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[24]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[25]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[26]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[27]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[28]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[29]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[30]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "operand2[31]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[0]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[1]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[2]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[3]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[4]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[5]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[6]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[7]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[8]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[9]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[10]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[11]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[12]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[13]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[14]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[15]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[16]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[17]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[18]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[19]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[20]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[21]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[22]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[23]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[24]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[25]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[26]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[27]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[28]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[29]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[30]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
    Info (15719): Pin "immExt[31]" is virtual output pin File: /home/voidknight/Downloads/CPU_Q/RISCV.sv Line: 31
Warning (15752): Ignored 89 Virtual Pin logic option assignments
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[16]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[17]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[18]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[19]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[20]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[21]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[22]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[23]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[24]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[25]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[26]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[27]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[28]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[29]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[30]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.targetAddress[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.commitInfo[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.previousIndex[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.previousIndex[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.previousIndex[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.previousIndex[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.previousIndex[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.previousIndex[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.previousIndex[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.previousIndex[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[7]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[13]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[15]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[12]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[14]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[21]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[23]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[20]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[22]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[29]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[31]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[28]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[30]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[9]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[11]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[8]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[10]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[17]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[19]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[16]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[18]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[25]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[27]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[24]"
    Warning (15720): Ignored Virtual Pin assignment to node "outputBus.statusSnap[26]"
    Warning (15751): Ignored Virtual Pin assignment to "dataBus.pcControl".
    Warning (15751): Ignored Virtual Pin assignment to "targetAddress".
    Warning (15751): Ignored Virtual Pin assignment to "instruction".
    Warning (15751): Ignored Virtual Pin assignment to "address".
    Warning (15751): Ignored Virtual Pin assignment to "ROBValue2".
    Warning (15751): Ignored Virtual Pin assignment to "dataBus.result".
    Warning (15751): Ignored Virtual Pin assignment to "outputBus.regStatusC".
    Warning (15751): Ignored Virtual Pin assignment to "inputBus.regStatusW".
    Warning (15751): Ignored Virtual Pin assignment to "regStatusSnap".
    Warning (15751): Ignored Virtual Pin assignment to "predictedPC".
    Warning (15751): Ignored Virtual Pin assignment to "dataBus.isControl".
    Warning (15751): Ignored Virtual Pin assignment to "inputBus.instrInfo".
    Warning (15751): Ignored Virtual Pin assignment to "pc".
    Warning (15751): Ignored Virtual Pin assignment to "inputBus.seqPCW".
    Warning (15751): Ignored Virtual Pin assignment to "predictedAddress".
    Warning (15751): Ignored Virtual Pin assignment to "ROBValue1".
Info (21057): Implemented 4927 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 247 output pins
    Info (21061): Implemented 4358 logic cells
    Info (21064): Implemented 320 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 561 megabytes
    Info: Processing ended: Mon Dec 30 22:55:26 2024
    Info: Elapsed time: 00:01:40
    Info: Total CPU time (on all processors): 00:02:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/voidknight/Downloads/CPU_Q/output_files/RISC-V.map.smsg.


