$date
	Sat Dec 13 14:07:08 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fixed_priority_Arbiter_fixed_time_slices_test $end
$var wire 4 ! GNT [3:0] $end
$var reg 4 " REQ [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst_n $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
b0 "
bx !
$end
#5
b0 !
1#
#10
0#
0$
#15
1#
1$
#20
b1000 "
0#
#25
b1000 !
1#
#30
b1010 "
0#
#35
b10 !
1#
#40
b10 "
0#
#45
1#
#50
b110 "
0#
#55
b100 !
1#
#60
b1110 "
0#
#65
b1000 !
1#
#70
b1111 "
0#
#75
b1 !
1#
#80
b100 "
0#
#85
b100 !
1#
#90
b10 "
0#
#95
b0 !
0$
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
