$date
	Mon Oct  3 10:11:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4to1_tb $end
$var wire 1 ! f $end
$var reg 2 " s [1:0] $end
$var reg 4 # w [3:0] $end
$scope module ques1 $end
$var wire 2 $ s [1:0] $end
$var wire 4 % w [3:0] $end
$var wire 2 & i [1:0] $end
$var wire 1 ! f $end
$scope module stg0 $end
$var wire 1 ' s $end
$var wire 2 ( w [1:0] $end
$var reg 1 ) f $end
$upscope $end
$scope module stg1 $end
$var wire 1 * s $end
$var wire 2 + w [1:0] $end
$var reg 1 , f $end
$upscope $end
$scope module stg2 $end
$var wire 1 - s $end
$var wire 2 . w [1:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
0-
0,
b10 +
0*
0)
b0 (
0'
b0 &
b1000 %
b0 $
b1000 #
b0 "
0!
$end
#20
b10 &
b10 .
1,
1'
1*
b1 "
b1 $
#40
b0 &
b0 .
0,
0!
0'
0*
1-
b10 "
b10 $
#60
1!
b10 &
b10 .
1,
1'
1*
b11 "
b11 $
#80
b0 &
b0 .
0,
0!
b10 (
b0 +
0'
0*
0-
b10 #
b10 %
b0 "
b0 $
#100
1!
b1 &
b1 .
1)
1'
1*
b1 "
b1 $
#120
b0 &
b0 .
0)
0!
0'
0*
1-
b10 "
b10 $
#140
b1 &
b1 .
1)
1'
1*
b11 "
b11 $
#160
