

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Mon Aug 29 12:25:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  5.132 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       18|     1922|  0.101 us|  10.811 us|   18|  1922|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- loop_width  |       16|     1920|         3|          1|          1|  16 ~ 1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     89|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|      41|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      41|    193|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_4_fu_227_p2                     |         +|   0|  0|  12|          11|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_277                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_280                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_284                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1409_fu_221_p2             |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln1413_fu_233_p2               |        or|   0|  0|   2|           1|           1|
    |select_ln1435_1_fu_289_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln1435_2_fu_306_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln1435_3_fu_313_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln1435_4_fu_320_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln1435_5_fu_327_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln1435_fu_282_p3           |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  89|          37|          70|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_184_p4  |  14|          3|    1|          3|
    |ap_phi_mux_sof_phi_fu_195_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3          |   9|          2|   11|         22|
    |axi_data_V_fu_98              |   9|          2|   24|         48|
    |axi_last_V_fu_102             |   9|          2|    1|          2|
    |eol_reg_181                   |   9|          2|    1|          2|
    |j_fu_94                       |   9|          2|   11|         22|
    |s_axis_video_TDATA_blk_n      |   9|          2|    1|          2|
    |stream_in_blk_n               |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 104|         23|   54|        109|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_V_fu_98         |  24|   0|   24|          0|
    |axi_last_V_fu_102        |   1|   0|    1|          0|
    |eol_reg_181              |   1|   0|    1|          0|
    |icmp_ln1409_reg_385      |   1|   0|    1|          0|
    |j_fu_94                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|s_axis_video_TVALID       |   in|    1|        axis|                        s_axis_video_V_data_V|       pointer|
|s_axis_video_TDATA        |   in|   24|        axis|                        s_axis_video_V_data_V|       pointer|
|stream_in_din             |  out|   24|     ap_fifo|                                    stream_in|       pointer|
|stream_in_num_data_valid  |   in|    5|     ap_fifo|                                    stream_in|       pointer|
|stream_in_fifo_cap        |   in|    5|     ap_fifo|                                    stream_in|       pointer|
|stream_in_full_n          |   in|    1|     ap_fifo|                                    stream_in|       pointer|
|stream_in_write           |  out|    1|     ap_fifo|                                    stream_in|       pointer|
|sof_4                     |   in|    1|     ap_none|                                        sof_4|        scalar|
|axi_last_V_2              |   in|    1|     ap_none|                                 axi_last_V_2|        scalar|
|axi_data_V_2              |   in|   24|     ap_none|                                 axi_data_V_2|        scalar|
|trunc_ln6                 |   in|   11|   ap_stable|                                    trunc_ln6|        scalar|
|icmp_ln1435               |   in|    1|     ap_none|                                  icmp_ln1435|        scalar|
|icmp_ln1435_1             |   in|    1|     ap_none|                                icmp_ln1435_1|        scalar|
|s_axis_video_TREADY       |  out|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST        |   in|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP        |   in|    3|        axis|                        s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB        |   in|    3|        axis|                        s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER        |   in|    1|        axis|                        s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST        |   in|    1|        axis|                        s_axis_video_V_last_V|       pointer|
|s_axis_video_TID          |   in|    1|        axis|                          s_axis_video_V_id_V|       pointer|
|eol_out                   |  out|    1|      ap_vld|                                      eol_out|       pointer|
|eol_out_ap_vld            |  out|    1|      ap_vld|                                      eol_out|       pointer|
|axi_data_V_3_out          |  out|   24|      ap_vld|                             axi_data_V_3_out|       pointer|
|axi_data_V_3_out_ap_vld   |  out|    1|      ap_vld|                             axi_data_V_3_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+

