{
  "validation": {
    "syntax_valid": true,
    "language": "systemverilog",
    "ieee_compliant": true,
    "ieee_section": "IEEE 1800-2017 Section 6.16 - String data type"
  },
  "classification": {
    "is_bug": false,
    "category": "unsupported_feature",
    "reason": "StringType as module port is valid SystemVerilog but not yet supported in MooreToCore lowering",
    "related_issue": "https://github.com/llvm/circt/issues/8332"
  },
  "cross_tool_validation": {
    "note": "String type ports are simulation-only constructs, not synthesizable"
  },
  "minimization": {
    "original_lines": 26,
    "minimized_lines": 2,
    "reduction_ratio": 0.923
  }
}
