library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity full_adder is
    port (
        a, b, c_in : in std_logic;
        res, c_out : out std_logic
    );
end entity;

architecture full_adder_arch of full_adder is
begin
    res <= a xor b xor c_in;
    c_out <= (a and b) or (a and c_in) or (b and c_in);
end architecture;
