set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/status[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/status[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/status[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/status[3]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/status[4]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/status[5]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/status[6]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/status[7]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/status[8]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/status[9]}]


set_false_path -from [get_pins chipset/chipset_rst_n_ff_reg/C]
set_false_path -from [get_pins {virtual_buttons/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C}]
set_false_path -from [get_pins chipset/chipset_impl/mc_top/u_mig_7series_axi4/u_mig_7series_axi4_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg/C]

#connect_debug_port dbg_hub/clk [get_nets u_ila_1_CLK]



set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/D[4]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/D[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/D[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/D[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/D[3]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/D[5]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/D[6]}]
set_property MARK_DEBUG false [get_nets chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_rd_en_d]
set_property MARK_DEBUG false [get_nets chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_wr_en_i]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_data_in[3]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/D[7]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_data_in[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_data_in[10]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_data_in[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_data_in[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_data_in[4]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_data_in[5]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_data_in[6]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_data_in[7]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_data_in[9]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_data_in[8]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[3]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[0]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/Lcr_reg_n_0_[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[1]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[2]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[6]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[7]_i_1_n_0}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr[7]_i_2_n_0}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/Lcr_reg_n_0_[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/Lcr_reg_n_0_[5]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/Lcr_reg_n_0_[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/Lcr_reg_n_0_[6]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/lsr_reg_n_0_[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/lsr_reg_n_0_[7]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/Lcr_reg_n_0_[7]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/Lcr_reg_n_0_[4]}]



set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Q[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Q[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Q[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Q[3]}]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_868]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_859]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_864]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_860]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_869]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_867]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_863]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_861]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_858]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_862]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_857]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_856]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_866]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_877]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_881]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_879]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_883]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_873]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_880]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_875]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_874]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_876]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_878]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_872]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_871]
set_property MARK_DEBUG false [get_nets chip/tile0/l15/l15/pipeline_n_870]

set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/rx_fifo_count[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/rx_fifo_count[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/rx_fifo_count[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/uart_16550/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/rx_fifo_count[3]}]







set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][6]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][2]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][0]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][1]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][15]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][16]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][13]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][19]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][20]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][17]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][18]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][14]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][3]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][4]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][5]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][11]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][12]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][7]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][8]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][63]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][29]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][30]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][23]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][24]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][21]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][27]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][28]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][25]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][26]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][22]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][9]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/decoded_instruction[result][10]}]






set_property MARK_DEBUG true [get_nets sd_cd_IBUF]


set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[7]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[3]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[4]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[5]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[18]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[19]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[16]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[17]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[14]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[15]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[12]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[26]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[27]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[24]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[25]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[22]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[23]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[20]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[30]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[31]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[28]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[29]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[21]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[13]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[6]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[9]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[8]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[10]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[11]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[12]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/rom_data_ptr_ff[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/rom_data_ptr_ff[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/rom_data_ptr_ff[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/rom_data_ptr_ff[3]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[27]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[3]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[13]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[11]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[17]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[15]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[1]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[5]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[29]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[33]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[31]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[21]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[19]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[25]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[23]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[45]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[43]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[47]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[49]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[37]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[35]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[41]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[39]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[59]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[63]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[61]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[51]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[55]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[57]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[53]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[8]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[9]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[7]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[0]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[14]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[12]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[18]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[16]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[2]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[4]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[6]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[30]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[28]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[34]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[32]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[22]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[20]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[26]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[24]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[46]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[44]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[48]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[50]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[38]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[36]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[42]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[40]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[60]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[62]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[52]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[56]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[58]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[54]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/processor_router_data_noc1[10]}]







set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/sdc_controller/cmd_serial_host0/p_2_in[127]}]
set_property MARK_DEBUG false [get_nets chipset/chipset_impl/piton_sd_top/sdc_controller/cmd_serial_host0/cmd_out_o_reg_reg_n_0]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/sdc_controller/sd_data_serial_host0/DAT_dat_o_reg_reg_n_0_[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/sdc_controller/sd_data_serial_host0/DAT_dat_o_reg_reg_n_0_[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/sdc_controller/sd_data_serial_host0/DAT_dat_o_reg_reg_n_0_[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/sdc_controller/sd_data_serial_host0/DAT_dat_o_reg_reg_n_0_[3]}]



connect_debug_port u_ila_1/clk [get_nets [list u_ila_1_sd_sys_clk]]

connect_debug_port u_ila_0/probe48 [get_nets [list uart_boot_en]]
connect_debug_port u_ila_1/probe0 [get_nets [list sd_cd_IBUF]]




set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[29]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[19]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[15]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[28]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[16]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[18]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[14]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[24]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[26]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[13]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[23]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[20]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[22]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[27]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[30]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[17]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[25]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[21]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[2]}]
set_property MARK_DEBUG false [get_nets chipset/chipset_impl/piton_sd_top/s_wb_stb_i]
set_property MARK_DEBUG false [get_nets chipset/chipset_impl/piton_sd_top/sd_int_data]
set_property MARK_DEBUG false [get_nets chipset/chipset_impl/piton_sd_top/sd_int_cmd]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[6]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[11]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/m_wb_dat_i[31]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[5]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[7]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[10]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[4]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[3]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[8]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/piton_sd_top/s_wb_adr_i[9]}]




connect_debug_port u_ila_0/probe65 [get_nets [list {chipset/chipset_impl/uart_packet_filter/flit_buffer_0_reg[42]_i_1__0_n_0}]]



connect_debug_port u_ila_1/probe0 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[0]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[1]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[2]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[3]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[4]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[5]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[6]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[7]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[8]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[9]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[10]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[11]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[12]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[13]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[14]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[15]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[16]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[17]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[18]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[19]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[20]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[21]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[22]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[23]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[24]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[25]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[26]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[27]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[28]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[29]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[30]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RDATA[31]}]]
connect_debug_port u_ila_1/probe1 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[0]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[1]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[2]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[3]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[4]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[5]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[6]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[7]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[8]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[9]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[10]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARADDR[11]}]]
connect_debug_port u_ila_1/probe2 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARREADY]]
connect_debug_port u_ila_1/probe3 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_ARVALID]]
connect_debug_port u_ila_1/probe4 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RREADY]]
connect_debug_port u_ila_1/probe5 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0_M02_AXI_RVALID]]
connect_debug_port u_ila_2/probe0 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[0]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[1]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[2]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[3]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[4]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[5]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[6]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[7]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[8]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[9]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[10]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[11]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[12]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[13]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[14]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[15]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[16]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[17]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[18]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[19]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[20]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[21]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[22]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[23]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[24]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[25]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[26]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[27]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[28]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[29]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[30]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[31]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[32]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[33]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[34]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[35]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[36]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[37]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[38]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[39]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[40]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[41]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[42]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[43]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[44]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[45]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[46]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[47]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[48]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[49]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[50]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[51]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[52]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[53]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[54]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[55]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[56]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[57]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[58]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[59]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[60]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[61]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[62]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/axi_interconnect_0/s04_couplers_to_xbar_ARADDR[63]}]]





set_property MARK_DEBUG false [get_nets chipset/chipset_impl/mc_top/chipset_rst_n_ff]
set_property MARK_DEBUG false [get_nets chipset/chipset_impl/init_calib_complete_ff]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[39]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[31]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[3]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[15]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[19]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[23]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[27]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[35]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[43]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[47]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[9]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[31]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[35]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[39]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[43]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[47]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[51]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[55]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[59]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[63]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[27]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[23]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[19]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[15]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[11]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[3]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[63]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[59]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[55]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[51]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[9]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[11]}]
set_property MARK_DEBUG false [get_nets chipset/chipset_impl/mc_top/noc_axi4_bridge_init_done]
set_property MARK_DEBUG false [get_nets chipset/chipset_impl/uart_top/atg_uart_init/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/s_axi_aresetn]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[42]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[34]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[18]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[2]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[6]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[14]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[22]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[26]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[30]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[38]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[46]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[30]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[34]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[38]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[42]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[46]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[50]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[54]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[58]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[62]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[26]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[22]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[18]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[14]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[10]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[6]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[2]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[62]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[58]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[54]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[50]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[10]}]
set_property MARK_DEBUG false [get_nets chipset/chipset_impl/uart_top/uart_mux/test_start]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[45]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[13]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[5]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[1]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[49]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[53]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[57]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[61]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[1]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[5]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[8]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[13]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[17]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[21]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[25]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[29]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[33]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[37]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[41]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[45]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[49]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[53]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[57]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[61]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[41]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[37]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[33]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[29]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[25]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[21]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[17]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[8]}]
set_property MARK_DEBUG false [get_nets chipset/chipset_impl/uart_top/uart_mux/reader_stop]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[28]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[0]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[4]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[7]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[12]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[16]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[20]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[24]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[32]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[36]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[40]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[44]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[48]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[52]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[56]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_0][63]_0[60]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[0]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[4]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[7]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[12]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[16]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[20]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[24]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[28]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[32]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[36]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[40]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[44]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[48]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[52]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[56]}]
set_property MARK_DEBUG false [get_nets {chip/tile0/g_ariane_core.core/ariane/i_cache_subsystem/i_adapter/i_rtrn_fifo/i_fifo_v3/mem_q_reg[0][l15_data_1][63]_0[60]}]
connect_debug_port u_ila_0/probe6 [get_nets [list {chipset/chipset_impl/uart_top/core_axi_rdata[0]} {chipset/chipset_impl/uart_top/core_axi_rdata[1]} {chipset/chipset_impl/uart_top/core_axi_rdata[2]} {chipset/chipset_impl/uart_top/core_axi_rdata[3]} {chipset/chipset_impl/uart_top/core_axi_rdata[4]} {chipset/chipset_impl/uart_top/core_axi_rdata[5]} {chipset/chipset_impl/uart_top/core_axi_rdata[6]} {chipset/chipset_impl/uart_top/core_axi_rdata[7]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list chipset/chipset_impl/uart_top/core_axi_arready]]
connect_debug_port u_ila_0/probe14 [get_nets [list chipset/chipset_impl/uart_top/core_axi_arvalid]]
connect_debug_port u_ila_0/probe15 [get_nets [list chipset/chipset_impl/uart_top/core_axi_rready]]
connect_debug_port u_ila_0/probe16 [get_nets [list chipset/chipset_impl/uart_top/core_axi_rvalid]]
connect_debug_port u_ila_0/probe18 [get_nets [list chipset/chipset_impl/uart_top/s_axi_arvalid]]
connect_debug_port u_ila_0/probe19 [get_nets [list chipset/chipset_impl/uart_top/s_axi_rready]]

connect_debug_port u_ila_0/probe14 [get_nets [list chipset/chipset_impl/uart_top/noc_axilite_bridge/s_axi_rready]]





set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[7]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[2]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[0]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[1]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[11]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[13]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[14]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[12]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[3]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[4]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[5]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[6]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[8]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[19]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[21]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[22]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[20]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[15]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[17]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[27]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[29]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[30]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[28]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[23]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[25]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[35]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[37]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[38]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[36]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[31]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[33]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[39]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[41]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[40]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[34]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[32]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[26]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[24]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[18]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[16]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[9]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[10]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[14]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[2]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[0]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[1]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[3]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[13]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[15]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[16]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[4]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[5]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[6]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[7]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[8]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[11]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[21]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[23]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[24]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[22]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[17]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[19]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[29]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[31]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[32]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[30]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[25]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[27]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[37]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[39]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[40]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[38]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[33]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[35]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[41]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[36]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[34]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[28]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[26]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[20]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[18]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[12]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[9]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[10]}]

set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_AWVALID]
set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_ARREADY]
set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_ARVALID]
set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_AWREADY]
set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_BREADY]
set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_BVALID]
set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RLAST]
set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RREADY]
set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RVALID]
set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WLAST]
set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WREADY]
set_property MARK_DEBUG true [get_nets chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WVALID]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[3]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[4]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[5]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[6]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[7]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[8]}]

set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[14]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[10]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[31]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[30]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[26]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[27]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[28]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[29]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[22]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[23]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[24]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[25]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[11]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[12]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[13]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[9]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[15]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[16]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[17]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[18]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[19]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[20]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/uart_top/s_axi_rdata[21]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[7]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[3]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[0]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[1]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[2]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[4]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[5]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[6]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[8]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[9]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[10]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[11]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[12]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[13]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[14]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[15]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[16]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[17]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[18]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[19]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[20]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[21]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[22]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[23]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[24]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[25]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[26]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[27]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[28]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[29]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[30]}]
set_property MARK_DEBUG true [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[31]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[15]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[21]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[22]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[19]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[20]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[17]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[18]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[16]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[13]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[14]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[11]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[12]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[3]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[4]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[5]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[6]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[7]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[8]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[9]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[10]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[25]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[23]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[24]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[41]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[39]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[40]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[26]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[27]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[28]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[29]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[30]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[31]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[33]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[35]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[37]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[38]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[36]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[34]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_MM2S_araddr[32]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[14]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[0]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[1]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[20]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[21]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[18]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[19]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[16]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[17]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[15]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[12]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[13]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[2]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[3]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[4]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[5]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[6]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[7]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[8]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[9]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[10]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[11]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[24]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[22]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[23]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[40]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[41]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[38]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[39]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[25]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[26]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[27]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[28]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[29]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[30]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[32]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[34]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[36]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[37]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[35]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[33]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_S2MM_awaddr[31]}]

set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[32]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[33]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[34]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[35]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[36]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[37]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[38]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[39]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[40]}]
set_property MARK_DEBUG false [get_nets {chipset/chipset_impl/mc_top/m_axi_araddr[41]}]






connect_debug_port u_ila_0/clk [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0/inst/xpcs/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out]]
connect_debug_port u_ila_0/probe0 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TKEEP[0]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TKEEP[1]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TKEEP[2]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TKEEP[3]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TKEEP[4]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TKEEP[5]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TKEEP[6]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TKEEP[7]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[0]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[1]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[2]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[3]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[4]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[5]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[6]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[7]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[8]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[9]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[10]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[11]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[12]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[13]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[14]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[15]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[16]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[17]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[18]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[19]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[20]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[21]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[22]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[23]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[24]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[25]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[26]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[27]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[28]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[29]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[30]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[31]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[32]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[33]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[34]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[35]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[36]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[37]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[38]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[39]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[40]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[41]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[42]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[43]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[44]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[45]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[46]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[47]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[48]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[49]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[50]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[51]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[52]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[53]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[54]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[55]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[56]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[57]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[58]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[59]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[60]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[61]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[62]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TDATA[63]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_ARBURST[0]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_ARBURST[1]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_AWBURST[0]}]]
connect_debug_port u_ila_0/probe4 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_BRESP[0]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_BRESP[1]}]]
connect_debug_port u_ila_0/probe5 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_AWSIZE[1]}]]
connect_debug_port u_ila_0/probe6 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_ARCACHE[0]}]]
connect_debug_port u_ila_0/probe7 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[0]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[1]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[2]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[3]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[4]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[5]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[6]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[7]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[8]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[9]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[10]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[11]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[12]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[13]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[14]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[15]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[16]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[17]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[18]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[19]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[20]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[21]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[22]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[23]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[24]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[25]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[26]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[27]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[28]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[29]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[30]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RDATA[31]}]]
connect_debug_port u_ila_0/probe8 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RRESP[0]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RRESP[1]}]]
connect_debug_port u_ila_0/probe9 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[0]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[1]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[2]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[3]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[4]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[5]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[6]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[7]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[8]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[9]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[10]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[11]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[12]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[13]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[14]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[15]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[16]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[17]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[18]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[19]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[20]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[21]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[22]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[23]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[24]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[25]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[26]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[27]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[28]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[29]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[30]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WDATA[31]}]]
connect_debug_port u_ila_0/probe10 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WSTRB[0]}]]
connect_debug_port u_ila_0/probe11 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[6]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[7]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[8]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[9]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[10]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[11]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[12]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[13]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[14]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[15]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[16]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[17]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[18]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[19]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[20]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[21]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[22]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[23]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[24]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[25]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[26]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[27]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[28]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[29]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[30]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[31]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[32]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[33]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[34]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[35]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[36]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[37]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[38]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[39]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[40]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_araddr[41]}]]
connect_debug_port u_ila_0/probe12 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[4]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[6]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[7]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[8]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[9]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[10]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[11]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[12]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[13]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[14]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[15]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[16]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[17]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[18]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[19]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[20]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[21]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[22]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[23]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[24]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[25]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[26]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[27]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[28]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[29]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[30]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[31]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[32]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[33]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[34]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[35]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[36]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[37]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[38]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[39]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[40]} {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_awaddr[41]}]]
connect_debug_port u_ila_0/probe13 [get_nets [list {chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_ARLEN[0]}]]
connect_debug_port u_ila_0/probe14 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TLAST]]
connect_debug_port u_ila_0/probe15 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0_m_axis_rx_TVALID]]
connect_debug_port u_ila_0/probe16 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_ARREADY]]
connect_debug_port u_ila_0/probe17 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_ARVALID]]
connect_debug_port u_ila_0/probe18 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_AWREADY]]
connect_debug_port u_ila_0/probe19 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_AWVALID]]
connect_debug_port u_ila_0/probe20 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_BREADY]]
connect_debug_port u_ila_0/probe21 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_BVALID]]
connect_debug_port u_ila_0/probe22 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RLAST]]
connect_debug_port u_ila_0/probe23 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RREADY]]
connect_debug_port u_ila_0/probe24 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_RVALID]]
connect_debug_port u_ila_0/probe25 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WLAST]]
connect_debug_port u_ila_0/probe26 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WREADY]]
connect_debug_port u_ila_0/probe27 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series_M_AXI_SG_WVALID]]
connect_debug_port u_ila_0/probe28 [get_nets [list chipset/chipset_impl/mc_top/axi_xbar_block_design_wrapper/axi_cross_bare_block_design_i/hier_nic_10g_7series/axi_10g_ethernet_0/m_axis_rx_tuser]]
connect_debug_port u_ila_1/clk [get_nets [list chipset/qdrii_clk_to_66/inst/clk_out1]]

connect_debug_port u_ila_0/probe1 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][0]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][2]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][3]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][4]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][5]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][6]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][7]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][8]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][9]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][10]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][11]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][12]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][13]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][14]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][15]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][16]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][17]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][18]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][19]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][20]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][21]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][22]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][23]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][24]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][25]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][26]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][27]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][28]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][29]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][30]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/fetch_entry_if_id[instruction][31]}]]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list chipset/qdrii_clk_to_66/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][0]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][1]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][2]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][3]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][4]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][5]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][6]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][7]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][8]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][9]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][10]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][11]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][12]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][13]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][14]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][15]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][16]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][17]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][18]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][19]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][20]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][21]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][22]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][23]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][24]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][25]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][26]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][27]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][28]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][29]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][30]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][31]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][32]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][33]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][34]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][35]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][36]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][37]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][38]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][39]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][40]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][41]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][42]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][43]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][44]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][45]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][46]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][47]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][48]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][49]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][50]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][51]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][52]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][53]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][54]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][55]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][56]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][57]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][58]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][59]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][60]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][61]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][62]} {chip/tile0/g_ariane_core.core/ariane/fetch_entry_if_id[address][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 31 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][1]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][2]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][3]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][4]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][5]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][6]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][7]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][8]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][9]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][10]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][11]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][12]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][13]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][14]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][15]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][16]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][17]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][18]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][19]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][20]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][21]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][22]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][23]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][24]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][25]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][26]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][27]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][28]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][29]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][30]} {chip/tile0/g_ariane_core.core/ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_entry_if_id[instruction][31]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list chipset/chipset_impl/mc_top/u_mig_7series_axi4/u_mig_7series_axi4_mig/u_ddr3_infrastructure/CLK]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 1 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list chipset/chipset_impl/init_calib_complete_f]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list chipset/chipset_impl/init_calib_complete_ff]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets io_clk]
