GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\src\gate_level_seq.vhd'
Analyzing entity 'gate_level_seq'("C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\src\gate_level_seq.vhd":4)
Analyzing architecture 'behavioral'("C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\src\gate_level_seq.vhd":11)
Analyzing VHDL file 'C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\src\gate_level_seq_rst.vhd'
Analyzing entity 'gate_level_seq_rst'("C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\src\gate_level_seq_rst.vhd":4)
Analyzing architecture 'behavioral'("C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\src\gate_level_seq_rst.vhd":11)
Analyzing VHDL file 'C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\src\gate_level_seq_rst_pipe.vhd'
Analyzing entity 'gate_level_seq_rst_pipe'("C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\src\gate_level_seq_rst_pipe.vhd":4)
Analyzing architecture 'behavioral'("C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\src\gate_level_seq_rst_pipe.vhd":11)
Processing 'gate_level_seq_rst_pipe(Behavioral)'("C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\src\gate_level_seq_rst_pipe.vhd":4)
NOTE  (EX0101) : Current top module is "gate_level_seq_rst_pipe"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\impl\gwsynthesis\sequential_design.vg" completed
[100%] Generate report file "C:\Users\yusuf\Desktop\FPGA\Projects\sequential_design\impl\gwsynthesis\sequential_design_syn.rpt.html" completed
GowinSynthesis finish
