// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLXbar_24(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_out_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        auto_in_a_valid_0 = auto_in_a_valid;
  wire [2:0]  auto_in_a_bits_opcode_0 = auto_in_a_bits_opcode;
  wire [8:0]  auto_in_a_bits_address_0 = auto_in_a_bits_address;
  wire [31:0] auto_in_a_bits_data_0 = auto_in_a_bits_data;
  wire        auto_in_d_ready_0 = auto_in_d_ready;
  wire        auto_out_1_a_ready_0 = auto_out_1_a_ready;
  wire        auto_out_1_d_valid_0 = auto_out_1_d_valid;
  wire [2:0]  auto_out_1_d_bits_opcode_0 = auto_out_1_d_bits_opcode;
  wire [31:0] auto_out_1_d_bits_data_0 = auto_out_1_d_bits_data;
  wire        auto_out_0_a_ready_0 = auto_out_0_a_ready;
  wire        auto_out_0_d_valid_0 = auto_out_0_d_valid;
  wire [2:0]  auto_out_0_d_bits_opcode_0 = auto_out_0_d_bits_opcode;
  wire [1:0]  auto_out_0_d_bits_param_0 = auto_out_0_d_bits_param;
  wire [1:0]  auto_out_0_d_bits_size_0 = auto_out_0_d_bits_size;
  wire        auto_out_0_d_bits_source_0 = auto_out_0_d_bits_source;
  wire        auto_out_0_d_bits_sink_0 = auto_out_0_d_bits_sink;
  wire        auto_out_0_d_bits_denied_0 = auto_out_0_d_bits_denied;
  wire [31:0] auto_out_0_d_bits_data_0 = auto_out_0_d_bits_data;
  wire        auto_out_0_d_bits_corrupt_0 = auto_out_0_d_bits_corrupt;
  wire        requestCIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestCIO_0_1 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        requestBOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire        requestBOI_1_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire        requestDOI_1_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire        beatsBO_opdata = 1'h1;	// src/main/scala/tilelink/Edges.scala:98:28
  wire        beatsBO_opdata_1 = 1'h1;	// src/main/scala/tilelink/Edges.scala:98:28
  wire        auto_in_a_bits_source = 1'h0;
  wire        auto_in_a_bits_corrupt = 1'h0;
  wire        auto_in_d_bits_source = 1'h0;
  wire        auto_out_1_a_bits_source = 1'h0;
  wire        auto_out_1_a_bits_corrupt = 1'h0;
  wire        auto_out_1_d_bits_source = 1'h0;
  wire        auto_out_1_d_bits_sink = 1'h0;
  wire        auto_out_1_d_bits_denied = 1'h0;
  wire        auto_out_1_d_bits_corrupt = 1'h0;
  wire        auto_out_0_a_bits_source = 1'h0;
  wire        auto_out_0_a_bits_corrupt = 1'h0;
  wire        nodeIn_a_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeOut_a_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_bits_source = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_0_a_bits_source = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_a_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        out_0_a_bits_source = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_source = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_d_bits_source = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_d_bits_sink = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_d_bits_denied = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_d_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        beatsAI_decode = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire        beatsAI_0 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire        beatsBO_decode = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire        beatsBO_0 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire        beatsBO_decode_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire        beatsBO_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire        beatsCI_decode = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire        beatsCI_opdata = 1'h0;	// src/main/scala/tilelink/Edges.scala:103:36
  wire        beatsCI_0 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire        beatsDO_decode = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire        beatsDO_0 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire        beatsDO_decode_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:221:59
  wire        beatsDO_1 = 1'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire        portsAOI_filtered_0_bits_source = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_source = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsAOI_filtered_1_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_0_bits_source = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_0_bits_source = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsBIO_filtered_1_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_source = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_source = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsCOI_filtered_1_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_0_bits_source = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_0_bits_sink = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_0_bits_denied = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsDIO_filtered_1_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_0_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_0_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_0_bits_sink = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_ready = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_valid = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        portsEOI_filtered_1_bits_sink = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        maskedBeats_0 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire        maskedBeats_1 = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:82:69
  wire        initBeats = 1'h0;	// src/main/scala/tilelink/Arbiter.scala:84:44
  wire [2:0]  auto_in_a_bits_param = 3'h0;
  wire [2:0]  auto_out_1_a_bits_param = 3'h0;
  wire [2:0]  auto_out_0_a_bits_param = 3'h0;
  wire [2:0]  nodeIn_a_bits_param = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeOut_a_bits_param = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_a_bits_param = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  in_0_a_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  out_0_a_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_1_a_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  portsAOI_filtered_0_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsAOI_filtered_1_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsBIO_filtered_1_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_0_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_1_bits_opcode = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  portsCOI_filtered_1_bits_param = 3'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  auto_in_a_bits_size = 2'h2;
  wire [1:0]  auto_out_1_a_bits_size = 2'h2;
  wire [1:0]  auto_out_1_d_bits_size = 2'h2;
  wire [1:0]  auto_out_0_a_bits_size = 2'h2;
  wire [1:0]  nodeIn_a_bits_size = 2'h2;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeOut_a_bits_size = 2'h2;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  x1_nodeOut_a_bits_size = 2'h2;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  x1_nodeOut_d_bits_size = 2'h2;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  in_0_a_bits_size = 2'h2;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  out_0_a_bits_size = 2'h2;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_1_a_bits_size = 2'h2;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_1_d_bits_size = 2'h2;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  portsAOI_filtered_0_bits_size = 2'h2;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsAOI_filtered_1_bits_size = 2'h2;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_1_0_bits_size = 2'h2;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  auto_in_a_bits_mask = 4'hF;
  wire [3:0]  auto_out_1_a_bits_mask = 4'hF;
  wire [3:0]  auto_out_0_a_bits_mask = 4'hF;
  wire [3:0]  nodeIn_a_bits_mask = 4'hF;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  nodeOut_a_bits_mask = 4'hF;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  x1_nodeOut_a_bits_mask = 4'hF;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  in_0_a_bits_mask = 4'hF;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [3:0]  out_0_a_bits_mask = 4'hF;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  out_1_a_bits_mask = 4'hF;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [3:0]  portsAOI_filtered_0_bits_mask = 4'hF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsAOI_filtered_1_bits_mask = 4'hF;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  auto_out_1_d_bits_param = 2'h0;
  wire [1:0]  x1_nodeOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  out_1_d_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  portsBIO_filtered_0_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_0_bits_size = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_1_0_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsBIO_filtered_1_0_bits_size = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsCOI_filtered_0_bits_size = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsCOI_filtered_1_bits_size = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [1:0]  portsDIO_filtered_1_0_bits_param = 2'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_0_bits_data = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsBIO_filtered_1_0_bits_data = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsCOI_filtered_0_bits_data = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] portsCOI_filtered_1_bits_data = 32'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  portsBIO_filtered_0_bits_address = 9'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  portsBIO_filtered_1_0_bits_address = 9'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  portsCOI_filtered_0_bits_address = 9'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  portsCOI_filtered_1_bits_address = 9'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_0_bits_mask = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [3:0]  portsBIO_filtered_1_0_bits_mask = 4'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_a_valid = auto_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_a_bits_opcode = auto_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]  nodeIn_a_bits_address = auto_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_a_bits_data = auto_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_ready = auto_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        x1_nodeOut_a_ready = auto_out_1_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  x1_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] x1_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        x1_nodeOut_d_valid = auto_out_1_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  x1_nodeOut_d_bits_opcode = auto_out_1_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] x1_nodeOut_d_bits_data = auto_out_1_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_ready = auto_out_0_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [8:0]  nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_valid = auto_out_0_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  nodeOut_d_bits_opcode = auto_out_0_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_d_bits_param = auto_out_0_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  nodeOut_d_bits_size = auto_out_0_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_source = auto_out_0_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_sink = auto_out_0_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_denied = auto_out_0_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] nodeOut_d_bits_data = auto_out_0_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        nodeOut_d_bits_corrupt = auto_out_0_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        in_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_a_valid = nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  in_0_a_bits_opcode = nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  in_0_a_bits_address = nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] in_0_a_bits_data = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_d_ready = nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        in_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  in_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  auto_in_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_d_bits_param_0 = nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  in_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  auto_in_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_d_bits_sink_0 = nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_d_bits_denied_0 = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] in_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] auto_in_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        in_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        auto_in_d_bits_corrupt_0 = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        out_0_a_ready = nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_0_a_valid_0 = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_0_a_bits_opcode_0 = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [8:0]  out_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [8:0]  auto_out_0_a_bits_address_0 = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] out_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] auto_out_0_a_bits_data_0 = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_0_d_ready_0 = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_0_d_valid = nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_0_d_bits_opcode = nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_0_d_bits_param = nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  out_0_d_bits_size = nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_d_bits_source = nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_d_bits_sink = nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_d_bits_denied = nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] out_0_d_bits_data = nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_0_d_bits_corrupt = nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_ready = x1_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        out_1_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_a_valid_0 = x1_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  out_1_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  auto_out_1_a_bits_opcode_0 = x1_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [6:0]  auto_out_1_a_bits_address_0 = x1_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] out_1_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] auto_out_1_a_bits_data_0 = x1_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        auto_out_1_d_ready_0 = x1_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        out_1_d_valid = x1_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  out_1_d_bits_opcode = x1_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] out_1_d_bits_data = x1_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeIn_a_ready = in_0_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  portsAOI_filtered_0_bits_opcode = in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  portsAOI_filtered_1_bits_opcode = in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [8:0]  portsAOI_filtered_0_bits_address = in_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [8:0]  portsAOI_filtered_1_bits_address = in_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_0_bits_data = in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] portsAOI_filtered_1_bits_data = in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign nodeIn_d_valid = in_0_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_opcode = in_0_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_param = in_0_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_size = in_0_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_sink = in_0_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_denied = in_0_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_data = in_0_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign nodeIn_d_bits_corrupt = in_0_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        portsAOI_filtered_0_ready = out_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsAOI_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeOut_a_valid = out_0_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_opcode = out_0_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_address = out_0_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign nodeOut_a_bits_data = out_0_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        portsDIO_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign nodeOut_d_ready = out_0_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        portsDIO_filtered_0_valid = out_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_0_bits_opcode = out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_0_bits_param = out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [1:0]  portsDIO_filtered_0_bits_size = out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_0_bits_source = out_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_0_bits_sink = out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_0_bits_denied = out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [31:0] portsDIO_filtered_0_bits_data = out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsDIO_filtered_0_bits_corrupt = out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsAOI_filtered_1_ready = out_1_a_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        portsAOI_filtered_1_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign x1_nodeOut_a_valid = out_1_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_opcode = out_1_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_data = out_1_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        portsDIO_filtered_1_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign x1_nodeOut_d_ready = out_1_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        portsDIO_filtered_1_0_valid = out_1_d_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [2:0]  portsDIO_filtered_1_0_bits_opcode = out_1_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [31:0] portsDIO_filtered_1_0_bits_data = out_1_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [8:0]  out_1_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign x1_nodeOut_a_bits_address = out_1_a_bits_address[6:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19, :217:41
  wire [4:0]  _GEN = in_0_a_bits_address[6:2] ^ 5'h11;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/Xbar.scala:155:18
  wire        requestAIO_0_0 =
    in_0_a_bits_address[8:6] == 3'h0
    | {in_0_a_bits_address[8:7], _GEN[4:2], _GEN[0]} == 6'h0
    | {in_0_a_bits_address[8:7], in_0_a_bits_address[6:3] ^ 4'hB} == 6'h0
    | {in_0_a_bits_address[8:7], ~(in_0_a_bits_address[6:5])} == 4'h0
    | {in_0_a_bits_address[8], ~(in_0_a_bits_address[7])} == 2'h0
    | in_0_a_bits_address[8];	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestAIO_0_1 =
    {in_0_a_bits_address[8:7],
     in_0_a_bits_address[6:4] ^ 3'h4,
     in_0_a_bits_address[2]} == 6'h0
    | {in_0_a_bits_address[8:7], in_0_a_bits_address[6:3] ^ 4'hA} == 6'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:155:18, :287:92, :303:107
  wire        requestDOI_0_0 = ~out_0_d_bits_source;	// src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Xbar.scala:212:19
  wire        beatsAI_opdata = ~(in_0_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire        beatsDO_opdata = out_0_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire        beatsDO_opdata_1 = out_1_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  assign out_0_a_valid = portsAOI_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_opcode = portsAOI_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_address = portsAOI_filtered_0_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_0_a_bits_data = portsAOI_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_valid = portsAOI_filtered_1_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_opcode = portsAOI_filtered_1_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_address = portsAOI_filtered_1_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_a_bits_data = portsAOI_filtered_1_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign portsAOI_filtered_0_valid = in_0_a_valid & requestAIO_0_0;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  assign portsAOI_filtered_1_valid = in_0_a_valid & requestAIO_0_1;	// src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24, :351:40
  assign in_0_a_ready =
    requestAIO_0_0 & portsAOI_filtered_0_ready | requestAIO_0_1
    & portsAOI_filtered_1_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:155:18, :303:107, :348:24
  assign out_0_d_ready = portsDIO_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign out_1_d_ready = portsDIO_filtered_1_0_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  reg         beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = ~beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        latch = idle & in_0_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  readys_valid = {portsDIO_filtered_1_0_valid, portsDIO_filtered_0_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :68:51, src/main/scala/tilelink/Xbar.scala:348:24
  reg  [1:0]  readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [3:0]  readys_filter = {readys_valid & ~readys_mask, readys_valid};	// src/main/scala/tilelink/Arbiter.scala:21:23, :23:23, :24:{21,28,30}
  wire [3:0]  readys_unready =
    {readys_mask[1],
     readys_filter[3] | readys_mask[0],
     readys_filter[2:1] | readys_filter[3:2]};	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:21, :25:58, src/main/scala/util/package.scala:254:{43,48}
  wire [1:0]  readys_readys = ~(readys_unready[3:2] & readys_unready[1:0]);	// src/main/scala/tilelink/Arbiter.scala:25:58, :26:{18,29,39,48}
  wire        readys_0 = readys_readys[0];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        readys_1 = readys_readys[1];	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:{27,76}
  wire        winner_0 = readys_0 & portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        winner_1 = readys_1 & portsDIO_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:68:27, :71:{27,69}, src/main/scala/tilelink/Xbar.scala:348:24
  wire        prefixOR_1 = winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48
  wire        _in_0_d_valid_T = portsDIO_filtered_0_valid | portsDIO_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:348:24
  `ifndef SYNTHESIS	// src/main/scala/tilelink/Arbiter.scala:22:12
    always @(posedge clock) begin	// src/main/scala/tilelink/Arbiter.scala:22:12
      if (~reset & readys_valid != readys_valid) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :22:{12,19}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $error("Assertion failed\n    at Arbiter.scala:22 assert (valid === valids)\n");	// src/main/scala/tilelink/Arbiter.scala:22:12
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:22:12
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:22:12
      end
      if (~reset & ~(~prefixOR_1 | ~winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :76:48, :77:{13,56,59,62}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// src/main/scala/tilelink/Arbiter.scala:77:13
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:77:13
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:77:13
      end
      if (~reset & ~(~_in_0_d_valid_T | winner_0 | winner_1)) begin	// src/main/scala/tilelink/Arbiter.scala:71:27, :77:13, :79:{14,15,31,36,54}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// src/main/scala/tilelink/Arbiter.scala:79:14
        if (`STOP_COND_)	// src/main/scala/tilelink/Arbiter.scala:79:14
          $fatal;	// src/main/scala/tilelink/Arbiter.scala:79:14
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:27, :88:26, :89:25
  wire        allowed_0 = idle ? readys_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  wire        allowed_1 = idle ? readys_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :68:27, :88:26, :92:24
  assign portsDIO_filtered_0_ready = in_0_d_ready & allowed_0;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign portsDIO_filtered_1_0_ready = in_0_d_ready & allowed_1;	// src/main/scala/tilelink/Arbiter.scala:92:24, :94:31, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_valid =
    idle
      ? _in_0_d_valid_T
      : state_0 & portsDIO_filtered_0_valid | state_1 & portsDIO_filtered_1_0_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_corrupt = muxState_0 & portsDIO_filtered_0_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_data =
    (muxState_0 ? portsDIO_filtered_0_bits_data : 32'h0)
    | (muxState_1 ? portsDIO_filtered_1_0_bits_data : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_denied = muxState_0 & portsDIO_filtered_0_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_sink = muxState_0 & portsDIO_filtered_0_bits_sink;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        in_0_d_bits_source = muxState_0 & portsDIO_filtered_0_bits_source;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_size =
    (muxState_0 ? portsDIO_filtered_0_bits_size : 2'h0) | {muxState_1, 1'h0};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_param = muxState_0 ? portsDIO_filtered_0_bits_param : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign in_0_d_bits_opcode =
    (muxState_0 ? portsDIO_filtered_0_bits_opcode : 3'h0)
    | (muxState_1 ? portsDIO_filtered_1_0_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  always @(posedge clock) begin
    if (reset) begin
      beatsLeft <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask <= 2'h3;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
    end
    else begin
      beatsLeft <= ~latch & beatsLeft - (in_0_d_ready & in_0_d_valid);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :62:24, :85:{23,52}, src/main/scala/tilelink/Xbar.scala:155:18
      if (latch & (|readys_valid)) begin	// src/main/scala/tilelink/Arbiter.scala:21:23, :27:{18,27}, :62:24
        automatic logic [1:0] _readys_mask_T = readys_readys & readys_valid;	// src/main/scala/tilelink/Arbiter.scala:21:23, :26:18, :28:29
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, src/main/scala/util/package.scala:245:{43,53}
      end
      state_0 <= muxState_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
      state_1 <= muxState_1;	// src/main/scala/tilelink/Arbiter.scala:88:26, :89:25
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:0];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        beatsLeft = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/tilelink/Arbiter.scala:60:30
        readys_mask = _RANDOM[/*Zero width*/ 1'b0][2:1];	// src/main/scala/tilelink/Arbiter.scala:23:23, :60:30
        state_0 = _RANDOM[/*Zero width*/ 1'b0][3];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
        state_1 = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/tilelink/Arbiter.scala:60:30, :88:26
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_63 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = auto_in_a_ready_0;
  assign auto_in_d_valid = auto_in_d_valid_0;
  assign auto_in_d_bits_opcode = auto_in_d_bits_opcode_0;
  assign auto_in_d_bits_param = auto_in_d_bits_param_0;
  assign auto_in_d_bits_size = auto_in_d_bits_size_0;
  assign auto_in_d_bits_sink = auto_in_d_bits_sink_0;
  assign auto_in_d_bits_denied = auto_in_d_bits_denied_0;
  assign auto_in_d_bits_data = auto_in_d_bits_data_0;
  assign auto_in_d_bits_corrupt = auto_in_d_bits_corrupt_0;
  assign auto_out_1_a_valid = auto_out_1_a_valid_0;
  assign auto_out_1_a_bits_opcode = auto_out_1_a_bits_opcode_0;
  assign auto_out_1_a_bits_address = auto_out_1_a_bits_address_0;
  assign auto_out_1_a_bits_data = auto_out_1_a_bits_data_0;
  assign auto_out_1_d_ready = auto_out_1_d_ready_0;
  assign auto_out_0_a_valid = auto_out_0_a_valid_0;
  assign auto_out_0_a_bits_opcode = auto_out_0_a_bits_opcode_0;
  assign auto_out_0_a_bits_address = auto_out_0_a_bits_address_0;
  assign auto_out_0_a_bits_data = auto_out_0_a_bits_data_0;
  assign auto_out_0_d_ready = auto_out_0_d_ready_0;
endmodule

