# SPDX-FileCopyrightText: Â© 2024 Tiny Tapeout
# SPDX-License-Identifier: Apache-2.0

import cocotb
from cocotb.binary import BinaryValue
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles, RisingEdge, ReadWrite

import struct


PERIOD = 1000  # Clock period in ns


@cocotb.test()
async def test_project(dut):
    dut._log.info("Start")

    # Start the clock
    clock = Clock(dut.clk, PERIOD, units="ns")
    cocotb.start_soon(clock.start())

    # Reset
    dut._log.info("Reset")
    dut.ena.value = 1
    dut.ui_in.value = 0
    dut.uio_in.value = 0
    dut.rst_n.value = 0
    await ClockCycles(dut.clk, 2)

    dut.rst_n.value = 1

    await RisingEdge(dut.clk)
    await ReadWrite()

    assert dut.uio_oe.value.binstr == "11111000", f"IO line should have [7:3] be outputs, [2:0] be inputs, uio_oe: {dut.uio_oe.value.binstr}"

    assert dut.uio_out.value.binstr[0:4] == "0000", f"State != IDLE, uio_out: {dut.uio_out.value.binstr}"
    assert dut.uio_out.value.binstr[4] == '0', f"Done signal != 0, uio_out: {dut.uio_out.value.binstr}"
    dut._log.info("Reset complete - Test project behavior")

    # Begin the test by inputting start (io[2]) (indicate to ALU that we want to start inputting numbers)
    dut.uio_in.value = BinaryValue("zzzzz1x0")  # Set io[0] = 0 for add, leave the output ones to be driven by design

    await RisingEdge(dut.clk)
    await ReadWrite()

    # Reset start to 0
    dut.uio_in.value = BinaryValue("zzzzz0x0")

    # Numbers to add
    a = 1.234
    b = 5.678
    expected = a + b

    # Load operand A
    for i in range(4):
        assert dut.uio_out.value.binstr[0:4] == BinaryValue(i + 1, n_bits=4, bigEndian=False).binstr, f"Incorrect state when loading operand A byte {i}, uio_out: {dut.uio_out.value.binstr}"
        assert dut.uio_out.value.binstr[4] == '0', f"Done signal != 0, uio_out: {dut.uio_out.value.binstr}"
        dut.uio_in.value = struct.pack("<f", a)[i]  # Put in little endian to input byte 0 first
        await RisingEdge(dut.clk)
        await ReadWrite()

    # Load operand B
    for i in range(4):
        assert dut.uio_out.value.binstr[0:4] == BinaryValue(i + 5, n_bits=4, bigEndian=False).binstr, f"Incorrect state when loading operand B byte {i}, uio_out: {dut.uio_out.value.binstr}"
        assert dut.uio_out.value.binstr[4] == '0', f"Done signal != 0, uio_out: {dut.uio_out.value.binstr}"
        dut.uio_in.value = struct.pack("<f", b)[i]
        await RisingEdge(dut.clk)
        await ReadWrite()

    # Wait for execute
    assert dut.uio_out.value.binstr[0:4] == BinaryValue(9, n_bits=4, bigEndian=False).binstr, f"State != EXECUTE, uio_out: {dut.uio_out.value.binstr}"
    assert dut.uio_out.value.binstr[4] == '0', f"Done signal != 0, uio_out: {dut.uio_out.value.binstr}"
    await RisingEdge(dut.clk)
    await ReadWrite()

    # Read outputs
    result = bytearray([0, 0, 0, 0])
    for i in range(4):
        result[i] = dut.uo_out.value.integer
        assert dut.uio_out.value.binstr[0:4] == BinaryValue(i + 10, n_bits=4, bigEndian=False).binstr, f"Incorrect state when reading result byte {i}, uio_out: {dut.uio_out.value.binstr}"
        assert dut.uio_out.value.binstr[4] == '1', f"Done signal != 1, uio_out: {dut.uio_out.value.binstr}"
        await RisingEdge(dut.clk)
        await ReadWrite()

    # Make sure returned to IDLE state
    assert dut.uio_out.value.binstr[0:4] == f"0000", "State != IDLE, uio_out: {dut.uio_out.value.binstr}"
    assert dut.uio_out.value.binstr[4] == '0', f"Done signal != 0, uio_out: {dut.uio_out.value.binstr}"

    # Check result
    final_number = struct.unpack("<f", result)[0]
    temp = struct.unpack(">f", result)[0]
    assert abs(final_number - expected) < 1e-6, f"Addition failed: {a} + {b} != {final_number}. {result=}, big-endian:{temp}"
