Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jun  6 12:15:46 2019
| Host         : X220Arch running 64-bit unknown
| Command      : report_control_sets -verbose -file blinkspeed_control_sets_placed.rpt
| Design       : blinkspeed
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              78 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | d0/en40hz     | RST_IBUF               |                1 |              1 |
|  CLK_IBUF_BUFG | d1/en40hz     | RST_IBUF               |                1 |              1 |
|  CLK_IBUF_BUFG |               | d0/cnt22[0]_i_1_n_0    |                6 |             22 |
|  CLK_IBUF_BUFG |               | d1/cnt22[0]_i_1__0_n_0 |                6 |             22 |
|  CLK_IBUF_BUFG |               | RST_IBUF               |               10 |             34 |
+----------------+---------------+------------------------+------------------+----------------+


