Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 12 17:27:14 2020
| Host         : DESKTOP-4T5KSEI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     68.617        0.000                      0                 1561        0.082        0.000                      0                 1561        8.334        0.000                       0                   674  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk_i      {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     8.334        0.000                       0                     1  
  clk_i            68.617        0.000                      0                 1561        0.082        0.000                      0                 1561       38.750        0.000                       0                   673  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            1.666         10.000      8.334      BUFR_X1Y9  CLOCK_DIV/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack       68.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.617ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_FLAGS/reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.392ns  (logic 1.782ns (15.642%)  route 9.610ns (84.358%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.819     3.783    PROCESSOR_INST/CU/clk_i
    SLICE_X87Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.456     4.239 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/Q
                         net (fo=28, routed)          2.052     6.291    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X79Y98         LUT6 (Prop_lut6_I3_O)        0.124     6.415 r  PROCESSOR_INST/CU/reg[7]_i_6__0/O
                         net (fo=23, routed)          2.198     8.613    PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[0]_0
    SLICE_X71Y99         LUT4 (Prop_lut4_I0_O)        0.152     8.765 f  PROCESSOR_INST/CU/reg[6]_i_3__0/O
                         net (fo=1, routed)           1.267    10.032    PROCESSOR_INST/IR_MSB/reg_reg[6]_5
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.326    10.358 r  PROCESSOR_INST/IR_MSB/reg[6]_i_1__0/O
                         net (fo=30, routed)          2.078    12.436    PROCESSOR_INST/IR_MSB/reg_reg[6]_0[0]
    SLICE_X77Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.560 f  PROCESSOR_INST/IR_MSB/reg[6]_i_9/O
                         net (fo=1, routed)           0.643    13.203    PROCESSOR_INST/IR_MSB/reg[6]_i_9_n_0
    SLICE_X77Y96         LUT5 (Prop_lut5_I4_O)        0.150    13.353 f  PROCESSOR_INST/IR_MSB/reg[6]_i_6/O
                         net (fo=1, routed)           0.409    13.762    PROCESSOR_INST/IR_MSB/reg[6]_i_6_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I5_O)        0.326    14.088 f  PROCESSOR_INST/IR_MSB/reg[6]_i_1/O
                         net (fo=2, routed)           0.963    15.051    PROCESSOR_INST/IR_MSB/reg_reg[7]_0[6]
    SLICE_X76Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.175 r  PROCESSOR_INST/IR_MSB/reg[4]_i_1/O
                         net (fo=1, routed)           0.000    15.175    PROCESSOR_INST/ALU_FLAGS/D[4]
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.782    83.570    PROCESSOR_INST/ALU_FLAGS/clk_i
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/reg_reg[4]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X76Y100        FDCE (Setup_fdce_C_D)        0.081    83.791    PROCESSOR_INST/ALU_FLAGS/reg_reg[4]
  -------------------------------------------------------------------
                         required time                         83.791    
                         arrival time                         -15.175    
  -------------------------------------------------------------------
                         slack                                 68.617    

Slack (MET) :             68.836ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_Z/reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        11.079ns  (logic 1.658ns (14.965%)  route 9.421ns (85.035%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.819     3.783    PROCESSOR_INST/CU/clk_i
    SLICE_X87Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.456     4.239 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/Q
                         net (fo=28, routed)          2.052     6.291    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X79Y98         LUT6 (Prop_lut6_I3_O)        0.124     6.415 r  PROCESSOR_INST/CU/reg[7]_i_6__0/O
                         net (fo=23, routed)          2.198     8.613    PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[0]_0
    SLICE_X71Y99         LUT4 (Prop_lut4_I0_O)        0.152     8.765 f  PROCESSOR_INST/CU/reg[6]_i_3__0/O
                         net (fo=1, routed)           1.267    10.032    PROCESSOR_INST/IR_MSB/reg_reg[6]_5
    SLICE_X69Y100        LUT6 (Prop_lut6_I1_O)        0.326    10.358 r  PROCESSOR_INST/IR_MSB/reg[6]_i_1__0/O
                         net (fo=30, routed)          2.078    12.436    PROCESSOR_INST/IR_MSB/reg_reg[6]_0[0]
    SLICE_X77Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.560 r  PROCESSOR_INST/IR_MSB/reg[6]_i_9/O
                         net (fo=1, routed)           0.643    13.203    PROCESSOR_INST/IR_MSB/reg[6]_i_9_n_0
    SLICE_X77Y96         LUT5 (Prop_lut5_I4_O)        0.150    13.353 r  PROCESSOR_INST/IR_MSB/reg[6]_i_6/O
                         net (fo=1, routed)           0.409    13.762    PROCESSOR_INST/IR_MSB/reg[6]_i_6_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I5_O)        0.326    14.088 r  PROCESSOR_INST/IR_MSB/reg[6]_i_1/O
                         net (fo=2, routed)           0.774    14.862    PROCESSOR_INST/ALU_Z/D[6]
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.782    83.570    PROCESSOR_INST/ALU_Z/clk_i
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[6]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X76Y100        FDCE (Setup_fdce_C_D)       -0.013    83.697    PROCESSOR_INST/ALU_Z/reg_reg[6]
  -------------------------------------------------------------------
                         required time                         83.697    
                         arrival time                         -14.862    
  -------------------------------------------------------------------
                         slack                                 68.836    

Slack (MET) :             69.292ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_Z/reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.622ns  (logic 1.835ns (17.275%)  route 8.787ns (82.725%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.819     3.783    PROCESSOR_INST/CU/clk_i
    SLICE_X87Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.456     4.239 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/Q
                         net (fo=28, routed)          1.891     6.130    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  PROCESSOR_INST/CU/reg[6]_i_16/O
                         net (fo=11, routed)          0.997     7.251    PROCESSOR_INST/IR_MSB/reg[1]_i_6__0_0[1]
    SLICE_X70Y99         LUT3 (Prop_lut3_I1_O)        0.124     7.375 r  PROCESSOR_INST/IR_MSB/reg[2]_i_8/O
                         net (fo=26, routed)          1.757     9.131    PROCESSOR_INST/IR_MSB/reg_reg[0]_2
    SLICE_X75Y100        LUT5 (Prop_lut5_I3_O)        0.124     9.255 f  PROCESSOR_INST/IR_MSB/reg[1]_i_7/O
                         net (fo=1, routed)           0.797    10.052    PROCESSOR_INST/IR_MSB/reg[1]_i_7_n_0
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  PROCESSOR_INST/IR_MSB/reg[1]_i_2__0/O
                         net (fo=1, routed)           0.000    10.176    PROCESSOR_INST/CU/reg_reg[1]_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    10.388 f  PROCESSOR_INST/CU/reg_reg[1]_i_1/O
                         net (fo=30, routed)          1.038    11.426    PROCESSOR_INST/CU/cpu_bus_i[1]
    SLICE_X73Y98         LUT6 (Prop_lut6_I4_O)        0.299    11.725 f  PROCESSOR_INST/CU/reg[4]_i_9/O
                         net (fo=3, routed)           0.642    12.367    PROCESSOR_INST/CU/reg[4]_i_9_n_0
    SLICE_X78Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.491 f  PROCESSOR_INST/CU/reg[7]_i_11/O
                         net (fo=1, routed)           0.593    13.084    PROCESSOR_INST/IR_MSB/reg_reg[7]_2
    SLICE_X78Y96         LUT6 (Prop_lut6_I1_O)        0.124    13.208 r  PROCESSOR_INST/IR_MSB/reg[7]_i_7/O
                         net (fo=1, routed)           0.589    13.797    PROCESSOR_INST/IR_MSB/reg[7]_i_7_n_0
    SLICE_X77Y98         LUT6 (Prop_lut6_I4_O)        0.124    13.921 r  PROCESSOR_INST/IR_MSB/reg[7]_i_2/O
                         net (fo=2, routed)           0.484    14.405    PROCESSOR_INST/ALU_Z/D[7]
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.782    83.570    PROCESSOR_INST/ALU_Z/clk_i
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[7]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X76Y100        FDCE (Setup_fdce_C_D)       -0.013    83.697    PROCESSOR_INST/ALU_Z/reg_reg[7]
  -------------------------------------------------------------------
                         required time                         83.697    
                         arrival time                         -14.405    
  -------------------------------------------------------------------
                         slack                                 69.292    

Slack (MET) :             69.598ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_Z/reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.300ns  (logic 1.939ns (18.826%)  route 8.361ns (81.174%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.819     3.783    PROCESSOR_INST/CU/clk_i
    SLICE_X87Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.456     4.239 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/Q
                         net (fo=28, routed)          1.891     6.130    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  PROCESSOR_INST/CU/reg[6]_i_16/O
                         net (fo=11, routed)          0.997     7.251    PROCESSOR_INST/IR_MSB/reg[1]_i_6__0_0[1]
    SLICE_X70Y99         LUT3 (Prop_lut3_I1_O)        0.148     7.399 f  PROCESSOR_INST/IR_MSB/reg[2]_i_9/O
                         net (fo=30, routed)          1.053     8.451    PROCESSOR_INST/IR_MSB/reg_reg[1]_1
    SLICE_X67Y101        LUT5 (Prop_lut5_I2_O)        0.328     8.779 r  PROCESSOR_INST/IR_MSB/reg[7]_i_8__0/O
                         net (fo=1, routed)           0.665     9.445    PROCESSOR_INST/IR_MSB/reg[7]_i_8__0_n_0
    SLICE_X67Y101        LUT4 (Prop_lut4_I0_O)        0.124     9.569 r  PROCESSOR_INST/IR_MSB/reg[7]_i_5/O
                         net (fo=1, routed)           0.299     9.867    PROCESSOR_INST/CU/reg_reg[7]_2
    SLICE_X71Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.991 r  PROCESSOR_INST/CU/reg[7]_i_2__0/O
                         net (fo=27, routed)          2.263    12.254    PROCESSOR_INST/IR_MSB/cpu_bus_i[6]
    SLICE_X76Y96         LUT6 (Prop_lut6_I2_O)        0.124    12.378 r  PROCESSOR_INST/IR_MSB/reg[3]_i_8/O
                         net (fo=1, routed)           0.000    12.378    PROCESSOR_INST/IR_MSB/reg[3]_i_8_n_0
    SLICE_X76Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    12.592 r  PROCESSOR_INST/IR_MSB/reg_reg[3]_i_5/O
                         net (fo=1, routed)           0.478    13.070    PROCESSOR_INST/IR_MSB/reg_reg[3]_i_5_n_0
    SLICE_X76Y97         LUT6 (Prop_lut6_I5_O)        0.297    13.367 r  PROCESSOR_INST/IR_MSB/reg[3]_i_1__0/O
                         net (fo=2, routed)           0.715    14.082    PROCESSOR_INST/ALU_Z/D[3]
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.782    83.570    PROCESSOR_INST/ALU_Z/clk_i
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[3]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X76Y100        FDCE (Setup_fdce_C_D)       -0.030    83.680    PROCESSOR_INST/ALU_Z/reg_reg[3]
  -------------------------------------------------------------------
                         required time                         83.680    
                         arrival time                         -14.082    
  -------------------------------------------------------------------
                         slack                                 69.598    

Slack (MET) :             69.611ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_Z/reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 1.835ns (17.651%)  route 8.561ns (82.349%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.819     3.783    PROCESSOR_INST/CU/clk_i
    SLICE_X87Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.456     4.239 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/Q
                         net (fo=28, routed)          1.891     6.130    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  PROCESSOR_INST/CU/reg[6]_i_16/O
                         net (fo=11, routed)          0.997     7.251    PROCESSOR_INST/IR_MSB/reg[1]_i_6__0_0[1]
    SLICE_X70Y99         LUT3 (Prop_lut3_I1_O)        0.124     7.375 r  PROCESSOR_INST/IR_MSB/reg[2]_i_8/O
                         net (fo=26, routed)          1.757     9.131    PROCESSOR_INST/IR_MSB/reg_reg[0]_2
    SLICE_X75Y100        LUT5 (Prop_lut5_I3_O)        0.124     9.255 f  PROCESSOR_INST/IR_MSB/reg[1]_i_7/O
                         net (fo=1, routed)           0.797    10.052    PROCESSOR_INST/IR_MSB/reg[1]_i_7_n_0
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.176 f  PROCESSOR_INST/IR_MSB/reg[1]_i_2__0/O
                         net (fo=1, routed)           0.000    10.176    PROCESSOR_INST/CU/reg_reg[1]_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    10.388 f  PROCESSOR_INST/CU/reg_reg[1]_i_1/O
                         net (fo=30, routed)          1.544    11.932    PROCESSOR_INST/CU/cpu_bus_i[1]
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.299    12.231 r  PROCESSOR_INST/CU/reg[3]_i_2/O
                         net (fo=3, routed)           0.568    12.799    PROCESSOR_INST/CU/reg_reg[2]_0
    SLICE_X75Y97         LUT6 (Prop_lut6_I0_O)        0.124    12.923 r  PROCESSOR_INST/CU/reg[5]_i_5/O
                         net (fo=1, routed)           0.505    13.428    PROCESSOR_INST/IR_MSB/reg_reg[5]_2
    SLICE_X76Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.552 f  PROCESSOR_INST/IR_MSB/reg[5]_i_4/O
                         net (fo=1, routed)           0.503    14.055    PROCESSOR_INST/IR_MSB/reg[5]_i_4_n_0
    SLICE_X76Y100        LUT6 (Prop_lut6_I4_O)        0.124    14.179 r  PROCESSOR_INST/IR_MSB/reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.179    PROCESSOR_INST/ALU_Z/D[5]
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.782    83.570    PROCESSOR_INST/ALU_Z/clk_i
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[5]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X76Y100        FDCE (Setup_fdce_C_D)        0.079    83.789    PROCESSOR_INST/ALU_Z/reg_reg[5]
  -------------------------------------------------------------------
                         required time                         83.789    
                         arrival time                         -14.179    
  -------------------------------------------------------------------
                         slack                                 69.611    

Slack (MET) :             69.765ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_Z/reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 1.804ns (18.091%)  route 8.168ns (81.909%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.819     3.783    PROCESSOR_INST/CU/clk_i
    SLICE_X87Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.456     4.239 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/Q
                         net (fo=28, routed)          1.891     6.130    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  PROCESSOR_INST/CU/reg[6]_i_16/O
                         net (fo=11, routed)          0.997     7.251    PROCESSOR_INST/IR_MSB/reg[1]_i_6__0_0[1]
    SLICE_X70Y99         LUT3 (Prop_lut3_I1_O)        0.124     7.375 r  PROCESSOR_INST/IR_MSB/reg[2]_i_8/O
                         net (fo=26, routed)          1.757     9.131    PROCESSOR_INST/IR_MSB/reg_reg[0]_2
    SLICE_X75Y100        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  PROCESSOR_INST/IR_MSB/reg[1]_i_7/O
                         net (fo=1, routed)           0.797    10.052    PROCESSOR_INST/IR_MSB/reg[1]_i_7_n_0
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.176 r  PROCESSOR_INST/IR_MSB/reg[1]_i_2__0/O
                         net (fo=1, routed)           0.000    10.176    PROCESSOR_INST/CU/reg_reg[1]_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    10.388 r  PROCESSOR_INST/CU/reg_reg[1]_i_1/O
                         net (fo=30, routed)          1.522    11.911    PROCESSOR_INST/CU/cpu_bus_i[1]
    SLICE_X75Y97         LUT3 (Prop_lut3_I0_O)        0.299    12.210 r  PROCESSOR_INST/CU/reg[2]_i_5/O
                         net (fo=1, routed)           0.710    12.920    PROCESSOR_INST/IR_MSB/reg_reg[2]_5
    SLICE_X75Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.044 r  PROCESSOR_INST/IR_MSB/reg[2]_i_3/O
                         net (fo=1, routed)           0.000    13.044    PROCESSOR_INST/IR_MSB/reg[2]_i_3_n_0
    SLICE_X75Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    13.261 r  PROCESSOR_INST/IR_MSB/reg_reg[2]_i_1/O
                         net (fo=2, routed)           0.493    13.755    PROCESSOR_INST/ALU_Z/D[2]
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.782    83.570    PROCESSOR_INST/ALU_Z/clk_i
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[2]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X76Y100        FDCE (Setup_fdce_C_D)       -0.191    83.519    PROCESSOR_INST/ALU_Z/reg_reg[2]
  -------------------------------------------------------------------
                         required time                         83.519    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                                 69.765    

Slack (MET) :             69.958ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_Z/reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 1.817ns (18.308%)  route 8.107ns (81.692%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.819     3.783    PROCESSOR_INST/CU/clk_i
    SLICE_X87Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.456     4.239 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/Q
                         net (fo=28, routed)          1.891     6.130    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  PROCESSOR_INST/CU/reg[6]_i_16/O
                         net (fo=11, routed)          0.997     7.251    PROCESSOR_INST/IR_MSB/reg[1]_i_6__0_0[1]
    SLICE_X70Y99         LUT3 (Prop_lut3_I1_O)        0.124     7.375 r  PROCESSOR_INST/IR_MSB/reg[2]_i_8/O
                         net (fo=26, routed)          1.757     9.131    PROCESSOR_INST/IR_MSB/reg_reg[0]_2
    SLICE_X75Y100        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  PROCESSOR_INST/IR_MSB/reg[1]_i_7/O
                         net (fo=1, routed)           0.797    10.052    PROCESSOR_INST/IR_MSB/reg[1]_i_7_n_0
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.176 r  PROCESSOR_INST/IR_MSB/reg[1]_i_2__0/O
                         net (fo=1, routed)           0.000    10.176    PROCESSOR_INST/CU/reg_reg[1]_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    10.388 r  PROCESSOR_INST/CU/reg_reg[1]_i_1/O
                         net (fo=30, routed)          1.522    11.911    PROCESSOR_INST/IR_MSB/cpu_bus_i[1]
    SLICE_X75Y97         LUT4 (Prop_lut4_I0_O)        0.327    12.238 f  PROCESSOR_INST/IR_MSB/reg[1]_i_2/O
                         net (fo=1, routed)           0.658    12.896    PROCESSOR_INST/IR_MSB/reg[1]_i_2_n_0
    SLICE_X74Y97         LUT6 (Prop_lut6_I0_O)        0.326    13.222 r  PROCESSOR_INST/IR_MSB/reg[1]_i_1__0/O
                         net (fo=2, routed)           0.485    13.707    PROCESSOR_INST/ALU_Z/D[1]
    SLICE_X74Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.782    83.570    PROCESSOR_INST/ALU_Z/clk_i
    SLICE_X74Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[1]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X74Y100        FDCE (Setup_fdce_C_D)       -0.045    83.665    PROCESSOR_INST/ALU_Z/reg_reg[1]
  -------------------------------------------------------------------
                         required time                         83.665    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                 69.958    

Slack (MET) :             70.090ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_FLAGS/reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.914ns  (logic 1.959ns (19.759%)  route 7.955ns (80.241%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.819     3.783    PROCESSOR_INST/CU/clk_i
    SLICE_X87Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.456     4.239 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/Q
                         net (fo=28, routed)          1.891     6.130    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  PROCESSOR_INST/CU/reg[6]_i_16/O
                         net (fo=11, routed)          0.997     7.251    PROCESSOR_INST/IR_MSB/reg[1]_i_6__0_0[1]
    SLICE_X70Y99         LUT3 (Prop_lut3_I1_O)        0.124     7.375 r  PROCESSOR_INST/IR_MSB/reg[2]_i_8/O
                         net (fo=26, routed)          1.757     9.131    PROCESSOR_INST/IR_MSB/reg_reg[0]_2
    SLICE_X75Y100        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  PROCESSOR_INST/IR_MSB/reg[1]_i_7/O
                         net (fo=1, routed)           0.797    10.052    PROCESSOR_INST/IR_MSB/reg[1]_i_7_n_0
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.176 r  PROCESSOR_INST/IR_MSB/reg[1]_i_2__0/O
                         net (fo=1, routed)           0.000    10.176    PROCESSOR_INST/CU/reg_reg[1]_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    10.388 r  PROCESSOR_INST/CU/reg_reg[1]_i_1/O
                         net (fo=30, routed)          1.038    11.426    PROCESSOR_INST/CU/cpu_bus_i[1]
    SLICE_X73Y98         LUT6 (Prop_lut6_I4_O)        0.299    11.725 r  PROCESSOR_INST/CU/reg[4]_i_9/O
                         net (fo=3, routed)           0.461    12.186    PROCESSOR_INST/CU/reg[4]_i_9_n_0
    SLICE_X74Y98         LUT6 (Prop_lut6_I3_O)        0.124    12.310 f  PROCESSOR_INST/CU/reg[6]_i_7/O
                         net (fo=2, routed)           0.174    12.484    PROCESSOR_INST/CU/reg_reg[2]
    SLICE_X74Y98         LUT6 (Prop_lut6_I0_O)        0.124    12.608 f  PROCESSOR_INST/CU/reg[6]_i_2/O
                         net (fo=2, routed)           0.421    13.029    PROCESSOR_INST/CU/reg_reg[4]_0
    SLICE_X76Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.153 r  PROCESSOR_INST/CU/reg[3]_i_5/O
                         net (fo=1, routed)           0.420    13.573    PROCESSOR_INST/IR_MSB/reg_reg[3]_2
    SLICE_X76Y100        LUT5 (Prop_lut5_I4_O)        0.124    13.697 r  PROCESSOR_INST/IR_MSB/reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.697    PROCESSOR_INST/ALU_FLAGS/D[3]
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.782    83.570    PROCESSOR_INST/ALU_FLAGS/clk_i
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_FLAGS/reg_reg[3]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X76Y100        FDCE (Setup_fdce_C_D)        0.077    83.787    PROCESSOR_INST/ALU_FLAGS/reg_reg[3]
  -------------------------------------------------------------------
                         required time                         83.787    
                         arrival time                         -13.697    
  -------------------------------------------------------------------
                         slack                                 70.090    

Slack (MET) :             70.135ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_Z/reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 1.552ns (15.874%)  route 8.225ns (84.126%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.819     3.783    PROCESSOR_INST/CU/clk_i
    SLICE_X87Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.456     4.239 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/Q
                         net (fo=28, routed)          1.891     6.130    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  PROCESSOR_INST/CU/reg[6]_i_16/O
                         net (fo=11, routed)          0.997     7.251    PROCESSOR_INST/IR_MSB/reg[1]_i_6__0_0[1]
    SLICE_X70Y99         LUT3 (Prop_lut3_I1_O)        0.148     7.399 f  PROCESSOR_INST/IR_MSB/reg[2]_i_9/O
                         net (fo=30, routed)          0.999     8.398    PROCESSOR_INST/IR_MSB/reg_reg[1]_1
    SLICE_X71Y100        LUT5 (Prop_lut5_I2_O)        0.328     8.726 r  PROCESSOR_INST/IR_MSB/reg[4]_i_5__1/O
                         net (fo=1, routed)           0.974     9.700    PROCESSOR_INST/IR_MSB/reg[4]_i_5__1_n_0
    SLICE_X71Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.824 r  PROCESSOR_INST/IR_MSB/reg[4]_i_2__1/O
                         net (fo=4, routed)           1.049    10.873    PROCESSOR_INST/CU/reg_reg[4]_4
    SLICE_X78Y98         LUT6 (Prop_lut6_I2_O)        0.124    10.997 r  PROCESSOR_INST/CU/reg[4]_i_1__1/O
                         net (fo=33, routed)          1.390    12.387    PROCESSOR_INST/CU/cpu_bus_i[4]
    SLICE_X74Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.511 f  PROCESSOR_INST/CU/reg[0]_i_3/O
                         net (fo=1, routed)           0.286    12.797    PROCESSOR_INST/IR_MSB/reg_reg[0]_4
    SLICE_X74Y99         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  PROCESSOR_INST/IR_MSB/reg[0]_i_1__0/O
                         net (fo=2, routed)           0.638    13.560    PROCESSOR_INST/ALU_Z/D[0]
    SLICE_X74Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.782    83.570    PROCESSOR_INST/ALU_Z/clk_i
    SLICE_X74Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[0]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X74Y100        FDCE (Setup_fdce_C_D)       -0.016    83.694    PROCESSOR_INST/ALU_Z/reg_reg[0]
  -------------------------------------------------------------------
                         required time                         83.694    
                         arrival time                         -13.560    
  -------------------------------------------------------------------
                         slack                                 70.135    

Slack (MET) :             70.380ns  (required time - arrival time)
  Source:                 PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            PROCESSOR_INST/ALU_Z/reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_i rise@80.000ns - clk_i rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 1.711ns (17.774%)  route 7.916ns (82.226%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 83.570 - 80.000 ) 
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.500     1.982    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.982     2.964 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.819     3.783    PROCESSOR_INST/CU/clk_i
    SLICE_X87Y100        FDCE                                         r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDCE (Prop_fdce_C_Q)         0.456     4.239 r  PROCESSOR_INST/CU/ctrl_mem_addr_i_reg_rep[3]/Q
                         net (fo=28, routed)          1.891     6.130    PROCESSOR_INST/CU/ctrl_mem_addr_i[3]
    SLICE_X78Y99         LUT6 (Prop_lut6_I2_O)        0.124     6.254 r  PROCESSOR_INST/CU/reg[6]_i_16/O
                         net (fo=11, routed)          0.997     7.251    PROCESSOR_INST/IR_MSB/reg[1]_i_6__0_0[1]
    SLICE_X70Y99         LUT3 (Prop_lut3_I1_O)        0.124     7.375 r  PROCESSOR_INST/IR_MSB/reg[2]_i_8/O
                         net (fo=26, routed)          1.757     9.131    PROCESSOR_INST/IR_MSB/reg_reg[0]_2
    SLICE_X75Y100        LUT5 (Prop_lut5_I3_O)        0.124     9.255 r  PROCESSOR_INST/IR_MSB/reg[1]_i_7/O
                         net (fo=1, routed)           0.797    10.052    PROCESSOR_INST/IR_MSB/reg[1]_i_7_n_0
    SLICE_X75Y101        LUT6 (Prop_lut6_I3_O)        0.124    10.176 r  PROCESSOR_INST/IR_MSB/reg[1]_i_2__0/O
                         net (fo=1, routed)           0.000    10.176    PROCESSOR_INST/CU/reg_reg[1]_0
    SLICE_X75Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    10.388 r  PROCESSOR_INST/CU/reg_reg[1]_i_1/O
                         net (fo=30, routed)          1.038    11.426    PROCESSOR_INST/CU/cpu_bus_i[1]
    SLICE_X73Y98         LUT6 (Prop_lut6_I4_O)        0.299    11.725 r  PROCESSOR_INST/CU/reg[4]_i_9/O
                         net (fo=3, routed)           0.631    12.356    PROCESSOR_INST/CU/reg[4]_i_9_n_0
    SLICE_X78Y97         LUT6 (Prop_lut6_I2_O)        0.124    12.480 f  PROCESSOR_INST/CU/reg[4]_i_4__0/O
                         net (fo=1, routed)           0.805    13.285    PROCESSOR_INST/IR_MSB/reg_reg[4]_3
    SLICE_X76Y100        LUT6 (Prop_lut6_I3_O)        0.124    13.409 r  PROCESSOR_INST/IR_MSB/reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    13.409    PROCESSOR_INST/ALU_Z/D[4]
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.459    81.870    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    82.788 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.782    83.570    PROCESSOR_INST/ALU_Z/clk_i
    SLICE_X76Y100        FDCE                                         r  PROCESSOR_INST/ALU_Z/reg_reg[4]/C
                         clock pessimism              0.176    83.746    
                         clock uncertainty           -0.035    83.710    
    SLICE_X76Y100        FDCE (Setup_fdce_C_D)        0.079    83.789    PROCESSOR_INST/ALU_Z/reg_reg[4]
  -------------------------------------------------------------------
                         required time                         83.789    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                 70.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.011%)  route 0.286ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.273     0.999    PROCESSOR_INST/MAR/clk_i
    SLICE_X79Y101        FDCE                                         r  PROCESSOR_INST/MAR/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.141     1.140 r  PROCESSOR_INST/MAR/reg_reg[0]/Q
                         net (fo=50, routed)          0.286     1.426    RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/A0
    SLICE_X80Y102        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.308     1.488    RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/WCLK
    SLICE_X80Y102        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.454     1.034    
    SLICE_X80Y102        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.344    RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.011%)  route 0.286ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.273     0.999    PROCESSOR_INST/MAR/clk_i
    SLICE_X79Y101        FDCE                                         r  PROCESSOR_INST/MAR/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.141     1.140 r  PROCESSOR_INST/MAR/reg_reg[0]/Q
                         net (fo=50, routed)          0.286     1.426    RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/A0
    SLICE_X80Y102        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.308     1.488    RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/WCLK
    SLICE_X80Y102        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.454     1.034    
    SLICE_X80Y102        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.344    RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.011%)  route 0.286ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.273     0.999    PROCESSOR_INST/MAR/clk_i
    SLICE_X79Y101        FDCE                                         r  PROCESSOR_INST/MAR/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.141     1.140 r  PROCESSOR_INST/MAR/reg_reg[0]/Q
                         net (fo=50, routed)          0.286     1.426    RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/A0
    SLICE_X80Y102        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.308     1.488    RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/WCLK
    SLICE_X80Y102        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.454     1.034    
    SLICE_X80Y102        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.344    RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.011%)  route 0.286ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.273     0.999    PROCESSOR_INST/MAR/clk_i
    SLICE_X79Y101        FDCE                                         r  PROCESSOR_INST/MAR/reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.141     1.140 r  PROCESSOR_INST/MAR/reg_reg[0]/Q
                         net (fo=50, routed)          0.286     1.426    RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/A0
    SLICE_X80Y102        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.308     1.488    RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/WCLK
    SLICE_X80Y102        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.454     1.034    
    SLICE_X80Y102        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.344    RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/DOBR/reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.055%)  route 0.123ns (42.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.273     0.999    PROCESSOR_INST/DOBR/clk_i
    SLICE_X78Y101        FDCE                                         r  PROCESSOR_INST/DOBR/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDCE (Prop_fdce_C_Q)         0.164     1.163 r  PROCESSOR_INST/DOBR/reg_reg[1]/Q
                         net (fo=11, routed)          0.123     1.286    RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/D
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.308     1.488    RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/WCLK
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.454     1.034    
    SLICE_X80Y101        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.181    RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/DOBR/reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/I
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.037%)  route 0.134ns (44.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.273     0.999    PROCESSOR_INST/DOBR/clk_i
    SLICE_X78Y101        FDCE                                         r  PROCESSOR_INST/DOBR/reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDCE (Prop_fdce_C_Q)         0.164     1.163 r  PROCESSOR_INST/DOBR/reg_reg[2]/Q
                         net (fo=11, routed)          0.134     1.297    RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/D
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.308     1.488    RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/WCLK
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.454     1.034    
    SLICE_X80Y101        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.180    RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.550%)  route 0.321ns (69.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.273     0.999    PROCESSOR_INST/MAR/clk_i
    SLICE_X79Y101        FDCE                                         r  PROCESSOR_INST/MAR/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.141     1.140 r  PROCESSOR_INST/MAR/reg_reg[1]/Q
                         net (fo=35, routed)          0.321     1.460    RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/A1
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.308     1.488    RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/WCLK
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.454     1.034    
    SLICE_X80Y101        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.343    RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.550%)  route 0.321ns (69.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.273     0.999    PROCESSOR_INST/MAR/clk_i
    SLICE_X79Y101        FDCE                                         r  PROCESSOR_INST/MAR/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.141     1.140 r  PROCESSOR_INST/MAR/reg_reg[1]/Q
                         net (fo=35, routed)          0.321     1.460    RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/A1
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.308     1.488    RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/WCLK
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.454     1.034    
    SLICE_X80Y101        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.343    RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.550%)  route 0.321ns (69.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.273     0.999    PROCESSOR_INST/MAR/clk_i
    SLICE_X79Y101        FDCE                                         r  PROCESSOR_INST/MAR/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.141     1.140 r  PROCESSOR_INST/MAR/reg_reg[1]/Q
                         net (fo=35, routed)          0.321     1.460    RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/A1
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.308     1.488    RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/WCLK
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.454     1.034    
    SLICE_X80Y101        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.343    RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 PROCESSOR_INST/MAR/reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_i  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.550%)  route 0.321ns (69.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.206     0.456    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     0.726 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.273     0.999    PROCESSOR_INST/MAR/clk_i
    SLICE_X79Y101        FDCE                                         r  PROCESSOR_INST/MAR/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.141     1.140 r  PROCESSOR_INST/MAR/reg_reg[1]/Q
                         net (fo=35, routed)          0.321     1.460    RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/A1
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.311     0.749    clk_IBUF
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.180 r  CLOCK_DIV/O
                         net (fo=673, routed)         0.308     1.488    RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/WCLK
    SLICE_X80Y101        RAMS64E                                      r  RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/SP/CLK
                         clock pessimism             -0.454     1.034    
    SLICE_X80Y101        RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.343    RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/SP
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { CLOCK_DIV/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X71Y102  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X71Y104  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X71Y104  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X71Y105  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X71Y105  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X71Y102  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/counter_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X71Y102  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[0].DEBOUNCERS/counter_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X77Y104  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[2].DEBOUNCERS/counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X77Y104  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[2].DEBOUNCERS/counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         80.000      79.000     SLICE_X77Y105  IO_INST/BTNS_REGISTERS/BTNS_DEBOUNCING/DEBOUNCED_VECTOR[2].DEBOUNCERS/counter_reg[12]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[5].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[6].RAM64X1S_inst/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[7].RAM64X1S_inst/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[0].RAM64X1S_inst/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[1].RAM64X1S_inst/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[2].RAM64X1S_inst/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y101  RAM_INST/DIST_RAM64_Word[3].RAM64X1S_inst/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         40.000      38.750     SLICE_X80Y102  RAM_INST/DIST_RAM64_Word[4].RAM64X1S_inst/SP/CLK



