

================================================================
== Vitis HLS Report for 'CONVOLUTION_LAYER_1'
================================================================
* Date:           Sat Feb  1 13:07:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Lenet_HLS_Component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25380|    25380|  0.254 ms|  0.254 ms|  25380|  25380|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%IBRAM = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:25]   --->   Operation 7 'alloca' 'IBRAM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%OBRAM = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 8 'alloca' 'OBRAM' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%OBRAM_1 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 9 'alloca' 'OBRAM_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%OBRAM_2 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 10 'alloca' 'OBRAM_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%OBRAM_3 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 11 'alloca' 'OBRAM_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%OBRAM_4 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 12 'alloca' 'OBRAM_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%OBRAM_5 = alloca i64 1" [../lenet5/hw_layers/image_convolution.cpp:28]   --->   Operation 13 'alloca' 'OBRAM_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3, i32 %IBRAM, i32 %input_layer"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.65>
ST_2 : Operation 15 [1/2] (1.65ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3, i32 %IBRAM, i32 %input_layer"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL, i32 %IBRAM, i32 %OBRAM, i32 %OBRAM_1, i32 %OBRAM_2, i32 %OBRAM_3, i32 %OBRAM_4, i32 %OBRAM_5"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL, i32 %IBRAM, i32 %OBRAM, i32 %OBRAM_1, i32 %OBRAM_2, i32 %OBRAM_3, i32 %OBRAM_4, i32 %OBRAM_5"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, i32 %OBRAM, i32 %OBRAM_1, i32 %OBRAM_2, i32 %OBRAM_3, i32 %OBRAM_4, i32 %OBRAM_5"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_layer, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3, i32 %OBRAM, i32 %OBRAM_1, i32 %OBRAM_2, i32 %OBRAM_3, i32 %OBRAM_4, i32 %OBRAM_5"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln109 = ret" [../lenet5/hw_layers/image_convolution.cpp:109]   --->   Operation 21 'ret' 'ret_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.652ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3' [10]  (1.652 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
