{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513723060385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513723060392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 19 23:37:40 2017 " "Processing started: Tue Dec 19 23:37:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513723060392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723060392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt " "Command: quartus_map --read_settings_files=on --write_settings_files=off dadda_tree_18x6_NoExt -c dadda_tree_18x6_NoExt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723060393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513723061020 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1513723061021 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1513723061021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadd-DATAFLOW " "Found design unit 1: halfadd-DATAFLOW" {  } { { "halfadd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/halfadd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723075940 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadd " "Found entity 1: halfadd" {  } { { "halfadd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/halfadd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723075940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723075940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-beh " "Found design unit 1: fulladd-beh" {  } { { "fulladd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/fulladd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723075942 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723075942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723075942 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end generate level1to0;            \";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement dadda_tree_18x6_NoExt.vhd(994) " "VHDL syntax error at dadda_tree_18x6_NoExt.vhd(994) near text \"end generate level1to0;            \";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 994 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723075954 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" " dadda_tree_18x6_NoExt.vhd(994) " "VHDL syntax error at dadda_tree_18x6_NoExt.vhd(994) near text " {  } { { "dadda_tree_18x6_NoExt.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/dadda_tree_18x6_NoExt.vhd" 994 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723075954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dadda_tree_18x6_noext.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dadda_tree_18x6_noext.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723075954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_53_approx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compressor_53_approx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_53_approx-DATAFLOW " "Found design unit 1: compressor_53_approx-DATAFLOW" {  } { { "compressor_53_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53_approx.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723075957 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_53_approx " "Found entity 1: compressor_53_approx" {  } { { "compressor_53_approx.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53_approx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723075957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723075957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compressor_53.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compressor_53.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compressor_53-DATAFLOW " "Found design unit 1: compressor_53-DATAFLOW" {  } { { "compressor_53.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723075959 ""} { "Info" "ISGN_ENTITY_NAME" "1 compressor_53 " "Found entity 1: compressor_53" {  } { { "compressor_53.vhd" "" { Text "C:/Users/meaep/Documents/GitHub/ISA2/VHDL/DaddaCA2_NoExt/compressor_53.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513723075959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723075959 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "757 " "Peak virtual memory: 757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513723076149 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 19 23:37:56 2017 " "Processing ended: Tue Dec 19 23:37:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513723076149 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513723076149 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513723076149 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513723076149 ""}
