0.6
2018.2
Jun 14 2018
20:41:02
D:/Projects/FPGA/Counter_clk_wiz/Counter_clk_wiz.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Projects/FPGA/Counter_clk_wiz/Counter_clk_wiz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1571892227,verilog,,D:/Projects/FPGA/Counter_clk_wiz/Counter_clk_wiz.srcs/sources_1/new/counter.v,,clk_wiz_0,,,../../../../Counter_clk_wiz.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Projects/FPGA/Counter_clk_wiz/Counter_clk_wiz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1571892227,verilog,,D:/Projects/FPGA/Counter_clk_wiz/Counter_clk_wiz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Counter_clk_wiz.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Projects/FPGA/Counter_clk_wiz/Counter_clk_wiz.srcs/sources_1/new/counter.v,1571893209,verilog,,,,counter,,,../../../../Counter_clk_wiz.srcs/sources_1/ip/clk_wiz_0,,,,,
