// Seed: 1624910873
module module_0 ();
  wire id_2;
  wire id_3;
  id_4(
      .id_0(1), .id_1(id_1)
  ); module_2(
      id_2, id_3, id_3
  );
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    input tri1 id_3,
    input supply0 id_4#(.id_9(1'h0)),
    input wor id_5,
    input wand id_6,
    input uwire id_7
);
  tri1 id_10 = id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0;
endmodule
