INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TP1/TP1.sim/sim_1/synth/func/xsim/sim_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module register_0
INFO: [VRFC 10-311] analyzing module register__parameterized0
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TP1/TP1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [C:/TP1/TP1.srcs/sources_1/new/alu.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/TP1/TP1.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
