{"Naresh Maheshwari": [0, ["An Improved Algorithm for Minimum-Area Retiming", ["Naresh Maheshwari", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/266021.266025", "dac", 1997]], "Sachin S. Sapatnekar": [0, ["An Improved Algorithm for Minimum-Area Retiming", ["Naresh Maheshwari", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/266021.266025", "dac", 1997]], "Ellen Sentovich": [0, ["Efficient Latch Optimization Using Exclusive Sets", ["Ellen Sentovich", "Horia Toma", "Gerard Berry"], "https://doi.org/10.1145/266021.266026", "dac", 1997]], "Horia Toma": [0, ["Efficient Latch Optimization Using Exclusive Sets", ["Ellen Sentovich", "Horia Toma", "Gerard Berry"], "https://doi.org/10.1145/266021.266026", "dac", 1997]], "Gerard Berry": [0, ["Efficient Latch Optimization Using Exclusive Sets", ["Ellen Sentovich", "Horia Toma", "Gerard Berry"], "https://doi.org/10.1145/266021.266026", "dac", 1997]], "Diana Marculescu": [0, ["Sequence Compaction for Probabilistic Analysis of Finite-State Machines", ["Diana Marculescu", "Radu Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/266021.266027", "dac", 1997], ["Hierarchical Sequence Compaction for Power Estimation", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/266021.266287", "dac", 1997]], "Radu Marculescu": [0, ["Sequence Compaction for Probabilistic Analysis of Finite-State Machines", ["Diana Marculescu", "Radu Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/266021.266027", "dac", 1997], ["Hierarchical Sequence Compaction for Power Estimation", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/266021.266287", "dac", 1997]], "Massoud Pedram": [0, ["Sequence Compaction for Probabilistic Analysis of Finite-State Machines", ["Diana Marculescu", "Radu Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/266021.266027", "dac", 1997], ["Statistical Estimation of the Cumulative Distribution Function for Power Dissipation in VLSI Cirucits", ["Chih-Shun Ding", "Qing Wu", "Cheng-Ta Hsieh", "Massoud Pedram"], "https://doi.org/10.1145/266021.266174", "dac", 1997], ["A Power Estimation Framework for Designing Low Power Portable Video Applications", ["Chi-Ying Tsui", "Kai-Keung Chan", "Qing Wu", "Chih-Shun Ding", "Massoud Pedram"], "https://doi.org/10.1145/266021.266186", "dac", 1997], ["High-Level Power Modeling, Estimation, and Optimization", ["Enrico Macii", "Massoud Pedram", "Fabio Somenzi"], "https://doi.org/10.1145/266021.266268", "dac", 1997], ["Hierarchical Sequence Compaction for Power Estimation", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/266021.266287", "dac", 1997], ["Profile-Driven Program Synthesis for Evaluation of System Power Dissipation", ["Cheng-Ta Hsieh", "Massoud Pedram", "Gaurav Mehta", "Fred Rastgar"], "https://doi.org/10.1145/266021.266288", "dac", 1997]], "Alexei L. Semenov": [0, ["Synthesis of Speed-Independent Circuits from STG-Unfolding Segment", ["Alexei L. Semenov", "Alexandre Yakovlev", "Enric Pastor", "Marco A. Pena", "Jordi Cortadella"], "https://doi.org/10.1145/266021.266028", "dac", 1997]], "Alexandre Yakovlev": [0, ["Synthesis of Speed-Independent Circuits from STG-Unfolding Segment", ["Alexei L. Semenov", "Alexandre Yakovlev", "Enric Pastor", "Marco A. Pena", "Jordi Cortadella"], "https://doi.org/10.1145/266021.266028", "dac", 1997]], "Enric Pastor": [0, ["Synthesis of Speed-Independent Circuits from STG-Unfolding Segment", ["Alexei L. Semenov", "Alexandre Yakovlev", "Enric Pastor", "Marco A. Pena", "Jordi Cortadella"], "https://doi.org/10.1145/266021.266028", "dac", 1997], ["Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits", ["Oriol Roig", "Jordi Cortadella", "Marco A. Pena", "Enric Pastor"], "https://doi.org/10.1145/266021.266300", "dac", 1997]], "Marco A. Pena": [0, ["Synthesis of Speed-Independent Circuits from STG-Unfolding Segment", ["Alexei L. Semenov", "Alexandre Yakovlev", "Enric Pastor", "Marco A. Pena", "Jordi Cortadella"], "https://doi.org/10.1145/266021.266028", "dac", 1997], ["Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits", ["Oriol Roig", "Jordi Cortadella", "Marco A. Pena", "Enric Pastor"], "https://doi.org/10.1145/266021.266300", "dac", 1997]], "Jordi Cortadella": [0, ["Synthesis of Speed-Independent Circuits from STG-Unfolding Segment", ["Alexei L. Semenov", "Alexandre Yakovlev", "Enric Pastor", "Marco A. Pena", "Jordi Cortadella"], "https://doi.org/10.1145/266021.266028", "dac", 1997], ["Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits", ["Oriol Roig", "Jordi Cortadella", "Marco A. Pena", "Enric Pastor"], "https://doi.org/10.1145/266021.266300", "dac", 1997]], "Luca Benini": [0, ["Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control", ["Luca Benini", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/266021.266029", "dac", 1997]], "Enrico Macii": [0, ["Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control", ["Luca Benini", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/266021.266029", "dac", 1997], ["High-Level Power Modeling, Estimation, and Optimization", ["Enrico Macii", "Massoud Pedram", "Fabio Somenzi"], "https://doi.org/10.1145/266021.266268", "dac", 1997]], "Massimo Poncino": [0, ["Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control", ["Luca Benini", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/266021.266029", "dac", 1997]], "Ibrahim M. Elfadel": [0, ["Zeros and Passivity of Arnoldi-Reduced-Order Models for Interconnect Networks", ["Ibrahim M. Elfadel", "David D. Ling"], "https://doi.org/10.1145/266021.266030", "dac", 1997]], "David D. Ling": [0, ["Zeros and Passivity of Arnoldi-Reduced-Order Models for Interconnect Networks", ["Ibrahim M. Elfadel", "David D. Ling"], "https://doi.org/10.1145/266021.266030", "dac", 1997], ["Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design", ["Howard H. Chen", "David D. Ling"], "https://doi.org/10.1145/266021.266307", "dac", 1997]], "Kevin J. Kerns": [0, ["Preservation of Passivity During RLC Network Reduction via Split Congruence Transformations", ["Kevin J. Kerns", "Andrew T. Yang"], "https://doi.org/10.1145/266021.266031", "dac", 1997]], "Andrew T. Yang": [8.938485951404118e-09, ["Preservation of Passivity During RLC Network Reduction via Split Congruence Transformations", ["Kevin J. Kerns", "Andrew T. Yang"], "https://doi.org/10.1145/266021.266031", "dac", 1997]], "Keith Nabors": [0, ["Lumped Interconnect Models Via Gaussian Quadrature", ["Keith Nabors", "Tze-Ting Fang", "Hung-Wen Chang", "Kenneth S. Kundert"], "https://doi.org/10.1145/266021.266032", "dac", 1997]], "Tze-Ting Fang": [0, ["Lumped Interconnect Models Via Gaussian Quadrature", ["Keith Nabors", "Tze-Ting Fang", "Hung-Wen Chang", "Kenneth S. Kundert"], "https://doi.org/10.1145/266021.266032", "dac", 1997]], "Hung-Wen Chang": [0.0002600595908006653, ["Lumped Interconnect Models Via Gaussian Quadrature", ["Keith Nabors", "Tze-Ting Fang", "Hung-Wen Chang", "Kenneth S. Kundert"], "https://doi.org/10.1145/266021.266032", "dac", 1997]], "Kenneth S. Kundert": [0, ["Lumped Interconnect Models Via Gaussian Quadrature", ["Keith Nabors", "Tze-Ting Fang", "Hung-Wen Chang", "Kenneth S. Kundert"], "https://doi.org/10.1145/266021.266032", "dac", 1997]], "Florentin Dartu": [0, ["Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling", ["Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/266021.266033", "dac", 1997]], "Lawrence T. Pileggi": [0, ["Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling", ["Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/266021.266033", "dac", 1997], ["Bounds for BEM Capacitance Extraction", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/266021.266049", "dac", 1997], ["SPIE: Sparse Partial Inductance Extraction", ["Zhijiang He", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1145/266021.266050", "dac", 1997]], "Felice Balarin": [0, ["Schedule Validation for Embedded Reactive Real-Time Systems", ["Felice Balarin", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/266021.266034", "dac", 1997]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Schedule Validation for Embedded Reactive Real-Time Systems", ["Felice Balarin", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/266021.266034", "dac", 1997], ["Interface-Based Design", ["James A. Rowson", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/266021.266060", "dac", 1997], ["Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis", ["Claudio Passerone", "Luciano Lavagno", "Massimiliano Chiodo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/266021.266177", "dac", 1997]], "Yosef Gavriel Tirat-Gefen": [0, ["Incorporating Imprecise Computation into System-Level Design of Application-Specific Heterogeneous Multiprocessors", ["Yosef Gavriel Tirat-Gefen", "Diogenes Cecilio da Silva Jr.", "Alice C. Parker"], "https://doi.org/10.1145/266021.266035", "dac", 1997]], "Diogenes Cecilio da Silva Jr.": [0, ["Incorporating Imprecise Computation into System-Level Design of Application-Specific Heterogeneous Multiprocessors", ["Yosef Gavriel Tirat-Gefen", "Diogenes Cecilio da Silva Jr.", "Alice C. Parker"], "https://doi.org/10.1145/266021.266035", "dac", 1997]], "Alice C. Parker": [0, ["Incorporating Imprecise Computation into System-Level Design of Application-Specific Heterogeneous Multiprocessors", ["Yosef Gavriel Tirat-Gefen", "Diogenes Cecilio da Silva Jr.", "Alice C. Parker"], "https://doi.org/10.1145/266021.266035", "dac", 1997]], "Marleen Ade": [0, ["Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets", ["Marleen Ade", "Rudy Lauwereins", "J. A. Peperstraete"], "https://doi.org/10.1145/266021.266036", "dac", 1997]], "Rudy Lauwereins": [0, ["Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets", ["Marleen Ade", "Rudy Lauwereins", "J. A. Peperstraete"], "https://doi.org/10.1145/266021.266036", "dac", 1997]], "J. A. Peperstraete": [0, ["Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets", ["Marleen Ade", "Rudy Lauwereins", "J. A. Peperstraete"], "https://doi.org/10.1145/266021.266036", "dac", 1997]], "Stan Y. Liao": [0, ["An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment", ["Stan Y. Liao", "Steven W. K. Tjiang", "Rajesh K. Gupta"], "https://doi.org/10.1145/266021.266037", "dac", 1997], ["Solving Covering Problems Using LPR-Based Lower Bounds", ["Stan Y. Liao", "Srinivas Devadas"], "https://doi.org/10.1145/266021.266046", "dac", 1997], ["Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures", ["Ashok Sudarsanam", "Stan Y. Liao", "Srinivas Devadas"], "https://doi.org/10.1145/266021.266103", "dac", 1997]], "Steven W. K. Tjiang": [0, ["An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment", ["Stan Y. Liao", "Steven W. K. Tjiang", "Rajesh K. Gupta"], "https://doi.org/10.1145/266021.266037", "dac", 1997]], "Rajesh K. Gupta": [0, ["An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment", ["Stan Y. Liao", "Steven W. K. Tjiang", "Rajesh K. Gupta"], "https://doi.org/10.1145/266021.266037", "dac", 1997], ["Limited Exception Modeling and Its Use in Presynthesis Optimizations", ["Jian Li", "Rajesh K. Gupta"], "https://doi.org/10.1145/266021.266136", "dac", 1997], ["Data-Flow Assisted Behavioral Partitioning for Embedded Systems", ["Samir Agrawal", "Rajesh K. Gupta"], "https://doi.org/10.1145/266021.266347", "dac", 1997]], "Jerry Frenkil": [0, ["Tools and Methodologies for Low Power Design", ["Jerry Frenkil"], "https://doi.org/10.1145/266021.266038", "dac", 1997]], "Joon-Seo Yim": [0.9777763336896896, ["A C-Based RTL Design Verification Methodology for Complex Microprocessor", ["Joon-Seo Yim", "Yoon-Ho Hwang", "Chang-Jae Park", "Hoon Choi", "Woo-Seung Yang", "Hun-Seung Oh", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/266021.266040", "dac", 1997]], "Yoon-Ho Hwang": [0.9421125650405884, ["A C-Based RTL Design Verification Methodology for Complex Microprocessor", ["Joon-Seo Yim", "Yoon-Ho Hwang", "Chang-Jae Park", "Hoon Choi", "Woo-Seung Yang", "Hun-Seung Oh", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/266021.266040", "dac", 1997]], "Chang-Jae Park": [0.7664851397275925, ["A C-Based RTL Design Verification Methodology for Complex Microprocessor", ["Joon-Seo Yim", "Yoon-Ho Hwang", "Chang-Jae Park", "Hoon Choi", "Woo-Seung Yang", "Hun-Seung Oh", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/266021.266040", "dac", 1997]], "Hoon Choi": [0.5669037774205208, ["A C-Based RTL Design Verification Methodology for Complex Microprocessor", ["Joon-Seo Yim", "Yoon-Ho Hwang", "Chang-Jae Park", "Hoon Choi", "Woo-Seung Yang", "Hun-Seung Oh", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/266021.266040", "dac", 1997]], "Woo-Seung Yang": [0.9869826585054398, ["A C-Based RTL Design Verification Methodology for Complex Microprocessor", ["Joon-Seo Yim", "Yoon-Ho Hwang", "Chang-Jae Park", "Hoon Choi", "Woo-Seung Yang", "Hun-Seung Oh", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/266021.266040", "dac", 1997]], "Hun-Seung Oh": [0.9989037811756134, ["A C-Based RTL Design Verification Methodology for Complex Microprocessor", ["Joon-Seo Yim", "Yoon-Ho Hwang", "Chang-Jae Park", "Hoon Choi", "Woo-Seung Yang", "Hun-Seung Oh", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/266021.266040", "dac", 1997]], "In-Cheol Park": [0.9998304396867752, ["A C-Based RTL Design Verification Methodology for Complex Microprocessor", ["Joon-Seo Yim", "Yoon-Ho Hwang", "Chang-Jae Park", "Hoon Choi", "Woo-Seung Yang", "Hun-Seung Oh", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/266021.266040", "dac", 1997]], "Chong-Min Kyung": [0, ["A C-Based RTL Design Verification Methodology for Complex Microprocessor", ["Joon-Seo Yim", "Yoon-Ho Hwang", "Chang-Jae Park", "Hoon Choi", "Woo-Seung Yang", "Hun-Seung Oh", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/266021.266040", "dac", 1997]], "Jorg A. Walter": [0, ["Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors", ["Jorg A. Walter", "Jens Leenstra", "Gerhard Dottling", "Bernd Leppla", "Hans-Jurgen Munster", "Kevin W. Kark", "Bruce Wile"], "https://doi.org/10.1145/266021.266041", "dac", 1997]], "Jens Leenstra": [0, ["Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors", ["Jorg A. Walter", "Jens Leenstra", "Gerhard Dottling", "Bernd Leppla", "Hans-Jurgen Munster", "Kevin W. Kark", "Bruce Wile"], "https://doi.org/10.1145/266021.266041", "dac", 1997]], "Gerhard Dottling": [0, ["Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors", ["Jorg A. Walter", "Jens Leenstra", "Gerhard Dottling", "Bernd Leppla", "Hans-Jurgen Munster", "Kevin W. Kark", "Bruce Wile"], "https://doi.org/10.1145/266021.266041", "dac", 1997]], "Bernd Leppla": [0, ["Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors", ["Jorg A. Walter", "Jens Leenstra", "Gerhard Dottling", "Bernd Leppla", "Hans-Jurgen Munster", "Kevin W. Kark", "Bruce Wile"], "https://doi.org/10.1145/266021.266041", "dac", 1997]], "Hans-Jurgen Munster": [0, ["Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors", ["Jorg A. Walter", "Jens Leenstra", "Gerhard Dottling", "Bernd Leppla", "Hans-Jurgen Munster", "Kevin W. Kark", "Bruce Wile"], "https://doi.org/10.1145/266021.266041", "dac", 1997]], "Kevin W. Kark": [0, ["Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors", ["Jorg A. Walter", "Jens Leenstra", "Gerhard Dottling", "Bernd Leppla", "Hans-Jurgen Munster", "Kevin W. Kark", "Bruce Wile"], "https://doi.org/10.1145/266021.266041", "dac", 1997]], "Bruce Wile": [0, ["Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors", ["Jorg A. Walter", "Jens Leenstra", "Gerhard Dottling", "Bernd Leppla", "Hans-Jurgen Munster", "Kevin W. Kark", "Bruce Wile"], "https://doi.org/10.1145/266021.266041", "dac", 1997]], "Rajesh Raina": [0, ["Efficient Testing of Clock Regenerator Circuits in Scan Designs", ["Rajesh Raina", "Robert Bailey", "Charles Njinda", "Robert F. Molyneaux", "Charlie Beh"], "https://doi.org/10.1145/266021.266042", "dac", 1997]], "Robert Bailey": [0, ["Efficient Testing of Clock Regenerator Circuits in Scan Designs", ["Rajesh Raina", "Robert Bailey", "Charles Njinda", "Robert F. Molyneaux", "Charlie Beh"], "https://doi.org/10.1145/266021.266042", "dac", 1997]], "Charles Njinda": [0, ["Efficient Testing of Clock Regenerator Circuits in Scan Designs", ["Rajesh Raina", "Robert Bailey", "Charles Njinda", "Robert F. Molyneaux", "Charlie Beh"], "https://doi.org/10.1145/266021.266042", "dac", 1997]], "Robert F. Molyneaux": [0, ["Efficient Testing of Clock Regenerator Circuits in Scan Designs", ["Rajesh Raina", "Robert Bailey", "Charles Njinda", "Robert F. Molyneaux", "Charlie Beh"], "https://doi.org/10.1145/266021.266042", "dac", 1997]], "Charlie Beh": [0, ["Efficient Testing of Clock Regenerator Circuits in Scan Designs", ["Rajesh Raina", "Robert Bailey", "Charles Njinda", "Robert F. Molyneaux", "Charlie Beh"], "https://doi.org/10.1145/266021.266042", "dac", 1997]], "Wen-Jong Fang": [0, ["A Real-Time RTL Engineering-Change Method Supporting On-Line Debugging for Logic-Emulation Applications", ["Wen-Jong Fang", "Allen C.-H. Wu", "Ti-Yen Yen"], "https://doi.org/10.1145/266021.266043", "dac", 1997], ["Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy", ["Wen-Jong Fang", "Allen C.-H. Wu"], "https://doi.org/10.1145/266021.266270", "dac", 1997]], "Allen C.-H. Wu": [1.682977819605913e-10, ["A Real-Time RTL Engineering-Change Method Supporting On-Line Debugging for Logic-Emulation Applications", ["Wen-Jong Fang", "Allen C.-H. Wu", "Ti-Yen Yen"], "https://doi.org/10.1145/266021.266043", "dac", 1997], ["Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy", ["Wen-Jong Fang", "Allen C.-H. Wu"], "https://doi.org/10.1145/266021.266270", "dac", 1997]], "Ti-Yen Yen": [0, ["A Real-Time RTL Engineering-Change Method Supporting On-Line Debugging for Logic-Emulation Applications", ["Wen-Jong Fang", "Allen C.-H. Wu", "Ti-Yen Yen"], "https://doi.org/10.1145/266021.266043", "dac", 1997]], "Yibin Ye": [0.00622514309361577, ["A Graph-Based Synthesis Algorithm for AND/XOR Networks", ["Yibin Ye", "Kaushik Roy"], "https://doi.org/10.1145/266021.266044", "dac", 1997]], "Kaushik Roy": [0, ["A Graph-Based Synthesis Algorithm for AND/XOR Networks", ["Yibin Ye", "Kaushik Roy"], "https://doi.org/10.1145/266021.266044", "dac", 1997]], "Tai-Hung Liu": [0, ["Optimizing Designs Containing Black Boxes", ["Tai-Hung Liu", "Khurram Sajid", "Adnan Aziz", "Vigyan Singhal"], "https://doi.org/10.1145/266021.266045", "dac", 1997]], "Khurram Sajid": [0, ["Optimizing Designs Containing Black Boxes", ["Tai-Hung Liu", "Khurram Sajid", "Adnan Aziz", "Vigyan Singhal"], "https://doi.org/10.1145/266021.266045", "dac", 1997]], "Adnan Aziz": [0, ["Optimizing Designs Containing Black Boxes", ["Tai-Hung Liu", "Khurram Sajid", "Adnan Aziz", "Vigyan Singhal"], "https://doi.org/10.1145/266021.266045", "dac", 1997]], "Vigyan Singhal": [0, ["Optimizing Designs Containing Black Boxes", ["Tai-Hung Liu", "Khurram Sajid", "Adnan Aziz", "Vigyan Singhal"], "https://doi.org/10.1145/266021.266045", "dac", 1997]], "Srinivas Devadas": [0, ["Solving Covering Problems Using LPR-Based Lower Bounds", ["Stan Y. Liao", "Srinivas Devadas"], "https://doi.org/10.1145/266021.266046", "dac", 1997], ["Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures", ["Ashok Sudarsanam", "Stan Y. Liao", "Srinivas Devadas"], "https://doi.org/10.1145/266021.266103", "dac", 1997], ["ISDL: An Instruction Set Description Language for Retargetability", ["George Hadjiyiannis", "Silvina Hanono", "Srinivas Devadas"], "https://doi.org/10.1145/266021.266108", "dac", 1997]], "Olivier Coudert": [0, ["Exact Coloring of Real-Life Graphs is Easy", ["Olivier Coudert"], "https://doi.org/10.1145/266021.266047", "dac", 1997]], "E. Aykut Dengi": [0, ["Hierarchical 2-D Field Solution for Capacitance Extraction for VLSI Interconnect Modeling", ["E. Aykut Dengi", "Ronald A. Rohrer"], "https://doi.org/10.1145/266021.266048", "dac", 1997]], "Ronald A. Rohrer": [0, ["Hierarchical 2-D Field Solution for Capacitance Extraction for VLSI Interconnect Modeling", ["E. Aykut Dengi", "Ronald A. Rohrer"], "https://doi.org/10.1145/266021.266048", "dac", 1997]], "Michael W. Beattie": [0, ["Bounds for BEM Capacitance Extraction", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/266021.266049", "dac", 1997]], "Zhijiang He": [0, ["SPIE: Sparse Partial Inductance Extraction", ["Zhijiang He", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1145/266021.266050", "dac", 1997]], "Mustafa Celik": [0, ["SPIE: Sparse Partial Inductance Extraction", ["Zhijiang He", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1145/266021.266050", "dac", 1997]], "Sharad Kapur": [0, ["A Fast Method of Moments Solver for Efficient Parameter Extraction of MCMs", ["Sharad Kapur", "Jinsong Zhao"], "https://doi.org/10.1145/266021.266051", "dac", 1997]], "Jinsong Zhao": [0, ["A Fast Method of Moments Solver for Efficient Parameter Extraction of MCMs", ["Sharad Kapur", "Jinsong Zhao"], "https://doi.org/10.1145/266021.266051", "dac", 1997]], "Sharad Malik": [0, ["Static Timing Analysis of Embedded Software", ["Sharad Malik", "Margaret Martonosi", "Yau-Tsun Steven Li"], "https://doi.org/10.1145/266021.266052", "dac", 1997], ["Toward Formalizing a Validation Methodology Using Simulation Coverage", ["Aarti Gupta", "Sharad Malik", "Pranav Ashar"], "https://doi.org/10.1145/266021.266359", "dac", 1997]], "Margaret Martonosi": [0, ["Static Timing Analysis of Embedded Software", ["Sharad Malik", "Margaret Martonosi", "Yau-Tsun Steven Li"], "https://doi.org/10.1145/266021.266052", "dac", 1997]], "Yau-Tsun Steven Li": [0, ["Static Timing Analysis of Embedded Software", ["Sharad Malik", "Margaret Martonosi", "Yau-Tsun Steven Li"], "https://doi.org/10.1145/266021.266052", "dac", 1997]], "Yanbing Li": [0, ["A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors", ["Yanbing Li", "Wayne H. Wolf"], "https://doi.org/10.1145/266021.266053", "dac", 1997]], "Wayne H. Wolf": [0, ["A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors", ["Yanbing Li", "Wayne H. Wolf"], "https://doi.org/10.1145/266021.266053", "dac", 1997]], "Rajeshkumar S. Sambandam": [0, ["Predicting Timing Behavior in Architectural Design Exploration of Real-Time Embedded Systems", ["Rajeshkumar S. Sambandam", "Xiaobo Hu"], "https://doi.org/10.1145/266021.266054", "dac", 1997]], "Xiaobo Hu": [0, ["Predicting Timing Behavior in Architectural Design Exploration of Real-Time Embedded Systems", ["Rajeshkumar S. Sambandam", "Xiaobo Hu"], "https://doi.org/10.1145/266021.266054", "dac", 1997]], "Kyle L. Nelson": [0, ["Formal Verification of a Superscalar Execution Unit", ["Kyle L. Nelson", "Alok Jain", "Randal E. Bryant"], "https://doi.org/10.1145/266021.266055", "dac", 1997]], "Alok Jain": [0, ["Formal Verification of a Superscalar Execution Unit", ["Kyle L. Nelson", "Alok Jain", "Randal E. Bryant"], "https://doi.org/10.1145/266021.266055", "dac", 1997]], "Randal E. Bryant": [0, ["Formal Verification of a Superscalar Execution Unit", ["Kyle L. Nelson", "Alok Jain", "Randal E. Bryant"], "https://doi.org/10.1145/266021.266055", "dac", 1997], ["Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation", ["Manish Pandey", "Richard Raimi", "Randal E. Bryant", "Magdy S. Abadir"], "https://doi.org/10.1145/266021.266056", "dac", 1997]], "Manish Pandey": [0, ["Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation", ["Manish Pandey", "Richard Raimi", "Randal E. Bryant", "Magdy S. Abadir"], "https://doi.org/10.1145/266021.266056", "dac", 1997]], "Richard Raimi": [0, ["Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation", ["Manish Pandey", "Richard Raimi", "Randal E. Bryant", "Magdy S. Abadir"], "https://doi.org/10.1145/266021.266056", "dac", 1997]], "Magdy S. Abadir": [0, ["Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation", ["Manish Pandey", "Richard Raimi", "Randal E. Bryant", "Magdy S. Abadir"], "https://doi.org/10.1145/266021.266056", "dac", 1997]], "Jae-Young Jang": [0.9989203661680222, ["Formal Verification of FIRE: A Case Study", ["Jae-Young Jang", "Shaz Qadeer", "Matt Kaufmann", "Carl Pixley"], "https://doi.org/10.1145/266021.266059", "dac", 1997]], "Shaz Qadeer": [0, ["Formal Verification of FIRE: A Case Study", ["Jae-Young Jang", "Shaz Qadeer", "Matt Kaufmann", "Carl Pixley"], "https://doi.org/10.1145/266021.266059", "dac", 1997]], "Matt Kaufmann": [0, ["Formal Verification of FIRE: A Case Study", ["Jae-Young Jang", "Shaz Qadeer", "Matt Kaufmann", "Carl Pixley"], "https://doi.org/10.1145/266021.266059", "dac", 1997]], "Carl Pixley": [0, ["Formal Verification of FIRE: A Case Study", ["Jae-Young Jang", "Shaz Qadeer", "Matt Kaufmann", "Carl Pixley"], "https://doi.org/10.1145/266021.266059", "dac", 1997]], "James A. Rowson": [0, ["Interface-Based Design", ["James A. Rowson", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/266021.266060", "dac", 1997], ["Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign", ["Mark R. Hartoog", "James A. Rowson", "Prakash D. Reddy", "Soumya Desai", "Douglas D. Dunlop", "Edwin A. Harcourt", "Neeti Khullar"], "https://doi.org/10.1145/266021.266110", "dac", 1997]], "Robert H. Klenke": [0, ["An Integrated Design Environment for Performance and Dependability Analysis", ["Robert H. Klenke", "Moshe Meyassed", "James H. Aylor", "Barry W. Johnson", "Ramesh Rao", "Anup Ghosh"], "https://doi.org/10.1145/266021.266061", "dac", 1997]], "Moshe Meyassed": [0, ["An Integrated Design Environment for Performance and Dependability Analysis", ["Robert H. Klenke", "Moshe Meyassed", "James H. Aylor", "Barry W. Johnson", "Ramesh Rao", "Anup Ghosh"], "https://doi.org/10.1145/266021.266061", "dac", 1997]], "James H. Aylor": [0, ["An Integrated Design Environment for Performance and Dependability Analysis", ["Robert H. Klenke", "Moshe Meyassed", "James H. Aylor", "Barry W. Johnson", "Ramesh Rao", "Anup Ghosh"], "https://doi.org/10.1145/266021.266061", "dac", 1997]], "Barry W. Johnson": [0, ["An Integrated Design Environment for Performance and Dependability Analysis", ["Robert H. Klenke", "Moshe Meyassed", "James H. Aylor", "Barry W. Johnson", "Ramesh Rao", "Anup Ghosh"], "https://doi.org/10.1145/266021.266061", "dac", 1997]], "Ramesh Rao": [0, ["An Integrated Design Environment for Performance and Dependability Analysis", ["Robert H. Klenke", "Moshe Meyassed", "James H. Aylor", "Barry W. Johnson", "Ramesh Rao", "Anup Ghosh"], "https://doi.org/10.1145/266021.266061", "dac", 1997]], "Anup Ghosh": [0, ["An Integrated Design Environment for Performance and Dependability Analysis", ["Robert H. Klenke", "Moshe Meyassed", "James H. Aylor", "Barry W. Johnson", "Ramesh Rao", "Anup Ghosh"], "https://doi.org/10.1145/266021.266061", "dac", 1997]], "Ole Bentz": [0, ["A Dynamic Design Estimation and Exploration Environment", ["Ole Bentz", "Jan M. Rabaey", "David Lidsky"], "https://doi.org/10.1145/266021.266063", "dac", 1997]], "Jan M. Rabaey": [0, ["A Dynamic Design Estimation and Exploration Environment", ["Ole Bentz", "Jan M. Rabaey", "David Lidsky"], "https://doi.org/10.1145/266021.266063", "dac", 1997]], "David Lidsky": [0, ["A Dynamic Design Estimation and Exploration Environment", ["Ole Bentz", "Jan M. Rabaey", "David Lidsky"], "https://doi.org/10.1145/266021.266063", "dac", 1997]], "Srilatha Manne": [0, ["Remembrance of Things Past: Locality and Memory in BDDs", ["Srilatha Manne", "Dirk Grunwald", "Fabio Somenzi"], "https://doi.org/10.1145/266021.266065", "dac", 1997]], "Dirk Grunwald": [0, ["Remembrance of Things Past: Locality and Memory in BDDs", ["Srilatha Manne", "Dirk Grunwald", "Fabio Somenzi"], "https://doi.org/10.1145/266021.266065", "dac", 1997]], "Fabio Somenzi": [0, ["Remembrance of Things Past: Locality and Memory in BDDs", ["Srilatha Manne", "Dirk Grunwald", "Fabio Somenzi"], "https://doi.org/10.1145/266021.266065", "dac", 1997], ["Linear Sifting of Decision Diagrams", ["Christoph Meinel", "Fabio Somenzi", "Thorsten Theobald"], "https://doi.org/10.1145/266021.266066", "dac", 1997], ["High-Level Power Modeling, Estimation, and Optimization", ["Enrico Macii", "Massoud Pedram", "Fabio Somenzi"], "https://doi.org/10.1145/266021.266268", "dac", 1997]], "Christoph Meinel": [0, ["Linear Sifting of Decision Diagrams", ["Christoph Meinel", "Fabio Somenzi", "Thorsten Theobald"], "https://doi.org/10.1145/266021.266066", "dac", 1997]], "Thorsten Theobald": [0, ["Linear Sifting of Decision Diagrams", ["Christoph Meinel", "Fabio Somenzi", "Thorsten Theobald"], "https://doi.org/10.1145/266021.266066", "dac", 1997]], "Youpyo Hong": [0.8474546819925308, ["Safe BDD Minimization Using Don't Cares", ["Youpyo Hong", "Peter A. Beerel", "Jerry R. Burch", "Kenneth L. McMillan"], "https://doi.org/10.1145/266021.266068", "dac", 1997]], "Peter A. Beerel": [0, ["Safe BDD Minimization Using Don't Cares", ["Youpyo Hong", "Peter A. Beerel", "Jerry R. Burch", "Kenneth L. McMillan"], "https://doi.org/10.1145/266021.266068", "dac", 1997]], "Jerry R. Burch": [0, ["Safe BDD Minimization Using Don't Cares", ["Youpyo Hong", "Peter A. Beerel", "Jerry R. Burch", "Kenneth L. McMillan"], "https://doi.org/10.1145/266021.266068", "dac", 1997]], "Kenneth L. McMillan": [0, ["Safe BDD Minimization Using Don't Cares", ["Youpyo Hong", "Peter A. Beerel", "Jerry R. Burch", "Kenneth L. McMillan"], "https://doi.org/10.1145/266021.266068", "dac", 1997]], "John Lillis": [0, ["Timing Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion", ["John Lillis", "Chung-Kuan Cheng"], "https://doi.org/10.1145/266021.266069", "dac", 1997]], "Chung-Kuan Cheng": [0, ["Timing Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion", ["John Lillis", "Chung-Kuan Cheng"], "https://doi.org/10.1145/266021.266069", "dac", 1997], ["A Network Flow Approach for Hierarchical Tree Partitioning", ["Ming-Ter Kuo", "Chung-Kuan Cheng"], "https://doi.org/10.1145/266021.266269", "dac", 1997], ["Cluster Refinement for Block Placement", ["Jin Xu", "Pei-Ning Guo", "Chung-Kuan Cheng"], "https://doi.org/10.1145/266021.266366", "dac", 1997]], "Yuji Kukimoto": [0, ["Exact Required Time Analysis via False Path Detection", ["Yuji Kukimoto", "Robert K. Brayton"], "https://doi.org/10.1145/266021.266070", "dac", 1997]], "Robert K. Brayton": [0, ["Exact Required Time Analysis via False Path Detection", ["Yuji Kukimoto", "Robert K. Brayton"], "https://doi.org/10.1145/266021.266070", "dac", 1997]], "Tod Amon": [0, ["Symbolic Timing Verification of Timing Diagrams using Presburger Formulas", ["Tod Amon", "Gaetano Borriello", "Taokuan Hu", "Jiwen Liu"], "https://doi.org/10.1145/266021.266071", "dac", 1997]], "Gaetano Borriello": [0, ["Symbolic Timing Verification of Timing Diagrams using Presburger Formulas", ["Tod Amon", "Gaetano Borriello", "Taokuan Hu", "Jiwen Liu"], "https://doi.org/10.1145/266021.266071", "dac", 1997], ["Dynamic Communication Models in Embedded System Co-Simulation", ["Ken Hines", "Gaetano Borriello"], "https://doi.org/10.1145/266021.266178", "dac", 1997]], "Taokuan Hu": [0, ["Symbolic Timing Verification of Timing Diagrams using Presburger Formulas", ["Tod Amon", "Gaetano Borriello", "Taokuan Hu", "Jiwen Liu"], "https://doi.org/10.1145/266021.266071", "dac", 1997]], "Jiwen Liu": [0, ["Symbolic Timing Verification of Timing Diagrams using Presburger Formulas", ["Tod Amon", "Gaetano Borriello", "Taokuan Hu", "Jiwen Liu"], "https://doi.org/10.1145/266021.266071", "dac", 1997]], "Peter Marwedel": [0, ["Code Generation for Core Processors", ["Peter Marwedel"], "https://doi.org/10.1145/266021.266073", "dac", 1997]], "Ajay J. Daga": [0, ["Interface Timing Verification Drives System Design", ["Ajay J. Daga", "Peter Suaris"], "https://doi.org/10.1145/266021.266078", "dac", 1997]], "Peter Suaris": [0, ["Interface Timing Verification Drives System Design", ["Ajay J. Daga", "Peter Suaris"], "https://doi.org/10.1145/266021.266078", "dac", 1997]], "Barry Shackleford": [0, ["Memory-CPU Size Optimization for Embedded System Designs", ["Barry Shackleford", "Mitsuhiro Yasuda", "Etsuko Okushi", "Hisao Koizumi", "Hiroyuki Tomiyama", "Hiroto Yasuura"], "https://doi.org/10.1145/266021.266083", "dac", 1997]], "Mitsuhiro Yasuda": [0, ["Memory-CPU Size Optimization for Embedded System Designs", ["Barry Shackleford", "Mitsuhiro Yasuda", "Etsuko Okushi", "Hisao Koizumi", "Hiroyuki Tomiyama", "Hiroto Yasuura"], "https://doi.org/10.1145/266021.266083", "dac", 1997]], "Etsuko Okushi": [0, ["Memory-CPU Size Optimization for Embedded System Designs", ["Barry Shackleford", "Mitsuhiro Yasuda", "Etsuko Okushi", "Hisao Koizumi", "Hiroyuki Tomiyama", "Hiroto Yasuura"], "https://doi.org/10.1145/266021.266083", "dac", 1997]], "Hisao Koizumi": [0, ["Memory-CPU Size Optimization for Embedded System Designs", ["Barry Shackleford", "Mitsuhiro Yasuda", "Etsuko Okushi", "Hisao Koizumi", "Hiroyuki Tomiyama", "Hiroto Yasuura"], "https://doi.org/10.1145/266021.266083", "dac", 1997]], "Hiroyuki Tomiyama": [0, ["Memory-CPU Size Optimization for Embedded System Designs", ["Barry Shackleford", "Mitsuhiro Yasuda", "Etsuko Okushi", "Hisao Koizumi", "Hiroyuki Tomiyama", "Hiroto Yasuura"], "https://doi.org/10.1145/266021.266083", "dac", 1997]], "Hiroto Yasuura": [0, ["Memory-CPU Size Optimization for Embedded System Designs", ["Barry Shackleford", "Mitsuhiro Yasuda", "Etsuko Okushi", "Hisao Koizumi", "Hiroyuki Tomiyama", "Hiroto Yasuura"], "https://doi.org/10.1145/266021.266083", "dac", 1997]], "Miodrag Potkonjak": [0, ["Methodology for Behavioral Synthesis-Based Algorithm-Level Design Space Exploration: DCT Case Study", ["Miodrag Potkonjak", "Kyosun Kim", "Ramesh Karri"], "https://doi.org/10.1145/266021.266086", "dac", 1997], ["Potential-Driven Statistical Ordering of Transformations", ["Inki Hong", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266161", "dac", 1997], ["Synthesis of Application Specific Programmable Processors", ["Kyosun Kim", "Ramesh Karri", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266164", "dac", 1997], ["System-Level Synthesis of Low-Power Hard Real-Time Systems", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266325", "dac", 1997]], "Kyosun Kim": [0.9756371378898621, ["Methodology for Behavioral Synthesis-Based Algorithm-Level Design Space Exploration: DCT Case Study", ["Miodrag Potkonjak", "Kyosun Kim", "Ramesh Karri"], "https://doi.org/10.1145/266021.266086", "dac", 1997], ["Synthesis of Application Specific Programmable Processors", ["Kyosun Kim", "Ramesh Karri", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266164", "dac", 1997]], "Ramesh Karri": [0, ["Methodology for Behavioral Synthesis-Based Algorithm-Level Design Space Exploration: DCT Case Study", ["Miodrag Potkonjak", "Kyosun Kim", "Ramesh Karri"], "https://doi.org/10.1145/266021.266086", "dac", 1997], ["Synthesis of Application Specific Programmable Processors", ["Kyosun Kim", "Ramesh Karri", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266164", "dac", 1997]], "Robert P. Kurshan": [0, ["Formal Verification in a Commercial Setting", ["Robert P. Kurshan"], "https://doi.org/10.1145/266021.266089", "dac", 1997]], "Andreas Kuehlmann": [0, ["Equivalence Checking Using Cuts and Heaps", ["Andreas Kuehlmann", "Florian Krohm"], "https://doi.org/10.1145/266021.266090", "dac", 1997]], "Florian Krohm": [0, ["Equivalence Checking Using Cuts and Heaps", ["Andreas Kuehlmann", "Florian Krohm"], "https://doi.org/10.1145/266021.266090", "dac", 1997]], "Jaijeet S. Roychowdhury": [0, ["Efficient Methods for Simulating Highly Nonlinear Multi-Rate Circuits", ["Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/266021.266092", "dac", 1997]], "Michael W. Tian": [0, ["Rapid Frequency-Domain Analog Fault Simulation Under Parameter Tolerances", ["Michael W. Tian", "C.-J. Richard Shi"], "https://doi.org/10.1145/266021.266094", "dac", 1997]], "C.-J. Richard Shi": [0, ["Rapid Frequency-Domain Analog Fault Simulation Under Parameter Tolerances", ["Michael W. Tian", "C.-J. Richard Shi"], "https://doi.org/10.1145/266021.266094", "dac", 1997]], "Salvador Mir": [0, ["SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems", ["Salvador Mir", "Adoracion Rueda", "Thomas Olbrich", "Eduardo J. Peralias", "Jose Luis Huertas"], "https://doi.org/10.1145/266021.266099", "dac", 1997]], "Adoracion Rueda": [0, ["SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems", ["Salvador Mir", "Adoracion Rueda", "Thomas Olbrich", "Eduardo J. Peralias", "Jose Luis Huertas"], "https://doi.org/10.1145/266021.266099", "dac", 1997]], "Thomas Olbrich": [0, ["SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems", ["Salvador Mir", "Adoracion Rueda", "Thomas Olbrich", "Eduardo J. Peralias", "Jose Luis Huertas"], "https://doi.org/10.1145/266021.266099", "dac", 1997]], "Eduardo J. Peralias": [0, ["SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems", ["Salvador Mir", "Adoracion Rueda", "Thomas Olbrich", "Eduardo J. Peralias", "Jose Luis Huertas"], "https://doi.org/10.1145/266021.266099", "dac", 1997]], "Jose Luis Huertas": [0, ["SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems", ["Salvador Mir", "Adoracion Rueda", "Thomas Olbrich", "Eduardo J. Peralias", "Jose Luis Huertas"], "https://doi.org/10.1145/266021.266099", "dac", 1997]], "Ashok Sudarsanam": [0, ["Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures", ["Ashok Sudarsanam", "Stan Y. Liao", "Srinivas Devadas"], "https://doi.org/10.1145/266021.266103", "dac", 1997]], "Markus Willems": [0, ["System Level Fixed-Point Design Based on an Interpolative Approach", ["Markus Willems", "Volker Bursgens", "Holger Keding", "Thorsten Grotker", "Heinrich Meyr"], "https://doi.org/10.1145/266021.266105", "dac", 1997]], "Volker Bursgens": [0, ["System Level Fixed-Point Design Based on an Interpolative Approach", ["Markus Willems", "Volker Bursgens", "Holger Keding", "Thorsten Grotker", "Heinrich Meyr"], "https://doi.org/10.1145/266021.266105", "dac", 1997]], "Holger Keding": [0, ["System Level Fixed-Point Design Based on an Interpolative Approach", ["Markus Willems", "Volker Bursgens", "Holger Keding", "Thorsten Grotker", "Heinrich Meyr"], "https://doi.org/10.1145/266021.266105", "dac", 1997]], "Thorsten Grotker": [0, ["System Level Fixed-Point Design Based on an Interpolative Approach", ["Markus Willems", "Volker Bursgens", "Holger Keding", "Thorsten Grotker", "Heinrich Meyr"], "https://doi.org/10.1145/266021.266105", "dac", 1997]], "Heinrich Meyr": [0, ["System Level Fixed-Point Design Based on an Interpolative Approach", ["Markus Willems", "Volker Bursgens", "Holger Keding", "Thorsten Grotker", "Heinrich Meyr"], "https://doi.org/10.1145/266021.266105", "dac", 1997]], "George Hadjiyiannis": [0, ["ISDL: An Instruction Set Description Language for Retargetability", ["George Hadjiyiannis", "Silvina Hanono", "Srinivas Devadas"], "https://doi.org/10.1145/266021.266108", "dac", 1997]], "Silvina Hanono": [0, ["ISDL: An Instruction Set Description Language for Retargetability", ["George Hadjiyiannis", "Silvina Hanono", "Srinivas Devadas"], "https://doi.org/10.1145/266021.266108", "dac", 1997]], "Mark R. Hartoog": [0, ["Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign", ["Mark R. Hartoog", "James A. Rowson", "Prakash D. Reddy", "Soumya Desai", "Douglas D. Dunlop", "Edwin A. Harcourt", "Neeti Khullar"], "https://doi.org/10.1145/266021.266110", "dac", 1997]], "Prakash D. Reddy": [0, ["Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign", ["Mark R. Hartoog", "James A. Rowson", "Prakash D. Reddy", "Soumya Desai", "Douglas D. Dunlop", "Edwin A. Harcourt", "Neeti Khullar"], "https://doi.org/10.1145/266021.266110", "dac", 1997]], "Soumya Desai": [0, ["Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign", ["Mark R. Hartoog", "James A. Rowson", "Prakash D. Reddy", "Soumya Desai", "Douglas D. Dunlop", "Edwin A. Harcourt", "Neeti Khullar"], "https://doi.org/10.1145/266021.266110", "dac", 1997]], "Douglas D. Dunlop": [0, ["Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign", ["Mark R. Hartoog", "James A. Rowson", "Prakash D. Reddy", "Soumya Desai", "Douglas D. Dunlop", "Edwin A. Harcourt", "Neeti Khullar"], "https://doi.org/10.1145/266021.266110", "dac", 1997]], "Edwin A. Harcourt": [0, ["Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign", ["Mark R. Hartoog", "James A. Rowson", "Prakash D. Reddy", "Soumya Desai", "Douglas D. Dunlop", "Edwin A. Harcourt", "Neeti Khullar"], "https://doi.org/10.1145/266021.266110", "dac", 1997]], "Neeti Khullar": [0, ["Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign", ["Mark R. Hartoog", "James A. Rowson", "Prakash D. Reddy", "Soumya Desai", "Douglas D. Dunlop", "Edwin A. Harcourt", "Neeti Khullar"], "https://doi.org/10.1145/266021.266110", "dac", 1997]], "Hugo De Man": [0, ["Education for the Deep Submicron Age: Business as Usual?", ["Hugo De Man"], "https://doi.org/10.1145/266021.266115", "dac", 1997]], "Robert W. Brodersen": [0, ["InfoPad - An Experiment in System Level Design and Integration", ["Robert W. Brodersen"], "https://doi.org/10.1145/266021.266117", "dac", 1997]], "Asim Smailagic": [0, ["Very Rapid Prototyping of Wearable Computers: A Case Study of Custom versus Off-the-Shelf Design Methodologies", ["Asim Smailagic", "Daniel P. Siewiorek", "Richard Martin", "John Stivoric"], "https://doi.org/10.1145/266021.266121", "dac", 1997]], "Daniel P. Siewiorek": [0, ["Very Rapid Prototyping of Wearable Computers: A Case Study of Custom versus Off-the-Shelf Design Methodologies", ["Asim Smailagic", "Daniel P. Siewiorek", "Richard Martin", "John Stivoric"], "https://doi.org/10.1145/266021.266121", "dac", 1997]], "Richard Martin": [0, ["Very Rapid Prototyping of Wearable Computers: A Case Study of Custom versus Off-the-Shelf Design Methodologies", ["Asim Smailagic", "Daniel P. Siewiorek", "Richard Martin", "John Stivoric"], "https://doi.org/10.1145/266021.266121", "dac", 1997]], "John Stivoric": [0, ["Very Rapid Prototyping of Wearable Computers: A Case Study of Custom versus Off-the-Shelf Design Methodologies", ["Asim Smailagic", "Daniel P. Siewiorek", "Richard Martin", "John Stivoric"], "https://doi.org/10.1145/266021.266121", "dac", 1997]], "Hans T. Heineken": [0, ["CAD at the Design-Manufacturing Interface", ["Hans T. Heineken", "Jitendra Khare", "Wojciech Maly", "Pranab K. Nag", "Charles H. Ouyang", "Witold A. Pleskacz"], "https://doi.org/10.1145/266021.266123", "dac", 1997]], "Jitendra Khare": [0, ["CAD at the Design-Manufacturing Interface", ["Hans T. Heineken", "Jitendra Khare", "Wojciech Maly", "Pranab K. Nag", "Charles H. Ouyang", "Witold A. Pleskacz"], "https://doi.org/10.1145/266021.266123", "dac", 1997]], "Wojciech Maly": [0, ["CAD at the Design-Manufacturing Interface", ["Hans T. Heineken", "Jitendra Khare", "Wojciech Maly", "Pranab K. Nag", "Charles H. Ouyang", "Witold A. Pleskacz"], "https://doi.org/10.1145/266021.266123", "dac", 1997]], "Pranab K. Nag": [0, ["CAD at the Design-Manufacturing Interface", ["Hans T. Heineken", "Jitendra Khare", "Wojciech Maly", "Pranab K. Nag", "Charles H. Ouyang", "Witold A. Pleskacz"], "https://doi.org/10.1145/266021.266123", "dac", 1997]], "Charles H. Ouyang": [0, ["CAD at the Design-Manufacturing Interface", ["Hans T. Heineken", "Jitendra Khare", "Wojciech Maly", "Pranab K. Nag", "Charles H. Ouyang", "Witold A. Pleskacz"], "https://doi.org/10.1145/266021.266123", "dac", 1997]], "Witold A. Pleskacz": [0, ["CAD at the Design-Manufacturing Interface", ["Hans T. Heineken", "Jitendra Khare", "Wojciech Maly", "Pranab K. Nag", "Charles H. Ouyang", "Witold A. Pleskacz"], "https://doi.org/10.1145/266021.266123", "dac", 1997]], "Mohankumar Guruswamy": [0, ["CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries", ["Mohankumar Guruswamy", "Robert L. Maziasz", "Daniel Dulitz", "Srilata Raman", "Venkat Chiluvuri", "Andrea Fernandez", "Larry G. Jones"], "https://doi.org/10.1145/266021.266126", "dac", 1997]], "Robert L. Maziasz": [0, ["CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries", ["Mohankumar Guruswamy", "Robert L. Maziasz", "Daniel Dulitz", "Srilata Raman", "Venkat Chiluvuri", "Andrea Fernandez", "Larry G. Jones"], "https://doi.org/10.1145/266021.266126", "dac", 1997]], "Daniel Dulitz": [0, ["CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries", ["Mohankumar Guruswamy", "Robert L. Maziasz", "Daniel Dulitz", "Srilata Raman", "Venkat Chiluvuri", "Andrea Fernandez", "Larry G. Jones"], "https://doi.org/10.1145/266021.266126", "dac", 1997]], "Srilata Raman": [0, ["CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries", ["Mohankumar Guruswamy", "Robert L. Maziasz", "Daniel Dulitz", "Srilata Raman", "Venkat Chiluvuri", "Andrea Fernandez", "Larry G. Jones"], "https://doi.org/10.1145/266021.266126", "dac", 1997]], "Venkat Chiluvuri": [0, ["CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries", ["Mohankumar Guruswamy", "Robert L. Maziasz", "Daniel Dulitz", "Srilata Raman", "Venkat Chiluvuri", "Andrea Fernandez", "Larry G. Jones"], "https://doi.org/10.1145/266021.266126", "dac", 1997]], "Andrea Fernandez": [0, ["CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries", ["Mohankumar Guruswamy", "Robert L. Maziasz", "Daniel Dulitz", "Srilata Raman", "Venkat Chiluvuri", "Andrea Fernandez", "Larry G. Jones"], "https://doi.org/10.1145/266021.266126", "dac", 1997]], "Larry G. Jones": [0, ["CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries", ["Mohankumar Guruswamy", "Robert L. Maziasz", "Daniel Dulitz", "Srilata Raman", "Venkat Chiluvuri", "Andrea Fernandez", "Larry G. Jones"], "https://doi.org/10.1145/266021.266126", "dac", 1997]], "Donald G. Baltus": [0, ["Developing a Concurrent Methodology for Standard-Cell Library Generation", ["Donald G. Baltus", "Thomas Varga", "Robert C. Armstrong", "John Duh", "T. G. Matheson"], "https://doi.org/10.1145/266021.266129", "dac", 1997]], "Thomas Varga": [0, ["Developing a Concurrent Methodology for Standard-Cell Library Generation", ["Donald G. Baltus", "Thomas Varga", "Robert C. Armstrong", "John Duh", "T. G. Matheson"], "https://doi.org/10.1145/266021.266129", "dac", 1997]], "Robert C. Armstrong": [0, ["Developing a Concurrent Methodology for Standard-Cell Library Generation", ["Donald G. Baltus", "Thomas Varga", "Robert C. Armstrong", "John Duh", "T. G. Matheson"], "https://doi.org/10.1145/266021.266129", "dac", 1997]], "John Duh": [0, ["Developing a Concurrent Methodology for Standard-Cell Library Generation", ["Donald G. Baltus", "Thomas Varga", "Robert C. Armstrong", "John Duh", "T. G. Matheson"], "https://doi.org/10.1145/266021.266129", "dac", 1997]], "T. G. Matheson": [0, ["Developing a Concurrent Methodology for Standard-Cell Library Generation", ["Donald G. Baltus", "Thomas Varga", "Robert C. Armstrong", "John Duh", "T. G. Matheson"], "https://doi.org/10.1145/266021.266129", "dac", 1997]], "John F. Croix": [0, ["A Fast And Accurate Technique To Optimize Characterization Tables For Logic Synthesis", ["John F. Croix", "D. F. Wong"], "https://doi.org/10.1145/266021.266132", "dac", 1997]], "D. F. Wong": [0, ["A Fast And Accurate Technique To Optimize Characterization Tables For Logic Synthesis", ["John F. Croix", "D. F. Wong"], "https://doi.org/10.1145/266021.266132", "dac", 1997], ["Optimal Wire-Sizing Function with Fringing Capacitance Consideration", ["Chung-Ping Chen", "D. F. Wong"], "https://doi.org/10.1145/266021.266295", "dac", 1997]], "Jian Li": [0, ["Limited Exception Modeling and Its Use in Presynthesis Optimizations", ["Jian Li", "Rajesh K. Gupta"], "https://doi.org/10.1145/266021.266136", "dac", 1997]], "Inki Hong": [0.9229424595832825, ["Potential-Driven Statistical Ordering of Transformations", ["Inki Hong", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266161", "dac", 1997]], "Darko Kirovski": [0, ["Potential-Driven Statistical Ordering of Transformations", ["Inki Hong", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266161", "dac", 1997], ["System-Level Synthesis of Low-Power Hard Real-Time Systems", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266325", "dac", 1997]], "Jeffrey Walrath": [0, ["Symbolic Evaluation of Performance Models for Tradeoff Visualization", ["Jeffrey Walrath", "Ranga Vemuri"], "https://doi.org/10.1145/266021.266168", "dac", 1997]], "Ranga Vemuri": [0, ["Symbolic Evaluation of Performance Models for Tradeoff Visualization", ["Jeffrey Walrath", "Ranga Vemuri"], "https://doi.org/10.1145/266021.266168", "dac", 1997]], "Subodh Gupta": [0, ["Power Macromodeling for High Level Power Estimation", ["Subodh Gupta", "Farid N. Najm"], "https://doi.org/10.1145/266021.266171", "dac", 1997]], "Farid N. Najm": [0, ["Power Macromodeling for High Level Power Estimation", ["Subodh Gupta", "Farid N. Najm"], "https://doi.org/10.1145/266021.266171", "dac", 1997], ["Technology-Dependent Transformations for Low-Power Synthesis", ["Rajendran Panda", "Farid N. Najm"], "https://doi.org/10.1145/266021.266310", "dac", 1997]], "Chih-Shun Ding": [0, ["Statistical Estimation of the Cumulative Distribution Function for Power Dissipation in VLSI Cirucits", ["Chih-Shun Ding", "Qing Wu", "Cheng-Ta Hsieh", "Massoud Pedram"], "https://doi.org/10.1145/266021.266174", "dac", 1997], ["A Power Estimation Framework for Designing Low Power Portable Video Applications", ["Chi-Ying Tsui", "Kai-Keung Chan", "Qing Wu", "Chih-Shun Ding", "Massoud Pedram"], "https://doi.org/10.1145/266021.266186", "dac", 1997]], "Qing Wu": [0.00010747280612122267, ["Statistical Estimation of the Cumulative Distribution Function for Power Dissipation in VLSI Cirucits", ["Chih-Shun Ding", "Qing Wu", "Cheng-Ta Hsieh", "Massoud Pedram"], "https://doi.org/10.1145/266021.266174", "dac", 1997], ["A Power Estimation Framework for Designing Low Power Portable Video Applications", ["Chi-Ying Tsui", "Kai-Keung Chan", "Qing Wu", "Chih-Shun Ding", "Massoud Pedram"], "https://doi.org/10.1145/266021.266186", "dac", 1997]], "Cheng-Ta Hsieh": [0, ["Statistical Estimation of the Cumulative Distribution Function for Power Dissipation in VLSI Cirucits", ["Chih-Shun Ding", "Qing Wu", "Cheng-Ta Hsieh", "Massoud Pedram"], "https://doi.org/10.1145/266021.266174", "dac", 1997], ["Profile-Driven Program Synthesis for Evaluation of System Power Dissipation", ["Cheng-Ta Hsieh", "Massoud Pedram", "Gaurav Mehta", "Fred Rastgar"], "https://doi.org/10.1145/266021.266288", "dac", 1997]], "Li-Pen Yuan": [0, ["Statistical Estimation of Average Power Dissipation in Sequential Circuits", ["Li-Pen Yuan", "Chin-Chi Teng", "Sung-Mo Kang"], "https://doi.org/10.1145/266021.266175", "dac", 1997]], "Chin-Chi Teng": [0, ["Statistical Estimation of Average Power Dissipation in Sequential Circuits", ["Li-Pen Yuan", "Chin-Chi Teng", "Sung-Mo Kang"], "https://doi.org/10.1145/266021.266175", "dac", 1997]], "Sung-Mo Kang": [0.8804949820041656, ["Statistical Estimation of Average Power Dissipation in Sequential Circuits", ["Li-Pen Yuan", "Chin-Chi Teng", "Sung-Mo Kang"], "https://doi.org/10.1145/266021.266175", "dac", 1997], ["An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design", ["Jaewon Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/266021.266199", "dac", 1997]], "Angela Krstic": [0, ["Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits", ["Angela Krstic", "Kwang-Ting Cheng"], "https://doi.org/10.1145/266021.266176", "dac", 1997], ["Post-Layout Logic Restructuring for Performance Optimization", ["Yi-Min Jiang", "Angela Krstic", "Kwang-Ting Cheng", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/266021.266313", "dac", 1997]], "Kwang-Ting Cheng": [0, ["Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits", ["Angela Krstic", "Kwang-Ting Cheng"], "https://doi.org/10.1145/266021.266176", "dac", 1997], ["A Test Synthesis Approach to Reducing BALLAST DFT Overhead", ["Douglas Chang", "Mike Tien-Chien Lee", "Malgorzata Marek-Sadowska", "Takashi Aikyo", "Kwang-Ting Cheng"], "https://doi.org/10.1145/266021.266202", "dac", 1997], ["A Hybrid Algorithm for Test Point Selection for Scan-Based BIST", ["Huan-Chih Tsai", "Kwang-Ting Cheng", "Chih-Jen Lin", "Sudipta Bhawmik"], "https://doi.org/10.1145/266021.266205", "dac", 1997], ["Post-Layout Logic Restructuring for Performance Optimization", ["Yi-Min Jiang", "Angela Krstic", "Kwang-Ting Cheng", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/266021.266313", "dac", 1997]], "Claudio Passerone": [0, ["Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis", ["Claudio Passerone", "Luciano Lavagno", "Massimiliano Chiodo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/266021.266177", "dac", 1997]], "Luciano Lavagno": [0, ["Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis", ["Claudio Passerone", "Luciano Lavagno", "Massimiliano Chiodo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/266021.266177", "dac", 1997], ["Disjunctive Partitioning and Partial Iterative Squaring: An Effective Approach for Symbolic Traversal of Large Circuits", ["Gianpiero Cabodi", "Paolo Camurati", "Luciano Lavagno", "Stefano Quer"], "https://doi.org/10.1145/266021.266355", "dac", 1997]], "Massimiliano Chiodo": [0, ["Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis", ["Claudio Passerone", "Luciano Lavagno", "Massimiliano Chiodo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/266021.266177", "dac", 1997]], "Ken Hines": [0, ["Dynamic Communication Models in Embedded System Co-Simulation", ["Ken Hines", "Gaetano Borriello"], "https://doi.org/10.1145/266021.266178", "dac", 1997]], "Pankaj Pant": [0, ["Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks", ["Pankaj Pant", "Vivek De", "Abhijit Chatterjee"], "https://doi.org/10.1145/266021.266181", "dac", 1997]], "Vivek De": [0, ["Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks", ["Pankaj Pant", "Vivek De", "Abhijit Chatterjee"], "https://doi.org/10.1145/266021.266181", "dac", 1997]], "Abhijit Chatterjee": [0, ["Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks", ["Pankaj Pant", "Vivek De", "Abhijit Chatterjee"], "https://doi.org/10.1145/266021.266181", "dac", 1997]], "James Kao": [0, ["Transistor Sizing Issues and Tool For Multi-Threshold CMOS Technology", ["James Kao", "Anantha Chandrakasan", "Dimitri Antoniadis"], "https://doi.org/10.1145/266021.266182", "dac", 1997]], "Anantha Chandrakasan": [0, ["Transistor Sizing Issues and Tool For Multi-Threshold CMOS Technology", ["James Kao", "Anantha Chandrakasan", "Dimitri Antoniadis"], "https://doi.org/10.1145/266021.266182", "dac", 1997], ["Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT", ["Thucydides Xanthopoulos", "Yoshifumi Yaoi", "Anantha Chandrakasan"], "https://doi.org/10.1145/266021.266184", "dac", 1997]], "Dimitri Antoniadis": [0, ["Transistor Sizing Issues and Tool For Multi-Threshold CMOS Technology", ["James Kao", "Anantha Chandrakasan", "Dimitri Antoniadis"], "https://doi.org/10.1145/266021.266182", "dac", 1997]], "Thucydides Xanthopoulos": [0, ["Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT", ["Thucydides Xanthopoulos", "Yoshifumi Yaoi", "Anantha Chandrakasan"], "https://doi.org/10.1145/266021.266184", "dac", 1997]], "Yoshifumi Yaoi": [0, ["Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT", ["Thucydides Xanthopoulos", "Yoshifumi Yaoi", "Anantha Chandrakasan"], "https://doi.org/10.1145/266021.266184", "dac", 1997]], "Chi-Ying Tsui": [0, ["A Power Estimation Framework for Designing Low Power Portable Video Applications", ["Chi-Ying Tsui", "Kai-Keung Chan", "Qing Wu", "Chih-Shun Ding", "Massoud Pedram"], "https://doi.org/10.1145/266021.266186", "dac", 1997]], "Kai-Keung Chan": [0, ["A Power Estimation Framework for Designing Low Power Portable Video Applications", ["Chi-Ying Tsui", "Kai-Keung Chan", "Qing Wu", "Chih-Shun Ding", "Massoud Pedram"], "https://doi.org/10.1145/266021.266186", "dac", 1997]], "Qi Wang": [1.1267271020187763e-05, ["An Investigation of Power Delay Trade-Offs on PowerPC Circuits", ["Qi Wang", "Sarma B. K. Vrudhula", "Shantanu Ganguly"], "https://doi.org/10.1145/266021.266190", "dac", 1997]], "Sarma B. K. Vrudhula": [0, ["An Investigation of Power Delay Trade-Offs on PowerPC Circuits", ["Qi Wang", "Sarma B. K. Vrudhula", "Shantanu Ganguly"], "https://doi.org/10.1145/266021.266190", "dac", 1997]], "Shantanu Ganguly": [0, ["An Investigation of Power Delay Trade-Offs on PowerPC Circuits", ["Qi Wang", "Sarma B. K. Vrudhula", "Shantanu Ganguly"], "https://doi.org/10.1145/266021.266190", "dac", 1997]], "Anand Raghunathan": [0, ["Power Management Techniques for Control-Flow Intensive Designs", ["Anand Raghunathan", "Sujit Dey", "Niraj K. Jha", "Kazutoshi Wakabayashi"], "https://doi.org/10.1145/266021.266191", "dac", 1997], ["Hierarchical Test Generation and Design for Testability of ASPPs and ASIPs", ["Indradeep Ghosh", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/266021.266277", "dac", 1997]], "Sujit Dey": [0, ["Power Management Techniques for Control-Flow Intensive Designs", ["Anand Raghunathan", "Sujit Dey", "Niraj K. Jha", "Kazutoshi Wakabayashi"], "https://doi.org/10.1145/266021.266191", "dac", 1997]], "Niraj K. Jha": [0, ["Power Management Techniques for Control-Flow Intensive Designs", ["Anand Raghunathan", "Sujit Dey", "Niraj K. Jha", "Kazutoshi Wakabayashi"], "https://doi.org/10.1145/266021.266191", "dac", 1997], ["Hierarchical Test Generation and Design for Testability of ASPPs and ASIPs", ["Indradeep Ghosh", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/266021.266277", "dac", 1997], ["COSYN: Hardware-Software Co-Synthesis of Embedded Systems", ["Bharat P. Dave", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/266021.266341", "dac", 1997]], "Kazutoshi Wakabayashi": [0, ["Power Management Techniques for Control-Flow Intensive Designs", ["Anand Raghunathan", "Sujit Dey", "Niraj K. Jha", "Kazutoshi Wakabayashi"], "https://doi.org/10.1145/266021.266191", "dac", 1997]], "Catherine H. Gebotys": [0, ["Low Energy Memory and Register Allocation Using Network Flow", ["Catherine H. Gebotys"], "https://doi.org/10.1145/266021.266192", "dac", 1997]], "Daehong Kim": [0.8585706949234009, ["Power-conscious High Level Synthesis Using Loop Folding", ["Daehong Kim", "Kiyoung Choi"], "https://doi.org/10.1145/266021.266194", "dac", 1997]], "Kiyoung Choi": [1, ["Power-conscious High Level Synthesis Using Loop Folding", ["Daehong Kim", "Kiyoung Choi"], "https://doi.org/10.1145/266021.266194", "dac", 1997]], "Martin Lefebvre": [0, ["The Future of Custom Cell Generation in Physical Synthesis", ["Martin Lefebvre", "David Marple", "Carl Sechen"], "https://doi.org/10.1145/266021.266196", "dac", 1997]], "David Marple": [0, ["The Future of Custom Cell Generation in Physical Synthesis", ["Martin Lefebvre", "David Marple", "Carl Sechen"], "https://doi.org/10.1145/266021.266196", "dac", 1997]], "Carl Sechen": [0, ["The Future of Custom Cell Generation in Physical Synthesis", ["Martin Lefebvre", "David Marple", "Carl Sechen"], "https://doi.org/10.1145/266021.266196", "dac", 1997]], "Avaneendra Gupta": [0, ["CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells", ["Avaneendra Gupta", "John P. Hayes"], "https://doi.org/10.1145/266021.266198", "dac", 1997]], "John P. Hayes": [0, ["CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells", ["Avaneendra Gupta", "John P. Hayes"], "https://doi.org/10.1145/266021.266198", "dac", 1997]], "Jaewon Kim": [0.8390696942806244, ["An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design", ["Jaewon Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/266021.266199", "dac", 1997]], "John Lakos": [0, ["Technology Retargeting for IC Layout", ["John Lakos"], "https://doi.org/10.1145/266021.266201", "dac", 1997]], "Douglas Chang": [2.8168592791644187e-07, ["A Test Synthesis Approach to Reducing BALLAST DFT Overhead", ["Douglas Chang", "Mike Tien-Chien Lee", "Malgorzata Marek-Sadowska", "Takashi Aikyo", "Kwang-Ting Cheng"], "https://doi.org/10.1145/266021.266202", "dac", 1997]], "Mike Tien-Chien Lee": [5.51272829468763e-11, ["A Test Synthesis Approach to Reducing BALLAST DFT Overhead", ["Douglas Chang", "Mike Tien-Chien Lee", "Malgorzata Marek-Sadowska", "Takashi Aikyo", "Kwang-Ting Cheng"], "https://doi.org/10.1145/266021.266202", "dac", 1997]], "Malgorzata Marek-Sadowska": [0, ["A Test Synthesis Approach to Reducing BALLAST DFT Overhead", ["Douglas Chang", "Mike Tien-Chien Lee", "Malgorzata Marek-Sadowska", "Takashi Aikyo", "Kwang-Ting Cheng"], "https://doi.org/10.1145/266021.266202", "dac", 1997], ["STARBIST: Scan Autocorrelated Random Pattern Generation", ["Kun-Han Tsai", "Sybille Hellebrand", "Janusz Rajski", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/266021.266203", "dac", 1997], ["Post-Layout Logic Restructuring for Performance Optimization", ["Yi-Min Jiang", "Angela Krstic", "Kwang-Ting Cheng", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/266021.266313", "dac", 1997]], "Takashi Aikyo": [0, ["A Test Synthesis Approach to Reducing BALLAST DFT Overhead", ["Douglas Chang", "Mike Tien-Chien Lee", "Malgorzata Marek-Sadowska", "Takashi Aikyo", "Kwang-Ting Cheng"], "https://doi.org/10.1145/266021.266202", "dac", 1997]], "Kun-Han Tsai": [0, ["STARBIST: Scan Autocorrelated Random Pattern Generation", ["Kun-Han Tsai", "Sybille Hellebrand", "Janusz Rajski", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/266021.266203", "dac", 1997]], "Sybille Hellebrand": [0, ["STARBIST: Scan Autocorrelated Random Pattern Generation", ["Kun-Han Tsai", "Sybille Hellebrand", "Janusz Rajski", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/266021.266203", "dac", 1997]], "Janusz Rajski": [0, ["STARBIST: Scan Autocorrelated Random Pattern Generation", ["Kun-Han Tsai", "Sybille Hellebrand", "Janusz Rajski", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/266021.266203", "dac", 1997]], "Huan-Chih Tsai": [0, ["A Hybrid Algorithm for Test Point Selection for Scan-Based BIST", ["Huan-Chih Tsai", "Kwang-Ting Cheng", "Chih-Jen Lin", "Sudipta Bhawmik"], "https://doi.org/10.1145/266021.266205", "dac", 1997]], "Chih-Jen Lin": [0, ["A Hybrid Algorithm for Test Point Selection for Scan-Based BIST", ["Huan-Chih Tsai", "Kwang-Ting Cheng", "Chih-Jen Lin", "Sudipta Bhawmik"], "https://doi.org/10.1145/266021.266205", "dac", 1997]], "Sudipta Bhawmik": [0, ["A Hybrid Algorithm for Test Point Selection for Scan-Based BIST", ["Huan-Chih Tsai", "Kwang-Ting Cheng", "Chih-Jen Lin", "Sudipta Bhawmik"], "https://doi.org/10.1145/266021.266205", "dac", 1997]], "Wolfgang Meyer": [0, ["Design and Synthesis of Array Structured Telecommunication Processing Applications", ["Wolfgang Meyer", "Andrew Seawright", "Fumiya Tada"], "https://doi.org/10.1145/266021.266209", "dac", 1997]], "Andrew Seawright": [0, ["Design and Synthesis of Array Structured Telecommunication Processing Applications", ["Wolfgang Meyer", "Andrew Seawright", "Fumiya Tada"], "https://doi.org/10.1145/266021.266209", "dac", 1997]], "Fumiya Tada": [0, ["Design and Synthesis of Array Structured Telecommunication Processing Applications", ["Wolfgang Meyer", "Andrew Seawright", "Fumiya Tada"], "https://doi.org/10.1145/266021.266209", "dac", 1997]], "C. Hein": [0, ["RASSP Virtual Prototyping of DSP Systems", ["C. Hein", "J. Pridgen", "W. Kline"], "https://doi.org/10.1145/266021.266211", "dac", 1997]], "J. Pridgen": [0, ["RASSP Virtual Prototyping of DSP Systems", ["C. Hein", "J. Pridgen", "W. Kline"], "https://doi.org/10.1145/266021.266211", "dac", 1997]], "W. Kline": [0, ["RASSP Virtual Prototyping of DSP Systems", ["C. Hein", "J. Pridgen", "W. Kline"], "https://doi.org/10.1145/266021.266211", "dac", 1997]], "Claus Schneider": [0, ["A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders", ["Claus Schneider"], "https://doi.org/10.1145/266021.266213", "dac", 1997]], "Ming-Ter Kuo": [0, ["A Network Flow Approach for Hierarchical Tree Partitioning", ["Ming-Ter Kuo", "Chung-Kuan Cheng"], "https://doi.org/10.1145/266021.266269", "dac", 1997]], "Helena Krupnova": [0, ["A Hierarchy-Driven FPGA Partitioning Method", ["Helena Krupnova", "Ali Abbara", "Gabriele Saucier"], "https://doi.org/10.1145/266021.266271", "dac", 1997]], "Ali Abbara": [0, ["A Hierarchy-Driven FPGA Partitioning Method", ["Helena Krupnova", "Ali Abbara", "Gabriele Saucier"], "https://doi.org/10.1145/266021.266271", "dac", 1997]], "Gabriele Saucier": [0, ["A Hierarchy-Driven FPGA Partitioning Method", ["Helena Krupnova", "Ali Abbara", "Gabriele Saucier"], "https://doi.org/10.1145/266021.266271", "dac", 1997]], "George Karypis": [0, ["Multilevel Hypergraph Partitioning: Application in VLSI Domain", ["George Karypis", "Rajat Aggarwal", "Vipin Kumar", "Shashi Shekhar"], "https://doi.org/10.1145/266021.266273", "dac", 1997]], "Rajat Aggarwal": [0, ["Multilevel Hypergraph Partitioning: Application in VLSI Domain", ["George Karypis", "Rajat Aggarwal", "Vipin Kumar", "Shashi Shekhar"], "https://doi.org/10.1145/266021.266273", "dac", 1997]], "Vipin Kumar": [0, ["Multilevel Hypergraph Partitioning: Application in VLSI Domain", ["George Karypis", "Rajat Aggarwal", "Vipin Kumar", "Shashi Shekhar"], "https://doi.org/10.1145/266021.266273", "dac", 1997]], "Shashi Shekhar": [0, ["Multilevel Hypergraph Partitioning: Application in VLSI Domain", ["George Karypis", "Rajat Aggarwal", "Vipin Kumar", "Shashi Shekhar"], "https://doi.org/10.1145/266021.266273", "dac", 1997]], "Charles J. Alpert": [0, ["Multilevel Circuit Partitioning", ["Charles J. Alpert", "Jen-Hsin Huang", "Andrew B. Kahng"], "https://doi.org/10.1145/266021.266275", "dac", 1997], ["Wire Segmenting for Improved Buffer Insertion", ["Charles J. Alpert", "Anirudh Devgan"], "https://doi.org/10.1145/266021.266291", "dac", 1997], ["Quadratic Placement Revisited", ["Charles J. Alpert", "Tony F. Chan", "Dennis J.-H. Huang", "Igor L. Markov", "Kenneth Yan"], "https://doi.org/10.1145/266021.266362", "dac", 1997]], "Jen-Hsin Huang": [0, ["Multilevel Circuit Partitioning", ["Charles J. Alpert", "Jen-Hsin Huang", "Andrew B. Kahng"], "https://doi.org/10.1145/266021.266275", "dac", 1997]], "Andrew B. Kahng": [0, ["Multilevel Circuit Partitioning", ["Charles J. Alpert", "Jen-Hsin Huang", "Andrew B. Kahng"], "https://doi.org/10.1145/266021.266275", "dac", 1997], ["More Practical Bounded-Skew Clock Routing", ["Andrew B. Kahng", "Chung-Wen Albert Tsao"], "https://doi.org/10.1145/266021.266292", "dac", 1997], ["Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology", ["Jason Cong", "Lei He", "Andrew B. Kahng", "David Noice", "Nagesh Shirali", "Steve H.-C. Yen"], "https://doi.org/10.1145/266021.266303", "dac", 1997]], "Indradeep Ghosh": [0, ["Hierarchical Test Generation and Design for Testability of ASPPs and ASIPs", ["Indradeep Ghosh", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/266021.266277", "dac", 1997]], "Laurence Goodby": [0, ["Frequency-Domain Compatibility in Digital Filter BIST", ["Laurence Goodby", "Alex Orailoglu"], "https://doi.org/10.1145/266021.266278", "dac", 1997]], "Alex Orailoglu": [0, ["Frequency-Domain Compatibility in Digital Filter BIST", ["Laurence Goodby", "Alex Orailoglu"], "https://doi.org/10.1145/266021.266278", "dac", 1997]], "Mehrdad Nourani": [0, ["A Scheme for Integrated Controller-Datapath Fault Testing", ["Mehrdad Nourani", "Joan Carletta", "Christos A. Papachristou"], "https://doi.org/10.1145/266021.266280", "dac", 1997]], "Joan Carletta": [0, ["A Scheme for Integrated Controller-Datapath Fault Testing", ["Mehrdad Nourani", "Joan Carletta", "Christos A. Papachristou"], "https://doi.org/10.1145/266021.266280", "dac", 1997]], "Christos A. Papachristou": [0, ["A Scheme for Integrated Controller-Datapath Fault Testing", ["Mehrdad Nourani", "Joan Carletta", "Christos A. Papachristou"], "https://doi.org/10.1145/266021.266280", "dac", 1997]], "Hemang Lavana": [0, ["Executable Workflows: A Paradigm for Collaborative Design on the Internet", ["Hemang Lavana", "Amit Khetawat", "Franc Brglez", "Krzysztof Kozminski"], "https://doi.org/10.1145/266021.266283", "dac", 1997]], "Amit Khetawat": [0, ["Executable Workflows: A Paradigm for Collaborative Design on the Internet", ["Hemang Lavana", "Amit Khetawat", "Franc Brglez", "Krzysztof Kozminski"], "https://doi.org/10.1145/266021.266283", "dac", 1997]], "Franc Brglez": [0, ["Executable Workflows: A Paradigm for Collaborative Design on the Internet", ["Hemang Lavana", "Amit Khetawat", "Franc Brglez", "Krzysztof Kozminski"], "https://doi.org/10.1145/266021.266283", "dac", 1997]], "Krzysztof Kozminski": [0, ["Executable Workflows: A Paradigm for Collaborative Design on the Internet", ["Hemang Lavana", "Amit Khetawat", "Franc Brglez", "Krzysztof Kozminski"], "https://doi.org/10.1145/266021.266283", "dac", 1997]], "Donald R. Cottrell": [0, ["Electronic Component Information Exchange (ECIX)", ["Donald R. Cottrell"], "https://doi.org/10.1145/266021.266285", "dac", 1997]], "Bernd Schurmann": [0, ["Modeling Design Tasks and Tools: The Link Between Product and Flow Model", ["Bernd Schurmann", "Joachim Altmeyer"], "https://doi.org/10.1145/266021.266286", "dac", 1997]], "Joachim Altmeyer": [0, ["Modeling Design Tasks and Tools: The Link Between Product and Flow Model", ["Bernd Schurmann", "Joachim Altmeyer"], "https://doi.org/10.1145/266021.266286", "dac", 1997]], "Gaurav Mehta": [0, ["Profile-Driven Program Synthesis for Evaluation of System Power Dissipation", ["Cheng-Ta Hsieh", "Massoud Pedram", "Gaurav Mehta", "Fred Rastgar"], "https://doi.org/10.1145/266021.266288", "dac", 1997]], "Fred Rastgar": [0, ["Profile-Driven Program Synthesis for Evaluation of System Power Dissipation", ["Cheng-Ta Hsieh", "Massoud Pedram", "Gaurav Mehta", "Fred Rastgar"], "https://doi.org/10.1145/266021.266288", "dac", 1997]], "Sumant Ramprasad": [0, ["Analytical Estimation of Transition Activity From Word-Level Signal Statistics", ["Sumant Ramprasad", "Naresh R. Shanbhag", "Ibrahim N. Hajj"], "https://doi.org/10.1145/266021.266289", "dac", 1997]], "Naresh R. Shanbhag": [0, ["Analytical Estimation of Transition Activity From Word-Level Signal Statistics", ["Sumant Ramprasad", "Naresh R. Shanbhag", "Ibrahim N. Hajj"], "https://doi.org/10.1145/266021.266289", "dac", 1997]], "Ibrahim N. Hajj": [0, ["Analytical Estimation of Transition Activity From Word-Level Signal Statistics", ["Sumant Ramprasad", "Naresh R. Shanbhag", "Ibrahim N. Hajj"], "https://doi.org/10.1145/266021.266289", "dac", 1997]], "Anirudh Devgan": [0, ["Wire Segmenting for Improved Buffer Insertion", ["Charles J. Alpert", "Anirudh Devgan"], "https://doi.org/10.1145/266021.266291", "dac", 1997]], "Chung-Wen Albert Tsao": [0, ["More Practical Bounded-Skew Clock Routing", ["Andrew B. Kahng", "Chung-Wen Albert Tsao"], "https://doi.org/10.1145/266021.266292", "dac", 1997]], "Chin-Chih Chang": [7.016769450274296e-05, ["An Efficient Approach to Multi-Layer Layer Assignment with Application to Via Minimization", ["Chin-Chih Chang", "Jason Cong"], "https://doi.org/10.1145/266021.266294", "dac", 1997]], "Jason Cong": [0, ["An Efficient Approach to Multi-Layer Layer Assignment with Application to Via Minimization", ["Chin-Chih Chang", "Jason Cong"], "https://doi.org/10.1145/266021.266294", "dac", 1997], ["Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology", ["Jason Cong", "Lei He", "Andrew B. Kahng", "David Noice", "Nagesh Shirali", "Steve H.-C. Yen"], "https://doi.org/10.1145/266021.266303", "dac", 1997], ["FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits", ["Jason Cong", "Chang Wu"], "https://doi.org/10.1145/266021.266309", "dac", 1997]], "Chung-Ping Chen": [0, ["Optimal Wire-Sizing Function with Fringing Capacitance Consideration", ["Chung-Ping Chen", "D. F. Wong"], "https://doi.org/10.1145/266021.266295", "dac", 1997]], "Irith Pomeranz": [0, ["Fault Simulation under the Multiple Observation Time Approach using Backward Implications", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/266021.266297", "dac", 1997]], "Sudhakar M. Reddy": [0, ["Fault Simulation under the Multiple Observation Time Approach using Backward Implications", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/266021.266297", "dac", 1997]], "Seongmoon Wang": [0.9999925792217255, ["ATPG for Heat Dissipation Minimization During Scan Testing", ["Seongmoon Wang", "Sandeep K. Gupta"], "https://doi.org/10.1145/266021.266298", "dac", 1997]], "Sandeep K. Gupta": [0, ["ATPG for Heat Dissipation Minimization During Scan Testing", ["Seongmoon Wang", "Sandeep K. Gupta"], "https://doi.org/10.1145/266021.266298", "dac", 1997]], "Oriol Roig": [0, ["Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits", ["Oriol Roig", "Jordi Cortadella", "Marco A. Pena", "Enric Pastor"], "https://doi.org/10.1145/266021.266300", "dac", 1997]], "Lei He": [0, ["Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology", ["Jason Cong", "Lei He", "Andrew B. Kahng", "David Noice", "Nagesh Shirali", "Steve H.-C. Yen"], "https://doi.org/10.1145/266021.266303", "dac", 1997]], "David Noice": [0, ["Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology", ["Jason Cong", "Lei He", "Andrew B. Kahng", "David Noice", "Nagesh Shirali", "Steve H.-C. Yen"], "https://doi.org/10.1145/266021.266303", "dac", 1997]], "Nagesh Shirali": [0, ["Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology", ["Jason Cong", "Lei He", "Andrew B. Kahng", "David Noice", "Nagesh Shirali", "Steve H.-C. Yen"], "https://doi.org/10.1145/266021.266303", "dac", 1997]], "Steve H.-C. Yen": [0, ["Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology", ["Jason Cong", "Lei He", "Andrew B. Kahng", "David Noice", "Nagesh Shirali", "Steve H.-C. Yen"], "https://doi.org/10.1145/266021.266303", "dac", 1997]], "Cristiano Forzan": [0, ["Accurate and Efficient Macromodel of Submicron Digital Standard Cells", ["Cristiano Forzan", "Bruno Franzini", "Carlo Guardiani"], "https://doi.org/10.1145/266021.266305", "dac", 1997]], "Bruno Franzini": [0, ["Accurate and Efficient Macromodel of Submicron Digital Standard Cells", ["Cristiano Forzan", "Bruno Franzini", "Carlo Guardiani"], "https://doi.org/10.1145/266021.266305", "dac", 1997]], "Carlo Guardiani": [0, ["Accurate and Efficient Macromodel of Submicron Digital Standard Cells", ["Cristiano Forzan", "Bruno Franzini", "Carlo Guardiani"], "https://doi.org/10.1145/266021.266305", "dac", 1997]], "Howard H. Chen": [0, ["Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design", ["Howard H. Chen", "David D. Ling"], "https://doi.org/10.1145/266021.266307", "dac", 1997]], "Chang Wu": [0.10330982878804207, ["FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits", ["Jason Cong", "Chang Wu"], "https://doi.org/10.1145/266021.266309", "dac", 1997]], "Rajendran Panda": [0, ["Technology-Dependent Transformations for Low-Power Synthesis", ["Rajendran Panda", "Farid N. Najm"], "https://doi.org/10.1145/266021.266310", "dac", 1997]], "Chau-Shen Chen": [0, ["Low Power FPGA Design - A Re-engineering Approach", ["Chau-Shen Chen", "TingTing Hwang", "C. L. Liu"], "https://doi.org/10.1145/266021.266312", "dac", 1997]], "TingTing Hwang": [2.0288438897647643e-11, ["Low Power FPGA Design - A Re-engineering Approach", ["Chau-Shen Chen", "TingTing Hwang", "C. L. Liu"], "https://doi.org/10.1145/266021.266312", "dac", 1997]], "C. L. Liu": [0, ["Low Power FPGA Design - A Re-engineering Approach", ["Chau-Shen Chen", "TingTing Hwang", "C. L. Liu"], "https://doi.org/10.1145/266021.266312", "dac", 1997]], "Yi-Min Jiang": [0, ["Post-Layout Logic Restructuring for Performance Optimization", ["Yi-Min Jiang", "Angela Krstic", "Kwang-Ting Cheng", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/266021.266313", "dac", 1997]], "Masako Murofushi": [0, ["Layout Driven Re-synthesis for Low Power Consumption LSIs", ["Masako Murofushi", "Takashi Ishioka", "Masami Murakata", "Takashi Mitsuhashi"], "https://doi.org/10.1145/266021.266314", "dac", 1997]], "Takashi Ishioka": [0, ["Layout Driven Re-synthesis for Low Power Consumption LSIs", ["Masako Murofushi", "Takashi Ishioka", "Masami Murakata", "Takashi Mitsuhashi"], "https://doi.org/10.1145/266021.266314", "dac", 1997]], "Masami Murakata": [0, ["Layout Driven Re-synthesis for Low Power Consumption LSIs", ["Masako Murofushi", "Takashi Ishioka", "Masami Murakata", "Takashi Mitsuhashi"], "https://doi.org/10.1145/266021.266314", "dac", 1997]], "Takashi Mitsuhashi": [0, ["Layout Driven Re-synthesis for Low Power Consumption LSIs", ["Masako Murofushi", "Takashi Ishioka", "Masami Murakata", "Takashi Mitsuhashi"], "https://doi.org/10.1145/266021.266314", "dac", 1997]], "William C. Tang": [0, ["Overview of Microelectromechanical Systems and Design Processes", ["William C. Tang"], "https://doi.org/10.1145/266021.266316", "dac", 1997]], "Jean-Michel Karam": [0, ["CAD and Foundries for Microsystems", ["Jean-Michel Karam", "Bernard Courtois", "Hicham Boutamine", "P. Drake", "Andras Poppe", "Vladimir Szekely", "Marta Rencz", "Klaus Hofmann", "Manfred Glesner"], "https://doi.org/10.1145/266021.266317", "dac", 1997]], "Bernard Courtois": [0, ["CAD and Foundries for Microsystems", ["Jean-Michel Karam", "Bernard Courtois", "Hicham Boutamine", "P. Drake", "Andras Poppe", "Vladimir Szekely", "Marta Rencz", "Klaus Hofmann", "Manfred Glesner"], "https://doi.org/10.1145/266021.266317", "dac", 1997]], "Hicham Boutamine": [0, ["CAD and Foundries for Microsystems", ["Jean-Michel Karam", "Bernard Courtois", "Hicham Boutamine", "P. Drake", "Andras Poppe", "Vladimir Szekely", "Marta Rencz", "Klaus Hofmann", "Manfred Glesner"], "https://doi.org/10.1145/266021.266317", "dac", 1997]], "P. Drake": [0, ["CAD and Foundries for Microsystems", ["Jean-Michel Karam", "Bernard Courtois", "Hicham Boutamine", "P. Drake", "Andras Poppe", "Vladimir Szekely", "Marta Rencz", "Klaus Hofmann", "Manfred Glesner"], "https://doi.org/10.1145/266021.266317", "dac", 1997]], "Andras Poppe": [0, ["CAD and Foundries for Microsystems", ["Jean-Michel Karam", "Bernard Courtois", "Hicham Boutamine", "P. Drake", "Andras Poppe", "Vladimir Szekely", "Marta Rencz", "Klaus Hofmann", "Manfred Glesner"], "https://doi.org/10.1145/266021.266317", "dac", 1997]], "Vladimir Szekely": [0, ["CAD and Foundries for Microsystems", ["Jean-Michel Karam", "Bernard Courtois", "Hicham Boutamine", "P. Drake", "Andras Poppe", "Vladimir Szekely", "Marta Rencz", "Klaus Hofmann", "Manfred Glesner"], "https://doi.org/10.1145/266021.266317", "dac", 1997]], "Marta Rencz": [0, ["CAD and Foundries for Microsystems", ["Jean-Michel Karam", "Bernard Courtois", "Hicham Boutamine", "P. Drake", "Andras Poppe", "Vladimir Szekely", "Marta Rencz", "Klaus Hofmann", "Manfred Glesner"], "https://doi.org/10.1145/266021.266317", "dac", 1997]], "Klaus Hofmann": [0, ["CAD and Foundries for Microsystems", ["Jean-Michel Karam", "Bernard Courtois", "Hicham Boutamine", "P. Drake", "Andras Poppe", "Vladimir Szekely", "Marta Rencz", "Klaus Hofmann", "Manfred Glesner"], "https://doi.org/10.1145/266021.266317", "dac", 1997]], "Manfred Glesner": [0, ["CAD and Foundries for Microsystems", ["Jean-Michel Karam", "Bernard Courtois", "Hicham Boutamine", "P. Drake", "Andras Poppe", "Vladimir Szekely", "Marta Rencz", "Klaus Hofmann", "Manfred Glesner"], "https://doi.org/10.1145/266021.266317", "dac", 1997]], "Tamal Mukherjee": [0, ["Structured Design of Microelectromechanical Systems", ["Tamal Mukherjee", "Gary K. Fedder"], "https://doi.org/10.1145/266021.266320", "dac", 1997]], "Gary K. Fedder": [0, ["Structured Design of Microelectromechanical Systems", ["Tamal Mukherjee", "Gary K. Fedder"], "https://doi.org/10.1145/266021.266320", "dac", 1997]], "Narayan R. Aluru": [0, ["Algorithms for Coupled Domain MEMS Simulation", ["Narayan R. Aluru", "James White"], "https://doi.org/10.1145/266021.266321", "dac", 1997]], "James White": [0, ["Algorithms for Coupled Domain MEMS Simulation", ["Narayan R. Aluru", "James White"], "https://doi.org/10.1145/266021.266321", "dac", 1997]], "Jorg Henkel": [0, ["A Hardware/Software Partitioner Using a Dynamically Determined Granularity", ["Jorg Henkel", "Rolf Ernst"], "https://doi.org/10.1145/266021.266323", "dac", 1997]], "Rolf Ernst": [0, ["A Hardware/Software Partitioner Using a Dynamically Determined Granularity", ["Jorg Henkel", "Rolf Ernst"], "https://doi.org/10.1145/266021.266323", "dac", 1997]], "Bharat P. Dave": [0, ["COSYN: Hardware-Software Co-Synthesis of Embedded Systems", ["Bharat P. Dave", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/266021.266341", "dac", 1997]], "Ganesh Lakshminarayana": [0, ["COSYN: Hardware-Software Co-Synthesis of Embedded Systems", ["Bharat P. Dave", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/266021.266341", "dac", 1997]], "Samir Agrawal": [0, ["Data-Flow Assisted Behavioral Partitioning for Embedded Systems", ["Samir Agrawal", "Rajesh K. Gupta"], "https://doi.org/10.1145/266021.266347", "dac", 1997]], "Smita Bakshi": [0, ["Hardware/Software Partitioning and Pipelining", ["Smita Bakshi", "Daniel Gajski"], "https://doi.org/10.1145/266021.266349", "dac", 1997]], "Daniel Gajski": [0, ["Hardware/Software Partitioning and Pipelining", ["Smita Bakshi", "Daniel Gajski"], "https://doi.org/10.1145/266021.266349", "dac", 1997]], "Wayne Wei-Ming Dai": [0, ["Chip Parasitic Extraction and Signal Integrity Verification (Extended Abstract)", ["Wayne Wei-Ming Dai"], "https://doi.org/10.1145/266021.266351", "dac", 1997]], "William J. Grundmann": [0, ["Designing High Performance CMOS Microprocessors Using Full Custom Techniques", ["William J. Grundmann", "Dan Dobberpuhl", "Randy L. Allmon", "Nicholas L. Rethman"], "https://doi.org/10.1145/266021.266353", "dac", 1997]], "Dan Dobberpuhl": [0, ["Designing High Performance CMOS Microprocessors Using Full Custom Techniques", ["William J. Grundmann", "Dan Dobberpuhl", "Randy L. Allmon", "Nicholas L. Rethman"], "https://doi.org/10.1145/266021.266353", "dac", 1997]], "Randy L. Allmon": [0, ["Designing High Performance CMOS Microprocessors Using Full Custom Techniques", ["William J. Grundmann", "Dan Dobberpuhl", "Randy L. Allmon", "Nicholas L. Rethman"], "https://doi.org/10.1145/266021.266353", "dac", 1997]], "Nicholas L. Rethman": [0, ["Designing High Performance CMOS Microprocessors Using Full Custom Techniques", ["William J. Grundmann", "Dan Dobberpuhl", "Randy L. Allmon", "Nicholas L. Rethman"], "https://doi.org/10.1145/266021.266353", "dac", 1997]], "Gianpiero Cabodi": [0, ["Disjunctive Partitioning and Partial Iterative Squaring: An Effective Approach for Symbolic Traversal of Large Circuits", ["Gianpiero Cabodi", "Paolo Camurati", "Luciano Lavagno", "Stefano Quer"], "https://doi.org/10.1145/266021.266355", "dac", 1997]], "Paolo Camurati": [0, ["Disjunctive Partitioning and Partial Iterative Squaring: An Effective Approach for Symbolic Traversal of Large Circuits", ["Gianpiero Cabodi", "Paolo Camurati", "Luciano Lavagno", "Stefano Quer"], "https://doi.org/10.1145/266021.266355", "dac", 1997]], "Stefano Quer": [0, ["Disjunctive Partitioning and Partial Iterative Squaring: An Effective Approach for Symbolic Traversal of Large Circuits", ["Gianpiero Cabodi", "Paolo Camurati", "Luciano Lavagno", "Stefano Quer"], "https://doi.org/10.1145/266021.266355", "dac", 1997]], "Gagan Hasteer": [0, ["An Efficient Assertion Checker for Combinational Properties", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/266021.266357", "dac", 1997]], "Anmol Mathur": [0, ["An Efficient Assertion Checker for Combinational Properties", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/266021.266357", "dac", 1997]], "Prithviraj Banerjee": [0, ["An Efficient Assertion Checker for Combinational Properties", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/266021.266357", "dac", 1997]], "Aarti Gupta": [0, ["Toward Formalizing a Validation Methodology Using Simulation Coverage", ["Aarti Gupta", "Sharad Malik", "Pranav Ashar"], "https://doi.org/10.1145/266021.266359", "dac", 1997]], "Pranav Ashar": [0, ["Toward Formalizing a Validation Methodology Using Simulation Coverage", ["Aarti Gupta", "Sharad Malik", "Pranav Ashar"], "https://doi.org/10.1145/266021.266359", "dac", 1997]], "Jens Vygen": [0, ["Algorithms for Large-Scale Flat Placement", ["Jens Vygen"], "https://doi.org/10.1145/266021.266360", "dac", 1997]], "Tony F. Chan": [0, ["Quadratic Placement Revisited", ["Charles J. Alpert", "Tony F. Chan", "Dennis J.-H. Huang", "Igor L. Markov", "Kenneth Yan"], "https://doi.org/10.1145/266021.266362", "dac", 1997]], "Dennis J.-H. Huang": [0, ["Quadratic Placement Revisited", ["Charles J. Alpert", "Tony F. Chan", "Dennis J.-H. Huang", "Igor L. Markov", "Kenneth Yan"], "https://doi.org/10.1145/266021.266362", "dac", 1997]], "Igor L. Markov": [0, ["Quadratic Placement Revisited", ["Charles J. Alpert", "Tony F. Chan", "Dennis J.-H. Huang", "Igor L. Markov", "Kenneth Yan"], "https://doi.org/10.1145/266021.266362", "dac", 1997]], "Kenneth Yan": [0, ["Quadratic Placement Revisited", ["Charles J. Alpert", "Tony F. Chan", "Dennis J.-H. Huang", "Igor L. Markov", "Kenneth Yan"], "https://doi.org/10.1145/266021.266362", "dac", 1997]], "Majid Sarrafzadeh": [0, ["Unification of Budgeting and Placement", ["Majid Sarrafzadeh", "David A. Knol", "Gustavo E. Tellez"], "https://doi.org/10.1145/266021.266364", "dac", 1997]], "David A. Knol": [0, ["Unification of Budgeting and Placement", ["Majid Sarrafzadeh", "David A. Knol", "Gustavo E. Tellez"], "https://doi.org/10.1145/266021.266364", "dac", 1997]], "Gustavo E. Tellez": [0, ["Unification of Budgeting and Placement", ["Majid Sarrafzadeh", "David A. Knol", "Gustavo E. Tellez"], "https://doi.org/10.1145/266021.266364", "dac", 1997]], "Jin Xu": [0, ["Cluster Refinement for Block Placement", ["Jin Xu", "Pei-Ning Guo", "Chung-Kuan Cheng"], "https://doi.org/10.1145/266021.266366", "dac", 1997]], "Pei-Ning Guo": [0, ["Cluster Refinement for Block Placement", ["Jin Xu", "Pei-Ning Guo", "Chung-Kuan Cheng"], "https://doi.org/10.1145/266021.266366", "dac", 1997]], "Steven P. Levitan": [0, ["Computer-Aided Design of Free-Space Opto-Electronic Systems", ["Steven P. Levitan", "Philippe J. Marchand", "Timothy P. Kurzweg", "M. A. Rempel", "Donald M. Chiarulli", "C. Fan", "F. B. McCormick"], "https://doi.org/10.1145/266021.266369", "dac", 1997]], "Philippe J. Marchand": [0, ["Computer-Aided Design of Free-Space Opto-Electronic Systems", ["Steven P. Levitan", "Philippe J. Marchand", "Timothy P. Kurzweg", "M. A. Rempel", "Donald M. Chiarulli", "C. Fan", "F. B. McCormick"], "https://doi.org/10.1145/266021.266369", "dac", 1997]], "Timothy P. Kurzweg": [0, ["Computer-Aided Design of Free-Space Opto-Electronic Systems", ["Steven P. Levitan", "Philippe J. Marchand", "Timothy P. Kurzweg", "M. A. Rempel", "Donald M. Chiarulli", "C. Fan", "F. B. McCormick"], "https://doi.org/10.1145/266021.266369", "dac", 1997]], "M. A. Rempel": [0, ["Computer-Aided Design of Free-Space Opto-Electronic Systems", ["Steven P. Levitan", "Philippe J. Marchand", "Timothy P. Kurzweg", "M. A. Rempel", "Donald M. Chiarulli", "C. Fan", "F. B. McCormick"], "https://doi.org/10.1145/266021.266369", "dac", 1997]], "Donald M. Chiarulli": [0, ["Computer-Aided Design of Free-Space Opto-Electronic Systems", ["Steven P. Levitan", "Philippe J. Marchand", "Timothy P. Kurzweg", "M. A. Rempel", "Donald M. Chiarulli", "C. Fan", "F. B. McCormick"], "https://doi.org/10.1145/266021.266369", "dac", 1997]], "C. Fan": [0, ["Computer-Aided Design of Free-Space Opto-Electronic Systems", ["Steven P. Levitan", "Philippe J. Marchand", "Timothy P. Kurzweg", "M. A. Rempel", "Donald M. Chiarulli", "C. Fan", "F. B. McCormick"], "https://doi.org/10.1145/266021.266369", "dac", 1997]], "F. B. McCormick": [0, ["Computer-Aided Design of Free-Space Opto-Electronic Systems", ["Steven P. Levitan", "Philippe J. Marchand", "Timothy P. Kurzweg", "M. A. Rempel", "Donald M. Chiarulli", "C. Fan", "F. B. McCormick"], "https://doi.org/10.1145/266021.266369", "dac", 1997]], "Matthias Bauer": [0, ["Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach", ["Matthias Bauer", "Wolfgang Ecker"], "https://doi.org/10.1145/266021.266371", "dac", 1997]], "Wolfgang Ecker": [0, ["Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach", ["Matthias Bauer", "Wolfgang Ecker"], "https://doi.org/10.1145/266021.266371", "dac", 1997]], "Clifford Liem": [0, ["Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor", ["Clifford Liem", "Marco Cornero", "Miguel Santana", "Pierre G. Paulin", "Ahmed Amine Jerraya", "Jean-Marc Gentit", "Jean Lopez", "Xavier Figari", "Laurent Bergher"], "https://doi.org/10.1145/266021.266373", "dac", 1997]], "Marco Cornero": [0, ["Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor", ["Clifford Liem", "Marco Cornero", "Miguel Santana", "Pierre G. Paulin", "Ahmed Amine Jerraya", "Jean-Marc Gentit", "Jean Lopez", "Xavier Figari", "Laurent Bergher"], "https://doi.org/10.1145/266021.266373", "dac", 1997]], "Miguel Santana": [0, ["Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor", ["Clifford Liem", "Marco Cornero", "Miguel Santana", "Pierre G. Paulin", "Ahmed Amine Jerraya", "Jean-Marc Gentit", "Jean Lopez", "Xavier Figari", "Laurent Bergher"], "https://doi.org/10.1145/266021.266373", "dac", 1997]], "Pierre G. Paulin": [0, ["Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor", ["Clifford Liem", "Marco Cornero", "Miguel Santana", "Pierre G. Paulin", "Ahmed Amine Jerraya", "Jean-Marc Gentit", "Jean Lopez", "Xavier Figari", "Laurent Bergher"], "https://doi.org/10.1145/266021.266373", "dac", 1997]], "Ahmed Amine Jerraya": [0, ["Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor", ["Clifford Liem", "Marco Cornero", "Miguel Santana", "Pierre G. Paulin", "Ahmed Amine Jerraya", "Jean-Marc Gentit", "Jean Lopez", "Xavier Figari", "Laurent Bergher"], "https://doi.org/10.1145/266021.266373", "dac", 1997]], "Jean-Marc Gentit": [0, ["Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor", ["Clifford Liem", "Marco Cornero", "Miguel Santana", "Pierre G. Paulin", "Ahmed Amine Jerraya", "Jean-Marc Gentit", "Jean Lopez", "Xavier Figari", "Laurent Bergher"], "https://doi.org/10.1145/266021.266373", "dac", 1997]], "Jean Lopez": [0, ["Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor", ["Clifford Liem", "Marco Cornero", "Miguel Santana", "Pierre G. Paulin", "Ahmed Amine Jerraya", "Jean-Marc Gentit", "Jean Lopez", "Xavier Figari", "Laurent Bergher"], "https://doi.org/10.1145/266021.266373", "dac", 1997]], "Xavier Figari": [0, ["Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor", ["Clifford Liem", "Marco Cornero", "Miguel Santana", "Pierre G. Paulin", "Ahmed Amine Jerraya", "Jean-Marc Gentit", "Jean Lopez", "Xavier Figari", "Laurent Bergher"], "https://doi.org/10.1145/266021.266373", "dac", 1997]], "Laurent Bergher": [0, ["Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor", ["Clifford Liem", "Marco Cornero", "Miguel Santana", "Pierre G. Paulin", "Ahmed Amine Jerraya", "Jean-Marc Gentit", "Jean Lopez", "Xavier Figari", "Laurent Bergher"], "https://doi.org/10.1145/266021.266373", "dac", 1997]]}