{
  "Top": "fxp_sqrt_top",
  "RtlTop": "fxp_sqrt_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "fxp_sqrt_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35ti",
    "Package": "-csg324",
    "Speed": "-1L",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"in_val": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_ufixed<24, 8, AP_TRN, AP_WRAP, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "in_val",
          "name": "in_val",
          "usage": "data",
          "direction": "in"
        }]
    }},
  "ReturnValue": {
    "srcType": "ap_ufixed<28, 4, AP_TRN, AP_WRAP, 0>",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=sysgen",
      "config_export -output=\/home\/caccolillo\/Documents\/model_composer_am_demod\/model_composer_models\/sqrt_hls",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fxp_sqrt_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "35",
    "Latency": "34"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fxp_sqrt_top",
    "Version": "1.0",
    "DisplayName": "Fxp_sqrt_top",
    "Revision": "2113885987",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fxp_sqrt_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/fxp_sqrt_top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.vhd",
      "impl\/vhdl\/fxp_sqrt_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1.v",
      "impl\/verilog\/fxp_sqrt_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fxp_sqrt_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "28",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "in_val": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"in_val": "DATA"},
      "ports": ["in_val"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in_val"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "28"
    },
    "in_val": {
      "dir": "in",
      "width": "24"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fxp_sqrt_top",
      "Instances": [{
          "ModuleName": "fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1",
          "InstanceName": "grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_54"
        }]
    },
    "Info": {
      "fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fxp_sqrt_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "32",
          "LatencyWorst": "32",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.616"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_89_1",
            "TripCount": "30",
            "Latency": "30",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "101",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "518",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fxp_sqrt_top": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "35",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.616"
        },
        "Area": {
          "FF": "129",
          "AVAIL_FF": "41600",
          "UTIL_FF": "~0",
          "LUT": "616",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-12-28 19:07:35 GMT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
