.. 
   

.. meta::
   :keywords: embedded, tutorials, core, development, versal-acap
   :description: Embedded design tutorials for the Versal ACAP, Zynq UltraScale+ MPSoC, and Zynq-7000 devices.
   :xlnxdocumentclass: Document
   :xlnxdocumenttype: Tutorials
   

   

Embedded Design Tutorials
=========================

.. toctree::
   :maxdepth: 2
   :caption: 简体中文
   :hidden:

   Master <https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-cn/index.html>

   
.. toctree::
   :maxdepth: 3
   :caption: Versal ACAP Embedded Design Tutorial
   :hidden:

   ../Introduction/Versal-EDT/README
   ../Introduction/Versal-EDT/docs/1-getting-started
   ../Introduction/Versal-EDT/docs/2-cips-noc-ip-config
   ../Introduction/Versal-EDT/docs/3-debugging
   ../Introduction/Versal-EDT/docs/4-boot-and-config
   ../Introduction/Versal-EDT/docs/5-system-design-example
   ../Introduction/Versal-EDT/docs/6-system-design-example-HSDP
   ../Introduction/Versal-EDT/docs/A-creating-plm



.. toctree::
   :maxdepth: 3
   :caption: Zynq UltraScale+ MPSoC EDT
   :hidden:

   ../Introduction/ZynqMPSoC-EDT/README
   ../Introduction/ZynqMPSoC-EDT/1-introduction
   ../Introduction/ZynqMPSoC-EDT/2-getting-started
   ../Introduction/ZynqMPSoC-EDT/3-system-configuration
   ../Introduction/ZynqMPSoC-EDT/4-build-sw-for-ps-subsystems
   ../Introduction/ZynqMPSoC-EDT/5-debugging-with-vitis-debugger
   ../Introduction/ZynqMPSoC-EDT/6-build-linux-sw-for-ps
   ../Introduction/ZynqMPSoC-EDT/7-design1-using-gpio-timer-interrupts
   ../Introduction/ZynqMPSoC-EDT/8-boot-and-configuration
   


.. toctree::
   :maxdepth: 3
   :caption: Zynq-7000 EDT
   :hidden:

   ../Introduction/Zynq7000-EDT/README
   ../Introduction/Zynq7000-EDT/1-introduction
   ../Introduction/Zynq7000-EDT/2-using-zynq
   ../Introduction/Zynq7000-EDT/3-debugging-vitis
   ../Introduction/Zynq7000-EDT/4-linux-for-zynq 
   ../Introduction/Zynq7000-EDT/5-using-gp-port-zynq 
   ../Introduction/Zynq7000-EDT/6-using-hp-port
   ../Introduction/Zynq7000-EDT/7-linux-booting-debug
   ../Introduction/Zynq7000-EDT/8-custom-ip-driver-linux

   

   

.. list-table:: 
   :widths: 10 3 15
   :header-rows: 1
   
   * - Tutorial
     - Board
     - Description
	 
   * - `Versal ACAP Embedded Design Tutorial (UG1305) <https://github.com/Xilinx/Embedded-Design-Tutorials/tree/master/docs/Introduction/Versal-EDT>`__
     - Versal VMK180/VCK190
     - Provides an introduction for using the Xilinx® Vivado® Design Suite flow and the Vitis™ unified software platform for embedded development on a Versal™ VMK180/VCK190 evaluation board.

   * - `Zynq UltraScale+ MPSoC Embedded Design Tutorial (UG1209) <https://github.com/Xilinx/Embedded-Design-Tutorials/tree/master/docs/Introduction/ZynqMPSoC-EDT>`__
     - ZCU102 Rev 1.0/1.1
     - Provides an introduction to using the Xilinx Vivado Design Suite flow and the Vitis unified software platform for embedded development on a Zynq UltraScale+ MPSoC device. 

   * - `Zynq-7000 Embedded Design Tutorial (UG1165) <https://github.com/Xilinx/Embedded-Design-Tutorials/tree/master/docs/Introduction/Zynq7000-EDT>`__
     - ZC702 Rev 1.0
     - Provides an introduction to using the Xilinx Vivado Design Suite flow and the Vitis unified software platform for embedded development on a Zynq-7000 SoC device. 
                 
 
 

.. _Versions:

.. toctree::
   :maxdepth: 2
   :caption: Versions
   :hidden:


   Master <https://github.com/Xilinx/Embedded-Design-Tutorials/tree/master>
      
	 


   
