

================================================================
== Vitis HLS Report for 'kp_502_15'
================================================================
* Date:           Sat Dec  9 23:21:34 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_15
* Solution:       sol2_10 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  11.825 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4115|     4115|  57.610 us|  57.610 us|  4116|  4116|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |     4113|     4113|        19|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_1"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_2"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_3"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_4"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_5"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_6"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_7"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_8"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_9"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_10"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_11"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_12"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_13"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_14"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %r_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %r_15"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_0"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_1"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_2"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_3"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_4"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_5"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_6"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_7"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_8"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_9"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_10"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_11"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_12"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_13"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_14"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_15"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_0"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_1"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_2"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_3"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_4"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_5"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_6"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_7"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_8"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_9"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_10"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_11"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_12"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_13"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_14"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_15"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_0"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_1"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_2"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_3"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_4"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_5"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_6"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_7"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_8"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_9"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_10"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_11"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_12"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_13"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_14"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c_15"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_0"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_1"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_2"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_3"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_4"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_5"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_6"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_7"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_8"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_9"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_10"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_11"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_12"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_13"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_14"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %x_15"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (1.32ns)   --->   "%store_ln8 = store i17 0, i17 %i" [./source/kp_502_15.cpp:8]   --->   Operation 184 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln8 = br void %arrayidx115.case.0" [./source/kp_502_15.cpp:8]   --->   Operation 185 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%i_1 = load i17 %i" [./source/kp_502_15.cpp:8]   --->   Operation 186 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %i_1, i32 16" [./source/kp_502_15.cpp:8]   --->   Operation 187 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 188 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %arrayidx115.case.0.split, void" [./source/kp_502_15.cpp:8]   --->   Operation 189 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %i_1, i32 4, i32 15" [./source/kp_502_15.cpp:10]   --->   Operation 190 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i12 %lshr_ln" [./source/kp_502_15.cpp:10]   --->   Operation 191 'zext' 'zext_ln10' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i64 %x_0, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 192 'getelementptr' 'x_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 193 [2/2] (2.77ns)   --->   "%x_0_load = load i12 %x_0_addr" [./source/kp_502_15.cpp:10]   --->   Operation 193 'load' 'x_0_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i64 %a_0, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 194 'getelementptr' 'a_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 195 [2/2] (2.77ns)   --->   "%a_0_load = load i12 %a_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 195 'load' 'a_0_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i64 %x_1, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 196 'getelementptr' 'x_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 197 [2/2] (2.77ns)   --->   "%x_1_load = load i12 %x_1_addr" [./source/kp_502_15.cpp:10]   --->   Operation 197 'load' 'x_1_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i64 %a_1, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 198 'getelementptr' 'a_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 199 [2/2] (2.77ns)   --->   "%a_1_load = load i12 %a_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 199 'load' 'a_1_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i64 %x_2, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 200 'getelementptr' 'x_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 201 [2/2] (2.77ns)   --->   "%x_2_load = load i12 %x_2_addr" [./source/kp_502_15.cpp:10]   --->   Operation 201 'load' 'x_2_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr i64 %a_2, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 202 'getelementptr' 'a_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 203 [2/2] (2.77ns)   --->   "%a_2_load = load i12 %a_2_addr" [./source/kp_502_15.cpp:11]   --->   Operation 203 'load' 'a_2_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i64 %x_3, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 204 'getelementptr' 'x_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 205 [2/2] (2.77ns)   --->   "%x_3_load = load i12 %x_3_addr" [./source/kp_502_15.cpp:10]   --->   Operation 205 'load' 'x_3_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr i64 %a_3, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 206 'getelementptr' 'a_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 207 [2/2] (2.77ns)   --->   "%a_3_load = load i12 %a_3_addr" [./source/kp_502_15.cpp:11]   --->   Operation 207 'load' 'a_3_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i64 %x_4, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 208 'getelementptr' 'x_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 209 [2/2] (2.77ns)   --->   "%x_4_load = load i12 %x_4_addr" [./source/kp_502_15.cpp:10]   --->   Operation 209 'load' 'x_4_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr i64 %a_4, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 210 'getelementptr' 'a_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 211 [2/2] (2.77ns)   --->   "%a_4_load = load i12 %a_4_addr" [./source/kp_502_15.cpp:11]   --->   Operation 211 'load' 'a_4_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i64 %x_5, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 212 'getelementptr' 'x_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 213 [2/2] (2.77ns)   --->   "%x_5_load = load i12 %x_5_addr" [./source/kp_502_15.cpp:10]   --->   Operation 213 'load' 'x_5_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr i64 %a_5, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 214 'getelementptr' 'a_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 215 [2/2] (2.77ns)   --->   "%a_5_load = load i12 %a_5_addr" [./source/kp_502_15.cpp:11]   --->   Operation 215 'load' 'a_5_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i64 %x_6, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 216 'getelementptr' 'x_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 217 [2/2] (2.77ns)   --->   "%x_6_load = load i12 %x_6_addr" [./source/kp_502_15.cpp:10]   --->   Operation 217 'load' 'x_6_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr i64 %a_6, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 218 'getelementptr' 'a_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 219 [2/2] (2.77ns)   --->   "%a_6_load = load i12 %a_6_addr" [./source/kp_502_15.cpp:11]   --->   Operation 219 'load' 'a_6_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i64 %x_7, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 220 'getelementptr' 'x_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 221 [2/2] (2.77ns)   --->   "%x_7_load = load i12 %x_7_addr" [./source/kp_502_15.cpp:10]   --->   Operation 221 'load' 'x_7_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr i64 %a_7, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 222 'getelementptr' 'a_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 223 [2/2] (2.77ns)   --->   "%a_7_load = load i12 %a_7_addr" [./source/kp_502_15.cpp:11]   --->   Operation 223 'load' 'a_7_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i64 %x_8, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 224 'getelementptr' 'x_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 225 [2/2] (2.77ns)   --->   "%x_8_load = load i12 %x_8_addr" [./source/kp_502_15.cpp:10]   --->   Operation 225 'load' 'x_8_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr i64 %a_8, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 226 'getelementptr' 'a_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 227 [2/2] (2.77ns)   --->   "%a_8_load = load i12 %a_8_addr" [./source/kp_502_15.cpp:11]   --->   Operation 227 'load' 'a_8_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i64 %x_9, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 228 'getelementptr' 'x_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 229 [2/2] (2.77ns)   --->   "%x_9_load = load i12 %x_9_addr" [./source/kp_502_15.cpp:10]   --->   Operation 229 'load' 'x_9_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr i64 %a_9, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 230 'getelementptr' 'a_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 231 [2/2] (2.77ns)   --->   "%a_9_load = load i12 %a_9_addr" [./source/kp_502_15.cpp:11]   --->   Operation 231 'load' 'a_9_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i64 %x_10, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 232 'getelementptr' 'x_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 233 [2/2] (2.77ns)   --->   "%x_10_load = load i12 %x_10_addr" [./source/kp_502_15.cpp:10]   --->   Operation 233 'load' 'x_10_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%a_10_addr = getelementptr i64 %a_10, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 234 'getelementptr' 'a_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 235 [2/2] (2.77ns)   --->   "%a_10_load = load i12 %a_10_addr" [./source/kp_502_15.cpp:11]   --->   Operation 235 'load' 'a_10_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i64 %x_11, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 236 'getelementptr' 'x_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 237 [2/2] (2.77ns)   --->   "%x_11_load = load i12 %x_11_addr" [./source/kp_502_15.cpp:10]   --->   Operation 237 'load' 'x_11_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%a_11_addr = getelementptr i64 %a_11, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 238 'getelementptr' 'a_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 239 [2/2] (2.77ns)   --->   "%a_11_load = load i12 %a_11_addr" [./source/kp_502_15.cpp:11]   --->   Operation 239 'load' 'a_11_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i64 %x_12, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 240 'getelementptr' 'x_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 241 [2/2] (2.77ns)   --->   "%x_12_load = load i12 %x_12_addr" [./source/kp_502_15.cpp:10]   --->   Operation 241 'load' 'x_12_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%a_12_addr = getelementptr i64 %a_12, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 242 'getelementptr' 'a_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 243 [2/2] (2.77ns)   --->   "%a_12_load = load i12 %a_12_addr" [./source/kp_502_15.cpp:11]   --->   Operation 243 'load' 'a_12_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i64 %x_13, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 244 'getelementptr' 'x_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 245 [2/2] (2.77ns)   --->   "%x_13_load = load i12 %x_13_addr" [./source/kp_502_15.cpp:10]   --->   Operation 245 'load' 'x_13_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%a_13_addr = getelementptr i64 %a_13, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 246 'getelementptr' 'a_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 247 [2/2] (2.77ns)   --->   "%a_13_load = load i12 %a_13_addr" [./source/kp_502_15.cpp:11]   --->   Operation 247 'load' 'a_13_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i64 %x_14, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 248 'getelementptr' 'x_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 249 [2/2] (2.77ns)   --->   "%x_14_load = load i12 %x_14_addr" [./source/kp_502_15.cpp:10]   --->   Operation 249 'load' 'x_14_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%a_14_addr = getelementptr i64 %a_14, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 250 'getelementptr' 'a_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 251 [2/2] (2.77ns)   --->   "%a_14_load = load i12 %a_14_addr" [./source/kp_502_15.cpp:11]   --->   Operation 251 'load' 'a_14_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i64 %x_15, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 252 'getelementptr' 'x_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 253 [2/2] (2.77ns)   --->   "%x_15_load = load i12 %x_15_addr" [./source/kp_502_15.cpp:10]   --->   Operation 253 'load' 'x_15_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%a_15_addr = getelementptr i64 %a_15, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 254 'getelementptr' 'a_15_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 255 [2/2] (2.77ns)   --->   "%a_15_load = load i12 %a_15_addr" [./source/kp_502_15.cpp:11]   --->   Operation 255 'load' 'a_15_load' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 256 [1/1] (1.86ns)   --->   "%add_ln8 = add i17 %i_1, i17 16" [./source/kp_502_15.cpp:8]   --->   Operation 256 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (1.32ns)   --->   "%store_ln8 = store i17 %add_ln8, i17 %i" [./source/kp_502_15.cpp:8]   --->   Operation 257 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 258 [1/2] (2.77ns)   --->   "%x_0_load = load i12 %x_0_addr" [./source/kp_502_15.cpp:10]   --->   Operation 258 'load' 'x_0_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 259 [1/2] (2.77ns)   --->   "%a_0_load = load i12 %a_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 259 'load' 'a_0_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 260 [1/2] (2.77ns)   --->   "%x_1_load = load i12 %x_1_addr" [./source/kp_502_15.cpp:10]   --->   Operation 260 'load' 'x_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 261 [1/2] (2.77ns)   --->   "%a_1_load = load i12 %a_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 261 'load' 'a_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 262 [1/2] (2.77ns)   --->   "%x_2_load = load i12 %x_2_addr" [./source/kp_502_15.cpp:10]   --->   Operation 262 'load' 'x_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 263 [1/2] (2.77ns)   --->   "%a_2_load = load i12 %a_2_addr" [./source/kp_502_15.cpp:11]   --->   Operation 263 'load' 'a_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 264 [1/2] (2.77ns)   --->   "%x_3_load = load i12 %x_3_addr" [./source/kp_502_15.cpp:10]   --->   Operation 264 'load' 'x_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 265 [1/2] (2.77ns)   --->   "%a_3_load = load i12 %a_3_addr" [./source/kp_502_15.cpp:11]   --->   Operation 265 'load' 'a_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 266 [1/2] (2.77ns)   --->   "%x_4_load = load i12 %x_4_addr" [./source/kp_502_15.cpp:10]   --->   Operation 266 'load' 'x_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 267 [1/2] (2.77ns)   --->   "%a_4_load = load i12 %a_4_addr" [./source/kp_502_15.cpp:11]   --->   Operation 267 'load' 'a_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 268 [1/2] (2.77ns)   --->   "%x_5_load = load i12 %x_5_addr" [./source/kp_502_15.cpp:10]   --->   Operation 268 'load' 'x_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 269 [1/2] (2.77ns)   --->   "%a_5_load = load i12 %a_5_addr" [./source/kp_502_15.cpp:11]   --->   Operation 269 'load' 'a_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 270 [1/2] (2.77ns)   --->   "%x_6_load = load i12 %x_6_addr" [./source/kp_502_15.cpp:10]   --->   Operation 270 'load' 'x_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 271 [1/2] (2.77ns)   --->   "%a_6_load = load i12 %a_6_addr" [./source/kp_502_15.cpp:11]   --->   Operation 271 'load' 'a_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 272 [1/2] (2.77ns)   --->   "%x_7_load = load i12 %x_7_addr" [./source/kp_502_15.cpp:10]   --->   Operation 272 'load' 'x_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 273 [1/2] (2.77ns)   --->   "%a_7_load = load i12 %a_7_addr" [./source/kp_502_15.cpp:11]   --->   Operation 273 'load' 'a_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 274 [1/2] (2.77ns)   --->   "%x_8_load = load i12 %x_8_addr" [./source/kp_502_15.cpp:10]   --->   Operation 274 'load' 'x_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 275 [1/2] (2.77ns)   --->   "%a_8_load = load i12 %a_8_addr" [./source/kp_502_15.cpp:11]   --->   Operation 275 'load' 'a_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 276 [1/2] (2.77ns)   --->   "%x_9_load = load i12 %x_9_addr" [./source/kp_502_15.cpp:10]   --->   Operation 276 'load' 'x_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 277 [1/2] (2.77ns)   --->   "%a_9_load = load i12 %a_9_addr" [./source/kp_502_15.cpp:11]   --->   Operation 277 'load' 'a_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 278 [1/2] (2.77ns)   --->   "%x_10_load = load i12 %x_10_addr" [./source/kp_502_15.cpp:10]   --->   Operation 278 'load' 'x_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 279 [1/2] (2.77ns)   --->   "%a_10_load = load i12 %a_10_addr" [./source/kp_502_15.cpp:11]   --->   Operation 279 'load' 'a_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 280 [1/2] (2.77ns)   --->   "%x_11_load = load i12 %x_11_addr" [./source/kp_502_15.cpp:10]   --->   Operation 280 'load' 'x_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 281 [1/2] (2.77ns)   --->   "%a_11_load = load i12 %a_11_addr" [./source/kp_502_15.cpp:11]   --->   Operation 281 'load' 'a_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 282 [1/2] (2.77ns)   --->   "%x_12_load = load i12 %x_12_addr" [./source/kp_502_15.cpp:10]   --->   Operation 282 'load' 'x_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 283 [1/2] (2.77ns)   --->   "%a_12_load = load i12 %a_12_addr" [./source/kp_502_15.cpp:11]   --->   Operation 283 'load' 'a_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 284 [1/2] (2.77ns)   --->   "%x_13_load = load i12 %x_13_addr" [./source/kp_502_15.cpp:10]   --->   Operation 284 'load' 'x_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 285 [1/2] (2.77ns)   --->   "%a_13_load = load i12 %a_13_addr" [./source/kp_502_15.cpp:11]   --->   Operation 285 'load' 'a_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 286 [1/2] (2.77ns)   --->   "%x_14_load = load i12 %x_14_addr" [./source/kp_502_15.cpp:10]   --->   Operation 286 'load' 'x_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 287 [1/2] (2.77ns)   --->   "%a_14_load = load i12 %a_14_addr" [./source/kp_502_15.cpp:11]   --->   Operation 287 'load' 'a_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 288 [1/2] (2.77ns)   --->   "%x_15_load = load i12 %x_15_addr" [./source/kp_502_15.cpp:10]   --->   Operation 288 'load' 'x_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 289 [1/2] (2.77ns)   --->   "%a_15_load = load i12 %a_15_addr" [./source/kp_502_15.cpp:11]   --->   Operation 289 'load' 'a_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 11.8>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%temp_x = bitcast i64 %x_0_load" [./source/kp_502_15.cpp:10]   --->   Operation 290 'bitcast' 'temp_x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%bitcast_ln11 = bitcast i64 %a_0_load" [./source/kp_502_15.cpp:11]   --->   Operation 291 'bitcast' 'bitcast_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 292 [4/4] (11.8ns)   --->   "%mul = dmul i64 %bitcast_ln11, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 292 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%temp_x_1 = bitcast i64 %x_1_load" [./source/kp_502_15.cpp:10]   --->   Operation 293 'bitcast' 'temp_x_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln11_4 = bitcast i64 %a_1_load" [./source/kp_502_15.cpp:11]   --->   Operation 294 'bitcast' 'bitcast_ln11_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 295 [4/4] (11.8ns)   --->   "%mul_1 = dmul i64 %bitcast_ln11_4, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 295 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%temp_x_2 = bitcast i64 %x_2_load" [./source/kp_502_15.cpp:10]   --->   Operation 296 'bitcast' 'temp_x_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%bitcast_ln11_8 = bitcast i64 %a_2_load" [./source/kp_502_15.cpp:11]   --->   Operation 297 'bitcast' 'bitcast_ln11_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 298 [4/4] (11.8ns)   --->   "%mul_2 = dmul i64 %bitcast_ln11_8, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 298 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%temp_x_3 = bitcast i64 %x_3_load" [./source/kp_502_15.cpp:10]   --->   Operation 299 'bitcast' 'temp_x_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%bitcast_ln11_12 = bitcast i64 %a_3_load" [./source/kp_502_15.cpp:11]   --->   Operation 300 'bitcast' 'bitcast_ln11_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [4/4] (11.8ns)   --->   "%mul_3 = dmul i64 %bitcast_ln11_12, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 301 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%temp_x_4 = bitcast i64 %x_4_load" [./source/kp_502_15.cpp:10]   --->   Operation 302 'bitcast' 'temp_x_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln11_16 = bitcast i64 %a_4_load" [./source/kp_502_15.cpp:11]   --->   Operation 303 'bitcast' 'bitcast_ln11_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [4/4] (11.8ns)   --->   "%mul_4 = dmul i64 %bitcast_ln11_16, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 304 'dmul' 'mul_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%temp_x_5 = bitcast i64 %x_5_load" [./source/kp_502_15.cpp:10]   --->   Operation 305 'bitcast' 'temp_x_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln11_20 = bitcast i64 %a_5_load" [./source/kp_502_15.cpp:11]   --->   Operation 306 'bitcast' 'bitcast_ln11_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [4/4] (11.8ns)   --->   "%mul_5 = dmul i64 %bitcast_ln11_20, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 307 'dmul' 'mul_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%temp_x_6 = bitcast i64 %x_6_load" [./source/kp_502_15.cpp:10]   --->   Operation 308 'bitcast' 'temp_x_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln11_24 = bitcast i64 %a_6_load" [./source/kp_502_15.cpp:11]   --->   Operation 309 'bitcast' 'bitcast_ln11_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 310 [4/4] (11.8ns)   --->   "%mul_6 = dmul i64 %bitcast_ln11_24, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 310 'dmul' 'mul_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%temp_x_7 = bitcast i64 %x_7_load" [./source/kp_502_15.cpp:10]   --->   Operation 311 'bitcast' 'temp_x_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln11_28 = bitcast i64 %a_7_load" [./source/kp_502_15.cpp:11]   --->   Operation 312 'bitcast' 'bitcast_ln11_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [4/4] (11.8ns)   --->   "%mul_7 = dmul i64 %bitcast_ln11_28, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 313 'dmul' 'mul_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%temp_x_8 = bitcast i64 %x_8_load" [./source/kp_502_15.cpp:10]   --->   Operation 314 'bitcast' 'temp_x_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%bitcast_ln11_32 = bitcast i64 %a_8_load" [./source/kp_502_15.cpp:11]   --->   Operation 315 'bitcast' 'bitcast_ln11_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 316 [4/4] (11.8ns)   --->   "%mul_8 = dmul i64 %bitcast_ln11_32, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 316 'dmul' 'mul_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%temp_x_9 = bitcast i64 %x_9_load" [./source/kp_502_15.cpp:10]   --->   Operation 317 'bitcast' 'temp_x_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln11_36 = bitcast i64 %a_9_load" [./source/kp_502_15.cpp:11]   --->   Operation 318 'bitcast' 'bitcast_ln11_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [4/4] (11.8ns)   --->   "%mul_9 = dmul i64 %bitcast_ln11_36, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 319 'dmul' 'mul_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%temp_x_10 = bitcast i64 %x_10_load" [./source/kp_502_15.cpp:10]   --->   Operation 320 'bitcast' 'temp_x_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln11_40 = bitcast i64 %a_10_load" [./source/kp_502_15.cpp:11]   --->   Operation 321 'bitcast' 'bitcast_ln11_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [4/4] (11.8ns)   --->   "%mul_s = dmul i64 %bitcast_ln11_40, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 322 'dmul' 'mul_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%temp_x_11 = bitcast i64 %x_11_load" [./source/kp_502_15.cpp:10]   --->   Operation 323 'bitcast' 'temp_x_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln11_44 = bitcast i64 %a_11_load" [./source/kp_502_15.cpp:11]   --->   Operation 324 'bitcast' 'bitcast_ln11_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [4/4] (11.8ns)   --->   "%mul_10 = dmul i64 %bitcast_ln11_44, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 325 'dmul' 'mul_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%temp_x_12 = bitcast i64 %x_12_load" [./source/kp_502_15.cpp:10]   --->   Operation 326 'bitcast' 'temp_x_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%bitcast_ln11_48 = bitcast i64 %a_12_load" [./source/kp_502_15.cpp:11]   --->   Operation 327 'bitcast' 'bitcast_ln11_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 328 [4/4] (11.8ns)   --->   "%mul_11 = dmul i64 %bitcast_ln11_48, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 328 'dmul' 'mul_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%temp_x_13 = bitcast i64 %x_13_load" [./source/kp_502_15.cpp:10]   --->   Operation 329 'bitcast' 'temp_x_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln11_52 = bitcast i64 %a_13_load" [./source/kp_502_15.cpp:11]   --->   Operation 330 'bitcast' 'bitcast_ln11_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [4/4] (11.8ns)   --->   "%mul_12 = dmul i64 %bitcast_ln11_52, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 331 'dmul' 'mul_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%temp_x_14 = bitcast i64 %x_14_load" [./source/kp_502_15.cpp:10]   --->   Operation 332 'bitcast' 'temp_x_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln11_56 = bitcast i64 %a_14_load" [./source/kp_502_15.cpp:11]   --->   Operation 333 'bitcast' 'bitcast_ln11_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 334 [4/4] (11.8ns)   --->   "%mul_13 = dmul i64 %bitcast_ln11_56, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 334 'dmul' 'mul_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%temp_x_15 = bitcast i64 %x_15_load" [./source/kp_502_15.cpp:10]   --->   Operation 335 'bitcast' 'temp_x_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%bitcast_ln11_60 = bitcast i64 %a_15_load" [./source/kp_502_15.cpp:11]   --->   Operation 336 'bitcast' 'bitcast_ln11_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [4/4] (11.8ns)   --->   "%mul_14 = dmul i64 %bitcast_ln11_60, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 337 'dmul' 'mul_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 11.8>
ST_4 : Operation 338 [3/4] (11.8ns)   --->   "%mul = dmul i64 %bitcast_ln11, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 338 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [3/4] (11.8ns)   --->   "%mul_1 = dmul i64 %bitcast_ln11_4, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 339 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [3/4] (11.8ns)   --->   "%mul_2 = dmul i64 %bitcast_ln11_8, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 340 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [3/4] (11.8ns)   --->   "%mul_3 = dmul i64 %bitcast_ln11_12, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 341 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [3/4] (11.8ns)   --->   "%mul_4 = dmul i64 %bitcast_ln11_16, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 342 'dmul' 'mul_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [3/4] (11.8ns)   --->   "%mul_5 = dmul i64 %bitcast_ln11_20, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 343 'dmul' 'mul_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [3/4] (11.8ns)   --->   "%mul_6 = dmul i64 %bitcast_ln11_24, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 344 'dmul' 'mul_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [3/4] (11.8ns)   --->   "%mul_7 = dmul i64 %bitcast_ln11_28, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 345 'dmul' 'mul_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [3/4] (11.8ns)   --->   "%mul_8 = dmul i64 %bitcast_ln11_32, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 346 'dmul' 'mul_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [3/4] (11.8ns)   --->   "%mul_9 = dmul i64 %bitcast_ln11_36, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 347 'dmul' 'mul_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [3/4] (11.8ns)   --->   "%mul_s = dmul i64 %bitcast_ln11_40, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 348 'dmul' 'mul_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [3/4] (11.8ns)   --->   "%mul_10 = dmul i64 %bitcast_ln11_44, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 349 'dmul' 'mul_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [3/4] (11.8ns)   --->   "%mul_11 = dmul i64 %bitcast_ln11_48, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 350 'dmul' 'mul_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [3/4] (11.8ns)   --->   "%mul_12 = dmul i64 %bitcast_ln11_52, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 351 'dmul' 'mul_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [3/4] (11.8ns)   --->   "%mul_13 = dmul i64 %bitcast_ln11_56, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 352 'dmul' 'mul_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [3/4] (11.8ns)   --->   "%mul_14 = dmul i64 %bitcast_ln11_60, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 353 'dmul' 'mul_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 354 [2/4] (11.8ns)   --->   "%mul = dmul i64 %bitcast_ln11, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 354 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i64 %b_0, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 355 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 356 [2/2] (2.77ns)   --->   "%b_0_load = load i12 %b_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 356 'load' 'b_0_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 357 [2/4] (11.8ns)   --->   "%mul_1 = dmul i64 %bitcast_ln11_4, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 357 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i64 %b_1, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 358 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 359 [2/2] (2.77ns)   --->   "%b_1_load = load i12 %b_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 359 'load' 'b_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 360 [2/4] (11.8ns)   --->   "%mul_2 = dmul i64 %bitcast_ln11_8, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 360 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i64 %b_2, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 361 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 362 [2/2] (2.77ns)   --->   "%b_2_load = load i12 %b_2_addr" [./source/kp_502_15.cpp:11]   --->   Operation 362 'load' 'b_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 363 [2/4] (11.8ns)   --->   "%mul_3 = dmul i64 %bitcast_ln11_12, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 363 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr i64 %b_3, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 364 'getelementptr' 'b_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [2/2] (2.77ns)   --->   "%b_3_load = load i12 %b_3_addr" [./source/kp_502_15.cpp:11]   --->   Operation 365 'load' 'b_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 366 [2/4] (11.8ns)   --->   "%mul_4 = dmul i64 %bitcast_ln11_16, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 366 'dmul' 'mul_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%b_4_addr = getelementptr i64 %b_4, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 367 'getelementptr' 'b_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [2/2] (2.77ns)   --->   "%b_4_load = load i12 %b_4_addr" [./source/kp_502_15.cpp:11]   --->   Operation 368 'load' 'b_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 369 [2/4] (11.8ns)   --->   "%mul_5 = dmul i64 %bitcast_ln11_20, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 369 'dmul' 'mul_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%b_5_addr = getelementptr i64 %b_5, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 370 'getelementptr' 'b_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 371 [2/2] (2.77ns)   --->   "%b_5_load = load i12 %b_5_addr" [./source/kp_502_15.cpp:11]   --->   Operation 371 'load' 'b_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 372 [2/4] (11.8ns)   --->   "%mul_6 = dmul i64 %bitcast_ln11_24, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 372 'dmul' 'mul_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%b_6_addr = getelementptr i64 %b_6, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 373 'getelementptr' 'b_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [2/2] (2.77ns)   --->   "%b_6_load = load i12 %b_6_addr" [./source/kp_502_15.cpp:11]   --->   Operation 374 'load' 'b_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 375 [2/4] (11.8ns)   --->   "%mul_7 = dmul i64 %bitcast_ln11_28, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 375 'dmul' 'mul_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%b_7_addr = getelementptr i64 %b_7, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 376 'getelementptr' 'b_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [2/2] (2.77ns)   --->   "%b_7_load = load i12 %b_7_addr" [./source/kp_502_15.cpp:11]   --->   Operation 377 'load' 'b_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 378 [2/4] (11.8ns)   --->   "%mul_8 = dmul i64 %bitcast_ln11_32, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 378 'dmul' 'mul_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%b_8_addr = getelementptr i64 %b_8, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 379 'getelementptr' 'b_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 380 [2/2] (2.77ns)   --->   "%b_8_load = load i12 %b_8_addr" [./source/kp_502_15.cpp:11]   --->   Operation 380 'load' 'b_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 381 [2/4] (11.8ns)   --->   "%mul_9 = dmul i64 %bitcast_ln11_36, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 381 'dmul' 'mul_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%b_9_addr = getelementptr i64 %b_9, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 382 'getelementptr' 'b_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 383 [2/2] (2.77ns)   --->   "%b_9_load = load i12 %b_9_addr" [./source/kp_502_15.cpp:11]   --->   Operation 383 'load' 'b_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 384 [2/4] (11.8ns)   --->   "%mul_s = dmul i64 %bitcast_ln11_40, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 384 'dmul' 'mul_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%b_10_addr = getelementptr i64 %b_10, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 385 'getelementptr' 'b_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [2/2] (2.77ns)   --->   "%b_10_load = load i12 %b_10_addr" [./source/kp_502_15.cpp:11]   --->   Operation 386 'load' 'b_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 387 [2/4] (11.8ns)   --->   "%mul_10 = dmul i64 %bitcast_ln11_44, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 387 'dmul' 'mul_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%b_11_addr = getelementptr i64 %b_11, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 388 'getelementptr' 'b_11_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [2/2] (2.77ns)   --->   "%b_11_load = load i12 %b_11_addr" [./source/kp_502_15.cpp:11]   --->   Operation 389 'load' 'b_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 390 [2/4] (11.8ns)   --->   "%mul_11 = dmul i64 %bitcast_ln11_48, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 390 'dmul' 'mul_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%b_12_addr = getelementptr i64 %b_12, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 391 'getelementptr' 'b_12_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 392 [2/2] (2.77ns)   --->   "%b_12_load = load i12 %b_12_addr" [./source/kp_502_15.cpp:11]   --->   Operation 392 'load' 'b_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 393 [2/4] (11.8ns)   --->   "%mul_12 = dmul i64 %bitcast_ln11_52, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 393 'dmul' 'mul_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%b_13_addr = getelementptr i64 %b_13, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 394 'getelementptr' 'b_13_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [2/2] (2.77ns)   --->   "%b_13_load = load i12 %b_13_addr" [./source/kp_502_15.cpp:11]   --->   Operation 395 'load' 'b_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 396 [2/4] (11.8ns)   --->   "%mul_13 = dmul i64 %bitcast_ln11_56, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 396 'dmul' 'mul_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%b_14_addr = getelementptr i64 %b_14, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 397 'getelementptr' 'b_14_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 398 [2/2] (2.77ns)   --->   "%b_14_load = load i12 %b_14_addr" [./source/kp_502_15.cpp:11]   --->   Operation 398 'load' 'b_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 399 [2/4] (11.8ns)   --->   "%mul_14 = dmul i64 %bitcast_ln11_60, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 399 'dmul' 'mul_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%b_15_addr = getelementptr i64 %b_15, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 400 'getelementptr' 'b_15_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 401 [2/2] (2.77ns)   --->   "%b_15_load = load i12 %b_15_addr" [./source/kp_502_15.cpp:11]   --->   Operation 401 'load' 'b_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 11.8>
ST_6 : Operation 402 [1/4] (11.8ns)   --->   "%mul = dmul i64 %bitcast_ln11, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 402 'dmul' 'mul' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 403 [1/2] (2.77ns)   --->   "%b_0_load = load i12 %b_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 403 'load' 'b_0_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 404 [1/4] (11.8ns)   --->   "%mul_1 = dmul i64 %bitcast_ln11_4, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 404 'dmul' 'mul_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/2] (2.77ns)   --->   "%b_1_load = load i12 %b_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 405 'load' 'b_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 406 [1/4] (11.8ns)   --->   "%mul_2 = dmul i64 %bitcast_ln11_8, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 406 'dmul' 'mul_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 407 [1/2] (2.77ns)   --->   "%b_2_load = load i12 %b_2_addr" [./source/kp_502_15.cpp:11]   --->   Operation 407 'load' 'b_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 408 [1/4] (11.8ns)   --->   "%mul_3 = dmul i64 %bitcast_ln11_12, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 408 'dmul' 'mul_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 409 [1/2] (2.77ns)   --->   "%b_3_load = load i12 %b_3_addr" [./source/kp_502_15.cpp:11]   --->   Operation 409 'load' 'b_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 410 [1/4] (11.8ns)   --->   "%mul_4 = dmul i64 %bitcast_ln11_16, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 410 'dmul' 'mul_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 411 [1/2] (2.77ns)   --->   "%b_4_load = load i12 %b_4_addr" [./source/kp_502_15.cpp:11]   --->   Operation 411 'load' 'b_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 412 [1/4] (11.8ns)   --->   "%mul_5 = dmul i64 %bitcast_ln11_20, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 412 'dmul' 'mul_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 413 [1/2] (2.77ns)   --->   "%b_5_load = load i12 %b_5_addr" [./source/kp_502_15.cpp:11]   --->   Operation 413 'load' 'b_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 414 [1/4] (11.8ns)   --->   "%mul_6 = dmul i64 %bitcast_ln11_24, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 414 'dmul' 'mul_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 415 [1/2] (2.77ns)   --->   "%b_6_load = load i12 %b_6_addr" [./source/kp_502_15.cpp:11]   --->   Operation 415 'load' 'b_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 416 [1/4] (11.8ns)   --->   "%mul_7 = dmul i64 %bitcast_ln11_28, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 416 'dmul' 'mul_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/2] (2.77ns)   --->   "%b_7_load = load i12 %b_7_addr" [./source/kp_502_15.cpp:11]   --->   Operation 417 'load' 'b_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 418 [1/4] (11.8ns)   --->   "%mul_8 = dmul i64 %bitcast_ln11_32, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 418 'dmul' 'mul_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 419 [1/2] (2.77ns)   --->   "%b_8_load = load i12 %b_8_addr" [./source/kp_502_15.cpp:11]   --->   Operation 419 'load' 'b_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 420 [1/4] (11.8ns)   --->   "%mul_9 = dmul i64 %bitcast_ln11_36, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 420 'dmul' 'mul_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/2] (2.77ns)   --->   "%b_9_load = load i12 %b_9_addr" [./source/kp_502_15.cpp:11]   --->   Operation 421 'load' 'b_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 422 [1/4] (11.8ns)   --->   "%mul_s = dmul i64 %bitcast_ln11_40, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 422 'dmul' 'mul_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [1/2] (2.77ns)   --->   "%b_10_load = load i12 %b_10_addr" [./source/kp_502_15.cpp:11]   --->   Operation 423 'load' 'b_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 424 [1/4] (11.8ns)   --->   "%mul_10 = dmul i64 %bitcast_ln11_44, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 424 'dmul' 'mul_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/2] (2.77ns)   --->   "%b_11_load = load i12 %b_11_addr" [./source/kp_502_15.cpp:11]   --->   Operation 425 'load' 'b_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 426 [1/4] (11.8ns)   --->   "%mul_11 = dmul i64 %bitcast_ln11_48, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 426 'dmul' 'mul_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [1/2] (2.77ns)   --->   "%b_12_load = load i12 %b_12_addr" [./source/kp_502_15.cpp:11]   --->   Operation 427 'load' 'b_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 428 [1/4] (11.8ns)   --->   "%mul_12 = dmul i64 %bitcast_ln11_52, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 428 'dmul' 'mul_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 429 [1/2] (2.77ns)   --->   "%b_13_load = load i12 %b_13_addr" [./source/kp_502_15.cpp:11]   --->   Operation 429 'load' 'b_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 430 [1/4] (11.8ns)   --->   "%mul_13 = dmul i64 %bitcast_ln11_56, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 430 'dmul' 'mul_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 431 [1/2] (2.77ns)   --->   "%b_14_load = load i12 %b_14_addr" [./source/kp_502_15.cpp:11]   --->   Operation 431 'load' 'b_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 432 [1/4] (11.8ns)   --->   "%mul_14 = dmul i64 %bitcast_ln11_60, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 432 'dmul' 'mul_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [1/2] (2.77ns)   --->   "%b_15_load = load i12 %b_15_addr" [./source/kp_502_15.cpp:11]   --->   Operation 433 'load' 'b_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 11.8>
ST_7 : Operation 434 [4/4] (11.8ns)   --->   "%mul3 = dmul i64 %mul, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 434 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 435 [1/1] (0.00ns)   --->   "%bitcast_ln11_1 = bitcast i64 %b_0_load" [./source/kp_502_15.cpp:11]   --->   Operation 435 'bitcast' 'bitcast_ln11_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 436 [4/4] (11.8ns)   --->   "%mul6 = dmul i64 %bitcast_ln11_1, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 436 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 437 [4/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %mul_1, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 437 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln11_5 = bitcast i64 %b_1_load" [./source/kp_502_15.cpp:11]   --->   Operation 438 'bitcast' 'bitcast_ln11_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 439 [4/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %bitcast_ln11_5, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 439 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 440 [4/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %mul_2, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 440 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 441 [1/1] (0.00ns)   --->   "%bitcast_ln11_9 = bitcast i64 %b_2_load" [./source/kp_502_15.cpp:11]   --->   Operation 441 'bitcast' 'bitcast_ln11_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 442 [4/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %bitcast_ln11_9, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 442 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 443 [4/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %mul_3, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 443 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 444 [1/1] (0.00ns)   --->   "%bitcast_ln11_13 = bitcast i64 %b_3_load" [./source/kp_502_15.cpp:11]   --->   Operation 444 'bitcast' 'bitcast_ln11_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 445 [4/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %bitcast_ln11_13, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 445 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 446 [4/4] (11.8ns)   --->   "%mul3_4 = dmul i64 %mul_4, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 446 'dmul' 'mul3_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [1/1] (0.00ns)   --->   "%bitcast_ln11_17 = bitcast i64 %b_4_load" [./source/kp_502_15.cpp:11]   --->   Operation 447 'bitcast' 'bitcast_ln11_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 448 [4/4] (11.8ns)   --->   "%mul6_4 = dmul i64 %bitcast_ln11_17, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 448 'dmul' 'mul6_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 449 [4/4] (11.8ns)   --->   "%mul3_5 = dmul i64 %mul_5, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 449 'dmul' 'mul3_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 450 [1/1] (0.00ns)   --->   "%bitcast_ln11_21 = bitcast i64 %b_5_load" [./source/kp_502_15.cpp:11]   --->   Operation 450 'bitcast' 'bitcast_ln11_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 451 [4/4] (11.8ns)   --->   "%mul6_5 = dmul i64 %bitcast_ln11_21, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 451 'dmul' 'mul6_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 452 [4/4] (11.8ns)   --->   "%mul3_6 = dmul i64 %mul_6, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 452 'dmul' 'mul3_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "%bitcast_ln11_25 = bitcast i64 %b_6_load" [./source/kp_502_15.cpp:11]   --->   Operation 453 'bitcast' 'bitcast_ln11_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 454 [4/4] (11.8ns)   --->   "%mul6_6 = dmul i64 %bitcast_ln11_25, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 454 'dmul' 'mul6_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 455 [4/4] (11.8ns)   --->   "%mul3_7 = dmul i64 %mul_7, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 455 'dmul' 'mul3_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 456 [1/1] (0.00ns)   --->   "%bitcast_ln11_29 = bitcast i64 %b_7_load" [./source/kp_502_15.cpp:11]   --->   Operation 456 'bitcast' 'bitcast_ln11_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 457 [4/4] (11.8ns)   --->   "%mul6_7 = dmul i64 %bitcast_ln11_29, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 457 'dmul' 'mul6_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 458 [4/4] (11.8ns)   --->   "%mul3_8 = dmul i64 %mul_8, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 458 'dmul' 'mul3_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "%bitcast_ln11_33 = bitcast i64 %b_8_load" [./source/kp_502_15.cpp:11]   --->   Operation 459 'bitcast' 'bitcast_ln11_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 460 [4/4] (11.8ns)   --->   "%mul6_8 = dmul i64 %bitcast_ln11_33, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 460 'dmul' 'mul6_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 461 [4/4] (11.8ns)   --->   "%mul3_9 = dmul i64 %mul_9, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 461 'dmul' 'mul3_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln11_37 = bitcast i64 %b_9_load" [./source/kp_502_15.cpp:11]   --->   Operation 462 'bitcast' 'bitcast_ln11_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 463 [4/4] (11.8ns)   --->   "%mul6_9 = dmul i64 %bitcast_ln11_37, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 463 'dmul' 'mul6_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 464 [4/4] (11.8ns)   --->   "%mul3_s = dmul i64 %mul_s, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 464 'dmul' 'mul3_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 465 [1/1] (0.00ns)   --->   "%bitcast_ln11_41 = bitcast i64 %b_10_load" [./source/kp_502_15.cpp:11]   --->   Operation 465 'bitcast' 'bitcast_ln11_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 466 [4/4] (11.8ns)   --->   "%mul6_s = dmul i64 %bitcast_ln11_41, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 466 'dmul' 'mul6_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 467 [4/4] (11.8ns)   --->   "%mul3_10 = dmul i64 %mul_10, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 467 'dmul' 'mul3_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 468 [1/1] (0.00ns)   --->   "%bitcast_ln11_45 = bitcast i64 %b_11_load" [./source/kp_502_15.cpp:11]   --->   Operation 468 'bitcast' 'bitcast_ln11_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 469 [4/4] (11.8ns)   --->   "%mul6_10 = dmul i64 %bitcast_ln11_45, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 469 'dmul' 'mul6_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 470 [4/4] (11.8ns)   --->   "%mul3_11 = dmul i64 %mul_11, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 470 'dmul' 'mul3_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%bitcast_ln11_49 = bitcast i64 %b_12_load" [./source/kp_502_15.cpp:11]   --->   Operation 471 'bitcast' 'bitcast_ln11_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 472 [4/4] (11.8ns)   --->   "%mul6_11 = dmul i64 %bitcast_ln11_49, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 472 'dmul' 'mul6_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 473 [4/4] (11.8ns)   --->   "%mul3_12 = dmul i64 %mul_12, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 473 'dmul' 'mul3_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%bitcast_ln11_53 = bitcast i64 %b_13_load" [./source/kp_502_15.cpp:11]   --->   Operation 474 'bitcast' 'bitcast_ln11_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 475 [4/4] (11.8ns)   --->   "%mul6_12 = dmul i64 %bitcast_ln11_53, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 475 'dmul' 'mul6_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 476 [4/4] (11.8ns)   --->   "%mul3_13 = dmul i64 %mul_13, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 476 'dmul' 'mul3_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln11_57 = bitcast i64 %b_14_load" [./source/kp_502_15.cpp:11]   --->   Operation 477 'bitcast' 'bitcast_ln11_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 478 [4/4] (11.8ns)   --->   "%mul6_13 = dmul i64 %bitcast_ln11_57, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 478 'dmul' 'mul6_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 479 [4/4] (11.8ns)   --->   "%mul3_14 = dmul i64 %mul_14, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 479 'dmul' 'mul3_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%bitcast_ln11_61 = bitcast i64 %b_15_load" [./source/kp_502_15.cpp:11]   --->   Operation 480 'bitcast' 'bitcast_ln11_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 481 [4/4] (11.8ns)   --->   "%mul6_14 = dmul i64 %bitcast_ln11_61, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 481 'dmul' 'mul6_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 11.8>
ST_8 : Operation 482 [3/4] (11.8ns)   --->   "%mul3 = dmul i64 %mul, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 482 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 483 [3/4] (11.8ns)   --->   "%mul6 = dmul i64 %bitcast_ln11_1, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 483 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 484 [3/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %mul_1, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 484 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 485 [3/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %bitcast_ln11_5, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 485 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 486 [3/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %mul_2, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 486 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 487 [3/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %bitcast_ln11_9, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 487 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 488 [3/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %mul_3, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 488 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 489 [3/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %bitcast_ln11_13, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 489 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 490 [3/4] (11.8ns)   --->   "%mul3_4 = dmul i64 %mul_4, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 490 'dmul' 'mul3_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 491 [3/4] (11.8ns)   --->   "%mul6_4 = dmul i64 %bitcast_ln11_17, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 491 'dmul' 'mul6_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 492 [3/4] (11.8ns)   --->   "%mul3_5 = dmul i64 %mul_5, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 492 'dmul' 'mul3_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 493 [3/4] (11.8ns)   --->   "%mul6_5 = dmul i64 %bitcast_ln11_21, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 493 'dmul' 'mul6_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 494 [3/4] (11.8ns)   --->   "%mul3_6 = dmul i64 %mul_6, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 494 'dmul' 'mul3_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 495 [3/4] (11.8ns)   --->   "%mul6_6 = dmul i64 %bitcast_ln11_25, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 495 'dmul' 'mul6_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 496 [3/4] (11.8ns)   --->   "%mul3_7 = dmul i64 %mul_7, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 496 'dmul' 'mul3_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 497 [3/4] (11.8ns)   --->   "%mul6_7 = dmul i64 %bitcast_ln11_29, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 497 'dmul' 'mul6_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 498 [3/4] (11.8ns)   --->   "%mul3_8 = dmul i64 %mul_8, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 498 'dmul' 'mul3_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 499 [3/4] (11.8ns)   --->   "%mul6_8 = dmul i64 %bitcast_ln11_33, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 499 'dmul' 'mul6_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 500 [3/4] (11.8ns)   --->   "%mul3_9 = dmul i64 %mul_9, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 500 'dmul' 'mul3_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 501 [3/4] (11.8ns)   --->   "%mul6_9 = dmul i64 %bitcast_ln11_37, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 501 'dmul' 'mul6_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 502 [3/4] (11.8ns)   --->   "%mul3_s = dmul i64 %mul_s, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 502 'dmul' 'mul3_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 503 [3/4] (11.8ns)   --->   "%mul6_s = dmul i64 %bitcast_ln11_41, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 503 'dmul' 'mul6_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 504 [3/4] (11.8ns)   --->   "%mul3_10 = dmul i64 %mul_10, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 504 'dmul' 'mul3_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 505 [3/4] (11.8ns)   --->   "%mul6_10 = dmul i64 %bitcast_ln11_45, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 505 'dmul' 'mul6_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 506 [3/4] (11.8ns)   --->   "%mul3_11 = dmul i64 %mul_11, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 506 'dmul' 'mul3_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 507 [3/4] (11.8ns)   --->   "%mul6_11 = dmul i64 %bitcast_ln11_49, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 507 'dmul' 'mul6_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 508 [3/4] (11.8ns)   --->   "%mul3_12 = dmul i64 %mul_12, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 508 'dmul' 'mul3_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 509 [3/4] (11.8ns)   --->   "%mul6_12 = dmul i64 %bitcast_ln11_53, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 509 'dmul' 'mul6_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 510 [3/4] (11.8ns)   --->   "%mul3_13 = dmul i64 %mul_13, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 510 'dmul' 'mul3_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 511 [3/4] (11.8ns)   --->   "%mul6_13 = dmul i64 %bitcast_ln11_57, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 511 'dmul' 'mul6_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 512 [3/4] (11.8ns)   --->   "%mul3_14 = dmul i64 %mul_14, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 512 'dmul' 'mul3_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 513 [3/4] (11.8ns)   --->   "%mul6_14 = dmul i64 %bitcast_ln11_61, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 513 'dmul' 'mul6_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 11.8>
ST_9 : Operation 514 [2/4] (11.8ns)   --->   "%mul3 = dmul i64 %mul, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 514 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 515 [2/4] (11.8ns)   --->   "%mul6 = dmul i64 %bitcast_ln11_1, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 515 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 516 [2/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %mul_1, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 516 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 517 [2/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %bitcast_ln11_5, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 517 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 518 [2/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %mul_2, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 518 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 519 [2/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %bitcast_ln11_9, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 519 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 520 [2/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %mul_3, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 520 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 521 [2/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %bitcast_ln11_13, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 521 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 522 [2/4] (11.8ns)   --->   "%mul3_4 = dmul i64 %mul_4, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 522 'dmul' 'mul3_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 523 [2/4] (11.8ns)   --->   "%mul6_4 = dmul i64 %bitcast_ln11_17, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 523 'dmul' 'mul6_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 524 [2/4] (11.8ns)   --->   "%mul3_5 = dmul i64 %mul_5, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 524 'dmul' 'mul3_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 525 [2/4] (11.8ns)   --->   "%mul6_5 = dmul i64 %bitcast_ln11_21, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 525 'dmul' 'mul6_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 526 [2/4] (11.8ns)   --->   "%mul3_6 = dmul i64 %mul_6, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 526 'dmul' 'mul3_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 527 [2/4] (11.8ns)   --->   "%mul6_6 = dmul i64 %bitcast_ln11_25, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 527 'dmul' 'mul6_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 528 [2/4] (11.8ns)   --->   "%mul3_7 = dmul i64 %mul_7, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 528 'dmul' 'mul3_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 529 [2/4] (11.8ns)   --->   "%mul6_7 = dmul i64 %bitcast_ln11_29, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 529 'dmul' 'mul6_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 530 [2/4] (11.8ns)   --->   "%mul3_8 = dmul i64 %mul_8, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 530 'dmul' 'mul3_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 531 [2/4] (11.8ns)   --->   "%mul6_8 = dmul i64 %bitcast_ln11_33, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 531 'dmul' 'mul6_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 532 [2/4] (11.8ns)   --->   "%mul3_9 = dmul i64 %mul_9, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 532 'dmul' 'mul3_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 533 [2/4] (11.8ns)   --->   "%mul6_9 = dmul i64 %bitcast_ln11_37, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 533 'dmul' 'mul6_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 534 [2/4] (11.8ns)   --->   "%mul3_s = dmul i64 %mul_s, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 534 'dmul' 'mul3_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 535 [2/4] (11.8ns)   --->   "%mul6_s = dmul i64 %bitcast_ln11_41, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 535 'dmul' 'mul6_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 536 [2/4] (11.8ns)   --->   "%mul3_10 = dmul i64 %mul_10, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 536 'dmul' 'mul3_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 537 [2/4] (11.8ns)   --->   "%mul6_10 = dmul i64 %bitcast_ln11_45, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 537 'dmul' 'mul6_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 538 [2/4] (11.8ns)   --->   "%mul3_11 = dmul i64 %mul_11, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 538 'dmul' 'mul3_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 539 [2/4] (11.8ns)   --->   "%mul6_11 = dmul i64 %bitcast_ln11_49, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 539 'dmul' 'mul6_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 540 [2/4] (11.8ns)   --->   "%mul3_12 = dmul i64 %mul_12, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 540 'dmul' 'mul3_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 541 [2/4] (11.8ns)   --->   "%mul6_12 = dmul i64 %bitcast_ln11_53, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 541 'dmul' 'mul6_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 542 [2/4] (11.8ns)   --->   "%mul3_13 = dmul i64 %mul_13, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 542 'dmul' 'mul3_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 543 [2/4] (11.8ns)   --->   "%mul6_13 = dmul i64 %bitcast_ln11_57, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 543 'dmul' 'mul6_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 544 [2/4] (11.8ns)   --->   "%mul3_14 = dmul i64 %mul_14, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 544 'dmul' 'mul3_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 545 [2/4] (11.8ns)   --->   "%mul6_14 = dmul i64 %bitcast_ln11_61, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 545 'dmul' 'mul6_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 11.8>
ST_10 : Operation 546 [1/4] (11.8ns)   --->   "%mul3 = dmul i64 %mul, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 546 'dmul' 'mul3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 547 [1/4] (11.8ns)   --->   "%mul6 = dmul i64 %bitcast_ln11_1, i64 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 547 'dmul' 'mul6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 548 [1/4] (11.8ns)   --->   "%mul3_1 = dmul i64 %mul_1, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 548 'dmul' 'mul3_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 549 [1/4] (11.8ns)   --->   "%mul6_1 = dmul i64 %bitcast_ln11_5, i64 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 549 'dmul' 'mul6_1' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 550 [1/4] (11.8ns)   --->   "%mul3_2 = dmul i64 %mul_2, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 550 'dmul' 'mul3_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 551 [1/4] (11.8ns)   --->   "%mul6_2 = dmul i64 %bitcast_ln11_9, i64 %temp_x_2" [./source/kp_502_15.cpp:11]   --->   Operation 551 'dmul' 'mul6_2' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 552 [1/4] (11.8ns)   --->   "%mul3_3 = dmul i64 %mul_3, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 552 'dmul' 'mul3_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 553 [1/4] (11.8ns)   --->   "%mul6_3 = dmul i64 %bitcast_ln11_13, i64 %temp_x_3" [./source/kp_502_15.cpp:11]   --->   Operation 553 'dmul' 'mul6_3' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 554 [1/4] (11.8ns)   --->   "%mul3_4 = dmul i64 %mul_4, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 554 'dmul' 'mul3_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 555 [1/4] (11.8ns)   --->   "%mul6_4 = dmul i64 %bitcast_ln11_17, i64 %temp_x_4" [./source/kp_502_15.cpp:11]   --->   Operation 555 'dmul' 'mul6_4' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 556 [1/4] (11.8ns)   --->   "%mul3_5 = dmul i64 %mul_5, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 556 'dmul' 'mul3_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 557 [1/4] (11.8ns)   --->   "%mul6_5 = dmul i64 %bitcast_ln11_21, i64 %temp_x_5" [./source/kp_502_15.cpp:11]   --->   Operation 557 'dmul' 'mul6_5' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 558 [1/4] (11.8ns)   --->   "%mul3_6 = dmul i64 %mul_6, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 558 'dmul' 'mul3_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 559 [1/4] (11.8ns)   --->   "%mul6_6 = dmul i64 %bitcast_ln11_25, i64 %temp_x_6" [./source/kp_502_15.cpp:11]   --->   Operation 559 'dmul' 'mul6_6' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 560 [1/4] (11.8ns)   --->   "%mul3_7 = dmul i64 %mul_7, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 560 'dmul' 'mul3_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 561 [1/4] (11.8ns)   --->   "%mul6_7 = dmul i64 %bitcast_ln11_29, i64 %temp_x_7" [./source/kp_502_15.cpp:11]   --->   Operation 561 'dmul' 'mul6_7' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 562 [1/4] (11.8ns)   --->   "%mul3_8 = dmul i64 %mul_8, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 562 'dmul' 'mul3_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 563 [1/4] (11.8ns)   --->   "%mul6_8 = dmul i64 %bitcast_ln11_33, i64 %temp_x_8" [./source/kp_502_15.cpp:11]   --->   Operation 563 'dmul' 'mul6_8' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 564 [1/4] (11.8ns)   --->   "%mul3_9 = dmul i64 %mul_9, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 564 'dmul' 'mul3_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 565 [1/4] (11.8ns)   --->   "%mul6_9 = dmul i64 %bitcast_ln11_37, i64 %temp_x_9" [./source/kp_502_15.cpp:11]   --->   Operation 565 'dmul' 'mul6_9' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 566 [1/4] (11.8ns)   --->   "%mul3_s = dmul i64 %mul_s, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 566 'dmul' 'mul3_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 567 [1/4] (11.8ns)   --->   "%mul6_s = dmul i64 %bitcast_ln11_41, i64 %temp_x_10" [./source/kp_502_15.cpp:11]   --->   Operation 567 'dmul' 'mul6_s' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 568 [1/4] (11.8ns)   --->   "%mul3_10 = dmul i64 %mul_10, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 568 'dmul' 'mul3_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 569 [1/4] (11.8ns)   --->   "%mul6_10 = dmul i64 %bitcast_ln11_45, i64 %temp_x_11" [./source/kp_502_15.cpp:11]   --->   Operation 569 'dmul' 'mul6_10' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 570 [1/4] (11.8ns)   --->   "%mul3_11 = dmul i64 %mul_11, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 570 'dmul' 'mul3_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 571 [1/4] (11.8ns)   --->   "%mul6_11 = dmul i64 %bitcast_ln11_49, i64 %temp_x_12" [./source/kp_502_15.cpp:11]   --->   Operation 571 'dmul' 'mul6_11' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 572 [1/4] (11.8ns)   --->   "%mul3_12 = dmul i64 %mul_12, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 572 'dmul' 'mul3_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 573 [1/4] (11.8ns)   --->   "%mul6_12 = dmul i64 %bitcast_ln11_53, i64 %temp_x_13" [./source/kp_502_15.cpp:11]   --->   Operation 573 'dmul' 'mul6_12' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 574 [1/4] (11.8ns)   --->   "%mul3_13 = dmul i64 %mul_13, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 574 'dmul' 'mul3_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 575 [1/4] (11.8ns)   --->   "%mul6_13 = dmul i64 %bitcast_ln11_57, i64 %temp_x_14" [./source/kp_502_15.cpp:11]   --->   Operation 575 'dmul' 'mul6_13' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 576 [1/4] (11.8ns)   --->   "%mul3_14 = dmul i64 %mul_14, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 576 'dmul' 'mul3_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 577 [1/4] (11.8ns)   --->   "%mul6_14 = dmul i64 %bitcast_ln11_61, i64 %temp_x_15" [./source/kp_502_15.cpp:11]   --->   Operation 577 'dmul' 'mul6_14' <Predicate = true> <Delay = 11.8> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 11.8> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 11.7>
ST_11 : Operation 578 [4/4] (11.7ns)   --->   "%add = dadd i64 %mul3, i64 %mul6" [./source/kp_502_15.cpp:11]   --->   Operation 578 'dadd' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 579 [4/4] (11.7ns)   --->   "%add_1 = dadd i64 %mul3_1, i64 %mul6_1" [./source/kp_502_15.cpp:11]   --->   Operation 579 'dadd' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 580 [4/4] (11.7ns)   --->   "%add_2 = dadd i64 %mul3_2, i64 %mul6_2" [./source/kp_502_15.cpp:11]   --->   Operation 580 'dadd' 'add_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 581 [4/4] (11.7ns)   --->   "%add_3 = dadd i64 %mul3_3, i64 %mul6_3" [./source/kp_502_15.cpp:11]   --->   Operation 581 'dadd' 'add_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 582 [4/4] (11.7ns)   --->   "%add_4 = dadd i64 %mul3_4, i64 %mul6_4" [./source/kp_502_15.cpp:11]   --->   Operation 582 'dadd' 'add_4' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 583 [4/4] (11.7ns)   --->   "%add_5 = dadd i64 %mul3_5, i64 %mul6_5" [./source/kp_502_15.cpp:11]   --->   Operation 583 'dadd' 'add_5' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 584 [4/4] (11.7ns)   --->   "%add_6 = dadd i64 %mul3_6, i64 %mul6_6" [./source/kp_502_15.cpp:11]   --->   Operation 584 'dadd' 'add_6' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 585 [4/4] (11.7ns)   --->   "%add_7 = dadd i64 %mul3_7, i64 %mul6_7" [./source/kp_502_15.cpp:11]   --->   Operation 585 'dadd' 'add_7' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 586 [4/4] (11.7ns)   --->   "%add_8 = dadd i64 %mul3_8, i64 %mul6_8" [./source/kp_502_15.cpp:11]   --->   Operation 586 'dadd' 'add_8' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 587 [4/4] (11.7ns)   --->   "%add_9 = dadd i64 %mul3_9, i64 %mul6_9" [./source/kp_502_15.cpp:11]   --->   Operation 587 'dadd' 'add_9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 588 [4/4] (11.7ns)   --->   "%add_s = dadd i64 %mul3_s, i64 %mul6_s" [./source/kp_502_15.cpp:11]   --->   Operation 588 'dadd' 'add_s' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 589 [4/4] (11.7ns)   --->   "%add_10 = dadd i64 %mul3_10, i64 %mul6_10" [./source/kp_502_15.cpp:11]   --->   Operation 589 'dadd' 'add_10' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 590 [4/4] (11.7ns)   --->   "%add_11 = dadd i64 %mul3_11, i64 %mul6_11" [./source/kp_502_15.cpp:11]   --->   Operation 590 'dadd' 'add_11' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 591 [4/4] (11.7ns)   --->   "%add_12 = dadd i64 %mul3_12, i64 %mul6_12" [./source/kp_502_15.cpp:11]   --->   Operation 591 'dadd' 'add_12' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 592 [4/4] (11.7ns)   --->   "%add_13 = dadd i64 %mul3_13, i64 %mul6_13" [./source/kp_502_15.cpp:11]   --->   Operation 592 'dadd' 'add_13' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 593 [4/4] (11.7ns)   --->   "%add_14 = dadd i64 %mul3_14, i64 %mul6_14" [./source/kp_502_15.cpp:11]   --->   Operation 593 'dadd' 'add_14' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 11.7>
ST_12 : Operation 594 [3/4] (11.7ns)   --->   "%add = dadd i64 %mul3, i64 %mul6" [./source/kp_502_15.cpp:11]   --->   Operation 594 'dadd' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 595 [3/4] (11.7ns)   --->   "%add_1 = dadd i64 %mul3_1, i64 %mul6_1" [./source/kp_502_15.cpp:11]   --->   Operation 595 'dadd' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 596 [3/4] (11.7ns)   --->   "%add_2 = dadd i64 %mul3_2, i64 %mul6_2" [./source/kp_502_15.cpp:11]   --->   Operation 596 'dadd' 'add_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 597 [3/4] (11.7ns)   --->   "%add_3 = dadd i64 %mul3_3, i64 %mul6_3" [./source/kp_502_15.cpp:11]   --->   Operation 597 'dadd' 'add_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 598 [3/4] (11.7ns)   --->   "%add_4 = dadd i64 %mul3_4, i64 %mul6_4" [./source/kp_502_15.cpp:11]   --->   Operation 598 'dadd' 'add_4' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 599 [3/4] (11.7ns)   --->   "%add_5 = dadd i64 %mul3_5, i64 %mul6_5" [./source/kp_502_15.cpp:11]   --->   Operation 599 'dadd' 'add_5' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 600 [3/4] (11.7ns)   --->   "%add_6 = dadd i64 %mul3_6, i64 %mul6_6" [./source/kp_502_15.cpp:11]   --->   Operation 600 'dadd' 'add_6' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 601 [3/4] (11.7ns)   --->   "%add_7 = dadd i64 %mul3_7, i64 %mul6_7" [./source/kp_502_15.cpp:11]   --->   Operation 601 'dadd' 'add_7' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 602 [3/4] (11.7ns)   --->   "%add_8 = dadd i64 %mul3_8, i64 %mul6_8" [./source/kp_502_15.cpp:11]   --->   Operation 602 'dadd' 'add_8' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 603 [3/4] (11.7ns)   --->   "%add_9 = dadd i64 %mul3_9, i64 %mul6_9" [./source/kp_502_15.cpp:11]   --->   Operation 603 'dadd' 'add_9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 604 [3/4] (11.7ns)   --->   "%add_s = dadd i64 %mul3_s, i64 %mul6_s" [./source/kp_502_15.cpp:11]   --->   Operation 604 'dadd' 'add_s' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 605 [3/4] (11.7ns)   --->   "%add_10 = dadd i64 %mul3_10, i64 %mul6_10" [./source/kp_502_15.cpp:11]   --->   Operation 605 'dadd' 'add_10' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 606 [3/4] (11.7ns)   --->   "%add_11 = dadd i64 %mul3_11, i64 %mul6_11" [./source/kp_502_15.cpp:11]   --->   Operation 606 'dadd' 'add_11' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 607 [3/4] (11.7ns)   --->   "%add_12 = dadd i64 %mul3_12, i64 %mul6_12" [./source/kp_502_15.cpp:11]   --->   Operation 607 'dadd' 'add_12' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 608 [3/4] (11.7ns)   --->   "%add_13 = dadd i64 %mul3_13, i64 %mul6_13" [./source/kp_502_15.cpp:11]   --->   Operation 608 'dadd' 'add_13' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 609 [3/4] (11.7ns)   --->   "%add_14 = dadd i64 %mul3_14, i64 %mul6_14" [./source/kp_502_15.cpp:11]   --->   Operation 609 'dadd' 'add_14' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 11.7>
ST_13 : Operation 610 [2/4] (11.7ns)   --->   "%add = dadd i64 %mul3, i64 %mul6" [./source/kp_502_15.cpp:11]   --->   Operation 610 'dadd' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 611 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 611 'getelementptr' 'c_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 612 [2/2] (2.77ns)   --->   "%c_0_load = load i12 %c_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 612 'load' 'c_0_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 613 [2/4] (11.7ns)   --->   "%add_1 = dadd i64 %mul3_1, i64 %mul6_1" [./source/kp_502_15.cpp:11]   --->   Operation 613 'dadd' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 614 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 614 'getelementptr' 'c_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 615 [2/2] (2.77ns)   --->   "%c_1_load = load i12 %c_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 615 'load' 'c_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 616 [2/4] (11.7ns)   --->   "%add_2 = dadd i64 %mul3_2, i64 %mul6_2" [./source/kp_502_15.cpp:11]   --->   Operation 616 'dadd' 'add_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 617 [1/1] (0.00ns)   --->   "%c_2_addr = getelementptr i64 %c_2, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 617 'getelementptr' 'c_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 618 [2/2] (2.77ns)   --->   "%c_2_load = load i12 %c_2_addr" [./source/kp_502_15.cpp:11]   --->   Operation 618 'load' 'c_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 619 [2/4] (11.7ns)   --->   "%add_3 = dadd i64 %mul3_3, i64 %mul6_3" [./source/kp_502_15.cpp:11]   --->   Operation 619 'dadd' 'add_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 620 [1/1] (0.00ns)   --->   "%c_3_addr = getelementptr i64 %c_3, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 620 'getelementptr' 'c_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 621 [2/2] (2.77ns)   --->   "%c_3_load = load i12 %c_3_addr" [./source/kp_502_15.cpp:11]   --->   Operation 621 'load' 'c_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 622 [2/4] (11.7ns)   --->   "%add_4 = dadd i64 %mul3_4, i64 %mul6_4" [./source/kp_502_15.cpp:11]   --->   Operation 622 'dadd' 'add_4' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 623 [1/1] (0.00ns)   --->   "%c_4_addr = getelementptr i64 %c_4, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 623 'getelementptr' 'c_4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 624 [2/2] (2.77ns)   --->   "%c_4_load = load i12 %c_4_addr" [./source/kp_502_15.cpp:11]   --->   Operation 624 'load' 'c_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 625 [2/4] (11.7ns)   --->   "%add_5 = dadd i64 %mul3_5, i64 %mul6_5" [./source/kp_502_15.cpp:11]   --->   Operation 625 'dadd' 'add_5' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 626 [1/1] (0.00ns)   --->   "%c_5_addr = getelementptr i64 %c_5, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 626 'getelementptr' 'c_5_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 627 [2/2] (2.77ns)   --->   "%c_5_load = load i12 %c_5_addr" [./source/kp_502_15.cpp:11]   --->   Operation 627 'load' 'c_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 628 [2/4] (11.7ns)   --->   "%add_6 = dadd i64 %mul3_6, i64 %mul6_6" [./source/kp_502_15.cpp:11]   --->   Operation 628 'dadd' 'add_6' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 629 [1/1] (0.00ns)   --->   "%c_6_addr = getelementptr i64 %c_6, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 629 'getelementptr' 'c_6_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 630 [2/2] (2.77ns)   --->   "%c_6_load = load i12 %c_6_addr" [./source/kp_502_15.cpp:11]   --->   Operation 630 'load' 'c_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 631 [2/4] (11.7ns)   --->   "%add_7 = dadd i64 %mul3_7, i64 %mul6_7" [./source/kp_502_15.cpp:11]   --->   Operation 631 'dadd' 'add_7' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 632 [1/1] (0.00ns)   --->   "%c_7_addr = getelementptr i64 %c_7, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 632 'getelementptr' 'c_7_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 633 [2/2] (2.77ns)   --->   "%c_7_load = load i12 %c_7_addr" [./source/kp_502_15.cpp:11]   --->   Operation 633 'load' 'c_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 634 [2/4] (11.7ns)   --->   "%add_8 = dadd i64 %mul3_8, i64 %mul6_8" [./source/kp_502_15.cpp:11]   --->   Operation 634 'dadd' 'add_8' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 635 [1/1] (0.00ns)   --->   "%c_8_addr = getelementptr i64 %c_8, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 635 'getelementptr' 'c_8_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 636 [2/2] (2.77ns)   --->   "%c_8_load = load i12 %c_8_addr" [./source/kp_502_15.cpp:11]   --->   Operation 636 'load' 'c_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 637 [2/4] (11.7ns)   --->   "%add_9 = dadd i64 %mul3_9, i64 %mul6_9" [./source/kp_502_15.cpp:11]   --->   Operation 637 'dadd' 'add_9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 638 [1/1] (0.00ns)   --->   "%c_9_addr = getelementptr i64 %c_9, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 638 'getelementptr' 'c_9_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 639 [2/2] (2.77ns)   --->   "%c_9_load = load i12 %c_9_addr" [./source/kp_502_15.cpp:11]   --->   Operation 639 'load' 'c_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 640 [2/4] (11.7ns)   --->   "%add_s = dadd i64 %mul3_s, i64 %mul6_s" [./source/kp_502_15.cpp:11]   --->   Operation 640 'dadd' 'add_s' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 641 [1/1] (0.00ns)   --->   "%c_10_addr = getelementptr i64 %c_10, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 641 'getelementptr' 'c_10_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 642 [2/2] (2.77ns)   --->   "%c_10_load = load i12 %c_10_addr" [./source/kp_502_15.cpp:11]   --->   Operation 642 'load' 'c_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 643 [2/4] (11.7ns)   --->   "%add_10 = dadd i64 %mul3_10, i64 %mul6_10" [./source/kp_502_15.cpp:11]   --->   Operation 643 'dadd' 'add_10' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 644 [1/1] (0.00ns)   --->   "%c_11_addr = getelementptr i64 %c_11, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 644 'getelementptr' 'c_11_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 645 [2/2] (2.77ns)   --->   "%c_11_load = load i12 %c_11_addr" [./source/kp_502_15.cpp:11]   --->   Operation 645 'load' 'c_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 646 [2/4] (11.7ns)   --->   "%add_11 = dadd i64 %mul3_11, i64 %mul6_11" [./source/kp_502_15.cpp:11]   --->   Operation 646 'dadd' 'add_11' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 647 [1/1] (0.00ns)   --->   "%c_12_addr = getelementptr i64 %c_12, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 647 'getelementptr' 'c_12_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 648 [2/2] (2.77ns)   --->   "%c_12_load = load i12 %c_12_addr" [./source/kp_502_15.cpp:11]   --->   Operation 648 'load' 'c_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 649 [2/4] (11.7ns)   --->   "%add_12 = dadd i64 %mul3_12, i64 %mul6_12" [./source/kp_502_15.cpp:11]   --->   Operation 649 'dadd' 'add_12' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 650 [1/1] (0.00ns)   --->   "%c_13_addr = getelementptr i64 %c_13, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 650 'getelementptr' 'c_13_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 651 [2/2] (2.77ns)   --->   "%c_13_load = load i12 %c_13_addr" [./source/kp_502_15.cpp:11]   --->   Operation 651 'load' 'c_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 652 [2/4] (11.7ns)   --->   "%add_13 = dadd i64 %mul3_13, i64 %mul6_13" [./source/kp_502_15.cpp:11]   --->   Operation 652 'dadd' 'add_13' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 653 [1/1] (0.00ns)   --->   "%c_14_addr = getelementptr i64 %c_14, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 653 'getelementptr' 'c_14_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 654 [2/2] (2.77ns)   --->   "%c_14_load = load i12 %c_14_addr" [./source/kp_502_15.cpp:11]   --->   Operation 654 'load' 'c_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 655 [2/4] (11.7ns)   --->   "%add_14 = dadd i64 %mul3_14, i64 %mul6_14" [./source/kp_502_15.cpp:11]   --->   Operation 655 'dadd' 'add_14' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 656 [1/1] (0.00ns)   --->   "%c_15_addr = getelementptr i64 %c_15, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 656 'getelementptr' 'c_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 657 [2/2] (2.77ns)   --->   "%c_15_load = load i12 %c_15_addr" [./source/kp_502_15.cpp:11]   --->   Operation 657 'load' 'c_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 11.7>
ST_14 : Operation 658 [1/4] (11.7ns)   --->   "%add = dadd i64 %mul3, i64 %mul6" [./source/kp_502_15.cpp:11]   --->   Operation 658 'dadd' 'add' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 659 [1/2] (2.77ns)   --->   "%c_0_load = load i12 %c_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 659 'load' 'c_0_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 660 [1/4] (11.7ns)   --->   "%add_1 = dadd i64 %mul3_1, i64 %mul6_1" [./source/kp_502_15.cpp:11]   --->   Operation 660 'dadd' 'add_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 661 [1/2] (2.77ns)   --->   "%c_1_load = load i12 %c_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 661 'load' 'c_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 662 [1/4] (11.7ns)   --->   "%add_2 = dadd i64 %mul3_2, i64 %mul6_2" [./source/kp_502_15.cpp:11]   --->   Operation 662 'dadd' 'add_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 663 [1/2] (2.77ns)   --->   "%c_2_load = load i12 %c_2_addr" [./source/kp_502_15.cpp:11]   --->   Operation 663 'load' 'c_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 664 [1/4] (11.7ns)   --->   "%add_3 = dadd i64 %mul3_3, i64 %mul6_3" [./source/kp_502_15.cpp:11]   --->   Operation 664 'dadd' 'add_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 665 [1/2] (2.77ns)   --->   "%c_3_load = load i12 %c_3_addr" [./source/kp_502_15.cpp:11]   --->   Operation 665 'load' 'c_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 666 [1/4] (11.7ns)   --->   "%add_4 = dadd i64 %mul3_4, i64 %mul6_4" [./source/kp_502_15.cpp:11]   --->   Operation 666 'dadd' 'add_4' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 667 [1/2] (2.77ns)   --->   "%c_4_load = load i12 %c_4_addr" [./source/kp_502_15.cpp:11]   --->   Operation 667 'load' 'c_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 668 [1/4] (11.7ns)   --->   "%add_5 = dadd i64 %mul3_5, i64 %mul6_5" [./source/kp_502_15.cpp:11]   --->   Operation 668 'dadd' 'add_5' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 669 [1/2] (2.77ns)   --->   "%c_5_load = load i12 %c_5_addr" [./source/kp_502_15.cpp:11]   --->   Operation 669 'load' 'c_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 670 [1/4] (11.7ns)   --->   "%add_6 = dadd i64 %mul3_6, i64 %mul6_6" [./source/kp_502_15.cpp:11]   --->   Operation 670 'dadd' 'add_6' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 671 [1/2] (2.77ns)   --->   "%c_6_load = load i12 %c_6_addr" [./source/kp_502_15.cpp:11]   --->   Operation 671 'load' 'c_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 672 [1/4] (11.7ns)   --->   "%add_7 = dadd i64 %mul3_7, i64 %mul6_7" [./source/kp_502_15.cpp:11]   --->   Operation 672 'dadd' 'add_7' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 673 [1/2] (2.77ns)   --->   "%c_7_load = load i12 %c_7_addr" [./source/kp_502_15.cpp:11]   --->   Operation 673 'load' 'c_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 674 [1/4] (11.7ns)   --->   "%add_8 = dadd i64 %mul3_8, i64 %mul6_8" [./source/kp_502_15.cpp:11]   --->   Operation 674 'dadd' 'add_8' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 675 [1/2] (2.77ns)   --->   "%c_8_load = load i12 %c_8_addr" [./source/kp_502_15.cpp:11]   --->   Operation 675 'load' 'c_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 676 [1/4] (11.7ns)   --->   "%add_9 = dadd i64 %mul3_9, i64 %mul6_9" [./source/kp_502_15.cpp:11]   --->   Operation 676 'dadd' 'add_9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 677 [1/2] (2.77ns)   --->   "%c_9_load = load i12 %c_9_addr" [./source/kp_502_15.cpp:11]   --->   Operation 677 'load' 'c_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 678 [1/4] (11.7ns)   --->   "%add_s = dadd i64 %mul3_s, i64 %mul6_s" [./source/kp_502_15.cpp:11]   --->   Operation 678 'dadd' 'add_s' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 679 [1/2] (2.77ns)   --->   "%c_10_load = load i12 %c_10_addr" [./source/kp_502_15.cpp:11]   --->   Operation 679 'load' 'c_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 680 [1/4] (11.7ns)   --->   "%add_10 = dadd i64 %mul3_10, i64 %mul6_10" [./source/kp_502_15.cpp:11]   --->   Operation 680 'dadd' 'add_10' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 681 [1/2] (2.77ns)   --->   "%c_11_load = load i12 %c_11_addr" [./source/kp_502_15.cpp:11]   --->   Operation 681 'load' 'c_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 682 [1/4] (11.7ns)   --->   "%add_11 = dadd i64 %mul3_11, i64 %mul6_11" [./source/kp_502_15.cpp:11]   --->   Operation 682 'dadd' 'add_11' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 683 [1/2] (2.77ns)   --->   "%c_12_load = load i12 %c_12_addr" [./source/kp_502_15.cpp:11]   --->   Operation 683 'load' 'c_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 684 [1/4] (11.7ns)   --->   "%add_12 = dadd i64 %mul3_12, i64 %mul6_12" [./source/kp_502_15.cpp:11]   --->   Operation 684 'dadd' 'add_12' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 685 [1/2] (2.77ns)   --->   "%c_13_load = load i12 %c_13_addr" [./source/kp_502_15.cpp:11]   --->   Operation 685 'load' 'c_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 686 [1/4] (11.7ns)   --->   "%add_13 = dadd i64 %mul3_13, i64 %mul6_13" [./source/kp_502_15.cpp:11]   --->   Operation 686 'dadd' 'add_13' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 687 [1/2] (2.77ns)   --->   "%c_14_load = load i12 %c_14_addr" [./source/kp_502_15.cpp:11]   --->   Operation 687 'load' 'c_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 688 [1/4] (11.7ns)   --->   "%add_14 = dadd i64 %mul3_14, i64 %mul6_14" [./source/kp_502_15.cpp:11]   --->   Operation 688 'dadd' 'add_14' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 689 [1/2] (2.77ns)   --->   "%c_15_load = load i12 %c_15_addr" [./source/kp_502_15.cpp:11]   --->   Operation 689 'load' 'c_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 11.7>
ST_15 : Operation 690 [1/1] (0.00ns)   --->   "%bitcast_ln11_2 = bitcast i64 %c_0_load" [./source/kp_502_15.cpp:11]   --->   Operation 690 'bitcast' 'bitcast_ln11_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 691 [4/4] (11.7ns)   --->   "%add9 = dadd i64 %add, i64 %bitcast_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 691 'dadd' 'add9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 692 [1/1] (0.00ns)   --->   "%bitcast_ln11_6 = bitcast i64 %c_1_load" [./source/kp_502_15.cpp:11]   --->   Operation 692 'bitcast' 'bitcast_ln11_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 693 [4/4] (11.7ns)   --->   "%add9_1 = dadd i64 %add_1, i64 %bitcast_ln11_6" [./source/kp_502_15.cpp:11]   --->   Operation 693 'dadd' 'add9_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 694 [1/1] (0.00ns)   --->   "%bitcast_ln11_10 = bitcast i64 %c_2_load" [./source/kp_502_15.cpp:11]   --->   Operation 694 'bitcast' 'bitcast_ln11_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 695 [4/4] (11.7ns)   --->   "%add9_2 = dadd i64 %add_2, i64 %bitcast_ln11_10" [./source/kp_502_15.cpp:11]   --->   Operation 695 'dadd' 'add9_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 696 [1/1] (0.00ns)   --->   "%bitcast_ln11_14 = bitcast i64 %c_3_load" [./source/kp_502_15.cpp:11]   --->   Operation 696 'bitcast' 'bitcast_ln11_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 697 [4/4] (11.7ns)   --->   "%add9_3 = dadd i64 %add_3, i64 %bitcast_ln11_14" [./source/kp_502_15.cpp:11]   --->   Operation 697 'dadd' 'add9_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 698 [1/1] (0.00ns)   --->   "%bitcast_ln11_18 = bitcast i64 %c_4_load" [./source/kp_502_15.cpp:11]   --->   Operation 698 'bitcast' 'bitcast_ln11_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 699 [4/4] (11.7ns)   --->   "%add9_4 = dadd i64 %add_4, i64 %bitcast_ln11_18" [./source/kp_502_15.cpp:11]   --->   Operation 699 'dadd' 'add9_4' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 700 [1/1] (0.00ns)   --->   "%bitcast_ln11_22 = bitcast i64 %c_5_load" [./source/kp_502_15.cpp:11]   --->   Operation 700 'bitcast' 'bitcast_ln11_22' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 701 [4/4] (11.7ns)   --->   "%add9_5 = dadd i64 %add_5, i64 %bitcast_ln11_22" [./source/kp_502_15.cpp:11]   --->   Operation 701 'dadd' 'add9_5' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 702 [1/1] (0.00ns)   --->   "%bitcast_ln11_26 = bitcast i64 %c_6_load" [./source/kp_502_15.cpp:11]   --->   Operation 702 'bitcast' 'bitcast_ln11_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 703 [4/4] (11.7ns)   --->   "%add9_6 = dadd i64 %add_6, i64 %bitcast_ln11_26" [./source/kp_502_15.cpp:11]   --->   Operation 703 'dadd' 'add9_6' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 704 [1/1] (0.00ns)   --->   "%bitcast_ln11_30 = bitcast i64 %c_7_load" [./source/kp_502_15.cpp:11]   --->   Operation 704 'bitcast' 'bitcast_ln11_30' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 705 [4/4] (11.7ns)   --->   "%add9_7 = dadd i64 %add_7, i64 %bitcast_ln11_30" [./source/kp_502_15.cpp:11]   --->   Operation 705 'dadd' 'add9_7' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 706 [1/1] (0.00ns)   --->   "%bitcast_ln11_34 = bitcast i64 %c_8_load" [./source/kp_502_15.cpp:11]   --->   Operation 706 'bitcast' 'bitcast_ln11_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 707 [4/4] (11.7ns)   --->   "%add9_8 = dadd i64 %add_8, i64 %bitcast_ln11_34" [./source/kp_502_15.cpp:11]   --->   Operation 707 'dadd' 'add9_8' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 708 [1/1] (0.00ns)   --->   "%bitcast_ln11_38 = bitcast i64 %c_9_load" [./source/kp_502_15.cpp:11]   --->   Operation 708 'bitcast' 'bitcast_ln11_38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 709 [4/4] (11.7ns)   --->   "%add9_9 = dadd i64 %add_9, i64 %bitcast_ln11_38" [./source/kp_502_15.cpp:11]   --->   Operation 709 'dadd' 'add9_9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln11_42 = bitcast i64 %c_10_load" [./source/kp_502_15.cpp:11]   --->   Operation 710 'bitcast' 'bitcast_ln11_42' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 711 [4/4] (11.7ns)   --->   "%add9_s = dadd i64 %add_s, i64 %bitcast_ln11_42" [./source/kp_502_15.cpp:11]   --->   Operation 711 'dadd' 'add9_s' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 712 [1/1] (0.00ns)   --->   "%bitcast_ln11_46 = bitcast i64 %c_11_load" [./source/kp_502_15.cpp:11]   --->   Operation 712 'bitcast' 'bitcast_ln11_46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 713 [4/4] (11.7ns)   --->   "%add9_10 = dadd i64 %add_10, i64 %bitcast_ln11_46" [./source/kp_502_15.cpp:11]   --->   Operation 713 'dadd' 'add9_10' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 714 [1/1] (0.00ns)   --->   "%bitcast_ln11_50 = bitcast i64 %c_12_load" [./source/kp_502_15.cpp:11]   --->   Operation 714 'bitcast' 'bitcast_ln11_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 715 [4/4] (11.7ns)   --->   "%add9_11 = dadd i64 %add_11, i64 %bitcast_ln11_50" [./source/kp_502_15.cpp:11]   --->   Operation 715 'dadd' 'add9_11' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 716 [1/1] (0.00ns)   --->   "%bitcast_ln11_54 = bitcast i64 %c_13_load" [./source/kp_502_15.cpp:11]   --->   Operation 716 'bitcast' 'bitcast_ln11_54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 717 [4/4] (11.7ns)   --->   "%add9_12 = dadd i64 %add_12, i64 %bitcast_ln11_54" [./source/kp_502_15.cpp:11]   --->   Operation 717 'dadd' 'add9_12' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln11_58 = bitcast i64 %c_14_load" [./source/kp_502_15.cpp:11]   --->   Operation 718 'bitcast' 'bitcast_ln11_58' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 719 [4/4] (11.7ns)   --->   "%add9_13 = dadd i64 %add_13, i64 %bitcast_ln11_58" [./source/kp_502_15.cpp:11]   --->   Operation 719 'dadd' 'add9_13' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 720 [1/1] (0.00ns)   --->   "%bitcast_ln11_62 = bitcast i64 %c_15_load" [./source/kp_502_15.cpp:11]   --->   Operation 720 'bitcast' 'bitcast_ln11_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 721 [4/4] (11.7ns)   --->   "%add9_14 = dadd i64 %add_14, i64 %bitcast_ln11_62" [./source/kp_502_15.cpp:11]   --->   Operation 721 'dadd' 'add9_14' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 11.7>
ST_16 : Operation 722 [3/4] (11.7ns)   --->   "%add9 = dadd i64 %add, i64 %bitcast_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 722 'dadd' 'add9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 723 [3/4] (11.7ns)   --->   "%add9_1 = dadd i64 %add_1, i64 %bitcast_ln11_6" [./source/kp_502_15.cpp:11]   --->   Operation 723 'dadd' 'add9_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 724 [3/4] (11.7ns)   --->   "%add9_2 = dadd i64 %add_2, i64 %bitcast_ln11_10" [./source/kp_502_15.cpp:11]   --->   Operation 724 'dadd' 'add9_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 725 [3/4] (11.7ns)   --->   "%add9_3 = dadd i64 %add_3, i64 %bitcast_ln11_14" [./source/kp_502_15.cpp:11]   --->   Operation 725 'dadd' 'add9_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 726 [3/4] (11.7ns)   --->   "%add9_4 = dadd i64 %add_4, i64 %bitcast_ln11_18" [./source/kp_502_15.cpp:11]   --->   Operation 726 'dadd' 'add9_4' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 727 [3/4] (11.7ns)   --->   "%add9_5 = dadd i64 %add_5, i64 %bitcast_ln11_22" [./source/kp_502_15.cpp:11]   --->   Operation 727 'dadd' 'add9_5' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 728 [3/4] (11.7ns)   --->   "%add9_6 = dadd i64 %add_6, i64 %bitcast_ln11_26" [./source/kp_502_15.cpp:11]   --->   Operation 728 'dadd' 'add9_6' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 729 [3/4] (11.7ns)   --->   "%add9_7 = dadd i64 %add_7, i64 %bitcast_ln11_30" [./source/kp_502_15.cpp:11]   --->   Operation 729 'dadd' 'add9_7' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 730 [3/4] (11.7ns)   --->   "%add9_8 = dadd i64 %add_8, i64 %bitcast_ln11_34" [./source/kp_502_15.cpp:11]   --->   Operation 730 'dadd' 'add9_8' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 731 [3/4] (11.7ns)   --->   "%add9_9 = dadd i64 %add_9, i64 %bitcast_ln11_38" [./source/kp_502_15.cpp:11]   --->   Operation 731 'dadd' 'add9_9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 732 [3/4] (11.7ns)   --->   "%add9_s = dadd i64 %add_s, i64 %bitcast_ln11_42" [./source/kp_502_15.cpp:11]   --->   Operation 732 'dadd' 'add9_s' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 733 [3/4] (11.7ns)   --->   "%add9_10 = dadd i64 %add_10, i64 %bitcast_ln11_46" [./source/kp_502_15.cpp:11]   --->   Operation 733 'dadd' 'add9_10' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 734 [3/4] (11.7ns)   --->   "%add9_11 = dadd i64 %add_11, i64 %bitcast_ln11_50" [./source/kp_502_15.cpp:11]   --->   Operation 734 'dadd' 'add9_11' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 735 [3/4] (11.7ns)   --->   "%add9_12 = dadd i64 %add_12, i64 %bitcast_ln11_54" [./source/kp_502_15.cpp:11]   --->   Operation 735 'dadd' 'add9_12' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 736 [3/4] (11.7ns)   --->   "%add9_13 = dadd i64 %add_13, i64 %bitcast_ln11_58" [./source/kp_502_15.cpp:11]   --->   Operation 736 'dadd' 'add9_13' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 737 [3/4] (11.7ns)   --->   "%add9_14 = dadd i64 %add_14, i64 %bitcast_ln11_62" [./source/kp_502_15.cpp:11]   --->   Operation 737 'dadd' 'add9_14' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 11.7>
ST_17 : Operation 738 [2/4] (11.7ns)   --->   "%add9 = dadd i64 %add, i64 %bitcast_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 738 'dadd' 'add9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 739 [2/4] (11.7ns)   --->   "%add9_1 = dadd i64 %add_1, i64 %bitcast_ln11_6" [./source/kp_502_15.cpp:11]   --->   Operation 739 'dadd' 'add9_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 740 [2/4] (11.7ns)   --->   "%add9_2 = dadd i64 %add_2, i64 %bitcast_ln11_10" [./source/kp_502_15.cpp:11]   --->   Operation 740 'dadd' 'add9_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 741 [2/4] (11.7ns)   --->   "%add9_3 = dadd i64 %add_3, i64 %bitcast_ln11_14" [./source/kp_502_15.cpp:11]   --->   Operation 741 'dadd' 'add9_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 742 [2/4] (11.7ns)   --->   "%add9_4 = dadd i64 %add_4, i64 %bitcast_ln11_18" [./source/kp_502_15.cpp:11]   --->   Operation 742 'dadd' 'add9_4' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 743 [2/4] (11.7ns)   --->   "%add9_5 = dadd i64 %add_5, i64 %bitcast_ln11_22" [./source/kp_502_15.cpp:11]   --->   Operation 743 'dadd' 'add9_5' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 744 [2/4] (11.7ns)   --->   "%add9_6 = dadd i64 %add_6, i64 %bitcast_ln11_26" [./source/kp_502_15.cpp:11]   --->   Operation 744 'dadd' 'add9_6' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 745 [2/4] (11.7ns)   --->   "%add9_7 = dadd i64 %add_7, i64 %bitcast_ln11_30" [./source/kp_502_15.cpp:11]   --->   Operation 745 'dadd' 'add9_7' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 746 [2/4] (11.7ns)   --->   "%add9_8 = dadd i64 %add_8, i64 %bitcast_ln11_34" [./source/kp_502_15.cpp:11]   --->   Operation 746 'dadd' 'add9_8' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 747 [2/4] (11.7ns)   --->   "%add9_9 = dadd i64 %add_9, i64 %bitcast_ln11_38" [./source/kp_502_15.cpp:11]   --->   Operation 747 'dadd' 'add9_9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 748 [2/4] (11.7ns)   --->   "%add9_s = dadd i64 %add_s, i64 %bitcast_ln11_42" [./source/kp_502_15.cpp:11]   --->   Operation 748 'dadd' 'add9_s' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 749 [2/4] (11.7ns)   --->   "%add9_10 = dadd i64 %add_10, i64 %bitcast_ln11_46" [./source/kp_502_15.cpp:11]   --->   Operation 749 'dadd' 'add9_10' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 750 [2/4] (11.7ns)   --->   "%add9_11 = dadd i64 %add_11, i64 %bitcast_ln11_50" [./source/kp_502_15.cpp:11]   --->   Operation 750 'dadd' 'add9_11' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 751 [2/4] (11.7ns)   --->   "%add9_12 = dadd i64 %add_12, i64 %bitcast_ln11_54" [./source/kp_502_15.cpp:11]   --->   Operation 751 'dadd' 'add9_12' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 752 [2/4] (11.7ns)   --->   "%add9_13 = dadd i64 %add_13, i64 %bitcast_ln11_58" [./source/kp_502_15.cpp:11]   --->   Operation 752 'dadd' 'add9_13' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 753 [2/4] (11.7ns)   --->   "%add9_14 = dadd i64 %add_14, i64 %bitcast_ln11_62" [./source/kp_502_15.cpp:11]   --->   Operation 753 'dadd' 'add9_14' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 11.7>
ST_18 : Operation 754 [1/4] (11.7ns)   --->   "%add9 = dadd i64 %add, i64 %bitcast_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 754 'dadd' 'add9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 755 [1/4] (11.7ns)   --->   "%add9_1 = dadd i64 %add_1, i64 %bitcast_ln11_6" [./source/kp_502_15.cpp:11]   --->   Operation 755 'dadd' 'add9_1' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 756 [1/4] (11.7ns)   --->   "%add9_2 = dadd i64 %add_2, i64 %bitcast_ln11_10" [./source/kp_502_15.cpp:11]   --->   Operation 756 'dadd' 'add9_2' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 757 [1/4] (11.7ns)   --->   "%add9_3 = dadd i64 %add_3, i64 %bitcast_ln11_14" [./source/kp_502_15.cpp:11]   --->   Operation 757 'dadd' 'add9_3' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 758 [1/4] (11.7ns)   --->   "%add9_4 = dadd i64 %add_4, i64 %bitcast_ln11_18" [./source/kp_502_15.cpp:11]   --->   Operation 758 'dadd' 'add9_4' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 759 [1/4] (11.7ns)   --->   "%add9_5 = dadd i64 %add_5, i64 %bitcast_ln11_22" [./source/kp_502_15.cpp:11]   --->   Operation 759 'dadd' 'add9_5' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 760 [1/4] (11.7ns)   --->   "%add9_6 = dadd i64 %add_6, i64 %bitcast_ln11_26" [./source/kp_502_15.cpp:11]   --->   Operation 760 'dadd' 'add9_6' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 761 [1/4] (11.7ns)   --->   "%add9_7 = dadd i64 %add_7, i64 %bitcast_ln11_30" [./source/kp_502_15.cpp:11]   --->   Operation 761 'dadd' 'add9_7' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 762 [1/4] (11.7ns)   --->   "%add9_8 = dadd i64 %add_8, i64 %bitcast_ln11_34" [./source/kp_502_15.cpp:11]   --->   Operation 762 'dadd' 'add9_8' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 763 [1/4] (11.7ns)   --->   "%add9_9 = dadd i64 %add_9, i64 %bitcast_ln11_38" [./source/kp_502_15.cpp:11]   --->   Operation 763 'dadd' 'add9_9' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 764 [1/4] (11.7ns)   --->   "%add9_s = dadd i64 %add_s, i64 %bitcast_ln11_42" [./source/kp_502_15.cpp:11]   --->   Operation 764 'dadd' 'add9_s' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 765 [1/4] (11.7ns)   --->   "%add9_10 = dadd i64 %add_10, i64 %bitcast_ln11_46" [./source/kp_502_15.cpp:11]   --->   Operation 765 'dadd' 'add9_10' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 766 [1/4] (11.7ns)   --->   "%add9_11 = dadd i64 %add_11, i64 %bitcast_ln11_50" [./source/kp_502_15.cpp:11]   --->   Operation 766 'dadd' 'add9_11' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 767 [1/4] (11.7ns)   --->   "%add9_12 = dadd i64 %add_12, i64 %bitcast_ln11_54" [./source/kp_502_15.cpp:11]   --->   Operation 767 'dadd' 'add9_12' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 768 [1/4] (11.7ns)   --->   "%add9_13 = dadd i64 %add_13, i64 %bitcast_ln11_58" [./source/kp_502_15.cpp:11]   --->   Operation 768 'dadd' 'add9_13' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 769 [1/4] (11.7ns)   --->   "%add9_14 = dadd i64 %add_14, i64 %bitcast_ln11_62" [./source/kp_502_15.cpp:11]   --->   Operation 769 'dadd' 'add9_14' <Predicate = true> <Delay = 11.7> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 821 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/kp_502_15.cpp:13]   --->   Operation 821 'ret' 'ret_ln13' <Predicate = (tmp)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.77>
ST_19 : Operation 770 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [./source/kp_502_15.cpp:8]   --->   Operation 770 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 771 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_15.cpp:8]   --->   Operation 771 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 772 [1/1] (0.00ns)   --->   "%bitcast_ln11_3 = bitcast i64 %add9" [./source/kp_502_15.cpp:11]   --->   Operation 772 'bitcast' 'bitcast_ln11_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 773 [1/1] (0.00ns)   --->   "%r_0_addr = getelementptr i64 %r_0, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 773 'getelementptr' 'r_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 774 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_3, i12 %r_0_addr" [./source/kp_502_15.cpp:11]   --->   Operation 774 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 775 [1/1] (0.00ns)   --->   "%bitcast_ln11_7 = bitcast i64 %add9_1" [./source/kp_502_15.cpp:11]   --->   Operation 775 'bitcast' 'bitcast_ln11_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 776 [1/1] (0.00ns)   --->   "%r_1_addr = getelementptr i64 %r_1, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 776 'getelementptr' 'r_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 777 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_7, i12 %r_1_addr" [./source/kp_502_15.cpp:11]   --->   Operation 777 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 778 [1/1] (0.00ns)   --->   "%bitcast_ln11_11 = bitcast i64 %add9_2" [./source/kp_502_15.cpp:11]   --->   Operation 778 'bitcast' 'bitcast_ln11_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 779 [1/1] (0.00ns)   --->   "%r_2_addr = getelementptr i64 %r_2, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 779 'getelementptr' 'r_2_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 780 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_11, i12 %r_2_addr" [./source/kp_502_15.cpp:11]   --->   Operation 780 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 781 [1/1] (0.00ns)   --->   "%bitcast_ln11_15 = bitcast i64 %add9_3" [./source/kp_502_15.cpp:11]   --->   Operation 781 'bitcast' 'bitcast_ln11_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 782 [1/1] (0.00ns)   --->   "%r_3_addr = getelementptr i64 %r_3, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 782 'getelementptr' 'r_3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 783 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_15, i12 %r_3_addr" [./source/kp_502_15.cpp:11]   --->   Operation 783 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 784 [1/1] (0.00ns)   --->   "%bitcast_ln11_19 = bitcast i64 %add9_4" [./source/kp_502_15.cpp:11]   --->   Operation 784 'bitcast' 'bitcast_ln11_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 785 [1/1] (0.00ns)   --->   "%r_4_addr = getelementptr i64 %r_4, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 785 'getelementptr' 'r_4_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 786 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_19, i12 %r_4_addr" [./source/kp_502_15.cpp:11]   --->   Operation 786 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 787 [1/1] (0.00ns)   --->   "%bitcast_ln11_23 = bitcast i64 %add9_5" [./source/kp_502_15.cpp:11]   --->   Operation 787 'bitcast' 'bitcast_ln11_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 788 [1/1] (0.00ns)   --->   "%r_5_addr = getelementptr i64 %r_5, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 788 'getelementptr' 'r_5_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 789 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_23, i12 %r_5_addr" [./source/kp_502_15.cpp:11]   --->   Operation 789 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 790 [1/1] (0.00ns)   --->   "%bitcast_ln11_27 = bitcast i64 %add9_6" [./source/kp_502_15.cpp:11]   --->   Operation 790 'bitcast' 'bitcast_ln11_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 791 [1/1] (0.00ns)   --->   "%r_6_addr = getelementptr i64 %r_6, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 791 'getelementptr' 'r_6_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 792 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_27, i12 %r_6_addr" [./source/kp_502_15.cpp:11]   --->   Operation 792 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 793 [1/1] (0.00ns)   --->   "%bitcast_ln11_31 = bitcast i64 %add9_7" [./source/kp_502_15.cpp:11]   --->   Operation 793 'bitcast' 'bitcast_ln11_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 794 [1/1] (0.00ns)   --->   "%r_7_addr = getelementptr i64 %r_7, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 794 'getelementptr' 'r_7_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 795 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_31, i12 %r_7_addr" [./source/kp_502_15.cpp:11]   --->   Operation 795 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 796 [1/1] (0.00ns)   --->   "%bitcast_ln11_35 = bitcast i64 %add9_8" [./source/kp_502_15.cpp:11]   --->   Operation 796 'bitcast' 'bitcast_ln11_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 797 [1/1] (0.00ns)   --->   "%r_8_addr = getelementptr i64 %r_8, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 797 'getelementptr' 'r_8_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 798 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_35, i12 %r_8_addr" [./source/kp_502_15.cpp:11]   --->   Operation 798 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 799 [1/1] (0.00ns)   --->   "%bitcast_ln11_39 = bitcast i64 %add9_9" [./source/kp_502_15.cpp:11]   --->   Operation 799 'bitcast' 'bitcast_ln11_39' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 800 [1/1] (0.00ns)   --->   "%r_9_addr = getelementptr i64 %r_9, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 800 'getelementptr' 'r_9_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 801 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_39, i12 %r_9_addr" [./source/kp_502_15.cpp:11]   --->   Operation 801 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 802 [1/1] (0.00ns)   --->   "%bitcast_ln11_43 = bitcast i64 %add9_s" [./source/kp_502_15.cpp:11]   --->   Operation 802 'bitcast' 'bitcast_ln11_43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 803 [1/1] (0.00ns)   --->   "%r_10_addr = getelementptr i64 %r_10, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 803 'getelementptr' 'r_10_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 804 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_43, i12 %r_10_addr" [./source/kp_502_15.cpp:11]   --->   Operation 804 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 805 [1/1] (0.00ns)   --->   "%bitcast_ln11_47 = bitcast i64 %add9_10" [./source/kp_502_15.cpp:11]   --->   Operation 805 'bitcast' 'bitcast_ln11_47' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 806 [1/1] (0.00ns)   --->   "%r_11_addr = getelementptr i64 %r_11, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 806 'getelementptr' 'r_11_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 807 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_47, i12 %r_11_addr" [./source/kp_502_15.cpp:11]   --->   Operation 807 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 808 [1/1] (0.00ns)   --->   "%bitcast_ln11_51 = bitcast i64 %add9_11" [./source/kp_502_15.cpp:11]   --->   Operation 808 'bitcast' 'bitcast_ln11_51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 809 [1/1] (0.00ns)   --->   "%r_12_addr = getelementptr i64 %r_12, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 809 'getelementptr' 'r_12_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 810 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_51, i12 %r_12_addr" [./source/kp_502_15.cpp:11]   --->   Operation 810 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 811 [1/1] (0.00ns)   --->   "%bitcast_ln11_55 = bitcast i64 %add9_12" [./source/kp_502_15.cpp:11]   --->   Operation 811 'bitcast' 'bitcast_ln11_55' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 812 [1/1] (0.00ns)   --->   "%r_13_addr = getelementptr i64 %r_13, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 812 'getelementptr' 'r_13_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 813 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_55, i12 %r_13_addr" [./source/kp_502_15.cpp:11]   --->   Operation 813 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 814 [1/1] (0.00ns)   --->   "%bitcast_ln11_59 = bitcast i64 %add9_13" [./source/kp_502_15.cpp:11]   --->   Operation 814 'bitcast' 'bitcast_ln11_59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 815 [1/1] (0.00ns)   --->   "%r_14_addr = getelementptr i64 %r_14, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 815 'getelementptr' 'r_14_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 816 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_59, i12 %r_14_addr" [./source/kp_502_15.cpp:11]   --->   Operation 816 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 817 [1/1] (0.00ns)   --->   "%bitcast_ln11_63 = bitcast i64 %add9_14" [./source/kp_502_15.cpp:11]   --->   Operation 817 'bitcast' 'bitcast_ln11_63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 818 [1/1] (0.00ns)   --->   "%r_15_addr = getelementptr i64 %r_15, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 818 'getelementptr' 'r_15_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 819 [1/1] (2.77ns)   --->   "%store_ln11 = store i64 %bitcast_ln11_63, i12 %r_15_addr" [./source/kp_502_15.cpp:11]   --->   Operation 819 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 820 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx115.case.0"   --->   Operation 820 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 14ns, clock uncertainty: 1ns.

 <State 1>: 3.19ns
The critical path consists of the following:
	'alloca' operation ('i') [81]  (0 ns)
	'load' operation ('i', ./source/kp_502_15.cpp:8) on local variable 'i' [246]  (0 ns)
	'add' operation ('add_ln8', ./source/kp_502_15.cpp:8) [575]  (1.86 ns)
	'store' operation ('store_ln8', ./source/kp_502_15.cpp:8) of variable 'add_ln8', ./source/kp_502_15.cpp:8 on local variable 'i' [576]  (1.32 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'load' operation ('x_0_load', ./source/kp_502_15.cpp:10) on array 'x_0' [256]  (2.77 ns)

 <State 3>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_15.cpp:11) [261]  (11.8 ns)

 <State 4>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_15.cpp:11) [261]  (11.8 ns)

 <State 5>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_15.cpp:11) [261]  (11.8 ns)

 <State 6>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul', ./source/kp_502_15.cpp:11) [261]  (11.8 ns)

 <State 7>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_15.cpp:11) [262]  (11.8 ns)

 <State 8>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_15.cpp:11) [262]  (11.8 ns)

 <State 9>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_15.cpp:11) [262]  (11.8 ns)

 <State 10>: 11.8ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./source/kp_502_15.cpp:11) [262]  (11.8 ns)

 <State 11>: 11.8ns
The critical path consists of the following:
	'dadd' operation ('add', ./source/kp_502_15.cpp:11) [267]  (11.8 ns)

 <State 12>: 11.8ns
The critical path consists of the following:
	'dadd' operation ('add', ./source/kp_502_15.cpp:11) [267]  (11.8 ns)

 <State 13>: 11.8ns
The critical path consists of the following:
	'dadd' operation ('add', ./source/kp_502_15.cpp:11) [267]  (11.8 ns)

 <State 14>: 11.8ns
The critical path consists of the following:
	'dadd' operation ('add', ./source/kp_502_15.cpp:11) [267]  (11.8 ns)

 <State 15>: 11.8ns
The critical path consists of the following:
	'dadd' operation ('add9', ./source/kp_502_15.cpp:11) [271]  (11.8 ns)

 <State 16>: 11.8ns
The critical path consists of the following:
	'dadd' operation ('add9', ./source/kp_502_15.cpp:11) [271]  (11.8 ns)

 <State 17>: 11.8ns
The critical path consists of the following:
	'dadd' operation ('add9', ./source/kp_502_15.cpp:11) [271]  (11.8 ns)

 <State 18>: 11.8ns
The critical path consists of the following:
	'dadd' operation ('add9', ./source/kp_502_15.cpp:11) [271]  (11.8 ns)

 <State 19>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln11', ./source/kp_502_15.cpp:11) of variable 'bitcast_ln11_3', ./source/kp_502_15.cpp:11 on array 'r_0' [274]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
