<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: C:/Users/yachen/workzone/bsp/nano103bsp/Library/StdDriver/inc/clk.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a130fdf5722ba689d059adb73675fa2e.html">nano103bsp</a></li><li class="navelem"><a class="el" href="dir_485943f2f4252a88ce4d0a34497b3203.html">Library</a></li><li class="navelem"><a class="el" href="dir_0f03e5ba03306bed542ec4973c93a672.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_c12112a52bb23bb28e46c79cb25acd13.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">clk.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="clk_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#ifndef __CLK_H__</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define __CLK_H__</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;{</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68b2b197dfcde9f55292c5462d39c58d">   33</a></span>&#160;<span class="preprocessor">#define FREQ_36MHZ       36000000</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadff1de9b25d3029a09b97db8e557c7d9">   34</a></span>&#160;<span class="preprocessor">#define FREQ_16MHZ       16000000</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/********************* Bit definition of PWRCTL register **********************/</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga193c6b1ecaaf9951282a54655eb0c6d5">   37</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_EN         ((uint32_t)0x00000001)      </span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac75bc679141334227a494095eaf36bc7">   38</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_LXT_EN         ((uint32_t)0x00000002)      </span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefa5fc3673f03f6f503f04838737c692">   39</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HIRC0_EN       ((uint32_t)0x00000004)      </span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga732443b087a6a682e84da94044de8395">   40</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_LIRC_EN        ((uint32_t)0x00000008)      </span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b475aaba315994e908dbba884f449cd">   41</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_DELY_EN        ((uint32_t)0x00000010)      </span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga91e2072b9561418e42f04bc7875e7b5b">   42</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_WAKEINT_EN     ((uint32_t)0x00000020)      </span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaee31cd94822697e07816fa51b5ca3a0b">   43</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_PWRDOWN_EN     ((uint32_t)0x00000040)      </span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga52b32116aa7010a14b4d754f4574312f">   44</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_HXTSLTYP   ((uint32_t)0x00000100)      </span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1d5781b1c831d2b297ad47f309ca8199">   45</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HIRC1_EN       ((uint32_t)0x01000000)      </span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaebfe02c66715d44b8f2d9d8b45ba80e2">   46</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_MIRC_EN        ((uint32_t)0x02000000)      </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga46cf5485d8a0f3a11f09c23be8225fbe">   47</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_SELXT      ((uint32_t)0x00000100)      </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabfb3b7dfc5c543a9aec6f1d3a510859a">   49</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_4M       ((uint32_t)0x00000000)   </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga959014412fd125aab00c8c1446dfe6c4">   50</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_4M_8M    ((uint32_t)0x00000400)   </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacc27ac9450f89a877b2a837ca37b73f4">   51</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_8M_12M   ((uint32_t)0x00000800)   </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec9e68172e0ad1e9694e46605febacdc">   52</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_12M_16M  ((uint32_t)0x00000C00)   </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8196199c46f7eae4acb9d5d9b2fd6e7c">   53</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_16M_24M  ((uint32_t)0x00001000)   </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2374af39ff60a9212b2d35666bf93e7">   54</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_24M_32M  ((uint32_t)0x00001400)   </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga330ef0d527af47cd6bd351cb853363bd">   55</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_32M_36M  ((uint32_t)0x00001800)   </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga54294e60c2e76027d87500c9fecfc106">   56</a></span>&#160;<span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_36M      ((uint32_t)0x00001C00)   </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of AHBCLK register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab547565a599bd632ef91326762ac98a6">   59</a></span>&#160;<span class="preprocessor">#define CLK_AHBCLK_GPIO_EN        ((uint32_t)0x00000001)      </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76205366ed251f25107cf9d0c8a4d626">   60</a></span>&#160;<span class="preprocessor">#define CLK_AHBCLK_DMA_EN         ((uint32_t)0x00000002)      </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga48565dccc7fd76e3d61c45d1beaa3ec7">   61</a></span>&#160;<span class="preprocessor">#define CLK_AHBCLK_ISP_EN         ((uint32_t)0x00000004)      </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6a75839395ba5720740cf95d5de8a4c">   62</a></span>&#160;<span class="preprocessor">#define CLK_AHBCLK_SRAM_EN        ((uint32_t)0x00000010)      </span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53798f4e7ccbe96ab2b4a05284dd2f4d">   63</a></span>&#160;<span class="preprocessor">#define CLK_AHBCLK_TICK_EN        ((uint32_t)0x00000020)      </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of APBCLK register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1c7bfa98982784f6ffbd021d86951b11">   66</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_WDT_EN         ((uint32_t)0x00000001)      </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac0f47a107761dd520a1170d5d82f8d7d">   67</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_RTC_EN         ((uint32_t)0x00000002)      </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3f922504070a653e115fe90998462c5">   68</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR0_EN        ((uint32_t)0x00000004)      </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6aba478d6e73ca1482d9b46d0b9714c5">   69</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR1_EN        ((uint32_t)0x00000008)      </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga37c22f94fc870ad134eae102a339cfd4">   70</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR2_EN        ((uint32_t)0x00000010)      </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb2aac69d7c820c5f3d8ccd54f571a42">   71</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_TMR3_EN        ((uint32_t)0x00000020)      </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga070d4bce6aaada191f46fc95380d8a2a">   72</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_CLKOC_EN       ((uint32_t)0x00000040)      </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7384ef1cda5a921eb49dea43c4f91a23">   73</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_I2C0_EN        ((uint32_t)0x00000100)      </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9796146061e1666e00a6c79a61214362">   74</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_I2C1_EN        ((uint32_t)0x00000200)      </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31a8b737969c0c5774512d66aa7af6b9">   75</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_ACMP0_EN       ((uint32_t)0x00000800)      </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2dc470659b5caa20d9a69effee95e53">   76</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SPI0_EN        ((uint32_t)0x00001000)      </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad087801330ec514a6a08ba49c0f8f72">   77</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SPI1_EN        ((uint32_t)0x00002000)      </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab71c53b5be19015b9d85195f1d4a7fff">   78</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SPI2_EN        ((uint32_t)0x00004000)      </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga09d96c8e606fef1949bdffc84e7b453f">   79</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SPI3_EN        ((uint32_t)0x00008000)      </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12482f15d82164ee088b5e043ba40bd2">   80</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_UART0_EN       ((uint32_t)0x00010000)      </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga93064ca01354e420a5dc3cdaa47976de">   81</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_UART1_EN       ((uint32_t)0x00020000)      </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga88d0e82b93a0019c3574053771f8379a">   82</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_PWM0_EN        ((uint32_t)0x00100000)      </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9d85b0d6b91bfa9124a1db654f4e3fd5">   83</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_ADC_EN         ((uint32_t)0x10000000)      </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bbf81f0794c59e7bbf11d707cb59c70">   84</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SC0_EN         ((uint32_t)0x40000000)      </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga55d14a8cf7347d05a7a20fc0c5d600ba">   85</a></span>&#160;<span class="preprocessor">#define CLK_APBCLK_SC1_EN         ((uint32_t)0x80000000)      </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of STATUS register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae6d48a5483bf8fa4e3fb4580344922c9">   88</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_HXT_STB     ((uint32_t)0x00000001)      </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga699538651c0ee33ae0f372d5c989cdf8">   89</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_LXT_STB     ((uint32_t)0x00000002)      </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac8dee9e78eb0ac84425cb01aa2bdcdb9">   90</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_PLL_STB     ((uint32_t)0x00000004)      </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad55adf4b619e4557aebd0e0f46151ead">   91</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_LIRC_STB    ((uint32_t)0x00000008)      </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga323aac4cf3a268bf557b7b988f1698d3">   92</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_HIRC0_STB   ((uint32_t)0x00000010)      </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0c51ac43d5a07d4505a4207b267002f6">   93</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_HIRC1_STB   ((uint32_t)0x00000020)      </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab80ed6c6da2f73e9587abbcd5b41886f">   94</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_MIRC_STB    ((uint32_t)0x00000040)      </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596e15f54ce398f555d750be53e0d7b3">   95</a></span>&#160;<span class="preprocessor">#define CLK_CLKSTATUS_CLK_SW_FAIL ((uint32_t)0x00000080)      </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of PLLCTL register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa9c2de1d08b46cc9e870089791dfb248">   98</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_PD             ((uint32_t)0x00010000)      </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bb6f7eaf2ebcf04d5c23083f03e6fc6">   99</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_PLL_SRC_HXT    ((uint32_t)(0x00000000))    </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">  100</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_PLL_SRC_HIRC   ((uint32_t)(0x00020000))    </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad431a6d5a8ee3499c29664341fb1af24">  101</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_PLL_SRC_MIRC   ((uint32_t)(0x00040000))    </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">  103</a></span>&#160;<span class="preprocessor">#define CLK_PLL_SRC_N(x)          (((x)-1)&lt;&lt;8)                   </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">  104</a></span>&#160;<span class="preprocessor">#define CLK_PLL_MLP(x)            ((x)&lt;&lt;0)                       </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#if (__HXT == 12000000)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_36MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(36)) </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_32MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(32)) </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_28MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(28)) </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_24MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(24)) </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_22MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(22)) </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define CLK_PLLCTL_16MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(16)) </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"># error &quot;The PLL pre-definitions are only valid when external crystal is 12MHz&quot;</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga985d53dd5b5b788a91b97494d25bcb54">  115</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_36MHz_HIRC0  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(36)) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga483a80df693e62a05365348407a213cd">  116</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_32MHz_HIRC0  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(32)) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16abc260ec635614cef10c20e93171b5">  117</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_28MHz_HIRC0  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(28)) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga124ecbac5fd793c722c341388d73292b">  118</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_24MHz_HIRC0  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(24)) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3b976fcff56f20f6ca477df8f385c4b3">  119</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_22MHz_HIRC0  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(22)) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeaefe949dd7c708b700d39b4218527">  120</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_16MHz_HIRC0  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(16)) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga29b1687b3e20888721c4826b7d11a216">  122</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_36MHz_HIRC1  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(36) | CLK_PLL_MLP(36)) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2b388e73e382cf63f0817ffea1d7732">  123</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_32MHz_HIRC1  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(36) | CLK_PLL_MLP(32)) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga39c337793043d03df38aebe4e241ea52">  124</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_28MHz_HIRC1  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(36) | CLK_PLL_MLP(28)) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac45e05d5d52b3d28b6a14527e8302745">  125</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_24MHz_HIRC1  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(36) | CLK_PLL_MLP(24)) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga47a790f9481501c789b2bd94edc1ec8d">  126</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_22MHz_HIRC1  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(36) | CLK_PLL_MLP(22)) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2a6b72339250a73eb38160583f8397a9">  127</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_16MHz_HIRC1  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(36) | CLK_PLL_MLP(16)) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb52be075af935c1af51c35bc9b6be24">  129</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_36MHz_MIRC  (CLK_PLLCTL_PLL_SRC_MIRC | CLK_PLL_SRC_N(4) | CLK_PLL_MLP(36))  </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab9c3f97da140c8d4ab3790cf00b9cc8e">  130</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_32MHz_MIRC  (CLK_PLLCTL_PLL_SRC_MIRC | CLK_PLL_SRC_N(4) | CLK_PLL_MLP(32))  </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23aad47a56f9383968e9e126004a85b8">  131</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_28MHz_MIRC  (CLK_PLLCTL_PLL_SRC_MIRC | CLK_PLL_SRC_N(4) | CLK_PLL_MLP(28))  </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad0f76bf117145440f435375c558ce173">  132</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_24MHz_MIRC  (CLK_PLLCTL_PLL_SRC_MIRC | CLK_PLL_SRC_N(4) | CLK_PLL_MLP(24))  </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bef197cdd373f3afb72f5a932fa122f">  133</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_22MHz_MIRC  (CLK_PLLCTL_PLL_SRC_MIRC | CLK_PLL_SRC_N(4) | CLK_PLL_MLP(22))  </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga38067071ca05092407466fe318df0070">  134</a></span>&#160;<span class="preprocessor">#define CLK_PLLCTL_16MHz_MIRC  (CLK_PLLCTL_PLL_SRC_MIRC | CLK_PLL_SRC_N(4) | CLK_PLL_MLP(16))  </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of CLKSEL0 register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8de89bde1a3f9704d9c9f6ab9d333f81">  137</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_HXT          (0x0UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)         </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga97968b5fe5c2f015b7681aa6f75c7e37">  138</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_LXT          (0x1UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)         </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">  139</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_PLL          (0x2UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)         </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8939e75a5d1b9249139415d2770ca9ea">  140</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_LIRC         (0x3UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)         </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f6f2a7682c3b1378e24c1a6502df356">  141</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_HIRC         (0x4UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)         </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae9f62e17395760588d139fccbefa5259">  142</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_HIRC0        (0x4UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)         </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6f0562a0e43c4d2dfe3c050dcf10f498">  143</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_HIRC1        (0xCUL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)         </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6702124d273d331ab810487447563962">  144</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_HCLKSEL_MIRC         (0x5UL&lt;&lt;CLK_CLKSEL0_HCLKSEL_Pos)         </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafef5d86b8adc49fa365c0bc0f368d26d">  145</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_ISPSEL_HIRC          (0x0UL&lt;&lt;CLK_CLKSEL0_ISPSEL_Pos)          </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa610cae35220c12018a3734bc0b5c39d">  146</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_ISPSEL_MIRC          (0x1UL&lt;&lt;CLK_CLKSEL0_ISPSEL_Pos)          </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of CLKSEL1 register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga64a3abccd7bb0fd028a1106a63c74775">  148</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UART0SEL_HXT         (0x0UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)        </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga509f7a1cbc6e7c18ce4f998ff1a68bec">  149</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UART0SEL_LXT         (0x1UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)        </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga73c06e1cea4c4f5e78feba1bbb2f054b">  150</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UART0SEL_PLL         (0x2UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)        </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7a39bb8a064e623dc18993f182493b7f">  151</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UART0SEL_HIRC        (0x3UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)        </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1f39db28a238189ddef2fabf33f446fb">  152</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_UART0SEL_MIRC        (0x4UL&lt;&lt;CLK_CLKSEL1_UART0SEL_Pos)        </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac360592af68b4114abb4c1b80e3ed2a2">  153</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM0SEL_PLL          (0x0UL&lt;&lt;CLK_CLKSEL1_PWM0SEL_Pos)         </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9392b0e9d300648fdc7f90fa2eae7983">  154</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_PWM0SEL_PCLK0        (0x1UL&lt;&lt;CLK_CLKSEL1_PWM0SEL_Pos)         </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga960d78ea1935ed0962fd0e997ce350fa">  155</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_HXT          (0x0UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)         </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6be8d97891d9550a556a796656af3a2">  156</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_LXT          (0x1UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)         </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27f6d58fe38288757fc6dbe97997feb7">  157</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_LIRC         (0x2UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)         </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8c5fb49e17b87abd576fc7f8d4b534ee">  158</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_HIRC         (0x4UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)         </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad115db345619017523f03d567561f22a">  159</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_MIRC         (0x5UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)         </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac61a961a61f74471e3888badfb5af814">  160</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_EXT          (0x3UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)         </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga134a4e57c9e92b1f21a6b18679d913c3">  161</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR0SEL_HCLK         (0x6UL&lt;&lt;CLK_CLKSEL1_TMR0SEL_Pos)         </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf09ef240dc9a4e83204cd408f12f5618">  162</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_HXT          (0x0UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)         </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0ca0cfba6a9de82e1ba869cc365a8e09">  163</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_LXT          (0x1UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)         </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0327b9388c741a3c2b77404c00a9d565">  164</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_LIRC         (0x2UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)         </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6fe11ba8b825215ccc81c4c77ad79b08">  165</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_HIRC         (0x4UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)         </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga273bb4aff40b1a602238d51bc8a7a543">  166</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_MIRC         (0x5UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)         </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca676f7225d18e5f28cbcf329878571c">  167</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_EXT          (0x3UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)         </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac4aa930d3195f2d7f4dd8ec61c9a7772">  168</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_TMR1SEL_HCLK         (0x6UL&lt;&lt;CLK_CLKSEL1_TMR1SEL_Pos)         </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad650a87854bf13269a1ea1ab9e788595">  169</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADCSEL_HXT           (0x0UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)          </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7f45a5245e4c31c40ff518c00bd93b5c">  170</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADCSEL_LXT           (0x1UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)          </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf7d9f5283b0b5e2880588d0840166e32">  171</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADCSEL_PLL           (0x2UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)          </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabecc82b4a09eec656e54443ac6b6aca2">  172</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADCSEL_HIRC          (0x3UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)          </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82d68c03f558691c74d304ed15d63571">  173</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADCSEL_MIRC          (0x4UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)          </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4dc4bf7d7427f56c01ea00166c31b543">  174</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_ADCSEL_HCLK          (0x5UL&lt;&lt;CLK_CLKSEL1_ADCSEL_Pos)          </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga91d298cadbfd5f1ed5f18b94964db244">  175</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI0SEL_HXT          (0x2UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)         </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga15ed349f529922cbaffe61df327d305d">  176</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI0SEL_PLL          (0x0UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)         </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gade5b58e7be4aeb79686acd7060ed1d8f">  177</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI0SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)         </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3cda62c1636cb27fc96703e5264d7d08">  178</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI0SEL_HCLK         (0x1UL&lt;&lt;CLK_CLKSEL1_SPI0SEL_Pos)         </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga06457c3743c9a9d8ba1e0f234656bba1">  179</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI2SEL_HXT          (0x2UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)         </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34b7ffed262eb0df9bc88d349059c1da">  180</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI2SEL_PLL          (0x0UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)         </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2eb32e01e2467098b6a4aa541a3773e6">  181</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI2SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)         </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa7a442102b87878e3453bf314013bd91">  182</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_SPI2SEL_HCLK         (0x1UL&lt;&lt;CLK_CLKSEL1_SPI2SEL_Pos)         </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a9719d10f1a905dba91a38fdd9eb3cf">  183</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WDTSEL_LXT           (0x1UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)          </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca285a1210e9d83e0b21e6cc19216dc2">  184</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WDTSEL_LIRC          (0x3UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)          </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a4337b34abf99504fc998175da98306">  185</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WDTSEL_HCLKDIV2048   (0x2UL&lt;&lt;CLK_CLKSEL1_WDTSEL_Pos)          </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga928552feeb6c9f9a8d6cf105f74991c2">  186</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WWDTSEL_LIRC         (0x3UL&lt;&lt;CLK_CLKSEL1_WWDTSEL_Pos)         </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga46f2fabb4acdcbb3a071dbe66b26c0f5">  187</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL1_WWDTSEL_HCLKDIV2048  (0x2UL&lt;&lt;CLK_CLKSEL1_WWDTSEL_Pos)         </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of CLKSEL2 register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf507874921e6b8a8eb950fd7749bf044">  189</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_UART1SEL_HXT         (0x0UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)        </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga18d35f42b8b5422e89800f4c424a6a79">  190</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_UART1SEL_LXT         (0x1UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)        </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad2c80050e5e1b9f662b0cf02541cb3c0">  191</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_UART1SEL_PLL         (0x2UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)        </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ce539a4cb0cb342fbbb6b5e0a744985">  192</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_UART1SEL_HIRC        (0x3UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)        </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa347c25090be0c0f7fd00bcd3f7b87a6">  193</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_UART1SEL_MIRC        (0x4UL&lt;&lt;CLK_CLKSEL2_UART1SEL_Pos)        </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae288de6e0e76491ef65f75013e527177">  194</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_CLKOSEL_HXT          (0x0UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)         </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1de36387381b80490fa514a1ecd44d10">  195</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_CLKOSEL_LXT          (0x1UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)         </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3b25f3dcdc248709c5d84af9858ae356">  196</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_CLKOSEL_HCLK         (0x2UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)         </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7f5ca0e6807937555a645ff05d4074a6">  197</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_CLKOSEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)         </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac91cd461839ffa9246734fc18d548ffc">  198</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_CLKOSEL_MIRC         (0x4UL&lt;&lt;CLK_CLKSEL2_CLKOSEL_Pos)         </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga62a1ac1e5b9bd2582cb717861402fbe5">  199</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2SEL_HXT          (0x0UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)         </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3286abf3b021c03e8fa2e089bc61aa2">  200</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2SEL_LXT          (0x1UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)         </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5980703f4cd8679aac972ead9e58b788">  201</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2SEL_LIRC         (0x2UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)         </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa145ad4e79acdcd0ea05530576ab63dd">  202</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2SEL_HIRC         (0x4UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)         </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8aee29511d0f5cc6f64d11e0e7f9307c">  203</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2SEL_MIRC         (0x5UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)         </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8c7c552f4d53c6c629c199312edff819">  204</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2SEL_EXT          (0x3UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)         </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3702dc148ee4b3c9da190a645ab39e67">  205</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR2SEL_HCLK         (0x6UL&lt;&lt;CLK_CLKSEL2_TMR2SEL_Pos)         </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacc6d8836a311b0dc7d17a73ab978ff71">  206</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3SEL_HXT          (0x0UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)         </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7f28183df0736be4616b93b8dcd35bcf">  207</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3SEL_LXT          (0x1UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)         </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaae87a4e9506643e6a887861c308fb0b3">  208</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3SEL_LIRC         (0x2UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)         </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca5378140b1f0e0fb96612b84075ef72">  209</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3SEL_HIRC         (0x4UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)         </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ad7c251e19c29d85d8f57f7fbddfc48">  210</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3SEL_MIRC         (0x5UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)         </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8013807a193a776e34b6617be1734727">  211</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3SEL_EXT          (0x3UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)         </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadbe2302320fc9bd146e9849023b5d346">  212</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_TMR3SEL_HCLK         (0x6UL&lt;&lt;CLK_CLKSEL2_TMR3SEL_Pos)         </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22207370f03cc38ca8f7d8c929e0c2cd">  213</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC0SEL_HXT           (0x0UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)          </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9de4282f3af718737645808e25bf82ff">  214</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC0SEL_PLL           (0x1UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)          </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad1410aeaabee2c628f88659117cce9e">  215</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC0SEL_HIRC          (0x2UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)          </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae83f162007cc547187f2d45ba3f0b197">  216</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC0SEL_MIRC          (0x3UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)          </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga519e2b6f644eea31fe4b0b0df8a99381">  217</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC0SEL_HCLK          (0x4UL&lt;&lt;CLK_CLKSEL2_SC0SEL_Pos)          </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec8530d23dba6964b411946ddf9bef81">  218</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC1SEL_HXT           (0x0UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)          </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9d0f98fc370a287fce01485472c9e377">  219</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC1SEL_PLL           (0x1UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)          </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ca8a0102d89e6b0086f0786b1b926e2">  220</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC1SEL_HIRC          (0x2UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)          </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bc4fe87e1497280b49b25d5e2b68d90">  221</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC1SEL_MIRC          (0x3UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)          </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac0fcd8f5e9522a67c1ea88f3d4f463a5">  222</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SC1SEL_HCLK          (0x4UL&lt;&lt;CLK_CLKSEL2_SC1SEL_Pos)          </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad24730b98692770b64d05dc6449e1acb">  223</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI1SEL_HXT          (0x2UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)         </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90eb0748bb13be54da81e96d57f1e5dd">  224</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI1SEL_PLL          (0x0UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)         </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacece130dcb2cb7b4373e66b8ea3c6cc4">  225</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI1SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)         </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabf3f09fa55bc2636bfc066056eeab1da">  226</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI1SEL_HCLK         (0x1UL&lt;&lt;CLK_CLKSEL2_SPI1SEL_Pos)         </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a9d8c21f1067ff58a991f46ccae5f1d">  227</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI3SEL_HXT          (0x2UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)         </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28d10eb5f5f091f30ddafe9cd7405890">  228</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI3SEL_PLL          (0x0UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)         </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabeb1d0e938e75afdc24ddc3a12bde9ee">  229</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI3SEL_HIRC         (0x3UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)         </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa97c48f9606b7bac9060bc37ba5d52a3">  230</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL2_SPI3SEL_HCLK         (0x1UL&lt;&lt;CLK_CLKSEL2_SPI3SEL_Pos)         </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of APBDIV register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa953d86ff9b6a5367ed44a5864f8fe77">  233</a></span>&#160;<span class="preprocessor">#define CLK_APB0DIV_HCLK                 (0x0UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)          </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5e1813f25b30f59fe707b13f93656580">  234</a></span>&#160;<span class="preprocessor">#define CLK_APB0DIV_1_2HCLK              (0x1UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)          </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5f43dd5ca7abad4e7ad2b881dfeda4c2">  235</a></span>&#160;<span class="preprocessor">#define CLK_APB0DIV_1_4HCLK              (0x2UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)          </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga29d17c4a5dc03cb2066d948671a2b513">  236</a></span>&#160;<span class="preprocessor">#define CLK_APB0DIV_1_8HCLK              (0x3UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)          </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d259ea67b2d23f3442898984f4b082b">  237</a></span>&#160;<span class="preprocessor">#define CLK_APB0DIV_1_16HCLK             (0x4UL&lt;&lt;CLK_APBDIV_APB0DIV_Pos)          </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec582e585eb486bcbdeb51fcb7d84e57">  238</a></span>&#160;<span class="preprocessor">#define CLK_APB1DIV_HCLK                 (0x0UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)          </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6635ed2ddf2794b6f048709cb9b63240">  239</a></span>&#160;<span class="preprocessor">#define CLK_APB1DIV_1_2HCLK              (0x1UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)          </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga63b9e855bfca701a994e941eec1e4e0e">  240</a></span>&#160;<span class="preprocessor">#define CLK_APB1DIV_1_4HCLK              (0x2UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)          </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaac88d7b36d2a2771807cfa8d24865f26">  241</a></span>&#160;<span class="preprocessor">#define CLK_APB1DIV_1_8HCLK              (0x3UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)          </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga039f7d3e2fa39ccc788117b26f180ee1">  242</a></span>&#160;<span class="preprocessor">#define CLK_APB1DIV_1_16HCLK             (0x4UL&lt;&lt;CLK_APBDIV_APB1DIV_Pos)          </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of CLKDIV0/CLKDIV1 register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa2203c161439a832e436d08e783b952">  245</a></span>&#160;<span class="preprocessor">#define CLK_HCLK_CLK_DIVIDER(x)        ((((uint32_t)x-1)&lt;&lt;CLK_CLKDIV0_HCLKDIV_Pos) &amp; CLK_CLKDIV0_HCLKDIV_Msk)          </span><span class="comment">/* CLKDIV0 Setting for HCLK clock divider. It could be 1~16*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab113d3a74000aa697c63506ee27c46ff">  246</a></span>&#160;<span class="preprocessor">#define CLK_UART0_CLK_DIVIDER(x)       ((((uint32_t)x-1)&lt;&lt;CLK_CLKDIV0_UART0DIV_Pos)&amp; CLK_CLKDIV0_UART0DIV_Msk)         </span><span class="comment">/* CLKDIV0 Setting for UART0 clock divider. It could be 1~16*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2878687df277ad3539d0b4645b989fbd">  247</a></span>&#160;<span class="preprocessor">#define CLK_TMR0_CLK_DIVIDER(x)        ((((uint32_t)x-1)&lt;&lt;CLK_CLKDIV1_TMR0DIV_Pos) &amp; CLK_CLKDIV1_TMR0DIV_Msk)          </span><span class="comment">/* CLKDIV1 Setting for TMR0 clock divider. It could be 1~16*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga46a4e31969798c675a9ca99cb1c1cc6b">  248</a></span>&#160;<span class="preprocessor">#define CLK_TMR1_CLK_DIVIDER(x)        ((((uint32_t)x-1)&lt;&lt;CLK_CLKDIV1_TMR1DIV_Pos) &amp; CLK_CLKDIV1_TMR1DIV_Msk)          </span><span class="comment">/* CLKDIV1 Setting for TMR1 clock divider. It could be 1~16*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga64ac94619889e42c223046ccadc0666e">  249</a></span>&#160;<span class="preprocessor">#define CLK_ADC_CLK_DIVIDER(x)         ((((uint32_t)x-1)&lt;&lt;CLK_CLKDIV0_ADCDIV_Pos)  &amp; CLK_CLKDIV0_ADCDIV_Msk)           </span><span class="comment">/* CLKDIV0 Setting for ADC clock divider. It could be 1~256*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9924dc635e3cd90b8cf4405f716c89d9">  250</a></span>&#160;<span class="preprocessor">#define CLK_UART1_CLK_DIVIDER(x)       ((((uint32_t)x-1)&lt;&lt;CLK_CLKDIV0_UART1DIV_Pos)&amp; CLK_CLKDIV0_UART1DIV_Msk)         </span><span class="comment">/* CLKDIV0 Setting for UART1 clock divider. It could be 1~16*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d272fecfac8742a2e05b7316a3df85b">  251</a></span>&#160;<span class="preprocessor">#define CLK_TMR2_CLK_DIVIDER(x)        ((((uint32_t)x-1)&lt;&lt;CLK_CLKDIV1_TMR2DIV_Pos) &amp; CLK_CLKDIV1_TMR2DIV_Msk)          </span><span class="comment">/* CLKDIV1 Setting for TMR2 clock divider. It could be 1~16*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05486feac41332744ee65cced5dd643e">  252</a></span>&#160;<span class="preprocessor">#define CLK_TMR3_CLK_DIVIDER(x)        ((((uint32_t)x-1)&lt;&lt;CLK_CLKDIV1_TMR3DIV_Pos) &amp; CLK_CLKDIV1_TMR3DIV_Msk)          </span><span class="comment">/* CLKDIV1 Setting for TMR3 clock divider. It could be 1~16*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9070f5cdb0aece5cd6b4174fbd10b647">  253</a></span>&#160;<span class="preprocessor">#define CLK_SC0_CLK_DIVIDER(x)         ((((uint32_t)x-1)&lt;&lt;CLK_CLKDIV0_SC0DIV_Pos)  &amp; CLK_CLKDIV0_SC0DIV_Msk)           </span><span class="comment">/* CLKDIV0 Setting for SC0 clock divider. It could be 1~16*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga286ed715914961985c6a352ef4e63733">  254</a></span>&#160;<span class="preprocessor">#define CLK_SC1_CLK_DIVIDER(x)         ((((uint32_t)x-1)&lt;&lt;CLK_CLKDIV1_SC1DIV_Pos)  &amp; CLK_CLKDIV1_SC1DIV_Msk)           </span><span class="comment">/* CLKDIV1 Setting for SC1 clock divider. It could be 1~16*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/********************* Bit definition of SysTick register **********************/</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">  257</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_HCLK         (1)     </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa8e4b29dfc7af52a5edfddb04dbc48d">  258</a></span>&#160;<span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_HCLK_DIV8    (2)     </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of CLKOCTL register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga735fa86a56fbd1ab37f2f83ab095f738">  261</a></span>&#160;<span class="preprocessor">#define CLK_CLKO_EN           ((uint32_t)0x00000010)    </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span><span class="comment">/********************* Bit definition of WK_INTSTS register **********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafaed301d413410909b7358444d34a358">  264</a></span>&#160;<span class="preprocessor">#define CLK_WK_INTSTS_IS      ((uint32_t)0x00000001)    </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/*  MODULE constant definitions.                                                                           */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">  270</a></span>&#160;<span class="preprocessor">#define MODULE_APBCLK(x)                   ((x &gt;&gt;31) &amp; 0x1)    </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">  271</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL(x)                   ((x &gt;&gt;29) &amp; 0x3)    </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">  272</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Msk(x)               ((x &gt;&gt;25) &amp; 0xf)    </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">  273</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Pos(x)               ((x &gt;&gt;20) &amp; 0x1f)   </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">  274</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV(x)                   ((x &gt;&gt;18) &amp; 0x3)    </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">  275</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Msk(x)               ((x &gt;&gt;10) &amp; 0xff)   </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">  276</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Pos(x)               ((x &gt;&gt;5 ) &amp; 0x1f)   </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">  277</a></span>&#160;<span class="preprocessor">#define MODULE_IP_EN_Pos(x)                ((x &gt;&gt;0 ) &amp; 0x1f)   </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">  278</a></span>&#160;<span class="preprocessor">#define MODULE_NoMsk                       0x0                 </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68eddd535923d17ddbc8bb03bab70b3b">  279</a></span>&#160;<span class="preprocessor">#define NA                                 MODULE_NoMsk        </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga058b6fe8b3177be8d5031245d52605e2">  281</a></span>&#160;<span class="preprocessor">#define MODULE_APBCLK_ENC(x)        (((x) &amp; 0x01) &lt;&lt; 31)   </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae21a33afd5ae9ff3dbc4dd818bade8fe">  282</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_ENC(x)        (((x) &amp; 0x03) &lt;&lt; 29)   </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86bbe2d7863858d8fbaf6f3e36279ac4">  283</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Msk_ENC(x)    (((x) &amp; 0x0f) &lt;&lt; 25)   </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8114dc240d230371500f4d95ac2222">  284</a></span>&#160;<span class="preprocessor">#define MODULE_CLKSEL_Pos_ENC(x)    (((x) &amp; 0x1f) &lt;&lt; 20)   </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8eb02ca5a5a7647f4d9b7a09589ea906">  285</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_ENC(x)        (((x) &amp; 0x03) &lt;&lt; 18)   </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac10fc419fc00af3430d8e8d8beccf927">  286</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Msk_ENC(x)    (((x) &amp; 0xff) &lt;&lt; 10)   </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53ae78be36ca1ab74a7f2f7a604644de">  287</a></span>&#160;<span class="preprocessor">#define MODULE_CLKDIV_Pos_ENC(x)    (((x) &amp; 0x1f) &lt;&lt;  5)   </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">  288</a></span>&#160;<span class="preprocessor">#define MODULE_IP_EN_Pos_ENC(x)     (((x) &amp; 0x1f) &lt;&lt;  0)   </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="comment">/*-------------------------------------------------------------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/*   AHBCLK/APBCLK(1) | CLKSEL(2) | CLKSEL_Msk(4) |  CLKSEL_Pos(5) | CLKDIV(2) | CLKDIV_Msk(8) |  CLKDIV_Pos(5)  |  IP_EN_Pos(5) */</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/*-------------------------------------------------------------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a97cb797227115422567265f24f66b6">  293</a></span>&#160;<span class="preprocessor">#define GPIO_MODULE      (( 0UL&lt;&lt;31)|( 3&lt;&lt;29)|( MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|( 0&lt;&lt;0)) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b4aed1e44d508f4cec4c2fa010e87a4">  294</a></span>&#160;<span class="preprocessor">#define PDMA_MODULE      (( 0UL&lt;&lt;31)|( 3&lt;&lt;29)|( MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|( 1&lt;&lt;0)) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b2830e9edec3742c92ebd5269dbf9bc">  295</a></span>&#160;<span class="preprocessor">#define ISP_MODULE       (( 0UL&lt;&lt;31)|( 0&lt;&lt;29)|(            1&lt;&lt;25)|( 4&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|( 2&lt;&lt;0)) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad992df4b54bf7d932a30025bf8b3f29">  296</a></span>&#160;<span class="preprocessor">#define SRAM_MODULE      (( 0UL&lt;&lt;31)|( 3&lt;&lt;29)|( MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|( 4&lt;&lt;0)) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7050221d06c9c890431befe9cf96fce8">  297</a></span>&#160;<span class="preprocessor">#define STC_MODULE       (( 0UL&lt;&lt;31)|( 3&lt;&lt;29)|( MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|( 5&lt;&lt;0)) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">  298</a></span>&#160;<span class="preprocessor">#define WDT_MODULE       (( 1UL&lt;&lt;31)|( 1&lt;&lt;29)|(            3&lt;&lt;25)|(28&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|( 0&lt;&lt;0)) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">  299</a></span>&#160;<span class="preprocessor">#define WWDT_MODULE      (( 1UL&lt;&lt;31)|( 1&lt;&lt;29)|(            3&lt;&lt;25)|(30&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|( 0&lt;&lt;0)) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">  300</a></span>&#160;<span class="preprocessor">#define RTC_MODULE       (( 1UL&lt;&lt;31)|( 3&lt;&lt;29)|( MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|( 1&lt;&lt;0)) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">  301</a></span>&#160;<span class="preprocessor">#define TMR0_MODULE      (( 1UL&lt;&lt;31)|( 1&lt;&lt;29)|(            7&lt;&lt;25)|( 8&lt;&lt;20)|( 1&lt;&lt;18)|(          0xF&lt;&lt;10)|( 8&lt;&lt;5)|( 2&lt;&lt;0)) </span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">  302</a></span>&#160;<span class="preprocessor">#define TMR1_MODULE      (( 1UL&lt;&lt;31)|( 1&lt;&lt;29)|(            7&lt;&lt;25)|(12&lt;&lt;20)|( 1&lt;&lt;18)|(          0xF&lt;&lt;10)|(12&lt;&lt;5)|( 3&lt;&lt;0)) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">  303</a></span>&#160;<span class="preprocessor">#define TMR2_MODULE      (( 1UL&lt;&lt;31)|( 2&lt;&lt;29)|(            7&lt;&lt;25)|( 8&lt;&lt;20)|( 1&lt;&lt;18)|(          0xF&lt;&lt;10)|(16&lt;&lt;5)|( 4&lt;&lt;0)) </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">  304</a></span>&#160;<span class="preprocessor">#define TMR3_MODULE      (( 1UL&lt;&lt;31)|( 2&lt;&lt;29)|(            7&lt;&lt;25)|(12&lt;&lt;20)|( 1&lt;&lt;18)|(          0xF&lt;&lt;10)|(20&lt;&lt;5)|( 5&lt;&lt;0)) </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">  305</a></span>&#160;<span class="preprocessor">#define CLKO_MODULE      (( 1UL&lt;&lt;31)|( 2&lt;&lt;29)|(            7&lt;&lt;25)|( 4&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|( 6&lt;&lt;0)) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">  306</a></span>&#160;<span class="preprocessor">#define I2C0_MODULE      (( 1UL&lt;&lt;31)|( 3&lt;&lt;29)|( MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|( 8&lt;&lt;0)) </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">  307</a></span>&#160;<span class="preprocessor">#define I2C1_MODULE      (( 1UL&lt;&lt;31)|( 3&lt;&lt;29)|( MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|( 9&lt;&lt;0)) </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf0608abe0d41193085828c0595640dbc">  308</a></span>&#160;<span class="preprocessor">#define ACMP0_MODULE     (( 1UL&lt;&lt;31)|( 3&lt;&lt;29)|( MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|(11&lt;&lt;0)) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">  309</a></span>&#160;<span class="preprocessor">#define SPI0_MODULE      (( 1UL&lt;&lt;31)|( 1&lt;&lt;29)|(            3&lt;&lt;25)|(24&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|(12&lt;&lt;0)) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">  310</a></span>&#160;<span class="preprocessor">#define SPI1_MODULE      (( 1UL&lt;&lt;31)|( 2&lt;&lt;29)|(            3&lt;&lt;25)|(24&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|(13&lt;&lt;0)) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae86f6834ba2d7cf57fa9878ef36711c1">  311</a></span>&#160;<span class="preprocessor">#define SPI2_MODULE      (( 1UL&lt;&lt;31)|( 1&lt;&lt;29)|(            3&lt;&lt;25)|(26&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|(14&lt;&lt;0)) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27aebc2314ec3517afc47bbf379a116e">  312</a></span>&#160;<span class="preprocessor">#define SPI3_MODULE      (( 1UL&lt;&lt;31)|( 2&lt;&lt;29)|(            3&lt;&lt;25)|(26&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|(15&lt;&lt;0)) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">  313</a></span>&#160;<span class="preprocessor">#define UART0_MODULE     (( 1UL&lt;&lt;31)|( 1&lt;&lt;29)|(            7&lt;&lt;25)|( 0&lt;&lt;20)|( 0&lt;&lt;18)|(          0xF&lt;&lt;10)|( 8&lt;&lt;5)|(16&lt;&lt;0)) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">  314</a></span>&#160;<span class="preprocessor">#define UART1_MODULE     (( 1UL&lt;&lt;31)|( 2&lt;&lt;29)|(            7&lt;&lt;25)|( 0&lt;&lt;20)|( 0&lt;&lt;18)|(          0xF&lt;&lt;10)|(12&lt;&lt;5)|(17&lt;&lt;0)) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8bf1d238754b9ce4f9551e9dda7097fb">  315</a></span>&#160;<span class="preprocessor">#define PWM0_MODULE      (( 1UL&lt;&lt;31)|( 1&lt;&lt;29)|(            1&lt;&lt;25)|( 4&lt;&lt;20)|( 3&lt;&lt;18)|( MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|(20&lt;&lt;0)) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">  316</a></span>&#160;<span class="preprocessor">#define ADC_MODULE       (( 1UL&lt;&lt;31)|( 1&lt;&lt;29)|(            7&lt;&lt;25)|(19&lt;&lt;20)|( 0&lt;&lt;18)|(         0xFF&lt;&lt;10)|(16&lt;&lt;5)|(28&lt;&lt;0)) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">  317</a></span>&#160;<span class="preprocessor">#define SC0_MODULE       (( 1UL&lt;&lt;31)|( 2&lt;&lt;29)|(            7&lt;&lt;25)|(16&lt;&lt;20)|( 0&lt;&lt;18)|(          0xF&lt;&lt;10)|(28&lt;&lt;5)|(30&lt;&lt;0)) </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad64da455968e6741c3b5be6aa65be0aa">  318</a></span>&#160;<span class="preprocessor">#define SC1_MODULE       (( 1UL&lt;&lt;31)|( 2&lt;&lt;29)|(            7&lt;&lt;25)|(20&lt;&lt;20)|( 1&lt;&lt;18)|(          0xF&lt;&lt;10)|( 0&lt;&lt;5)|(31&lt;&lt;0)) </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group NANO103_CLK_EXPORTED_CONSTANTS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;uint32_t <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;uint32_t <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;uint32_t <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;uint32_t <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;uint32_t <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga764d2bd8e5cc6f81ed3896438221cb66">CLK_GetPCLK1Freq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;uint32_t <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;uint32_t <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;uint32_t <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a>(uint32_t u32Hclk);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1c09ae0c263a8bcf7665bc7001c9a3f9">CLK_SetPCLK0</a>(uint32_t u32ClkDiv);</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac82cedc7806372022bd1c98cb8d4bde7">CLK_SetPCLK1</a>(uint32_t u32ClkDiv);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a>(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a>(uint32_t u32ClkSrc);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a>(uint32_t u32ClkMask);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a>(uint32_t u32ClkMask);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a>(uint32_t u32ModuleIdx);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a>(uint32_t u32ModuleIdx);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;uint32_t <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(uint32_t u32PllClkSrc, uint32_t u32PllFreq);</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">CLK_SysTickDelay</a>(uint32_t us);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a>(uint32_t u32ClkSrc, uint32_t u32Count);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;uint32_t <a class="code" href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(uint32_t u32ClkMask);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; <span class="comment">/* end of group NANO103_CLK_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; <span class="comment">/* end of group NANO103_CLK_Driver */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; <span class="comment">/* end of group NANO103_Device_Driver */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#endif //__CLK_H__</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/*** (C) COPYRIGHT 2015 Nuvoton Technology Corp. ***/</span></div><div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga70068a9cb9cc8099f56423a99a0dafcc"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetLXTFreq(void)</div><div class="ttdoc">This function get external low frequency crystal frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00112">clk.c:112</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga2c1d77ec5103fe51b332f3398d434d7f"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a></div><div class="ttdeci">uint32_t CLK_EnablePLL(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="ttdoc">This function set PLL frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00513">clk.c:513</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga31f678693e1aadf43a190c1e40f3cbc9"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a></div><div class="ttdeci">void CLK_DisableCKO(void)</div><div class="ttdoc">This function disable frequency output function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00031">clk.c:31</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8e549d4e546643b1b3cf250e2e90647a"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a></div><div class="ttdeci">uint32_t CLK_GetPCLK0Freq(void)</div><div class="ttdoc">This function get PCLK0 frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00136">clk.c:136</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5241b9593cac6dd5412d350c0e571e51"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a></div><div class="ttdeci">void CLK_EnableCKO(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</div><div class="ttdoc">This function enable frequency divider module clock, enable frequency divider clock function and conf...</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00056">clk.c:56</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae4dc253bdbb63c0044d71cb37256cf3d"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a></div><div class="ttdeci">void CLK_EnableSysTick(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="ttdoc">Enable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00615">clk.c:615</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gada76aad06147856dad5f349704112611"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a></div><div class="ttdeci">void CLK_SetModuleClock(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set selected module clock source and module clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00379">clk.c:379</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad9d846aeb8260e9b9ea4063647244252"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a></div><div class="ttdeci">void CLK_DisableSysTick(void)</div><div class="ttdoc">Disable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00634">clk.c:634</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga764d2bd8e5cc6f81ed3896438221cb66"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga764d2bd8e5cc6f81ed3896438221cb66">CLK_GetPCLK1Freq</a></div><div class="ttdeci">uint32_t CLK_GetPCLK1Freq(void)</div><div class="ttdoc">This function get PCLK1 frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00150">clk.c:150</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga620c121e9147b128081654d9552efe15"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a></div><div class="ttdeci">uint32_t CLK_WaitClockReady(uint32_t u32ClkMask)</div><div class="ttdoc">This function check selected clock source status.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00655">clk.c:655</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf42f850d36900fcf77e4643f2db5470b"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a></div><div class="ttdeci">uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">This function get PLL frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00175">clk.c:175</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8a4f26f4731fdca63af252773ee72088"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a></div><div class="ttdeci">void CLK_PowerDown(void)</div><div class="ttdoc">This function let system enter to fractal fx-2-down mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00074">clk.c:74</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58ebca80b6dad0a35cbabc28cf910506"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a></div><div class="ttdeci">void CLK_DisableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function disable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00499">clk.c:499</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa95d8368f13a4b774dffbf895c750e64"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a></div><div class="ttdeci">uint32_t CLK_GetCPUFreq(void)</div><div class="ttdoc">This function get CPU frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00164">clk.c:164</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gac82cedc7806372022bd1c98cb8d4bde7"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gac82cedc7806372022bd1c98cb8d4bde7">CLK_SetPCLK1</a></div><div class="ttdeci">void CLK_SetPCLK1(uint32_t u32ClkDiv)</div><div class="ttdoc">This function set APB PCLK1 clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00287">clk.c:287</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">This function get HCLK frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00125">clk.c:125</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gadfcb464858fe9270881d9edf102b9ed1"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a></div><div class="ttdeci">void CLK_EnableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function enable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00411">clk.c:411</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5ab15677ea51c3099b27f42dc4b6fcb2"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5ab15677ea51c3099b27f42dc4b6fcb2">CLK_SysTickDelay</a></div><div class="ttdeci">void CLK_SysTickDelay(uint32_t us)</div><div class="ttdoc">This function execute delay function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00594">clk.c:594</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1ce2943c698a17c51766cf77e1353bf8"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a></div><div class="ttdeci">void CLK_SetSysTickClockSrc(uint32_t u32ClkSrc)</div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gafa5076ef7010baaa621da89225c14e57"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetHXTFreq(void)</div><div class="ttdoc">This function get external high frequency crystal frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00099">clk.c:99</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaeb2dbdffa8c62523cffa7116afbc3297"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a></div><div class="ttdeci">uint32_t CLK_SetCoreClock(uint32_t u32Hclk)</div><div class="ttdoc">This function set HCLK frequency. The frequency unit is Hz. The range of u32Hclk is 16 ~ 48 MHz.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00226">clk.c:226</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gab1a48f2301aa652d88d9235674183a24"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a></div><div class="ttdeci">void CLK_SetHCLK(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set HCLK clock source and HCLK clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00255">clk.c:255</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad7fcb315221079b3c5ebf800253ffee8"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a></div><div class="ttdeci">void CLK_DisableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function disable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00427">clk.c:427</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1c09ae0c263a8bcf7665bc7001c9a3f9"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1c09ae0c263a8bcf7665bc7001c9a3f9">CLK_SetPCLK0</a></div><div class="ttdeci">void CLK_SetPCLK0(uint32_t u32ClkDiv)</div><div class="ttdoc">This function set APB PCLK0 clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00272">clk.c:272</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa8a05b75aaf31c9e66d353902271a751"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a></div><div class="ttdeci">void CLK_DisablePLL(void)</div><div class="ttdoc">This function disable PLL.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00581">clk.c:581</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga517b9f3157919153e56c85ffb9ccd0ab"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a></div><div class="ttdeci">void CLK_EnableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function enable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00463">clk.c:463</a></div></div>
<div class="ttc" id="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0920dc6df8ce954838d45072f075b347"><div class="ttname"><a href="group___n_a_n_o103___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a></div><div class="ttdeci">void CLK_Idle(void)</div><div class="ttdoc">This function let system enter to Idle mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00088">clk.c:88</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 13:29:34 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
