
---------- Begin Simulation Statistics ----------
final_tick                                  585506500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27552                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159784                       # Number of bytes of host memory used
host_op_rate                                    27638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.36                       # Real time elapsed on the host
host_tick_rate                              134401191                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      120021                       # Number of instructions simulated
sim_ops                                        120403                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000586                       # Number of seconds simulated
sim_ticks                                   585506500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22348                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.002694                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.997306                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1171013                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1167858.000005                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15925                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6423                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              3154.999995                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98832                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98832                       # number of integer instructions
system.cpu00.num_int_register_reads            120840                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64471                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20289                       # Number of load instructions
system.cpu00.num_mem_refs                       36557                       # number of memory refs
system.cpu00.num_store_insts                    16268                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62914     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20574     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15971     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100366                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        1577500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      1577500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      1577500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     583929000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      1577500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             251                       # Number of branches fetched
system.cpu01.committedInsts                      1307                       # Number of instructions committed
system.cpu01.committedOps                        1313                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.976876                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.023124                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1170976                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             27078.146350                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          131                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       120                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1143897.853650                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                1287                       # Number of integer alu accesses
system.cpu01.num_int_insts                       1287                       # number of integer instructions
system.cpu01.num_int_register_reads              1495                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              912                       # number of times the integer registers were written
system.cpu01.num_load_insts                       299                       # Number of load instructions
system.cpu01.num_mem_refs                         500                       # number of memory refs
system.cpu01.num_store_insts                      201                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.76%      0.76% # Class of executed instruction
system.cpu01.op_class::IntAlu                     802     60.99%     61.75% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.08%     61.83% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.15%     61.98% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     61.98% # Class of executed instruction
system.cpu01.op_class::MemRead                    303     23.04%     85.02% # Class of executed instruction
system.cpu01.op_class::MemWrite                   185     14.07%     99.09% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.09% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.91%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     1315                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      131663500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    131663500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    131663500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     453843000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    131663500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             281                       # Number of branches fetched
system.cpu02.committedInsts                      1456                       # Number of instructions committed
system.cpu02.committedOps                        1462                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.979498                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.020502                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1170866                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             24004.988178                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          147                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       134                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1146861.011822                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1432                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1432                       # number of integer instructions
system.cpu02.num_int_register_reads              1667                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             1021                       # number of times the integer registers were written
system.cpu02.num_load_insts                       338                       # Number of load instructions
system.cpu02.num_mem_refs                         554                       # number of memory refs
system.cpu02.num_store_insts                      216                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.68%      0.68% # Class of executed instruction
system.cpu02.op_class::IntAlu                     897     61.27%     61.95% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.07%     62.02% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.14%     62.16% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     62.16% # Class of executed instruction
system.cpu02.op_class::MemRead                    342     23.36%     85.52% # Class of executed instruction
system.cpu02.op_class::MemWrite                   200     13.66%     99.18% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.18% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.82%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1464                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      124113500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    124113500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    124113500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     461393000                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    124113500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             264                       # Number of branches fetched
system.cpu03.committedInsts                      1356                       # Number of instructions committed
system.cpu03.committedOps                        1362                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.979172                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.020828                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1170984                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             24389.397943                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          135                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       129                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1146594.602057                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1330                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1330                       # number of integer instructions
system.cpu03.num_int_register_reads              1551                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              945                       # number of times the integer registers were written
system.cpu03.num_load_insts                       313                       # Number of load instructions
system.cpu03.num_mem_refs                         518                       # number of memory refs
system.cpu03.num_store_insts                      205                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.73%      0.73% # Class of executed instruction
system.cpu03.op_class::IntAlu                     833     61.07%     61.80% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.07%     61.88% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.15%     62.02% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     62.02% # Class of executed instruction
system.cpu03.op_class::MemRead                    317     23.24%     85.26% # Class of executed instruction
system.cpu03.op_class::MemWrite                   189     13.86%     99.12% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.12% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.88%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1364                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      113866000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    113866000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    113866000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     471640500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    113866000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             238                       # Number of branches fetched
system.cpu04.committedInsts                      1220                       # Number of instructions committed
system.cpu04.committedOps                        1226                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.979105                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.020895                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1170943                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             24466.539327                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          123                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       115                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1146476.460673                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                1198                       # Number of integer alu accesses
system.cpu04.num_int_insts                       1198                       # number of integer instructions
system.cpu04.num_int_register_reads              1399                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              845                       # number of times the integer registers were written
system.cpu04.num_load_insts                       279                       # Number of load instructions
system.cpu04.num_mem_refs                         470                       # number of memory refs
system.cpu04.num_store_insts                      191                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.81%      0.81% # Class of executed instruction
system.cpu04.op_class::IntAlu                     745     60.67%     61.48% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.08%     61.56% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.16%     61.73% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     61.73% # Class of executed instruction
system.cpu04.op_class::MemRead                    283     23.05%     84.77% # Class of executed instruction
system.cpu04.op_class::MemWrite                   175     14.25%     99.02% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.02% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.98%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1228                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      103801000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    103801000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    103801000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     481705500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    103801000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             251                       # Number of branches fetched
system.cpu05.committedInsts                      1292                       # Number of instructions committed
system.cpu05.committedOps                        1298                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.978804                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.021196                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1170948                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             24819.624206                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          131                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       120                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1146128.375794                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1270                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1270                       # number of integer instructions
system.cpu05.num_int_register_reads              1480                       # number of times the integer registers were read
system.cpu05.num_int_register_writes              898                       # number of times the integer registers were written
system.cpu05.num_load_insts                       295                       # Number of load instructions
system.cpu05.num_mem_refs                         494                       # number of memory refs
system.cpu05.num_store_insts                      199                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.77%      0.77% # Class of executed instruction
system.cpu05.op_class::IntAlu                     793     61.00%     61.77% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.08%     61.85% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.15%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     62.00% # Class of executed instruction
system.cpu05.op_class::MemRead                    299     23.00%     85.00% # Class of executed instruction
system.cpu05.op_class::MemWrite                   183     14.08%     99.08% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.08% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.92%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1300                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       94524000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     94524000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     94524000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     490982500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     94524000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             264                       # Number of branches fetched
system.cpu06.committedInsts                      1356                       # Number of instructions committed
system.cpu06.committedOps                        1362                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.978509                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.021491                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1170932                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             25164.261203                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          135                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       129                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1145767.738797                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1330                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1330                       # number of integer instructions
system.cpu06.num_int_register_reads              1551                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              945                       # number of times the integer registers were written
system.cpu06.num_load_insts                       313                       # Number of load instructions
system.cpu06.num_mem_refs                         518                       # number of memory refs
system.cpu06.num_store_insts                      205                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.73%      0.73% # Class of executed instruction
system.cpu06.op_class::IntAlu                     833     61.07%     61.80% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.07%     61.88% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.15%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     62.02% # Class of executed instruction
system.cpu06.op_class::MemRead                    317     23.24%     85.26% # Class of executed instruction
system.cpu06.op_class::MemWrite                   189     13.86%     99.12% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.12% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.88%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1364                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       84674500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     84674500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     84674500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     500832000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     84674500                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             259                       # Number of branches fetched
system.cpu07.committedInsts                      1332                       # Number of instructions committed
system.cpu07.committedOps                        1338                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.979521                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.020479                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1170997                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             23980.674297                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       125                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1147016.325703                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                1308                       # Number of integer alu accesses
system.cpu07.num_int_insts                       1308                       # number of integer instructions
system.cpu07.num_int_register_reads              1524                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              927                       # number of times the integer registers were written
system.cpu07.num_load_insts                       305                       # Number of load instructions
system.cpu07.num_mem_refs                         508                       # number of memory refs
system.cpu07.num_store_insts                      203                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.75%      0.75% # Class of executed instruction
system.cpu07.op_class::IntAlu                     819     61.12%     61.87% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.07%     61.94% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.15%     62.09% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     62.09% # Class of executed instruction
system.cpu07.op_class::MemRead                    309     23.06%     85.15% # Class of executed instruction
system.cpu07.op_class::MemWrite                   187     13.96%     99.10% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.10% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.90%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     1340                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       76042500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     76042500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     76042500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     509464000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     76042500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             241                       # Number of branches fetched
system.cpu08.committedInsts                      1236                       # Number of instructions committed
system.cpu08.committedOps                        1242                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.979235                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.020765                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1171011                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             24315.960429                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          125                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       116                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1146695.039571                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                1214                       # Number of integer alu accesses
system.cpu08.num_int_insts                       1214                       # number of integer instructions
system.cpu08.num_int_register_reads              1416                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              856                       # number of times the integer registers were written
system.cpu08.num_load_insts                       281                       # Number of load instructions
system.cpu08.num_mem_refs                         474                       # number of memory refs
system.cpu08.num_store_insts                      193                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.80%      0.80% # Class of executed instruction
system.cpu08.op_class::IntAlu                     757     60.85%     61.66% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.08%     61.74% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.16%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     61.90% # Class of executed instruction
system.cpu08.op_class::MemRead                    285     22.91%     84.81% # Class of executed instruction
system.cpu08.op_class::MemWrite                   177     14.23%     99.04% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.04% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.96%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     1244                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       66424000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     66424000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     66424000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     519082500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     66424000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             259                       # Number of branches fetched
system.cpu09.committedInsts                      1323                       # Number of instructions committed
system.cpu09.committedOps                        1329                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.979761                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.020239                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1170908                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             23697.876876                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          131                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       128                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1147210.123124                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                1296                       # Number of integer alu accesses
system.cpu09.num_int_insts                       1296                       # number of integer instructions
system.cpu09.num_int_register_reads              1510                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              919                       # number of times the integer registers were written
system.cpu09.num_load_insts                       302                       # Number of load instructions
system.cpu09.num_mem_refs                         503                       # number of memory refs
system.cpu09.num_store_insts                      201                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.75%      0.75% # Class of executed instruction
system.cpu09.op_class::IntAlu                     815     61.23%     61.98% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.08%     62.06% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.15%     62.21% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     62.21% # Class of executed instruction
system.cpu09.op_class::MemRead                    306     22.99%     85.20% # Class of executed instruction
system.cpu09.op_class::MemWrite                   185     13.90%     99.10% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.10% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.90%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     1331                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       55422500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     55422500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     55422500                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     530084000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     55422500                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             285                       # Number of branches fetched
system.cpu10.committedInsts                      1468                       # Number of instructions committed
system.cpu10.committedOps                        1474                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.979917                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.020083                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1170914                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             23516.013697                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          146                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       139                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1147397.986303                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1440                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1440                       # number of integer instructions
system.cpu10.num_int_register_reads              1676                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             1027                       # number of times the integer registers were written
system.cpu10.num_load_insts                       339                       # Number of load instructions
system.cpu10.num_mem_refs                         556                       # number of memory refs
system.cpu10.num_store_insts                      217                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.68%      0.68% # Class of executed instruction
system.cpu10.op_class::IntAlu                     907     61.45%     62.13% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.07%     62.20% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.14%     62.33% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     62.33% # Class of executed instruction
system.cpu10.op_class::MemRead                    343     23.24%     85.57% # Class of executed instruction
system.cpu10.op_class::MemWrite                   201     13.62%     99.19% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.19% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.81%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1476                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       45860500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     45860500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     45860500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     539646000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     45860500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             203                       # Number of branches fetched
system.cpu11.committedInsts                      1028                       # Number of instructions committed
system.cpu11.committedOps                        1034                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.979416                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.020584                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1170829                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             24100.214523                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          104                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                        99                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1146728.785477                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                1008                       # Number of integer alu accesses
system.cpu11.num_int_insts                       1008                       # number of integer instructions
system.cpu11.num_int_register_reads              1180                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              701                       # number of times the integer registers were written
system.cpu11.num_load_insts                       229                       # Number of load instructions
system.cpu11.num_mem_refs                         400                       # number of memory refs
system.cpu11.num_store_insts                      171                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.97%      0.97% # Class of executed instruction
system.cpu11.op_class::IntAlu                     623     60.14%     61.10% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.10%     61.20% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.19%     61.39% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     61.39% # Class of executed instruction
system.cpu11.op_class::MemRead                    233     22.49%     83.88% # Class of executed instruction
system.cpu11.op_class::MemWrite                   155     14.96%     98.84% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.84% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.16%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     1036                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       36202500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     36202500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     36202500                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     549304000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     36202500                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             274                       # Number of branches fetched
system.cpu12.committedInsts                      1412                       # Number of instructions committed
system.cpu12.committedOps                        1418                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.979406                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.020594                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1171009                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             24115.919582                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          141                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       133                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1146893.080418                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1386                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1386                       # number of integer instructions
system.cpu12.num_int_register_reads              1615                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              987                       # number of times the integer registers were written
system.cpu12.num_load_insts                       327                       # Number of load instructions
system.cpu12.num_mem_refs                         538                       # number of memory refs
system.cpu12.num_store_insts                      211                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.70%      0.70% # Class of executed instruction
system.cpu12.op_class::IntAlu                     869     61.20%     61.90% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.07%     61.97% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.14%     62.11% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     62.11% # Class of executed instruction
system.cpu12.op_class::MemRead                    331     23.31%     85.42% # Class of executed instruction
system.cpu12.op_class::MemWrite                   195     13.73%     99.15% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.15% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.85%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1420                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       26689500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     26689500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     26689500                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     558817000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     26689500                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             274                       # Number of branches fetched
system.cpu13.committedInsts                      1423                       # Number of instructions committed
system.cpu13.committedOps                        1429                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.979155                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.020845                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1171013                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             24410.001958                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          142                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       132                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1146602.998042                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1398                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1398                       # number of integer instructions
system.cpu13.num_int_register_reads              1629                       # number of times the integer registers were read
system.cpu13.num_int_register_writes              996                       # number of times the integer registers were written
system.cpu13.num_load_insts                       329                       # Number of load instructions
system.cpu13.num_mem_refs                         542                       # number of memory refs
system.cpu13.num_store_insts                      213                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.70%      0.70% # Class of executed instruction
system.cpu13.op_class::IntAlu                     876     61.22%     61.91% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.07%     61.98% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.14%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     62.12% # Class of executed instruction
system.cpu13.op_class::MemRead                    333     23.27%     85.39% # Class of executed instruction
system.cpu13.op_class::MemWrite                   197     13.77%     99.16% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.16% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.84%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1431                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       17624500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     17624500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     17624500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     567882000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     17624500                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             229                       # Number of branches fetched
system.cpu14.committedInsts                      1160                       # Number of instructions committed
system.cpu14.committedOps                        1166                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.980617                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.019383                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1170909                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             22695.986106                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          120                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       109                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1148213.013894                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                1139                       # Number of integer alu accesses
system.cpu14.num_int_insts                       1139                       # number of integer instructions
system.cpu14.num_int_register_reads              1331                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              801                       # number of times the integer registers were written
system.cpu14.num_load_insts                       261                       # Number of load instructions
system.cpu14.num_mem_refs                         444                       # number of memory refs
system.cpu14.num_store_insts                      183                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  11      0.94%      0.94% # Class of executed instruction
system.cpu14.op_class::IntAlu                     711     60.82%     61.76% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.09%     61.85% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.17%     62.02% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     62.02% # Class of executed instruction
system.cpu14.op_class::MemRead                    265     22.67%     84.69% # Class of executed instruction
system.cpu14.op_class::MemWrite                   167     14.29%     98.97% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     98.97% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      1.03%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     1169                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        9444500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      9444500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      9444500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     576062000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      9444500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             370                       # Number of branches fetched
system.cpu15.committedInsts                      1651                       # Number of instructions committed
system.cpu15.committedOps                        1656                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.980647                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.019353                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1170828                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             22659.421595                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          230                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       140                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1148168.578405                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1632                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1632                       # number of integer instructions
system.cpu15.num_int_register_reads              1870                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             1161                       # number of times the integer registers were written
system.cpu15.num_load_insts                       320                       # Number of load instructions
system.cpu15.num_mem_refs                         524                       # number of memory refs
system.cpu15.num_store_insts                      204                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      1.37%      1.37% # Class of executed instruction
system.cpu15.op_class::IntAlu                    1123     67.12%     68.50% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.06%     68.56% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.12%     68.68% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     68.68% # Class of executed instruction
system.cpu15.op_class::MemRead                    323     19.31%     87.99% # Class of executed instruction
system.cpu15.op_class::MemWrite                   189     11.30%     99.28% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.28% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.72%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1673                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     585506500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    350033.21                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               44555.39                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples      1083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    25805.39                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       92.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   128.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       22.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    54.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.98                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.90                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0    128435807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            128435807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    182652114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           182652114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     54216307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            54216307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          485                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   139.084536                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   106.872980                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   135.809735                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          257     52.99%     52.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          160     32.99%     85.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           39      8.04%     94.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           12      2.47%     96.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            7      1.44%     97.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            3      0.62%     98.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            5      1.03%     99.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.21%     99.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          485                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 54016                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  75200                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  21184                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  13440                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               31744                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        75200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             75200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        31744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          31744                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0         1175                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     32004.04                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        54016                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 92255167.107453122735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     37604750                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          496                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  25347519.15                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        13440                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 22954484.706830751151                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  12572369500                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  257                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2316                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               200                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0         1175                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1175                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          496                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               496                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   52.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               56                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               50                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7              111                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               91                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              96                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              70                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              79                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              61                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              55                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               15                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              11                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              56                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              49                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              32                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000519417750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     66.416667                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    57.615792                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    40.527114                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            1      8.33%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            3     25.00%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55            3     25.00%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95            1      8.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    817                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                     1175                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1175                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                       1175                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                46.45                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     392                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   331                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   4220000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    584905500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               37604750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    21779750                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.500000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.477704                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.904534                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               3     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               9     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     496                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 496                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       496                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               74.06                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    177                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            13590510                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1278060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      174128730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           508.068698                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      2325500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     17940000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     45836750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    123840500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     13708500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    381855250                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1601760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  679305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       47552160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2291940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        13762200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             297477525                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           550773750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                182700                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            22151910                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2184840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      194792940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           535.785649                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      1898000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     19240000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF      4134500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    101675000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     31357500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    427201500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1410720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1161270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       39048480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3734220                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         2710020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             313705980                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           528929250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                913500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    339087.59                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               43625.91                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples      1225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    24875.91                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                      105.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   136.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       26.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    51.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     22.85                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        1.03                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1    136633838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            136633838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1    188445389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           188445389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     51811551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            51811551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          538                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   142.988848                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   110.535491                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   129.966003                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          281     52.23%     52.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          161     29.93%     82.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           68     12.64%     94.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           12      2.23%     97.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            9      1.67%     98.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            3      0.56%     99.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.19%     99.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            1      0.19%     99.63% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      0.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          538                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 61632                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  80000                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  18368                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  15616                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               30336                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        80000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             80000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        30336                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          30336                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1         1250                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     33609.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        61632                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 105262708.441323876381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     42011750                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          474                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  27002418.78                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        15616                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 26670925.087936684489                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  12799146500                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  212                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2535                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               230                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           14                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1         1250                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1250                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          474                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               474                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   54.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               58                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               54                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               76                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              141                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               89                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             126                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              96                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              91                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              32                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              61                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              17                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              57                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              56                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              19                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              39                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000364898750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     68.500000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    60.194743                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    41.247378                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            3     21.43%     21.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            3     21.43%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55            2     14.29%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63            1      7.14%     64.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      7.14%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87            1      7.14%     78.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103            1      7.14%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            1      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           14                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    926                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     30                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     1250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1250                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       1250                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                48.60                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     468                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   287                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   4815000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    584587000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               42011750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    23955500                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.428571                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.404338                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.937614                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               4     28.57%     28.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              10     71.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           14                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     474                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 474                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       474                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               75.57                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    198                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            15266310                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1456560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      176228040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           517.735994                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      4064000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     25699500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    133810500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     17013750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    386458750                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2331360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  774180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       51376800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                2927400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy         8928900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             303137790                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           540639250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                208800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            20680170                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2406180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      201013920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           537.719308                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1885000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     19240000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      2407250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN     93052750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     28118000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    440803500                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1405440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1267530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       35726880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3948420                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         1737480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             314838150                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           536263500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy               1064880                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    394251.52                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               43239.65                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    24489.65                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       89.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   115.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       23.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    46.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.37                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.88                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2    115537573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            115537573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2    162320999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           162320999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     46783426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            46783426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          457                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   141.864333                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   112.806949                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   126.217540                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          212     46.39%     46.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          180     39.39%     85.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           48     10.50%     96.28% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511            5      1.09%     97.37% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            3      0.66%     98.03% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            5      1.09%     99.12% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            1      0.22%     99.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            1      0.22%     99.56% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            2      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          457                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 52544                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  67648                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  15104                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  13568                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               27392                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        67648                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             67648                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        27392                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          27392                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2         1057                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     33585.38                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        52544                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 89741104.496704980731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     35499750                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          428                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  27699529.79                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        13568                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 23173098.846895806491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  11855398750                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  189                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2202                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               200                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2         1057                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total               1057                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          428                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               428                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   53.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               62                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               14                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               23                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               53                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               46                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               92                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               86                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               35                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10             116                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              71                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              67                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              21                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              48                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              55                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9               14                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              15                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              58                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              35                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              17                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              26                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000637933000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     66.416667                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    58.600648                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    37.926863                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-39            1      8.33%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::40-47            3     25.00%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-55            1      8.33%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            1      8.33%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::64-71            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::72-79            2     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::120-127            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::152-159            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    798                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     16                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                     1057                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                 1057                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                       1057                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                47.87                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     393                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   236                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   4105000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    585463500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               35499750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    20106000                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.666667                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.650097                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.778499                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               2     16.67%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              10     83.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     428                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 428                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       428                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               74.06                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    177                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            16295160                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1342320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      157890570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           504.650811                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2301000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     17680000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     49139250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    150214750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     19919000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    346252500                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1598400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  713460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       57684480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                2299080                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        15658980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             295476330                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           540916000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                198360                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            19728840                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1963500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      194224080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           531.729699                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      1432000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     18980000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      8795000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    104058000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     26319000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    425922500                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1328640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1020855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       39957600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3562860                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         3767820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             311331195                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           535392750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                908280                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    381619.30                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               44841.33                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    26091.33                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       77.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   113.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       23.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    53.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     23.07                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.79                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3    113788660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            113788660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    167677045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           167677045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     53888386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            53888386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          420                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   140.342857                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   107.301257                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   141.817579                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          220     52.38%     52.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          140     33.33%     85.71% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           32      7.62%     93.33% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           12      2.86%     96.19% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            9      2.14%     98.33% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            1      0.24%     98.57% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            2      0.48%     99.05% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            1      0.24%     99.29% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            3      0.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          420                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 45376                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  66624                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  21248                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               31552                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        66624                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             66624                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        31552                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          31552                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3         1041                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     30540.35                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        45376                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 77498712.653061911464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     31792500                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          493                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  24403573.53                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        13696                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 23391712.986960861832                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  12030961750                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  250                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2039                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               202                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3         1041                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total               1041                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          493                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               493                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   52.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               69                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               34                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               74                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               75                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               21                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              89                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              73                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              69                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              51                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              54                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                3                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                3                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                8                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              18                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              61                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              34                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              15                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              35                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000568127250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean     57.750000                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    47.067517                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    44.924431                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::16-23            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            2     16.67%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            3     25.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40-47            1      8.33%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-55            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::64-71            2     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::104-111            1      8.33%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    685                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     22                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                     1041                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                 1041                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                       1041                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                44.71                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     317                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   332                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   3545000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    585404000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               31792500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    18498750                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    17.824190                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.577350                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16               1      8.33%      8.33% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              11     91.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     493                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 493                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       493                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               76.13                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    185                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            13687410                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1013880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      154115460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           493.896942                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      2914500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     16900000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     74158500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    138757500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     14812000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    337964000                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1746720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  538890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       53281440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1849260                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        22782060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             289179870                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           548402000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                187920                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            19512240                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1992060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      198082410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           532.940010                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1370000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     19240000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      6452000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN     98412250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     25654500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    434377750                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1324320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1055010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       37795200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3213000                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        45483360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         2653080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             312039840                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           537892750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                929160                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         616     26.00%     26.00% |         701     29.59%     55.59% |         559     23.60%     79.19% |         493     20.81%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         2369                      
system.ruby.Directory_Controller.Data    |         496     26.23%     26.23% |         474     25.07%     51.30% |         428     22.63%     73.93% |         493     26.07%    100.00%
system.ruby.Directory_Controller.Data::total         1891                      
system.ruby.Directory_Controller.Fetch   |        1175     25.98%     25.98% |        1250     27.64%     53.61% |        1057     23.37%     76.98% |        1041     23.02%    100.00%
system.ruby.Directory_Controller.Fetch::total         4523                      
system.ruby.Directory_Controller.I.Fetch |        1175     25.98%     25.98% |        1250     27.64%     53.61% |        1057     23.37%     76.98% |        1041     23.02%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         4523                      
system.ruby.Directory_Controller.IM.Memory_Data |        1175     25.99%     25.99% |        1249     27.63%     53.62% |        1057     23.38%     77.00% |        1040     23.00%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         4521                      
system.ruby.Directory_Controller.M.CleanReplacement |         616     26.00%     26.00% |         701     29.59%     55.59% |         559     23.60%     79.19% |         493     20.81%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         2369                      
system.ruby.Directory_Controller.M.Data  |         496     26.23%     26.23% |         474     25.07%     51.30% |         428     22.63%     73.93% |         493     26.07%    100.00%
system.ruby.Directory_Controller.M.Data::total         1891                      
system.ruby.Directory_Controller.MI.Memory_Ack |         496     26.24%     26.24% |         474     25.08%     51.32% |         428     22.65%     73.97% |         492     26.03%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1890                      
system.ruby.Directory_Controller.Memory_Ack |         496     26.24%     26.24% |         474     25.08%     51.32% |         428     22.65%     73.97% |         492     26.03%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1890                      
system.ruby.Directory_Controller.Memory_Data |        1175     25.99%     25.99% |        1249     27.63%     53.62% |        1057     23.38%     77.00% |        1040     23.00%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         4521                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       138343                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      138343    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       138343                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       143701                      
system.ruby.IFETCH.latency_hist_seqr::mean     4.019902                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.160103                      
system.ruby.IFETCH.latency_hist_seqr::stdev    25.898790                      
system.ruby.IFETCH.latency_hist_seqr     |      142024     98.83%     98.83% |        1603      1.12%     99.95% |          14      0.01%     99.96% |          14      0.01%     99.97% |          12      0.01%     99.98% |          11      0.01%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |          23      0.02%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       143701                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5358                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    81.993468                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    53.677325                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   108.055900                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3681     68.70%     68.70% |        1603     29.92%     98.62% |          14      0.26%     98.88% |          14      0.26%     99.14% |          12      0.22%     99.37% |          11      0.21%     99.57% |           0      0.00%     99.57% |           0      0.00%     99.57% |           0      0.00%     99.57% |          23      0.43%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5358                      
system.ruby.L1Cache_Controller.Ack       |           2      4.08%      4.08% |           8     16.33%     20.41% |           2      4.08%     24.49% |           1      2.04%     26.53% |           2      4.08%     30.61% |           2      4.08%     34.69% |           2      4.08%     38.78% |           2      4.08%     42.86% |           2      4.08%     46.94% |           3      6.12%     53.06% |           2      4.08%     57.14% |           2      4.08%     61.22% |           2      4.08%     65.31% |           2      4.08%     69.39% |           4      8.16%     77.55% |          11     22.45%    100.00%
system.ruby.L1Cache_Controller.Ack::total           49                      
system.ruby.L1Cache_Controller.Ack_all   |           2      5.13%      5.13% |           2      5.13%     10.26% |           2      5.13%     15.38% |           1      2.56%     17.95% |           2      5.13%     23.08% |           2      5.13%     28.21% |           2      5.13%     33.33% |           2      5.13%     38.46% |           2      5.13%     43.59% |           3      7.69%     51.28% |           2      5.13%     56.41% |           2      5.13%     61.54% |           2      5.13%     66.67% |           2      5.13%     71.79% |           4     10.26%     82.05% |           7     17.95%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           39                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     33.33%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.Data::total            6                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           3      5.88%      5.88% |           3      5.88%     11.76% |           2      3.92%     15.69% |           2      3.92%     19.61% |           2      3.92%     23.53% |           3      5.88%     29.41% |           2      3.92%     33.33% |           4      7.84%     41.18% |           3      5.88%     47.06% |           4      7.84%     54.90% |           3      5.88%     60.78% |           2      3.92%     64.71% |           3      5.88%     70.59% |           2      3.92%     74.51% |           5      9.80%     84.31% |           8     15.69%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           51                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3924     83.17%     83.17% |          54      1.14%     84.32% |          54      1.14%     85.46% |          56      1.19%     86.65% |          50      1.06%     87.71% |          53      1.12%     88.83% |          54      1.14%     89.97% |          48      1.02%     90.99% |          54      1.14%     92.14% |          52      1.10%     93.24% |          54      1.14%     94.38% |          61      1.29%     95.68% |          50      1.06%     96.74% |          56      1.19%     97.92% |          51      1.08%     99.00% |          47      1.00%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4718                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6434     80.36%     80.36% |         104      1.30%     81.66% |         106      1.32%     82.99% |         104      1.30%     84.29% |         106      1.32%     85.61% |         105      1.31%     86.92% |         109      1.36%     88.28% |         108      1.35%     89.63% |         104      1.30%     90.93% |         105      1.31%     92.24% |         109      1.36%     93.60% |         105      1.31%     94.92% |         107      1.34%     96.25% |         103      1.29%     97.54% |          97      1.21%     98.75% |         100      1.25%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         8006                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.E.Inv     |           1      0.40%      0.40% |          18      7.23%      7.63% |          14      5.62%     13.25% |          16      6.43%     19.68% |          20      8.03%     27.71% |          17      6.83%     34.54% |          15      6.02%     40.56% |          13      5.22%     45.78% |          19      7.63%     53.41% |          14      5.62%     59.04% |          12      4.82%     63.86% |          33     13.25%     77.11% |          13      5.22%     82.33% |          12      4.82%     87.15% |          17      6.83%     93.98% |          15      6.02%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          249                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3254     97.57%     97.57% |           5      0.15%     97.72% |           4      0.12%     97.84% |           6      0.18%     98.02% |           4      0.12%     98.14% |           5      0.15%     98.29% |           6      0.18%     98.47% |           5      0.15%     98.62% |           6      0.18%     98.80% |           5      0.15%     98.95% |           5      0.15%     99.10% |           7      0.21%     99.31% |           6      0.18%     99.49% |           7      0.21%     99.70% |           6      0.18%     99.88% |           4      0.12%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3335                      
system.ruby.L1Cache_Controller.E.LL      |          90     83.33%     83.33% |           2      1.85%     85.19% |           2      1.85%     87.04% |           2      1.85%     88.89% |           1      0.93%     89.81% |           1      0.93%     90.74% |           1      0.93%     91.67% |           1      0.93%     92.59% |           2      1.85%     94.44% |           1      0.93%     95.37% |           1      0.93%     96.30% |           1      0.93%     97.22% |           1      0.93%     98.15% |           1      0.93%     99.07% |           1      0.93%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          108                      
system.ruby.L1Cache_Controller.E.Load    |        7256     91.69%     91.69% |          43      0.54%     92.23% |          44      0.56%     92.78% |          51      0.64%     93.43% |          44      0.56%     93.99% |          42      0.53%     94.52% |          52      0.66%     95.17% |          37      0.47%     95.64% |          45      0.57%     96.21% |          46      0.58%     96.79% |          44      0.56%     97.35% |          34      0.43%     97.78% |          45      0.57%     98.34% |          51      0.64%     98.99% |          44      0.56%     99.55% |          36      0.45%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7914                      
system.ruby.L1Cache_Controller.E.Store   |         576     57.43%     57.43% |          29      2.89%     60.32% |          34      3.39%     63.71% |          31      3.09%     66.80% |          24      2.39%     69.19% |          29      2.89%     72.08% |          31      3.09%     75.17% |          29      2.89%     78.07% |          25      2.49%     80.56% |          30      2.99%     83.55% |          34      3.39%     86.94% |          18      1.79%     88.73% |          29      2.89%     91.63% |          34      3.39%     95.01% |          24      2.39%     97.41% |          26      2.59%    100.00%
system.ruby.L1Cache_Controller.E.Store::total         1003                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          29     50.88%     50.88% |           0      0.00%     50.88% |           0      0.00%     50.88% |           1      1.75%     52.63% |           1      1.75%     54.39% |           1      1.75%     56.14% |           2      3.51%     59.65% |           3      5.26%     64.91% |           3      5.26%     70.18% |           1      1.75%     71.93% |           1      1.75%     73.68% |           2      3.51%     77.19% |           1      1.75%     78.95% |           4      7.02%     85.96% |           2      3.51%     89.47% |           6     10.53%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           57                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           2      3.17%      3.17% |           4      6.35%      9.52% |           4      6.35%     15.87% |           5      7.94%     23.81% |           4      6.35%     30.16% |           5      7.94%     38.10% |           5      7.94%     46.03% |           2      3.17%     49.21% |           4      6.35%     55.56% |           6      9.52%     65.08% |           6      9.52%     74.60% |           4      6.35%     80.95% |           4      6.35%     87.30% |           1      1.59%     88.89% |           3      4.76%     93.65% |           4      6.35%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           63                      
system.ruby.L1Cache_Controller.I.Ifetch  |           0      0.00%      0.00% |           2      7.69%      7.69% |           2      7.69%     15.38% |           2      7.69%     23.08% |           2      7.69%     30.77% |           2      7.69%     38.46% |           2      7.69%     46.15% |           2      7.69%     53.85% |           2      7.69%     61.54% |           2      7.69%     69.23% |           2      7.69%     76.92% |           2      7.69%     84.62% |           2      7.69%     92.31% |           1      3.85%     96.15% |           1      3.85%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           26                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          24     15.19%     15.19% |           9      5.70%     20.89% |          10      6.33%     27.22% |          10      6.33%     33.54% |           9      5.70%     39.24% |          10      6.33%     45.57% |          10      6.33%     51.90% |           9      5.70%     57.59% |          10      6.33%     63.92% |          11      6.96%     70.89% |          10      6.33%     77.22% |           8      5.06%     82.28% |           9      5.70%     87.97% |           7      4.43%     92.41% |           6      3.80%     96.20% |           6      3.80%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          158                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     10.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           1     10.00%     50.00% |           1     10.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           1     10.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           10                      
system.ruby.L1Cache_Controller.I.Load    |           4      0.62%      0.62% |          44      6.78%      7.40% |          44      6.78%     14.18% |          44      6.78%     20.96% |          39      6.01%     26.96% |          43      6.63%     33.59% |          42      6.47%     40.06% |          40      6.16%     46.22% |          44      6.78%     53.00% |          41      6.32%     59.32% |          44      6.78%     66.10% |          51      7.86%     73.96% |          41      6.32%     80.28% |          45      6.93%     87.21% |          41      6.32%     93.53% |          42      6.47%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          649                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.42%      0.42% |          32      6.65%      7.07% |          35      7.28%     14.35% |          32      6.65%     21.00% |          33      6.86%     27.86% |          31      6.44%     34.30% |          35      7.28%     41.58% |          34      7.07%     48.65% |          31      6.44%     55.09% |          32      6.65%     61.75% |          34      7.07%     68.81% |          30      6.24%     75.05% |          35      7.28%     82.33% |          31      6.44%     88.77% |          27      5.61%     94.39% |          27      5.61%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          481                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            3                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     83.08%     83.08% |           0      0.00%     83.08% |           0      0.00%     83.08% |           1      1.54%     84.62% |           1      1.54%     86.15% |           1      1.54%     87.69% |           1      1.54%     89.23% |           1      1.54%     90.77% |           1      1.54%     92.31% |           0      0.00%     92.31% |           1      1.54%     93.85% |           1      1.54%     95.38% |           1      1.54%     96.92% |           1      1.54%     98.46% |           0      0.00%     98.46% |           1      1.54%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           65                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            4                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            3                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1753     70.06%     70.06% |          51      2.04%     72.10% |          52      2.08%     74.18% |          49      1.96%     76.14% |          51      2.04%     78.18% |          50      2.00%     80.18% |          53      2.12%     82.29% |          53      2.12%     84.41% |          49      1.96%     86.37% |          51      2.04%     88.41% |          53      2.12%     90.53% |          49      1.96%     92.49% |          52      2.08%     94.56% |          49      1.96%     96.52% |          43      1.72%     98.24% |          44      1.76%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2502                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           3      5.88%      5.88% |           3      5.88%     11.76% |           2      3.92%     15.69% |           2      3.92%     19.61% |           2      3.92%     23.53% |           3      5.88%     29.41% |           2      3.92%     33.33% |           4      7.84%     41.18% |           3      5.88%     47.06% |           4      7.84%     54.90% |           3      5.88%     60.78% |           2      3.92%     64.71% |           3      5.88%     70.59% |           2      3.92%     74.51% |           5      9.80%     84.31% |           8     15.69%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           51                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3924     83.17%     83.17% |          54      1.14%     84.32% |          54      1.14%     85.46% |          56      1.19%     86.65% |          50      1.06%     87.71% |          53      1.12%     88.83% |          54      1.14%     89.97% |          48      1.02%     90.99% |          54      1.14%     92.14% |          52      1.10%     93.24% |          54      1.14%     94.38% |          61      1.29%     95.68% |          50      1.06%     96.74% |          56      1.19%     97.92% |          51      1.08%     99.00% |          47      1.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4718                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4627     85.15%     85.15% |          53      0.98%     86.12% |          54      0.99%     87.12% |          54      0.99%     88.11% |          53      0.98%     89.09% |          54      0.99%     90.08% |          54      0.99%     91.07% |          53      0.98%     92.05% |          54      0.99%     93.04% |          54      0.99%     94.04% |          55      1.01%     95.05% |          54      0.99%     96.04% |          54      0.99%     97.04% |          52      0.96%     97.99% |          54      0.99%     98.99% |          55      1.01%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5434                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            5                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            5                      
system.ruby.L1Cache_Controller.Ifetch    |      120276     83.70%     83.70% |        1517      1.06%     84.75% |        1691      1.18%     85.93% |        1577      1.10%     87.03% |        1421      0.99%     88.02% |        1502      1.05%     89.06% |        1577      1.10%     90.16% |        1548      1.08%     91.24% |        1438      1.00%     92.24% |        1537      1.07%     93.31% |        1704      1.19%     94.49% |        1200      0.84%     95.33% |        1641      1.14%     96.47% |        1651      1.15%     97.62% |        1364      0.95%     98.57% |        2057      1.43%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       143701                      
system.ruby.L1Cache_Controller.Inv       |        1408     46.58%     46.58% |         114      3.77%     50.35% |         119      3.94%     54.28% |         113      3.74%     58.02% |         110      3.64%     61.66% |         111      3.67%     65.33% |         113      3.74%     69.07% |         111      3.67%     72.74% |         108      3.57%     76.31% |         106      3.51%     79.82% |         110      3.64%     83.46% |         112      3.70%     87.17% |         106      3.51%     90.67% |         105      3.47%     94.14% |          93      3.08%     97.22% |          84      2.78%    100.00%
system.ruby.L1Cache_Controller.Inv::total         3023                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           3     50.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1      8.33%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1      8.33%     58.33% |           1      8.33%     66.67% |           1      8.33%     75.00% |           1      8.33%     83.33% |           0      0.00%     83.33% |           1      8.33%     91.67% |           1      8.33%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.17%      4.17% |           0      0.00%      4.17% |           1      4.17%      8.33% |           1      4.17%     12.50% |           1      4.17%     16.67% |           1      4.17%     20.83% |           1      4.17%     25.00% |           1      4.17%     29.17% |           1      4.17%     33.33% |           1      4.17%     37.50% |           1      4.17%     41.67% |           1      4.17%     45.83% |           1      4.17%     50.00% |           1      4.17%     54.17% |           1      4.17%     58.33% |          10     41.67%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           24                      
system.ruby.L1Cache_Controller.L.Load    |         317     87.57%     87.57% |           2      0.55%     88.12% |           2      0.55%     88.67% |           2      0.55%     89.23% |           2      0.55%     89.78% |           2      0.55%     90.33% |           2      0.55%     90.88% |           2      0.55%     91.44% |           2      0.55%     91.99% |           2      0.55%     92.54% |           2      0.55%     93.09% |           2      0.55%     93.65% |           2      0.55%     94.20% |           2      0.55%     94.75% |           2      0.55%     95.30% |          17      4.70%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          362                      
system.ruby.L1Cache_Controller.L.Store   |         572     84.37%     84.37% |           6      0.88%     85.25% |           6      0.88%     86.14% |           6      0.88%     87.02% |           6      0.88%     87.91% |           6      0.88%     88.79% |           6      0.88%     89.68% |           6      0.88%     90.56% |           6      0.88%     91.45% |           6      0.88%     92.33% |           6      0.88%     93.22% |           6      0.88%     94.10% |           6      0.88%     94.99% |           6      0.88%     95.87% |           7      1.03%     96.90% |          21      3.10%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          678                      
system.ruby.L1Cache_Controller.L.Unlock  |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           4      1.24%     89.78% |           4      1.24%     91.02% |           4      1.24%     92.26% |           4      1.24%     93.50% |           4      1.24%     94.74% |           5      1.55%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |       10322     92.90%     92.90% |          52      0.47%     93.37% |          50      0.45%     93.82% |          52      0.47%     94.28% |          52      0.47%     94.75% |          53      0.48%     95.23% |          54      0.49%     95.72% |          52      0.47%     96.18% |          53      0.48%     96.66% |          55      0.50%     97.16% |          54      0.49%     97.64% |          53      0.48%     98.12% |          50      0.45%     98.57% |          51      0.46%     99.03% |          54      0.49%     99.51% |          54      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        11111                      
system.ruby.L1Cache_Controller.LL        |         255     73.49%     73.49% |           4      1.15%     74.64% |           5      1.44%     76.08% |           5      1.44%     77.52% |           5      1.44%     78.96% |           5      1.44%     80.40% |           5      1.44%     81.84% |           5      1.44%     83.29% |           5      1.44%     84.73% |           5      1.44%     86.17% |           5      1.44%     87.61% |           5      1.44%     89.05% |           5      1.44%     90.49% |           5      1.44%     91.93% |           6      1.73%     93.66% |          22      6.34%    100.00%
system.ruby.L1Cache_Controller.LL::total          347                      
system.ruby.L1Cache_Controller.Load      |       20034     81.84%     81.84% |         296      1.21%     83.05% |         333      1.36%     84.41% |         308      1.26%     85.67% |         274      1.12%     86.79% |         291      1.19%     87.98% |         308      1.26%     89.24% |         301      1.23%     90.47% |         277      1.13%     91.60% |         298      1.22%     92.81% |         335      1.37%     94.18% |         225      0.92%     95.10% |         322      1.32%     96.42% |         324      1.32%     97.74% |         255      1.04%     98.78% |         298      1.22%    100.00%
system.ruby.L1Cache_Controller.Load::total        24479                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          29     60.42%     60.42% |           0      0.00%     60.42% |           0      0.00%     60.42% |           1      2.08%     62.50% |           1      2.08%     64.58% |           1      2.08%     66.67% |           1      2.08%     68.75% |           2      4.17%     72.92% |           2      4.17%     77.08% |           1      2.08%     79.17% |           1      2.08%     81.25% |           1      2.08%     83.33% |           1      2.08%     85.42% |           2      4.17%     89.58% |           2      4.17%     93.75% |           3      6.25%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           48                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      2.27%      2.27% |           3      6.82%      9.09% |           3      6.82%     15.91% |           3      6.82%     22.73% |           2      4.55%     27.27% |           3      6.82%     34.09% |           4      9.09%     43.18% |           2      4.55%     47.73% |           3      6.82%     54.55% |           4      9.09%     63.64% |           4      9.09%     72.73% |           3      6.82%     79.55% |           3      6.82%     86.36% |           1      2.27%     88.64% |           2      4.55%     93.18% |           3      6.82%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           44                      
system.ruby.L1Cache_Controller.M.Inv     |           3      0.30%      0.30% |          69      6.94%      7.24% |          77      7.75%     14.99% |          68      6.84%     21.83% |          63      6.34%     28.17% |          67      6.74%     34.91% |          71      7.14%     42.05% |          70      7.04%     49.09% |          62      6.24%     55.33% |          66      6.64%     61.97% |          73      7.34%     69.32% |          55      5.53%     74.85% |          70      7.04%     81.89% |          71      7.14%     89.03% |          55      5.53%     94.57% |          54      5.43%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          994                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2434     93.94%     93.94% |          10      0.39%     94.33% |           9      0.35%     94.67% |           9      0.35%     95.02% |          12      0.46%     95.48% |          11      0.42%     95.91% |          10      0.39%     96.29% |          10      0.39%     96.68% |          10      0.39%     97.07% |          12      0.46%     97.53% |          11      0.42%     97.95% |          11      0.42%     98.38% |           8      0.31%     98.69% |          10      0.39%     99.07% |          11      0.42%     99.50% |          13      0.50%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2591                      
system.ruby.L1Cache_Controller.M.LL      |         109     82.58%     82.58% |           1      0.76%     83.33% |           1      0.76%     84.09% |           1      0.76%     84.85% |           1      0.76%     85.61% |           1      0.76%     86.36% |           1      0.76%     87.12% |           1      0.76%     87.88% |           1      0.76%     88.64% |           1      0.76%     89.39% |           1      0.76%     90.15% |           1      0.76%     90.91% |           1      0.76%     91.67% |           1      0.76%     92.42% |           2      1.52%     93.94% |           8      6.06%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          132                      
system.ruby.L1Cache_Controller.M.Load    |        8498     76.50%     76.50% |         178      1.60%     78.11% |         211      1.90%     80.01% |         179      1.61%     81.62% |         163      1.47%     83.08% |         172      1.55%     84.63% |         180      1.62%     86.25% |         183      1.65%     87.90% |         155      1.40%     89.30% |         173      1.56%     90.85% |         202      1.82%     92.67% |         111      1.00%     93.67% |         203      1.83%     95.50% |         197      1.77%     97.27% |         137      1.23%     98.51% |         166      1.49%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        11108                      
system.ruby.L1Cache_Controller.M.Store   |       13365     88.65%     88.65% |         114      0.76%     89.41% |         123      0.82%     90.22% |         118      0.78%     91.01% |         109      0.72%     91.73% |         113      0.75%     92.48% |         114      0.76%     93.23% |         114      0.76%     93.99% |         111      0.74%     94.73% |         113      0.75%     95.48% |         123      0.82%     96.29% |          97      0.64%     96.94% |         123      0.82%     97.75% |         123      0.82%     98.57% |         107      0.71%     99.28% |         109      0.72%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15076                      
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5687     95.98%     95.98% |          15      0.25%     96.24% |          13      0.22%     96.46% |          15      0.25%     96.71% |          16      0.27%     96.98% |          16      0.27%     97.25% |          16      0.27%     97.52% |          15      0.25%     97.77% |          16      0.27%     98.04% |          17      0.29%     98.33% |          16      0.27%     98.60% |          18      0.30%     98.90% |          14      0.24%     99.14% |          17      0.29%     99.43% |          17      0.29%     99.71% |          17      0.29%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5925                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4622     86.68%     86.68% |          47      0.88%     87.57% |          47      0.88%     88.45% |          47      0.88%     89.33% |          47      0.88%     90.21% |          47      0.88%     91.09% |          47      0.88%     91.97% |          47      0.88%     92.85% |          47      0.88%     93.74% |          47      0.88%     94.62% |          47      0.88%     95.50% |          47      0.88%     96.38% |          47      0.88%     97.26% |          47      0.88%     98.14% |          49      0.92%     99.06% |          50      0.94%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5332                      
system.ruby.L1Cache_Controller.NP.Inv    |        1375     87.58%     87.58% |          17      1.08%     88.66% |          16      1.02%     89.68% |          16      1.02%     90.70% |          15      0.96%     91.66% |          14      0.89%     92.55% |          14      0.89%     93.44% |          14      0.89%     94.33% |          13      0.83%     95.16% |          13      0.83%     95.99% |          13      0.83%     96.82% |          12      0.76%     97.58% |          12      0.76%     98.34% |          12      0.76%     99.11% |          10      0.64%     99.75% |           4      0.25%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1570                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3928     93.35%     93.35% |          18      0.43%     93.77% |          17      0.40%     94.18% |          19      0.45%     94.63% |          18      0.43%     95.06% |          19      0.45%     95.51% |          20      0.48%     95.98% |          18      0.43%     96.41% |          19      0.45%     96.86% |          21      0.50%     97.36% |          20      0.48%     97.84% |          19      0.45%     98.29% |          17      0.40%     98.69% |          18      0.43%     99.12% |          19      0.45%     99.57% |          18      0.43%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4208                      
system.ruby.L1Cache_Controller.NP.Store  |        1751     86.26%     86.26% |          19      0.94%     87.19% |          18      0.89%     88.08% |          18      0.89%     88.97% |          19      0.94%     89.90% |          19      0.94%     90.84% |          19      0.94%     91.77% |          19      0.94%     92.71% |          19      0.94%     93.65% |          19      0.94%     94.58% |          19      0.94%     95.52% |          19      0.94%     96.45% |          18      0.89%     97.34% |          18      0.89%     98.23% |          18      0.89%     99.11% |          18      0.89%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         2030                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115654     83.60%     83.60% |        1468      1.06%     84.66% |        1642      1.19%     85.85% |        1528      1.10%     86.95% |        1372      0.99%     87.94% |        1453      1.05%     88.99% |        1528      1.10%     90.10% |        1499      1.08%     91.18% |        1389      1.00%     92.19% |        1488      1.08%     93.26% |        1655      1.20%     94.46% |        1151      0.83%     95.29% |        1592      1.15%     96.44% |        1603      1.16%     97.60% |        1314      0.95%     98.55% |        2007      1.45%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       138343                      
system.ruby.L1Cache_Controller.S.Inv     |          28     14.07%     14.07% |          10      5.03%     19.10% |          12      6.03%     25.13% |          13      6.53%     31.66% |          11      5.53%     37.19% |          13      6.53%     43.72% |          12      6.03%     49.75% |          13      6.53%     56.28% |          13      6.53%     62.81% |          12      6.03%     68.84% |          12      6.03%     74.87% |          11      5.53%     80.40% |          11      5.53%     85.93% |           9      4.52%     90.45% |          10      5.03%     95.48% |           9      4.52%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          199                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4610     91.70%     91.70% |          28      0.56%     92.26% |          27      0.54%     92.80% |          27      0.54%     93.34% |          27      0.54%     93.87% |          27      0.54%     94.41% |          28      0.56%     94.97% |          28      0.56%     95.52% |          27      0.54%     96.06% |          27      0.54%     96.60% |          28      0.56%     97.16% |          27      0.54%     97.69% |          27      0.54%     98.23% |          27      0.54%     98.77% |          31      0.62%     99.38% |          31      0.62%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         5027                      
system.ruby.L1Cache_Controller.S.LL      |           2     10.00%     10.00% |           1      5.00%     15.00% |           0      0.00%     15.00% |           0      0.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           2     10.00%     50.00% |           1      5.00%     55.00% |           1      5.00%     60.00% |           1      5.00%     65.00% |           1      5.00%     70.00% |           2     10.00%     80.00% |           4     20.00%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           20                      
system.ruby.L1Cache_Controller.S.Load    |          31     13.03%     13.03% |          11      4.62%     17.65% |          15      6.30%     23.95% |          13      5.46%     29.41% |           8      3.36%     32.77% |          13      5.46%     38.24% |          12      5.04%     43.28% |          21      8.82%     52.10% |          12      5.04%     57.14% |          15      6.30%     63.45% |          23      9.66%     73.11% |           8      3.36%     76.47% |          14      5.88%     82.35% |          11      4.62%     86.97% |          12      5.04%     92.02% |          19      7.98%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          238                      
system.ruby.L1Cache_Controller.S.Store   |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           4     21.05%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           19                      
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            1                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      4.17%      4.17% |           7     29.17%     33.33% |           1      4.17%     37.50% |           0      0.00%     37.50% |           1      4.17%     41.67% |           1      4.17%     45.83% |           1      4.17%     50.00% |           1      4.17%     54.17% |           0      0.00%     54.17% |           2      8.33%     62.50% |           1      4.17%     66.67% |           1      4.17%     70.83% |           1      4.17%     75.00% |           1      4.17%     79.17% |           2      8.33%     87.50% |           3     12.50%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           24                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      5.56%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           0      0.00%     16.67% |           1      5.56%     22.22% |           1      5.56%     27.78% |           1      5.56%     33.33% |           1      5.56%     38.89% |           0      0.00%     38.89% |           2     11.11%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           2     11.11%     83.33% |           3     16.67%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           18                      
system.ruby.L1Cache_Controller.SL.Inv    |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            5                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      4.76%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           1      4.76%     38.10% |           2      9.52%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           1      4.76%     71.43% |           2      9.52%     80.95% |           4     19.05%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           21                      
system.ruby.L1Cache_Controller.SM.Ack_all |           1      4.76%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           1      4.76%     28.57% |           1      4.76%     33.33% |           1      4.76%     38.10% |           2      9.52%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           1      4.76%     66.67% |           1      4.76%     71.43% |           2      9.52%     80.95% |           4     19.05%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           21                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            1                      
system.ruby.L1Cache_Controller.Store     |       16267     84.34%     84.34% |         201      1.04%     85.38% |         217      1.13%     86.51% |         206      1.07%     87.58% |         192      1.00%     88.57% |         199      1.03%     89.60% |         206      1.07%     90.67% |         203      1.05%     91.72% |         193      1.00%     92.73% |         201      1.04%     93.77% |         217      1.13%     94.89% |         171      0.89%     95.78% |         212      1.10%     96.88% |         213      1.10%     97.98% |         184      0.95%     98.94% |         205      1.06%    100.00%
system.ruby.L1Cache_Controller.Store::total        19287                      
system.ruby.L1Cache_Controller.Unlock    |         254     78.64%     78.64% |           4      1.24%     79.88% |           4      1.24%     81.11% |           4      1.24%     82.35% |           4      1.24%     83.59% |           4      1.24%     84.83% |           4      1.24%     86.07% |           4      1.24%     87.31% |           4      1.24%     88.54% |           4      1.24%     89.78% |           4      1.24%     91.02% |           4      1.24%     92.26% |           4      1.24%     93.50% |           4      1.24%     94.74% |           5      1.55%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5688     95.98%     95.98% |          15      0.25%     96.24% |          13      0.22%     96.46% |          15      0.25%     96.71% |          16      0.27%     96.98% |          16      0.27%     97.25% |          16      0.27%     97.52% |          15      0.25%     97.77% |          16      0.27%     98.04% |          17      0.29%     98.33% |          16      0.27%     98.60% |          18      0.30%     98.90% |          14      0.24%     99.14% |          17      0.29%     99.43% |          17      0.29%     99.71% |          17      0.29%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5926                      
system.ruby.L2Cache_Controller.Ack       |           1      0.62%      0.62% |           9      5.59%      6.21% |          14      8.70%     14.91% |           0      0.00%     14.91% |           0      0.00%     14.91% |           6      3.73%     18.63% |          10      6.21%     24.84% |           4      2.48%     27.33% |           6      3.73%     31.06% |           0      0.00%     31.06% |          31     19.25%     50.31% |          29     18.01%     68.32% |          22     13.66%     81.99% |          24     14.91%     96.89% |           1      0.62%     97.52% |           4      2.48%    100.00%
system.ruby.L2Cache_Controller.Ack::total          161                      
system.ruby.L2Cache_Controller.Ack_all   |         143      7.89%      7.89% |         132      7.28%     15.17% |          59      3.25%     18.42% |          59      3.25%     21.68% |          67      3.70%     25.37% |         147      8.11%     33.48% |         139      7.67%     41.15% |          81      4.47%     45.62% |          72      3.97%     49.59% |          76      4.19%     53.78% |         126      6.95%     60.73% |         124      6.84%     67.57% |         233     12.85%     80.42% |         139      7.67%     88.09% |         133      7.34%     95.42% |          83      4.58%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1813                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         340      4.64%      4.64% |         586      8.00%     12.64% |         317      4.33%     16.97% |         395      5.39%     22.36% |         741     10.12%     32.48% |         329      4.49%     36.97% |         248      3.39%     40.36% |         278      3.80%     44.16% |         205      2.80%     46.96% |         223      3.04%     50.00% |         320      4.37%     54.37% |         764     10.43%     64.80% |        1563     21.34%     86.14% |         365      4.98%     91.13% |         370      5.05%     96.18% |         280      3.82%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         7324                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total            7                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          83      5.86%      5.86% |          85      6.00%     11.86% |          75      5.29%     17.15% |          34      2.40%     19.55% |          34      2.40%     21.95% |          41      2.89%     24.84% |          46      3.25%     28.09% |          34      2.40%     30.49% |          33      2.33%     32.82% |          33      2.33%     35.14% |          80      5.65%     40.79% |         460     32.46%     73.25% |         126      8.89%     82.15% |          81      5.72%     87.86% |          95      6.70%     94.57% |          77      5.43%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1417                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           4     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            6                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           1      3.12%      3.12% |           2      6.25%      9.38% |           5     15.62%     25.00% |           1      3.12%     28.12% |           4     12.50%     40.62% |           3      9.38%     50.00% |           5     15.62%     65.62% |           0      0.00%     65.62% |           0      0.00%     65.62% |           5     15.62%     81.25% |           6     18.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           32                      
system.ruby.L2Cache_Controller.IS.Mem_Data |         146      8.82%      8.82% |         129      7.79%     16.61% |          63      3.80%     20.41% |          64      3.86%     24.28% |          74      4.47%     28.74% |         155      9.36%     38.10% |         148      8.94%     47.04% |          88      5.31%     52.36% |          80      4.83%     57.19% |          84      5.07%     62.26% |         105      6.34%     68.60% |          75      4.53%     73.13% |         106      6.40%     79.53% |         133      8.03%     87.56% |         123      7.43%     94.99% |          83      5.01%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1656                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           2     40.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            5                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     15.00%     15.00% |          17     85.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           20                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |         102      7.05%      7.05% |          89      6.15%     13.21% |          45      3.11%     16.32% |          40      2.77%     19.09% |          38      2.63%     21.72% |          50      3.46%     25.17% |          33      2.28%     27.46% |          35      2.42%     29.88% |          31      2.14%     32.02% |          31      2.14%     34.16% |          77      5.33%     39.49% |          90      6.22%     45.71% |         600     41.49%     87.21% |          67      4.63%     91.84% |          81      5.60%     97.44% |          37      2.56%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1446                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           9      5.96%      5.96% |          14      9.27%     15.23% |           0      0.00%     15.23% |           0      0.00%     15.23% |           5      3.31%     18.54% |           8      5.30%     23.84% |           4      2.65%     26.49% |           4      2.65%     29.14% |           0      0.00%     29.14% |          29     19.21%     48.34% |          29     19.21%     67.55% |          22     14.57%     82.12% |          23     15.23%     97.35% |           0      0.00%     97.35% |           4      2.65%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          151                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         141      9.06%      9.06% |         121      7.77%     16.83% |          58      3.73%     20.55% |          59      3.79%     24.34% |          67      4.30%     28.64% |         146      9.38%     38.02% |         138      8.86%     46.89% |          81      5.20%     52.09% |          71      4.56%     56.65% |          75      4.82%     61.46% |         100      6.42%     67.89% |          72      4.62%     72.51% |         103      6.62%     79.13% |         129      8.29%     87.41% |         118      7.58%     94.99% |          78      5.01%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1557                      
system.ruby.L2Cache_Controller.L1_GETS   |         210      4.08%      4.08% |         433      8.42%     12.50% |         189      3.67%     16.17% |         312      6.07%     22.24% |         648     12.60%     34.84% |         237      4.61%     39.44% |         173      3.36%     42.81% |         165      3.21%     46.01% |         124      2.41%     48.43% |         162      3.15%     51.57% |         237      4.61%     56.18% |         307      5.97%     62.15% |        1368     26.59%     88.74% |         224      4.35%     93.10% |         146      2.84%     95.94% |         209      4.06%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         5144                      
system.ruby.L2Cache_Controller.L1_GETX   |         139      5.01%      5.01% |         169      6.10%     11.11% |         130      4.69%     15.80% |          85      3.07%     18.87% |          93      3.35%     22.22% |          93      3.35%     25.58% |          93      3.35%     28.93% |         113      4.08%     33.01% |          83      2.99%     36.00% |          61      2.20%     38.20% |         101      3.64%     41.85% |         623     22.47%     64.32% |         400     14.43%     78.75% |         142      5.12%     83.87% |         225      8.12%     91.99% |         222      8.01%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2772                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         362      6.76%      6.76% |         427      7.97%     14.73% |         247      4.61%     19.34% |         221      4.12%     23.46% |         434      8.10%     31.56% |         293      5.47%     37.03% |         297      5.54%     42.57% |         310      5.79%     48.36% |         267      4.98%     53.34% |         275      5.13%     58.47% |         338      6.31%     64.78% |         276      5.15%     69.93% |         477      8.90%     78.84% |         635     11.85%     90.69% |         277      5.17%     95.86% |         222      4.14%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5358                      
system.ruby.L2Cache_Controller.L1_PUTX   |         295      4.98%      4.98% |         555      9.37%     14.34% |         258      4.35%     18.70% |         391      6.60%     25.30% |         729     12.30%     37.60% |         322      5.43%     43.03% |         239      4.03%     47.06% |         266      4.49%     51.55% |         201      3.39%     54.94% |         219      3.70%     58.64% |         277      4.67%     63.31% |         302      5.10%     68.41% |         969     16.35%     84.76% |         326      5.50%     90.26% |         342      5.77%     96.03% |         235      3.97%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5926                      
system.ruby.L2Cache_Controller.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.L1_UPGRADE |           2      5.00%      5.00% |           0      0.00%      5.00% |          15     37.50%     42.50% |           0      0.00%     42.50% |           0      0.00%     42.50% |           0      0.00%     42.50% |           0      0.00%     42.50% |           0      0.00%     42.50% |           0      0.00%     42.50% |           0      0.00%     42.50% |           0      0.00%     42.50% |           1      2.50%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |           0      0.00%     45.00% |          22     55.00%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           40                      
system.ruby.L2Cache_Controller.L2_Replacement |          90      9.38%      9.38% |          83      8.65%     18.02% |          67      6.98%     25.00% |          36      3.75%     28.75% |          33      3.44%     32.19% |          40      4.17%     36.35% |          42      4.38%     40.73% |          33      3.44%     44.17% |          33      3.44%     47.60% |          36      3.75%     51.35% |          76      7.92%     59.27% |          59      6.15%     65.42% |          78      8.12%     73.54% |          79      8.23%     81.77% |          96     10.00%     91.77% |          79      8.23%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          960                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         225      6.39%      6.39% |         204      5.79%     12.18% |         100      2.84%     15.02% |          86      2.44%     17.46% |          97      2.75%     20.22% |         190      5.39%     25.61% |         169      4.80%     30.41% |         108      3.07%     33.48% |          95      2.70%     36.17% |          96      2.73%     38.90% |         170      4.83%     43.73% |         570     16.18%     59.91% |         937     26.60%     86.51% |         186      5.28%     91.79% |         187      5.31%     97.10% |         102      2.90%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         3522                      
system.ruby.L2Cache_Controller.M.L1_GETS |          99      3.02%      3.02% |         328     10.02%     13.04% |         127      3.88%     16.92% |         270      8.24%     25.16% |         610     18.63%     43.79% |         186      5.68%     49.47% |         122      3.73%     53.19% |         130      3.97%     57.16% |          91      2.78%     59.94% |         131      4.00%     63.94% |         142      4.34%     68.27% |         165      5.04%     73.31% |         574     17.53%     90.84% |         156      4.76%     95.60% |          64      1.95%     97.56% |          80      2.44%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3275                      
system.ruby.L2Cache_Controller.M.L1_GETX |          38      3.45%      3.45% |          78      7.08%     10.54% |          55      5.00%     15.53% |          48      4.36%     19.89% |          53      4.81%     24.70% |          52      4.72%     29.43% |          47      4.27%     33.70% |          72      6.54%     40.24% |          49      4.45%     44.69% |          28      2.54%     47.23% |          21      1.91%     49.14% |          50      4.54%     53.68% |         266     24.16%     77.84% |          61      5.54%     83.38% |         128     11.63%     95.00% |          55      5.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1101                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          89     10.11%     10.11% |          73      8.30%     18.41% |          53      6.02%     24.43% |          36      4.09%     28.52% |          33      3.75%     32.27% |          39      4.43%     36.70% |          41      4.66%     41.36% |          33      3.75%     45.11% |          32      3.64%     48.75% |          35      3.98%     52.73% |          74      8.41%     61.14% |          58      6.59%     67.73% |          62      7.05%     74.77% |          62      7.05%     81.82% |          86      9.77%     91.59% |          74      8.41%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          880                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          61     10.52%     10.52% |          71     12.24%     22.76% |          17      2.93%     25.69% |          27      4.66%     30.34% |          29      5.00%     35.34% |          41      7.07%     42.41% |          25      4.31%     46.72% |          26      4.48%     51.21% |          24      4.14%     55.34% |          21      3.62%     58.97% |          31      5.34%     64.31% |          25      4.31%     68.62% |          63     10.86%     79.48% |          43      7.41%     86.90% |          55      9.48%     96.38% |          21      3.62%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          580                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.43%      0.43% |           1      0.43%      0.86% |           1      0.43%      1.29% |           0      0.00%      1.29% |           0      0.00%      1.29% |           0      0.00%      1.29% |           0      0.00%      1.29% |           0      0.00%      1.29% |           0      0.00%      1.29% |           0      0.00%      1.29% |          25     10.73%     12.02% |          52     22.32%     34.33% |         130     55.79%     90.13% |           8      3.43%     93.56% |          14      6.01%     99.57% |           1      0.43%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          233                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          18     35.29%     35.29% |          33     64.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           51                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     71.43%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETX::total            7                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          22      2.35%      2.35% |          11      1.18%      3.53% |          24      2.56%      6.09% |           0      0.00%      6.09% |           1      0.11%      6.20% |           3      0.32%      6.52% |           6      0.64%      7.16% |           1      0.11%      7.26% |           0      0.00%      7.26% |           0      0.00%      7.26% |          14      1.50%      8.76% |         403     43.06%     51.82% |         443     47.33%     99.15% |           6      0.64%     99.79% |           0      0.00%     99.79% |           2      0.21%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          936                      
system.ruby.L2Cache_Controller.MT.L1_GETS |           6     11.76%     11.76% |           0      0.00%     11.76% |          16     31.37%     43.14% |           1      1.96%     45.10% |           0      0.00%     45.10% |           1      1.96%     47.06% |           1      1.96%     49.02% |           0      0.00%     49.02% |           1      1.96%     50.98% |           0      0.00%     50.98% |           1      1.96%     52.94% |           2      3.92%     56.86% |           0      0.00%     56.86% |           1      1.96%     58.82% |           1      1.96%     60.78% |          20     39.22%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           51                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     27.45%     27.45% |           6     11.76%     39.22% |           0      0.00%     39.22% |           3      5.88%     45.10% |           6     11.76%     56.86% |           0      0.00%     56.86% |           0      0.00%     56.86% |           7     13.73%     70.59% |           1      1.96%     72.55% |           0      0.00%     72.55% |           0      0.00%     72.55% |           0      0.00%     72.55% |           0      0.00%     72.55% |           0      0.00%     72.55% |           2      3.92%     76.47% |          12     23.53%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           51                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         295      4.98%      4.98% |         555      9.37%     14.35% |         258      4.35%     18.70% |         391      6.60%     25.30% |         729     12.30%     37.60% |         322      5.43%     43.04% |         239      4.03%     47.07% |         266      4.49%     51.56% |         201      3.39%     54.95% |         219      3.70%     58.65% |         277      4.68%     63.32% |         302      5.10%     68.42% |         969     16.35%     84.78% |         326      5.50%     90.28% |         341      5.76%     96.03% |         235      3.97%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5925                      
system.ruby.L2Cache_Controller.MT.L1_PUTX_old |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX_old::total            1                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           0      0.00%      0.00% |          10     13.70%     13.70% |          14     19.18%     32.88% |           0      0.00%     32.88% |           0      0.00%     32.88% |           0      0.00%     32.88% |           0      0.00%     32.88% |           0      0.00%     32.88% |           0      0.00%     32.88% |           1      1.37%     34.25% |           1      1.37%     35.62% |           1      1.37%     36.99% |          16     21.92%     58.90% |          16     21.92%     80.82% |           9     12.33%     93.15% |           5      6.85%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           73                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          23      1.97%      1.97% |          12      1.03%      2.99% |          25      2.14%      5.13% |           0      0.00%      5.13% |           1      0.09%      5.21% |           3      0.26%      5.47% |           6      0.51%      5.98% |           1      0.09%      6.07% |           0      0.00%      6.07% |           0      0.00%      6.07% |          39      3.33%      9.40% |         455     38.89%     48.29% |         574     49.06%     97.35% |          14      1.20%     98.55% |          14      1.20%     99.74% |           3      0.26%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total         1170                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           0      0.00%      0.00% |          10     62.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           1      6.25%     68.75% |           0      0.00%     68.75% |           0      0.00%     68.75% |           0      0.00%     68.75% |           1      6.25%     75.00% |           0      0.00%     75.00% |           4     25.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           16                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     24.56%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           0      0.00%     24.56% |           1      1.75%     26.32% |           1      1.75%     28.07% |          16     28.07%     56.14% |          15     26.32%     82.46% |           9     15.79%     98.25% |           1      1.75%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           57                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           1      4.76%      4.76% |           0      0.00%      4.76% |           3     14.29%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           0      0.00%     19.05% |           1      4.76%     23.81% |           0      0.00%     23.81% |           1      4.76%     28.57% |           2      9.52%     38.10% |           0      0.00%     38.10% |           0      0.00%     38.10% |           1      4.76%     42.86% |          12     57.14%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           21                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            2                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          16    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           16                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           2      8.70%      8.70% |           0      0.00%      8.70% |           3     13.04%     21.74% |           0      0.00%     21.74% |           0      0.00%     21.74% |           1      4.35%     26.09% |           0      0.00%     26.09% |           0      0.00%     26.09% |           1      4.35%     30.43% |           0      0.00%     30.43% |           1      4.35%     34.78% |           2      8.70%     43.48% |           0      0.00%     43.48% |           0      0.00%     43.48% |           1      4.35%     47.83% |          12     52.17%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           23                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           4     14.81%     14.81% |           0      0.00%     14.81% |          13     48.15%     62.96% |           1      3.70%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1      3.70%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           0      0.00%     70.37% |           8     29.63%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           27                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            1                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         336      4.61%      4.61% |         586      8.04%     12.66% |         302      4.15%     16.80% |         395      5.42%     22.22% |         741     10.17%     32.40% |         329      4.52%     36.91% |         248      3.40%     40.32% |         278      3.82%     44.13% |         205      2.81%     46.95% |         223      3.06%     50.01% |         320      4.39%     54.40% |         763     10.47%     64.87% |        1563     21.46%     86.33% |         365      5.01%     91.34% |         370      5.08%     96.42% |         261      3.58%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         7285                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           3      7.50%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |           0      0.00%      7.50% |          37     92.50%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           40                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           2      4.65%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |           0      0.00%      4.65% |          41     95.35%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           43                      
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX::total            1                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          15      7.98%      7.98% |         173     92.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          188                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           4     14.29%     14.29% |           0      0.00%     14.29% |          13     46.43%     60.71% |           1      3.57%     64.29% |           0      0.00%     64.29% |           0      0.00%     64.29% |           1      3.57%     67.86% |           0      0.00%     67.86% |           0      0.00%     67.86% |           0      0.00%     67.86% |           0      0.00%     67.86% |           0      0.00%     67.86% |           0      0.00%     67.86% |           1      3.57%     71.43% |           0      0.00%     71.43% |           8     28.57%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           28                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14      8.09%      8.09% |         159     91.91%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total          173                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         106     94.64%     94.64% |           6      5.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total          112                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         315      7.40%      7.40% |         287      6.74%     14.14% |         167      3.92%     18.07% |         122      2.87%     20.94% |         130      3.05%     23.99% |         230      5.40%     29.39% |         211      4.96%     34.35% |         141      3.31%     37.66% |         128      3.01%     40.67% |         132      3.10%     43.77% |         246      5.78%     49.55% |         605     14.22%     63.77% |         813     19.10%     82.87% |         265      6.23%     89.10% |         283      6.65%     95.75% |         181      4.25%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         4256                      
system.ruby.L2Cache_Controller.Mem_Ack   |         315      7.40%      7.40% |         287      6.74%     14.14% |         167      3.92%     18.07% |         122      2.87%     20.94% |         130      3.05%     23.99% |         230      5.40%     29.39% |         211      4.96%     34.35% |         141      3.31%     37.66% |         128      3.01%     40.67% |         132      3.10%     43.77% |         246      5.78%     49.55% |         605     14.22%     63.77% |         813     19.10%     82.87% |         265      6.23%     89.10% |         283      6.65%     95.75% |         181      4.25%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         4256                      
system.ruby.L2Cache_Controller.Mem_Data  |         331      7.32%      7.32% |         303      6.71%     14.03% |         183      4.05%     18.08% |         138      3.05%     21.13% |         146      3.23%     24.36% |         246      5.44%     29.81% |         227      5.02%     34.83% |         157      3.47%     38.30% |         144      3.19%     41.49% |         148      3.28%     44.77% |         262      5.80%     50.56% |         625     13.83%     64.39% |         832     18.41%     82.81% |         281      6.22%     89.02% |         299      6.62%     95.64% |         197      4.36%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         4519                      
system.ruby.L2Cache_Controller.NP.L1_GETS |         102      7.02%      7.02% |          90      6.19%     13.21% |          45      3.10%     16.31% |          40      2.75%     19.06% |          38      2.62%     21.68% |          50      3.44%     25.12% |          34      2.34%     27.46% |          35      2.41%     29.87% |          31      2.13%     32.00% |          31      2.13%     34.14% |          78      5.37%     39.50% |          92      6.33%     45.84% |         602     41.43%     87.27% |          67      4.61%     91.88% |          81      5.57%     97.45% |          37      2.55%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1453                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          83      5.85%      5.85% |          85      5.99%     11.84% |          75      5.29%     17.12% |          34      2.40%     19.52% |          34      2.40%     21.92% |          41      2.89%     24.81% |          46      3.24%     28.05% |          34      2.40%     30.44% |          33      2.33%     32.77% |          33      2.33%     35.10% |          80      5.64%     40.73% |         462     32.56%     73.29% |         126      8.88%     82.17% |          81      5.71%     87.88% |          95      6.69%     94.57% |          77      5.43%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1419                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         146      8.84%      8.84% |         128      7.75%     16.60% |          63      3.82%     20.41% |          64      3.88%     24.29% |          74      4.48%     28.77% |         155      9.39%     38.16% |         147      8.90%     47.06% |          88      5.33%     52.39% |          80      4.85%     57.24% |          84      5.09%     62.33% |         104      6.30%     68.63% |          73      4.42%     73.05% |         106      6.42%     79.47% |         133      8.06%     87.52% |         123      7.45%     94.97% |          83      5.03%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1651                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          10     15.38%     15.38% |           1      1.54%     16.92% |           1      1.54%     18.46% |           0      0.00%     18.46% |           0      0.00%     18.46% |          15     23.08%     41.54% |           0      0.00%     41.54% |           1      1.54%     43.08% |           0      0.00%     43.08% |          13     20.00%     63.08% |          14     21.54%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |           0      0.00%     84.62% |          10     15.38%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           65                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           2     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           4     66.67%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         215      5.85%      5.85% |         297      8.08%     13.93% |         179      4.87%     18.80% |         156      4.24%     23.05% |         356      9.69%     32.73% |         135      3.67%     36.41% |         145      3.95%     40.35% |         222      6.04%     46.39% |         187      5.09%     51.48% |         186      5.06%     56.54% |         228      6.20%     62.75% |         203      5.52%     68.27% |         371     10.10%     78.37% |         502     13.66%     92.03% |         154      4.19%     96.22% |         139      3.78%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3675                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           2      6.06%      6.06% |           0      0.00%      6.06% |          15     45.45%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           1      3.03%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |          15     45.45%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           33                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            7                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         141      9.06%      9.06% |         121      7.77%     16.83% |          58      3.73%     20.55% |          59      3.79%     24.34% |          67      4.30%     28.64% |         146      9.38%     38.02% |         138      8.86%     46.89% |          81      5.20%     52.09% |          71      4.56%     56.65% |          75      4.82%     61.46% |         100      6.42%     67.89% |          72      4.62%     72.51% |         103      6.62%     79.13% |         129      8.29%     87.41% |         118      7.58%     94.99% |          78      5.01%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1557                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |           4     10.26%     10.26% |           0      0.00%     10.26% |          15     38.46%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           0      0.00%     48.72% |           1      2.56%     51.28% |           0      0.00%     51.28% |           0      0.00%     51.28% |           0      0.00%     51.28% |          19     48.72%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           39                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            8                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          19    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           19                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            6                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           2     20.00%     40.00% |           0      0.00%     40.00% |           2     20.00%     60.00% |           0      0.00%     60.00% |           2     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           10                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           1     14.29%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           1     14.29%     57.14% |           0      0.00%     57.14% |           1     14.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            7                      
system.ruby.L2Cache_Controller.Unblock   |           6     11.76%     11.76% |           0      0.00%     11.76% |          16     31.37%     43.14% |           1      1.96%     45.10% |           0      0.00%     45.10% |           1      1.96%     47.06% |           1      1.96%     49.02% |           0      0.00%     49.02% |           1      1.96%     50.98% |           0      0.00%     50.98% |           1      1.96%     52.94% |           2      3.92%     56.86% |           0      0.00%     56.86% |           1      1.96%     58.82% |           1      1.96%     60.78% |          20     39.22%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           51                      
system.ruby.L2Cache_Controller.WB_Data   |          27      2.59%      2.59% |          11      1.06%      3.65% |          54      5.19%      8.84% |           1      0.10%      8.93% |           1      0.10%      9.03% |           3      0.29%      9.32% |           7      0.67%      9.99% |           1      0.10%     10.09% |           1      0.10%     10.18% |           0      0.00%     10.18% |          16      1.54%     11.72% |         406     39.00%     50.72% |         459     44.09%     94.81% |          21      2.02%     96.83% |          10      0.96%     97.79% |          23      2.21%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         1041                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            3                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        19622                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       19622    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        19622                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        24472                      
system.ruby.LD.latency_hist_seqr::mean      18.267857                      
system.ruby.LD.latency_hist_seqr::gmean      2.281892                      
system.ruby.LD.latency_hist_seqr::stdev     56.012714                      
system.ruby.LD.latency_hist_seqr         |       24372     99.59%     99.59% |          64      0.26%     99.85% |          19      0.08%     99.93% |           1      0.00%     99.93% |          14      0.06%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         24472                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4850                      
system.ruby.LD.miss_latency_hist_seqr::mean    88.129691                      
system.ruby.LD.miss_latency_hist_seqr::gmean    64.250452                      
system.ruby.LD.miss_latency_hist_seqr::stdev    98.717034                      
system.ruby.LD.miss_latency_hist_seqr    |        4750     97.94%     97.94% |          64      1.32%     99.26% |          19      0.39%     99.65% |           1      0.02%     99.67% |          14      0.29%     99.96% |           2      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4850                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          264                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         264    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          264                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          347                      
system.ruby.Load_Linked.latency_hist_seqr::mean    42.144092                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.896122                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   149.369085                      
system.ruby.Load_Linked.latency_hist_seqr |         327     94.24%     94.24% |           7      2.02%     96.25% |           0      0.00%     96.25% |           2      0.58%     96.83% |           2      0.58%     97.41% |           2      0.58%     97.98% |           3      0.86%     98.85% |           2      0.58%     99.42% |           2      0.58%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          347                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           83                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   173.012048                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    85.256636                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   267.126694                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          63     75.90%     75.90% |           7      8.43%     84.34% |           0      0.00%     84.34% |           2      2.41%     86.75% |           2      2.41%     89.16% |           2      2.41%     91.57% |           3      3.61%     95.18% |           2      2.41%     97.59% |           2      2.41%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           83                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16427                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16427    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16427                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        18949                      
system.ruby.ST.latency_hist_seqr::mean      15.921473                      
system.ruby.ST.latency_hist_seqr::gmean      1.812937                      
system.ruby.ST.latency_hist_seqr::stdev     50.121519                      
system.ruby.ST.latency_hist_seqr         |       18913     99.81%     99.81% |          19      0.10%     99.91% |          13      0.07%     99.98% |           1      0.01%     99.98% |           2      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         18949                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2522                      
system.ruby.ST.miss_latency_hist_seqr::mean   113.112213                      
system.ruby.ST.miss_latency_hist_seqr::gmean    87.368343                      
system.ruby.ST.miss_latency_hist_seqr::stdev    89.336537                      
system.ruby.ST.miss_latency_hist_seqr    |        2486     98.57%     98.57% |          19      0.75%     99.33% |          13      0.52%     99.84% |           1      0.04%     99.88% |           2      0.08%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2522                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          331                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     4.027190                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.021098                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    55.074901                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     99.70%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          331                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            1                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean         1003                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean  1003.000000                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            1                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  59837                       # delay histogram for all message
system.ruby.delayHist::mean                 14.781607                       # delay histogram for all message
system.ruby.delayHist::gmean                12.685499                       # delay histogram for all message
system.ruby.delayHist::stdev                 9.925412                       # delay histogram for all message
system.ruby.delayHist                    |       42985     71.84%     71.84% |       12681     21.19%     93.03% |        3427      5.73%     98.76% |         354      0.59%     99.35% |         237      0.40%     99.74% |          89      0.15%     99.89% |          36      0.06%     99.95% |          23      0.04%     99.99% |           1      0.00%     99.99% |           4      0.01%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    59837                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         26124                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.692467                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.315561                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.433190                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        4415     16.90%     16.90% |       14992     57.39%     74.29% |        1529      5.85%     80.14% |        2421      9.27%     89.41% |        2644     10.12%     99.53% |         123      0.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           26124                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         30588                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        15.204100                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       13.326275                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       10.425296                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       20794     67.98%     67.98% |        8466     27.68%     95.66% |         624      2.04%     97.70% |         336      1.10%     98.80% |         222      0.73%     99.52% |          82      0.27%     99.79% |          36      0.12%     99.91% |          23      0.08%     99.98% |           1      0.00%     99.99% |           4      0.01%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           30588                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           16                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          159                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          3125                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        11.391360                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       10.029488                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        8.083399                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |        2784     89.09%     89.09% |         265      8.48%     97.57% |          36      1.15%     98.72% |          18      0.58%     99.30% |          15      0.48%     99.78% |           7      0.22%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            3125                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.001003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5550.807725                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.003830                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   527.815675                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001629                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.470117                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000950                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  6531.678150                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.001067                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7488.319518                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.002852                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   526.959991                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001708                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.169949                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.001003                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  7941.252195                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000903                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7356.885015                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.003958                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   531.940721                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001466                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.941931                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000843                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  7898.638207                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000889                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5550.883720                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.005470                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   550.093849                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001470                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.868917                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000842                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  6203.428582                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       174986                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      174986    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       174986                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36556                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30815                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5741                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120276                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115654                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4622                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.134023                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   502.369316                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.093277                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  4469.178389                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.001229                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  5698.173720                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.002757                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   995.950515                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.013709                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  8139.373341                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.027764                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62726.681943                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.004898                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.769857                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          501                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          386                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses          115                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1517                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1468                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.001723                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   123.997343                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000541                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   258.471086                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000182                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  1701.394443                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   242.088689                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1805.103405                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 15547.127228                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   123.966174                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          557                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          437                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses          120                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1704                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1655                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.001931                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    49.204408                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000572                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   108.840382                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000191                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   531.346797                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000222                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    94.702195                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000159                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   922.787868                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  6058.890991                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    49.174946                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          401                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          279                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses          122                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         1200                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         1151                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.001367                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    41.207058                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000588                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    94.555741                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000196                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   496.555130                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000223                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    81.201064                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   899.265035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  5000.415980                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000098                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    41.174181                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          539                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          425                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses          114                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1641                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1592                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.001862                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    33.088446                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000499                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    73.779712                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   450.645309                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000199                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    60.733742                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000152                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   857.713380                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3945.821370                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    33.052153                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          542                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          427                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses          115                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1651                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1603                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.001873                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    25.472818                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000552                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    69.922795                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   282.137782                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000220                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    51.276973                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   615.792931                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2955.171396                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    25.438232                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          445                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          337                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          108                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1364                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1314                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.001545                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    17.756422                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000559                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    47.564802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000178                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   227.252823                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000208                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    30.142707                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   450.214083                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  2020.377335                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    17.723544                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          525                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          412                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          113                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         2057                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         2007                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.002205                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     9.676238                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000603                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    31.691366                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000342                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   111.819867                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000195                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    22.835786                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000163                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   319.654914                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001312                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1010.653277                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     9.639945                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          555                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          439                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses          116                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1691                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1642                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001918                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   116.238676                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000513                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   241.773150                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1946.451931                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   222.345099                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000154                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1590.968730                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 14637.200525                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   116.209214                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          519                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          404                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses          115                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1577                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1528                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.001790                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   107.650812                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000523                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   225.598692                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  2090.164677                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000229                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   212.665873                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1724.342553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 13526.203467                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   107.617935                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          471                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          359                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses          112                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1421                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1372                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.001616                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    99.088995                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000576                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   210.686817                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000179                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  2039.324504                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   189.412075                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000152                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1947.801641                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 12415.971559                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000091                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    99.056117                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          495                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          380                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses          115                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1502                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1453                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.001705                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    91.317518                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000564                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   193.568305                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  1269.657990                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   177.411354                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1650.236211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 11393.349267                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    91.286349                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          519                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          400                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses          119                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1577                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1528                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.001790                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    83.053733                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000553                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   176.628698                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   936.759466                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   161.874379                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000158                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1376.988176                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time 10320.992258                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    83.023844                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          509                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          395                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses          114                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1548                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1499                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.001757                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    75.176365                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000539                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   159.099858                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   789.641545                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000226                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   142.881848                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000153                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1382.812593                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  9368.927680                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    75.143488                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          475                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          360                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses          115                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1438                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1389                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.001634                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    67.105575                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000547                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   143.417709                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   767.290805                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000225                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   130.655255                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1452.352386                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  8354.885993                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    67.072698                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          504                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          388                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses          116                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1537                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1488                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           49                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.001743                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    57.447698                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000588                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   126.089123                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   650.122594                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000202                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   105.557327                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000158                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1160.694721                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000437                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  7109.878467                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    57.416528                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000565                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.444104                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000174                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   485.054820                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000951                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7643.678159                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            5                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          708                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          356                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          352                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001707                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   687.026531                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000699                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7121.839384                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000295                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3163.749249                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000518                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   997.121296                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000166                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   595.702195                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001353                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  8468.441441                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L2cache.demand_accesses         1029                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          713                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          316                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002580                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   739.943537                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000634                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  6979.293141                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000500                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4065.719171                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000449                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.369776                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   663.211681                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000814                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 11219.008251                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L2cache.demand_accesses          676                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          404                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          272                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001798                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   690.937248                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000582                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  8071.832255                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000274                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6869.065068                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.001236                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time  1001.701945                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000784                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   466.891059                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.007235                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 13163.452532                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          161                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses         1064                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          433                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          631                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles            6                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.012147                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   782.826934                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.001528                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  8239.252713                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000654                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7910.458720                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.001886                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time  1003.495264                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.001244                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   579.969650                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.015927                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  9657.712165                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          397                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         2045                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits         1211                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          834                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           64                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.037159                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   955.372404                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.002014                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9756.603476                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.001335                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  5996.400975                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000480                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.745531                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000243                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   875.217079                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001133                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 10563.556075                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses         1001                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          719                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          282                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002219                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   754.005293                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000624                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9886.647288                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000313                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6883.271575                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000511                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.602065                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   478.814924                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000865                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 12783.787192                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses          648                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          346                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          302                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001622                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   703.740693                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000620                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7027.377150                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7838.604696                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000336                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.129824                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000199                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   471.789809                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.014624                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 13401.038662                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          143                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          532                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          303                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          229                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           32                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001431                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   694.978621                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000417                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7418.807906                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000256                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8532.001348                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000313                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.988045                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000172                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   464.043952                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000716                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  9451.001408                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          581                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          377                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          204                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001427                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   741.715506                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000407                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10478.253879                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5070.131590                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000236                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.838601                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000054                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   479.510902                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000862                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 11756.322954                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          618                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          475                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001480                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   683.400184                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000273                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 10616.661018                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000338                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5975.750483                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000249                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.261346                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000063                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   459.084143                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001626                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  7383.110610                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses         1175                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits         1019                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          156                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002839                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   782.862786                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000294                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8142.298166                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000633                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4027.703370                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000420                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.888142                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   524.480941                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000807                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  9557.698331                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          623                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          373                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          250                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001543                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   748.699631                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000541                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8104.641879                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000282                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5030.417257                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000388                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.184467                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000167                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   501.602459                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000685                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 10307.515371                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          563                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          329                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          234                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001584                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   731.659683                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000507                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9127.770575                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000213                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5965.091761                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000268                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   999.502140                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   479.574522                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000729                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 11303.119595                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          588                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          424                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          164                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001331                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   713.282858                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000328                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8793.364407                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6776.287279                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   999.039293                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   840.185377                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000576                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  9106.955275                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          474                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          328                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          146                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001073                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   707.088222                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  9196.683564                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000176                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4922.664395                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000253                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   997.417620                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000065                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   479.096731                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000612                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 10026.929686                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          345                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          153                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001178                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   713.307196                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000304                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8932.690755                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000190                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5862.734228                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         187800                      
system.ruby.latency_hist_seqr::mean          7.147859                      
system.ruby.latency_hist_seqr::gmean         1.327335                      
system.ruby.latency_hist_seqr::stdev        35.434590                      
system.ruby.latency_hist_seqr            |      187576     99.88%     99.88% |         113      0.06%     99.94% |          59      0.03%     99.97% |           8      0.00%     99.98% |          41      0.02%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           187800                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        12814                      
system.ruby.miss_latency_hist_seqr::mean    91.102076                      
system.ruby.miss_latency_hist_seqr::gmean    63.443238                      
system.ruby.miss_latency_hist_seqr::stdev   104.107285                      
system.ruby.miss_latency_hist_seqr       |       12590     98.25%     98.25% |         113      0.88%     99.13% |          59      0.46%     99.59% |           8      0.06%     99.66% |          41      0.32%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        12814                      
system.ruby.network.average_flit_latency    15.660927                      
system.ruby.network.average_flit_network_latency    11.829551                      
system.ruby.network.average_flit_queueing_latency     3.831376                      
system.ruby.network.average_flit_vnet_latency |   12.614662                       |   11.893927                       |    8.604381                      
system.ruby.network.average_flit_vqueue_latency |    4.443546                       |    3.865654                       |    1.492190                      
system.ruby.network.average_hops             2.829513                      
system.ruby.network.average_packet_latency    15.290733                      
system.ruby.network.average_packet_network_latency    11.552439                      
system.ruby.network.average_packet_queueing_latency     3.738295                      
system.ruby.network.average_packet_vnet_latency |   10.926742                       |   12.858561                       |    8.604381                      
system.ruby.network.average_packet_vqueue_latency |    5.531666                       |    3.217338                       |    1.492190                      
system.ruby.network.avg_link_utilization     0.659689                      
system.ruby.network.avg_vc_load          |    0.139119     21.09%     21.09% |    0.478150     72.48%     93.57% |    0.042420      6.43%    100.00%
system.ruby.network.avg_vc_load::total       0.659689                      
system.ruby.network.ext_in_link_utilization       159960                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       159939                      
system.ruby.network.flit_network_latency |      424332                       |     1377293                       |       90346                      
system.ruby.network.flit_queueing_latency |      149472                       |      447635                       |       15668                      
system.ruby.network.flits_injected       |       33640     21.03%     21.03% |      115820     72.41%     93.44% |       10500      6.56%    100.00%
system.ruby.network.flits_injected::total       159960                      
system.ruby.network.flits_received       |       33638     21.03%     21.03% |      115798     72.40%     93.43% |       10500      6.57%    100.00%
system.ruby.network.flits_received::total       159936                      
system.ruby.network.int_link_utilization       452605                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      254309                       |      448108                       |       90346                      
system.ruby.network.packet_queueing_latency |      128744                       |      112121                       |       15668                      
system.ruby.network.packets_injected     |       23276     33.91%     33.91% |       34856     50.79%     84.70% |       10500     15.30%    100.00%
system.ruby.network.packets_injected::total        68632                      
system.ruby.network.packets_received     |       23274     33.92%     33.92% |       34849     50.78%     84.70% |       10500     15.30%    100.00%
system.ruby.network.packets_received::total        68623                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       110129                      
system.ruby.network.routers00.buffer_writes       110129                      
system.ruby.network.routers00.crossbar_activity       110129                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       110264                      
system.ruby.network.routers00.sw_output_arbiter_activity       110129                      
system.ruby.network.routers01.buffer_reads        49610                      
system.ruby.network.routers01.buffer_writes        49610                      
system.ruby.network.routers01.crossbar_activity        49610                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        49680                      
system.ruby.network.routers01.sw_output_arbiter_activity        49610                      
system.ruby.network.routers02.buffer_reads        34642                      
system.ruby.network.routers02.buffer_writes        34642                      
system.ruby.network.routers02.crossbar_activity        34642                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        34700                      
system.ruby.network.routers02.sw_output_arbiter_activity        34642                      
system.ruby.network.routers03.buffer_reads        27278                      
system.ruby.network.routers03.buffer_writes        27278                      
system.ruby.network.routers03.crossbar_activity        27278                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        27349                      
system.ruby.network.routers03.sw_output_arbiter_activity        27278                      
system.ruby.network.routers04.buffer_reads        67942                      
system.ruby.network.routers04.buffer_writes        67942                      
system.ruby.network.routers04.crossbar_activity        67942                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        68145                      
system.ruby.network.routers04.sw_output_arbiter_activity        67942                      
system.ruby.network.routers05.buffer_reads        24836                      
system.ruby.network.routers05.buffer_writes        24836                      
system.ruby.network.routers05.crossbar_activity        24836                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        24857                      
system.ruby.network.routers05.sw_output_arbiter_activity        24836                      
system.ruby.network.routers06.buffer_reads        20502                      
system.ruby.network.routers06.buffer_writes        20502                      
system.ruby.network.routers06.crossbar_activity        20502                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        20538                      
system.ruby.network.routers06.sw_output_arbiter_activity        20502                      
system.ruby.network.routers07.buffer_reads        20534                      
system.ruby.network.routers07.buffer_writes        20534                      
system.ruby.network.routers07.crossbar_activity        20534                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        20669                      
system.ruby.network.routers07.sw_output_arbiter_activity        20534                      
system.ruby.network.routers08.buffer_reads        51217                      
system.ruby.network.routers08.buffer_writes        51217                      
system.ruby.network.routers08.crossbar_activity        51217                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        51724                      
system.ruby.network.routers08.sw_output_arbiter_activity        51217                      
system.ruby.network.routers09.buffer_reads        23595                      
system.ruby.network.routers09.buffer_writes        23595                      
system.ruby.network.routers09.crossbar_activity        23595                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        23659                      
system.ruby.network.routers09.sw_output_arbiter_activity        23595                      
system.ruby.network.routers10.buffer_reads        24202                      
system.ruby.network.routers10.buffer_writes        24202                      
system.ruby.network.routers10.crossbar_activity        24202                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        24332                      
system.ruby.network.routers10.sw_output_arbiter_activity        24202                      
system.ruby.network.routers11.buffer_reads        27894                      
system.ruby.network.routers11.buffer_writes        27894                      
system.ruby.network.routers11.crossbar_activity        27894                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        28675                      
system.ruby.network.routers11.sw_output_arbiter_activity        27894                      
system.ruby.network.routers12.buffer_reads        50298                      
system.ruby.network.routers12.buffer_writes        50298                      
system.ruby.network.routers12.crossbar_activity        50297                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        51495                      
system.ruby.network.routers12.sw_output_arbiter_activity        50297                      
system.ruby.network.routers13.buffer_reads        31278                      
system.ruby.network.routers13.buffer_writes        31278                      
system.ruby.network.routers13.crossbar_activity        31277                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        31387                      
system.ruby.network.routers13.sw_output_arbiter_activity        31277                      
system.ruby.network.routers14.buffer_reads        26043                      
system.ruby.network.routers14.buffer_writes        26043                      
system.ruby.network.routers14.crossbar_activity        26043                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        26139                      
system.ruby.network.routers14.sw_output_arbiter_activity        26043                      
system.ruby.network.routers15.buffer_reads        22559                      
system.ruby.network.routers15.buffer_writes        22559                      
system.ruby.network.routers15.crossbar_activity        22558                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        22800                      
system.ruby.network.routers15.sw_output_arbiter_activity        22558                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       187816                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      187816    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       187816                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    585506500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
