#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 23 21:19:25 2018
# Process ID: 12568
# Current directory: c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/PhaseDetector/edit_PhaseDetector_v1_0.tmp/filteriir_v1_0_project/FilterIIR_v1_0_project.runs/synth_1
# Command line: vivado.exe -log FilterIIR_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FilterIIR_v1_0.tcl
# Log file: c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/PhaseDetector/edit_PhaseDetector_v1_0.tmp/filteriir_v1_0_project/FilterIIR_v1_0_project.runs/synth_1/FilterIIR_v1_0.vds
# Journal file: c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/PhaseDetector/edit_PhaseDetector_v1_0.tmp/filteriir_v1_0_project/FilterIIR_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FilterIIR_v1_0.tcl -notrace
Command: synth_design -top FilterIIR_v1_0 -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17536 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 341.094 ; gain = 101.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FilterIIR_v1_0' [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/hdl/FilterIIR_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FilterIIR_v1_0_S00_AXI' [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/hdl/FilterIIR_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'filter_iir' [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/filter_iir.v:29]
INFO: [Synth 8-638] synthesizing module 'lowpass_section_sample' [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/lowpass_section_sample.v:24]
INFO: [Synth 8-638] synthesizing module 'mult' [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:24]
INFO: [Synth 8-256] done synthesizing module 'mult' (1#1) [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:24]
INFO: [Synth 8-638] synthesizing module 'subtract' [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/subtract.v:24]
INFO: [Synth 8-256] done synthesizing module 'subtract' (2#1) [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/subtract.v:24]
INFO: [Synth 8-638] synthesizing module 'sum' [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/sum.v:26]
INFO: [Synth 8-256] done synthesizing module 'sum' (3#1) [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/sum.v:26]
INFO: [Synth 8-638] synthesizing module 'delay' [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/delay.v:27]
INFO: [Synth 8-256] done synthesizing module 'delay' (4#1) [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/delay.v:27]
INFO: [Synth 8-256] done synthesizing module 'lowpass_section_sample' (5#1) [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/lowpass_section_sample.v:24]
INFO: [Synth 8-638] synthesizing module 'last_section' [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/last_section.v:27]
INFO: [Synth 8-256] done synthesizing module 'last_section' (6#1) [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/last_section.v:27]
INFO: [Synth 8-256] done synthesizing module 'filter_iir' (7#1) [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/filter_iir.v:29]
INFO: [Synth 8-256] done synthesizing module 'FilterIIR_v1_0_S00_AXI' (8#1) [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/hdl/FilterIIR_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'FilterIIR_v1_0' (9#1) [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/hdl/FilterIIR_v1_0.v:4]
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 393.414 ; gain = 153.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 393.414 ; gain = 153.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 393.414 ; gain = 153.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 393.414 ; gain = 153.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     65 Bit       Adders := 6     
	   2 Input     65 Bit       Adders := 15    
	   3 Input     65 Bit       Adders := 3     
+---Registers : 
	               65 Bit    Registers := 3     
	               32 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 12    
	   2 Input     32 Bit        Muxes := 15    
	  16 Input     32 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     65 Bit       Adders := 1     
	   2 Input     65 Bit       Adders := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
Module subtract 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
Module sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
Module FilterIIR_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  16 Input     32 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: PCIN+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: Generating DSP out3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Report: operator out3 is absorbed into DSP out3.
DSP Debug: swapped A/B pins for adder 0000025C4D6D9B80
DSP Debug: swapped A/B pins for adder 0000025C595F6450
DSP Debug: swapped A/B pins for adder 0000025C58FDABE0
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:35]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:35]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:35]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:35]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:35]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:35]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:35]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:35]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/Filter_IIR/FilterIIR_1.0/src/multiply.v:35]
DSP Report: Generating DSP last/m_b/out3, operation Mode is: A2*(B:0x1ffff).
DSP Report: register A is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: Generating DSP last/m_b/out3, operation Mode is: PCIN+(A:0x107eb)*B2.
DSP Report: register B is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: Generating DSP last/m_b/out3, operation Mode is: A2*(B:0x1ffff).
DSP Report: register A is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: Generating DSP last/m_b/out3, operation Mode is: PCIN+A2*(B:0x107eb).
DSP Report: register A is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: Generating DSP last/m_b/out3, operation Mode is: (PCIN>>17)+A2*(B:0x3ffff).
DSP Report: register last/d_1/out_reg is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: Generating DSP last/m_b/out3, operation Mode is: PCIN+A2*(B:0x1ffff).
DSP Report: register A is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: Generating DSP last/m_b/out3, operation Mode is: A2*(B:0x107eb).
DSP Report: register A is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: Generating DSP last/m_b/out3, operation Mode is: (PCIN>>17)+A2*(B:0x1ffff).
DSP Report: register A is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: Generating DSP last/m_b/out3, operation Mode is: PCIN+A2*(B:0x107eb).
DSP Report: register A is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: Generating DSP last/m_b/out3, operation Mode is: (PCIN>>17)+A2*(B:0x1ffff).
DSP Report: register A is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: operator last/m_b/out3 is absorbed into DSP last/m_b/out3.
DSP Report: Generating DSP last/m_a/out3, operation Mode is: A*(B:0x0).
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: Generating DSP last/m_a/out3, operation Mode is: PCIN+A*(B:0x3f6).
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: Generating DSP last/m_a/out3, operation Mode is: A*(B:0x0).
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: Generating DSP last/m_a/out3, operation Mode is: PCIN+A*(B:0x3f6).
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: Generating DSP last/m_a/out3, operation Mode is: A*(B:0x3f6).
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: Generating DSP last/m_a/out3, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: Generating DSP last/m_a/out3, operation Mode is: PCIN+A*(B:0x3f6).
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
DSP Report: operator last/m_a/out3 is absorbed into DSP last/m_a/out3.
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FilterIIR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'FilterIIR_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'FilterIIR_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FilterIIR_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'FilterIIR_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'FilterIIR_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FilterIIR_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[64]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[63]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[62]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[61]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[60]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[59]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[58]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[57]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[56]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[55]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[54]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[53]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[52]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[51]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[50]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[49]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[48]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[47]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[46]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[45]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[44]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[43]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[42]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[41]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[40]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[39]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[38]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[37]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[36]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[35]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[34]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[33]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (last/d_1/out_reg[32]) is unused and will be removed from module filter_iir.
WARNING: [Synth 8-3332] Sequential element (FilterIIR_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module FilterIIR_v1_0.
WARNING: [Synth 8-3332] Sequential element (FilterIIR_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module FilterIIR_v1_0.
WARNING: [Synth 8-3332] Sequential element (FilterIIR_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module FilterIIR_v1_0.
WARNING: [Synth 8-3332] Sequential element (FilterIIR_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module FilterIIR_v1_0.
WARNING: [Synth 8-3332] Sequential element (FilterIIR_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module FilterIIR_v1_0.
WARNING: [Synth 8-3332] Sequential element (FilterIIR_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module FilterIIR_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 634.012 ; gain = 394.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping               | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult        | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B                       | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B                       | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B                       | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 14     | 14     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*B                       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*B            | 18     | 18     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|filter_iir  | A2*(B:0x1ffff)            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filter_iir  | PCIN+(A:0x107eb)*B2       | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|filter_iir  | A2*(B:0x1ffff)            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filter_iir  | PCIN+A2*(B:0x107eb)       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filter_iir  | (PCIN>>17)+A2*(B:0x3ffff) | 14     | 1      | -      | -      | 14     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filter_iir  | PCIN+A2*(B:0x1ffff)       | 18     | 18     | -      | -      | 14     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filter_iir  | A2*(B:0x107eb)            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filter_iir  | (PCIN>>17)+A2*(B:0x1ffff) | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filter_iir  | PCIN+A2*(B:0x107eb)       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|filter_iir  | (PCIN>>17)+A2*(B:0x1ffff) | 18     | 18     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x0)                 | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*(B:0x3f6)          | 14     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x0)                 | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*(B:0x3f6)          | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | A*(B:0x3f6)               | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | (PCIN>>17)+A*(B:0x0)      | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult        | PCIN+A*(B:0x3f6)          | 18     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 634.012 ; gain = 394.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 634.012 ; gain = 394.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 634.012 ; gain = 394.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 634.012 ; gain = 394.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 634.012 ; gain = 394.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 634.012 ; gain = 394.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 634.012 ; gain = 394.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 634.012 ; gain = 394.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   315|
|3     |DSP48E1 |    56|
|4     |LUT1    |   391|
|5     |LUT2    |   238|
|6     |LUT3    |   495|
|7     |LUT4    |   178|
|8     |LUT5    |    38|
|9     |LUT6    |   282|
|10    |MUXF7   |    64|
|11    |MUXF8   |    32|
|12    |FDRE    |   687|
|13    |FDSE    |     1|
|14    |IBUF    |    68|
|15    |OBUF    |    57|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |  2904|
|2     |  FilterIIR_v1_0_S00_AXI_inst |FilterIIR_v1_0_S00_AXI |  2777|
|3     |    lowpass                   |filter_iir             |  1958|
|4     |      last                    |last_section           |   622|
|5     |        a_1                   |subtract_6             |    64|
|6     |        a_2                   |sum_7                  |     8|
|7     |        d_1                   |delay_8                |    64|
|8     |        m_a                   |mult_9                 |   282|
|9     |        m_b                   |mult_10                |   204|
|10    |      section_1               |lowpass_section_sample |  1336|
|11    |        d_1                   |delay                  |    65|
|12    |        d_2                   |delay_2                |    65|
|13    |        a_1                   |subtract               |    65|
|14    |        a_2                   |subtract_0             |    32|
|15    |        a_3                   |sum                    |    82|
|16    |        a_4                   |sum_1                  |    17|
|17    |        m_a                   |mult                   |   283|
|18    |        m_b                   |mult_3                 |   204|
|19    |        m_c                   |mult_4                 |   269|
|20    |        m_d                   |mult_5                 |   254|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 634.012 ; gain = 394.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 634.012 ; gain = 394.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 634.012 ; gain = 394.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 535 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 726.918 ; gain = 499.492
INFO: [Common 17-1381] The checkpoint 'c:/Users/Jaimin/XilinxProjects/MEngProject/IPs/PhaseDetector/edit_PhaseDetector_v1_0.tmp/filteriir_v1_0_project/FilterIIR_v1_0_project.runs/synth_1/FilterIIR_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FilterIIR_v1_0_utilization_synth.rpt -pb FilterIIR_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 726.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 23 21:20:10 2018...
