________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 7.0
Compiled: Nov  7 2016.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: diffeq1.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0.01 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0.01 seconds.
Swept away 196 nets with no fanout.
Net is a constant generator: vcc.
WARNING(2): logical_block #456 with output vcc has only 0 pin.
WARNING(3): Block contains output -- may be a constant generator.
0 unconnected blocks in input netlist.
Removed 96 LUT buffers.
Sweeped away 96 nodes.
BLIF circuit stats:
	1 LUTs of size 0
	0 LUTs of size 1
	64 LUTs of size 2
	131 LUTs of size 3
	40 LUTs of size 4
	59 LUTs of size 5
	190 LUTs of size 6
	162 of type input
	96 of type output
	193 of type latch
	485 of type names
	0 of type dual_port_ram
	0 of type single_port_ram
	5 of type multiply
Timing analysis: ON
Circuit netlist file: diffeq1.net
Circuit placement file: diffeq1.place
Circuit routing file: diffeq1.route
Circuit SDC file: /home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/diffeq1.sdc
Operation: RUN_FLOW

Packer: DISABLED
Placer: DISABLED
Router: ENABLED
RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 68
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 100
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'diffeq1.net'.
vcc is a constant generator.

Netlist num_nets: 717
Netlist num_blocks: 299
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 36.
Netlist mult_36 blocks: 5.
Netlist memory blocks: 0.
Netlist inputs pins: 162
Netlist output pins: 96

Auto-sizing FPGA at x = 17 y = 17
Auto-sizing FPGA at x = 9 y = 9
Auto-sizing FPGA at x = 13 y = 13
Auto-sizing FPGA at x = 15 y = 15
Auto-sizing FPGA at x = 14 y = 14
Auto-sizing FPGA at x = 13 y = 13
FPGA auto-sized to x = 14 y = 14
The circuit will be mapped into a 14 x 14 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 12	blocks of type: <EMPTY>
	Netlist      258	blocks of type: io
	Architecture 448	blocks of type: io
	Netlist      36	blocks of type: clb
	Architecture 140	blocks of type: clb
	Netlist      5	blocks of type: mult_36
	Architecture 6	blocks of type: mult_36
	Netlist      0	blocks of type: memory
	Architecture 4	blocks of type: memory


SDC file '/home/xuchang/nas/project/daTuner/experiment/vtr_release/vtr_flow/sdc/diffeq1.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Build rr_graph took 0.09 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 10024, total available wire length 28560, ratio 0.35098
Critical path: 22.2862 ns
Routing iteration took 0.04 seconds.

Routing iteration: 2
Critical path: 22.2862 ns
Routing iteration took 0.04 seconds.

Routing iteration: 3
Critical path: 22.2672 ns
Routing iteration took 0.04 seconds.

Routing iteration: 4
Critical path: 22.2683 ns
Routing iteration took 0.05 seconds.

Routing iteration: 5
Critical path: 22.2884 ns
Routing iteration took 0.04 seconds.

Routing iteration: 6
Critical path: 22.2873 ns
Routing iteration took 0.04 seconds.

Routing iteration: 7
Critical path: 22.2884 ns
Routing iteration took 0.04 seconds.

Routing iteration: 8
Critical path: 22.2884 ns
Routing iteration took 0.05 seconds.

Routing iteration: 9
Critical path: 22.2873 ns
Routing iteration took 0.04 seconds.

Routing iteration: 10
Critical path: 22.2694 ns
Routing iteration took 0.03 seconds.

Routing iteration: 11
Critical path: 22.2661 ns
Routing iteration took 0.04 seconds.

Routing iteration: 12
Critical path: 22.2873 ns
Routing iteration took 0.04 seconds.

Routing iteration: 13
Critical path: 22.2862 ns
Routing iteration took 0.04 seconds.

Routing iteration: 14
Critical path: 22.2862 ns
Routing iteration took 0.03 seconds.

Routing iteration: 15
Critical path: 22.2873 ns
Routing iteration took 0.03 seconds.

Routing iteration: 16
Critical path: 22.2862 ns
Routing iteration took 0.03 seconds.

Routing iteration: 17
Critical path: 22.3037 ns
Routing iteration took 0.03 seconds.

Routing iteration: 18
Critical path: 22.3475 ns
Routing iteration took 0.03 seconds.

Routing iteration: 19
Critical path: 22.3037 ns
Routing iteration took 0.03 seconds.

Routing iteration: 20
Critical path: 22.3037 ns
Routing iteration took 0.02 seconds.

Routing iteration: 21
Critical path: 22.4382 ns
Routing iteration took 0.02 seconds.

Routing iteration: 22
Critical path: 22.4382 ns
Routing iteration took 0.03 seconds.

Routing iteration: 23
Critical path: 22.4819 ns
Routing iteration took 0.02 seconds.

Routing iteration: 24
Critical path: 22.5218 ns
Routing iteration took 0.02 seconds.

Routing iteration: 25
Successfully routed after 25 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1099969616
Circuit successfully routed with a channel width factor of 68.


Average number of bends per net: 2.49510  Maximum # of bends: 26

Number of routed nets (nonglobal): 715
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 11011, average net length: 15.4000
	Maximum net length: 121

Wirelength results in terms of physical segments...
	Total wiring segments used: 2923, average wire segments per net: 4.08811
	Maximum segments used by a net: 31
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	47	26.5000  	68
1	14	9.85714  	68
2	29	17.0000  	68
3	37	22.3571  	68
4	50	31.0714  	68
5	57	33.2143  	68
6	62	39.6429  	68
7	62	42.6429  	68
8	62	43.2143  	68
9	47	33.0714  	68
10	38	22.6429  	68
11	28	16.9286  	68
12	19	10.1429  	68
13	9	5.42857  	68
14	38	17.7143  	68

Y - Directed channels: i	max occ	av_occ		capacity
0	37	18.5000  	68
1	10	5.07143  	68
2	20	10.4286  	68
3	37	20.9286  	68
4	52	30.3571  	68
5	66	43.8571  	68
6	67	45.7143  	68
7	66	43.8571  	68
8	60	40.0000  	68
9	50	34.4286  	68
10	40	23.1429  	68
11	33	20.5000  	68
12	26	13.6429  	68
13	41	23.3571  	68
14	67	41.2857  	68

Total tracks in x-direction: 1020, in y-direction: 1020

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.21132e+07
	Total used logic block area: 3.92018e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 1.51550e+06, per logic tile: 7732.16

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.337

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.337

Nets on critical path: 13 normal, 0 global.
Total logic delay: 1.64334e-08 (s), total net delay: 6.13164e-09 (s)
Final critical path: 22.5226 ns
f_max: 44.3998 MHz

Least slack in design: -22.5226 ns

Routing took 0.95 seconds.
The entire flow of VPR took 1.12 seconds.
