<stg><name>dateport_update_C3</name>


<trans_list>

<trans id="497" from="1" to="2">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="2" to="62">
<condition id="156">
<or_exp><and_exp><literal name="exitcond_flatten9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="2" to="3">
<condition id="158">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="3" to="4">
<condition id="160">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="3" to="5">
<condition id="166">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="4" to="3">
<condition id="162">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="4" to="4">
<condition id="164">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="5" to="52">
<condition id="261">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="5" to="6">
<condition id="308">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="6" to="7">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="7" to="8">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="8" to="9">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="9" to="10">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="10" to="11">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="11" to="12">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="12" to="13">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="13" to="14">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="14" to="15">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="15" to="16">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="16" to="17">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="17" to="18">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="18" to="19">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="19" to="20">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="20" to="21">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="21" to="22">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="22" to="23">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="23" to="24">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="24" to="25">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="25" to="26">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="26" to="27">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="27" to="28">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="28" to="29">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="29" to="30">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="30" to="31">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="31" to="32">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="32" to="33">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="33" to="34">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="34" to="35">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="35" to="36">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="36" to="37">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="37" to="38">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="38" to="39">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="39" to="40">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="40" to="41">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="41" to="42">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="42" to="43">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="43" to="44">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="44" to="45">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="45" to="46">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="46" to="47">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="47" to="48">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="48" to="49">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="49" to="50">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="50" to="51">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="51" to="5">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="52" to="53">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="53" to="54">
<condition id="221">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="53" to="2">
<condition id="235">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="54" to="53">
<condition id="223">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="54" to="55">
<condition id="224">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="55" to="56">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="56" to="57">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="57" to="58">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="58" to="59">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="59" to="60">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="60" to="61">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="61" to="54">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="62" to="63">
<condition id="237">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="63" to="71">
<condition id="238">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="63" to="64">
<condition id="240">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="64" to="63">
<condition id="242">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="64" to="65">
<condition id="243">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="65" to="66">
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="66" to="67">
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="67" to="68">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="68" to="69">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="69" to="70">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="70" to="64">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="71" to="72">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="72" to="73">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="73" to="74">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="74" to="75">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="75" to="76">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="76" to="77">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="77" to="62">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %tmp = alloca [25 x float], align 4

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader22:0  %indvar_flatten9 = phi i7 [ 0, %0 ], [ %indvar_flatten_next1, %3 ]

]]></node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader22:1  %i = phi i5 [ 0, %0 ], [ %i_mid2, %3 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader22:2  %j = phi i3 [ 0, %0 ], [ %j_15, %3 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader22:3  %exitcond_flatten9 = icmp eq i7 %indvar_flatten9, -32

]]></node>
<StgValue><ssdm name="exitcond_flatten9"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader22:4  %indvar_flatten_next1 = add i7 %indvar_flatten9, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:5  br i1 %exitcond_flatten9, label %.preheader14, label %.preheader22.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22.preheader:0  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96) nounwind

]]></node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22.preheader:1  %exitcond14 = icmp eq i3 %j, -2

]]></node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader22.preheader:2  %j_mid2 = select i1 %exitcond14, i3 0, i3 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader22.preheader:3  %i_3 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader22.preheader:4  %i_mid2 = select i1 %exitcond14, i5 %i_3, i5 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond_flatten9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:5  br label %.preheader21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader21:0  %k = phi i3 [ 0, %.preheader22.preheader ], [ %k_13, %.preheader20 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader21:1  %exitcond10 = icmp eq i3 %k, -3

]]></node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader21:3  %k_13 = add i3 %k, 1

]]></node>
<StgValue><ssdm name="k_13"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:4  br i1 %exitcond10, label %.preheader17.preheader, label %.preheader20.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="6" op_0_bw="3">
<![CDATA[
.preheader20.preheader:0  %tmp_135_trn_cast = zext i3 %k to i6

]]></node>
<StgValue><ssdm name="tmp_135_trn_cast"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader20.preheader:1  %tmp_160 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k, i2 0)

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="6" op_0_bw="5">
<![CDATA[
.preheader20.preheader:2  %p_shl_cast = zext i5 %tmp_160 to i6

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader20.preheader:3  %p_addr16 = add i6 %tmp_135_trn_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="p_addr16"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.preheader:4  br label %.preheader20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader17.preheader:0  %tmp_156 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %j_mid2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="8" op_0_bw="7">
<![CDATA[
.preheader17.preheader:1  %p_shl77_cast = zext i7 %tmp_156 to i8

]]></node>
<StgValue><ssdm name="p_shl77_cast"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader17.preheader:2  %tmp_157 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %j_mid2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="4">
<![CDATA[
.preheader17.preheader:3  %p_shl78_cast = zext i4 %tmp_157 to i8

]]></node>
<StgValue><ssdm name="p_shl78_cast"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader17.preheader:4  %S2_y_addr5 = sub i8 %p_shl77_cast, %p_shl78_cast

]]></node>
<StgValue><ssdm name="S2_y_addr5"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="9" op_0_bw="8">
<![CDATA[
.preheader17.preheader:5  %S2_y_addr13_cast = sext i8 %S2_y_addr5 to i9

]]></node>
<StgValue><ssdm name="S2_y_addr13_cast"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader17.preheader:6  %tmp_158 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="9" op_0_bw="8">
<![CDATA[
.preheader17.preheader:7  %p_shl79_cast = zext i8 %tmp_158 to i9

]]></node>
<StgValue><ssdm name="p_shl79_cast"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader17.preheader:8  %tmp_159 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_mid2, i1 false)

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="9" op_0_bw="6">
<![CDATA[
.preheader17.preheader:9  %p_shl80_cast = zext i6 %tmp_159 to i9

]]></node>
<StgValue><ssdm name="p_shl80_cast"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader17.preheader:10  %C3_d_addr9 = add i9 %p_shl80_cast, %p_shl79_cast

]]></node>
<StgValue><ssdm name="C3_d_addr9"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:11  br label %.preheader17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader20:0  %m = phi i3 [ %m_4, %1 ], [ 0, %.preheader20.preheader ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader20:1  %exitcond9 = icmp eq i3 %m, -3

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader20:3  %m_4 = add i3 %m, 1

]]></node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:4  br i1 %exitcond9, label %.preheader21, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="6" op_0_bw="3">
<![CDATA[
:0  %tmp_138_trn_cast = zext i3 %m to i6

]]></node>
<StgValue><ssdm name="tmp_138_trn_cast"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %p_addr18 = add i6 %tmp_138_trn_cast, %p_addr16

]]></node>
<StgValue><ssdm name="p_addr18"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_184 = zext i6 %p_addr18 to i64

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tmp_addr = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_184

]]></node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:4  store float 0.000000e+00, float* %tmp_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader17:0  %indvar_flatten1 = phi i8 [ %indvar_flatten_next9, %.preheader19 ], [ 0, %.preheader17.preheader ]

]]></node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader17:1  %k_1 = phi i3 [ %k_1_mid2, %.preheader19 ], [ 0, %.preheader17.preheader ]

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader17:2  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader19 ], [ 0, %.preheader17.preheader ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader17:3  %m_1 = phi i3 [ %m_1_mid2, %.preheader19 ], [ 0, %.preheader17.preheader ]

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader17:4  %n = phi i4 [ %n_2, %.preheader19 ], [ 0, %.preheader17.preheader ]

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader17:5  %exitcond_flatten = icmp eq i8 %indvar_flatten1, -6

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader17:6  %indvar_flatten_next9 = add i8 %indvar_flatten1, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next9"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:7  br i1 %exitcond_flatten, label %.preheader16.preheader, label %.preheader19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader19:2  %exitcond_flatten5 = icmp eq i7 %indvar_flatten, 50

]]></node>
<StgValue><ssdm name="exitcond_flatten5"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader19:3  %m_1_mid = select i1 %exitcond_flatten5, i3 0, i3 %m_1

]]></node>
<StgValue><ssdm name="m_1_mid"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader19:4  %not_exitcond_flatten = xor i1 %exitcond_flatten5, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:5  %exitcond15 = icmp eq i4 %n, -6

]]></node>
<StgValue><ssdm name="exitcond15"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader19:6  %exitcond6_mid = and i1 %exitcond15, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond6_mid"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader19:7  %k_4 = add i3 %k_1, 1

]]></node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader19:8  %k_1_mid2 = select i1 %exitcond_flatten5, i3 %k_4, i3 %k_1

]]></node>
<StgValue><ssdm name="k_1_mid2"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="4" op_0_bw="3">
<![CDATA[
.preheader19:9  %k_1_cast = zext i3 %k_1_mid2 to i4

]]></node>
<StgValue><ssdm name="k_1_cast"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader19:10  %m_6 = add i3 %m_1_mid, 1

]]></node>
<StgValue><ssdm name="m_6"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader19:12  %tmp_161 = or i1 %exitcond6_mid, %exitcond_flatten5

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader19:13  %n_mid2 = select i1 %tmp_161, i4 0, i4 %n

]]></node>
<StgValue><ssdm name="n_mid2"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader19:14  %m_1_mid2 = select i1 %exitcond6_mid, i3 %m_6, i3 %m_1_mid

]]></node>
<StgValue><ssdm name="m_1_mid2"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:28  %tmp_92 = add i4 %n_mid2, %k_1_cast

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader19:164  %indvar_flatten_op = add i7 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader19:165  %indvar_flatten_next = select i1 %exitcond_flatten5, i7 1, i7 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader19:16  %tmp_240_1 = add i3 %m_1_mid2, 1

]]></node>
<StgValue><ssdm name="tmp_240_1"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="9" op_0_bw="4">
<![CDATA[
.preheader19:29  %tmp_148_trn_cast = zext i4 %tmp_92 to i9

]]></node>
<StgValue><ssdm name="tmp_148_trn_cast"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader19:30  %S2_y_addr6 = add i9 %S2_y_addr13_cast, %tmp_148_trn_cast

]]></node>
<StgValue><ssdm name="S2_y_addr6"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="3">
<![CDATA[
.preheader19:31  %tmp_142_trn = zext i3 %m_1_mid2 to i32

]]></node>
<StgValue><ssdm name="tmp_142_trn"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader19:33  %tmp_127 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %S2_y_addr6, i4 0)

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="13">
<![CDATA[
.preheader19:34  %p_shl39 = sext i13 %tmp_127 to i32

]]></node>
<StgValue><ssdm name="p_shl39"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader19:35  %tmp_128 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %S2_y_addr6, i1 false)

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="10">
<![CDATA[
.preheader19:36  %p_shl40 = sext i10 %tmp_128 to i32

]]></node>
<StgValue><ssdm name="p_shl40"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:37  %S2_y_addr7 = sub i32 %p_shl39, %p_shl40

]]></node>
<StgValue><ssdm name="S2_y_addr7"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:38  %S2_y_addr8 = add i32 %S2_y_addr7, %tmp_142_trn

]]></node>
<StgValue><ssdm name="S2_y_addr8"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:39  %tmp_162 = zext i32 %S2_y_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:40  %S2_y_addr = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_162

]]></node>
<StgValue><ssdm name="S2_y_addr"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:41  %S2_y_load = load float* %S2_y_addr, align 4

]]></node>
<StgValue><ssdm name="S2_y_load"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="9" op_0_bw="4">
<![CDATA[
.preheader19:42  %tmp_149_trn_cast = zext i4 %n_mid2 to i9

]]></node>
<StgValue><ssdm name="tmp_149_trn_cast"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader19:43  %C3_d_addr6 = add i9 %C3_d_addr9, %tmp_149_trn_cast

]]></node>
<StgValue><ssdm name="C3_d_addr6"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader19:44  %tmp_129 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %C3_d_addr6, i3 0)

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="12">
<![CDATA[
.preheader19:45  %p_shl41 = zext i12 %tmp_129 to i32

]]></node>
<StgValue><ssdm name="p_shl41"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader19:46  %tmp_130 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %C3_d_addr6, i1 false)

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="10">
<![CDATA[
.preheader19:47  %p_shl42 = zext i10 %tmp_130 to i32

]]></node>
<StgValue><ssdm name="p_shl42"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:48  %C3_d_addr7 = add i32 %p_shl42, %p_shl41

]]></node>
<StgValue><ssdm name="C3_d_addr7"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:49  %tmp_163 = zext i32 %C3_d_addr7 to i64

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:50  %C3_d_addr_4 = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_163

]]></node>
<StgValue><ssdm name="C3_d_addr_4"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:51  %C3_d_load_1 = load float* %C3_d_addr_4, align 8

]]></node>
<StgValue><ssdm name="C3_d_load_1"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="3">
<![CDATA[
.preheader19:62  %tmp_241_1_trn = zext i3 %tmp_240_1 to i32

]]></node>
<StgValue><ssdm name="tmp_241_1_trn"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:63  %S2_y_addr9 = add i32 %S2_y_addr7, %tmp_241_1_trn

]]></node>
<StgValue><ssdm name="S2_y_addr9"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:64  %tmp_166 = zext i32 %S2_y_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:65  %S2_y_addr_1 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_166

]]></node>
<StgValue><ssdm name="S2_y_addr_1"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:66  %S2_y_load_1 = load float* %S2_y_addr_1, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_1"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:67  %C3_d_addr10 = or i32 %C3_d_addr7, 1

]]></node>
<StgValue><ssdm name="C3_d_addr10"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:68  %tmp_167 = zext i32 %C3_d_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:69  %C3_d_addr_5 = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_167

]]></node>
<StgValue><ssdm name="C3_d_addr_5"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:70  %C3_d_load_2 = load float* %C3_d_addr_5, align 4

]]></node>
<StgValue><ssdm name="C3_d_load_2"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:163  %n_2 = add i4 %n_mid2, 1

]]></node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="181" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader19:17  %tmp_240_2 = add i3 %m_1_mid2, 2

]]></node>
<StgValue><ssdm name="tmp_240_2"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader19:18  %tmp_240_3 = add i3 %m_1_mid2, 3

]]></node>
<StgValue><ssdm name="tmp_240_3"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:41  %S2_y_load = load float* %S2_y_addr, align 4

]]></node>
<StgValue><ssdm name="S2_y_load"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:51  %C3_d_load_1 = load float* %C3_d_addr_4, align 8

]]></node>
<StgValue><ssdm name="C3_d_load_1"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:52  %tmp_93 = fmul float %S2_y_load, %C3_d_load_1

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:66  %S2_y_load_1 = load float* %S2_y_addr_1, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_1"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:70  %C3_d_load_2 = load float* %C3_d_addr_5, align 4

]]></node>
<StgValue><ssdm name="C3_d_load_2"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="3">
<![CDATA[
.preheader19:73  %tmp_241_2_trn = zext i3 %tmp_240_2 to i32

]]></node>
<StgValue><ssdm name="tmp_241_2_trn"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:74  %S2_y_addr10 = add i32 %S2_y_addr7, %tmp_241_2_trn

]]></node>
<StgValue><ssdm name="S2_y_addr10"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:75  %tmp_168 = zext i32 %S2_y_addr10 to i64

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:76  %S2_y_addr_2 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_168

]]></node>
<StgValue><ssdm name="S2_y_addr_2"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:77  %S2_y_load_2 = load float* %S2_y_addr_2, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_2"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:78  %C3_d_addr11 = add i32 %C3_d_addr7, 2

]]></node>
<StgValue><ssdm name="C3_d_addr11"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:79  %tmp_169 = zext i32 %C3_d_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:80  %C3_d_addr_6 = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_169

]]></node>
<StgValue><ssdm name="C3_d_addr_6"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:81  %C3_d_load_3 = load float* %C3_d_addr_6, align 8

]]></node>
<StgValue><ssdm name="C3_d_load_3"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="3">
<![CDATA[
.preheader19:84  %tmp_241_3_trn = zext i3 %tmp_240_3 to i32

]]></node>
<StgValue><ssdm name="tmp_241_3_trn"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:85  %S2_y_addr11 = add i32 %S2_y_addr7, %tmp_241_3_trn

]]></node>
<StgValue><ssdm name="S2_y_addr11"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:86  %tmp_170 = zext i32 %S2_y_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:87  %S2_y_addr_3 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_170

]]></node>
<StgValue><ssdm name="S2_y_addr_3"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:88  %S2_y_load_3 = load float* %S2_y_addr_3, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_3"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:89  %C3_d_addr12 = add i32 %C3_d_addr7, 3

]]></node>
<StgValue><ssdm name="C3_d_addr12"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:90  %tmp_171 = zext i32 %C3_d_addr12 to i64

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:91  %C3_d_addr_7 = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_171

]]></node>
<StgValue><ssdm name="C3_d_addr_7"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:92  %C3_d_load_4 = load float* %C3_d_addr_7, align 4

]]></node>
<StgValue><ssdm name="C3_d_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="4" op_0_bw="3">
<![CDATA[
.preheader19:15  %m_1_cast = zext i3 %m_1_mid2 to i4

]]></node>
<StgValue><ssdm name="m_1_cast"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:19  %tmp_240_4 = add i4 %m_1_cast, 4

]]></node>
<StgValue><ssdm name="tmp_240_4"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:20  %tmp_240_5 = add i4 %m_1_cast, 5

]]></node>
<StgValue><ssdm name="tmp_240_5"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:52  %tmp_93 = fmul float %S2_y_load, %C3_d_load_1

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:71  %tmp_243_1 = fmul float %S2_y_load_1, %C3_d_load_2

]]></node>
<StgValue><ssdm name="tmp_243_1"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:77  %S2_y_load_2 = load float* %S2_y_addr_2, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_2"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:81  %C3_d_load_3 = load float* %C3_d_addr_6, align 8

]]></node>
<StgValue><ssdm name="C3_d_load_3"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:88  %S2_y_load_3 = load float* %S2_y_addr_3, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_3"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:92  %C3_d_load_4 = load float* %C3_d_addr_7, align 4

]]></node>
<StgValue><ssdm name="C3_d_load_4"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="4">
<![CDATA[
.preheader19:95  %tmp_241_4_trn = zext i4 %tmp_240_4 to i32

]]></node>
<StgValue><ssdm name="tmp_241_4_trn"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:96  %S2_y_addr12 = add i32 %S2_y_addr7, %tmp_241_4_trn

]]></node>
<StgValue><ssdm name="S2_y_addr12"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:97  %tmp_172 = zext i32 %S2_y_addr12 to i64

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:98  %S2_y_addr_4 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_172

]]></node>
<StgValue><ssdm name="S2_y_addr_4"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:99  %S2_y_load_4 = load float* %S2_y_addr_4, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_4"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:100  %C3_d_addr13 = add i32 %C3_d_addr7, 4

]]></node>
<StgValue><ssdm name="C3_d_addr13"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:101  %tmp_173 = zext i32 %C3_d_addr13 to i64

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:102  %C3_d_addr_8 = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_173

]]></node>
<StgValue><ssdm name="C3_d_addr_8"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:103  %C3_d_load_5 = load float* %C3_d_addr_8, align 8

]]></node>
<StgValue><ssdm name="C3_d_load_5"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="4">
<![CDATA[
.preheader19:106  %tmp_241_5_trn = zext i4 %tmp_240_5 to i32

]]></node>
<StgValue><ssdm name="tmp_241_5_trn"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:107  %S2_y_addr13 = add i32 %S2_y_addr7, %tmp_241_5_trn

]]></node>
<StgValue><ssdm name="S2_y_addr13"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:108  %tmp_174 = zext i32 %S2_y_addr13 to i64

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:109  %S2_y_addr_5 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_174

]]></node>
<StgValue><ssdm name="S2_y_addr_5"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:110  %S2_y_load_5 = load float* %S2_y_addr_5, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_5"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:111  %C3_d_addr14 = add i32 %C3_d_addr7, 5

]]></node>
<StgValue><ssdm name="C3_d_addr14"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:112  %tmp_175 = zext i32 %C3_d_addr14 to i64

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:113  %C3_d_addr_9 = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_175

]]></node>
<StgValue><ssdm name="C3_d_addr_9"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:114  %C3_d_load_6 = load float* %C3_d_addr_9, align 4

]]></node>
<StgValue><ssdm name="C3_d_load_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="233" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:21  %tmp_240_6 = add i4 %m_1_cast, 6

]]></node>
<StgValue><ssdm name="tmp_240_6"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:22  %tmp_240_7 = add i4 %m_1_cast, 7

]]></node>
<StgValue><ssdm name="tmp_240_7"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:52  %tmp_93 = fmul float %S2_y_load, %C3_d_load_1

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:71  %tmp_243_1 = fmul float %S2_y_load_1, %C3_d_load_2

]]></node>
<StgValue><ssdm name="tmp_243_1"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:82  %tmp_243_2 = fmul float %S2_y_load_2, %C3_d_load_3

]]></node>
<StgValue><ssdm name="tmp_243_2"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:99  %S2_y_load_4 = load float* %S2_y_addr_4, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_4"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:103  %C3_d_load_5 = load float* %C3_d_addr_8, align 8

]]></node>
<StgValue><ssdm name="C3_d_load_5"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:110  %S2_y_load_5 = load float* %S2_y_addr_5, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_5"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:114  %C3_d_load_6 = load float* %C3_d_addr_9, align 4

]]></node>
<StgValue><ssdm name="C3_d_load_6"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="4">
<![CDATA[
.preheader19:117  %tmp_241_6_trn = zext i4 %tmp_240_6 to i32

]]></node>
<StgValue><ssdm name="tmp_241_6_trn"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:118  %S2_y_addr14 = add i32 %S2_y_addr7, %tmp_241_6_trn

]]></node>
<StgValue><ssdm name="S2_y_addr14"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:119  %tmp_176 = zext i32 %S2_y_addr14 to i64

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:120  %S2_y_addr_6 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_176

]]></node>
<StgValue><ssdm name="S2_y_addr_6"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:121  %S2_y_load_6 = load float* %S2_y_addr_6, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_6"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:122  %C3_d_addr15 = add i32 %C3_d_addr7, 6

]]></node>
<StgValue><ssdm name="C3_d_addr15"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:123  %tmp_177 = zext i32 %C3_d_addr15 to i64

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:124  %C3_d_addr_10 = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_177

]]></node>
<StgValue><ssdm name="C3_d_addr_10"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:125  %C3_d_load_7 = load float* %C3_d_addr_10, align 8

]]></node>
<StgValue><ssdm name="C3_d_load_7"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="4">
<![CDATA[
.preheader19:128  %tmp_241_7_trn = zext i4 %tmp_240_7 to i32

]]></node>
<StgValue><ssdm name="tmp_241_7_trn"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:129  %S2_y_addr15 = add i32 %S2_y_addr7, %tmp_241_7_trn

]]></node>
<StgValue><ssdm name="S2_y_addr15"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:130  %tmp_178 = zext i32 %S2_y_addr15 to i64

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:131  %S2_y_addr_7 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_178

]]></node>
<StgValue><ssdm name="S2_y_addr_7"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:132  %S2_y_load_7 = load float* %S2_y_addr_7, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_7"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:133  %C3_d_addr16 = add i32 %C3_d_addr7, 7

]]></node>
<StgValue><ssdm name="C3_d_addr16"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:134  %tmp_179 = zext i32 %C3_d_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:135  %C3_d_addr_11 = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_179

]]></node>
<StgValue><ssdm name="C3_d_addr_11"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:136  %C3_d_load_8 = load float* %C3_d_addr_11, align 4

]]></node>
<StgValue><ssdm name="C3_d_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
.preheader19:23  %tmp_240_s = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %m_1_mid2)

]]></node>
<StgValue><ssdm name="tmp_240_s"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader19:24  %tmp_240_9 = add i4 %m_1_cast, -7

]]></node>
<StgValue><ssdm name="tmp_240_9"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="6" op_0_bw="3">
<![CDATA[
.preheader19:32  %tmp_142_trn_cast = zext i3 %m_1_mid2 to i6

]]></node>
<StgValue><ssdm name="tmp_142_trn_cast"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:52  %tmp_93 = fmul float %S2_y_load, %C3_d_load_1

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="6" op_0_bw="3">
<![CDATA[
.preheader19:53  %tmp_137_trn_cast = zext i3 %k_1_mid2 to i6

]]></node>
<StgValue><ssdm name="tmp_137_trn_cast"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader19:54  %tmp_164 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_1_mid2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="6" op_0_bw="5">
<![CDATA[
.preheader19:55  %p_shl90_cast = zext i5 %tmp_164 to i6

]]></node>
<StgValue><ssdm name="p_shl90_cast"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader19:56  %p_addr = add i6 %tmp_137_trn_cast, %p_shl90_cast

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader19:57  %p_addr17 = add i6 %p_addr, %tmp_142_trn_cast

]]></node>
<StgValue><ssdm name="p_addr17"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="64" op_0_bw="6">
<![CDATA[
.preheader19:58  %tmp_165 = zext i6 %p_addr17 to i64

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:59  %tmp_addr_1 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_165

]]></node>
<StgValue><ssdm name="tmp_addr_1"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="5">
<![CDATA[
.preheader19:60  %empty_57 = load float* %tmp_addr_1, align 4

]]></node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:71  %tmp_243_1 = fmul float %S2_y_load_1, %C3_d_load_2

]]></node>
<StgValue><ssdm name="tmp_243_1"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:82  %tmp_243_2 = fmul float %S2_y_load_2, %C3_d_load_3

]]></node>
<StgValue><ssdm name="tmp_243_2"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:93  %tmp_243_3 = fmul float %S2_y_load_3, %C3_d_load_4

]]></node>
<StgValue><ssdm name="tmp_243_3"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:121  %S2_y_load_6 = load float* %S2_y_addr_6, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_6"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:125  %C3_d_load_7 = load float* %C3_d_addr_10, align 8

]]></node>
<StgValue><ssdm name="C3_d_load_7"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:132  %S2_y_load_7 = load float* %S2_y_addr_7, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_7"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:136  %C3_d_load_8 = load float* %C3_d_addr_11, align 4

]]></node>
<StgValue><ssdm name="C3_d_load_8"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="4">
<![CDATA[
.preheader19:139  %tmp_241_8_trn = zext i4 %tmp_240_s to i32

]]></node>
<StgValue><ssdm name="tmp_241_8_trn"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:140  %S2_y_addr16 = add i32 %S2_y_addr7, %tmp_241_8_trn

]]></node>
<StgValue><ssdm name="S2_y_addr16"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:141  %tmp_180 = zext i32 %S2_y_addr16 to i64

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:142  %S2_y_addr_8 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_180

]]></node>
<StgValue><ssdm name="S2_y_addr_8"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:143  %S2_y_load_8 = load float* %S2_y_addr_8, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_8"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:144  %C3_d_addr17 = add i32 %C3_d_addr7, 8

]]></node>
<StgValue><ssdm name="C3_d_addr17"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:145  %tmp_181 = zext i32 %C3_d_addr17 to i64

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:146  %C3_d_addr_12 = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_181

]]></node>
<StgValue><ssdm name="C3_d_addr_12"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:147  %C3_d_load_9 = load float* %C3_d_addr_12, align 8

]]></node>
<StgValue><ssdm name="C3_d_load_9"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="32" op_0_bw="4">
<![CDATA[
.preheader19:150  %tmp_241_9_trn = zext i4 %tmp_240_9 to i32

]]></node>
<StgValue><ssdm name="tmp_241_9_trn"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:151  %S2_y_addr17 = add i32 %S2_y_addr7, %tmp_241_9_trn

]]></node>
<StgValue><ssdm name="S2_y_addr17"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:152  %tmp_182 = zext i32 %S2_y_addr17 to i64

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:153  %S2_y_addr_9 = getelementptr [1176 x float]* @S2_y, i64 0, i64 %tmp_182

]]></node>
<StgValue><ssdm name="S2_y_addr_9"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:154  %S2_y_load_9 = load float* %S2_y_addr_9, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_9"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:155  %C3_d_addr18 = add i32 %C3_d_addr7, 9

]]></node>
<StgValue><ssdm name="C3_d_addr18"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="64" op_0_bw="32">
<![CDATA[
.preheader19:156  %tmp_183 = zext i32 %C3_d_addr18 to i64

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader19:157  %C3_d_addr_13 = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_183

]]></node>
<StgValue><ssdm name="C3_d_addr_13"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:158  %C3_d_load_10 = load float* %C3_d_addr_13, align 4

]]></node>
<StgValue><ssdm name="C3_d_load_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="297" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="5">
<![CDATA[
.preheader19:60  %empty_57 = load float* %tmp_addr_1, align 4

]]></node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:61  %tmp_94 = fadd float %empty_57, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:71  %tmp_243_1 = fmul float %S2_y_load_1, %C3_d_load_2

]]></node>
<StgValue><ssdm name="tmp_243_1"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:82  %tmp_243_2 = fmul float %S2_y_load_2, %C3_d_load_3

]]></node>
<StgValue><ssdm name="tmp_243_2"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:93  %tmp_243_3 = fmul float %S2_y_load_3, %C3_d_load_4

]]></node>
<StgValue><ssdm name="tmp_243_3"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:104  %tmp_243_4 = fmul float %S2_y_load_4, %C3_d_load_5

]]></node>
<StgValue><ssdm name="tmp_243_4"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:143  %S2_y_load_8 = load float* %S2_y_addr_8, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_8"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:147  %C3_d_load_9 = load float* %C3_d_addr_12, align 8

]]></node>
<StgValue><ssdm name="C3_d_load_9"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:154  %S2_y_load_9 = load float* %S2_y_addr_9, align 4

]]></node>
<StgValue><ssdm name="S2_y_load_9"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="11">
<![CDATA[
.preheader19:158  %C3_d_load_10 = load float* %C3_d_addr_13, align 4

]]></node>
<StgValue><ssdm name="C3_d_load_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="307" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:61  %tmp_94 = fadd float %empty_57, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:82  %tmp_243_2 = fmul float %S2_y_load_2, %C3_d_load_3

]]></node>
<StgValue><ssdm name="tmp_243_2"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:93  %tmp_243_3 = fmul float %S2_y_load_3, %C3_d_load_4

]]></node>
<StgValue><ssdm name="tmp_243_3"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:104  %tmp_243_4 = fmul float %S2_y_load_4, %C3_d_load_5

]]></node>
<StgValue><ssdm name="tmp_243_4"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:115  %tmp_243_5 = fmul float %S2_y_load_5, %C3_d_load_6

]]></node>
<StgValue><ssdm name="tmp_243_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="312" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:61  %tmp_94 = fadd float %empty_57, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:93  %tmp_243_3 = fmul float %S2_y_load_3, %C3_d_load_4

]]></node>
<StgValue><ssdm name="tmp_243_3"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:104  %tmp_243_4 = fmul float %S2_y_load_4, %C3_d_load_5

]]></node>
<StgValue><ssdm name="tmp_243_4"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:115  %tmp_243_5 = fmul float %S2_y_load_5, %C3_d_load_6

]]></node>
<StgValue><ssdm name="tmp_243_5"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:126  %tmp_243_6 = fmul float %S2_y_load_6, %C3_d_load_7

]]></node>
<StgValue><ssdm name="tmp_243_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="317" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:61  %tmp_94 = fadd float %empty_57, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:104  %tmp_243_4 = fmul float %S2_y_load_4, %C3_d_load_5

]]></node>
<StgValue><ssdm name="tmp_243_4"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:115  %tmp_243_5 = fmul float %S2_y_load_5, %C3_d_load_6

]]></node>
<StgValue><ssdm name="tmp_243_5"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:126  %tmp_243_6 = fmul float %S2_y_load_6, %C3_d_load_7

]]></node>
<StgValue><ssdm name="tmp_243_6"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:137  %tmp_243_7 = fmul float %S2_y_load_7, %C3_d_load_8

]]></node>
<StgValue><ssdm name="tmp_243_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="322" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:61  %tmp_94 = fadd float %empty_57, %tmp_93

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:72  %tmp_244_1 = fadd float %tmp_94, %tmp_243_1

]]></node>
<StgValue><ssdm name="tmp_244_1"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:115  %tmp_243_5 = fmul float %S2_y_load_5, %C3_d_load_6

]]></node>
<StgValue><ssdm name="tmp_243_5"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:126  %tmp_243_6 = fmul float %S2_y_load_6, %C3_d_load_7

]]></node>
<StgValue><ssdm name="tmp_243_6"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:137  %tmp_243_7 = fmul float %S2_y_load_7, %C3_d_load_8

]]></node>
<StgValue><ssdm name="tmp_243_7"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:148  %tmp_243_8 = fmul float %S2_y_load_8, %C3_d_load_9

]]></node>
<StgValue><ssdm name="tmp_243_8"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="328" st_id="16" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:72  %tmp_244_1 = fadd float %tmp_94, %tmp_243_1

]]></node>
<StgValue><ssdm name="tmp_244_1"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:126  %tmp_243_6 = fmul float %S2_y_load_6, %C3_d_load_7

]]></node>
<StgValue><ssdm name="tmp_243_6"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:137  %tmp_243_7 = fmul float %S2_y_load_7, %C3_d_load_8

]]></node>
<StgValue><ssdm name="tmp_243_7"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:148  %tmp_243_8 = fmul float %S2_y_load_8, %C3_d_load_9

]]></node>
<StgValue><ssdm name="tmp_243_8"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:159  %tmp_243_9 = fmul float %S2_y_load_9, %C3_d_load_10

]]></node>
<StgValue><ssdm name="tmp_243_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="333" st_id="17" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:72  %tmp_244_1 = fadd float %tmp_94, %tmp_243_1

]]></node>
<StgValue><ssdm name="tmp_244_1"/></StgValue>
</operation>

<operation id="334" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:137  %tmp_243_7 = fmul float %S2_y_load_7, %C3_d_load_8

]]></node>
<StgValue><ssdm name="tmp_243_7"/></StgValue>
</operation>

<operation id="335" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:148  %tmp_243_8 = fmul float %S2_y_load_8, %C3_d_load_9

]]></node>
<StgValue><ssdm name="tmp_243_8"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:159  %tmp_243_9 = fmul float %S2_y_load_9, %C3_d_load_10

]]></node>
<StgValue><ssdm name="tmp_243_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="337" st_id="18" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:72  %tmp_244_1 = fadd float %tmp_94, %tmp_243_1

]]></node>
<StgValue><ssdm name="tmp_244_1"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:148  %tmp_243_8 = fmul float %S2_y_load_8, %C3_d_load_9

]]></node>
<StgValue><ssdm name="tmp_243_8"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:159  %tmp_243_9 = fmul float %S2_y_load_9, %C3_d_load_10

]]></node>
<StgValue><ssdm name="tmp_243_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="340" st_id="19" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:72  %tmp_244_1 = fadd float %tmp_94, %tmp_243_1

]]></node>
<StgValue><ssdm name="tmp_244_1"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:83  %tmp_244_2 = fadd float %tmp_244_1, %tmp_243_2

]]></node>
<StgValue><ssdm name="tmp_244_2"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:159  %tmp_243_9 = fmul float %S2_y_load_9, %C3_d_load_10

]]></node>
<StgValue><ssdm name="tmp_243_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="343" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:83  %tmp_244_2 = fadd float %tmp_244_1, %tmp_243_2

]]></node>
<StgValue><ssdm name="tmp_244_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="344" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:83  %tmp_244_2 = fadd float %tmp_244_1, %tmp_243_2

]]></node>
<StgValue><ssdm name="tmp_244_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="345" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:83  %tmp_244_2 = fadd float %tmp_244_1, %tmp_243_2

]]></node>
<StgValue><ssdm name="tmp_244_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="346" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:83  %tmp_244_2 = fadd float %tmp_244_1, %tmp_243_2

]]></node>
<StgValue><ssdm name="tmp_244_2"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:94  %tmp_244_3 = fadd float %tmp_244_2, %tmp_243_3

]]></node>
<StgValue><ssdm name="tmp_244_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="348" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:94  %tmp_244_3 = fadd float %tmp_244_2, %tmp_243_3

]]></node>
<StgValue><ssdm name="tmp_244_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="349" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:94  %tmp_244_3 = fadd float %tmp_244_2, %tmp_243_3

]]></node>
<StgValue><ssdm name="tmp_244_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="350" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:94  %tmp_244_3 = fadd float %tmp_244_2, %tmp_243_3

]]></node>
<StgValue><ssdm name="tmp_244_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="351" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:94  %tmp_244_3 = fadd float %tmp_244_2, %tmp_243_3

]]></node>
<StgValue><ssdm name="tmp_244_3"/></StgValue>
</operation>

<operation id="352" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:105  %tmp_244_4 = fadd float %tmp_244_3, %tmp_243_4

]]></node>
<StgValue><ssdm name="tmp_244_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="353" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:105  %tmp_244_4 = fadd float %tmp_244_3, %tmp_243_4

]]></node>
<StgValue><ssdm name="tmp_244_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="354" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:105  %tmp_244_4 = fadd float %tmp_244_3, %tmp_243_4

]]></node>
<StgValue><ssdm name="tmp_244_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="355" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:105  %tmp_244_4 = fadd float %tmp_244_3, %tmp_243_4

]]></node>
<StgValue><ssdm name="tmp_244_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="356" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:105  %tmp_244_4 = fadd float %tmp_244_3, %tmp_243_4

]]></node>
<StgValue><ssdm name="tmp_244_4"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:116  %tmp_244_5 = fadd float %tmp_244_4, %tmp_243_5

]]></node>
<StgValue><ssdm name="tmp_244_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="358" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:116  %tmp_244_5 = fadd float %tmp_244_4, %tmp_243_5

]]></node>
<StgValue><ssdm name="tmp_244_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="359" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:116  %tmp_244_5 = fadd float %tmp_244_4, %tmp_243_5

]]></node>
<StgValue><ssdm name="tmp_244_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="360" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:116  %tmp_244_5 = fadd float %tmp_244_4, %tmp_243_5

]]></node>
<StgValue><ssdm name="tmp_244_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="361" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:116  %tmp_244_5 = fadd float %tmp_244_4, %tmp_243_5

]]></node>
<StgValue><ssdm name="tmp_244_5"/></StgValue>
</operation>

<operation id="362" st_id="35" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:127  %tmp_244_6 = fadd float %tmp_244_5, %tmp_243_6

]]></node>
<StgValue><ssdm name="tmp_244_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="363" st_id="36" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:127  %tmp_244_6 = fadd float %tmp_244_5, %tmp_243_6

]]></node>
<StgValue><ssdm name="tmp_244_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="364" st_id="37" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:127  %tmp_244_6 = fadd float %tmp_244_5, %tmp_243_6

]]></node>
<StgValue><ssdm name="tmp_244_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="365" st_id="38" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:127  %tmp_244_6 = fadd float %tmp_244_5, %tmp_243_6

]]></node>
<StgValue><ssdm name="tmp_244_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="366" st_id="39" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:127  %tmp_244_6 = fadd float %tmp_244_5, %tmp_243_6

]]></node>
<StgValue><ssdm name="tmp_244_6"/></StgValue>
</operation>

<operation id="367" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:138  %tmp_244_7 = fadd float %tmp_244_6, %tmp_243_7

]]></node>
<StgValue><ssdm name="tmp_244_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="368" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:138  %tmp_244_7 = fadd float %tmp_244_6, %tmp_243_7

]]></node>
<StgValue><ssdm name="tmp_244_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="369" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:138  %tmp_244_7 = fadd float %tmp_244_6, %tmp_243_7

]]></node>
<StgValue><ssdm name="tmp_244_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="370" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:138  %tmp_244_7 = fadd float %tmp_244_6, %tmp_243_7

]]></node>
<StgValue><ssdm name="tmp_244_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="371" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:138  %tmp_244_7 = fadd float %tmp_244_6, %tmp_243_7

]]></node>
<StgValue><ssdm name="tmp_244_7"/></StgValue>
</operation>

<operation id="372" st_id="43" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:149  %tmp_244_8 = fadd float %tmp_244_7, %tmp_243_8

]]></node>
<StgValue><ssdm name="tmp_244_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="373" st_id="44" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:149  %tmp_244_8 = fadd float %tmp_244_7, %tmp_243_8

]]></node>
<StgValue><ssdm name="tmp_244_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="374" st_id="45" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:149  %tmp_244_8 = fadd float %tmp_244_7, %tmp_243_8

]]></node>
<StgValue><ssdm name="tmp_244_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="375" st_id="46" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:149  %tmp_244_8 = fadd float %tmp_244_7, %tmp_243_8

]]></node>
<StgValue><ssdm name="tmp_244_8"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="376" st_id="47" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:149  %tmp_244_8 = fadd float %tmp_244_7, %tmp_243_8

]]></node>
<StgValue><ssdm name="tmp_244_8"/></StgValue>
</operation>

<operation id="377" st_id="47" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:160  %tmp_244_9 = fadd float %tmp_244_8, %tmp_243_9

]]></node>
<StgValue><ssdm name="tmp_244_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="378" st_id="48" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:160  %tmp_244_9 = fadd float %tmp_244_8, %tmp_243_9

]]></node>
<StgValue><ssdm name="tmp_244_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="379" st_id="49" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:160  %tmp_244_9 = fadd float %tmp_244_8, %tmp_243_9

]]></node>
<StgValue><ssdm name="tmp_244_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="380" st_id="50" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:160  %tmp_244_9 = fadd float %tmp_244_8, %tmp_243_9

]]></node>
<StgValue><ssdm name="tmp_244_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="381" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader19:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_L_update_C3_label6_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:1  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 250, i64 250, i64 250) nounwind

]]></node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="383" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader19:11  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_update_C3_label6_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader19:25  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str13) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader19:26  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str13) nounwind

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="386" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader19:27  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="51" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader19:160  %tmp_244_9 = fadd float %tmp_244_8, %tmp_243_9

]]></node>
<StgValue><ssdm name="tmp_244_9"/></StgValue>
</operation>

<operation id="388" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader19:161  store float %tmp_244_9, float* %tmp_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader19:162  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str13, i32 %tmp_22) nounwind

]]></node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="390" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="0">
<![CDATA[
.preheader19:166  br label %.preheader17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="391" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="10" op_0_bw="3">
<![CDATA[
.preheader16.preheader:0  %tmp_134_trn_cast = zext i3 %j_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_134_trn_cast"/></StgValue>
</operation>

<operation id="392" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader16.preheader:1  %C3_dmapData_addr1 = sub i9 %p_shl79_cast, %p_shl80_cast

]]></node>
<StgValue><ssdm name="C3_dmapData_addr1"/></StgValue>
</operation>

<operation id="393" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="10" op_0_bw="9">
<![CDATA[
.preheader16.preheader:2  %C3_dmapData_addr1_cast = sext i9 %C3_dmapData_addr1 to i10

]]></node>
<StgValue><ssdm name="C3_dmapData_addr1_cast"/></StgValue>
</operation>

<operation id="394" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader16.preheader:3  %C3_dmapData_addr2 = add i10 %C3_dmapData_addr1_cast, %tmp_134_trn_cast

]]></node>
<StgValue><ssdm name="C3_dmapData_addr2"/></StgValue>
</operation>

<operation id="395" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="10">
<![CDATA[
.preheader16.preheader:4  %C3_dmapData_addr2_cast = sext i10 %C3_dmapData_addr2 to i32

]]></node>
<StgValue><ssdm name="C3_dmapData_addr2_cast"/></StgValue>
</operation>

<operation id="396" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader16.preheader:5  %tmp_126 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C3_dmapData_addr2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="397" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="12">
<![CDATA[
.preheader16.preheader:6  %p_shl38 = sext i12 %tmp_126 to i32

]]></node>
<StgValue><ssdm name="p_shl38"/></StgValue>
</operation>

<operation id="398" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader16.preheader:7  %C3_dmapData_addr3 = add i32 %C3_dmapData_addr2_cast, %p_shl38

]]></node>
<StgValue><ssdm name="C3_dmapData_addr3"/></StgValue>
</operation>

<operation id="399" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:8  br label %.preheader16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="400" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader16:0  %k_2 = phi i3 [ 0, %.preheader16.preheader ], [ %k_15, %.preheader15 ]

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="401" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader16:1  %exitcond4 = icmp eq i3 %k_2, -3

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="402" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="403" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader16:3  %k_15 = add i3 %k_2, 1

]]></node>
<StgValue><ssdm name="k_15"/></StgValue>
</operation>

<operation id="404" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:4  br i1 %exitcond4, label %3, label %.preheader15.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.preheader:0  %tmp_95 = sub i3 -4, %k_2

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="406" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="3">
<![CDATA[
.preheader15.preheader:1  %tmp_139_trn = zext i3 %k_2 to i32

]]></node>
<StgValue><ssdm name="tmp_139_trn"/></StgValue>
</operation>

<operation id="407" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15.preheader:2  %C3_dmapData_addr4 = add i32 %tmp_139_trn, %C3_dmapData_addr3

]]></node>
<StgValue><ssdm name="C3_dmapData_addr4"/></StgValue>
</operation>

<operation id="408" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15.preheader:3  %tmp_131 = shl i32 %C3_dmapData_addr4, 2

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="409" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15.preheader:4  %C3_dmapData_addr5 = add i32 %tmp_131, %C3_dmapData_addr4

]]></node>
<StgValue><ssdm name="C3_dmapData_addr5"/></StgValue>
</operation>

<operation id="410" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="6" op_0_bw="3">
<![CDATA[
.preheader15.preheader:5  %tmp_141_trn_cast = zext i3 %tmp_95 to i6

]]></node>
<StgValue><ssdm name="tmp_141_trn_cast"/></StgValue>
</operation>

<operation id="411" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader15.preheader:6  %tmp_186 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_95, i2 0)

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="412" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="6" op_0_bw="5">
<![CDATA[
.preheader15.preheader:7  %p_shl92_cast = zext i5 %tmp_186 to i6

]]></node>
<StgValue><ssdm name="p_shl92_cast"/></StgValue>
</operation>

<operation id="413" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader15.preheader:8  %p_addr19 = add i6 %p_shl92_cast, %tmp_141_trn_cast

]]></node>
<StgValue><ssdm name="p_addr19"/></StgValue>
</operation>

<operation id="414" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:9  br label %.preheader15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %j_15 = add i3 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="416" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="417" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader15:0  %m_2 = phi i3 [ %m_5, %2 ], [ 0, %.preheader15.preheader ]

]]></node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="418" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:1  %exitcond3 = icmp eq i3 %m_2, -3

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="419" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="420" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:3  %m_5 = add i3 %m_2, 1

]]></node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="421" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %exitcond3, label %.preheader16, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="3">
<![CDATA[
:0  %tmp_143_trn = zext i3 %m_2 to i32

]]></node>
<StgValue><ssdm name="tmp_143_trn"/></StgValue>
</operation>

<operation id="423" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %C3_dmapData_addr6 = add i32 %tmp_143_trn, %C3_dmapData_addr5

]]></node>
<StgValue><ssdm name="C3_dmapData_addr6"/></StgValue>
</operation>

<operation id="424" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_187 = zext i32 %C3_dmapData_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="425" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C3_dmapData_addr = getelementptr [2400 x float]* @C3_dmapData, i64 0, i64 %tmp_187

]]></node>
<StgValue><ssdm name="C3_dmapData_addr"/></StgValue>
</operation>

<operation id="426" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="12">
<![CDATA[
:4  %C3_dmapData_load = load float* %C3_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C3_dmapData_load"/></StgValue>
</operation>

<operation id="427" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %tmp_96 = sub i3 -4, %m_2

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="428" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="6" op_0_bw="3">
<![CDATA[
:6  %tmp_145_trn_cast = zext i3 %tmp_96 to i6

]]></node>
<StgValue><ssdm name="tmp_145_trn_cast"/></StgValue>
</operation>

<operation id="429" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:7  %p_addr20 = add i6 %tmp_145_trn_cast, %p_addr19

]]></node>
<StgValue><ssdm name="p_addr20"/></StgValue>
</operation>

<operation id="430" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="64" op_0_bw="6">
<![CDATA[
:8  %tmp_188 = zext i6 %p_addr20 to i64

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="431" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %tmp_addr_2 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_188

]]></node>
<StgValue><ssdm name="tmp_addr_2"/></StgValue>
</operation>

<operation id="432" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="5">
<![CDATA[
:10  %empty_61 = load float* %tmp_addr_2, align 4

]]></node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="433" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="12">
<![CDATA[
:4  %C3_dmapData_load = load float* %C3_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C3_dmapData_load"/></StgValue>
</operation>

<operation id="434" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="32" op_0_bw="5">
<![CDATA[
:10  %empty_61 = load float* %tmp_addr_2, align 4

]]></node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="435" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_97 = fadd float %C3_dmapData_load, %empty_61

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="436" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_97 = fadd float %C3_dmapData_load, %empty_61

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="437" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_97 = fadd float %C3_dmapData_load, %empty_61

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="438" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_97 = fadd float %C3_dmapData_load, %empty_61

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="439" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_97 = fadd float %C3_dmapData_load, %empty_61

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="440" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:12  store float %tmp_97, float* %C3_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="442" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader14:0  %i_1 = phi i5 [ %i_18, %5 ], [ 0, %.preheader22 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="443" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader14:1  %exitcond2 = icmp eq i5 %i_1, -16

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="444" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="445" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader14:3  %i_18 = add i5 %i_1, 1

]]></node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="446" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %exitcond2, label %6, label %.preheader13.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="64" op_0_bw="5">
<![CDATA[
.preheader13.preheader:0  %tmp_s = zext i5 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="448" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader13.preheader:1  %tmp_154 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_1, i3 0)

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="449" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="9" op_0_bw="8">
<![CDATA[
.preheader13.preheader:2  %p_shl75_cast = zext i8 %tmp_154 to i9

]]></node>
<StgValue><ssdm name="p_shl75_cast"/></StgValue>
</operation>

<operation id="450" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader13.preheader:3  %tmp_155 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_1, i1 false)

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="451" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="9" op_0_bw="6">
<![CDATA[
.preheader13.preheader:4  %p_shl76_cast = zext i6 %tmp_155 to i9

]]></node>
<StgValue><ssdm name="p_shl76_cast"/></StgValue>
</operation>

<operation id="452" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader13.preheader:5  %C3_d_addr8 = add i9 %p_shl76_cast, %p_shl75_cast

]]></node>
<StgValue><ssdm name="C3_d_addr8"/></StgValue>
</operation>

<operation id="453" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:6  br label %.preheader13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="455" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader13:0  %j_1 = phi i4 [ 0, %.preheader13.preheader ], [ %j_14, %.preheader ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="456" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader13:1  %q = phi float [ 0.000000e+00, %.preheader13.preheader ], [ %q_1, %.preheader ]

]]></node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="457" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:2  %exitcond1 = icmp eq i4 %j_1, -6

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="458" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:3  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="459" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:4  %j_14 = add i4 %j_1, 1

]]></node>
<StgValue><ssdm name="j_14"/></StgValue>
</operation>

<operation id="460" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:5  br i1 %exitcond1, label %5, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="9" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_133_trn_cast = zext i4 %j_1 to i9

]]></node>
<StgValue><ssdm name="tmp_133_trn_cast"/></StgValue>
</operation>

<operation id="462" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %C3_d_addr4 = add i9 %C3_d_addr8, %tmp_133_trn_cast

]]></node>
<StgValue><ssdm name="C3_d_addr4"/></StgValue>
</operation>

<operation id="463" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader.preheader:2  %tmp_124 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %C3_d_addr4, i3 0)

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="464" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader:3  %p_shl = zext i12 %tmp_124 to i32

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="465" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader.preheader:4  %tmp_125 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %C3_d_addr4, i1 false)

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="466" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="10">
<![CDATA[
.preheader.preheader:5  %p_shl37 = zext i10 %tmp_125 to i32

]]></node>
<StgValue><ssdm name="p_shl37"/></StgValue>
</operation>

<operation id="467" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %C3_d_addr5 = add i32 %p_shl37, %p_shl

]]></node>
<StgValue><ssdm name="C3_d_addr5"/></StgValue>
</operation>

<operation id="468" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C3_dbias_addr = getelementptr [16 x float]* @C3_dbias, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C3_dbias_addr"/></StgValue>
</operation>

<operation id="470" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="4">
<![CDATA[
:1  %C3_dbias_load = load float* %C3_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C3_dbias_load"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="471" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %k_3 = phi i4 [ %k_14, %4 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="472" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %q_1 = phi float [ %q_6, %4 ], [ %q, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="473" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2  %exitcond = icmp eq i4 %k_3, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="474" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="475" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:4  %k_14 = add i4 %k_3, 1

]]></node>
<StgValue><ssdm name="k_14"/></StgValue>
</operation>

<operation id="476" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader13, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="4">
<![CDATA[
:0  %tmp_136_trn = zext i4 %k_3 to i32

]]></node>
<StgValue><ssdm name="tmp_136_trn"/></StgValue>
</operation>

<operation id="478" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %C3_d_addr19 = add i32 %C3_d_addr5, %tmp_136_trn

]]></node>
<StgValue><ssdm name="C3_d_addr19"/></StgValue>
</operation>

<operation id="479" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_185 = zext i32 %C3_d_addr19 to i64

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="480" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C3_d_addr = getelementptr [1600 x float]* @C3_d, i64 0, i64 %tmp_185

]]></node>
<StgValue><ssdm name="C3_d_addr"/></StgValue>
</operation>

<operation id="481" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="11">
<![CDATA[
:4  %C3_d_load = load float* %C3_d_addr, align 4

]]></node>
<StgValue><ssdm name="C3_d_load"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="482" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="32" op_0_bw="11">
<![CDATA[
:4  %C3_d_load = load float* %C3_d_addr, align 4

]]></node>
<StgValue><ssdm name="C3_d_load"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="483" st_id="66" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %q_6 = fadd float %q_1, %C3_d_load

]]></node>
<StgValue><ssdm name="q_6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="484" st_id="67" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %q_6 = fadd float %q_1, %C3_d_load

]]></node>
<StgValue><ssdm name="q_6"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="485" st_id="68" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %q_6 = fadd float %q_1, %C3_d_load

]]></node>
<StgValue><ssdm name="q_6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="486" st_id="69" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %q_6 = fadd float %q_1, %C3_d_load

]]></node>
<StgValue><ssdm name="q_6"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="487" st_id="70" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %q_6 = fadd float %q_1, %C3_d_load

]]></node>
<StgValue><ssdm name="q_6"/></StgValue>
</operation>

<operation id="488" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="489" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="4">
<![CDATA[
:1  %C3_dbias_load = load float* %C3_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C3_dbias_load"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="490" st_id="72" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_91 = fadd float %C3_dbias_load, %q

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="491" st_id="73" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_91 = fadd float %C3_dbias_load, %q

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="492" st_id="74" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_91 = fadd float %C3_dbias_load, %q

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="493" st_id="75" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_91 = fadd float %C3_dbias_load, %q

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="494" st_id="76" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_91 = fadd float %C3_dbias_load, %q

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="495" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:3  store float %tmp_91, float* %C3_dbias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
