
FRAM3re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b8ec  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  0800ba84  0800ba84  0001ba84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800baa4  0800baa4  000203c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800baa4  0800baa4  0001baa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800baac  0800baac  000203c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800baac  0800baac  0001baac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bab0  0800bab0  0001bab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003c4  20000000  0800bab4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000564  200003c8  0800be78  000203c8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000092c  0800be78  0002092c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000203c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000173ce  00000000  00000000  000203f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fa1  00000000  00000000  000377c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001138  00000000  00000000  0003a768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001018  00000000  00000000  0003b8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000176a8  00000000  00000000  0003c8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015b2a  00000000  00000000  00053f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092fb0  00000000  00000000  00069a8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  000fca3a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000493c  00000000  00000000  000fcb00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000016fd  00000000  00000000  0010143c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200003c8 	.word	0x200003c8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800ba6c 	.word	0x0800ba6c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200003cc 	.word	0x200003cc
 80001d4:	0800ba6c 	.word	0x0800ba6c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2uiz>:
 8000974:	004a      	lsls	r2, r1, #1
 8000976:	d211      	bcs.n	800099c <__aeabi_d2uiz+0x28>
 8000978:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800097c:	d211      	bcs.n	80009a2 <__aeabi_d2uiz+0x2e>
 800097e:	d50d      	bpl.n	800099c <__aeabi_d2uiz+0x28>
 8000980:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000984:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000988:	d40e      	bmi.n	80009a8 <__aeabi_d2uiz+0x34>
 800098a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800098e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000992:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000996:	fa23 f002 	lsr.w	r0, r3, r2
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d102      	bne.n	80009ae <__aeabi_d2uiz+0x3a>
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ac:	4770      	bx	lr
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	4770      	bx	lr

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295
 8000a68:	f000 b974 	b.w	8000d54 <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	9d08      	ldr	r5, [sp, #32]
 8000a8a:	4604      	mov	r4, r0
 8000a8c:	468e      	mov	lr, r1
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d14d      	bne.n	8000b2e <__udivmoddi4+0xaa>
 8000a92:	428a      	cmp	r2, r1
 8000a94:	4694      	mov	ip, r2
 8000a96:	d969      	bls.n	8000b6c <__udivmoddi4+0xe8>
 8000a98:	fab2 f282 	clz	r2, r2
 8000a9c:	b152      	cbz	r2, 8000ab4 <__udivmoddi4+0x30>
 8000a9e:	fa01 f302 	lsl.w	r3, r1, r2
 8000aa2:	f1c2 0120 	rsb	r1, r2, #32
 8000aa6:	fa20 f101 	lsr.w	r1, r0, r1
 8000aaa:	fa0c fc02 	lsl.w	ip, ip, r2
 8000aae:	ea41 0e03 	orr.w	lr, r1, r3
 8000ab2:	4094      	lsls	r4, r2
 8000ab4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ab8:	0c21      	lsrs	r1, r4, #16
 8000aba:	fbbe f6f8 	udiv	r6, lr, r8
 8000abe:	fa1f f78c 	uxth.w	r7, ip
 8000ac2:	fb08 e316 	mls	r3, r8, r6, lr
 8000ac6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000aca:	fb06 f107 	mul.w	r1, r6, r7
 8000ace:	4299      	cmp	r1, r3
 8000ad0:	d90a      	bls.n	8000ae8 <__udivmoddi4+0x64>
 8000ad2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ad6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ada:	f080 811f 	bcs.w	8000d1c <__udivmoddi4+0x298>
 8000ade:	4299      	cmp	r1, r3
 8000ae0:	f240 811c 	bls.w	8000d1c <__udivmoddi4+0x298>
 8000ae4:	3e02      	subs	r6, #2
 8000ae6:	4463      	add	r3, ip
 8000ae8:	1a5b      	subs	r3, r3, r1
 8000aea:	b2a4      	uxth	r4, r4
 8000aec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000af0:	fb08 3310 	mls	r3, r8, r0, r3
 8000af4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000af8:	fb00 f707 	mul.w	r7, r0, r7
 8000afc:	42a7      	cmp	r7, r4
 8000afe:	d90a      	bls.n	8000b16 <__udivmoddi4+0x92>
 8000b00:	eb1c 0404 	adds.w	r4, ip, r4
 8000b04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b08:	f080 810a 	bcs.w	8000d20 <__udivmoddi4+0x29c>
 8000b0c:	42a7      	cmp	r7, r4
 8000b0e:	f240 8107 	bls.w	8000d20 <__udivmoddi4+0x29c>
 8000b12:	4464      	add	r4, ip
 8000b14:	3802      	subs	r0, #2
 8000b16:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b1a:	1be4      	subs	r4, r4, r7
 8000b1c:	2600      	movs	r6, #0
 8000b1e:	b11d      	cbz	r5, 8000b28 <__udivmoddi4+0xa4>
 8000b20:	40d4      	lsrs	r4, r2
 8000b22:	2300      	movs	r3, #0
 8000b24:	e9c5 4300 	strd	r4, r3, [r5]
 8000b28:	4631      	mov	r1, r6
 8000b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b2e:	428b      	cmp	r3, r1
 8000b30:	d909      	bls.n	8000b46 <__udivmoddi4+0xc2>
 8000b32:	2d00      	cmp	r5, #0
 8000b34:	f000 80ef 	beq.w	8000d16 <__udivmoddi4+0x292>
 8000b38:	2600      	movs	r6, #0
 8000b3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000b3e:	4630      	mov	r0, r6
 8000b40:	4631      	mov	r1, r6
 8000b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b46:	fab3 f683 	clz	r6, r3
 8000b4a:	2e00      	cmp	r6, #0
 8000b4c:	d14a      	bne.n	8000be4 <__udivmoddi4+0x160>
 8000b4e:	428b      	cmp	r3, r1
 8000b50:	d302      	bcc.n	8000b58 <__udivmoddi4+0xd4>
 8000b52:	4282      	cmp	r2, r0
 8000b54:	f200 80f9 	bhi.w	8000d4a <__udivmoddi4+0x2c6>
 8000b58:	1a84      	subs	r4, r0, r2
 8000b5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000b5e:	2001      	movs	r0, #1
 8000b60:	469e      	mov	lr, r3
 8000b62:	2d00      	cmp	r5, #0
 8000b64:	d0e0      	beq.n	8000b28 <__udivmoddi4+0xa4>
 8000b66:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b6a:	e7dd      	b.n	8000b28 <__udivmoddi4+0xa4>
 8000b6c:	b902      	cbnz	r2, 8000b70 <__udivmoddi4+0xec>
 8000b6e:	deff      	udf	#255	; 0xff
 8000b70:	fab2 f282 	clz	r2, r2
 8000b74:	2a00      	cmp	r2, #0
 8000b76:	f040 8092 	bne.w	8000c9e <__udivmoddi4+0x21a>
 8000b7a:	eba1 010c 	sub.w	r1, r1, ip
 8000b7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b82:	fa1f fe8c 	uxth.w	lr, ip
 8000b86:	2601      	movs	r6, #1
 8000b88:	0c20      	lsrs	r0, r4, #16
 8000b8a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b8e:	fb07 1113 	mls	r1, r7, r3, r1
 8000b92:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b96:	fb0e f003 	mul.w	r0, lr, r3
 8000b9a:	4288      	cmp	r0, r1
 8000b9c:	d908      	bls.n	8000bb0 <__udivmoddi4+0x12c>
 8000b9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000ba2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x12a>
 8000ba8:	4288      	cmp	r0, r1
 8000baa:	f200 80cb 	bhi.w	8000d44 <__udivmoddi4+0x2c0>
 8000bae:	4643      	mov	r3, r8
 8000bb0:	1a09      	subs	r1, r1, r0
 8000bb2:	b2a4      	uxth	r4, r4
 8000bb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bb8:	fb07 1110 	mls	r1, r7, r0, r1
 8000bbc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000bc0:	fb0e fe00 	mul.w	lr, lr, r0
 8000bc4:	45a6      	cmp	lr, r4
 8000bc6:	d908      	bls.n	8000bda <__udivmoddi4+0x156>
 8000bc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bcc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bd0:	d202      	bcs.n	8000bd8 <__udivmoddi4+0x154>
 8000bd2:	45a6      	cmp	lr, r4
 8000bd4:	f200 80bb 	bhi.w	8000d4e <__udivmoddi4+0x2ca>
 8000bd8:	4608      	mov	r0, r1
 8000bda:	eba4 040e 	sub.w	r4, r4, lr
 8000bde:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000be2:	e79c      	b.n	8000b1e <__udivmoddi4+0x9a>
 8000be4:	f1c6 0720 	rsb	r7, r6, #32
 8000be8:	40b3      	lsls	r3, r6
 8000bea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bf2:	fa20 f407 	lsr.w	r4, r0, r7
 8000bf6:	fa01 f306 	lsl.w	r3, r1, r6
 8000bfa:	431c      	orrs	r4, r3
 8000bfc:	40f9      	lsrs	r1, r7
 8000bfe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c02:	fa00 f306 	lsl.w	r3, r0, r6
 8000c06:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c0a:	0c20      	lsrs	r0, r4, #16
 8000c0c:	fa1f fe8c 	uxth.w	lr, ip
 8000c10:	fb09 1118 	mls	r1, r9, r8, r1
 8000c14:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c18:	fb08 f00e 	mul.w	r0, r8, lr
 8000c1c:	4288      	cmp	r0, r1
 8000c1e:	fa02 f206 	lsl.w	r2, r2, r6
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b8>
 8000c24:	eb1c 0101 	adds.w	r1, ip, r1
 8000c28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c2c:	f080 8088 	bcs.w	8000d40 <__udivmoddi4+0x2bc>
 8000c30:	4288      	cmp	r0, r1
 8000c32:	f240 8085 	bls.w	8000d40 <__udivmoddi4+0x2bc>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	4461      	add	r1, ip
 8000c3c:	1a09      	subs	r1, r1, r0
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c44:	fb09 1110 	mls	r1, r9, r0, r1
 8000c48:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c50:	458e      	cmp	lr, r1
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1e2>
 8000c54:	eb1c 0101 	adds.w	r1, ip, r1
 8000c58:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c5c:	d26c      	bcs.n	8000d38 <__udivmoddi4+0x2b4>
 8000c5e:	458e      	cmp	lr, r1
 8000c60:	d96a      	bls.n	8000d38 <__udivmoddi4+0x2b4>
 8000c62:	3802      	subs	r0, #2
 8000c64:	4461      	add	r1, ip
 8000c66:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c6a:	fba0 9402 	umull	r9, r4, r0, r2
 8000c6e:	eba1 010e 	sub.w	r1, r1, lr
 8000c72:	42a1      	cmp	r1, r4
 8000c74:	46c8      	mov	r8, r9
 8000c76:	46a6      	mov	lr, r4
 8000c78:	d356      	bcc.n	8000d28 <__udivmoddi4+0x2a4>
 8000c7a:	d053      	beq.n	8000d24 <__udivmoddi4+0x2a0>
 8000c7c:	b15d      	cbz	r5, 8000c96 <__udivmoddi4+0x212>
 8000c7e:	ebb3 0208 	subs.w	r2, r3, r8
 8000c82:	eb61 010e 	sbc.w	r1, r1, lr
 8000c86:	fa01 f707 	lsl.w	r7, r1, r7
 8000c8a:	fa22 f306 	lsr.w	r3, r2, r6
 8000c8e:	40f1      	lsrs	r1, r6
 8000c90:	431f      	orrs	r7, r3
 8000c92:	e9c5 7100 	strd	r7, r1, [r5]
 8000c96:	2600      	movs	r6, #0
 8000c98:	4631      	mov	r1, r6
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	f1c2 0320 	rsb	r3, r2, #32
 8000ca2:	40d8      	lsrs	r0, r3
 8000ca4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca8:	fa21 f303 	lsr.w	r3, r1, r3
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4301      	orrs	r1, r0
 8000cb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cb4:	fa1f fe8c 	uxth.w	lr, ip
 8000cb8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000cbc:	fb07 3610 	mls	r6, r7, r0, r3
 8000cc0:	0c0b      	lsrs	r3, r1, #16
 8000cc2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cc6:	fb00 f60e 	mul.w	r6, r0, lr
 8000cca:	429e      	cmp	r6, r3
 8000ccc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0x260>
 8000cd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cda:	d22f      	bcs.n	8000d3c <__udivmoddi4+0x2b8>
 8000cdc:	429e      	cmp	r6, r3
 8000cde:	d92d      	bls.n	8000d3c <__udivmoddi4+0x2b8>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	4463      	add	r3, ip
 8000ce4:	1b9b      	subs	r3, r3, r6
 8000ce6:	b289      	uxth	r1, r1
 8000ce8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000cec:	fb07 3316 	mls	r3, r7, r6, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb06 f30e 	mul.w	r3, r6, lr
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d908      	bls.n	8000d0e <__udivmoddi4+0x28a>
 8000cfc:	eb1c 0101 	adds.w	r1, ip, r1
 8000d00:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d04:	d216      	bcs.n	8000d34 <__udivmoddi4+0x2b0>
 8000d06:	428b      	cmp	r3, r1
 8000d08:	d914      	bls.n	8000d34 <__udivmoddi4+0x2b0>
 8000d0a:	3e02      	subs	r6, #2
 8000d0c:	4461      	add	r1, ip
 8000d0e:	1ac9      	subs	r1, r1, r3
 8000d10:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d14:	e738      	b.n	8000b88 <__udivmoddi4+0x104>
 8000d16:	462e      	mov	r6, r5
 8000d18:	4628      	mov	r0, r5
 8000d1a:	e705      	b.n	8000b28 <__udivmoddi4+0xa4>
 8000d1c:	4606      	mov	r6, r0
 8000d1e:	e6e3      	b.n	8000ae8 <__udivmoddi4+0x64>
 8000d20:	4618      	mov	r0, r3
 8000d22:	e6f8      	b.n	8000b16 <__udivmoddi4+0x92>
 8000d24:	454b      	cmp	r3, r9
 8000d26:	d2a9      	bcs.n	8000c7c <__udivmoddi4+0x1f8>
 8000d28:	ebb9 0802 	subs.w	r8, r9, r2
 8000d2c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d30:	3801      	subs	r0, #1
 8000d32:	e7a3      	b.n	8000c7c <__udivmoddi4+0x1f8>
 8000d34:	4646      	mov	r6, r8
 8000d36:	e7ea      	b.n	8000d0e <__udivmoddi4+0x28a>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	e794      	b.n	8000c66 <__udivmoddi4+0x1e2>
 8000d3c:	4640      	mov	r0, r8
 8000d3e:	e7d1      	b.n	8000ce4 <__udivmoddi4+0x260>
 8000d40:	46d0      	mov	r8, sl
 8000d42:	e77b      	b.n	8000c3c <__udivmoddi4+0x1b8>
 8000d44:	3b02      	subs	r3, #2
 8000d46:	4461      	add	r1, ip
 8000d48:	e732      	b.n	8000bb0 <__udivmoddi4+0x12c>
 8000d4a:	4630      	mov	r0, r6
 8000d4c:	e709      	b.n	8000b62 <__udivmoddi4+0xde>
 8000d4e:	4464      	add	r4, ip
 8000d50:	3802      	subs	r0, #2
 8000d52:	e742      	b.n	8000bda <__udivmoddi4+0x156>

08000d54 <__aeabi_idiv0>:
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop

08000d58 <KalmanMatrixInit>:
#include "main.h"
#include "Kalman.h"
#include "arm_math.h"

void KalmanMatrixInit(KalmanFilterVar *KalmanVar)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
	  arm_mat_init_f32(&(KalmanVar ->MatA), 3, 3, KalmanVar ->MatA_Data);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f503 7021 	add.w	r0, r3, #644	; 0x284
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	2203      	movs	r2, #3
 8000d6a:	2103      	movs	r1, #3
 8000d6c:	f00a fdd6 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatB), 3, 1, KalmanVar ->MatB_Data);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	f503 7023 	add.w	r0, r3, #652	; 0x28c
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	3324      	adds	r3, #36	; 0x24
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	2103      	movs	r1, #3
 8000d7e:	f00a fdcd 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatC), 1, 3, KalmanVar ->MatC_Data);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	f503 7025 	add.w	r0, r3, #660	; 0x294
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	3330      	adds	r3, #48	; 0x30
 8000d8c:	2203      	movs	r2, #3
 8000d8e:	2101      	movs	r1, #1
 8000d90:	f00a fdc4 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatD), 1, 1, KalmanVar ->MatD_Data);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	f503 7027 	add.w	r0, r3, #668	; 0x29c
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	333c      	adds	r3, #60	; 0x3c
 8000d9e:	2201      	movs	r2, #1
 8000da0:	2101      	movs	r1, #1
 8000da2:	f00a fdbb 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatQ), 3, 3, KalmanVar ->MatQ_Data);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f503 7029 	add.w	r0, r3, #676	; 0x2a4
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	3340      	adds	r3, #64	; 0x40
 8000db0:	2203      	movs	r2, #3
 8000db2:	2103      	movs	r1, #3
 8000db4:	f00a fdb2 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatR), 1, 1, KalmanVar ->MatR_Data);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f503 702b 	add.w	r0, r3, #684	; 0x2ac
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	3364      	adds	r3, #100	; 0x64
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	f00a fda9 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatG), 3, 3, KalmanVar ->MatG_Data);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	f503 702d 	add.w	r0, r3, #692	; 0x2b4
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	3368      	adds	r3, #104	; 0x68
 8000dd4:	2203      	movs	r2, #3
 8000dd6:	2103      	movs	r1, #3
 8000dd8:	f00a fda0 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatState), 3, 1, KalmanVar ->MatState_Data);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f503 702f 	add.w	r0, r3, #700	; 0x2bc
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	338c      	adds	r3, #140	; 0x8c
 8000de6:	2201      	movs	r2, #1
 8000de8:	2103      	movs	r1, #3
 8000dea:	f00a fd97 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatStateLast), 3, 1, KalmanVar ->MatStateLast_Data);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f503 7031 	add.w	r0, r3, #708	; 0x2c4
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	3398      	adds	r3, #152	; 0x98
 8000df8:	2201      	movs	r2, #1
 8000dfa:	2103      	movs	r1, #3
 8000dfc:	f00a fd8e 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPredict), 3, 3, KalmanVar ->MatPredict_Data);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f503 7033 	add.w	r0, r3, #716	; 0x2cc
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	33a4      	adds	r3, #164	; 0xa4
 8000e0a:	2203      	movs	r2, #3
 8000e0c:	2103      	movs	r1, #3
 8000e0e:	f00a fd85 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPredictLast), 3, 3, KalmanVar ->MatPredictLast_Data);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f503 7035 	add.w	r0, r3, #724	; 0x2d4
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	33c8      	adds	r3, #200	; 0xc8
 8000e1c:	2203      	movs	r2, #3
 8000e1e:	2103      	movs	r1, #3
 8000e20:	f00a fd7c 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatY), 1, 1, KalmanVar ->MatY_Data);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f503 7037 	add.w	r0, r3, #732	; 0x2dc
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	33ec      	adds	r3, #236	; 0xec
 8000e2e:	2201      	movs	r2, #1
 8000e30:	2101      	movs	r1, #1
 8000e32:	f00a fd73 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatZ), 1, 1, KalmanVar ->MatZ_Data);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f503 7039 	add.w	r0, r3, #740	; 0x2e4
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	33f0      	adds	r3, #240	; 0xf0
 8000e40:	2201      	movs	r2, #1
 8000e42:	2101      	movs	r1, #1
 8000e44:	f00a fd6a 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatS), 1, 1, KalmanVar ->MatS_Data);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f503 703b 	add.w	r0, r3, #748	; 0x2ec
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	33f4      	adds	r3, #244	; 0xf4
 8000e52:	2201      	movs	r2, #1
 8000e54:	2101      	movs	r1, #1
 8000e56:	f00a fd61 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatK), 3, 1, KalmanVar ->MatK_Data);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	f503 703d 	add.w	r0, r3, #756	; 0x2f4
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	33f8      	adds	r3, #248	; 0xf8
 8000e64:	2201      	movs	r2, #1
 8000e66:	2103      	movs	r1, #3
 8000e68:	f00a fd58 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatI), 3, 3, KalmanVar ->MatI_Data);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f503 703f 	add.w	r0, r3, #764	; 0x2fc
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8000e78:	2203      	movs	r2, #3
 8000e7a:	2103      	movs	r1, #3
 8000e7c:	f00a fd4e 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatAt), 3, 3, KalmanVar ->MatAt_Data);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f503 7041 	add.w	r0, r3, #772	; 0x304
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	2103      	movs	r1, #3
 8000e90:	f00a fd44 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatGt), 3, 3, KalmanVar ->MatGt_Data);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f503 7043 	add.w	r0, r3, #780	; 0x30c
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f503 73a6 	add.w	r3, r3, #332	; 0x14c
 8000ea0:	2203      	movs	r2, #3
 8000ea2:	2103      	movs	r1, #3
 8000ea4:	f00a fd3a 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatGQ), 3, 3, KalmanVar ->MatGQ_Data);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f503 7045 	add.w	r0, r3, #788	; 0x314
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8000eb4:	2203      	movs	r2, #3
 8000eb6:	2103      	movs	r1, #3
 8000eb8:	f00a fd30 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCt), 3, 1, KalmanVar ->MatCt_Data);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	f503 7047 	add.w	r0, r3, #796	; 0x31c
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	f503 73ca 	add.w	r3, r3, #404	; 0x194
 8000ec8:	2201      	movs	r2, #1
 8000eca:	2103      	movs	r1, #3
 8000ecc:	f00a fd26 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatGQGt), 3, 3, KalmanVar ->MatGQGt_Data);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f503 704b 	add.w	r0, r3, #812	; 0x32c
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8000edc:	2203      	movs	r2, #3
 8000ede:	2103      	movs	r1, #3
 8000ee0:	f00a fd1c 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatSinv), 1, 1, KalmanVar ->MatSinv_Data);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f503 7049 	add.w	r0, r3, #804	; 0x324
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	f00a fd12 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCPk), 1, 3, KalmanVar ->MatCPk_Data);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f503 704d 	add.w	r0, r3, #820	; 0x334
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 8000f04:	2203      	movs	r2, #3
 8000f06:	2101      	movs	r1, #1
 8000f08:	f00a fd08 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatAPk), 3, 3, KalmanVar ->MatAPk_Data);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f503 704f 	add.w	r0, r3, #828	; 0x33c
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8000f18:	2203      	movs	r2, #3
 8000f1a:	2103      	movs	r1, #3
 8000f1c:	f00a fcfe 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatAPkAt), 3, 3, KalmanVar ->MatAPkAt_Data);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f503 7051 	add.w	r0, r3, #836	; 0x344
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	2103      	movs	r1, #3
 8000f30:	f00a fcf4 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCXk), 1, 1, KalmanVar ->MatCXk_Data);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f503 7053 	add.w	r0, r3, #844	; 0x34c
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8000f40:	2201      	movs	r2, #1
 8000f42:	2101      	movs	r1, #1
 8000f44:	f00a fcea 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatCPkCt), 1, 1, KalmanVar ->MatCPkCt_Data);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f503 7055 	add.w	r0, r3, #852	; 0x354
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8000f54:	2201      	movs	r2, #1
 8000f56:	2101      	movs	r1, #1
 8000f58:	f00a fce0 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatPkCt), 3, 1, KalmanVar ->MatPkCt_Data);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f503 7057 	add.w	r0, r3, #860	; 0x35c
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f503 7309 	add.w	r3, r3, #548	; 0x224
 8000f68:	2201      	movs	r2, #1
 8000f6a:	2103      	movs	r1, #3
 8000f6c:	f00a fcd6 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatKYk), 3, 1,KalmanVar ->MatKYk_Data);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f503 7059 	add.w	r0, r3, #868	; 0x364
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	2103      	movs	r1, #3
 8000f80:	f00a fccc 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatKC), 3, 3, KalmanVar ->MatKC_Data);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 8000f90:	2203      	movs	r2, #3
 8000f92:	2103      	movs	r1, #3
 8000f94:	f00a fcc2 	bl	800b91c <arm_mat_init_f32>
	  arm_mat_init_f32(&(KalmanVar ->MatI_KC), 3, 3, KalmanVar ->MatI_KC_Data);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f503 705d 	add.w	r0, r3, #884	; 0x374
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8000fa4:	2203      	movs	r2, #3
 8000fa6:	2103      	movs	r1, #3
 8000fa8:	f00a fcb8 	bl	800b91c <arm_mat_init_f32>
	  // Get Transpose
	  arm_mat_trans_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatAt));
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f503 7221 	add.w	r2, r3, #644	; 0x284
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	f503 7341 	add.w	r3, r3, #772	; 0x304
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4610      	mov	r0, r2
 8000fbc:	f00a fa42 	bl	800b444 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&(KalmanVar ->MatG), &(KalmanVar ->MatGt));
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f503 722d 	add.w	r2, r3, #692	; 0x2b4
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f503 7343 	add.w	r3, r3, #780	; 0x30c
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4610      	mov	r0, r2
 8000fd0:	f00a fa38 	bl	800b444 <arm_mat_trans_f32>
	  arm_mat_trans_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatCt));
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f503 7225 	add.w	r2, r3, #660	; 0x294
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f503 7347 	add.w	r3, r3, #796	; 0x31c
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4610      	mov	r0, r2
 8000fe4:	f00a fa2e 	bl	800b444 <arm_mat_trans_f32>
	  // Get Buffer
	  arm_mat_mult_f32(&(KalmanVar ->MatG), &(KalmanVar ->MatQ), &(KalmanVar ->MatGQ));
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f503 702d 	add.w	r0, r3, #692	; 0x2b4
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f503 7129 	add.w	r1, r3, #676	; 0x2a4
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f503 7345 	add.w	r3, r3, #788	; 0x314
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	f00a fae8 	bl	800b5d0 <arm_mat_mult_f32>
	  arm_mat_mult_f32(&(KalmanVar ->MatGQ), &(KalmanVar ->MatGt), &(KalmanVar ->MatGQGt));
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f503 7045 	add.w	r0, r3, #788	; 0x314
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	f503 7143 	add.w	r1, r3, #780	; 0x30c
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f503 734b 	add.w	r3, r3, #812	; 0x32c
 8001012:	461a      	mov	r2, r3
 8001014:	f00a fadc 	bl	800b5d0 <arm_mat_mult_f32>
}
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <KalmanMatrixReset>:

void KalmanMatrixReset(KalmanFilterVar *KalmanVar , float Pvar)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	ed87 0a00 	vstr	s0, [r7]
	for (int index = 0; index < 3; ++index)
 800102c:	2300      	movs	r3, #0
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	e013      	b.n	800105a <KalmanMatrixReset+0x3a>
	{
		KalmanVar ->MatStateLast_Data[index] = 0.0;
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	3326      	adds	r3, #38	; 0x26
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	4413      	add	r3, r2
 800103c:	f04f 0200 	mov.w	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
		KalmanVar ->MatState_Data[index] = 0.0;
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	3322      	adds	r3, #34	; 0x22
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	4413      	add	r3, r2
 800104c:	3304      	adds	r3, #4
 800104e:	f04f 0200 	mov.w	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
	for (int index = 0; index < 3; ++index)
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	3301      	adds	r3, #1
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	2b02      	cmp	r3, #2
 800105e:	dde8      	ble.n	8001032 <KalmanMatrixReset+0x12>
	}

	KalmanVar ->MatPredict_Data[0] = Pvar;
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	683a      	ldr	r2, [r7, #0]
 8001064:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	KalmanVar ->MatPredictLast_Data[0] = Pvar;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	683a      	ldr	r2, [r7, #0]
 800106c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

	KalmanVar ->MatPredict_Data[1] = 0.0;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	KalmanVar ->MatPredictLast_Data[1] = 0.0;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f04f 0200 	mov.w	r2, #0
 8001080:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	KalmanVar ->MatPredict_Data[2] = 0.0;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f04f 0200 	mov.w	r2, #0
 800108a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	KalmanVar ->MatPredictLast_Data[2] = 0.0;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f04f 0200 	mov.w	r2, #0
 8001094:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

	KalmanVar ->MatPredict_Data[3] = 0.0;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f04f 0200 	mov.w	r2, #0
 800109e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	KalmanVar ->MatPredictLast_Data[3] = 0.0;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	f04f 0200 	mov.w	r2, #0
 80010a8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	KalmanVar ->MatPredict_Data[4] = Pvar;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	683a      	ldr	r2, [r7, #0]
 80010b0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	KalmanVar ->MatPredictLast_Data[4] = Pvar;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	683a      	ldr	r2, [r7, #0]
 80010b8:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

	KalmanVar ->MatPredict_Data[5] = 0.0;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f04f 0200 	mov.w	r2, #0
 80010c2:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	KalmanVar ->MatPredictLast_Data[5] = 0.0;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

	KalmanVar ->MatPredict_Data[6] = 0.0;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f04f 0200 	mov.w	r2, #0
 80010d6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	KalmanVar ->MatPredictLast_Data[6] = 0.0;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0

	KalmanVar ->MatPredict_Data[7] = 0.0;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f04f 0200 	mov.w	r2, #0
 80010ea:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	KalmanVar ->MatPredictLast_Data[7] = 0.0;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f04f 0200 	mov.w	r2, #0
 80010f4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4

	KalmanVar ->MatPredict_Data[8] = Pvar;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	683a      	ldr	r2, [r7, #0]
 80010fc:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	KalmanVar ->MatPredictLast_Data[8] = Pvar;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	683a      	ldr	r2, [r7, #0]
 8001104:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

}
 8001108:	bf00      	nop
 800110a:	3714      	adds	r7, #20
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <KalmanFilterFunction>:

void KalmanFilterFunction(KalmanFilterVar *KalmanVar,float32_t PositionDeg)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	ed87 0a00 	vstr	s0, [r7]
	// 1.Prediction
	// Predicted State Estimate
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatStateLast), &(KalmanVar ->MatState)); // A*Xk-1 ,No B*u
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f503 7021 	add.w	r0, r3, #644	; 0x284
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f503 7131 	add.w	r1, r3, #708	; 0x2c4
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f503 732f 	add.w	r3, r3, #700	; 0x2bc
 8001132:	461a      	mov	r2, r3
 8001134:	f00a fa4c 	bl	800b5d0 <arm_mat_mult_f32>
 8001138:	4603      	mov	r3, r0
 800113a:	461a      	mov	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// Predicted error covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatA), &(KalmanVar ->MatPredictLast), &(KalmanVar ->MatAPk)); // A*Pk-1
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f503 7021 	add.w	r0, r3, #644	; 0x284
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f503 7135 	add.w	r1, r3, #724	; 0x2d4
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f503 734f 	add.w	r3, r3, #828	; 0x33c
 8001154:	461a      	mov	r2, r3
 8001156:	f00a fa3b 	bl	800b5d0 <arm_mat_mult_f32>
 800115a:	4603      	mov	r3, r0
 800115c:	461a      	mov	r2, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatAPk), &(KalmanVar ->MatAt), &(KalmanVar ->MatAPkAt)); // A*Pk-1*At
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	f503 704f 	add.w	r0, r3, #828	; 0x33c
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f503 7141 	add.w	r1, r3, #772	; 0x304
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f503 7351 	add.w	r3, r3, #836	; 0x344
 8001176:	461a      	mov	r2, r3
 8001178:	f00a fa2a 	bl	800b5d0 <arm_mat_mult_f32>
 800117c:	4603      	mov	r3, r0
 800117e:	461a      	mov	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatAPkAt), &(KalmanVar ->MatGQGt), &(KalmanVar ->MatPredict)); // A*Pk-1*At + GQGt
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f503 7051 	add.w	r0, r3, #836	; 0x344
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f503 714b 	add.w	r1, r3, #812	; 0x32c
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f503 7333 	add.w	r3, r3, #716	; 0x2cc
 8001198:	461a      	mov	r2, r3
 800119a:	f00a fbc3 	bl	800b924 <arm_mat_add_f32>
 800119e:	4603      	mov	r3, r0
 80011a0:	461a      	mov	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// 2.Correction
	// Innovation residual
	KalmanVar -> MatZ_Data[0] = PositionDeg; // Sensor Input
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	683a      	ldr	r2, [r7, #0]
 80011ac:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatState), &(KalmanVar ->MatCXk)); // C*Xk
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f503 7025 	add.w	r0, r3, #660	; 0x294
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f503 712f 	add.w	r1, r3, #700	; 0x2bc
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 80011c2:	461a      	mov	r2, r3
 80011c4:	f00a fa04 	bl	800b5d0 <arm_mat_mult_f32>
 80011c8:	4603      	mov	r3, r0
 80011ca:	461a      	mov	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_sub_f32(&(KalmanVar ->MatZ), &(KalmanVar ->MatCXk), &(KalmanVar ->MatY)); // Zk - C*Xk
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f503 7039 	add.w	r0, r3, #740	; 0x2e4
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f503 7153 	add.w	r1, r3, #844	; 0x34c
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f503 7337 	add.w	r3, r3, #732	; 0x2dc
 80011e4:	461a      	mov	r2, r3
 80011e6:	f00a f989 	bl	800b4fc <arm_mat_sub_f32>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// Innovation covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatC), &(KalmanVar ->MatPredict), &(KalmanVar ->MatCPk)); // C*Pk
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f503 7025 	add.w	r0, r3, #660	; 0x294
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f503 7133 	add.w	r1, r3, #716	; 0x2cc
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8001206:	461a      	mov	r2, r3
 8001208:	f00a f9e2 	bl	800b5d0 <arm_mat_mult_f32>
 800120c:	4603      	mov	r3, r0
 800120e:	461a      	mov	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatCPk), &(KalmanVar ->MatCt), &(KalmanVar ->MatCPkCt)); // C*Pk*Ct
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f503 704d 	add.w	r0, r3, #820	; 0x334
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f503 7147 	add.w	r1, r3, #796	; 0x31c
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f503 7355 	add.w	r3, r3, #852	; 0x354
 8001228:	461a      	mov	r2, r3
 800122a:	f00a f9d1 	bl	800b5d0 <arm_mat_mult_f32>
 800122e:	4603      	mov	r3, r0
 8001230:	461a      	mov	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatCPkCt), &(KalmanVar ->MatR), &(KalmanVar ->MatS)); // C*Pk*Ct + R
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	f503 7055 	add.w	r0, r3, #852	; 0x354
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	f503 712b 	add.w	r1, r3, #684	; 0x2ac
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f503 733b 	add.w	r3, r3, #748	; 0x2ec
 800124a:	461a      	mov	r2, r3
 800124c:	f00a fb6a 	bl	800b924 <arm_mat_add_f32>
 8001250:	4603      	mov	r3, r0
 8001252:	461a      	mov	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_inverse_f32(&(KalmanVar ->MatS), &(KalmanVar ->MatSinv)); // S inverse
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f503 723b 	add.w	r2, r3, #748	; 0x2ec
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f503 7349 	add.w	r3, r3, #804	; 0x324
 8001266:	4619      	mov	r1, r3
 8001268:	4610      	mov	r0, r2
 800126a:	f00a fa51 	bl	800b710 <arm_mat_inverse_f32>
 800126e:	4603      	mov	r3, r0
 8001270:	461a      	mov	r2, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// Optimal Kalman gain
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatPredict), &(KalmanVar ->MatCt), &(KalmanVar ->MatPkCt)); // Pk*Ct
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f503 7033 	add.w	r0, r3, #716	; 0x2cc
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f503 7147 	add.w	r1, r3, #796	; 0x31c
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	f503 7357 	add.w	r3, r3, #860	; 0x35c
 800128a:	461a      	mov	r2, r3
 800128c:	f00a f9a0 	bl	800b5d0 <arm_mat_mult_f32>
 8001290:	4603      	mov	r3, r0
 8001292:	461a      	mov	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatPkCt), &(KalmanVar ->MatSinv), &(KalmanVar ->MatK)); // Pk*Ct*Sinv
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	f503 7057 	add.w	r0, r3, #860	; 0x35c
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f503 7149 	add.w	r1, r3, #804	; 0x324
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f503 733d 	add.w	r3, r3, #756	; 0x2f4
 80012ac:	461a      	mov	r2, r3
 80012ae:	f00a f98f 	bl	800b5d0 <arm_mat_mult_f32>
 80012b2:	4603      	mov	r3, r0
 80012b4:	461a      	mov	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// Corrected state estimate
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatK), &(KalmanVar ->MatY), &(KalmanVar ->MatKYk)); // K*Yk
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f503 703d 	add.w	r0, r3, #756	; 0x2f4
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f503 7137 	add.w	r1, r3, #732	; 0x2dc
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f503 7359 	add.w	r3, r3, #868	; 0x364
 80012ce:	461a      	mov	r2, r3
 80012d0:	f00a f97e 	bl	800b5d0 <arm_mat_mult_f32>
 80012d4:	4603      	mov	r3, r0
 80012d6:	461a      	mov	r2, r3
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_add_f32(&(KalmanVar ->MatKYk), &(KalmanVar ->MatState), &(KalmanVar ->MatStateLast)); // Xk+K*Yk
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f503 7059 	add.w	r0, r3, #868	; 0x364
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	f503 712f 	add.w	r1, r3, #700	; 0x2bc
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	f503 7331 	add.w	r3, r3, #708	; 0x2c4
 80012f0:	461a      	mov	r2, r3
 80012f2:	f00a fb17 	bl	800b924 <arm_mat_add_f32>
 80012f6:	4603      	mov	r3, r0
 80012f8:	461a      	mov	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	// Corrected estimate covariance
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatK), &(KalmanVar ->MatC), &(KalmanVar ->MatKC)); //K*C
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f503 703d 	add.w	r0, r3, #756	; 0x2f4
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f503 7125 	add.w	r1, r3, #660	; 0x294
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 8001312:	461a      	mov	r2, r3
 8001314:	f00a f95c 	bl	800b5d0 <arm_mat_mult_f32>
 8001318:	4603      	mov	r3, r0
 800131a:	461a      	mov	r2, r3
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_sub_f32(&(KalmanVar ->MatI), &(KalmanVar ->MatKC), &(KalmanVar ->MatI_KC)); // I-K*C
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	f503 703f 	add.w	r0, r3, #764	; 0x2fc
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f503 715b 	add.w	r1, r3, #876	; 0x36c
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f503 735d 	add.w	r3, r3, #884	; 0x374
 8001334:	461a      	mov	r2, r3
 8001336:	f00a f8e1 	bl	800b4fc <arm_mat_sub_f32>
 800133a:	4603      	mov	r3, r0
 800133c:	461a      	mov	r2, r3
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
	KalmanVar ->Kalmanstatus = arm_mat_mult_f32(&(KalmanVar ->MatI_KC), &(KalmanVar ->MatPredict), &(KalmanVar ->MatPredictLast)); // (I-K*C)*Pk
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f503 705d 	add.w	r0, r3, #884	; 0x374
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f503 7133 	add.w	r1, r3, #716	; 0x2cc
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f503 7335 	add.w	r3, r3, #724	; 0x2d4
 8001356:	461a      	mov	r2, r3
 8001358:	f00a f93a 	bl	800b5d0 <arm_mat_mult_f32>
 800135c:	4603      	mov	r3, r0
 800135e:	461a      	mov	r2, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
	...

08001370 <PIDAController_Init>:
#define PIDVELO_KD  0.0f
#define PID_LIM_MIN_INT -10000.0f
#define PID_LIM_MAX_INT  10000.0f

void PIDAController_Init(PIDAController *pid)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	pid->Last1Error = 0.0f;
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	621a      	str	r2, [r3, #32]
	pid->Last2Error = 0.0f;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	625a      	str	r2, [r3, #36]	; 0x24

	pid->differentiatorOutput = 0.0f;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f04f 0200 	mov.w	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
	pid->integratorOutput = 0.0f;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f04f 0200 	mov.w	r2, #0
 8001396:	615a      	str	r2, [r3, #20]
	pid->proportionalOutput = 0.0f;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f04f 0200 	mov.w	r2, #0
 800139e:	61da      	str	r2, [r3, #28]

	pid->ControllerOut = 0.0f;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	629a      	str	r2, [r3, #40]	; 0x28
	pid->ControllerLastOut = 0.0f;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f04f 0200 	mov.w	r2, #0
 80013ae:	62da      	str	r2, [r3, #44]	; 0x2c

	pid->OutputMax = PID_LIM_MAX_INT;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4a05      	ldr	r2, [pc, #20]	; (80013c8 <PIDAController_Init+0x58>)
 80013b4:	611a      	str	r2, [r3, #16]
	pid->OutputMin = PID_LIM_MIN_INT;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a04      	ldr	r2, [pc, #16]	; (80013cc <PIDAController_Init+0x5c>)
 80013ba:	60da      	str	r2, [r3, #12]
}
 80013bc:	bf00      	nop
 80013be:	370c      	adds	r7, #12
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	461c4000 	.word	0x461c4000
 80013cc:	c61c4000 	.word	0xc61c4000

080013d0 <PIDAVelocityController_Update>:

float PIDAVelocityController_Update(PIDAController *pid, float setpoint, float measurement){
 80013d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013d4:	b088      	sub	sp, #32
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	60f8      	str	r0, [r7, #12]
 80013da:	ed87 0a02 	vstr	s0, [r7, #8]
 80013de:	edc7 0a01 	vstr	s1, [r7, #4]

    float error = setpoint - measurement;
 80013e2:	ed97 7a02 	vldr	s14, [r7, #8]
 80013e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80013ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ee:	edc7 7a07 	vstr	s15, [r7, #28]
    float errorDZ = error;
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	61bb      	str	r3, [r7, #24]
    float deadzone = 2.5;
 80013f6:	4b62      	ldr	r3, [pc, #392]	; (8001580 <PIDAVelocityController_Update+0x1b0>)
 80013f8:	617b      	str	r3, [r7, #20]
//    else
//    {
//    	pid->KpUse = pid->Kp;
//    }

    if(AbsVal(setpoint) <= 10.0) // 10 deg/s
 80013fa:	ed97 0a02 	vldr	s0, [r7, #8]
 80013fe:	f000 f9dc 	bl	80017ba <AbsVal>
 8001402:	eef0 7a40 	vmov.f32	s15, s0
 8001406:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800140a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800140e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001412:	d80a      	bhi.n	800142a <PIDAVelocityController_Update+0x5a>
    {
//    	pid->Kp  = 0.2;
//    	pid->Ki  = 6.0;
//    	pid->Kd  = 0.0;
    	pid->Kp  = PIDVELO_KP;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	4a5b      	ldr	r2, [pc, #364]	; (8001584 <PIDAVelocityController_Update+0x1b4>)
 8001418:	601a      	str	r2, [r3, #0]
    	pid->Ki  = PIDVELO_KI;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	4a5a      	ldr	r2, [pc, #360]	; (8001588 <PIDAVelocityController_Update+0x1b8>)
 800141e:	605a      	str	r2, [r3, #4]
    	pid->Kd  = PIDVELO_KD;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	e009      	b.n	800143e <PIDAVelocityController_Update+0x6e>
    }
    else
    {
    	pid->Kp  = PIDVELO_KP;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	4a55      	ldr	r2, [pc, #340]	; (8001584 <PIDAVelocityController_Update+0x1b4>)
 800142e:	601a      	str	r2, [r3, #0]
    	pid->Ki  = PIDVELO_KI;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	4a55      	ldr	r2, [pc, #340]	; (8001588 <PIDAVelocityController_Update+0x1b8>)
 8001434:	605a      	str	r2, [r3, #4]
    	pid->Kd  = PIDVELO_KD;
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	f04f 0200 	mov.w	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
    }

	// Compute error of each term

    pid->proportionalOutput = (pid->Kp*errorDZ) - (pid->Kp * pid->Last1Error);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	ed93 7a00 	vldr	s14, [r3]
 8001444:	edd7 7a06 	vldr	s15, [r7, #24]
 8001448:	ee27 7a27 	vmul.f32	s14, s14, s15
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	edd3 6a00 	vldr	s13, [r3]
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	edd3 7a08 	vldr	s15, [r3, #32]
 8001458:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800145c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	edc3 7a07 	vstr	s15, [r3, #28]

    pid->integratorOutput = (pid->Ki * errorDZ);
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	ed93 7a01 	vldr	s14, [r3, #4]
 800146c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	edc3 7a05 	vstr	s15, [r3, #20]

    pid->differentiatorOutput = pid->Kd *(errorDZ -(2.0* pid->Last1Error) + pid->Last2Error)	;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff f80e 	bl	80004a0 <__aeabi_f2d>
 8001484:	4604      	mov	r4, r0
 8001486:	460d      	mov	r5, r1
 8001488:	69b8      	ldr	r0, [r7, #24]
 800148a:	f7ff f809 	bl	80004a0 <__aeabi_f2d>
 800148e:	4680      	mov	r8, r0
 8001490:	4689      	mov	r9, r1
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	6a1b      	ldr	r3, [r3, #32]
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff f802 	bl	80004a0 <__aeabi_f2d>
 800149c:	4602      	mov	r2, r0
 800149e:	460b      	mov	r3, r1
 80014a0:	f7fe fea0 	bl	80001e4 <__adddf3>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	4640      	mov	r0, r8
 80014aa:	4649      	mov	r1, r9
 80014ac:	f7fe fe98 	bl	80001e0 <__aeabi_dsub>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4690      	mov	r8, r2
 80014b6:	4699      	mov	r9, r3
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014bc:	4618      	mov	r0, r3
 80014be:	f7fe ffef 	bl	80004a0 <__aeabi_f2d>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	4640      	mov	r0, r8
 80014c8:	4649      	mov	r1, r9
 80014ca:	f7fe fe8b 	bl	80001e4 <__adddf3>
 80014ce:	4602      	mov	r2, r0
 80014d0:	460b      	mov	r3, r1
 80014d2:	4620      	mov	r0, r4
 80014d4:	4629      	mov	r1, r5
 80014d6:	f7ff f83b 	bl	8000550 <__aeabi_dmul>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	4610      	mov	r0, r2
 80014e0:	4619      	mov	r1, r3
 80014e2:	f7ff fa67 	bl	80009b4 <__aeabi_d2f>
 80014e6:	4602      	mov	r2, r0
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	619a      	str	r2, [r3, #24]

	// Compute output and apply limits

    pid->ControllerOut = pid->proportionalOutput + pid->integratorOutput + pid->differentiatorOutput
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	ed93 7a07 	vldr	s14, [r3, #28]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	edd3 7a05 	vldr	s15, [r3, #20]
 80014f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	edd3 7a06 	vldr	s15, [r3, #24]
 8001502:	ee37 7a27 	vadd.f32	s14, s14, s15
    								+ pid->ControllerLastOut;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800150c:	ee77 7a27 	vadd.f32	s15, s14, s15
    pid->ControllerOut = pid->proportionalOutput + pid->integratorOutput + pid->differentiatorOutput
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    if (pid->ControllerOut > pid->OutputMax) {
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001522:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800152a:	dd04      	ble.n	8001536 <PIDAVelocityController_Update+0x166>

    	pid->ControllerOut = pid->OutputMax;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	691a      	ldr	r2, [r3, #16]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	629a      	str	r2, [r3, #40]	; 0x28
 8001534:	e00e      	b.n	8001554 <PIDAVelocityController_Update+0x184>

    } else if (pid->ControllerOut < pid->OutputMin) {
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001542:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800154a:	d503      	bpl.n	8001554 <PIDAVelocityController_Update+0x184>

    	pid->ControllerOut = pid->OutputMin;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	68da      	ldr	r2, [r3, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	629a      	str	r2, [r3, #40]	; 0x28
    }

    // Controller Memory

    pid->ControllerLastOut = pid->ControllerOut;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->Last2Error = pid->Last1Error;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	6a1a      	ldr	r2, [r3, #32]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	625a      	str	r2, [r3, #36]	; 0x24
	pid->Last1Error = errorDZ;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	621a      	str	r2, [r3, #32]

	return pid->ControllerOut;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800156e:	ee07 3a90 	vmov	s15, r3
}
 8001572:	eeb0 0a67 	vmov.f32	s0, s15
 8001576:	3720      	adds	r7, #32
 8001578:	46bd      	mov	sp, r7
 800157a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800157e:	bf00      	nop
 8001580:	40200000 	.word	0x40200000
 8001584:	3e23e1d3 	.word	0x3e23e1d3
 8001588:	4048ecf7 	.word	0x4048ecf7

0800158c <PIDAPositonController_Update>:

float PIDAPositonController_Update(PIDAController *pid, float setpoint, float measurement)
{
 800158c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001590:	b088      	sub	sp, #32
 8001592:	af00      	add	r7, sp, #0
 8001594:	60f8      	str	r0, [r7, #12]
 8001596:	ed87 0a02 	vstr	s0, [r7, #8]
 800159a:	edc7 0a01 	vstr	s1, [r7, #4]
    float error = setpoint - measurement;
 800159e:	ed97 7a02 	vldr	s14, [r7, #8]
 80015a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80015a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015aa:	edc7 7a07 	vstr	s15, [r7, #28]
    float errorDZ = error;
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	61bb      	str	r3, [r7, #24]
    float deadzone = 0.4;
 80015b2:	4b62      	ldr	r3, [pc, #392]	; (800173c <PIDAPositonController_Update+0x1b0>)
 80015b4:	617b      	str	r3, [r7, #20]
//    else
//    {
//    	errorDZ = error + deadzone;
//    }

    if(AbsVal(setpoint) < 10.0) // 10 deg/s
 80015b6:	ed97 0a02 	vldr	s0, [r7, #8]
 80015ba:	f000 f8fe 	bl	80017ba <AbsVal>
 80015be:	eef0 7a40 	vmov.f32	s15, s0
 80015c2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80015c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ce:	d50a      	bpl.n	80015e6 <PIDAPositonController_Update+0x5a>
    {
    	pid->Kp  = PID_KP;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	4a5b      	ldr	r2, [pc, #364]	; (8001740 <PIDAPositonController_Update+0x1b4>)
 80015d4:	601a      	str	r2, [r3, #0]
    	pid->Ki  = PID_KI;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	4a5a      	ldr	r2, [pc, #360]	; (8001744 <PIDAPositonController_Update+0x1b8>)
 80015da:	605a      	str	r2, [r3, #4]
    	pid->Kd  = PID_KD;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f04f 0200 	mov.w	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	e009      	b.n	80015fa <PIDAPositonController_Update+0x6e>
    }
    else
    {
    	pid->Kp  = PID_KP;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	4a55      	ldr	r2, [pc, #340]	; (8001740 <PIDAPositonController_Update+0x1b4>)
 80015ea:	601a      	str	r2, [r3, #0]
    	pid->Ki  = PID_KI;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4a55      	ldr	r2, [pc, #340]	; (8001744 <PIDAPositonController_Update+0x1b8>)
 80015f0:	605a      	str	r2, [r3, #4]
    	pid->Kd  = PID_KD;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	f04f 0200 	mov.w	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
    }

	// Compute error of each term

    pid->proportionalOutput = (pid->Kp*errorDZ) - (pid->Kp * pid->Last1Error);
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	ed93 7a00 	vldr	s14, [r3]
 8001600:	edd7 7a06 	vldr	s15, [r7, #24]
 8001604:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	edd3 6a00 	vldr	s13, [r3]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	edd3 7a08 	vldr	s15, [r3, #32]
 8001614:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001618:	ee77 7a67 	vsub.f32	s15, s14, s15
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	edc3 7a07 	vstr	s15, [r3, #28]

    pid->integratorOutput = (pid->Ki * errorDZ);
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	ed93 7a01 	vldr	s14, [r3, #4]
 8001628:	edd7 7a06 	vldr	s15, [r7, #24]
 800162c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	edc3 7a05 	vstr	s15, [r3, #20]

    pid->differentiatorOutput = pid->Kd *(errorDZ -(2.0* pid->Last1Error) + pid->Last2Error)	;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	4618      	mov	r0, r3
 800163c:	f7fe ff30 	bl	80004a0 <__aeabi_f2d>
 8001640:	4604      	mov	r4, r0
 8001642:	460d      	mov	r5, r1
 8001644:	69b8      	ldr	r0, [r7, #24]
 8001646:	f7fe ff2b 	bl	80004a0 <__aeabi_f2d>
 800164a:	4680      	mov	r8, r0
 800164c:	4689      	mov	r9, r1
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	6a1b      	ldr	r3, [r3, #32]
 8001652:	4618      	mov	r0, r3
 8001654:	f7fe ff24 	bl	80004a0 <__aeabi_f2d>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	f7fe fdc2 	bl	80001e4 <__adddf3>
 8001660:	4602      	mov	r2, r0
 8001662:	460b      	mov	r3, r1
 8001664:	4640      	mov	r0, r8
 8001666:	4649      	mov	r1, r9
 8001668:	f7fe fdba 	bl	80001e0 <__aeabi_dsub>
 800166c:	4602      	mov	r2, r0
 800166e:	460b      	mov	r3, r1
 8001670:	4690      	mov	r8, r2
 8001672:	4699      	mov	r9, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001678:	4618      	mov	r0, r3
 800167a:	f7fe ff11 	bl	80004a0 <__aeabi_f2d>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4640      	mov	r0, r8
 8001684:	4649      	mov	r1, r9
 8001686:	f7fe fdad 	bl	80001e4 <__adddf3>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4620      	mov	r0, r4
 8001690:	4629      	mov	r1, r5
 8001692:	f7fe ff5d 	bl	8000550 <__aeabi_dmul>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4610      	mov	r0, r2
 800169c:	4619      	mov	r1, r3
 800169e:	f7ff f989 	bl	80009b4 <__aeabi_d2f>
 80016a2:	4602      	mov	r2, r0
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	619a      	str	r2, [r3, #24]

	// Compute output and apply limits

    pid->ControllerOut = pid->proportionalOutput + pid->integratorOutput + pid->differentiatorOutput
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	ed93 7a07 	vldr	s14, [r3, #28]
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	edd3 7a05 	vldr	s15, [r3, #20]
 80016b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80016be:	ee37 7a27 	vadd.f32	s14, s14, s15
    								+ pid->ControllerLastOut;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80016c8:	ee77 7a27 	vadd.f32	s15, s14, s15
    pid->ControllerOut = pid->proportionalOutput + pid->integratorOutput + pid->differentiatorOutput
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    if (pid->ControllerOut > pid->OutputMax) {
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	edd3 7a04 	vldr	s15, [r3, #16]
 80016de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e6:	dd04      	ble.n	80016f2 <PIDAPositonController_Update+0x166>

    	pid->ControllerOut = pid->OutputMax;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	691a      	ldr	r2, [r3, #16]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	629a      	str	r2, [r3, #40]	; 0x28
 80016f0:	e00e      	b.n	8001710 <PIDAPositonController_Update+0x184>

    } else if (pid->ControllerOut < pid->OutputMin) {
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80016fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001706:	d503      	bpl.n	8001710 <PIDAPositonController_Update+0x184>

    	pid->ControllerOut = pid->OutputMin;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	68da      	ldr	r2, [r3, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    // Controller Memory

    pid->ControllerLastOut = pid->ControllerOut;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->Last2Error = pid->Last1Error;
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	6a1a      	ldr	r2, [r3, #32]
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	625a      	str	r2, [r3, #36]	; 0x24
	pid->Last1Error = errorDZ;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	621a      	str	r2, [r3, #32]

	return pid->ControllerOut;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800172a:	ee07 3a90 	vmov	s15, r3
}
 800172e:	eeb0 0a67 	vmov.f32	s0, s15
 8001732:	3720      	adds	r7, #32
 8001734:	46bd      	mov	sp, r7
 8001736:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800173a:	bf00      	nop
 800173c:	3ecccccd 	.word	0x3ecccccd
 8001740:	40c00000 	.word	0x40c00000
 8001744:	3d4ccccd 	.word	0x3d4ccccd

08001748 <Robotinit>:


#include "Trajectory.h"

void Robotinit(RobotManagement *Robot)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
	  Robot -> Position = 0.0;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f04f 0200 	mov.w	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
	  Robot -> Velocity = 0.0;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f04f 0200 	mov.w	r2, #0
 800175e:	605a      	str	r2, [r3, #4]
	  Robot -> CurrentStation = 0;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	811a      	strh	r2, [r3, #8]
	  Robot -> GoalPositon = 0.0;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	60da      	str	r2, [r3, #12]
	  Robot -> HomePositon = 0.0;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f04f 0200 	mov.w	r2, #0
 8001774:	615a      	str	r2, [r3, #20]
	  Robot -> QX = 0.0;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	f04f 0200 	mov.w	r2, #0
 800177c:	619a      	str	r2, [r3, #24]
	  Robot -> QV = 0.0;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	61da      	str	r2, [r3, #28]
	  Robot -> QVMax = 0.0;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f04f 0200 	mov.w	r2, #0
 800178c:	621a      	str	r2, [r3, #32]

	  Robot -> flagSethome = 0;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2200      	movs	r2, #0
 8001792:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	  Robot -> flagStartTime = 0;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2200      	movs	r2, #0
 800179a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	  Robot -> RunningFlag = 0;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	  Robot -> MotorIsOn = 0;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

}
 80017ae:	bf00      	nop
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <AbsVal>:
{
	Robot -> HomePositon = homePoint;
}

float AbsVal(float number)
{
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b082      	sub	sp, #8
 80017be:	af00      	add	r7, sp, #0
 80017c0:	ed87 0a01 	vstr	s0, [r7, #4]
  if(number<0)
 80017c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80017c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d0:	d50e      	bpl.n	80017f0 <AbsVal+0x36>
  {
    return number*-1.0;
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f7fe fe64 	bl	80004a0 <__aeabi_f2d>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	4610      	mov	r0, r2
 80017de:	4619      	mov	r1, r3
 80017e0:	f7ff f8e8 	bl	80009b4 <__aeabi_d2f>
 80017e4:	4603      	mov	r3, r0
 80017e6:	ee07 3a90 	vmov	s15, r3
 80017ea:	eef1 7a67 	vneg.f32	s15, s15
 80017ee:	e001      	b.n	80017f4 <AbsVal+0x3a>
  }
  else
  {
    return number;
 80017f0:	edd7 7a01 	vldr	s15, [r7, #4]
  }
}
 80017f4:	eeb0 0a67 	vmov.f32	s0, s15
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
	...

08001800 <CoefficientAndTimeCalculation>:

void CoefficientAndTimeCalculation(TrajectoryG *traject, float Qinitial, float Qfinal, float Veloinput){
 8001800:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001804:	b086      	sub	sp, #24
 8001806:	af00      	add	r7, sp, #0
 8001808:	60f8      	str	r0, [r7, #12]
 800180a:	ed87 0a02 	vstr	s0, [r7, #8]
 800180e:	edc7 0a01 	vstr	s1, [r7, #4]
 8001812:	ed87 1a00 	vstr	s2, [r7]

	traject -> Qin = Qinitial;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	68ba      	ldr	r2, [r7, #8]
 800181a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	traject -> Qfinal = Qfinal;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	// Set initial = 0;
	traject -> QRelative = traject -> Qfinal - traject -> Qin;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8001832:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	edc3 7a27 	vstr	s15, [r3, #156]	; 0x9c

	// Set Vmax Amax Jmax
	traject -> Vmax = 0.0;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	609a      	str	r2, [r3, #8]
//	traject -> Amax = 28.64789;
//	traject -> Jmax = 572.957795 ;
	traject -> Amax = 21.77;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	4a16      	ldr	r2, [pc, #88]	; (80018a0 <CoefficientAndTimeCalculation+0xa0>)
 8001848:	601a      	str	r2, [r3, #0]
	traject -> Jmax = 114.59 ;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	4a15      	ldr	r2, [pc, #84]	; (80018a4 <CoefficientAndTimeCalculation+0xa4>)
 800184e:	605a      	str	r2, [r3, #4]
	float gain = 0.0;
 8001850:	f04f 0300 	mov.w	r3, #0
 8001854:	617b      	str	r3, [r7, #20]
	if(traject -> QRelative < 0.0)
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 800185c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001864:	d502      	bpl.n	800186c <CoefficientAndTimeCalculation+0x6c>
	{
		gain = -1.0;
 8001866:	4b10      	ldr	r3, [pc, #64]	; (80018a8 <CoefficientAndTimeCalculation+0xa8>)
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	e002      	b.n	8001872 <CoefficientAndTimeCalculation+0x72>
	}
	else
	{
		gain = 1.0;
 800186c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001870:	617b      	str	r3, [r7, #20]
	}
	// Find Speed limit
	float DistanceABS = AbsVal(traject -> QRelative);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 8001878:	eeb0 0a67 	vmov.f32	s0, s15
 800187c:	f7ff ff9d 	bl	80017ba <AbsVal>
 8001880:	ed87 0a04 	vstr	s0, [r7, #16]

	if(DistanceABS >= 130)
 8001884:	edd7 7a04 	vldr	s15, [r7, #16]
 8001888:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80018ac <CoefficientAndTimeCalculation+0xac>
 800188c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001894:	db0e      	blt.n	80018b4 <CoefficientAndTimeCalculation+0xb4>
	{
//		traject -> Vmax = 60;
		traject -> Vmax = 51;
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	4a05      	ldr	r2, [pc, #20]	; (80018b0 <CoefficientAndTimeCalculation+0xb0>)
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	e07a      	b.n	8001994 <CoefficientAndTimeCalculation+0x194>
 800189e:	bf00      	nop
 80018a0:	41ae28f6 	.word	0x41ae28f6
 80018a4:	42e52e14 	.word	0x42e52e14
 80018a8:	bf800000 	.word	0xbf800000
 80018ac:	43020000 	.word	0x43020000
 80018b0:	424c0000 	.word	0x424c0000
	}
	else
	{
//		traject -> Vmax = (-0.0000003*(DistanceABS*DistanceABS*DistanceABS*DistanceABS))+(0.00009*(DistanceABS*DistanceABS*DistanceABS))-(0.0115*(DistanceABS*DistanceABS))+(0.995*DistanceABS)+7.1259;
		traject -> Vmax = (-0.0000002*(DistanceABS*DistanceABS*DistanceABS*DistanceABS))+(0.00007*(DistanceABS*DistanceABS*DistanceABS))-(0.0092*(DistanceABS*DistanceABS))+(0.8419*DistanceABS)+4.8492;
 80018b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80018b8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80018bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80018c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018c4:	edd7 7a04 	vldr	s15, [r7, #16]
 80018c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018cc:	ee17 0a90 	vmov	r0, s15
 80018d0:	f7fe fde6 	bl	80004a0 <__aeabi_f2d>
 80018d4:	f60f 3378 	addw	r3, pc, #2936	; 0xb78
 80018d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018dc:	f7fe fe38 	bl	8000550 <__aeabi_dmul>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4690      	mov	r8, r2
 80018e6:	4699      	mov	r9, r3
 80018e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80018ec:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80018f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80018f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f8:	ee17 0a90 	vmov	r0, s15
 80018fc:	f7fe fdd0 	bl	80004a0 <__aeabi_f2d>
 8001900:	f60f 3354 	addw	r3, pc, #2900	; 0xb54
 8001904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001908:	f7fe fe22 	bl	8000550 <__aeabi_dmul>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	4640      	mov	r0, r8
 8001912:	4649      	mov	r1, r9
 8001914:	f7fe fc66 	bl	80001e4 <__adddf3>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	4690      	mov	r8, r2
 800191e:	4699      	mov	r9, r3
 8001920:	edd7 7a04 	vldr	s15, [r7, #16]
 8001924:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001928:	ee17 0a90 	vmov	r0, s15
 800192c:	f7fe fdb8 	bl	80004a0 <__aeabi_f2d>
 8001930:	f60f 332c 	addw	r3, pc, #2860	; 0xb2c
 8001934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001938:	f7fe fe0a 	bl	8000550 <__aeabi_dmul>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	4640      	mov	r0, r8
 8001942:	4649      	mov	r1, r9
 8001944:	f7fe fc4c 	bl	80001e0 <__aeabi_dsub>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4690      	mov	r8, r2
 800194e:	4699      	mov	r9, r3
 8001950:	6938      	ldr	r0, [r7, #16]
 8001952:	f7fe fda5 	bl	80004a0 <__aeabi_f2d>
 8001956:	f60f 3310 	addw	r3, pc, #2832	; 0xb10
 800195a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195e:	f7fe fdf7 	bl	8000550 <__aeabi_dmul>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4640      	mov	r0, r8
 8001968:	4649      	mov	r1, r9
 800196a:	f7fe fc3b 	bl	80001e4 <__adddf3>
 800196e:	4602      	mov	r2, r0
 8001970:	460b      	mov	r3, r1
 8001972:	4610      	mov	r0, r2
 8001974:	4619      	mov	r1, r3
 8001976:	f60f 23f8 	addw	r3, pc, #2808	; 0xaf8
 800197a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197e:	f7fe fc31 	bl	80001e4 <__adddf3>
 8001982:	4602      	mov	r2, r0
 8001984:	460b      	mov	r3, r1
 8001986:	4610      	mov	r0, r2
 8001988:	4619      	mov	r1, r3
 800198a:	f7ff f813 	bl	80009b4 <__aeabi_d2f>
 800198e:	4602      	mov	r2, r0
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	609a      	str	r2, [r3, #8]
	}

	if(traject -> Vmax > Veloinput)
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	edd3 7a02 	vldr	s15, [r3, #8]
 800199a:	ed97 7a00 	vldr	s14, [r7]
 800199e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a6:	d502      	bpl.n	80019ae <CoefficientAndTimeCalculation+0x1ae>
	{
		traject -> Vmax = Veloinput;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	609a      	str	r2, [r3, #8]
	}
	// RPM to deg/sec with Direction
	traject -> Vmax =  traject -> Vmax *gain;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	ed93 7a02 	vldr	s14, [r3, #8]
 80019b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80019b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	edc3 7a02 	vstr	s15, [r3, #8]
	traject -> Amax =  traject -> Amax *gain;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	ed93 7a00 	vldr	s14, [r3]
 80019c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80019cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	edc3 7a00 	vstr	s15, [r3]
	traject -> Jmax =  traject -> Jmax *gain;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	ed93 7a01 	vldr	s14, [r3, #4]
 80019dc:	edd7 7a05 	vldr	s15, [r7, #20]
 80019e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	edc3 7a01 	vstr	s15, [r3, #4]

	// Calculate time
	traject -> T[6] = (traject -> Amax/traject -> Jmax) + (traject -> Vmax/traject -> Amax) + (traject -> QRelative/traject -> Vmax);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	edd3 6a00 	vldr	s13, [r3]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80019f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	ed93 6a02 	vldr	s12, [r3, #8]
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	edd3 6a00 	vldr	s13, [r3]
 8001a06:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001a0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	ed93 6a27 	vldr	s12, [r3, #156]	; 0x9c
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a1a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
	traject -> T[0] = (traject -> Amax/traject -> Jmax);
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	edd3 6a00 	vldr	s13, [r3]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
	traject -> T[1] = (traject -> Vmax/traject -> Amax);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	edd3 6a02 	vldr	s13, [r3, #8]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	ed93 7a00 	vldr	s14, [r3]
 8001a4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
	traject -> T[2] = (traject -> Amax/traject -> Jmax) + (traject -> Vmax/traject -> Amax);
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	edd3 6a00 	vldr	s13, [r3]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001a60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	ed93 6a02 	vldr	s12, [r3, #8]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	edd3 6a00 	vldr	s13, [r3]
 8001a70:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001a74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
	traject -> T[3] = traject -> T[6] - traject -> T[2];
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001a8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
	traject -> T[4] = traject -> T[6] - traject -> T[1];
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001aa0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
	traject -> T[5] = traject -> T[6] - traject -> T[0];
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001ab6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90

	traject -> A[0] = traject -> Jmax;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	685a      	ldr	r2, [r3, #4]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	60da      	str	r2, [r3, #12]
	traject -> A[1] = 0;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	611a      	str	r2, [r3, #16]
	traject -> A[2] = -1.0 * traject -> Jmax;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fce3 	bl	80004a0 <__aeabi_f2d>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	4610      	mov	r0, r2
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	f7fe ff67 	bl	80009b4 <__aeabi_d2f>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	ee07 3a90 	vmov	s15, r3
 8001aec:	eef1 7a67 	vneg.f32	s15, s15
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	edc3 7a05 	vstr	s15, [r3, #20]
	traject -> A[3] = 0;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	619a      	str	r2, [r3, #24]
	traject -> A[4] = -1.0 * traject -> Jmax;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7fe fccc 	bl	80004a0 <__aeabi_f2d>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	4610      	mov	r0, r2
 8001b0e:	4619      	mov	r1, r3
 8001b10:	f7fe ff50 	bl	80009b4 <__aeabi_d2f>
 8001b14:	4603      	mov	r3, r0
 8001b16:	ee07 3a90 	vmov	s15, r3
 8001b1a:	eef1 7a67 	vneg.f32	s15, s15
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	edc3 7a07 	vstr	s15, [r3, #28]
	traject -> A[5] = 0;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f04f 0200 	mov.w	r2, #0
 8001b2a:	621a      	str	r2, [r3, #32]
	traject -> A[6] = traject -> Jmax;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	685a      	ldr	r2, [r3, #4]
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	625a      	str	r2, [r3, #36]	; 0x24

	traject -> B[0] = 0;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f04f 0200 	mov.w	r2, #0
 8001b3a:	629a      	str	r2, [r3, #40]	; 0x28
	traject -> B[1] = traject -> Amax;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	62da      	str	r2, [r3, #44]	; 0x2c
	traject -> B[2] = traject -> Amax + (traject -> Jmax * traject -> T[1]);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	ed93 7a00 	vldr	s14, [r3]
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	edd3 6a01 	vldr	s13, [r3, #4]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001b56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	traject -> B[3] = 0;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f04f 0200 	mov.w	r2, #0
 8001b6a:	635a      	str	r2, [r3, #52]	; 0x34
	traject -> B[4] = traject -> Jmax * traject -> T[3];
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	traject -> B[5] = (-1.0 * traject ->Amax);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7fe fc8a 	bl	80004a0 <__aeabi_f2d>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4610      	mov	r0, r2
 8001b92:	4619      	mov	r1, r3
 8001b94:	f7fe ff0e 	bl	80009b4 <__aeabi_d2f>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	ee07 3a90 	vmov	s15, r3
 8001b9e:	eef1 7a67 	vneg.f32	s15, s15
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	traject -> B[6] = (-1.0 * traject ->Amax) - (traject -> Jmax * traject -> T[5]);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7fe fc77 	bl	80004a0 <__aeabi_f2d>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	4614      	mov	r4, r2
 8001bb8:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001bc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bcc:	ee17 0a90 	vmov	r0, s15
 8001bd0:	f7fe fc66 	bl	80004a0 <__aeabi_f2d>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	460b      	mov	r3, r1
 8001bd8:	4620      	mov	r0, r4
 8001bda:	4629      	mov	r1, r5
 8001bdc:	f7fe fb00 	bl	80001e0 <__aeabi_dsub>
 8001be0:	4602      	mov	r2, r0
 8001be2:	460b      	mov	r3, r1
 8001be4:	4610      	mov	r0, r2
 8001be6:	4619      	mov	r1, r3
 8001be8:	f7fe fee4 	bl	80009b4 <__aeabi_d2f>
 8001bec:	4602      	mov	r2, r0
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	641a      	str	r2, [r3, #64]	; 0x40

	traject -> C[0] = 0;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	645a      	str	r2, [r3, #68]	; 0x44
	traject -> C[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0]))/2+ traject -> B[0] * traject -> T[0] + traject -> C[0])
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	ed93 7a03 	vldr	s14, [r3, #12]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001c0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c14:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001c18:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001c28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001c36:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[1]*(traject -> T[0] * traject -> T[0]))/2+traject -> B[1]*traject -> T[0]);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	edd3 6a04 	vldr	s13, [r3, #16]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001c4c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c54:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001c58:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001c68:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001c70:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0]))/2+ traject -> B[0] * traject -> T[0] + traject -> C[0])
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	traject -> C[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1]))/2+ traject -> B[1] * traject -> T[1] + traject -> C[1])
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	ed93 7a04 	vldr	s14, [r3, #16]
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	edd3 6a20 	vldr	s13, [r3, #128]	; 0x80
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001c8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c94:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001c98:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001ca8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001cb6:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[2]*(traject -> T[1] * traject -> T[1]))/2+traject -> B[2]*traject -> T[1]);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	edd3 6a05 	vldr	s13, [r3, #20]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001ccc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cd4:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001cd8:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	ed93 6a0c 	vldr	s12, [r3, #48]	; 0x30
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001ce8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001cf0:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1]))/2+ traject -> B[1] * traject -> T[1] + traject -> C[1])
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
	traject -> C[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2]))/2+ traject -> B[2] * traject -> T[2] + traject -> C[2])
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	ed93 7a05 	vldr	s14, [r3, #20]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	edd3 6a21 	vldr	s13, [r3, #132]	; 0x84
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001d0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d14:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001d18:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001d28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001d36:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[3]*(traject -> T[2] * traject -> T[2]))/2+traject -> B[3]*traject -> T[2]);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	edd3 6a06 	vldr	s13, [r3, #24]
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001d4c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d54:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001d58:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8001d68:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001d70:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2]))/2+ traject -> B[2] * traject -> T[2] + traject -> C[2])
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	traject -> C[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3]))/2+ traject -> B[3] * traject -> T[3] + traject -> C[3])
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	ed93 7a06 	vldr	s14, [r3, #24]
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001d8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d94:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001d98:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001da8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001db6:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[4]*(traject -> T[3] * traject -> T[3]))/2+traject -> B[4]*traject -> T[3]);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	edd3 6a07 	vldr	s13, [r3, #28]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001dcc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001dd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dd4:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001dd8:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8001de8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001dec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001df0:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3]))/2+ traject -> B[3] * traject -> T[3] + traject -> C[3])
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	traject -> C[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4]))/2+ traject -> B[4] * traject -> T[4] + traject -> C[4])
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	ed93 7a07 	vldr	s14, [r3, #28]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	edd3 6a23 	vldr	s13, [r3, #140]	; 0x8c
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e14:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001e18:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001e36:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[5]*(traject -> T[4] * traject -> T[4]))/2+traject -> B[5]*traject -> T[4]);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	edd3 6a08 	vldr	s13, [r3, #32]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e4c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e54:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001e58:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	ed93 6a0f 	vldr	s12, [r3, #60]	; 0x3c
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8001e68:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e6c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e70:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4]))/2+ traject -> B[4] * traject -> T[4] + traject -> C[4])
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
	traject -> C[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5]))/2+ traject -> B[5] * traject -> T[5] + traject -> C[5])
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	ed93 7a08 	vldr	s14, [r3, #32]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	edd3 6a24 	vldr	s13, [r3, #144]	; 0x90
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001e8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e94:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001e98:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001ea8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eac:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8001eb6:	ee37 7a27 	vadd.f32	s14, s14, s15
					-((traject -> A[6]*(traject -> T[5] * traject -> T[5]))/2+traject -> B[6]*traject -> T[5]);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001ecc:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ed0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ed4:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001ed8:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	ed93 6a10 	vldr	s12, [r3, #64]	; 0x40
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8001ee8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001eec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ef0:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> C[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5]))/2+ traject -> B[5] * traject -> T[5] + traject -> C[5])
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c

	traject -> D[0] = 0;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	f04f 0200 	mov.w	r2, #0
 8001f00:	661a      	str	r2, [r3, #96]	; 0x60
	traject -> D[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001f14:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001f1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f26:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8001f2a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[0]*(traject -> T[0] * traject -> T[0]))/2 + traject -> C[0]*(traject -> T[0]) + traject -> D[0])
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001f40:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f44:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001f48:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001f4c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001f50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001f60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8001f6e:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[1]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	edd3 6a04 	vldr	s13, [r3, #16]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	ed93 6a1f 	vldr	s12, [r3, #124]	; 0x7c
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001f84:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001f8e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001f92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f96:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8001f9a:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[1]*(traject -> T[0] * traject -> T[0]))/2 + traject -> C[1]* traject -> T[0]);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	ed93 6a0b 	vldr	s12, [r3, #44]	; 0x2c
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	edd3 5a1f 	vldr	s11, [r3, #124]	; 0x7c
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001fb0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001fb4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001fb8:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 8001fbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001fc0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	ed93 6a12 	vldr	s12, [r3, #72]	; 0x48
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8001fd0:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001fd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[1]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001fd8:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[1] = ((traject -> A[0]*(traject -> T[0] * traject -> T[0] * traject -> T[0]))/6
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

	traject -> D[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	ed93 7a04 	vldr	s14, [r3, #16]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	edd3 6a20 	vldr	s13, [r3, #128]	; 0x80
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001ff4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8001ffe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002002:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002006:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 800200a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[1]*(traject -> T[1] * traject -> T[1]))/2 + traject -> C[1]*(traject -> T[1]) + traject -> D[1])
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8002020:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002024:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002028:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800202c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002030:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8002040:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002044:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800204e:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[2]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	edd3 6a05 	vldr	s13, [r3, #20]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	ed93 6a20 	vldr	s12, [r3, #128]	; 0x80
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8002064:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 800206e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002072:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002076:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 800207a:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[2]*(traject -> T[1] * traject -> T[1]))/2 + traject -> C[2]* traject -> T[1]);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	ed93 6a0c 	vldr	s12, [r3, #48]	; 0x30
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	edd3 5a20 	vldr	s11, [r3, #128]	; 0x80
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8002090:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002094:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002098:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800209c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80020a0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	ed93 6a13 	vldr	s12, [r3, #76]	; 0x4c
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80020b0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80020b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[2]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 80020b8:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[2] = ((traject -> A[1]*(traject -> T[1] * traject -> T[1] * traject -> T[1]))/6
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

	traject -> D[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	ed93 7a05 	vldr	s14, [r3, #20]
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	edd3 6a21 	vldr	s13, [r3, #132]	; 0x84
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80020d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 80020de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020e6:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80020ea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[2]*(traject -> T[2] * traject -> T[2]))/2 + traject -> C[2]*(traject -> T[2]) + traject -> D[2])
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8002100:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002104:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002108:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800210c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002110:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8002120:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002124:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800212e:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[3]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	edd3 6a06 	vldr	s13, [r3, #24]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	ed93 6a21 	vldr	s12, [r3, #132]	; 0x84
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8002144:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 800214e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002152:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002156:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 800215a:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[3]*(traject -> T[2] * traject -> T[2]))/2 + traject -> C[3]* traject -> T[2]);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	ed93 6a0d 	vldr	s12, [r3, #52]	; 0x34
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	edd3 5a21 	vldr	s11, [r3, #132]	; 0x84
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8002170:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002174:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002178:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800217c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002180:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	ed93 6a14 	vldr	s12, [r3, #80]	; 0x50
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8002190:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002194:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[3]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 8002198:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[3] = ((traject -> A[2]*(traject -> T[2] * traject -> T[2] * traject -> T[2]))/6
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
	traject -> D[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	ed93 7a06 	vldr	s14, [r3, #24]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80021b4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80021be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c6:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80021ca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[3]*(traject -> T[3] * traject -> T[3]))/2 + traject -> C[3]*(traject -> T[3]) + traject -> D[3])
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 80021e0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80021e4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80021e8:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80021ec:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80021f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002200:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002204:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800220e:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[4]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	edd3 6a07 	vldr	s13, [r3, #28]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	ed93 6a22 	vldr	s12, [r3, #136]	; 0x88
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002224:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800222e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002232:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002236:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 800223a:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[4]*(traject -> T[3] * traject -> T[3]))/2 + traject -> C[4]* traject -> T[3]);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	edd3 5a22 	vldr	s11, [r3, #136]	; 0x88
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002250:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002254:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002258:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800225c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002260:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	ed93 6a15 	vldr	s12, [r3, #84]	; 0x54
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002270:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002274:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[4]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 8002278:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[4] = ((traject -> A[3]*(traject -> T[3] * traject -> T[3] * traject -> T[3]))/6
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	traject -> D[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	ed93 7a07 	vldr	s14, [r3, #28]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	edd3 6a23 	vldr	s13, [r3, #140]	; 0x8c
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002294:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 800229e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022a6:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80022aa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[4]*(traject -> T[4] * traject -> T[4]))/2 + traject -> C[4]*(traject -> T[4]) + traject -> D[4])
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80022c0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80022c4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80022c8:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80022cc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80022d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 80022e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80022ee:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[5]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	edd3 6a08 	vldr	s13, [r3, #32]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	ed93 6a23 	vldr	s12, [r3, #140]	; 0x8c
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002304:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 800230e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002312:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002316:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 800231a:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[5]*(traject -> T[4] * traject -> T[4]))/2 + traject -> C[5]* traject -> T[4]);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	ed93 6a0f 	vldr	s12, [r3, #60]	; 0x3c
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	edd3 5a23 	vldr	s11, [r3, #140]	; 0x8c
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002330:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002334:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002338:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800233c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002340:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	ed93 6a16 	vldr	s12, [r3, #88]	; 0x58
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8002350:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002354:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[5]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 8002358:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[5] = ((traject -> A[4]*(traject -> T[4] * traject -> T[4] * traject -> T[4]))/6
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	traject -> D[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	ed93 7a08 	vldr	s14, [r3, #32]
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	edd3 6a24 	vldr	s13, [r3, #144]	; 0x90
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8002374:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 800237e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002386:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 800238a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
					+ (traject -> B[5]*(traject -> T[5] * traject -> T[5]))/2 + traject -> C[5]*(traject -> T[5]) + traject -> D[5])
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80023a0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80023a4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023a8:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80023ac:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80023b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80023c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80023ce:	ee37 7a27 	vadd.f32	s14, s14, s15
					- ((traject -> A[6]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	ed93 6a24 	vldr	s12, [r3, #144]	; 0x90
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80023e4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80023ee:	ee66 7a27 	vmul.f32	s15, s12, s15
 80023f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023f6:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 80023fa:	eec7 6a86 	vdiv.f32	s13, s15, s12
					+ (traject -> B[6]*(traject -> T[5] * traject -> T[5]))/2 + traject -> C[6]* traject -> T[5]);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	ed93 6a10 	vldr	s12, [r3, #64]	; 0x40
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	edd3 5a24 	vldr	s11, [r3, #144]	; 0x90
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8002410:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002414:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002418:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800241c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002420:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	ed93 6a17 	vldr	s12, [r3, #92]	; 0x5c
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 8002430:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002434:	ee76 7aa7 	vadd.f32	s15, s13, s15
					- ((traject -> A[6]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 8002438:	ee77 7a67 	vsub.f32	s15, s14, s15
	traject -> D[6] = ((traject -> A[5]*(traject -> T[5] * traject -> T[5] * traject -> T[5]))/6
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
}
 8002442:	bf00      	nop
 8002444:	3718      	adds	r7, #24
 8002446:	46bd      	mov	sp, r7
 8002448:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800244c:	f3af 8000 	nop.w
 8002450:	9abcaf48 	.word	0x9abcaf48
 8002454:	be8ad7f2 	.word	0xbe8ad7f2
 8002458:	d7c6fbd2 	.word	0xd7c6fbd2
 800245c:	3f12599e 	.word	0x3f12599e
 8002460:	18fc5048 	.word	0x18fc5048
 8002464:	3f82d773 	.word	0x3f82d773
 8002468:	44d013a9 	.word	0x44d013a9
 800246c:	3feaf0d8 	.word	0x3feaf0d8
 8002470:	af4f0d84 	.word	0xaf4f0d84
 8002474:	40136594 	.word	0x40136594

08002478 <TrajectoryEvaluation>:


void TrajectoryEvaluation(TrajectoryG *traject , uint64_t StartTime, uint64_t CurrentTime, uint64_t PredictTime){
 8002478:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800247c:	b084      	sub	sp, #16
 800247e:	af00      	add	r7, sp, #0
 8002480:	60f8      	str	r0, [r7, #12]
 8002482:	e9c7 2300 	strd	r2, r3, [r7]
	// Microsec to sec
	static float t = 0;
	static float tP = 0;
	t  = (CurrentTime - StartTime)/1000000.0;
 8002486:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800248a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800248e:	ebb0 0802 	subs.w	r8, r0, r2
 8002492:	eb61 0903 	sbc.w	r9, r1, r3
 8002496:	4640      	mov	r0, r8
 8002498:	4649      	mov	r1, r9
 800249a:	f7fe f823 	bl	80004e4 <__aeabi_ul2d>
 800249e:	a3c6      	add	r3, pc, #792	; (adr r3, 80027b8 <TrajectoryEvaluation+0x340>)
 80024a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a4:	f7fe f97e 	bl	80007a4 <__aeabi_ddiv>
 80024a8:	4602      	mov	r2, r0
 80024aa:	460b      	mov	r3, r1
 80024ac:	4610      	mov	r0, r2
 80024ae:	4619      	mov	r1, r3
 80024b0:	f7fe fa80 	bl	80009b4 <__aeabi_d2f>
 80024b4:	4603      	mov	r3, r0
 80024b6:	4ac2      	ldr	r2, [pc, #776]	; (80027c0 <TrajectoryEvaluation+0x348>)
 80024b8:	6013      	str	r3, [r2, #0]
	tP = (PredictTime - StartTime)/1000000.0;
 80024ba:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80024be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024c2:	1a84      	subs	r4, r0, r2
 80024c4:	eb61 0503 	sbc.w	r5, r1, r3
 80024c8:	4620      	mov	r0, r4
 80024ca:	4629      	mov	r1, r5
 80024cc:	f7fe f80a 	bl	80004e4 <__aeabi_ul2d>
 80024d0:	a3b9      	add	r3, pc, #740	; (adr r3, 80027b8 <TrajectoryEvaluation+0x340>)
 80024d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d6:	f7fe f965 	bl	80007a4 <__aeabi_ddiv>
 80024da:	4602      	mov	r2, r0
 80024dc:	460b      	mov	r3, r1
 80024de:	4610      	mov	r0, r2
 80024e0:	4619      	mov	r1, r3
 80024e2:	f7fe fa67 	bl	80009b4 <__aeabi_d2f>
 80024e6:	4603      	mov	r3, r0
 80024e8:	4ab6      	ldr	r2, [pc, #728]	; (80027c4 <TrajectoryEvaluation+0x34c>)
 80024ea:	6013      	str	r3, [r2, #0]

	if(t >= 0 && t < traject -> T[0])
 80024ec:	4bb4      	ldr	r3, [pc, #720]	; (80027c0 <TrajectoryEvaluation+0x348>)
 80024ee:	edd3 7a00 	vldr	s15, [r3]
 80024f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024fa:	f2c0 80a9 	blt.w	8002650 <TrajectoryEvaluation+0x1d8>
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8002504:	4bae      	ldr	r3, [pc, #696]	; (80027c0 <TrajectoryEvaluation+0x348>)
 8002506:	edd3 7a00 	vldr	s15, [r3]
 800250a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800250e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002512:	f340 809d 	ble.w	8002650 <TrajectoryEvaluation+0x1d8>
	{
		traject -> QJ = traject -> A[0];
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	68da      	ldr	r2, [r3, #12]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[0]*t + traject -> B[0];
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	ed93 7a03 	vldr	s14, [r3, #12]
 8002526:	4ba6      	ldr	r3, [pc, #664]	; (80027c0 <TrajectoryEvaluation+0x348>)
 8002528:	edd3 7a00 	vldr	s15, [r3]
 800252c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002536:	ee77 7a27 	vadd.f32	s15, s14, s15
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[0]*(t*t)/2 + traject -> B[0]*t + traject -> C[0];
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	ed93 7a03 	vldr	s14, [r3, #12]
 8002546:	4b9e      	ldr	r3, [pc, #632]	; (80027c0 <TrajectoryEvaluation+0x348>)
 8002548:	edd3 6a00 	vldr	s13, [r3]
 800254c:	4b9c      	ldr	r3, [pc, #624]	; (80027c0 <TrajectoryEvaluation+0x348>)
 800254e:	edd3 7a00 	vldr	s15, [r3]
 8002552:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800255a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800255e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002568:	4b95      	ldr	r3, [pc, #596]	; (80027c0 <TrajectoryEvaluation+0x348>)
 800256a:	edd3 7a00 	vldr	s15, [r3]
 800256e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002572:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800257c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[0]*(tP*tP)/2 + traject -> B[0]*tP + traject -> C[0];
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	ed93 7a03 	vldr	s14, [r3, #12]
 800258c:	4b8d      	ldr	r3, [pc, #564]	; (80027c4 <TrajectoryEvaluation+0x34c>)
 800258e:	edd3 6a00 	vldr	s13, [r3]
 8002592:	4b8c      	ldr	r3, [pc, #560]	; (80027c4 <TrajectoryEvaluation+0x34c>)
 8002594:	edd3 7a00 	vldr	s15, [r3]
 8002598:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800259c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025a0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80025a4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 80025ae:	4b85      	ldr	r3, [pc, #532]	; (80027c4 <TrajectoryEvaluation+0x34c>)
 80025b0:	edd3 7a00 	vldr	s15, [r3]
 80025b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80025c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[0]*(t*t*t)/6 + traject -> B[0]*(t*t)/2 + traject -> C[0]*t + traject -> D[0];
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	edd3 6a03 	vldr	s13, [r3, #12]
 80025d8:	4b79      	ldr	r3, [pc, #484]	; (80027c0 <TrajectoryEvaluation+0x348>)
 80025da:	ed93 6a00 	vldr	s12, [r3]
 80025de:	4b78      	ldr	r3, [pc, #480]	; (80027c0 <TrajectoryEvaluation+0x348>)
 80025e0:	edd3 7a00 	vldr	s15, [r3]
 80025e4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80025e8:	4b75      	ldr	r3, [pc, #468]	; (80027c0 <TrajectoryEvaluation+0x348>)
 80025ea:	edd3 7a00 	vldr	s15, [r3]
 80025ee:	ee66 7a27 	vmul.f32	s15, s12, s15
 80025f2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80025f6:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 80025fa:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80025fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002608:	4b6d      	ldr	r3, [pc, #436]	; (80027c0 <TrajectoryEvaluation+0x348>)
 800260a:	ed93 6a00 	vldr	s12, [r3]
 800260e:	4b6c      	ldr	r3, [pc, #432]	; (80027c0 <TrajectoryEvaluation+0x348>)
 8002610:	edd3 7a00 	vldr	s15, [r3]
 8002614:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002618:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800261c:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002620:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002624:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 800262e:	4b64      	ldr	r3, [pc, #400]	; (80027c0 <TrajectoryEvaluation+0x348>)
 8002630:	edd3 7a00 	vldr	s15, [r3]
 8002634:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002638:	ee37 7a27 	vadd.f32	s14, s14, s15
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002642:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 800264c:	f000 bc62 	b.w	8002f14 <TrajectoryEvaluation+0xa9c>
	}
	else if( t >= traject -> T[0] && t < traject -> T[1])
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8002656:	4b5a      	ldr	r3, [pc, #360]	; (80027c0 <TrajectoryEvaluation+0x348>)
 8002658:	edd3 7a00 	vldr	s15, [r3]
 800265c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002664:	f200 80b0 	bhi.w	80027c8 <TrajectoryEvaluation+0x350>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 800266e:	4b54      	ldr	r3, [pc, #336]	; (80027c0 <TrajectoryEvaluation+0x348>)
 8002670:	edd3 7a00 	vldr	s15, [r3]
 8002674:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267c:	f340 80a4 	ble.w	80027c8 <TrajectoryEvaluation+0x350>
	{
		traject -> QJ = traject -> A[1];
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	691a      	ldr	r2, [r3, #16]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[1]*t + traject -> B[1];
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	ed93 7a04 	vldr	s14, [r3, #16]
 8002690:	4b4b      	ldr	r3, [pc, #300]	; (80027c0 <TrajectoryEvaluation+0x348>)
 8002692:	edd3 7a00 	vldr	s15, [r3]
 8002696:	ee27 7a27 	vmul.f32	s14, s14, s15
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80026a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[1]*(t*t)/2 + traject -> B[1]*t + traject -> C[1];
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	ed93 7a04 	vldr	s14, [r3, #16]
 80026b0:	4b43      	ldr	r3, [pc, #268]	; (80027c0 <TrajectoryEvaluation+0x348>)
 80026b2:	edd3 6a00 	vldr	s13, [r3]
 80026b6:	4b42      	ldr	r3, [pc, #264]	; (80027c0 <TrajectoryEvaluation+0x348>)
 80026b8:	edd3 7a00 	vldr	s15, [r3]
 80026bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80026c8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 80026d2:	4b3b      	ldr	r3, [pc, #236]	; (80027c0 <TrajectoryEvaluation+0x348>)
 80026d4:	edd3 7a00 	vldr	s15, [r3]
 80026d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80026e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[1]*(tP*tP)/2 + traject -> B[1]*tP + traject -> C[1];
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	ed93 7a04 	vldr	s14, [r3, #16]
 80026f6:	4b33      	ldr	r3, [pc, #204]	; (80027c4 <TrajectoryEvaluation+0x34c>)
 80026f8:	edd3 6a00 	vldr	s13, [r3]
 80026fc:	4b31      	ldr	r3, [pc, #196]	; (80027c4 <TrajectoryEvaluation+0x34c>)
 80026fe:	edd3 7a00 	vldr	s15, [r3]
 8002702:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800270a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800270e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8002718:	4b2a      	ldr	r3, [pc, #168]	; (80027c4 <TrajectoryEvaluation+0x34c>)
 800271a:	edd3 7a00 	vldr	s15, [r3]
 800271e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002722:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800272c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[1]*(t*t*t)/6 + traject -> B[1]*(t*t)/2 + traject -> C[1]*t + traject -> D[1];
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	edd3 6a04 	vldr	s13, [r3, #16]
 8002742:	4b1f      	ldr	r3, [pc, #124]	; (80027c0 <TrajectoryEvaluation+0x348>)
 8002744:	ed93 6a00 	vldr	s12, [r3]
 8002748:	4b1d      	ldr	r3, [pc, #116]	; (80027c0 <TrajectoryEvaluation+0x348>)
 800274a:	edd3 7a00 	vldr	s15, [r3]
 800274e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002752:	4b1b      	ldr	r3, [pc, #108]	; (80027c0 <TrajectoryEvaluation+0x348>)
 8002754:	edd3 7a00 	vldr	s15, [r3]
 8002758:	ee66 7a27 	vmul.f32	s15, s12, s15
 800275c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002760:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002764:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002768:	ee37 7a27 	vadd.f32	s14, s14, s15
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	edd3 6a0b 	vldr	s13, [r3, #44]	; 0x2c
 8002772:	4b13      	ldr	r3, [pc, #76]	; (80027c0 <TrajectoryEvaluation+0x348>)
 8002774:	ed93 6a00 	vldr	s12, [r3]
 8002778:	4b11      	ldr	r3, [pc, #68]	; (80027c0 <TrajectoryEvaluation+0x348>)
 800277a:	edd3 7a00 	vldr	s15, [r3]
 800277e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002782:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002786:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800278a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800278e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 8002798:	4b09      	ldr	r3, [pc, #36]	; (80027c0 <TrajectoryEvaluation+0x348>)
 800279a:	edd3 7a00 	vldr	s15, [r3]
 800279e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80027ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 80027b6:	e3ad      	b.n	8002f14 <TrajectoryEvaluation+0xa9c>
 80027b8:	00000000 	.word	0x00000000
 80027bc:	412e8480 	.word	0x412e8480
 80027c0:	200003e4 	.word	0x200003e4
 80027c4:	200003e8 	.word	0x200003e8
	}
	else if( t >= traject -> T[1] && t < traject -> T[2])
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	ed93 7a20 	vldr	s14, [r3, #128]	; 0x80
 80027ce:	4bb2      	ldr	r3, [pc, #712]	; (8002a98 <TrajectoryEvaluation+0x620>)
 80027d0:	edd3 7a00 	vldr	s15, [r3]
 80027d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027dc:	f200 80a8 	bhi.w	8002930 <TrajectoryEvaluation+0x4b8>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 80027e6:	4bac      	ldr	r3, [pc, #688]	; (8002a98 <TrajectoryEvaluation+0x620>)
 80027e8:	edd3 7a00 	vldr	s15, [r3]
 80027ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027f4:	f340 809c 	ble.w	8002930 <TrajectoryEvaluation+0x4b8>
	{
		traject -> QJ = traject -> A[2];
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	695a      	ldr	r2, [r3, #20]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[2]*t + traject -> B[2];
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	ed93 7a05 	vldr	s14, [r3, #20]
 8002808:	4ba3      	ldr	r3, [pc, #652]	; (8002a98 <TrajectoryEvaluation+0x620>)
 800280a:	edd3 7a00 	vldr	s15, [r3]
 800280e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002818:	ee77 7a27 	vadd.f32	s15, s14, s15
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[2]*(t*t)/2 + traject -> B[2]*t + traject -> C[2];
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	ed93 7a05 	vldr	s14, [r3, #20]
 8002828:	4b9b      	ldr	r3, [pc, #620]	; (8002a98 <TrajectoryEvaluation+0x620>)
 800282a:	edd3 6a00 	vldr	s13, [r3]
 800282e:	4b9a      	ldr	r3, [pc, #616]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002830:	edd3 7a00 	vldr	s15, [r3]
 8002834:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002838:	ee67 7a27 	vmul.f32	s15, s14, s15
 800283c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002840:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 800284a:	4b93      	ldr	r3, [pc, #588]	; (8002a98 <TrajectoryEvaluation+0x620>)
 800284c:	edd3 7a00 	vldr	s15, [r3]
 8002850:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002854:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800285e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[2]*(tP*tP)/2 + traject -> B[2]*tP + traject -> C[2];
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	ed93 7a05 	vldr	s14, [r3, #20]
 800286e:	4b8b      	ldr	r3, [pc, #556]	; (8002a9c <TrajectoryEvaluation+0x624>)
 8002870:	edd3 6a00 	vldr	s13, [r3]
 8002874:	4b89      	ldr	r3, [pc, #548]	; (8002a9c <TrajectoryEvaluation+0x624>)
 8002876:	edd3 7a00 	vldr	s15, [r3]
 800287a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800287e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002882:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002886:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8002890:	4b82      	ldr	r3, [pc, #520]	; (8002a9c <TrajectoryEvaluation+0x624>)
 8002892:	edd3 7a00 	vldr	s15, [r3]
 8002896:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800289a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80028a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[2]*(t*t*t)/6 + traject -> B[2]*(t*t)/2 + traject -> C[2]*t + traject -> D[2];
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	edd3 6a05 	vldr	s13, [r3, #20]
 80028ba:	4b77      	ldr	r3, [pc, #476]	; (8002a98 <TrajectoryEvaluation+0x620>)
 80028bc:	ed93 6a00 	vldr	s12, [r3]
 80028c0:	4b75      	ldr	r3, [pc, #468]	; (8002a98 <TrajectoryEvaluation+0x620>)
 80028c2:	edd3 7a00 	vldr	s15, [r3]
 80028c6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80028ca:	4b73      	ldr	r3, [pc, #460]	; (8002a98 <TrajectoryEvaluation+0x620>)
 80028cc:	edd3 7a00 	vldr	s15, [r3]
 80028d0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80028d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80028d8:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 80028dc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80028e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 80028ea:	4b6b      	ldr	r3, [pc, #428]	; (8002a98 <TrajectoryEvaluation+0x620>)
 80028ec:	ed93 6a00 	vldr	s12, [r3]
 80028f0:	4b69      	ldr	r3, [pc, #420]	; (8002a98 <TrajectoryEvaluation+0x620>)
 80028f2:	edd3 7a00 	vldr	s15, [r3]
 80028f6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80028fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80028fe:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002902:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002906:	ee37 7a27 	vadd.f32	s14, s14, s15
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 8002910:	4b61      	ldr	r3, [pc, #388]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002912:	edd3 7a00 	vldr	s15, [r3]
 8002916:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800291a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8002924:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 800292e:	e2f1      	b.n	8002f14 <TrajectoryEvaluation+0xa9c>
	}
	else if( t >= traject -> T[2] && t < traject -> T[3])
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	ed93 7a21 	vldr	s14, [r3, #132]	; 0x84
 8002936:	4b58      	ldr	r3, [pc, #352]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002938:	edd3 7a00 	vldr	s15, [r3]
 800293c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002944:	f200 80ac 	bhi.w	8002aa0 <TrajectoryEvaluation+0x628>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 800294e:	4b52      	ldr	r3, [pc, #328]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002950:	edd3 7a00 	vldr	s15, [r3]
 8002954:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295c:	f340 80a0 	ble.w	8002aa0 <TrajectoryEvaluation+0x628>
	{
		traject -> QJ = traject -> A[3];
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	699a      	ldr	r2, [r3, #24]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[3]*t + traject -> B[3];
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002970:	4b49      	ldr	r3, [pc, #292]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002972:	edd3 7a00 	vldr	s15, [r3]
 8002976:	ee27 7a27 	vmul.f32	s14, s14, s15
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002980:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[3]*(t*t)/2 + traject -> B[3]*t + traject -> C[3];
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002990:	4b41      	ldr	r3, [pc, #260]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002992:	edd3 6a00 	vldr	s13, [r3]
 8002996:	4b40      	ldr	r3, [pc, #256]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002998:	edd3 7a00 	vldr	s15, [r3]
 800299c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029a4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80029a8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 80029b2:	4b39      	ldr	r3, [pc, #228]	; (8002a98 <TrajectoryEvaluation+0x620>)
 80029b4:	edd3 7a00 	vldr	s15, [r3]
 80029b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80029c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[3]*(tP*tP)/2 + traject -> B[3]*tP + traject -> C[3];
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	ed93 7a06 	vldr	s14, [r3, #24]
 80029d6:	4b31      	ldr	r3, [pc, #196]	; (8002a9c <TrajectoryEvaluation+0x624>)
 80029d8:	edd3 6a00 	vldr	s13, [r3]
 80029dc:	4b2f      	ldr	r3, [pc, #188]	; (8002a9c <TrajectoryEvaluation+0x624>)
 80029de:	edd3 7a00 	vldr	s15, [r3]
 80029e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ea:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80029ee:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 80029f8:	4b28      	ldr	r3, [pc, #160]	; (8002a9c <TrajectoryEvaluation+0x624>)
 80029fa:	edd3 7a00 	vldr	s15, [r3]
 80029fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002a0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[3]*(t*t*t)/6 + traject -> B[3]*(t*t)/2 + traject -> C[3]*t + traject -> D[3];
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	edd3 6a06 	vldr	s13, [r3, #24]
 8002a22:	4b1d      	ldr	r3, [pc, #116]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002a24:	ed93 6a00 	vldr	s12, [r3]
 8002a28:	4b1b      	ldr	r3, [pc, #108]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002a2a:	edd3 7a00 	vldr	s15, [r3]
 8002a2e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002a32:	4b19      	ldr	r3, [pc, #100]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002a34:	edd3 7a00 	vldr	s15, [r3]
 8002a38:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a3c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a40:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002a44:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002a48:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	edd3 6a0d 	vldr	s13, [r3, #52]	; 0x34
 8002a52:	4b11      	ldr	r3, [pc, #68]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002a54:	ed93 6a00 	vldr	s12, [r3]
 8002a58:	4b0f      	ldr	r3, [pc, #60]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002a5a:	edd3 7a00 	vldr	s15, [r3]
 8002a5e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002a62:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a66:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002a6a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002a6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 8002a78:	4b07      	ldr	r3, [pc, #28]	; (8002a98 <TrajectoryEvaluation+0x620>)
 8002a7a:	edd3 7a00 	vldr	s15, [r3]
 8002a7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8002a8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 8002a96:	e23d      	b.n	8002f14 <TrajectoryEvaluation+0xa9c>
 8002a98:	200003e4 	.word	0x200003e4
 8002a9c:	200003e8 	.word	0x200003e8
	}
	else if( t >= traject -> T[3] && t < traject -> T[4])
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8002aa6:	4bb2      	ldr	r3, [pc, #712]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002aa8:	edd3 7a00 	vldr	s15, [r3]
 8002aac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ab4:	f200 80a8 	bhi.w	8002c08 <TrajectoryEvaluation+0x790>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8002abe:	4bac      	ldr	r3, [pc, #688]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002ac0:	edd3 7a00 	vldr	s15, [r3]
 8002ac4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002acc:	f340 809c 	ble.w	8002c08 <TrajectoryEvaluation+0x790>
	{
		traject -> QJ = traject -> A[4];
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	69da      	ldr	r2, [r3, #28]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[4]*t + traject -> B[4];
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	ed93 7a07 	vldr	s14, [r3, #28]
 8002ae0:	4ba3      	ldr	r3, [pc, #652]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002ae2:	edd3 7a00 	vldr	s15, [r3]
 8002ae6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002af0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[4]*(t*t)/2 + traject -> B[4]*t + traject -> C[4];
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	ed93 7a07 	vldr	s14, [r3, #28]
 8002b00:	4b9b      	ldr	r3, [pc, #620]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002b02:	edd3 6a00 	vldr	s13, [r3]
 8002b06:	4b9a      	ldr	r3, [pc, #616]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002b08:	edd3 7a00 	vldr	s15, [r3]
 8002b0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b14:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002b18:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002b22:	4b93      	ldr	r3, [pc, #588]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002b24:	edd3 7a00 	vldr	s15, [r3]
 8002b28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002b36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[4]*(tP*tP)/2 + traject -> B[4]*tP + traject -> C[4];
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	ed93 7a07 	vldr	s14, [r3, #28]
 8002b46:	4b8b      	ldr	r3, [pc, #556]	; (8002d74 <TrajectoryEvaluation+0x8fc>)
 8002b48:	edd3 6a00 	vldr	s13, [r3]
 8002b4c:	4b89      	ldr	r3, [pc, #548]	; (8002d74 <TrajectoryEvaluation+0x8fc>)
 8002b4e:	edd3 7a00 	vldr	s15, [r3]
 8002b52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b5a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002b5e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002b68:	4b82      	ldr	r3, [pc, #520]	; (8002d74 <TrajectoryEvaluation+0x8fc>)
 8002b6a:	edd3 7a00 	vldr	s15, [r3]
 8002b6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8002b7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[4]*(t*t*t)/6 + traject -> B[4]*(t*t)/2 + traject -> C[4]*t + traject -> D[4];
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	edd3 6a07 	vldr	s13, [r3, #28]
 8002b92:	4b77      	ldr	r3, [pc, #476]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002b94:	ed93 6a00 	vldr	s12, [r3]
 8002b98:	4b75      	ldr	r3, [pc, #468]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002b9a:	edd3 7a00 	vldr	s15, [r3]
 8002b9e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ba2:	4b73      	ldr	r3, [pc, #460]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002ba4:	edd3 7a00 	vldr	s15, [r3]
 8002ba8:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002bac:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bb0:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002bb4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002bb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002bc2:	4b6b      	ldr	r3, [pc, #428]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002bc4:	ed93 6a00 	vldr	s12, [r3]
 8002bc8:	4b69      	ldr	r3, [pc, #420]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002bca:	edd3 7a00 	vldr	s15, [r3]
 8002bce:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002bd2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bd6:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002bda:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002bde:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8002be8:	4b61      	ldr	r3, [pc, #388]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002bea:	edd3 7a00 	vldr	s15, [r3]
 8002bee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bf2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8002bfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 8002c06:	e185      	b.n	8002f14 <TrajectoryEvaluation+0xa9c>
	}
	else if( t >= traject -> T[4] && t < traject -> T[5])
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8002c0e:	4b58      	ldr	r3, [pc, #352]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002c10:	edd3 7a00 	vldr	s15, [r3]
 8002c14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c1c:	f200 80ac 	bhi.w	8002d78 <TrajectoryEvaluation+0x900>
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8002c26:	4b52      	ldr	r3, [pc, #328]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002c28:	edd3 7a00 	vldr	s15, [r3]
 8002c2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c34:	f340 80a0 	ble.w	8002d78 <TrajectoryEvaluation+0x900>
	{
		traject -> QJ = traject -> A[5];
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6a1a      	ldr	r2, [r3, #32]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[5]*t + traject -> B[5];
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	ed93 7a08 	vldr	s14, [r3, #32]
 8002c48:	4b49      	ldr	r3, [pc, #292]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002c4a:	edd3 7a00 	vldr	s15, [r3]
 8002c4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002c58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[5]*(t*t)/2 + traject -> B[5]*t + traject -> C[5];
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	ed93 7a08 	vldr	s14, [r3, #32]
 8002c68:	4b41      	ldr	r3, [pc, #260]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002c6a:	edd3 6a00 	vldr	s13, [r3]
 8002c6e:	4b40      	ldr	r3, [pc, #256]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002c70:	edd3 7a00 	vldr	s15, [r3]
 8002c74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c7c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002c80:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8002c8a:	4b39      	ldr	r3, [pc, #228]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002c8c:	edd3 7a00 	vldr	s15, [r3]
 8002c90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c94:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002c9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[5]*(tP*tP)/2 + traject -> B[5]*tP + traject -> C[5];
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	ed93 7a08 	vldr	s14, [r3, #32]
 8002cae:	4b31      	ldr	r3, [pc, #196]	; (8002d74 <TrajectoryEvaluation+0x8fc>)
 8002cb0:	edd3 6a00 	vldr	s13, [r3]
 8002cb4:	4b2f      	ldr	r3, [pc, #188]	; (8002d74 <TrajectoryEvaluation+0x8fc>)
 8002cb6:	edd3 7a00 	vldr	s15, [r3]
 8002cba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cc2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002cc6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8002cd0:	4b28      	ldr	r3, [pc, #160]	; (8002d74 <TrajectoryEvaluation+0x8fc>)
 8002cd2:	edd3 7a00 	vldr	s15, [r3]
 8002cd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002cda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002ce4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[5]*(t*t*t)/6 + traject -> B[5]*(t*t)/2 + traject -> C[5]*t + traject -> D[5];
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	edd3 6a08 	vldr	s13, [r3, #32]
 8002cfa:	4b1d      	ldr	r3, [pc, #116]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002cfc:	ed93 6a00 	vldr	s12, [r3]
 8002d00:	4b1b      	ldr	r3, [pc, #108]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002d02:	edd3 7a00 	vldr	s15, [r3]
 8002d06:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d0a:	4b19      	ldr	r3, [pc, #100]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002d0c:	edd3 7a00 	vldr	s15, [r3]
 8002d10:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d14:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d18:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002d1c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002d20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8002d2a:	4b11      	ldr	r3, [pc, #68]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002d2c:	ed93 6a00 	vldr	s12, [r3]
 8002d30:	4b0f      	ldr	r3, [pc, #60]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002d32:	edd3 7a00 	vldr	s15, [r3]
 8002d36:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d3a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d3e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002d42:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002d46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 8002d50:	4b07      	ldr	r3, [pc, #28]	; (8002d70 <TrajectoryEvaluation+0x8f8>)
 8002d52:	edd3 7a00 	vldr	s15, [r3]
 8002d56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d5a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002d64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 8002d6e:	e0d1      	b.n	8002f14 <TrajectoryEvaluation+0xa9c>
 8002d70:	200003e4 	.word	0x200003e4
 8002d74:	200003e8 	.word	0x200003e8
	}
	else if( t >= traject -> T[5] && t < traject -> T[6])
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	ed93 7a24 	vldr	s14, [r3, #144]	; 0x90
 8002d7e:	4b68      	ldr	r3, [pc, #416]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002d80:	edd3 7a00 	vldr	s15, [r3]
 8002d84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d8c:	f200 80a8 	bhi.w	8002ee0 <TrajectoryEvaluation+0xa68>
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 8002d96:	4b62      	ldr	r3, [pc, #392]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002d98:	edd3 7a00 	vldr	s15, [r3]
 8002d9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da4:	f340 809c 	ble.w	8002ee0 <TrajectoryEvaluation+0xa68>
	{
		traject -> QJ = traject -> A[6];
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = traject -> A[6]*t + traject -> B[6];
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002db8:	4b59      	ldr	r3, [pc, #356]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002dba:	edd3 7a00 	vldr	s15, [r3]
 8002dbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002dc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
		traject -> QV = traject -> A[6]*(t*t)/2 + traject -> B[6]*t + traject -> C[6];
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002dd8:	4b51      	ldr	r3, [pc, #324]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002dda:	edd3 6a00 	vldr	s13, [r3]
 8002dde:	4b50      	ldr	r3, [pc, #320]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002de0:	edd3 7a00 	vldr	s15, [r3]
 8002de4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002de8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dec:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002df0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8002dfa:	4b49      	ldr	r3, [pc, #292]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002dfc:	edd3 7a00 	vldr	s15, [r3]
 8002e00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e04:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		traject -> QVP = traject -> A[6]*(tP*tP)/2 + traject -> B[6]*tP + traject -> C[6];
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8002e1e:	4b41      	ldr	r3, [pc, #260]	; (8002f24 <TrajectoryEvaluation+0xaac>)
 8002e20:	edd3 6a00 	vldr	s13, [r3]
 8002e24:	4b3f      	ldr	r3, [pc, #252]	; (8002f24 <TrajectoryEvaluation+0xaac>)
 8002e26:	edd3 7a00 	vldr	s15, [r3]
 8002e2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e32:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002e36:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8002e40:	4b38      	ldr	r3, [pc, #224]	; (8002f24 <TrajectoryEvaluation+0xaac>)
 8002e42:	edd3 7a00 	vldr	s15, [r3]
 8002e46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002e54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qin + traject -> A[6]*(t*t*t)/6 + traject -> B[6]*(t*t)/2 + traject -> C[6]*t + traject -> D[6];
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8002e6a:	4b2d      	ldr	r3, [pc, #180]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002e6c:	ed93 6a00 	vldr	s12, [r3]
 8002e70:	4b2b      	ldr	r3, [pc, #172]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002e72:	edd3 7a00 	vldr	s15, [r3]
 8002e76:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e7a:	4b29      	ldr	r3, [pc, #164]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002e7c:	edd3 7a00 	vldr	s15, [r3]
 8002e80:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e84:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e88:	eeb1 6a08 	vmov.f32	s12, #24	; 0x40c00000  6.0
 8002e8c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002e90:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8002e9a:	4b21      	ldr	r3, [pc, #132]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002e9c:	ed93 6a00 	vldr	s12, [r3]
 8002ea0:	4b1f      	ldr	r3, [pc, #124]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002ea2:	edd3 7a00 	vldr	s15, [r3]
 8002ea6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002eaa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002eae:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8002eb2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002eb6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	edd3 6a17 	vldr	s13, [r3, #92]	; 0x5c
 8002ec0:	4b17      	ldr	r3, [pc, #92]	; (8002f20 <TrajectoryEvaluation+0xaa8>)
 8002ec2:	edd3 7a00 	vldr	s15, [r3]
 8002ec6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eca:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002ed4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	edc3 7a2d 	vstr	s15, [r3, #180]	; 0xb4
 8002ede:	e019      	b.n	8002f14 <TrajectoryEvaluation+0xa9c>
	}
	else
	{
		traject -> QJ = 0;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f04f 0200 	mov.w	r2, #0
 8002ee6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		traject -> QA = 0;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f04f 0200 	mov.w	r2, #0
 8002ef0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
		traject -> QV = 0;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f04f 0200 	mov.w	r2, #0
 8002efa:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		traject -> QVP = 0;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f04f 0200 	mov.w	r2, #0
 8002f04:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		traject -> QX = traject -> Qfinal;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}

	return 1.0;
 8002f14:	bf00      	nop
}
 8002f16:	3710      	adds	r7, #16
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002f1e:	bf00      	nop
 8002f20:	200003e4 	.word	0x200003e4
 8002f24:	200003e8 	.word	0x200003e8

08002f28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f2c:	b082      	sub	sp, #8
 8002f2e:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */  HAL_Init();
 8002f30:	f002 fb78 	bl	8005624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f34:	f000 f8ca 	bl	80030cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f38:	f000 fafc 	bl	8003534 <MX_GPIO_Init>
  MX_DMA_Init();
 8002f3c:	f000 fad2 	bl	80034e4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002f40:	f000 faa4 	bl	800348c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002f44:	f000 f92a 	bl	800319c <MX_I2C1_Init>
  MX_TIM11_Init();
 8002f48:	f000 fa7c 	bl	8003444 <MX_TIM11_Init>
  MX_TIM1_Init();
 8002f4c:	f000 f954 	bl	80031f8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002f50:	f000 f9d6 	bl	8003300 <MX_TIM2_Init>
  MX_TIM5_Init();
 8002f54:	f000 fa28 	bl	80033a8 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  Ringbuf_Init();
 8002f58:	f000 fe50 	bl	8003bfc <Ringbuf_Init>
  KalmanMatrixInit(&KalmanVar);
 8002f5c:	484a      	ldr	r0, [pc, #296]	; (8003088 <main+0x160>)
 8002f5e:	f7fd fefb 	bl	8000d58 <KalmanMatrixInit>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002f62:	2100      	movs	r1, #0
 8002f64:	4849      	ldr	r0, [pc, #292]	; (800308c <main+0x164>)
 8002f66:	f006 f815 	bl	8008f94 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT (&htim11);
 8002f6a:	4849      	ldr	r0, [pc, #292]	; (8003090 <main+0x168>)
 8002f6c:	f005 ff32 	bl	8008dd4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8002f70:	213c      	movs	r1, #60	; 0x3c
 8002f72:	4848      	ldr	r0, [pc, #288]	; (8003094 <main+0x16c>)
 8002f74:	f006 f964 	bl	8009240 <HAL_TIM_Encoder_Start>
  EncoderRawData[0]=TIM2->CNT;
 8002f78:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7e:	461a      	mov	r2, r3
 8002f80:	4b45      	ldr	r3, [pc, #276]	; (8003098 <main+0x170>)
 8002f82:	601a      	str	r2, [r3, #0]
  EncoderRawData[1]=EncoderRawData[0];
 8002f84:	4b44      	ldr	r3, [pc, #272]	; (8003098 <main+0x170>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a43      	ldr	r2, [pc, #268]	; (8003098 <main+0x170>)
 8002f8a:	6053      	str	r3, [r2, #4]
  PositionRaw=EncoderRawData[0];
 8002f8c:	4b42      	ldr	r3, [pc, #264]	; (8003098 <main+0x170>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a42      	ldr	r2, [pc, #264]	; (800309c <main+0x174>)
 8002f92:	6013      	str	r3, [r2, #0]
  PIDAController_Init(&PidVelo);
 8002f94:	4842      	ldr	r0, [pc, #264]	; (80030a0 <main+0x178>)
 8002f96:	f7fe f9eb 	bl	8001370 <PIDAController_Init>
  PIDAController_Init(&PidPos);
 8002f9a:	4842      	ldr	r0, [pc, #264]	; (80030a4 <main+0x17c>)
 8002f9c:	f7fe f9e8 	bl	8001370 <PIDAController_Init>
  // Reset all Parameter
  Robotinit(&Robot);
 8002fa0:	4841      	ldr	r0, [pc, #260]	; (80030a8 <main+0x180>)
 8002fa2:	f7fe fbd1 	bl	8001748 <Robotinit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  timeElapsed[0] = Micros();
 8002fa6:	f002 f839 	bl	800501c <Micros>
 8002faa:	4602      	mov	r2, r0
 8002fac:	460b      	mov	r3, r1
 8002fae:	493f      	ldr	r1, [pc, #252]	; (80030ac <main+0x184>)
 8002fb0:	e9c1 2300 	strd	r2, r3, [r1]
	  timeElapsed[1] = HAL_GetTick();
 8002fb4:	f002 fb9c 	bl	80056f0 <HAL_GetTick>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2200      	movs	r2, #0
 8002fbc:	603b      	str	r3, [r7, #0]
 8002fbe:	607a      	str	r2, [r7, #4]
 8002fc0:	4b3a      	ldr	r3, [pc, #232]	; (80030ac <main+0x184>)
 8002fc2:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002fc6:	e9c3 1202 	strd	r1, r2, [r3, #8]
	  RobotstateManagement();
 8002fca:	f001 fb1d 	bl	8004608 <RobotstateManagement>
	  if(Micros() - EndEffLoopTime > 100000)
 8002fce:	f002 f825 	bl	800501c <Micros>
 8002fd2:	4b37      	ldr	r3, [pc, #220]	; (80030b0 <main+0x188>)
 8002fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd8:	1a84      	subs	r4, r0, r2
 8002fda:	eb61 0503 	sbc.w	r5, r1, r3
 8002fde:	4b35      	ldr	r3, [pc, #212]	; (80030b4 <main+0x18c>)
 8002fe0:	429c      	cmp	r4, r3
 8002fe2:	f175 0300 	sbcs.w	r3, r5, #0
 8002fe6:	d308      	bcc.n	8002ffa <main+0xd2>
	  {
		  EndEffLoopTime = Micros();
 8002fe8:	f002 f818 	bl	800501c <Micros>
 8002fec:	4602      	mov	r2, r0
 8002fee:	460b      	mov	r3, r1
 8002ff0:	492f      	ldr	r1, [pc, #188]	; (80030b0 <main+0x188>)
 8002ff2:	e9c1 2300 	strd	r2, r3, [r1]
		  EndEffstateManagement();
 8002ff6:	f001 fc57 	bl	80048a8 <EndEffstateManagement>
	  }
	  if(Micros() - ControlLoopTime >= 10000)
 8002ffa:	f002 f80f 	bl	800501c <Micros>
 8002ffe:	4b2e      	ldr	r3, [pc, #184]	; (80030b8 <main+0x190>)
 8003000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003004:	ebb0 0802 	subs.w	r8, r0, r2
 8003008:	eb61 0903 	sbc.w	r9, r1, r3
 800300c:	f242 7310 	movw	r3, #10000	; 0x2710
 8003010:	4598      	cmp	r8, r3
 8003012:	f179 0300 	sbcs.w	r3, r9, #0
 8003016:	d3c6      	bcc.n	8002fa6 <main+0x7e>
	  {
		ControlLoopTime  = Micros();
 8003018:	f002 f800 	bl	800501c <Micros>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	4925      	ldr	r1, [pc, #148]	; (80030b8 <main+0x190>)
 8003022:	e9c1 2300 	strd	r2, r3, [r1]
		CheckLoopStartTime = Micros();
 8003026:	f001 fff9 	bl	800501c <Micros>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	4923      	ldr	r1, [pc, #140]	; (80030bc <main+0x194>)
 8003030:	e9c1 2300 	strd	r2, r3, [r1]
		EncoderRead();
 8003034:	f000 fb44 	bl	80036c0 <EncoderRead>
		KalmanFilterFunction(&KalmanVar,PositionDeg[0]);
 8003038:	4b21      	ldr	r3, [pc, #132]	; (80030c0 <main+0x198>)
 800303a:	edd3 7a00 	vldr	s15, [r3]
 800303e:	eeb0 0a67 	vmov.f32	s0, s15
 8003042:	4811      	ldr	r0, [pc, #68]	; (8003088 <main+0x160>)
 8003044:	f7fe f866 	bl	8001114 <KalmanFilterFunction>
		Robot.Position = PositionDeg[0];
 8003048:	4b1d      	ldr	r3, [pc, #116]	; (80030c0 <main+0x198>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a16      	ldr	r2, [pc, #88]	; (80030a8 <main+0x180>)
 800304e:	6013      	str	r3, [r2, #0]
		Robot.Velocity = KalmanVar.MatState_Data[1];
 8003050:	4b0d      	ldr	r3, [pc, #52]	; (8003088 <main+0x160>)
 8003052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003056:	4a14      	ldr	r2, [pc, #80]	; (80030a8 <main+0x180>)
 8003058:	6053      	str	r3, [r2, #4]
		ControllLoopAndErrorHandler();
 800305a:	f000 fca7 	bl	80039ac <ControllLoopAndErrorHandler>
		CheckLoopStopTime = Micros();
 800305e:	f001 ffdd 	bl	800501c <Micros>
 8003062:	4602      	mov	r2, r0
 8003064:	460b      	mov	r3, r1
 8003066:	4917      	ldr	r1, [pc, #92]	; (80030c4 <main+0x19c>)
 8003068:	e9c1 2300 	strd	r2, r3, [r1]
		CheckLoopDiffTime = CheckLoopStopTime - CheckLoopStartTime;
 800306c:	4b15      	ldr	r3, [pc, #84]	; (80030c4 <main+0x19c>)
 800306e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003072:	4b12      	ldr	r3, [pc, #72]	; (80030bc <main+0x194>)
 8003074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003078:	ebb0 0a02 	subs.w	sl, r0, r2
 800307c:	eb61 0b03 	sbc.w	fp, r1, r3
 8003080:	4b11      	ldr	r3, [pc, #68]	; (80030c8 <main+0x1a0>)
 8003082:	e9c3 ab00 	strd	sl, fp, [r3]
	  timeElapsed[0] = Micros();
 8003086:	e78e      	b.n	8002fa6 <main+0x7e>
 8003088:	20000034 	.word	0x20000034
 800308c:	20000440 	.word	0x20000440
 8003090:	20000518 	.word	0x20000518
 8003094:	20000488 	.word	0x20000488
 8003098:	20000770 	.word	0x20000770
 800309c:	2000077c 	.word	0x2000077c
 80030a0:	20000790 	.word	0x20000790
 80030a4:	200007c4 	.word	0x200007c4
 80030a8:	20000664 	.word	0x20000664
 80030ac:	20000708 	.word	0x20000708
 80030b0:	20000718 	.word	0x20000718
 80030b4:	000186a1 	.word	0x000186a1
 80030b8:	20000900 	.word	0x20000900
 80030bc:	200008d0 	.word	0x200008d0
 80030c0:	20000780 	.word	0x20000780
 80030c4:	200008d8 	.word	0x200008d8
 80030c8:	200008e0 	.word	0x200008e0

080030cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b094      	sub	sp, #80	; 0x50
 80030d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030d2:	f107 0320 	add.w	r3, r7, #32
 80030d6:	2230      	movs	r2, #48	; 0x30
 80030d8:	2100      	movs	r1, #0
 80030da:	4618      	mov	r0, r3
 80030dc:	f008 fcbe 	bl	800ba5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030e0:	f107 030c 	add.w	r3, r7, #12
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	605a      	str	r2, [r3, #4]
 80030ea:	609a      	str	r2, [r3, #8]
 80030ec:	60da      	str	r2, [r3, #12]
 80030ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80030f0:	2300      	movs	r3, #0
 80030f2:	60bb      	str	r3, [r7, #8]
 80030f4:	4b27      	ldr	r3, [pc, #156]	; (8003194 <SystemClock_Config+0xc8>)
 80030f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f8:	4a26      	ldr	r2, [pc, #152]	; (8003194 <SystemClock_Config+0xc8>)
 80030fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030fe:	6413      	str	r3, [r2, #64]	; 0x40
 8003100:	4b24      	ldr	r3, [pc, #144]	; (8003194 <SystemClock_Config+0xc8>)
 8003102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003108:	60bb      	str	r3, [r7, #8]
 800310a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800310c:	2300      	movs	r3, #0
 800310e:	607b      	str	r3, [r7, #4]
 8003110:	4b21      	ldr	r3, [pc, #132]	; (8003198 <SystemClock_Config+0xcc>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a20      	ldr	r2, [pc, #128]	; (8003198 <SystemClock_Config+0xcc>)
 8003116:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800311a:	6013      	str	r3, [r2, #0]
 800311c:	4b1e      	ldr	r3, [pc, #120]	; (8003198 <SystemClock_Config+0xcc>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003124:	607b      	str	r3, [r7, #4]
 8003126:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003128:	2302      	movs	r3, #2
 800312a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800312c:	2301      	movs	r3, #1
 800312e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003130:	2310      	movs	r3, #16
 8003132:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003134:	2302      	movs	r3, #2
 8003136:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003138:	2300      	movs	r3, #0
 800313a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800313c:	2308      	movs	r3, #8
 800313e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8003140:	2364      	movs	r3, #100	; 0x64
 8003142:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003144:	2302      	movs	r3, #2
 8003146:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003148:	2304      	movs	r3, #4
 800314a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800314c:	f107 0320 	add.w	r3, r7, #32
 8003150:	4618      	mov	r0, r3
 8003152:	f005 f957 	bl	8008404 <HAL_RCC_OscConfig>
 8003156:	4603      	mov	r3, r0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d001      	beq.n	8003160 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800315c:	f001 ff76 	bl	800504c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003160:	230f      	movs	r3, #15
 8003162:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003164:	2302      	movs	r3, #2
 8003166:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003168:	2300      	movs	r3, #0
 800316a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800316c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003170:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003172:	2300      	movs	r3, #0
 8003174:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003176:	f107 030c 	add.w	r3, r7, #12
 800317a:	2103      	movs	r1, #3
 800317c:	4618      	mov	r0, r3
 800317e:	f005 fbb9 	bl	80088f4 <HAL_RCC_ClockConfig>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003188:	f001 ff60 	bl	800504c <Error_Handler>
  }
}
 800318c:	bf00      	nop
 800318e:	3750      	adds	r7, #80	; 0x50
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40023800 	.word	0x40023800
 8003198:	40007000 	.word	0x40007000

0800319c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80031a0:	4b12      	ldr	r3, [pc, #72]	; (80031ec <MX_I2C1_Init+0x50>)
 80031a2:	4a13      	ldr	r2, [pc, #76]	; (80031f0 <MX_I2C1_Init+0x54>)
 80031a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80031a6:	4b11      	ldr	r3, [pc, #68]	; (80031ec <MX_I2C1_Init+0x50>)
 80031a8:	4a12      	ldr	r2, [pc, #72]	; (80031f4 <MX_I2C1_Init+0x58>)
 80031aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80031ac:	4b0f      	ldr	r3, [pc, #60]	; (80031ec <MX_I2C1_Init+0x50>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80031b2:	4b0e      	ldr	r3, [pc, #56]	; (80031ec <MX_I2C1_Init+0x50>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80031b8:	4b0c      	ldr	r3, [pc, #48]	; (80031ec <MX_I2C1_Init+0x50>)
 80031ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80031be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80031c0:	4b0a      	ldr	r3, [pc, #40]	; (80031ec <MX_I2C1_Init+0x50>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80031c6:	4b09      	ldr	r3, [pc, #36]	; (80031ec <MX_I2C1_Init+0x50>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80031cc:	4b07      	ldr	r3, [pc, #28]	; (80031ec <MX_I2C1_Init+0x50>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80031d2:	4b06      	ldr	r3, [pc, #24]	; (80031ec <MX_I2C1_Init+0x50>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80031d8:	4804      	ldr	r0, [pc, #16]	; (80031ec <MX_I2C1_Init+0x50>)
 80031da:	f003 f99f 	bl	800651c <HAL_I2C_Init>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d001      	beq.n	80031e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80031e4:	f001 ff32 	bl	800504c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80031e8:	bf00      	nop
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	200003ec 	.word	0x200003ec
 80031f0:	40005400 	.word	0x40005400
 80031f4:	00061a80 	.word	0x00061a80

080031f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b092      	sub	sp, #72	; 0x48
 80031fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003202:	2200      	movs	r2, #0
 8003204:	601a      	str	r2, [r3, #0]
 8003206:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003208:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800320c:	2200      	movs	r2, #0
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	605a      	str	r2, [r3, #4]
 8003212:	609a      	str	r2, [r3, #8]
 8003214:	60da      	str	r2, [r3, #12]
 8003216:	611a      	str	r2, [r3, #16]
 8003218:	615a      	str	r2, [r3, #20]
 800321a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800321c:	1d3b      	adds	r3, r7, #4
 800321e:	2220      	movs	r2, #32
 8003220:	2100      	movs	r1, #0
 8003222:	4618      	mov	r0, r3
 8003224:	f008 fc1a 	bl	800ba5c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003228:	4b33      	ldr	r3, [pc, #204]	; (80032f8 <MX_TIM1_Init+0x100>)
 800322a:	4a34      	ldr	r2, [pc, #208]	; (80032fc <MX_TIM1_Init+0x104>)
 800322c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800322e:	4b32      	ldr	r3, [pc, #200]	; (80032f8 <MX_TIM1_Init+0x100>)
 8003230:	2200      	movs	r2, #0
 8003232:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003234:	4b30      	ldr	r3, [pc, #192]	; (80032f8 <MX_TIM1_Init+0x100>)
 8003236:	2200      	movs	r2, #0
 8003238:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 800323a:	4b2f      	ldr	r3, [pc, #188]	; (80032f8 <MX_TIM1_Init+0x100>)
 800323c:	f242 720f 	movw	r2, #9999	; 0x270f
 8003240:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003242:	4b2d      	ldr	r3, [pc, #180]	; (80032f8 <MX_TIM1_Init+0x100>)
 8003244:	2200      	movs	r2, #0
 8003246:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003248:	4b2b      	ldr	r3, [pc, #172]	; (80032f8 <MX_TIM1_Init+0x100>)
 800324a:	2200      	movs	r2, #0
 800324c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800324e:	4b2a      	ldr	r3, [pc, #168]	; (80032f8 <MX_TIM1_Init+0x100>)
 8003250:	2200      	movs	r2, #0
 8003252:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003254:	4828      	ldr	r0, [pc, #160]	; (80032f8 <MX_TIM1_Init+0x100>)
 8003256:	f005 fe4e 	bl	8008ef6 <HAL_TIM_PWM_Init>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d001      	beq.n	8003264 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8003260:	f001 fef4 	bl	800504c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003264:	2300      	movs	r3, #0
 8003266:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003268:	2300      	movs	r3, #0
 800326a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800326c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003270:	4619      	mov	r1, r3
 8003272:	4821      	ldr	r0, [pc, #132]	; (80032f8 <MX_TIM1_Init+0x100>)
 8003274:	f006 fdf8 	bl	8009e68 <HAL_TIMEx_MasterConfigSynchronization>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800327e:	f001 fee5 	bl	800504c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003282:	2360      	movs	r3, #96	; 0x60
 8003284:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003286:	2300      	movs	r3, #0
 8003288:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800328a:	2300      	movs	r3, #0
 800328c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800328e:	2300      	movs	r3, #0
 8003290:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003292:	2300      	movs	r3, #0
 8003294:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003296:	2300      	movs	r3, #0
 8003298:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800329a:	2300      	movs	r3, #0
 800329c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800329e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032a2:	2200      	movs	r2, #0
 80032a4:	4619      	mov	r1, r3
 80032a6:	4814      	ldr	r0, [pc, #80]	; (80032f8 <MX_TIM1_Init+0x100>)
 80032a8:	f006 f960 	bl	800956c <HAL_TIM_PWM_ConfigChannel>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80032b2:	f001 fecb 	bl	800504c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80032b6:	2300      	movs	r3, #0
 80032b8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80032be:	2300      	movs	r3, #0
 80032c0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80032c2:	2300      	movs	r3, #0
 80032c4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80032c6:	2300      	movs	r3, #0
 80032c8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80032ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032ce:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80032d0:	2300      	movs	r3, #0
 80032d2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80032d4:	1d3b      	adds	r3, r7, #4
 80032d6:	4619      	mov	r1, r3
 80032d8:	4807      	ldr	r0, [pc, #28]	; (80032f8 <MX_TIM1_Init+0x100>)
 80032da:	f006 fe33 	bl	8009f44 <HAL_TIMEx_ConfigBreakDeadTime>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 80032e4:	f001 feb2 	bl	800504c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80032e8:	4803      	ldr	r0, [pc, #12]	; (80032f8 <MX_TIM1_Init+0x100>)
 80032ea:	f001 ffe9 	bl	80052c0 <HAL_TIM_MspPostInit>

}
 80032ee:	bf00      	nop
 80032f0:	3748      	adds	r7, #72	; 0x48
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	20000440 	.word	0x20000440
 80032fc:	40010000 	.word	0x40010000

08003300 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b08c      	sub	sp, #48	; 0x30
 8003304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003306:	f107 030c 	add.w	r3, r7, #12
 800330a:	2224      	movs	r2, #36	; 0x24
 800330c:	2100      	movs	r1, #0
 800330e:	4618      	mov	r0, r3
 8003310:	f008 fba4 	bl	800ba5c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003314:	1d3b      	adds	r3, r7, #4
 8003316:	2200      	movs	r2, #0
 8003318:	601a      	str	r2, [r3, #0]
 800331a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800331c:	4b21      	ldr	r3, [pc, #132]	; (80033a4 <MX_TIM2_Init+0xa4>)
 800331e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003322:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003324:	4b1f      	ldr	r3, [pc, #124]	; (80033a4 <MX_TIM2_Init+0xa4>)
 8003326:	2200      	movs	r2, #0
 8003328:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800332a:	4b1e      	ldr	r3, [pc, #120]	; (80033a4 <MX_TIM2_Init+0xa4>)
 800332c:	2200      	movs	r2, #0
 800332e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 11999;
 8003330:	4b1c      	ldr	r3, [pc, #112]	; (80033a4 <MX_TIM2_Init+0xa4>)
 8003332:	f642 62df 	movw	r2, #11999	; 0x2edf
 8003336:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003338:	4b1a      	ldr	r3, [pc, #104]	; (80033a4 <MX_TIM2_Init+0xa4>)
 800333a:	2200      	movs	r2, #0
 800333c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800333e:	4b19      	ldr	r3, [pc, #100]	; (80033a4 <MX_TIM2_Init+0xa4>)
 8003340:	2200      	movs	r2, #0
 8003342:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003344:	2303      	movs	r3, #3
 8003346:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003348:	2300      	movs	r3, #0
 800334a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800334c:	2301      	movs	r3, #1
 800334e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003350:	2300      	movs	r3, #0
 8003352:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003354:	2300      	movs	r3, #0
 8003356:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003358:	2300      	movs	r3, #0
 800335a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800335c:	2301      	movs	r3, #1
 800335e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003360:	2300      	movs	r3, #0
 8003362:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003364:	2300      	movs	r3, #0
 8003366:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003368:	f107 030c 	add.w	r3, r7, #12
 800336c:	4619      	mov	r1, r3
 800336e:	480d      	ldr	r0, [pc, #52]	; (80033a4 <MX_TIM2_Init+0xa4>)
 8003370:	f005 fec0 	bl	80090f4 <HAL_TIM_Encoder_Init>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800337a:	f001 fe67 	bl	800504c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800337e:	2300      	movs	r3, #0
 8003380:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003382:	2300      	movs	r3, #0
 8003384:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003386:	1d3b      	adds	r3, r7, #4
 8003388:	4619      	mov	r1, r3
 800338a:	4806      	ldr	r0, [pc, #24]	; (80033a4 <MX_TIM2_Init+0xa4>)
 800338c:	f006 fd6c 	bl	8009e68 <HAL_TIMEx_MasterConfigSynchronization>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003396:	f001 fe59 	bl	800504c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800339a:	bf00      	nop
 800339c:	3730      	adds	r7, #48	; 0x30
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	20000488 	.word	0x20000488

080033a8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033ae:	f107 0308 	add.w	r3, r7, #8
 80033b2:	2200      	movs	r2, #0
 80033b4:	601a      	str	r2, [r3, #0]
 80033b6:	605a      	str	r2, [r3, #4]
 80033b8:	609a      	str	r2, [r3, #8]
 80033ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033bc:	463b      	mov	r3, r7
 80033be:	2200      	movs	r2, #0
 80033c0:	601a      	str	r2, [r3, #0]
 80033c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80033c4:	4b1c      	ldr	r3, [pc, #112]	; (8003438 <MX_TIM5_Init+0x90>)
 80033c6:	4a1d      	ldr	r2, [pc, #116]	; (800343c <MX_TIM5_Init+0x94>)
 80033c8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 99;
 80033ca:	4b1b      	ldr	r3, [pc, #108]	; (8003438 <MX_TIM5_Init+0x90>)
 80033cc:	2263      	movs	r2, #99	; 0x63
 80033ce:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033d0:	4b19      	ldr	r3, [pc, #100]	; (8003438 <MX_TIM5_Init+0x90>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99999;
 80033d6:	4b18      	ldr	r3, [pc, #96]	; (8003438 <MX_TIM5_Init+0x90>)
 80033d8:	4a19      	ldr	r2, [pc, #100]	; (8003440 <MX_TIM5_Init+0x98>)
 80033da:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033dc:	4b16      	ldr	r3, [pc, #88]	; (8003438 <MX_TIM5_Init+0x90>)
 80033de:	2200      	movs	r2, #0
 80033e0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033e2:	4b15      	ldr	r3, [pc, #84]	; (8003438 <MX_TIM5_Init+0x90>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80033e8:	4813      	ldr	r0, [pc, #76]	; (8003438 <MX_TIM5_Init+0x90>)
 80033ea:	f005 fca3 	bl	8008d34 <HAL_TIM_Base_Init>
 80033ee:	4603      	mov	r3, r0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d001      	beq.n	80033f8 <MX_TIM5_Init+0x50>
  {
    Error_Handler();
 80033f4:	f001 fe2a 	bl	800504c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80033fe:	f107 0308 	add.w	r3, r7, #8
 8003402:	4619      	mov	r1, r3
 8003404:	480c      	ldr	r0, [pc, #48]	; (8003438 <MX_TIM5_Init+0x90>)
 8003406:	f006 f973 	bl	80096f0 <HAL_TIM_ConfigClockSource>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <MX_TIM5_Init+0x6c>
  {
    Error_Handler();
 8003410:	f001 fe1c 	bl	800504c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003414:	2320      	movs	r3, #32
 8003416:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003418:	2300      	movs	r3, #0
 800341a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800341c:	463b      	mov	r3, r7
 800341e:	4619      	mov	r1, r3
 8003420:	4805      	ldr	r0, [pc, #20]	; (8003438 <MX_TIM5_Init+0x90>)
 8003422:	f006 fd21 	bl	8009e68 <HAL_TIMEx_MasterConfigSynchronization>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <MX_TIM5_Init+0x88>
  {
    Error_Handler();
 800342c:	f001 fe0e 	bl	800504c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003430:	bf00      	nop
 8003432:	3718      	adds	r7, #24
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	200004d0 	.word	0x200004d0
 800343c:	40000c00 	.word	0x40000c00
 8003440:	0001869f 	.word	0x0001869f

08003444 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8003448:	4b0e      	ldr	r3, [pc, #56]	; (8003484 <MX_TIM11_Init+0x40>)
 800344a:	4a0f      	ldr	r2, [pc, #60]	; (8003488 <MX_TIM11_Init+0x44>)
 800344c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 800344e:	4b0d      	ldr	r3, [pc, #52]	; (8003484 <MX_TIM11_Init+0x40>)
 8003450:	2263      	movs	r2, #99	; 0x63
 8003452:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003454:	4b0b      	ldr	r3, [pc, #44]	; (8003484 <MX_TIM11_Init+0x40>)
 8003456:	2200      	movs	r2, #0
 8003458:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800345a:	4b0a      	ldr	r3, [pc, #40]	; (8003484 <MX_TIM11_Init+0x40>)
 800345c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003460:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003462:	4b08      	ldr	r3, [pc, #32]	; (8003484 <MX_TIM11_Init+0x40>)
 8003464:	2200      	movs	r2, #0
 8003466:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003468:	4b06      	ldr	r3, [pc, #24]	; (8003484 <MX_TIM11_Init+0x40>)
 800346a:	2200      	movs	r2, #0
 800346c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800346e:	4805      	ldr	r0, [pc, #20]	; (8003484 <MX_TIM11_Init+0x40>)
 8003470:	f005 fc60 	bl	8008d34 <HAL_TIM_Base_Init>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800347a:	f001 fde7 	bl	800504c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800347e:	bf00      	nop
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	20000518 	.word	0x20000518
 8003488:	40014800 	.word	0x40014800

0800348c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003490:	4b12      	ldr	r3, [pc, #72]	; (80034dc <MX_USART2_UART_Init+0x50>)
 8003492:	4a13      	ldr	r2, [pc, #76]	; (80034e0 <MX_USART2_UART_Init+0x54>)
 8003494:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 8003496:	4b11      	ldr	r3, [pc, #68]	; (80034dc <MX_USART2_UART_Init+0x50>)
 8003498:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 800349c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800349e:	4b0f      	ldr	r3, [pc, #60]	; (80034dc <MX_USART2_UART_Init+0x50>)
 80034a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80034a4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80034a6:	4b0d      	ldr	r3, [pc, #52]	; (80034dc <MX_USART2_UART_Init+0x50>)
 80034a8:	2200      	movs	r2, #0
 80034aa:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80034ac:	4b0b      	ldr	r3, [pc, #44]	; (80034dc <MX_USART2_UART_Init+0x50>)
 80034ae:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80034b4:	4b09      	ldr	r3, [pc, #36]	; (80034dc <MX_USART2_UART_Init+0x50>)
 80034b6:	220c      	movs	r2, #12
 80034b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034ba:	4b08      	ldr	r3, [pc, #32]	; (80034dc <MX_USART2_UART_Init+0x50>)
 80034bc:	2200      	movs	r2, #0
 80034be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80034c0:	4b06      	ldr	r3, [pc, #24]	; (80034dc <MX_USART2_UART_Init+0x50>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80034c6:	4805      	ldr	r0, [pc, #20]	; (80034dc <MX_USART2_UART_Init+0x50>)
 80034c8:	f006 fda2 	bl	800a010 <HAL_UART_Init>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 80034d2:	f001 fdbb 	bl	800504c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80034d6:	bf00      	nop
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	20000560 	.word	0x20000560
 80034e0:	40004400 	.word	0x40004400

080034e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b082      	sub	sp, #8
 80034e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80034ea:	2300      	movs	r3, #0
 80034ec:	607b      	str	r3, [r7, #4]
 80034ee:	4b10      	ldr	r3, [pc, #64]	; (8003530 <MX_DMA_Init+0x4c>)
 80034f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f2:	4a0f      	ldr	r2, [pc, #60]	; (8003530 <MX_DMA_Init+0x4c>)
 80034f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80034f8:	6313      	str	r3, [r2, #48]	; 0x30
 80034fa:	4b0d      	ldr	r3, [pc, #52]	; (8003530 <MX_DMA_Init+0x4c>)
 80034fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003502:	607b      	str	r3, [r7, #4]
 8003504:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003506:	2200      	movs	r2, #0
 8003508:	2100      	movs	r1, #0
 800350a:	2010      	movs	r0, #16
 800350c:	f002 f9d7 	bl	80058be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003510:	2010      	movs	r0, #16
 8003512:	f002 f9f0 	bl	80058f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8003516:	2200      	movs	r2, #0
 8003518:	2100      	movs	r1, #0
 800351a:	2011      	movs	r0, #17
 800351c:	f002 f9cf 	bl	80058be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8003520:	2011      	movs	r0, #17
 8003522:	f002 f9e8 	bl	80058f6 <HAL_NVIC_EnableIRQ>

}
 8003526:	bf00      	nop
 8003528:	3708      	adds	r7, #8
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40023800 	.word	0x40023800

08003534 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b08a      	sub	sp, #40	; 0x28
 8003538:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800353a:	f107 0314 	add.w	r3, r7, #20
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	605a      	str	r2, [r3, #4]
 8003544:	609a      	str	r2, [r3, #8]
 8003546:	60da      	str	r2, [r3, #12]
 8003548:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800354a:	2300      	movs	r3, #0
 800354c:	613b      	str	r3, [r7, #16]
 800354e:	4b4e      	ldr	r3, [pc, #312]	; (8003688 <MX_GPIO_Init+0x154>)
 8003550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003552:	4a4d      	ldr	r2, [pc, #308]	; (8003688 <MX_GPIO_Init+0x154>)
 8003554:	f043 0304 	orr.w	r3, r3, #4
 8003558:	6313      	str	r3, [r2, #48]	; 0x30
 800355a:	4b4b      	ldr	r3, [pc, #300]	; (8003688 <MX_GPIO_Init+0x154>)
 800355c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355e:	f003 0304 	and.w	r3, r3, #4
 8003562:	613b      	str	r3, [r7, #16]
 8003564:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003566:	2300      	movs	r3, #0
 8003568:	60fb      	str	r3, [r7, #12]
 800356a:	4b47      	ldr	r3, [pc, #284]	; (8003688 <MX_GPIO_Init+0x154>)
 800356c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356e:	4a46      	ldr	r2, [pc, #280]	; (8003688 <MX_GPIO_Init+0x154>)
 8003570:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003574:	6313      	str	r3, [r2, #48]	; 0x30
 8003576:	4b44      	ldr	r3, [pc, #272]	; (8003688 <MX_GPIO_Init+0x154>)
 8003578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800357e:	60fb      	str	r3, [r7, #12]
 8003580:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003582:	2300      	movs	r3, #0
 8003584:	60bb      	str	r3, [r7, #8]
 8003586:	4b40      	ldr	r3, [pc, #256]	; (8003688 <MX_GPIO_Init+0x154>)
 8003588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358a:	4a3f      	ldr	r2, [pc, #252]	; (8003688 <MX_GPIO_Init+0x154>)
 800358c:	f043 0301 	orr.w	r3, r3, #1
 8003590:	6313      	str	r3, [r2, #48]	; 0x30
 8003592:	4b3d      	ldr	r3, [pc, #244]	; (8003688 <MX_GPIO_Init+0x154>)
 8003594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	60bb      	str	r3, [r7, #8]
 800359c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800359e:	2300      	movs	r3, #0
 80035a0:	607b      	str	r3, [r7, #4]
 80035a2:	4b39      	ldr	r3, [pc, #228]	; (8003688 <MX_GPIO_Init+0x154>)
 80035a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a6:	4a38      	ldr	r2, [pc, #224]	; (8003688 <MX_GPIO_Init+0x154>)
 80035a8:	f043 0302 	orr.w	r3, r3, #2
 80035ac:	6313      	str	r3, [r2, #48]	; 0x30
 80035ae:	4b36      	ldr	r3, [pc, #216]	; (8003688 <MX_GPIO_Init+0x154>)
 80035b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	607b      	str	r3, [r7, #4]
 80035b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|PIN_DIR_Pin, GPIO_PIN_RESET);
 80035ba:	2200      	movs	r2, #0
 80035bc:	f44f 7108 	mov.w	r1, #544	; 0x220
 80035c0:	4832      	ldr	r0, [pc, #200]	; (800368c <MX_GPIO_Init+0x158>)
 80035c2:	f002 ff5f 	bl	8006484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Pin_RedLamp_Pin|Pin_YelLamp_Pin|Pin_BlueLamp_Pin, GPIO_PIN_RESET);
 80035c6:	2200      	movs	r2, #0
 80035c8:	f44f 6183 	mov.w	r1, #1048	; 0x418
 80035cc:	4830      	ldr	r0, [pc, #192]	; (8003690 <MX_GPIO_Init+0x15c>)
 80035ce:	f002 ff59 	bl	8006484 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80035d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80035d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80035d8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80035dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035de:	2300      	movs	r3, #0
 80035e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80035e2:	f107 0314 	add.w	r3, r7, #20
 80035e6:	4619      	mov	r1, r3
 80035e8:	482a      	ldr	r0, [pc, #168]	; (8003694 <MX_GPIO_Init+0x160>)
 80035ea:	f002 fdaf 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PIN_DIR_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|PIN_DIR_Pin;
 80035ee:	f44f 7308 	mov.w	r3, #544	; 0x220
 80035f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035f4:	2301      	movs	r3, #1
 80035f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035f8:	2300      	movs	r3, #0
 80035fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035fc:	2300      	movs	r3, #0
 80035fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003600:	f107 0314 	add.w	r3, r7, #20
 8003604:	4619      	mov	r1, r3
 8003606:	4821      	ldr	r0, [pc, #132]	; (800368c <MX_GPIO_Init+0x158>)
 8003608:	f002 fda0 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pins : Pin_RedLamp_Pin Pin_YelLamp_Pin Pin_BlueLamp_Pin */
  GPIO_InitStruct.Pin = Pin_RedLamp_Pin|Pin_YelLamp_Pin|Pin_BlueLamp_Pin;
 800360c:	f44f 6383 	mov.w	r3, #1048	; 0x418
 8003610:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003612:	2301      	movs	r3, #1
 8003614:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003616:	2300      	movs	r3, #0
 8003618:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800361a:	2300      	movs	r3, #0
 800361c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800361e:	f107 0314 	add.w	r3, r7, #20
 8003622:	4619      	mov	r1, r3
 8003624:	481a      	ldr	r0, [pc, #104]	; (8003690 <MX_GPIO_Init+0x15c>)
 8003626:	f002 fd91 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pin : Pin_Proxi_Pin */
  GPIO_InitStruct.Pin = Pin_Proxi_Pin;
 800362a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800362e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003630:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8003634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003636:	2300      	movs	r3, #0
 8003638:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Pin_Proxi_GPIO_Port, &GPIO_InitStruct);
 800363a:	f107 0314 	add.w	r3, r7, #20
 800363e:	4619      	mov	r1, r3
 8003640:	4812      	ldr	r0, [pc, #72]	; (800368c <MX_GPIO_Init+0x158>)
 8003642:	f002 fd83 	bl	800614c <HAL_GPIO_Init>

  /*Configure GPIO pin : Pin_Emer_Pin */
  GPIO_InitStruct.Pin = Pin_Emer_Pin;
 8003646:	2320      	movs	r3, #32
 8003648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800364a:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800364e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003650:	2300      	movs	r3, #0
 8003652:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Pin_Emer_GPIO_Port, &GPIO_InitStruct);
 8003654:	f107 0314 	add.w	r3, r7, #20
 8003658:	4619      	mov	r1, r3
 800365a:	480d      	ldr	r0, [pc, #52]	; (8003690 <MX_GPIO_Init+0x15c>)
 800365c:	f002 fd76 	bl	800614c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003660:	2200      	movs	r2, #0
 8003662:	2100      	movs	r1, #0
 8003664:	2017      	movs	r0, #23
 8003666:	f002 f92a 	bl	80058be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800366a:	2017      	movs	r0, #23
 800366c:	f002 f943 	bl	80058f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003670:	2200      	movs	r2, #0
 8003672:	2100      	movs	r1, #0
 8003674:	2028      	movs	r0, #40	; 0x28
 8003676:	f002 f922 	bl	80058be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800367a:	2028      	movs	r0, #40	; 0x28
 800367c:	f002 f93b 	bl	80058f6 <HAL_NVIC_EnableIRQ>

}
 8003680:	bf00      	nop
 8003682:	3728      	adds	r7, #40	; 0x28
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	40023800 	.word	0x40023800
 800368c:	40020000 	.word	0x40020000
 8003690:	40020400 	.word	0x40020400
 8003694:	40020800 	.word	0x40020800

08003698 <Int32Abs>:

/* USER CODE BEGIN 4 */
uint32_t Int32Abs(int32_t number)
{
 8003698:	b480      	push	{r7}
 800369a:	b083      	sub	sp, #12
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
	if(number<0){
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	da02      	bge.n	80036ac <Int32Abs+0x14>
		return number*-1;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	425b      	negs	r3, r3
 80036aa:	e000      	b.n	80036ae <Int32Abs+0x16>
	}else{
		return number;
 80036ac:	687b      	ldr	r3, [r7, #4]
	}
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	370c      	adds	r7, #12
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	0000      	movs	r0, r0
 80036bc:	0000      	movs	r0, r0
	...

080036c0 <EncoderRead>:

void EncoderRead()
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	af00      	add	r7, sp, #0
	static int32_t SignalThreshold = 0.6*12000;
	EncoderRawData[0] = TIM2->CNT;
 80036c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80036c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ca:	461a      	mov	r2, r3
 80036cc:	4b32      	ldr	r3, [pc, #200]	; (8003798 <EncoderRead+0xd8>)
 80036ce:	601a      	str	r2, [r3, #0]
	if(EncoderRawData[0]-EncoderRawData[1]<-SignalThreshold){
 80036d0:	4b31      	ldr	r3, [pc, #196]	; (8003798 <EncoderRead+0xd8>)
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	4b30      	ldr	r3, [pc, #192]	; (8003798 <EncoderRead+0xd8>)
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	1ad2      	subs	r2, r2, r3
 80036da:	4b30      	ldr	r3, [pc, #192]	; (800379c <EncoderRead+0xdc>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	425b      	negs	r3, r3
 80036e0:	429a      	cmp	r2, r3
 80036e2:	da07      	bge.n	80036f4 <EncoderRead+0x34>
		WrappingStep+=12000;
 80036e4:	4b2e      	ldr	r3, [pc, #184]	; (80037a0 <EncoderRead+0xe0>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f503 533b 	add.w	r3, r3, #11968	; 0x2ec0
 80036ec:	3320      	adds	r3, #32
 80036ee:	4a2c      	ldr	r2, [pc, #176]	; (80037a0 <EncoderRead+0xe0>)
 80036f0:	6013      	str	r3, [r2, #0]
 80036f2:	e00f      	b.n	8003714 <EncoderRead+0x54>
	}
	else if(EncoderRawData[0]-EncoderRawData[1]>=SignalThreshold){
 80036f4:	4b28      	ldr	r3, [pc, #160]	; (8003798 <EncoderRead+0xd8>)
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	4b27      	ldr	r3, [pc, #156]	; (8003798 <EncoderRead+0xd8>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	1ad2      	subs	r2, r2, r3
 80036fe:	4b27      	ldr	r3, [pc, #156]	; (800379c <EncoderRead+0xdc>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	429a      	cmp	r2, r3
 8003704:	db06      	blt.n	8003714 <EncoderRead+0x54>
		WrappingStep-=12000;
 8003706:	4b26      	ldr	r3, [pc, #152]	; (80037a0 <EncoderRead+0xe0>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f5a3 533b 	sub.w	r3, r3, #11968	; 0x2ec0
 800370e:	3b20      	subs	r3, #32
 8003710:	4a23      	ldr	r2, [pc, #140]	; (80037a0 <EncoderRead+0xe0>)
 8003712:	6013      	str	r3, [r2, #0]
	}
	PositionRaw = EncoderRawData[0] + WrappingStep;
 8003714:	4b20      	ldr	r3, [pc, #128]	; (8003798 <EncoderRead+0xd8>)
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	4b21      	ldr	r3, [pc, #132]	; (80037a0 <EncoderRead+0xe0>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4413      	add	r3, r2
 800371e:	4a21      	ldr	r2, [pc, #132]	; (80037a4 <EncoderRead+0xe4>)
 8003720:	6013      	str	r3, [r2, #0]
	PositionDeg[0] = (PositionRaw/12000.0)*360.0;
 8003722:	4b20      	ldr	r3, [pc, #128]	; (80037a4 <EncoderRead+0xe4>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f7fc fea8 	bl	800047c <__aeabi_i2d>
 800372c:	a318      	add	r3, pc, #96	; (adr r3, 8003790 <EncoderRead+0xd0>)
 800372e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003732:	f7fd f837 	bl	80007a4 <__aeabi_ddiv>
 8003736:	4602      	mov	r2, r0
 8003738:	460b      	mov	r3, r1
 800373a:	4610      	mov	r0, r2
 800373c:	4619      	mov	r1, r3
 800373e:	f04f 0200 	mov.w	r2, #0
 8003742:	4b19      	ldr	r3, [pc, #100]	; (80037a8 <EncoderRead+0xe8>)
 8003744:	f7fc ff04 	bl	8000550 <__aeabi_dmul>
 8003748:	4602      	mov	r2, r0
 800374a:	460b      	mov	r3, r1
 800374c:	4610      	mov	r0, r2
 800374e:	4619      	mov	r1, r3
 8003750:	f7fd f930 	bl	80009b4 <__aeabi_d2f>
 8003754:	4603      	mov	r3, r0
 8003756:	4a15      	ldr	r2, [pc, #84]	; (80037ac <EncoderRead+0xec>)
 8003758:	6013      	str	r3, [r2, #0]
	VelocityDeg = ((PositionDeg[0] - PositionDeg[1])/dt);
 800375a:	4b14      	ldr	r3, [pc, #80]	; (80037ac <EncoderRead+0xec>)
 800375c:	ed93 7a00 	vldr	s14, [r3]
 8003760:	4b12      	ldr	r3, [pc, #72]	; (80037ac <EncoderRead+0xec>)
 8003762:	edd3 7a01 	vldr	s15, [r3, #4]
 8003766:	ee37 7a67 	vsub.f32	s14, s14, s15
 800376a:	eddf 6a11 	vldr	s13, [pc, #68]	; 80037b0 <EncoderRead+0xf0>
 800376e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003772:	4b10      	ldr	r3, [pc, #64]	; (80037b4 <EncoderRead+0xf4>)
 8003774:	edc3 7a00 	vstr	s15, [r3]
	EncoderRawData[1] = EncoderRawData[0];
 8003778:	4b07      	ldr	r3, [pc, #28]	; (8003798 <EncoderRead+0xd8>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a06      	ldr	r2, [pc, #24]	; (8003798 <EncoderRead+0xd8>)
 800377e:	6053      	str	r3, [r2, #4]
	PositionDeg[1] = PositionDeg[0];
 8003780:	4b0a      	ldr	r3, [pc, #40]	; (80037ac <EncoderRead+0xec>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a09      	ldr	r2, [pc, #36]	; (80037ac <EncoderRead+0xec>)
 8003786:	6053      	str	r3, [r2, #4]
}
 8003788:	bf00      	nop
 800378a:	bd80      	pop	{r7, pc}
 800378c:	f3af 8000 	nop.w
 8003790:	00000000 	.word	0x00000000
 8003794:	40c77000 	.word	0x40c77000
 8003798:	20000770 	.word	0x20000770
 800379c:	200003b4 	.word	0x200003b4
 80037a0:	20000778 	.word	0x20000778
 80037a4:	2000077c 	.word	0x2000077c
 80037a8:	40768000 	.word	0x40768000
 80037ac:	20000780 	.word	0x20000780
 80037b0:	3c23d70a 	.word	0x3c23d70a
 80037b4:	20000788 	.word	0x20000788

080037b8 <Drivemotor>:

void Drivemotor(int32_t PWM){
 80037b8:	b590      	push	{r4, r7, lr}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
		if(PWM<=0 && PWM>=-PWM_MAX){
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	dc11      	bgt.n	80037ea <Drivemotor+0x32>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a25      	ldr	r2, [pc, #148]	; (8003860 <Drivemotor+0xa8>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	db0d      	blt.n	80037ea <Drivemotor+0x32>
			htim1.Instance->CCR1=Int32Abs(PWM);
 80037ce:	4b25      	ldr	r3, [pc, #148]	; (8003864 <Drivemotor+0xac>)
 80037d0:	681c      	ldr	r4, [r3, #0]
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7ff ff60 	bl	8003698 <Int32Abs>
 80037d8:	4603      	mov	r3, r0
 80037da:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,0);
 80037dc:	2200      	movs	r2, #0
 80037de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80037e2:	4821      	ldr	r0, [pc, #132]	; (8003868 <Drivemotor+0xb0>)
 80037e4:	f002 fe4e 	bl	8006484 <HAL_GPIO_WritePin>
 80037e8:	e036      	b.n	8003858 <Drivemotor+0xa0>
		}else if (PWM<-PWM_MAX){
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a1c      	ldr	r2, [pc, #112]	; (8003860 <Drivemotor+0xa8>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	da0b      	bge.n	800380a <Drivemotor+0x52>
			htim1.Instance->CCR1=PWM_MAX;
 80037f2:	4b1c      	ldr	r3, [pc, #112]	; (8003864 <Drivemotor+0xac>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f242 7210 	movw	r2, #10000	; 0x2710
 80037fa:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,0);
 80037fc:	2200      	movs	r2, #0
 80037fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003802:	4819      	ldr	r0, [pc, #100]	; (8003868 <Drivemotor+0xb0>)
 8003804:	f002 fe3e 	bl	8006484 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
		}else if(PWM>PWM_MAX){
			htim1.Instance->CCR1=PWM_MAX;
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
		}
}
 8003808:	e026      	b.n	8003858 <Drivemotor+0xa0>
		}else if(PWM>=0 && PWM<=PWM_MAX){
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	db12      	blt.n	8003836 <Drivemotor+0x7e>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f242 7210 	movw	r2, #10000	; 0x2710
 8003816:	4293      	cmp	r3, r2
 8003818:	dc0d      	bgt.n	8003836 <Drivemotor+0x7e>
			htim1.Instance->CCR1=Int32Abs(PWM);
 800381a:	4b12      	ldr	r3, [pc, #72]	; (8003864 <Drivemotor+0xac>)
 800381c:	681c      	ldr	r4, [r3, #0]
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7ff ff3a 	bl	8003698 <Int32Abs>
 8003824:	4603      	mov	r3, r0
 8003826:	6363      	str	r3, [r4, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
 8003828:	2201      	movs	r2, #1
 800382a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800382e:	480e      	ldr	r0, [pc, #56]	; (8003868 <Drivemotor+0xb0>)
 8003830:	f002 fe28 	bl	8006484 <HAL_GPIO_WritePin>
 8003834:	e010      	b.n	8003858 <Drivemotor+0xa0>
		}else if(PWM>PWM_MAX){
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f242 7210 	movw	r2, #10000	; 0x2710
 800383c:	4293      	cmp	r3, r2
 800383e:	dd0b      	ble.n	8003858 <Drivemotor+0xa0>
			htim1.Instance->CCR1=PWM_MAX;
 8003840:	4b08      	ldr	r3, [pc, #32]	; (8003864 <Drivemotor+0xac>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f242 7210 	movw	r2, #10000	; 0x2710
 8003848:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9,1);
 800384a:	2201      	movs	r2, #1
 800384c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003850:	4805      	ldr	r0, [pc, #20]	; (8003868 <Drivemotor+0xb0>)
 8003852:	f002 fe17 	bl	8006484 <HAL_GPIO_WritePin>
}
 8003856:	e7ff      	b.n	8003858 <Drivemotor+0xa0>
 8003858:	bf00      	nop
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	bd90      	pop	{r4, r7, pc}
 8003860:	ffffd8f0 	.word	0xffffd8f0
 8003864:	20000440 	.word	0x20000440
 8003868:	40020000 	.word	0x40020000
 800386c:	00000000 	.word	0x00000000

08003870 <InverseTFofMotor>:

float InverseTFofMotor(float Velo, float PredictVelo)
{
 8003870:	b5b0      	push	{r4, r5, r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	ed87 0a01 	vstr	s0, [r7, #4]
 800387a:	edc7 0a00 	vstr	s1, [r7]
	static float VeloLast = 0;
	static float Voltage = 0;
	static float VoltageLast = 0;
	static float Pwm = 0;
	Voltage = (PredictVelo - (1.298649403776808*Velo) + (0.413830007244888*VeloLast) - (0.492093238713741*VoltageLast))/0.660367603263632;
 800387e:	6838      	ldr	r0, [r7, #0]
 8003880:	f7fc fe0e 	bl	80004a0 <__aeabi_f2d>
 8003884:	4604      	mov	r4, r0
 8003886:	460d      	mov	r5, r1
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f7fc fe09 	bl	80004a0 <__aeabi_f2d>
 800388e:	a345      	add	r3, pc, #276	; (adr r3, 80039a4 <InverseTFofMotor+0x134>)
 8003890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003894:	f7fc fe5c 	bl	8000550 <__aeabi_dmul>
 8003898:	4602      	mov	r2, r0
 800389a:	460b      	mov	r3, r1
 800389c:	4620      	mov	r0, r4
 800389e:	4629      	mov	r1, r5
 80038a0:	f7fc fc9e 	bl	80001e0 <__aeabi_dsub>
 80038a4:	4602      	mov	r2, r0
 80038a6:	460b      	mov	r3, r1
 80038a8:	4614      	mov	r4, r2
 80038aa:	461d      	mov	r5, r3
 80038ac:	4b38      	ldr	r3, [pc, #224]	; (8003990 <InverseTFofMotor+0x120>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7fc fdf5 	bl	80004a0 <__aeabi_f2d>
 80038b6:	a32e      	add	r3, pc, #184	; (adr r3, 8003970 <InverseTFofMotor+0x100>)
 80038b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038bc:	f7fc fe48 	bl	8000550 <__aeabi_dmul>
 80038c0:	4602      	mov	r2, r0
 80038c2:	460b      	mov	r3, r1
 80038c4:	4620      	mov	r0, r4
 80038c6:	4629      	mov	r1, r5
 80038c8:	f7fc fc8c 	bl	80001e4 <__adddf3>
 80038cc:	4602      	mov	r2, r0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4614      	mov	r4, r2
 80038d2:	461d      	mov	r5, r3
 80038d4:	4b2f      	ldr	r3, [pc, #188]	; (8003994 <InverseTFofMotor+0x124>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4618      	mov	r0, r3
 80038da:	f7fc fde1 	bl	80004a0 <__aeabi_f2d>
 80038de:	a326      	add	r3, pc, #152	; (adr r3, 8003978 <InverseTFofMotor+0x108>)
 80038e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e4:	f7fc fe34 	bl	8000550 <__aeabi_dmul>
 80038e8:	4602      	mov	r2, r0
 80038ea:	460b      	mov	r3, r1
 80038ec:	4620      	mov	r0, r4
 80038ee:	4629      	mov	r1, r5
 80038f0:	f7fc fc76 	bl	80001e0 <__aeabi_dsub>
 80038f4:	4602      	mov	r2, r0
 80038f6:	460b      	mov	r3, r1
 80038f8:	4610      	mov	r0, r2
 80038fa:	4619      	mov	r1, r3
 80038fc:	a320      	add	r3, pc, #128	; (adr r3, 8003980 <InverseTFofMotor+0x110>)
 80038fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003902:	f7fc ff4f 	bl	80007a4 <__aeabi_ddiv>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	4610      	mov	r0, r2
 800390c:	4619      	mov	r1, r3
 800390e:	f7fd f851 	bl	80009b4 <__aeabi_d2f>
 8003912:	4603      	mov	r3, r0
 8003914:	4a20      	ldr	r2, [pc, #128]	; (8003998 <InverseTFofMotor+0x128>)
 8003916:	6013      	str	r3, [r2, #0]
	Pwm = (Voltage * 10000.0)/12.0;
 8003918:	4b1f      	ldr	r3, [pc, #124]	; (8003998 <InverseTFofMotor+0x128>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4618      	mov	r0, r3
 800391e:	f7fc fdbf 	bl	80004a0 <__aeabi_f2d>
 8003922:	a319      	add	r3, pc, #100	; (adr r3, 8003988 <InverseTFofMotor+0x118>)
 8003924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003928:	f7fc fe12 	bl	8000550 <__aeabi_dmul>
 800392c:	4602      	mov	r2, r0
 800392e:	460b      	mov	r3, r1
 8003930:	4610      	mov	r0, r2
 8003932:	4619      	mov	r1, r3
 8003934:	f04f 0200 	mov.w	r2, #0
 8003938:	4b18      	ldr	r3, [pc, #96]	; (800399c <InverseTFofMotor+0x12c>)
 800393a:	f7fc ff33 	bl	80007a4 <__aeabi_ddiv>
 800393e:	4602      	mov	r2, r0
 8003940:	460b      	mov	r3, r1
 8003942:	4610      	mov	r0, r2
 8003944:	4619      	mov	r1, r3
 8003946:	f7fd f835 	bl	80009b4 <__aeabi_d2f>
 800394a:	4603      	mov	r3, r0
 800394c:	4a14      	ldr	r2, [pc, #80]	; (80039a0 <InverseTFofMotor+0x130>)
 800394e:	6013      	str	r3, [r2, #0]
	VoltageLast = Voltage;
 8003950:	4b11      	ldr	r3, [pc, #68]	; (8003998 <InverseTFofMotor+0x128>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a0f      	ldr	r2, [pc, #60]	; (8003994 <InverseTFofMotor+0x124>)
 8003956:	6013      	str	r3, [r2, #0]
	VeloLast = Velo;
 8003958:	4a0d      	ldr	r2, [pc, #52]	; (8003990 <InverseTFofMotor+0x120>)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6013      	str	r3, [r2, #0]
	return Pwm;
 800395e:	4b10      	ldr	r3, [pc, #64]	; (80039a0 <InverseTFofMotor+0x130>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	ee07 3a90 	vmov	s15, r3
}
 8003966:	eeb0 0a67 	vmov.f32	s0, s15
 800396a:	3708      	adds	r7, #8
 800396c:	46bd      	mov	sp, r7
 800396e:	bdb0      	pop	{r4, r5, r7, pc}
 8003970:	dace185d 	.word	0xdace185d
 8003974:	3fda7c30 	.word	0x3fda7c30
 8003978:	a3b6ed62 	.word	0xa3b6ed62
 800397c:	3fdf7e74 	.word	0x3fdf7e74
 8003980:	3d6b5dd1 	.word	0x3d6b5dd1
 8003984:	3fe521bb 	.word	0x3fe521bb
 8003988:	00000000 	.word	0x00000000
 800398c:	40c38800 	.word	0x40c38800
 8003990:	20000914 	.word	0x20000914
 8003994:	20000918 	.word	0x20000918
 8003998:	2000091c 	.word	0x2000091c
 800399c:	40280000 	.word	0x40280000
 80039a0:	20000920 	.word	0x20000920
 80039a4:	98e30f85 	.word	0x98e30f85
 80039a8:	3ff4c744 	.word	0x3ff4c744

080039ac <ControllLoopAndErrorHandler>:


void ControllLoopAndErrorHandler()
{
 80039ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80039b0:	b084      	sub	sp, #16
 80039b2:	af04      	add	r7, sp, #16
//	}
//	PIDAVelocityController_Update(&PidVelo, setpoint, KalmanVar.MatState_Data[1]);
//	invTFOutput = InverseTFofMotor(setpointLast,setpoint);
//	PWMCHECKER = PidVelo.ControllerOut + invTFOutput;
//	Drivemotor(PWMCHECKER);
	if (Robot.flagStartTime == 1)
 80039b4:	4b87      	ldr	r3, [pc, #540]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 80039b6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d10a      	bne.n	80039d4 <ControllLoopAndErrorHandler+0x28>
	{
		StartTime = Micros();
 80039be:	f001 fb2d 	bl	800501c <Micros>
 80039c2:	4602      	mov	r2, r0
 80039c4:	460b      	mov	r3, r1
 80039c6:	4984      	ldr	r1, [pc, #528]	; (8003bd8 <ControllLoopAndErrorHandler+0x22c>)
 80039c8:	e9c1 2300 	strd	r2, r3, [r1]
		Robot.flagStartTime = 0;
 80039cc:	4b81      	ldr	r3, [pc, #516]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	}
	CurrentTime = Micros();
 80039d4:	f001 fb22 	bl	800501c <Micros>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	497f      	ldr	r1, [pc, #508]	; (8003bdc <ControllLoopAndErrorHandler+0x230>)
 80039de:	e9c1 2300 	strd	r2, r3, [r1]
	PredictTime = CurrentTime + 10000;
 80039e2:	4b7e      	ldr	r3, [pc, #504]	; (8003bdc <ControllLoopAndErrorHandler+0x230>)
 80039e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e8:	f242 7110 	movw	r1, #10000	; 0x2710
 80039ec:	eb12 0801 	adds.w	r8, r2, r1
 80039f0:	f143 0900 	adc.w	r9, r3, #0
 80039f4:	4b7a      	ldr	r3, [pc, #488]	; (8003be0 <ControllLoopAndErrorHandler+0x234>)
 80039f6:	e9c3 8900 	strd	r8, r9, [r3]
	TrajectoryEvaluation(&traject,StartTime,CurrentTime,PredictTime);
 80039fa:	4b77      	ldr	r3, [pc, #476]	; (8003bd8 <ControllLoopAndErrorHandler+0x22c>)
 80039fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003a00:	4b76      	ldr	r3, [pc, #472]	; (8003bdc <ControllLoopAndErrorHandler+0x230>)
 8003a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a06:	4976      	ldr	r1, [pc, #472]	; (8003be0 <ControllLoopAndErrorHandler+0x234>)
 8003a08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003a0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a10:	e9cd 2300 	strd	r2, r3, [sp]
 8003a14:	4642      	mov	r2, r8
 8003a16:	464b      	mov	r3, r9
 8003a18:	4872      	ldr	r0, [pc, #456]	; (8003be4 <ControllLoopAndErrorHandler+0x238>)
 8003a1a:	f7fe fd2d 	bl	8002478 <TrajectoryEvaluation>
	if(Robot.MotorIsOn == 1)
 8003a1e:	4b6d      	ldr	r3, [pc, #436]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003a20:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	f040 80c3 	bne.w	8003bb0 <ControllLoopAndErrorHandler+0x204>
	{
		if (Robot.flagStartTime == 1)
 8003a2a:	4b6a      	ldr	r3, [pc, #424]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003a2c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d10a      	bne.n	8003a4a <ControllLoopAndErrorHandler+0x9e>
		{
			StartTime = Micros();
 8003a34:	f001 faf2 	bl	800501c <Micros>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	4966      	ldr	r1, [pc, #408]	; (8003bd8 <ControllLoopAndErrorHandler+0x22c>)
 8003a3e:	e9c1 2300 	strd	r2, r3, [r1]
			Robot.flagStartTime = 0;
 8003a42:	4b64      	ldr	r3, [pc, #400]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		}
		CurrentTime = Micros();
 8003a4a:	f001 fae7 	bl	800501c <Micros>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	460b      	mov	r3, r1
 8003a52:	4962      	ldr	r1, [pc, #392]	; (8003bdc <ControllLoopAndErrorHandler+0x230>)
 8003a54:	e9c1 2300 	strd	r2, r3, [r1]
		PredictTime = CurrentTime + 10000;
 8003a58:	4b60      	ldr	r3, [pc, #384]	; (8003bdc <ControllLoopAndErrorHandler+0x230>)
 8003a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a5e:	f242 7110 	movw	r1, #10000	; 0x2710
 8003a62:	1854      	adds	r4, r2, r1
 8003a64:	f143 0500 	adc.w	r5, r3, #0
 8003a68:	4b5d      	ldr	r3, [pc, #372]	; (8003be0 <ControllLoopAndErrorHandler+0x234>)
 8003a6a:	e9c3 4500 	strd	r4, r5, [r3]
		TrajectoryEvaluation(&traject,StartTime,CurrentTime,PredictTime);
 8003a6e:	4b5a      	ldr	r3, [pc, #360]	; (8003bd8 <ControllLoopAndErrorHandler+0x22c>)
 8003a70:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003a74:	4b59      	ldr	r3, [pc, #356]	; (8003bdc <ControllLoopAndErrorHandler+0x230>)
 8003a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7a:	4959      	ldr	r1, [pc, #356]	; (8003be0 <ControllLoopAndErrorHandler+0x234>)
 8003a7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003a80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a84:	e9cd 2300 	strd	r2, r3, [sp]
 8003a88:	4622      	mov	r2, r4
 8003a8a:	462b      	mov	r3, r5
 8003a8c:	4855      	ldr	r0, [pc, #340]	; (8003be4 <ControllLoopAndErrorHandler+0x238>)
 8003a8e:	f7fe fcf3 	bl	8002478 <TrajectoryEvaluation>
		Robot.QX = traject.QX;
 8003a92:	4b54      	ldr	r3, [pc, #336]	; (8003be4 <ControllLoopAndErrorHandler+0x238>)
 8003a94:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003a98:	4a4e      	ldr	r2, [pc, #312]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003a9a:	6193      	str	r3, [r2, #24]
		Robot.QV = traject.QV;
 8003a9c:	4b51      	ldr	r3, [pc, #324]	; (8003be4 <ControllLoopAndErrorHandler+0x238>)
 8003a9e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003aa2:	4a4c      	ldr	r2, [pc, #304]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003aa4:	61d3      	str	r3, [r2, #28]
		if(AbsVal(Robot.GoalPositon - Robot.Position) < 0.5 && AbsVal(Robot.Velocity) < 1.0)
 8003aa6:	4b4b      	ldr	r3, [pc, #300]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003aa8:	ed93 7a03 	vldr	s14, [r3, #12]
 8003aac:	4b49      	ldr	r3, [pc, #292]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003aae:	edd3 7a00 	vldr	s15, [r3]
 8003ab2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ab6:	eeb0 0a67 	vmov.f32	s0, s15
 8003aba:	f7fd fe7e 	bl	80017ba <AbsVal>
 8003abe:	eef0 7a40 	vmov.f32	s15, s0
 8003ac2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003ac6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ace:	d52a      	bpl.n	8003b26 <ControllLoopAndErrorHandler+0x17a>
 8003ad0:	4b40      	ldr	r3, [pc, #256]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003ad2:	edd3 7a01 	vldr	s15, [r3, #4]
 8003ad6:	eeb0 0a67 	vmov.f32	s0, s15
 8003ada:	f7fd fe6e 	bl	80017ba <AbsVal>
 8003ade:	eef0 7a40 	vmov.f32	s15, s0
 8003ae2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003ae6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aee:	d51a      	bpl.n	8003b26 <ControllLoopAndErrorHandler+0x17a>
		{
			PWMCHECKER = 0.0;
 8003af0:	4b3d      	ldr	r3, [pc, #244]	; (8003be8 <ControllLoopAndErrorHandler+0x23c>)
 8003af2:	f04f 0200 	mov.w	r2, #0
 8003af6:	601a      	str	r2, [r3, #0]
			Drivemotor(PWMCHECKER);
 8003af8:	4b3b      	ldr	r3, [pc, #236]	; (8003be8 <ControllLoopAndErrorHandler+0x23c>)
 8003afa:	edd3 7a00 	vldr	s15, [r3]
 8003afe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003b02:	ee17 0a90 	vmov	r0, s15
 8003b06:	f7ff fe57 	bl	80037b8 <Drivemotor>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2108      	movs	r1, #8
 8003b0e:	4837      	ldr	r0, [pc, #220]	; (8003bec <ControllLoopAndErrorHandler+0x240>)
 8003b10:	f002 fcb8 	bl	8006484 <HAL_GPIO_WritePin>
			Robot.RunningFlag = 0;
 8003b14:	4b2f      	ldr	r3, [pc, #188]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
			Robot.MotorIsOn = 0;
 8003b1c:	4b2d      	ldr	r3, [pc, #180]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	else
	{
		PWMCHECKER = 0.0;
		Drivemotor(PWMCHECKER);
	}
}
 8003b24:	e051      	b.n	8003bca <ControllLoopAndErrorHandler+0x21e>
			PIDAPositonController_Update(&PidPos, Robot.QX , Robot.Position);
 8003b26:	4b2b      	ldr	r3, [pc, #172]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003b28:	edd3 7a06 	vldr	s15, [r3, #24]
 8003b2c:	4b29      	ldr	r3, [pc, #164]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003b2e:	ed93 7a00 	vldr	s14, [r3]
 8003b32:	eef0 0a47 	vmov.f32	s1, s14
 8003b36:	eeb0 0a67 	vmov.f32	s0, s15
 8003b3a:	482d      	ldr	r0, [pc, #180]	; (8003bf0 <ControllLoopAndErrorHandler+0x244>)
 8003b3c:	f7fd fd26 	bl	800158c <PIDAPositonController_Update>
			PIDAVelocityController_Update(&PidVelo, Robot.QV + PidPos.ControllerOut, Robot.Velocity);
 8003b40:	4b24      	ldr	r3, [pc, #144]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003b42:	ed93 7a07 	vldr	s14, [r3, #28]
 8003b46:	4b2a      	ldr	r3, [pc, #168]	; (8003bf0 <ControllLoopAndErrorHandler+0x244>)
 8003b48:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003b4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b50:	4b20      	ldr	r3, [pc, #128]	; (8003bd4 <ControllLoopAndErrorHandler+0x228>)
 8003b52:	ed93 7a01 	vldr	s14, [r3, #4]
 8003b56:	eef0 0a47 	vmov.f32	s1, s14
 8003b5a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b5e:	4825      	ldr	r0, [pc, #148]	; (8003bf4 <ControllLoopAndErrorHandler+0x248>)
 8003b60:	f7fd fc36 	bl	80013d0 <PIDAVelocityController_Update>
			invTFOutput = InverseTFofMotor(traject.QV,traject.QVP);
 8003b64:	4b1f      	ldr	r3, [pc, #124]	; (8003be4 <ControllLoopAndErrorHandler+0x238>)
 8003b66:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8003b6a:	4b1e      	ldr	r3, [pc, #120]	; (8003be4 <ControllLoopAndErrorHandler+0x238>)
 8003b6c:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8003b70:	eef0 0a47 	vmov.f32	s1, s14
 8003b74:	eeb0 0a67 	vmov.f32	s0, s15
 8003b78:	f7ff fe7a 	bl	8003870 <InverseTFofMotor>
 8003b7c:	eef0 7a40 	vmov.f32	s15, s0
 8003b80:	4b1d      	ldr	r3, [pc, #116]	; (8003bf8 <ControllLoopAndErrorHandler+0x24c>)
 8003b82:	edc3 7a00 	vstr	s15, [r3]
			PWMCHECKER = PidVelo.ControllerOut + invTFOutput;
 8003b86:	4b1b      	ldr	r3, [pc, #108]	; (8003bf4 <ControllLoopAndErrorHandler+0x248>)
 8003b88:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8003b8c:	4b1a      	ldr	r3, [pc, #104]	; (8003bf8 <ControllLoopAndErrorHandler+0x24c>)
 8003b8e:	edd3 7a00 	vldr	s15, [r3]
 8003b92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b96:	4b14      	ldr	r3, [pc, #80]	; (8003be8 <ControllLoopAndErrorHandler+0x23c>)
 8003b98:	edc3 7a00 	vstr	s15, [r3]
			Drivemotor(PWMCHECKER);
 8003b9c:	4b12      	ldr	r3, [pc, #72]	; (8003be8 <ControllLoopAndErrorHandler+0x23c>)
 8003b9e:	edd3 7a00 	vldr	s15, [r3]
 8003ba2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ba6:	ee17 0a90 	vmov	r0, s15
 8003baa:	f7ff fe05 	bl	80037b8 <Drivemotor>
}
 8003bae:	e00c      	b.n	8003bca <ControllLoopAndErrorHandler+0x21e>
		PWMCHECKER = 0.0;
 8003bb0:	4b0d      	ldr	r3, [pc, #52]	; (8003be8 <ControllLoopAndErrorHandler+0x23c>)
 8003bb2:	f04f 0200 	mov.w	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]
		Drivemotor(PWMCHECKER);
 8003bb8:	4b0b      	ldr	r3, [pc, #44]	; (8003be8 <ControllLoopAndErrorHandler+0x23c>)
 8003bba:	edd3 7a00 	vldr	s15, [r3]
 8003bbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003bc2:	ee17 0a90 	vmov	r0, s15
 8003bc6:	f7ff fdf7 	bl	80037b8 <Drivemotor>
}
 8003bca:	bf00      	nop
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003bd2:	bf00      	nop
 8003bd4:	20000664 	.word	0x20000664
 8003bd8:	200008b8 	.word	0x200008b8
 8003bdc:	200008c0 	.word	0x200008c0
 8003be0:	200008c8 	.word	0x200008c8
 8003be4:	200007fc 	.word	0x200007fc
 8003be8:	200007f8 	.word	0x200007f8
 8003bec:	40020400 	.word	0x40020400
 8003bf0:	200007c4 	.word	0x200007c4
 8003bf4:	20000790 	.word	0x20000790
 8003bf8:	2000078c 	.word	0x2000078c

08003bfc <Ringbuf_Init>:

/* Initialize the Ring Buffer */
void Ringbuf_Init (void)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	af00      	add	r7, sp, #0
	memset(RxBuf, '\0', RxBuf_SIZE);
 8003c00:	2214      	movs	r2, #20
 8003c02:	2100      	movs	r1, #0
 8003c04:	480e      	ldr	r0, [pc, #56]	; (8003c40 <Ringbuf_Init+0x44>)
 8003c06:	f007 ff29 	bl	800ba5c <memset>
	memset(MainBuf, '\0', MainBuf_SIZE);
 8003c0a:	2214      	movs	r2, #20
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	480d      	ldr	r0, [pc, #52]	; (8003c44 <Ringbuf_Init+0x48>)
 8003c10:	f007 ff24 	bl	800ba5c <memset>

	oldPos = 0;
 8003c14:	4b0c      	ldr	r3, [pc, #48]	; (8003c48 <Ringbuf_Init+0x4c>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	801a      	strh	r2, [r3, #0]
	newPos = 0;
 8003c1a:	4b0c      	ldr	r3, [pc, #48]	; (8003c4c <Ringbuf_Init+0x50>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	801a      	strh	r2, [r3, #0]

  HAL_UARTEx_ReceiveToIdle_DMA(&UART, RxBuf, RxBuf_SIZE);
 8003c20:	2214      	movs	r2, #20
 8003c22:	4907      	ldr	r1, [pc, #28]	; (8003c40 <Ringbuf_Init+0x44>)
 8003c24:	480a      	ldr	r0, [pc, #40]	; (8003c50 <Ringbuf_Init+0x54>)
 8003c26:	f006 fabf 	bl	800a1a8 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&DMA, DMA_IT_HT);
 8003c2a:	4b0a      	ldr	r3, [pc, #40]	; (8003c54 <Ringbuf_Init+0x58>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	4b08      	ldr	r3, [pc, #32]	; (8003c54 <Ringbuf_Init+0x58>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0208 	bic.w	r2, r2, #8
 8003c38:	601a      	str	r2, [r3, #0]
}
 8003c3a:	bf00      	nop
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	2000069c 	.word	0x2000069c
 8003c44:	200006b0 	.word	0x200006b0
 8003c48:	200006ce 	.word	0x200006ce
 8003c4c:	200006d0 	.word	0x200006d0
 8003c50:	20000560 	.word	0x20000560
 8003c54:	200005a4 	.word	0x200005a4

08003c58 <checkSum>:
	oldPos = 0;
	newPos = 0;
}

void checkSum (uint8_t *buffertoCheckSum, uint16_t Size)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	460b      	mov	r3, r1
 8003c62:	807b      	strh	r3, [r7, #2]
	uint8_t sum = 0;
 8003c64:	2300      	movs	r3, #0
 8003c66:	73fb      	strb	r3, [r7, #15]
	modeByte = 0;
 8003c68:	4b52      	ldr	r3, [pc, #328]	; (8003db4 <checkSum+0x15c>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	701a      	strb	r2, [r3, #0]
	switch(Size){
 8003c6e:	887b      	ldrh	r3, [r7, #2]
 8003c70:	3b01      	subs	r3, #1
 8003c72:	2b03      	cmp	r3, #3
 8003c74:	d84f      	bhi.n	8003d16 <checkSum+0xbe>
 8003c76:	a201      	add	r2, pc, #4	; (adr r2, 8003c7c <checkSum+0x24>)
 8003c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c7c:	08003d6d 	.word	0x08003d6d
 8003c80:	08003c8d 	.word	0x08003c8d
 8003c84:	08003d6d 	.word	0x08003d6d
 8003c88:	08003cb3 	.word	0x08003cb3
	case 1:
	case 3:
		break;
	case 2:
		if(!(checkAck(buffertoCheckSum, Size))) modeByte = sum = buffertoCheckSum[oldPos];
 8003c8c:	887b      	ldrh	r3, [r7, #2]
 8003c8e:	4619      	mov	r1, r3
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f000 f897 	bl	8003dc4 <checkAck>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d169      	bne.n	8003d70 <checkSum+0x118>
 8003c9c:	4b46      	ldr	r3, [pc, #280]	; (8003db8 <checkSum+0x160>)
 8003c9e:	881b      	ldrh	r3, [r3, #0]
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4413      	add	r3, r2
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	73fb      	strb	r3, [r7, #15]
 8003caa:	4a42      	ldr	r2, [pc, #264]	; (8003db4 <checkSum+0x15c>)
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	7013      	strb	r3, [r2, #0]
		break;
 8003cb0:	e05e      	b.n	8003d70 <checkSum+0x118>
	case 4:
		if(checkAck(buffertoCheckSum, Size)) modeByte = sum = buffertoCheckSum[oldPos+2 % MainBuf_SIZE];
 8003cb2:	887b      	ldrh	r3, [r7, #2]
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f884 	bl	8003dc4 <checkAck>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00a      	beq.n	8003cd8 <checkSum+0x80>
 8003cc2:	4b3d      	ldr	r3, [pc, #244]	; (8003db8 <checkSum+0x160>)
 8003cc4:	881b      	ldrh	r3, [r3, #0]
 8003cc6:	3302      	adds	r3, #2
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	4413      	add	r3, r2
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	73fb      	strb	r3, [r7, #15]
 8003cd0:	4a38      	ldr	r2, [pc, #224]	; (8003db4 <checkSum+0x15c>)
 8003cd2:	7bfb      	ldrb	r3, [r7, #15]
 8003cd4:	7013      	strb	r3, [r2, #0]
		else{
			sum = buffertoCheckSum[oldPos] + buffertoCheckSum[oldPos+1 % MainBuf_SIZE] + buffertoCheckSum[oldPos+2 % MainBuf_SIZE];
			modeByte = buffertoCheckSum[oldPos];
		}
		break;
 8003cd6:	e04c      	b.n	8003d72 <checkSum+0x11a>
			sum = buffertoCheckSum[oldPos] + buffertoCheckSum[oldPos+1 % MainBuf_SIZE] + buffertoCheckSum[oldPos+2 % MainBuf_SIZE];
 8003cd8:	4b37      	ldr	r3, [pc, #220]	; (8003db8 <checkSum+0x160>)
 8003cda:	881b      	ldrh	r3, [r3, #0]
 8003cdc:	461a      	mov	r2, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	781a      	ldrb	r2, [r3, #0]
 8003ce4:	4b34      	ldr	r3, [pc, #208]	; (8003db8 <checkSum+0x160>)
 8003ce6:	881b      	ldrh	r3, [r3, #0]
 8003ce8:	3301      	adds	r3, #1
 8003cea:	6879      	ldr	r1, [r7, #4]
 8003cec:	440b      	add	r3, r1
 8003cee:	781b      	ldrb	r3, [r3, #0]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	b2da      	uxtb	r2, r3
 8003cf4:	4b30      	ldr	r3, [pc, #192]	; (8003db8 <checkSum+0x160>)
 8003cf6:	881b      	ldrh	r3, [r3, #0]
 8003cf8:	3302      	adds	r3, #2
 8003cfa:	6879      	ldr	r1, [r7, #4]
 8003cfc:	440b      	add	r3, r1
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	4413      	add	r3, r2
 8003d02:	73fb      	strb	r3, [r7, #15]
			modeByte = buffertoCheckSum[oldPos];
 8003d04:	4b2c      	ldr	r3, [pc, #176]	; (8003db8 <checkSum+0x160>)
 8003d06:	881b      	ldrh	r3, [r3, #0]
 8003d08:	461a      	mov	r2, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4413      	add	r3, r2
 8003d0e:	781a      	ldrb	r2, [r3, #0]
 8003d10:	4b28      	ldr	r3, [pc, #160]	; (8003db4 <checkSum+0x15c>)
 8003d12:	701a      	strb	r2, [r3, #0]
		break;
 8003d14:	e02d      	b.n	8003d72 <checkSum+0x11a>
	default:
		modeByte = buffertoCheckSum[oldPos];
 8003d16:	4b28      	ldr	r3, [pc, #160]	; (8003db8 <checkSum+0x160>)
 8003d18:	881b      	ldrh	r3, [r3, #0]
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4413      	add	r3, r2
 8003d20:	781a      	ldrb	r2, [r3, #0]
 8003d22:	4b24      	ldr	r3, [pc, #144]	; (8003db4 <checkSum+0x15c>)
 8003d24:	701a      	strb	r2, [r3, #0]
		for (int index = 0; index < Size-1; ++index)
 8003d26:	2300      	movs	r3, #0
 8003d28:	60bb      	str	r3, [r7, #8]
 8003d2a:	e019      	b.n	8003d60 <checkSum+0x108>
		{
			sum = sum + buffertoCheckSum[oldPos+index % MainBuf_SIZE];
 8003d2c:	4b22      	ldr	r3, [pc, #136]	; (8003db8 <checkSum+0x160>)
 8003d2e:	881b      	ldrh	r3, [r3, #0]
 8003d30:	4618      	mov	r0, r3
 8003d32:	68b9      	ldr	r1, [r7, #8]
 8003d34:	4b21      	ldr	r3, [pc, #132]	; (8003dbc <checkSum+0x164>)
 8003d36:	fb83 2301 	smull	r2, r3, r3, r1
 8003d3a:	10da      	asrs	r2, r3, #3
 8003d3c:	17cb      	asrs	r3, r1, #31
 8003d3e:	1ad2      	subs	r2, r2, r3
 8003d40:	4613      	mov	r3, r2
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	4413      	add	r3, r2
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	1aca      	subs	r2, r1, r3
 8003d4a:	1883      	adds	r3, r0, r2
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4413      	add	r3, r2
 8003d52:	781a      	ldrb	r2, [r3, #0]
 8003d54:	7bfb      	ldrb	r3, [r7, #15]
 8003d56:	4413      	add	r3, r2
 8003d58:	73fb      	strb	r3, [r7, #15]
		for (int index = 0; index < Size-1; ++index)
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	60bb      	str	r3, [r7, #8]
 8003d60:	887b      	ldrh	r3, [r7, #2]
 8003d62:	3b01      	subs	r3, #1
 8003d64:	68ba      	ldr	r2, [r7, #8]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	dbe0      	blt.n	8003d2c <checkSum+0xd4>
 8003d6a:	e002      	b.n	8003d72 <checkSum+0x11a>
		break;
 8003d6c:	bf00      	nop
 8003d6e:	e000      	b.n	8003d72 <checkSum+0x11a>
		break;
 8003d70:	bf00      	nop
		}
	}

	if((uint8_t)buffertoCheckSum[oldPos+(Size-1) % MainBuf_SIZE] == (uint8_t)(~sum)) UARTstateManagement(MainBuf);
 8003d72:	4b11      	ldr	r3, [pc, #68]	; (8003db8 <checkSum+0x160>)
 8003d74:	881b      	ldrh	r3, [r3, #0]
 8003d76:	4618      	mov	r0, r3
 8003d78:	887b      	ldrh	r3, [r7, #2]
 8003d7a:	1e59      	subs	r1, r3, #1
 8003d7c:	4b0f      	ldr	r3, [pc, #60]	; (8003dbc <checkSum+0x164>)
 8003d7e:	fb83 2301 	smull	r2, r3, r3, r1
 8003d82:	10da      	asrs	r2, r3, #3
 8003d84:	17cb      	asrs	r3, r1, #31
 8003d86:	1ad2      	subs	r2, r2, r3
 8003d88:	4613      	mov	r3, r2
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	4413      	add	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	1aca      	subs	r2, r1, r3
 8003d92:	1883      	adds	r3, r0, r2
 8003d94:	461a      	mov	r2, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4413      	add	r3, r2
 8003d9a:	781a      	ldrb	r2, [r3, #0]
 8003d9c:	7bfb      	ldrb	r3, [r7, #15]
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d102      	bne.n	8003dac <checkSum+0x154>
 8003da6:	4806      	ldr	r0, [pc, #24]	; (8003dc0 <checkSum+0x168>)
 8003da8:	f000 f89a 	bl	8003ee0 <UARTstateManagement>
}
 8003dac:	bf00      	nop
 8003dae:	3710      	adds	r7, #16
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	200006f9 	.word	0x200006f9
 8003db8:	200006ce 	.word	0x200006ce
 8003dbc:	66666667 	.word	0x66666667
 8003dc0:	200006b0 	.word	0x200006b0

08003dc4 <checkAck>:

uint8_t checkAck (uint8_t *buffertoCheckAck, uint16_t Size)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	460b      	mov	r3, r1
 8003dce:	807b      	strh	r3, [r7, #2]
	if((buffertoCheckAck[oldPos] == 0b01011000) && (buffertoCheckAck[oldPos+1 % MainBuf_SIZE] == 0b01110101)) return 1;
 8003dd0:	4b0c      	ldr	r3, [pc, #48]	; (8003e04 <checkAck+0x40>)
 8003dd2:	881b      	ldrh	r3, [r3, #0]
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4413      	add	r3, r2
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	2b58      	cmp	r3, #88	; 0x58
 8003dde:	d109      	bne.n	8003df4 <checkAck+0x30>
 8003de0:	4b08      	ldr	r3, [pc, #32]	; (8003e04 <checkAck+0x40>)
 8003de2:	881b      	ldrh	r3, [r3, #0]
 8003de4:	3301      	adds	r3, #1
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	4413      	add	r3, r2
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	2b75      	cmp	r3, #117	; 0x75
 8003dee:	d101      	bne.n	8003df4 <checkAck+0x30>
 8003df0:	2301      	movs	r3, #1
 8003df2:	e000      	b.n	8003df6 <checkAck+0x32>
	else return 0;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	200006ce 	.word	0x200006ce

08003e08 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	460b      	mov	r3, r1
 8003e12:	807b      	strh	r3, [r7, #2]
        if (huart->Instance == USART2)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a28      	ldr	r2, [pc, #160]	; (8003ebc <HAL_UARTEx_RxEventCallback+0xb4>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d14a      	bne.n	8003eb4 <HAL_UARTEx_RxEventCallback+0xac>
        {
                oldPos = newPos;
 8003e1e:	4b28      	ldr	r3, [pc, #160]	; (8003ec0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8003e20:	881a      	ldrh	r2, [r3, #0]
 8003e22:	4b28      	ldr	r3, [pc, #160]	; (8003ec4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003e24:	801a      	strh	r2, [r3, #0]
                dataSize = Size;
 8003e26:	4a28      	ldr	r2, [pc, #160]	; (8003ec8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003e28:	887b      	ldrh	r3, [r7, #2]
 8003e2a:	8013      	strh	r3, [r2, #0]
                if (oldPos+dataSize > MainBuf_SIZE)
 8003e2c:	4b25      	ldr	r3, [pc, #148]	; (8003ec4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003e2e:	881b      	ldrh	r3, [r3, #0]
 8003e30:	461a      	mov	r2, r3
 8003e32:	4b25      	ldr	r3, [pc, #148]	; (8003ec8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003e34:	881b      	ldrh	r3, [r3, #0]
 8003e36:	4413      	add	r3, r2
 8003e38:	2b14      	cmp	r3, #20
 8003e3a:	dd16      	ble.n	8003e6a <HAL_UARTEx_RxEventCallback+0x62>
                {
                        oldPos = 0;
 8003e3c:	4b21      	ldr	r3, [pc, #132]	; (8003ec4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	801a      	strh	r2, [r3, #0]
                        memcpy ((uint8_t *)MainBuf+oldPos, (uint8_t *)RxBuf, dataSize);
 8003e42:	4b20      	ldr	r3, [pc, #128]	; (8003ec4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003e44:	881b      	ldrh	r3, [r3, #0]
 8003e46:	461a      	mov	r2, r3
 8003e48:	4b20      	ldr	r3, [pc, #128]	; (8003ecc <HAL_UARTEx_RxEventCallback+0xc4>)
 8003e4a:	4413      	add	r3, r2
 8003e4c:	4a1e      	ldr	r2, [pc, #120]	; (8003ec8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003e4e:	8812      	ldrh	r2, [r2, #0]
 8003e50:	491f      	ldr	r1, [pc, #124]	; (8003ed0 <HAL_UARTEx_RxEventCallback+0xc8>)
 8003e52:	4618      	mov	r0, r3
 8003e54:	f007 fdf4 	bl	800ba40 <memcpy>
                        newPos = dataSize+oldPos;
 8003e58:	4b1b      	ldr	r3, [pc, #108]	; (8003ec8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003e5a:	881a      	ldrh	r2, [r3, #0]
 8003e5c:	4b19      	ldr	r3, [pc, #100]	; (8003ec4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003e5e:	881b      	ldrh	r3, [r3, #0]
 8003e60:	4413      	add	r3, r2
 8003e62:	b29a      	uxth	r2, r3
 8003e64:	4b16      	ldr	r3, [pc, #88]	; (8003ec0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8003e66:	801a      	strh	r2, [r3, #0]
 8003e68:	e012      	b.n	8003e90 <HAL_UARTEx_RxEventCallback+0x88>
                }
                else
                {
                        memcpy ((uint8_t *)MainBuf+oldPos, (uint8_t *)RxBuf, dataSize);
 8003e6a:	4b16      	ldr	r3, [pc, #88]	; (8003ec4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	4b16      	ldr	r3, [pc, #88]	; (8003ecc <HAL_UARTEx_RxEventCallback+0xc4>)
 8003e72:	4413      	add	r3, r2
 8003e74:	4a14      	ldr	r2, [pc, #80]	; (8003ec8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003e76:	8812      	ldrh	r2, [r2, #0]
 8003e78:	4915      	ldr	r1, [pc, #84]	; (8003ed0 <HAL_UARTEx_RxEventCallback+0xc8>)
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f007 fde0 	bl	800ba40 <memcpy>
                        newPos = dataSize+oldPos;
 8003e80:	4b11      	ldr	r3, [pc, #68]	; (8003ec8 <HAL_UARTEx_RxEventCallback+0xc0>)
 8003e82:	881a      	ldrh	r2, [r3, #0]
 8003e84:	4b0f      	ldr	r3, [pc, #60]	; (8003ec4 <HAL_UARTEx_RxEventCallback+0xbc>)
 8003e86:	881b      	ldrh	r3, [r3, #0]
 8003e88:	4413      	add	r3, r2
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	4b0c      	ldr	r3, [pc, #48]	; (8003ec0 <HAL_UARTEx_RxEventCallback+0xb8>)
 8003e8e:	801a      	strh	r2, [r3, #0]
                }

                checkSum(MainBuf, Size);
 8003e90:	887b      	ldrh	r3, [r7, #2]
 8003e92:	4619      	mov	r1, r3
 8003e94:	480d      	ldr	r0, [pc, #52]	; (8003ecc <HAL_UARTEx_RxEventCallback+0xc4>)
 8003e96:	f7ff fedf 	bl	8003c58 <checkSum>
                HAL_UARTEx_ReceiveToIdle_DMA(&UART, (uint8_t *) RxBuf, RxBuf_SIZE);
 8003e9a:	2214      	movs	r2, #20
 8003e9c:	490c      	ldr	r1, [pc, #48]	; (8003ed0 <HAL_UARTEx_RxEventCallback+0xc8>)
 8003e9e:	480d      	ldr	r0, [pc, #52]	; (8003ed4 <HAL_UARTEx_RxEventCallback+0xcc>)
 8003ea0:	f006 f982 	bl	800a1a8 <HAL_UARTEx_ReceiveToIdle_DMA>
                __HAL_DMA_DISABLE_IT(&DMA, DMA_IT_HT);
 8003ea4:	4b0c      	ldr	r3, [pc, #48]	; (8003ed8 <HAL_UARTEx_RxEventCallback+0xd0>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	4b0b      	ldr	r3, [pc, #44]	; (8003ed8 <HAL_UARTEx_RxEventCallback+0xd0>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f022 0208 	bic.w	r2, r2, #8
 8003eb2:	601a      	str	r2, [r3, #0]
        }
}
 8003eb4:	bf00      	nop
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	40004400 	.word	0x40004400
 8003ec0:	200006d0 	.word	0x200006d0
 8003ec4:	200006ce 	.word	0x200006ce
 8003ec8:	200006d2 	.word	0x200006d2
 8003ecc:	200006b0 	.word	0x200006b0
 8003ed0:	2000069c 	.word	0x2000069c
 8003ed4:	20000560 	.word	0x20000560
 8003ed8:	200005a4 	.word	0x200005a4
 8003edc:	00000000 	.word	0x00000000

08003ee0 <UARTstateManagement>:

void UARTstateManagement(uint8_t *Mainbuffer)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
	switch (UARTState)
 8003ee8:	4bad      	ldr	r3, [pc, #692]	; (80041a0 <UARTstateManagement+0x2c0>)
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	2b02      	cmp	r3, #2
 8003eee:	d01d      	beq.n	8003f2c <UARTstateManagement+0x4c>
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	f300 835a 	bgt.w	80045aa <UARTstateManagement+0x6ca>
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 8354 	beq.w	80045a4 <UARTstateManagement+0x6c4>
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d000      	beq.n	8003f02 <UARTstateManagement+0x22>
					homingFlag = 1;
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
					break;
				}
	}
}
 8003f00:	e353      	b.n	80045aa <UARTstateManagement+0x6ca>
			if(Mainbuffer[oldPos] == 0b10010010)
 8003f02:	4ba8      	ldr	r3, [pc, #672]	; (80041a4 <UARTstateManagement+0x2c4>)
 8003f04:	881b      	ldrh	r3, [r3, #0]
 8003f06:	461a      	mov	r2, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	781b      	ldrb	r3, [r3, #0]
 8003f0e:	2b92      	cmp	r3, #146	; 0x92
 8003f10:	f040 834a 	bne.w	80045a8 <UARTstateManagement+0x6c8>
				modeNo = 2;
 8003f14:	4ba4      	ldr	r3, [pc, #656]	; (80041a8 <UARTstateManagement+0x2c8>)
 8003f16:	2202      	movs	r2, #2
 8003f18:	701a      	strb	r2, [r3, #0]
				UARTState = MCUConnect;
 8003f1a:	4ba1      	ldr	r3, [pc, #644]	; (80041a0 <UARTstateManagement+0x2c0>)
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8003f20:	2202      	movs	r2, #2
 8003f22:	49a2      	ldr	r1, [pc, #648]	; (80041ac <UARTstateManagement+0x2cc>)
 8003f24:	48a2      	ldr	r0, [pc, #648]	; (80041b0 <UARTstateManagement+0x2d0>)
 8003f26:	f006 f8c1 	bl	800a0ac <HAL_UART_Transmit_DMA>
			break;
 8003f2a:	e33d      	b.n	80045a8 <UARTstateManagement+0x6c8>
			stateSwitch = modeByte;
 8003f2c:	4ba1      	ldr	r3, [pc, #644]	; (80041b4 <UARTstateManagement+0x2d4>)
 8003f2e:	781a      	ldrb	r2, [r3, #0]
 8003f30:	4ba1      	ldr	r3, [pc, #644]	; (80041b8 <UARTstateManagement+0x2d8>)
 8003f32:	701a      	strb	r2, [r3, #0]
			switch (stateSwitch)
 8003f34:	4ba0      	ldr	r3, [pc, #640]	; (80041b8 <UARTstateManagement+0x2d8>)
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	3b91      	subs	r3, #145	; 0x91
 8003f3a:	2b0d      	cmp	r3, #13
 8003f3c:	f200 8335 	bhi.w	80045aa <UARTstateManagement+0x6ca>
 8003f40:	a201      	add	r2, pc, #4	; (adr r2, 8003f48 <UARTstateManagement+0x68>)
 8003f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f46:	bf00      	nop
 8003f48:	08003f81 	.word	0x08003f81
 8003f4c:	08003f93 	.word	0x08003f93
 8003f50:	08003fab 	.word	0x08003fab
 8003f54:	08003fc3 	.word	0x08003fc3
 8003f58:	08004023 	.word	0x08004023
 8003f5c:	08004091 	.word	0x08004091
 8003f60:	080040c9 	.word	0x080040c9
 8003f64:	080041dd 	.word	0x080041dd
 8003f68:	08004221 	.word	0x08004221
 8003f6c:	080042c7 	.word	0x080042c7
 8003f70:	0800443d 	.word	0x0800443d
 8003f74:	08004533 	.word	0x08004533
 8003f78:	08004563 	.word	0x08004563
 8003f7c:	0800457b 	.word	0x0800457b
					modeNo = 1;
 8003f80:	4b89      	ldr	r3, [pc, #548]	; (80041a8 <UARTstateManagement+0x2c8>)
 8003f82:	2201      	movs	r2, #1
 8003f84:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8003f86:	2202      	movs	r2, #2
 8003f88:	4988      	ldr	r1, [pc, #544]	; (80041ac <UARTstateManagement+0x2cc>)
 8003f8a:	4889      	ldr	r0, [pc, #548]	; (80041b0 <UARTstateManagement+0x2d0>)
 8003f8c:	f006 f88e 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 8003f90:	e30b      	b.n	80045aa <UARTstateManagement+0x6ca>
					modeNo = 2;
 8003f92:	4b85      	ldr	r3, [pc, #532]	; (80041a8 <UARTstateManagement+0x2c8>)
 8003f94:	2202      	movs	r2, #2
 8003f96:	701a      	strb	r2, [r3, #0]
					UARTState = MCUConnect;
 8003f98:	4b81      	ldr	r3, [pc, #516]	; (80041a0 <UARTstateManagement+0x2c0>)
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	4982      	ldr	r1, [pc, #520]	; (80041ac <UARTstateManagement+0x2cc>)
 8003fa2:	4883      	ldr	r0, [pc, #524]	; (80041b0 <UARTstateManagement+0x2d0>)
 8003fa4:	f006 f882 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 8003fa8:	e2ff      	b.n	80045aa <UARTstateManagement+0x6ca>
					modeNo = 3;
 8003faa:	4b7f      	ldr	r3, [pc, #508]	; (80041a8 <UARTstateManagement+0x2c8>)
 8003fac:	2203      	movs	r2, #3
 8003fae:	701a      	strb	r2, [r3, #0]
					UARTState = MCUDisconnect;
 8003fb0:	4b7b      	ldr	r3, [pc, #492]	; (80041a0 <UARTstateManagement+0x2c0>)
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	497c      	ldr	r1, [pc, #496]	; (80041ac <UARTstateManagement+0x2cc>)
 8003fba:	487d      	ldr	r0, [pc, #500]	; (80041b0 <UARTstateManagement+0x2d0>)
 8003fbc:	f006 f876 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 8003fc0:	e2f3      	b.n	80045aa <UARTstateManagement+0x6ca>
					modeNo = 4;
 8003fc2:	4b79      	ldr	r3, [pc, #484]	; (80041a8 <UARTstateManagement+0x2c8>)
 8003fc4:	2204      	movs	r2, #4
 8003fc6:	701a      	strb	r2, [r3, #0]
					uartVelo = (float)((Mainbuffer[oldPos + 2 % MainBuf_SIZE])/255.0)*10.0;
 8003fc8:	4b76      	ldr	r3, [pc, #472]	; (80041a4 <UARTstateManagement+0x2c4>)
 8003fca:	881b      	ldrh	r3, [r3, #0]
 8003fcc:	3302      	adds	r3, #2
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7fc fa51 	bl	800047c <__aeabi_i2d>
 8003fda:	a36d      	add	r3, pc, #436	; (adr r3, 8004190 <UARTstateManagement+0x2b0>)
 8003fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe0:	f7fc fbe0 	bl	80007a4 <__aeabi_ddiv>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	4610      	mov	r0, r2
 8003fea:	4619      	mov	r1, r3
 8003fec:	f7fc fce2 	bl	80009b4 <__aeabi_d2f>
 8003ff0:	ee07 0a10 	vmov	s14, r0
 8003ff4:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 8003ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ffc:	4b6f      	ldr	r3, [pc, #444]	; (80041bc <UARTstateManagement+0x2dc>)
 8003ffe:	edc3 7a00 	vstr	s15, [r3]
					Robot.QVMax = uartVelo*6.0;
 8004002:	4b6e      	ldr	r3, [pc, #440]	; (80041bc <UARTstateManagement+0x2dc>)
 8004004:	edd3 7a00 	vldr	s15, [r3]
 8004008:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 800400c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004010:	4b6b      	ldr	r3, [pc, #428]	; (80041c0 <UARTstateManagement+0x2e0>)
 8004012:	edc3 7a08 	vstr	s15, [r3, #32]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8004016:	2202      	movs	r2, #2
 8004018:	4964      	ldr	r1, [pc, #400]	; (80041ac <UARTstateManagement+0x2cc>)
 800401a:	4865      	ldr	r0, [pc, #404]	; (80041b0 <UARTstateManagement+0x2d0>)
 800401c:	f006 f846 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 8004020:	e2c3      	b.n	80045aa <UARTstateManagement+0x6ca>
					modeNo = 5;
 8004022:	4b61      	ldr	r3, [pc, #388]	; (80041a8 <UARTstateManagement+0x2c8>)
 8004024:	2205      	movs	r2, #5
 8004026:	701a      	strb	r2, [r3, #0]
					goalFlag = 1;
 8004028:	4b66      	ldr	r3, [pc, #408]	; (80041c4 <UARTstateManagement+0x2e4>)
 800402a:	2201      	movs	r2, #1
 800402c:	701a      	strb	r2, [r3, #0]
					goalAmount = 1;
 800402e:	4b66      	ldr	r3, [pc, #408]	; (80041c8 <UARTstateManagement+0x2e8>)
 8004030:	2201      	movs	r2, #1
 8004032:	701a      	strb	r2, [r3, #0]
					uartPos = (float)((((Mainbuffer[oldPos + 1 % MainBuf_SIZE] << 8) | Mainbuffer[oldPos + 2 % MainBuf_SIZE])*360.0)/62800);
 8004034:	4b5b      	ldr	r3, [pc, #364]	; (80041a4 <UARTstateManagement+0x2c4>)
 8004036:	881b      	ldrh	r3, [r3, #0]
 8004038:	3301      	adds	r3, #1
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	4413      	add	r3, r2
 800403e:	781b      	ldrb	r3, [r3, #0]
 8004040:	021b      	lsls	r3, r3, #8
 8004042:	4a58      	ldr	r2, [pc, #352]	; (80041a4 <UARTstateManagement+0x2c4>)
 8004044:	8812      	ldrh	r2, [r2, #0]
 8004046:	3202      	adds	r2, #2
 8004048:	6879      	ldr	r1, [r7, #4]
 800404a:	440a      	add	r2, r1
 800404c:	7812      	ldrb	r2, [r2, #0]
 800404e:	4313      	orrs	r3, r2
 8004050:	4618      	mov	r0, r3
 8004052:	f7fc fa13 	bl	800047c <__aeabi_i2d>
 8004056:	f04f 0200 	mov.w	r2, #0
 800405a:	4b5c      	ldr	r3, [pc, #368]	; (80041cc <UARTstateManagement+0x2ec>)
 800405c:	f7fc fa78 	bl	8000550 <__aeabi_dmul>
 8004060:	4602      	mov	r2, r0
 8004062:	460b      	mov	r3, r1
 8004064:	4610      	mov	r0, r2
 8004066:	4619      	mov	r1, r3
 8004068:	a34b      	add	r3, pc, #300	; (adr r3, 8004198 <UARTstateManagement+0x2b8>)
 800406a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406e:	f7fc fb99 	bl	80007a4 <__aeabi_ddiv>
 8004072:	4602      	mov	r2, r0
 8004074:	460b      	mov	r3, r1
 8004076:	4610      	mov	r0, r2
 8004078:	4619      	mov	r1, r3
 800407a:	f7fc fc9b 	bl	80009b4 <__aeabi_d2f>
 800407e:	4603      	mov	r3, r0
 8004080:	4a53      	ldr	r2, [pc, #332]	; (80041d0 <UARTstateManagement+0x2f0>)
 8004082:	6013      	str	r3, [r2, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8004084:	2202      	movs	r2, #2
 8004086:	4949      	ldr	r1, [pc, #292]	; (80041ac <UARTstateManagement+0x2cc>)
 8004088:	4849      	ldr	r0, [pc, #292]	; (80041b0 <UARTstateManagement+0x2d0>)
 800408a:	f006 f80f 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 800408e:	e28c      	b.n	80045aa <UARTstateManagement+0x6ca>
					modeNo = 6;
 8004090:	4b45      	ldr	r3, [pc, #276]	; (80041a8 <UARTstateManagement+0x2c8>)
 8004092:	2206      	movs	r2, #6
 8004094:	701a      	strb	r2, [r3, #0]
					goalFlag = 2;
 8004096:	4b4b      	ldr	r3, [pc, #300]	; (80041c4 <UARTstateManagement+0x2e4>)
 8004098:	2202      	movs	r2, #2
 800409a:	701a      	strb	r2, [r3, #0]
					memset(uartGoal, '\0', 15);
 800409c:	220f      	movs	r2, #15
 800409e:	2100      	movs	r1, #0
 80040a0:	484c      	ldr	r0, [pc, #304]	; (80041d4 <UARTstateManagement+0x2f4>)
 80040a2:	f007 fcdb 	bl	800ba5c <memset>
					goalAmount = 1;
 80040a6:	4b48      	ldr	r3, [pc, #288]	; (80041c8 <UARTstateManagement+0x2e8>)
 80040a8:	2201      	movs	r2, #1
 80040aa:	701a      	strb	r2, [r3, #0]
					uartGoal[0] = Mainbuffer[oldPos + 2 % MainBuf_SIZE];
 80040ac:	4b3d      	ldr	r3, [pc, #244]	; (80041a4 <UARTstateManagement+0x2c4>)
 80040ae:	881b      	ldrh	r3, [r3, #0]
 80040b0:	3302      	adds	r3, #2
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	4413      	add	r3, r2
 80040b6:	781a      	ldrb	r2, [r3, #0]
 80040b8:	4b46      	ldr	r3, [pc, #280]	; (80041d4 <UARTstateManagement+0x2f4>)
 80040ba:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 80040bc:	2202      	movs	r2, #2
 80040be:	493b      	ldr	r1, [pc, #236]	; (80041ac <UARTstateManagement+0x2cc>)
 80040c0:	483b      	ldr	r0, [pc, #236]	; (80041b0 <UARTstateManagement+0x2d0>)
 80040c2:	f005 fff3 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 80040c6:	e270      	b.n	80045aa <UARTstateManagement+0x6ca>
					modeNo = 7;
 80040c8:	4b37      	ldr	r3, [pc, #220]	; (80041a8 <UARTstateManagement+0x2c8>)
 80040ca:	2207      	movs	r2, #7
 80040cc:	701a      	strb	r2, [r3, #0]
					goalFlag = 2;
 80040ce:	4b3d      	ldr	r3, [pc, #244]	; (80041c4 <UARTstateManagement+0x2e4>)
 80040d0:	2202      	movs	r2, #2
 80040d2:	701a      	strb	r2, [r3, #0]
					memset(uartGoal, '\0', 15);
 80040d4:	220f      	movs	r2, #15
 80040d6:	2100      	movs	r1, #0
 80040d8:	483e      	ldr	r0, [pc, #248]	; (80041d4 <UARTstateManagement+0x2f4>)
 80040da:	f007 fcbf 	bl	800ba5c <memset>
					goalAmount = Mainbuffer[oldPos + 1 % MainBuf_SIZE];
 80040de:	4b31      	ldr	r3, [pc, #196]	; (80041a4 <UARTstateManagement+0x2c4>)
 80040e0:	881b      	ldrh	r3, [r3, #0]
 80040e2:	3301      	adds	r3, #1
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	4413      	add	r3, r2
 80040e8:	781a      	ldrb	r2, [r3, #0]
 80040ea:	4b37      	ldr	r3, [pc, #220]	; (80041c8 <UARTstateManagement+0x2e8>)
 80040ec:	701a      	strb	r2, [r3, #0]
					for(int i = 0; i < ((goalAmount+1)/2); i++){
 80040ee:	2300      	movs	r3, #0
 80040f0:	60fb      	str	r3, [r7, #12]
 80040f2:	e03a      	b.n	800416a <UARTstateManagement+0x28a>
						uartGoal[0+(i*2)] = Mainbuffer[oldPos + (2+i) % MainBuf_SIZE] & 15; // low 8 bit (last 4 bit)
 80040f4:	4b2b      	ldr	r3, [pc, #172]	; (80041a4 <UARTstateManagement+0x2c4>)
 80040f6:	881b      	ldrh	r3, [r3, #0]
 80040f8:	4618      	mov	r0, r3
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	1c99      	adds	r1, r3, #2
 80040fe:	4b36      	ldr	r3, [pc, #216]	; (80041d8 <UARTstateManagement+0x2f8>)
 8004100:	fb83 2301 	smull	r2, r3, r3, r1
 8004104:	10da      	asrs	r2, r3, #3
 8004106:	17cb      	asrs	r3, r1, #31
 8004108:	1ad2      	subs	r2, r2, r3
 800410a:	4613      	mov	r3, r2
 800410c:	009b      	lsls	r3, r3, #2
 800410e:	4413      	add	r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	1aca      	subs	r2, r1, r3
 8004114:	1883      	adds	r3, r0, r2
 8004116:	461a      	mov	r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	4413      	add	r3, r2
 800411c:	781a      	ldrb	r2, [r3, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	005b      	lsls	r3, r3, #1
 8004122:	f002 020f 	and.w	r2, r2, #15
 8004126:	b2d1      	uxtb	r1, r2
 8004128:	4a2a      	ldr	r2, [pc, #168]	; (80041d4 <UARTstateManagement+0x2f4>)
 800412a:	54d1      	strb	r1, [r2, r3]
						uartGoal[1+(i*2)] = Mainbuffer[oldPos + (2+i) % MainBuf_SIZE] >> 4; // high 8 bit (first 4 bit)
 800412c:	4b1d      	ldr	r3, [pc, #116]	; (80041a4 <UARTstateManagement+0x2c4>)
 800412e:	881b      	ldrh	r3, [r3, #0]
 8004130:	4618      	mov	r0, r3
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	1c99      	adds	r1, r3, #2
 8004136:	4b28      	ldr	r3, [pc, #160]	; (80041d8 <UARTstateManagement+0x2f8>)
 8004138:	fb83 2301 	smull	r2, r3, r3, r1
 800413c:	10da      	asrs	r2, r3, #3
 800413e:	17cb      	asrs	r3, r1, #31
 8004140:	1ad2      	subs	r2, r2, r3
 8004142:	4613      	mov	r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4413      	add	r3, r2
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	1aca      	subs	r2, r1, r3
 800414c:	1883      	adds	r3, r0, r2
 800414e:	461a      	mov	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4413      	add	r3, r2
 8004154:	781a      	ldrb	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	005b      	lsls	r3, r3, #1
 800415a:	3301      	adds	r3, #1
 800415c:	0912      	lsrs	r2, r2, #4
 800415e:	b2d1      	uxtb	r1, r2
 8004160:	4a1c      	ldr	r2, [pc, #112]	; (80041d4 <UARTstateManagement+0x2f4>)
 8004162:	54d1      	strb	r1, [r2, r3]
					for(int i = 0; i < ((goalAmount+1)/2); i++){
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	3301      	adds	r3, #1
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	4b17      	ldr	r3, [pc, #92]	; (80041c8 <UARTstateManagement+0x2e8>)
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	3301      	adds	r3, #1
 8004170:	0fda      	lsrs	r2, r3, #31
 8004172:	4413      	add	r3, r2
 8004174:	105b      	asrs	r3, r3, #1
 8004176:	461a      	mov	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	4293      	cmp	r3, r2
 800417c:	dbba      	blt.n	80040f4 <UARTstateManagement+0x214>
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 800417e:	2202      	movs	r2, #2
 8004180:	490a      	ldr	r1, [pc, #40]	; (80041ac <UARTstateManagement+0x2cc>)
 8004182:	480b      	ldr	r0, [pc, #44]	; (80041b0 <UARTstateManagement+0x2d0>)
 8004184:	f005 ff92 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 8004188:	e20f      	b.n	80045aa <UARTstateManagement+0x6ca>
 800418a:	bf00      	nop
 800418c:	f3af 8000 	nop.w
 8004190:	00000000 	.word	0x00000000
 8004194:	406fe000 	.word	0x406fe000
 8004198:	00000000 	.word	0x00000000
 800419c:	40eeaa00 	.word	0x40eeaa00
 80041a0:	20000698 	.word	0x20000698
 80041a4:	200006ce 	.word	0x200006ce
 80041a8:	200006f8 	.word	0x200006f8
 80041ac:	2000002c 	.word	0x2000002c
 80041b0:	20000560 	.word	0x20000560
 80041b4:	200006f9 	.word	0x200006f9
 80041b8:	200006cc 	.word	0x200006cc
 80041bc:	200006d8 	.word	0x200006d8
 80041c0:	20000664 	.word	0x20000664
 80041c4:	200006f1 	.word	0x200006f1
 80041c8:	200006ef 	.word	0x200006ef
 80041cc:	40768000 	.word	0x40768000
 80041d0:	200006dc 	.word	0x200006dc
 80041d4:	200006e0 	.word	0x200006e0
 80041d8:	66666667 	.word	0x66666667
					modeNo = 8;
 80041dc:	4b8a      	ldr	r3, [pc, #552]	; (8004408 <UARTstateManagement+0x528>)
 80041de:	2208      	movs	r2, #8
 80041e0:	701a      	strb	r2, [r3, #0]
					if(doingTaskFlag == 0){
 80041e2:	4b8a      	ldr	r3, [pc, #552]	; (800440c <UARTstateManagement+0x52c>)
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d114      	bne.n	8004214 <UARTstateManagement+0x334>
					goingToGoalFlag = 0;
 80041ea:	4b89      	ldr	r3, [pc, #548]	; (8004410 <UARTstateManagement+0x530>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	701a      	strb	r2, [r3, #0]
					Robot.MotorIsOn = 1;
 80041f0:	4b88      	ldr	r3, [pc, #544]	; (8004414 <UARTstateManagement+0x534>)
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					Robot.flagStartTime = 1;
 80041f8:	4b86      	ldr	r3, [pc, #536]	; (8004414 <UARTstateManagement+0x534>)
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
					Robot.RunningFlag = 1;
 8004200:	4b84      	ldr	r3, [pc, #528]	; (8004414 <UARTstateManagement+0x534>)
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
					doingTaskFlag = 1;
 8004208:	4b80      	ldr	r3, [pc, #512]	; (800440c <UARTstateManagement+0x52c>)
 800420a:	2201      	movs	r2, #1
 800420c:	701a      	strb	r2, [r3, #0]
					goalIDX = 0;
 800420e:	4b82      	ldr	r3, [pc, #520]	; (8004418 <UARTstateManagement+0x538>)
 8004210:	2200      	movs	r2, #0
 8004212:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8004214:	2202      	movs	r2, #2
 8004216:	4981      	ldr	r1, [pc, #516]	; (800441c <UARTstateManagement+0x53c>)
 8004218:	4881      	ldr	r0, [pc, #516]	; (8004420 <UARTstateManagement+0x540>)
 800421a:	f005 ff47 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 800421e:	e1c4      	b.n	80045aa <UARTstateManagement+0x6ca>
					modeNo = 9;
 8004220:	4b79      	ldr	r3, [pc, #484]	; (8004408 <UARTstateManagement+0x528>)
 8004222:	2209      	movs	r2, #9
 8004224:	701a      	strb	r2, [r3, #0]
					Robot.CurrentStation = 0;
 8004226:	4b7b      	ldr	r3, [pc, #492]	; (8004414 <UARTstateManagement+0x534>)
 8004228:	2200      	movs	r2, #0
 800422a:	811a      	strh	r2, [r3, #8]
					if(doingTaskFlag == 1 || Robot.RunningFlag == 1){
 800422c:	4b77      	ldr	r3, [pc, #476]	; (800440c <UARTstateManagement+0x52c>)
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	2b01      	cmp	r3, #1
 8004232:	d004      	beq.n	800423e <UARTstateManagement+0x35e>
 8004234:	4b77      	ldr	r3, [pc, #476]	; (8004414 <UARTstateManagement+0x534>)
 8004236:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800423a:	2b01      	cmp	r3, #1
 800423c:	d11f      	bne.n	800427e <UARTstateManagement+0x39e>
 800423e:	4b77      	ldr	r3, [pc, #476]	; (800441c <UARTstateManagement+0x53c>)
 8004240:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_1, 2);
 8004242:	4b78      	ldr	r3, [pc, #480]	; (8004424 <UARTstateManagement+0x544>)
 8004244:	801a      	strh	r2, [r3, #0]
						TxBuf[2] = 153; // start-mode
 8004246:	4b77      	ldr	r3, [pc, #476]	; (8004424 <UARTstateManagement+0x544>)
 8004248:	2299      	movs	r2, #153	; 0x99
 800424a:	709a      	strb	r2, [r3, #2]
						TxBuf[4] = Robot.CurrentStation; // set current goal
 800424c:	4b71      	ldr	r3, [pc, #452]	; (8004414 <UARTstateManagement+0x534>)
 800424e:	891b      	ldrh	r3, [r3, #8]
 8004250:	b2da      	uxtb	r2, r3
 8004252:	4b74      	ldr	r3, [pc, #464]	; (8004424 <UARTstateManagement+0x544>)
 8004254:	711a      	strb	r2, [r3, #4]
						TxBuf[5] = (uint8_t)(~(TxBuf[2]+TxBuf[3]+TxBuf[4]));
 8004256:	4b73      	ldr	r3, [pc, #460]	; (8004424 <UARTstateManagement+0x544>)
 8004258:	789a      	ldrb	r2, [r3, #2]
 800425a:	4b72      	ldr	r3, [pc, #456]	; (8004424 <UARTstateManagement+0x544>)
 800425c:	78db      	ldrb	r3, [r3, #3]
 800425e:	4413      	add	r3, r2
 8004260:	b2da      	uxtb	r2, r3
 8004262:	4b70      	ldr	r3, [pc, #448]	; (8004424 <UARTstateManagement+0x544>)
 8004264:	791b      	ldrb	r3, [r3, #4]
 8004266:	4413      	add	r3, r2
 8004268:	b2db      	uxtb	r3, r3
 800426a:	43db      	mvns	r3, r3
 800426c:	b2da      	uxtb	r2, r3
 800426e:	4b6d      	ldr	r3, [pc, #436]	; (8004424 <UARTstateManagement+0x544>)
 8004270:	715a      	strb	r2, [r3, #5]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 6);
 8004272:	2206      	movs	r2, #6
 8004274:	496b      	ldr	r1, [pc, #428]	; (8004424 <UARTstateManagement+0x544>)
 8004276:	486a      	ldr	r0, [pc, #424]	; (8004420 <UARTstateManagement+0x540>)
 8004278:	f005 ff18 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 800427c:	e195      	b.n	80045aa <UARTstateManagement+0x6ca>
 800427e:	4b6a      	ldr	r3, [pc, #424]	; (8004428 <UARTstateManagement+0x548>)
 8004280:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_2, 2);
 8004282:	4b68      	ldr	r3, [pc, #416]	; (8004424 <UARTstateManagement+0x544>)
 8004284:	801a      	strh	r2, [r3, #0]
						memcpy(TxBuf+2, ACK_1, 2);
 8004286:	4a69      	ldr	r2, [pc, #420]	; (800442c <UARTstateManagement+0x54c>)
 8004288:	4b64      	ldr	r3, [pc, #400]	; (800441c <UARTstateManagement+0x53c>)
 800428a:	881b      	ldrh	r3, [r3, #0]
 800428c:	8013      	strh	r3, [r2, #0]
						TxBuf[4] = 153; // start-mode
 800428e:	4b65      	ldr	r3, [pc, #404]	; (8004424 <UARTstateManagement+0x544>)
 8004290:	2299      	movs	r2, #153	; 0x99
 8004292:	711a      	strb	r2, [r3, #4]
						TxBuf[6] = Robot.CurrentStation; // set currentStation
 8004294:	4b5f      	ldr	r3, [pc, #380]	; (8004414 <UARTstateManagement+0x534>)
 8004296:	891b      	ldrh	r3, [r3, #8]
 8004298:	b2da      	uxtb	r2, r3
 800429a:	4b62      	ldr	r3, [pc, #392]	; (8004424 <UARTstateManagement+0x544>)
 800429c:	719a      	strb	r2, [r3, #6]
						TxBuf[7] = (uint8_t)(~(TxBuf[4]+TxBuf[5]+TxBuf[6]));
 800429e:	4b61      	ldr	r3, [pc, #388]	; (8004424 <UARTstateManagement+0x544>)
 80042a0:	791a      	ldrb	r2, [r3, #4]
 80042a2:	4b60      	ldr	r3, [pc, #384]	; (8004424 <UARTstateManagement+0x544>)
 80042a4:	795b      	ldrb	r3, [r3, #5]
 80042a6:	4413      	add	r3, r2
 80042a8:	b2da      	uxtb	r2, r3
 80042aa:	4b5e      	ldr	r3, [pc, #376]	; (8004424 <UARTstateManagement+0x544>)
 80042ac:	799b      	ldrb	r3, [r3, #6]
 80042ae:	4413      	add	r3, r2
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	43db      	mvns	r3, r3
 80042b4:	b2da      	uxtb	r2, r3
 80042b6:	4b5b      	ldr	r3, [pc, #364]	; (8004424 <UARTstateManagement+0x544>)
 80042b8:	71da      	strb	r2, [r3, #7]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 8);
 80042ba:	2208      	movs	r2, #8
 80042bc:	4959      	ldr	r1, [pc, #356]	; (8004424 <UARTstateManagement+0x544>)
 80042be:	4858      	ldr	r0, [pc, #352]	; (8004420 <UARTstateManagement+0x540>)
 80042c0:	f005 fef4 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 80042c4:	e171      	b.n	80045aa <UARTstateManagement+0x6ca>
					modeNo = 10;
 80042c6:	4b50      	ldr	r3, [pc, #320]	; (8004408 <UARTstateManagement+0x528>)
 80042c8:	220a      	movs	r2, #10
 80042ca:	701a      	strb	r2, [r3, #0]
					posData = (uint16_t)(((((Robot.Position)*10000.0)*M_PI)/180.0));
 80042cc:	4b51      	ldr	r3, [pc, #324]	; (8004414 <UARTstateManagement+0x534>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fc f8e5 	bl	80004a0 <__aeabi_f2d>
 80042d6:	a348      	add	r3, pc, #288	; (adr r3, 80043f8 <UARTstateManagement+0x518>)
 80042d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042dc:	f7fc f938 	bl	8000550 <__aeabi_dmul>
 80042e0:	4602      	mov	r2, r0
 80042e2:	460b      	mov	r3, r1
 80042e4:	4610      	mov	r0, r2
 80042e6:	4619      	mov	r1, r3
 80042e8:	a345      	add	r3, pc, #276	; (adr r3, 8004400 <UARTstateManagement+0x520>)
 80042ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ee:	f7fc f92f 	bl	8000550 <__aeabi_dmul>
 80042f2:	4602      	mov	r2, r0
 80042f4:	460b      	mov	r3, r1
 80042f6:	4610      	mov	r0, r2
 80042f8:	4619      	mov	r1, r3
 80042fa:	f04f 0200 	mov.w	r2, #0
 80042fe:	4b4c      	ldr	r3, [pc, #304]	; (8004430 <UARTstateManagement+0x550>)
 8004300:	f7fc fa50 	bl	80007a4 <__aeabi_ddiv>
 8004304:	4602      	mov	r2, r0
 8004306:	460b      	mov	r3, r1
 8004308:	4610      	mov	r0, r2
 800430a:	4619      	mov	r1, r3
 800430c:	f7fc fb32 	bl	8000974 <__aeabi_d2uiz>
 8004310:	4603      	mov	r3, r0
 8004312:	b29a      	uxth	r2, r3
 8004314:	4b47      	ldr	r3, [pc, #284]	; (8004434 <UARTstateManagement+0x554>)
 8004316:	801a      	strh	r2, [r3, #0]
					if(doingTaskFlag == 1 || Robot.RunningFlag == 1){
 8004318:	4b3c      	ldr	r3, [pc, #240]	; (800440c <UARTstateManagement+0x52c>)
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	2b01      	cmp	r3, #1
 800431e:	d004      	beq.n	800432a <UARTstateManagement+0x44a>
 8004320:	4b3c      	ldr	r3, [pc, #240]	; (8004414 <UARTstateManagement+0x534>)
 8004322:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004326:	2b01      	cmp	r3, #1
 8004328:	d126      	bne.n	8004378 <UARTstateManagement+0x498>
 800432a:	4b3c      	ldr	r3, [pc, #240]	; (800441c <UARTstateManagement+0x53c>)
 800432c:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_1, 2);
 800432e:	4b3d      	ldr	r3, [pc, #244]	; (8004424 <UARTstateManagement+0x544>)
 8004330:	801a      	strh	r2, [r3, #0]
						TxBuf[2] = 154; // start-mode
 8004332:	4b3c      	ldr	r3, [pc, #240]	; (8004424 <UARTstateManagement+0x544>)
 8004334:	229a      	movs	r2, #154	; 0x9a
 8004336:	709a      	strb	r2, [r3, #2]
						TxBuf[3] = (posData) >> 8 ; // set high byte posData
 8004338:	4b3e      	ldr	r3, [pc, #248]	; (8004434 <UARTstateManagement+0x554>)
 800433a:	881b      	ldrh	r3, [r3, #0]
 800433c:	0a1b      	lsrs	r3, r3, #8
 800433e:	b29b      	uxth	r3, r3
 8004340:	b2da      	uxtb	r2, r3
 8004342:	4b38      	ldr	r3, [pc, #224]	; (8004424 <UARTstateManagement+0x544>)
 8004344:	70da      	strb	r2, [r3, #3]
						TxBuf[4] = (posData) & 0xff; // set low byte posData
 8004346:	4b3b      	ldr	r3, [pc, #236]	; (8004434 <UARTstateManagement+0x554>)
 8004348:	881b      	ldrh	r3, [r3, #0]
 800434a:	b2da      	uxtb	r2, r3
 800434c:	4b35      	ldr	r3, [pc, #212]	; (8004424 <UARTstateManagement+0x544>)
 800434e:	711a      	strb	r2, [r3, #4]
						TxBuf[5] = (uint8_t)(~(TxBuf[2]+TxBuf[3]+TxBuf[4]));
 8004350:	4b34      	ldr	r3, [pc, #208]	; (8004424 <UARTstateManagement+0x544>)
 8004352:	789a      	ldrb	r2, [r3, #2]
 8004354:	4b33      	ldr	r3, [pc, #204]	; (8004424 <UARTstateManagement+0x544>)
 8004356:	78db      	ldrb	r3, [r3, #3]
 8004358:	4413      	add	r3, r2
 800435a:	b2da      	uxtb	r2, r3
 800435c:	4b31      	ldr	r3, [pc, #196]	; (8004424 <UARTstateManagement+0x544>)
 800435e:	791b      	ldrb	r3, [r3, #4]
 8004360:	4413      	add	r3, r2
 8004362:	b2db      	uxtb	r3, r3
 8004364:	43db      	mvns	r3, r3
 8004366:	b2da      	uxtb	r2, r3
 8004368:	4b2e      	ldr	r3, [pc, #184]	; (8004424 <UARTstateManagement+0x544>)
 800436a:	715a      	strb	r2, [r3, #5]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 6);
 800436c:	2206      	movs	r2, #6
 800436e:	492d      	ldr	r1, [pc, #180]	; (8004424 <UARTstateManagement+0x544>)
 8004370:	482b      	ldr	r0, [pc, #172]	; (8004420 <UARTstateManagement+0x540>)
 8004372:	f005 fe9b 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 8004376:	e118      	b.n	80045aa <UARTstateManagement+0x6ca>
 8004378:	4b2b      	ldr	r3, [pc, #172]	; (8004428 <UARTstateManagement+0x548>)
 800437a:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_2, 2);
 800437c:	4b29      	ldr	r3, [pc, #164]	; (8004424 <UARTstateManagement+0x544>)
 800437e:	801a      	strh	r2, [r3, #0]
						memcpy(TxBuf+2, ACK_1, 2);
 8004380:	4a2a      	ldr	r2, [pc, #168]	; (800442c <UARTstateManagement+0x54c>)
 8004382:	4b26      	ldr	r3, [pc, #152]	; (800441c <UARTstateManagement+0x53c>)
 8004384:	881b      	ldrh	r3, [r3, #0]
 8004386:	8013      	strh	r3, [r2, #0]
						TxBuf[4] = 154; // start-mode
 8004388:	4b26      	ldr	r3, [pc, #152]	; (8004424 <UARTstateManagement+0x544>)
 800438a:	229a      	movs	r2, #154	; 0x9a
 800438c:	711a      	strb	r2, [r3, #4]
						if(homingFlag == 1 && Robot.Position <= 0.5){
 800438e:	4b2a      	ldr	r3, [pc, #168]	; (8004438 <UARTstateManagement+0x558>)
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d110      	bne.n	80043b8 <UARTstateManagement+0x4d8>
 8004396:	4b1f      	ldr	r3, [pc, #124]	; (8004414 <UARTstateManagement+0x534>)
 8004398:	edd3 7a00 	vldr	s15, [r3]
 800439c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80043a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043a8:	d806      	bhi.n	80043b8 <UARTstateManagement+0x4d8>
							TxBuf[5] = 0; // set high byte posData
 80043aa:	4b1e      	ldr	r3, [pc, #120]	; (8004424 <UARTstateManagement+0x544>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	715a      	strb	r2, [r3, #5]
							TxBuf[6] = 0; // set low byte posData
 80043b0:	4b1c      	ldr	r3, [pc, #112]	; (8004424 <UARTstateManagement+0x544>)
 80043b2:	2200      	movs	r2, #0
 80043b4:	719a      	strb	r2, [r3, #6]
 80043b6:	e00b      	b.n	80043d0 <UARTstateManagement+0x4f0>
							TxBuf[5] = (posData) >> 8 ; // set high byte posData
 80043b8:	4b1e      	ldr	r3, [pc, #120]	; (8004434 <UARTstateManagement+0x554>)
 80043ba:	881b      	ldrh	r3, [r3, #0]
 80043bc:	0a1b      	lsrs	r3, r3, #8
 80043be:	b29b      	uxth	r3, r3
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	4b18      	ldr	r3, [pc, #96]	; (8004424 <UARTstateManagement+0x544>)
 80043c4:	715a      	strb	r2, [r3, #5]
							TxBuf[6] = (posData) & 0xff; // set low byte posData
 80043c6:	4b1b      	ldr	r3, [pc, #108]	; (8004434 <UARTstateManagement+0x554>)
 80043c8:	881b      	ldrh	r3, [r3, #0]
 80043ca:	b2da      	uxtb	r2, r3
 80043cc:	4b15      	ldr	r3, [pc, #84]	; (8004424 <UARTstateManagement+0x544>)
 80043ce:	719a      	strb	r2, [r3, #6]
						TxBuf[7] = (uint8_t)(~(TxBuf[4]+TxBuf[5]+TxBuf[6]));
 80043d0:	4b14      	ldr	r3, [pc, #80]	; (8004424 <UARTstateManagement+0x544>)
 80043d2:	791a      	ldrb	r2, [r3, #4]
 80043d4:	4b13      	ldr	r3, [pc, #76]	; (8004424 <UARTstateManagement+0x544>)
 80043d6:	795b      	ldrb	r3, [r3, #5]
 80043d8:	4413      	add	r3, r2
 80043da:	b2da      	uxtb	r2, r3
 80043dc:	4b11      	ldr	r3, [pc, #68]	; (8004424 <UARTstateManagement+0x544>)
 80043de:	799b      	ldrb	r3, [r3, #6]
 80043e0:	4413      	add	r3, r2
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	43db      	mvns	r3, r3
 80043e6:	b2da      	uxtb	r2, r3
 80043e8:	4b0e      	ldr	r3, [pc, #56]	; (8004424 <UARTstateManagement+0x544>)
 80043ea:	71da      	strb	r2, [r3, #7]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 8);
 80043ec:	2208      	movs	r2, #8
 80043ee:	490d      	ldr	r1, [pc, #52]	; (8004424 <UARTstateManagement+0x544>)
 80043f0:	480b      	ldr	r0, [pc, #44]	; (8004420 <UARTstateManagement+0x540>)
 80043f2:	f005 fe5b 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 80043f6:	e0d8      	b.n	80045aa <UARTstateManagement+0x6ca>
 80043f8:	00000000 	.word	0x00000000
 80043fc:	40c38800 	.word	0x40c38800
 8004400:	54442d18 	.word	0x54442d18
 8004404:	400921fb 	.word	0x400921fb
 8004408:	200006f8 	.word	0x200006f8
 800440c:	200006f4 	.word	0x200006f4
 8004410:	200006f5 	.word	0x200006f5
 8004414:	20000664 	.word	0x20000664
 8004418:	200006f0 	.word	0x200006f0
 800441c:	2000002c 	.word	0x2000002c
 8004420:	20000560 	.word	0x20000560
 8004424:	200006c4 	.word	0x200006c4
 8004428:	20000030 	.word	0x20000030
 800442c:	200006c6 	.word	0x200006c6
 8004430:	40668000 	.word	0x40668000
 8004434:	200006d4 	.word	0x200006d4
 8004438:	200006f3 	.word	0x200006f3
					modeNo = 11;
 800443c:	4b60      	ldr	r3, [pc, #384]	; (80045c0 <UARTstateManagement+0x6e0>)
 800443e:	220b      	movs	r2, #11
 8004440:	701a      	strb	r2, [r3, #0]
					veloData = (((AbsVal(Robot.Velocity)/6.0)*255.0)/10.0);
 8004442:	4b60      	ldr	r3, [pc, #384]	; (80045c4 <UARTstateManagement+0x6e4>)
 8004444:	edd3 7a01 	vldr	s15, [r3, #4]
 8004448:	eeb0 0a67 	vmov.f32	s0, s15
 800444c:	f7fd f9b5 	bl	80017ba <AbsVal>
 8004450:	ee10 3a10 	vmov	r3, s0
 8004454:	4618      	mov	r0, r3
 8004456:	f7fc f823 	bl	80004a0 <__aeabi_f2d>
 800445a:	f04f 0200 	mov.w	r2, #0
 800445e:	4b5a      	ldr	r3, [pc, #360]	; (80045c8 <UARTstateManagement+0x6e8>)
 8004460:	f7fc f9a0 	bl	80007a4 <__aeabi_ddiv>
 8004464:	4602      	mov	r2, r0
 8004466:	460b      	mov	r3, r1
 8004468:	4610      	mov	r0, r2
 800446a:	4619      	mov	r1, r3
 800446c:	a352      	add	r3, pc, #328	; (adr r3, 80045b8 <UARTstateManagement+0x6d8>)
 800446e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004472:	f7fc f86d 	bl	8000550 <__aeabi_dmul>
 8004476:	4602      	mov	r2, r0
 8004478:	460b      	mov	r3, r1
 800447a:	4610      	mov	r0, r2
 800447c:	4619      	mov	r1, r3
 800447e:	f04f 0200 	mov.w	r2, #0
 8004482:	4b52      	ldr	r3, [pc, #328]	; (80045cc <UARTstateManagement+0x6ec>)
 8004484:	f7fc f98e 	bl	80007a4 <__aeabi_ddiv>
 8004488:	4602      	mov	r2, r0
 800448a:	460b      	mov	r3, r1
 800448c:	4610      	mov	r0, r2
 800448e:	4619      	mov	r1, r3
 8004490:	f7fc fa70 	bl	8000974 <__aeabi_d2uiz>
 8004494:	4603      	mov	r3, r0
 8004496:	b2da      	uxtb	r2, r3
 8004498:	4b4d      	ldr	r3, [pc, #308]	; (80045d0 <UARTstateManagement+0x6f0>)
 800449a:	701a      	strb	r2, [r3, #0]
					if(doingTaskFlag == 1 || Robot.RunningFlag == 1){
 800449c:	4b4d      	ldr	r3, [pc, #308]	; (80045d4 <UARTstateManagement+0x6f4>)
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d004      	beq.n	80044ae <UARTstateManagement+0x5ce>
 80044a4:	4b47      	ldr	r3, [pc, #284]	; (80045c4 <UARTstateManagement+0x6e4>)
 80044a6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	d11e      	bne.n	80044ec <UARTstateManagement+0x60c>
 80044ae:	4b4a      	ldr	r3, [pc, #296]	; (80045d8 <UARTstateManagement+0x6f8>)
 80044b0:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_1, 2);
 80044b2:	4b4a      	ldr	r3, [pc, #296]	; (80045dc <UARTstateManagement+0x6fc>)
 80044b4:	801a      	strh	r2, [r3, #0]
						TxBuf[2] = 155;
 80044b6:	4b49      	ldr	r3, [pc, #292]	; (80045dc <UARTstateManagement+0x6fc>)
 80044b8:	229b      	movs	r2, #155	; 0x9b
 80044ba:	709a      	strb	r2, [r3, #2]
						TxBuf[4] = veloData; // set low byte posData
 80044bc:	4b44      	ldr	r3, [pc, #272]	; (80045d0 <UARTstateManagement+0x6f0>)
 80044be:	781a      	ldrb	r2, [r3, #0]
 80044c0:	4b46      	ldr	r3, [pc, #280]	; (80045dc <UARTstateManagement+0x6fc>)
 80044c2:	711a      	strb	r2, [r3, #4]
						TxBuf[5] = (~(TxBuf[2]+TxBuf[3]+TxBuf[4]));
 80044c4:	4b45      	ldr	r3, [pc, #276]	; (80045dc <UARTstateManagement+0x6fc>)
 80044c6:	789a      	ldrb	r2, [r3, #2]
 80044c8:	4b44      	ldr	r3, [pc, #272]	; (80045dc <UARTstateManagement+0x6fc>)
 80044ca:	78db      	ldrb	r3, [r3, #3]
 80044cc:	4413      	add	r3, r2
 80044ce:	b2da      	uxtb	r2, r3
 80044d0:	4b42      	ldr	r3, [pc, #264]	; (80045dc <UARTstateManagement+0x6fc>)
 80044d2:	791b      	ldrb	r3, [r3, #4]
 80044d4:	4413      	add	r3, r2
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	43db      	mvns	r3, r3
 80044da:	b2da      	uxtb	r2, r3
 80044dc:	4b3f      	ldr	r3, [pc, #252]	; (80045dc <UARTstateManagement+0x6fc>)
 80044de:	715a      	strb	r2, [r3, #5]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 6);
 80044e0:	2206      	movs	r2, #6
 80044e2:	493e      	ldr	r1, [pc, #248]	; (80045dc <UARTstateManagement+0x6fc>)
 80044e4:	483e      	ldr	r0, [pc, #248]	; (80045e0 <UARTstateManagement+0x700>)
 80044e6:	f005 fde1 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 80044ea:	e05e      	b.n	80045aa <UARTstateManagement+0x6ca>
 80044ec:	4b3d      	ldr	r3, [pc, #244]	; (80045e4 <UARTstateManagement+0x704>)
 80044ee:	881a      	ldrh	r2, [r3, #0]
						memcpy(TxBuf, ACK_2, 2);
 80044f0:	4b3a      	ldr	r3, [pc, #232]	; (80045dc <UARTstateManagement+0x6fc>)
 80044f2:	801a      	strh	r2, [r3, #0]
						memcpy(TxBuf+2, ACK_1, 2);
 80044f4:	4a3c      	ldr	r2, [pc, #240]	; (80045e8 <UARTstateManagement+0x708>)
 80044f6:	4b38      	ldr	r3, [pc, #224]	; (80045d8 <UARTstateManagement+0x6f8>)
 80044f8:	881b      	ldrh	r3, [r3, #0]
 80044fa:	8013      	strh	r3, [r2, #0]
						TxBuf[4] = 155; // start-mode
 80044fc:	4b37      	ldr	r3, [pc, #220]	; (80045dc <UARTstateManagement+0x6fc>)
 80044fe:	229b      	movs	r2, #155	; 0x9b
 8004500:	711a      	strb	r2, [r3, #4]
						TxBuf[6] = veloData; // set low byte posData
 8004502:	4b33      	ldr	r3, [pc, #204]	; (80045d0 <UARTstateManagement+0x6f0>)
 8004504:	781a      	ldrb	r2, [r3, #0]
 8004506:	4b35      	ldr	r3, [pc, #212]	; (80045dc <UARTstateManagement+0x6fc>)
 8004508:	719a      	strb	r2, [r3, #6]
						TxBuf[7] = (uint8_t)(~(TxBuf[4]+TxBuf[5]+TxBuf[6]));
 800450a:	4b34      	ldr	r3, [pc, #208]	; (80045dc <UARTstateManagement+0x6fc>)
 800450c:	791a      	ldrb	r2, [r3, #4]
 800450e:	4b33      	ldr	r3, [pc, #204]	; (80045dc <UARTstateManagement+0x6fc>)
 8004510:	795b      	ldrb	r3, [r3, #5]
 8004512:	4413      	add	r3, r2
 8004514:	b2da      	uxtb	r2, r3
 8004516:	4b31      	ldr	r3, [pc, #196]	; (80045dc <UARTstateManagement+0x6fc>)
 8004518:	799b      	ldrb	r3, [r3, #6]
 800451a:	4413      	add	r3, r2
 800451c:	b2db      	uxtb	r3, r3
 800451e:	43db      	mvns	r3, r3
 8004520:	b2da      	uxtb	r2, r3
 8004522:	4b2e      	ldr	r3, [pc, #184]	; (80045dc <UARTstateManagement+0x6fc>)
 8004524:	71da      	strb	r2, [r3, #7]
						HAL_UART_Transmit_DMA(&UART, TxBuf, 8);
 8004526:	2208      	movs	r2, #8
 8004528:	492c      	ldr	r1, [pc, #176]	; (80045dc <UARTstateManagement+0x6fc>)
 800452a:	482d      	ldr	r0, [pc, #180]	; (80045e0 <UARTstateManagement+0x700>)
 800452c:	f005 fdbe 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 8004530:	e03b      	b.n	80045aa <UARTstateManagement+0x6ca>
					modeNo = 12;
 8004532:	4b23      	ldr	r3, [pc, #140]	; (80045c0 <UARTstateManagement+0x6e0>)
 8004534:	220c      	movs	r2, #12
 8004536:	701a      	strb	r2, [r3, #0]
					RobotState = EndEff;
 8004538:	4b2c      	ldr	r3, [pc, #176]	; (80045ec <UARTstateManagement+0x70c>)
 800453a:	2203      	movs	r2, #3
 800453c:	701a      	strb	r2, [r3, #0]
					I2CEndEffectorWriteFlag = 1;
 800453e:	4b2c      	ldr	r3, [pc, #176]	; (80045f0 <UARTstateManagement+0x710>)
 8004540:	2201      	movs	r2, #1
 8004542:	701a      	strb	r2, [r3, #0]
					I2CEndEffectorReadFlag =  1;
 8004544:	4b2b      	ldr	r3, [pc, #172]	; (80045f4 <UARTstateManagement+0x714>)
 8004546:	2201      	movs	r2, #1
 8004548:	701a      	strb	r2, [r3, #0]
					EndEffState = CheckBeforRun;
 800454a:	4b2b      	ldr	r3, [pc, #172]	; (80045f8 <UARTstateManagement+0x718>)
 800454c:	2201      	movs	r2, #1
 800454e:	701a      	strb	r2, [r3, #0]
					endEffFlag = 1;
 8004550:	4b2a      	ldr	r3, [pc, #168]	; (80045fc <UARTstateManagement+0x71c>)
 8004552:	2201      	movs	r2, #1
 8004554:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8004556:	2202      	movs	r2, #2
 8004558:	491f      	ldr	r1, [pc, #124]	; (80045d8 <UARTstateManagement+0x6f8>)
 800455a:	4821      	ldr	r0, [pc, #132]	; (80045e0 <UARTstateManagement+0x700>)
 800455c:	f005 fda6 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 8004560:	e023      	b.n	80045aa <UARTstateManagement+0x6ca>
					modeNo = 13;
 8004562:	4b17      	ldr	r3, [pc, #92]	; (80045c0 <UARTstateManagement+0x6e0>)
 8004564:	220d      	movs	r2, #13
 8004566:	701a      	strb	r2, [r3, #0]
					endEffFlag = 0;
 8004568:	4b24      	ldr	r3, [pc, #144]	; (80045fc <UARTstateManagement+0x71c>)
 800456a:	2200      	movs	r2, #0
 800456c:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 800456e:	2202      	movs	r2, #2
 8004570:	4919      	ldr	r1, [pc, #100]	; (80045d8 <UARTstateManagement+0x6f8>)
 8004572:	481b      	ldr	r0, [pc, #108]	; (80045e0 <UARTstateManagement+0x700>)
 8004574:	f005 fd9a 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 8004578:	e017      	b.n	80045aa <UARTstateManagement+0x6ca>
					modeNo = 14;
 800457a:	4b11      	ldr	r3, [pc, #68]	; (80045c0 <UARTstateManagement+0x6e0>)
 800457c:	220e      	movs	r2, #14
 800457e:	701a      	strb	r2, [r3, #0]
					RobotRunToPositon(Robot.HomePositon,51.0);
 8004580:	4b10      	ldr	r3, [pc, #64]	; (80045c4 <UARTstateManagement+0x6e4>)
 8004582:	edd3 7a05 	vldr	s15, [r3, #20]
 8004586:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8004600 <UARTstateManagement+0x720>
 800458a:	eeb0 0a67 	vmov.f32	s0, s15
 800458e:	f000 fbe5 	bl	8004d5c <RobotRunToPositon>
					homingFlag = 1;
 8004592:	4b1c      	ldr	r3, [pc, #112]	; (8004604 <UARTstateManagement+0x724>)
 8004594:	2201      	movs	r2, #1
 8004596:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit_DMA(&UART, ACK_1, 2);
 8004598:	2202      	movs	r2, #2
 800459a:	490f      	ldr	r1, [pc, #60]	; (80045d8 <UARTstateManagement+0x6f8>)
 800459c:	4810      	ldr	r0, [pc, #64]	; (80045e0 <UARTstateManagement+0x700>)
 800459e:	f005 fd85 	bl	800a0ac <HAL_UART_Transmit_DMA>
					break;
 80045a2:	e002      	b.n	80045aa <UARTstateManagement+0x6ca>
			break;
 80045a4:	bf00      	nop
 80045a6:	e000      	b.n	80045aa <UARTstateManagement+0x6ca>
			break;
 80045a8:	bf00      	nop
}
 80045aa:	bf00      	nop
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	f3af 8000 	nop.w
 80045b8:	00000000 	.word	0x00000000
 80045bc:	406fe000 	.word	0x406fe000
 80045c0:	200006f8 	.word	0x200006f8
 80045c4:	20000664 	.word	0x20000664
 80045c8:	40180000 	.word	0x40180000
 80045cc:	40240000 	.word	0x40240000
 80045d0:	200006d6 	.word	0x200006d6
 80045d4:	200006f4 	.word	0x200006f4
 80045d8:	2000002c 	.word	0x2000002c
 80045dc:	200006c4 	.word	0x200006c4
 80045e0:	20000560 	.word	0x20000560
 80045e4:	20000030 	.word	0x20000030
 80045e8:	200006c6 	.word	0x200006c6
 80045ec:	20000699 	.word	0x20000699
 80045f0:	20000909 	.word	0x20000909
 80045f4:	20000908 	.word	0x20000908
 80045f8:	20000000 	.word	0x20000000
 80045fc:	200006f2 	.word	0x200006f2
 8004600:	424c0000 	.word	0x424c0000
 8004604:	200006f3 	.word	0x200006f3

08004608 <RobotstateManagement>:

void RobotstateManagement()
{
 8004608:	b580      	push	{r7, lr}
 800460a:	af00      	add	r7, sp, #0
	switch (RobotState)
 800460c:	4b91      	ldr	r3, [pc, #580]	; (8004854 <RobotstateManagement+0x24c>)
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	2b04      	cmp	r3, #4
 8004612:	f200 811d 	bhi.w	8004850 <RobotstateManagement+0x248>
 8004616:	a201      	add	r2, pc, #4	; (adr r2, 800461c <RobotstateManagement+0x14>)
 8004618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800461c:	08004631 	.word	0x08004631
 8004620:	0800464d 	.word	0x0800464d
 8004624:	080046a5 	.word	0x080046a5
 8004628:	08004847 	.word	0x08004847
 800462c:	08004831 	.word	0x08004831
	{
		case init:
			// Start Finding home Position
			Robot.flagSethome = 1;
 8004630:	4b89      	ldr	r3, [pc, #548]	; (8004858 <RobotstateManagement+0x250>)
 8004632:	2201      	movs	r2, #1
 8004634:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			// Turn 360 Deg
			RobotRunToPositon(360.0,51.0);
 8004638:	eddf 0a88 	vldr	s1, [pc, #544]	; 800485c <RobotstateManagement+0x254>
 800463c:	ed9f 0a88 	vldr	s0, [pc, #544]	; 8004860 <RobotstateManagement+0x258>
 8004640:	f000 fb8c 	bl	8004d5c <RobotRunToPositon>
			// Goto next State
			RobotState = FindHome;
 8004644:	4b83      	ldr	r3, [pc, #524]	; (8004854 <RobotstateManagement+0x24c>)
 8004646:	2201      	movs	r2, #1
 8004648:	701a      	strb	r2, [r3, #0]
			break;
 800464a:	e101      	b.n	8004850 <RobotstateManagement+0x248>
		case FindHome:
			if(Robot.RunningFlag == 0)
 800464c:	4b82      	ldr	r3, [pc, #520]	; (8004858 <RobotstateManagement+0x250>)
 800464e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004652:	2b00      	cmp	r3, #0
 8004654:	f040 80f9 	bne.w	800484a <RobotstateManagement+0x242>
			{
				if(Robot.flagSethome == 2)
 8004658:	4b7f      	ldr	r3, [pc, #508]	; (8004858 <RobotstateManagement+0x250>)
 800465a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800465e:	2b02      	cmp	r3, #2
 8004660:	d111      	bne.n	8004686 <RobotstateManagement+0x7e>
				{
					RobotRunToPositon(Robot.HomePositon,51.0);
 8004662:	4b7d      	ldr	r3, [pc, #500]	; (8004858 <RobotstateManagement+0x250>)
 8004664:	edd3 7a05 	vldr	s15, [r3, #20]
 8004668:	eddf 0a7c 	vldr	s1, [pc, #496]	; 800485c <RobotstateManagement+0x254>
 800466c:	eeb0 0a67 	vmov.f32	s0, s15
 8004670:	f000 fb74 	bl	8004d5c <RobotRunToPositon>
					Robot.RunningFlag = 1;
 8004674:	4b78      	ldr	r3, [pc, #480]	; (8004858 <RobotstateManagement+0x250>)
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
					Robot.flagSethome = 3;
 800467c:	4b76      	ldr	r3, [pc, #472]	; (8004858 <RobotstateManagement+0x250>)
 800467e:	2203      	movs	r2, #3
 8004680:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
					RobotResetAll();
					UARTState = MCUConnect;
					RobotState = NormalOperation;
				}
			}
			break;
 8004684:	e0e1      	b.n	800484a <RobotstateManagement+0x242>
				else if(Robot.flagSethome == 3)
 8004686:	4b74      	ldr	r3, [pc, #464]	; (8004858 <RobotstateManagement+0x250>)
 8004688:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800468c:	2b03      	cmp	r3, #3
 800468e:	f040 80dc 	bne.w	800484a <RobotstateManagement+0x242>
					RobotResetAll();
 8004692:	f000 fb9d 	bl	8004dd0 <RobotResetAll>
					UARTState = MCUConnect;
 8004696:	4b73      	ldr	r3, [pc, #460]	; (8004864 <RobotstateManagement+0x25c>)
 8004698:	2202      	movs	r2, #2
 800469a:	701a      	strb	r2, [r3, #0]
					RobotState = NormalOperation;
 800469c:	4b6d      	ldr	r3, [pc, #436]	; (8004854 <RobotstateManagement+0x24c>)
 800469e:	2202      	movs	r2, #2
 80046a0:	701a      	strb	r2, [r3, #0]
			break;
 80046a2:	e0d2      	b.n	800484a <RobotstateManagement+0x242>
		case NormalOperation:
			if(notContinueFlag == 1){
 80046a4:	4b70      	ldr	r3, [pc, #448]	; (8004868 <RobotstateManagement+0x260>)
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d10e      	bne.n	80046ca <RobotstateManagement+0xc2>
				Robot.MotorIsOn = 1;
 80046ac:	4b6a      	ldr	r3, [pc, #424]	; (8004858 <RobotstateManagement+0x250>)
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
				Robot.RunningFlag = 1;
 80046b4:	4b68      	ldr	r3, [pc, #416]	; (8004858 <RobotstateManagement+0x250>)
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				Robot.flagStartTime = 1;
 80046bc:	4b66      	ldr	r3, [pc, #408]	; (8004858 <RobotstateManagement+0x250>)
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
				notContinueFlag = 0;
 80046c4:	4b68      	ldr	r3, [pc, #416]	; (8004868 <RobotstateManagement+0x260>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	701a      	strb	r2, [r3, #0]
			}
			if(doingTaskFlag == 1 && Robot.RunningFlag == 1 && endEffFlag == 0){
 80046ca:	4b68      	ldr	r3, [pc, #416]	; (800486c <RobotstateManagement+0x264>)
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d159      	bne.n	8004786 <RobotstateManagement+0x17e>
 80046d2:	4b61      	ldr	r3, [pc, #388]	; (8004858 <RobotstateManagement+0x250>)
 80046d4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d154      	bne.n	8004786 <RobotstateManagement+0x17e>
 80046dc:	4b64      	ldr	r3, [pc, #400]	; (8004870 <RobotstateManagement+0x268>)
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d150      	bne.n	8004786 <RobotstateManagement+0x17e>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80046e4:	2201      	movs	r2, #1
 80046e6:	2108      	movs	r1, #8
 80046e8:	4862      	ldr	r0, [pc, #392]	; (8004874 <RobotstateManagement+0x26c>)
 80046ea:	f001 fecb 	bl	8006484 <HAL_GPIO_WritePin>
				if(goalFlag == 1 && goingToGoalFlag == 0){
 80046ee:	4b62      	ldr	r3, [pc, #392]	; (8004878 <RobotstateManagement+0x270>)
 80046f0:	781b      	ldrb	r3, [r3, #0]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d11d      	bne.n	8004732 <RobotstateManagement+0x12a>
 80046f6:	4b61      	ldr	r3, [pc, #388]	; (800487c <RobotstateManagement+0x274>)
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d119      	bne.n	8004732 <RobotstateManagement+0x12a>
					goingToGoalFlag = 1;
 80046fe:	4b5f      	ldr	r3, [pc, #380]	; (800487c <RobotstateManagement+0x274>)
 8004700:	2201      	movs	r2, #1
 8004702:	701a      	strb	r2, [r3, #0]
					Robot.GoalPositon = uartPos;
 8004704:	4b5e      	ldr	r3, [pc, #376]	; (8004880 <RobotstateManagement+0x278>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a53      	ldr	r2, [pc, #332]	; (8004858 <RobotstateManagement+0x250>)
 800470a:	60d3      	str	r3, [r2, #12]
					CoefficientAndTimeCalculation(&traject,Robot.Position,Robot.GoalPositon,Robot.QVMax);
 800470c:	4b52      	ldr	r3, [pc, #328]	; (8004858 <RobotstateManagement+0x250>)
 800470e:	edd3 7a00 	vldr	s15, [r3]
 8004712:	4b51      	ldr	r3, [pc, #324]	; (8004858 <RobotstateManagement+0x250>)
 8004714:	ed93 7a03 	vldr	s14, [r3, #12]
 8004718:	4b4f      	ldr	r3, [pc, #316]	; (8004858 <RobotstateManagement+0x250>)
 800471a:	edd3 6a08 	vldr	s13, [r3, #32]
 800471e:	eeb0 1a66 	vmov.f32	s2, s13
 8004722:	eef0 0a47 	vmov.f32	s1, s14
 8004726:	eeb0 0a67 	vmov.f32	s0, s15
 800472a:	4856      	ldr	r0, [pc, #344]	; (8004884 <RobotstateManagement+0x27c>)
 800472c:	f7fd f868 	bl	8001800 <CoefficientAndTimeCalculation>
 8004730:	e029      	b.n	8004786 <RobotstateManagement+0x17e>
				}
				else if(goalFlag == 2 && goingToGoalFlag == 0){
 8004732:	4b51      	ldr	r3, [pc, #324]	; (8004878 <RobotstateManagement+0x270>)
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	2b02      	cmp	r3, #2
 8004738:	d125      	bne.n	8004786 <RobotstateManagement+0x17e>
 800473a:	4b50      	ldr	r3, [pc, #320]	; (800487c <RobotstateManagement+0x274>)
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d121      	bne.n	8004786 <RobotstateManagement+0x17e>
					goingToGoalFlag = 1;
 8004742:	4b4e      	ldr	r3, [pc, #312]	; (800487c <RobotstateManagement+0x274>)
 8004744:	2201      	movs	r2, #1
 8004746:	701a      	strb	r2, [r3, #0]
					Robot.GoalPositon = goalDeg[uartGoal[goalIDX]-1];
 8004748:	4b4f      	ldr	r3, [pc, #316]	; (8004888 <RobotstateManagement+0x280>)
 800474a:	f993 3000 	ldrsb.w	r3, [r3]
 800474e:	461a      	mov	r2, r3
 8004750:	4b4e      	ldr	r3, [pc, #312]	; (800488c <RobotstateManagement+0x284>)
 8004752:	5c9b      	ldrb	r3, [r3, r2]
 8004754:	3b01      	subs	r3, #1
 8004756:	4a4e      	ldr	r2, [pc, #312]	; (8004890 <RobotstateManagement+0x288>)
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	4413      	add	r3, r2
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a3e      	ldr	r2, [pc, #248]	; (8004858 <RobotstateManagement+0x250>)
 8004760:	60d3      	str	r3, [r2, #12]
					CoefficientAndTimeCalculation(&traject,Robot.Position,Robot.GoalPositon,Robot.QVMax);
 8004762:	4b3d      	ldr	r3, [pc, #244]	; (8004858 <RobotstateManagement+0x250>)
 8004764:	edd3 7a00 	vldr	s15, [r3]
 8004768:	4b3b      	ldr	r3, [pc, #236]	; (8004858 <RobotstateManagement+0x250>)
 800476a:	ed93 7a03 	vldr	s14, [r3, #12]
 800476e:	4b3a      	ldr	r3, [pc, #232]	; (8004858 <RobotstateManagement+0x250>)
 8004770:	edd3 6a08 	vldr	s13, [r3, #32]
 8004774:	eeb0 1a66 	vmov.f32	s2, s13
 8004778:	eef0 0a47 	vmov.f32	s1, s14
 800477c:	eeb0 0a67 	vmov.f32	s0, s15
 8004780:	4840      	ldr	r0, [pc, #256]	; (8004884 <RobotstateManagement+0x27c>)
 8004782:	f7fd f83d 	bl	8001800 <CoefficientAndTimeCalculation>
				}
			}

			if(endEffFlag == 0 && goingToGoalFlag == 1 && doingTaskFlag == 1){
 8004786:	4b3a      	ldr	r3, [pc, #232]	; (8004870 <RobotstateManagement+0x268>)
 8004788:	781b      	ldrb	r3, [r3, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d132      	bne.n	80047f4 <RobotstateManagement+0x1ec>
 800478e:	4b3b      	ldr	r3, [pc, #236]	; (800487c <RobotstateManagement+0x274>)
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	2b01      	cmp	r3, #1
 8004794:	d12e      	bne.n	80047f4 <RobotstateManagement+0x1ec>
 8004796:	4b35      	ldr	r3, [pc, #212]	; (800486c <RobotstateManagement+0x264>)
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	2b01      	cmp	r3, #1
 800479c:	d12a      	bne.n	80047f4 <RobotstateManagement+0x1ec>
				if(AbsVal(Robot.GoalPositon - Robot.Position) < 0.5 && AbsVal(Robot.Velocity) < 1.0){
 800479e:	4b2e      	ldr	r3, [pc, #184]	; (8004858 <RobotstateManagement+0x250>)
 80047a0:	ed93 7a03 	vldr	s14, [r3, #12]
 80047a4:	4b2c      	ldr	r3, [pc, #176]	; (8004858 <RobotstateManagement+0x250>)
 80047a6:	edd3 7a00 	vldr	s15, [r3]
 80047aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047ae:	eeb0 0a67 	vmov.f32	s0, s15
 80047b2:	f7fd f802 	bl	80017ba <AbsVal>
 80047b6:	eef0 7a40 	vmov.f32	s15, s0
 80047ba:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80047be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047c6:	d515      	bpl.n	80047f4 <RobotstateManagement+0x1ec>
 80047c8:	4b23      	ldr	r3, [pc, #140]	; (8004858 <RobotstateManagement+0x250>)
 80047ca:	edd3 7a01 	vldr	s15, [r3, #4]
 80047ce:	eeb0 0a67 	vmov.f32	s0, s15
 80047d2:	f7fc fff2 	bl	80017ba <AbsVal>
 80047d6:	eef0 7a40 	vmov.f32	s15, s0
 80047da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80047de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047e6:	d505      	bpl.n	80047f4 <RobotstateManagement+0x1ec>
					endEffFlag = 1;
 80047e8:	4b21      	ldr	r3, [pc, #132]	; (8004870 <RobotstateManagement+0x268>)
 80047ea:	2201      	movs	r2, #1
 80047ec:	701a      	strb	r2, [r3, #0]
					goingToGoalFlag = 0;
 80047ee:	4b23      	ldr	r3, [pc, #140]	; (800487c <RobotstateManagement+0x274>)
 80047f0:	2200      	movs	r2, #0
 80047f2:	701a      	strb	r2, [r3, #0]
				}
			}

			if(goingToGoalFlag == 0 && doingTaskFlag == 1 && Robot.RunningFlag == 0 && endEffFlag == 1){
 80047f4:	4b21      	ldr	r3, [pc, #132]	; (800487c <RobotstateManagement+0x274>)
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d128      	bne.n	800484e <RobotstateManagement+0x246>
 80047fc:	4b1b      	ldr	r3, [pc, #108]	; (800486c <RobotstateManagement+0x264>)
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	2b01      	cmp	r3, #1
 8004802:	d124      	bne.n	800484e <RobotstateManagement+0x246>
 8004804:	4b14      	ldr	r3, [pc, #80]	; (8004858 <RobotstateManagement+0x250>)
 8004806:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800480a:	2b00      	cmp	r3, #0
 800480c:	d11f      	bne.n	800484e <RobotstateManagement+0x246>
 800480e:	4b18      	ldr	r3, [pc, #96]	; (8004870 <RobotstateManagement+0x268>)
 8004810:	781b      	ldrb	r3, [r3, #0]
 8004812:	2b01      	cmp	r3, #1
 8004814:	d11b      	bne.n	800484e <RobotstateManagement+0x246>
				RobotState = EndEff;
 8004816:	4b0f      	ldr	r3, [pc, #60]	; (8004854 <RobotstateManagement+0x24c>)
 8004818:	2203      	movs	r2, #3
 800481a:	701a      	strb	r2, [r3, #0]
				I2CEndEffectorWriteFlag = 1;
 800481c:	4b1d      	ldr	r3, [pc, #116]	; (8004894 <RobotstateManagement+0x28c>)
 800481e:	2201      	movs	r2, #1
 8004820:	701a      	strb	r2, [r3, #0]
				I2CEndEffectorReadFlag =  1;
 8004822:	4b1d      	ldr	r3, [pc, #116]	; (8004898 <RobotstateManagement+0x290>)
 8004824:	2201      	movs	r2, #1
 8004826:	701a      	strb	r2, [r3, #0]
				EndEffState = CheckBeforRun;
 8004828:	4b1c      	ldr	r3, [pc, #112]	; (800489c <RobotstateManagement+0x294>)
 800482a:	2201      	movs	r2, #1
 800482c:	701a      	strb	r2, [r3, #0]
			}
			break;
 800482e:	e00e      	b.n	800484e <RobotstateManagement+0x246>
		case EndEff:
			break;
		case Emergency:
			Robot.MotorIsOn = 0;
 8004830:	4b09      	ldr	r3, [pc, #36]	; (8004858 <RobotstateManagement+0x250>)
 8004832:	2200      	movs	r2, #0
 8004834:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			PIDAController_Init(&PidVelo);
 8004838:	4819      	ldr	r0, [pc, #100]	; (80048a0 <RobotstateManagement+0x298>)
 800483a:	f7fc fd99 	bl	8001370 <PIDAController_Init>
			PIDAController_Init(&PidPos);
 800483e:	4819      	ldr	r0, [pc, #100]	; (80048a4 <RobotstateManagement+0x29c>)
 8004840:	f7fc fd96 	bl	8001370 <PIDAController_Init>
			// Luv u pls pass
			break;
 8004844:	e004      	b.n	8004850 <RobotstateManagement+0x248>
			break;
 8004846:	bf00      	nop
 8004848:	e002      	b.n	8004850 <RobotstateManagement+0x248>
			break;
 800484a:	bf00      	nop
 800484c:	e000      	b.n	8004850 <RobotstateManagement+0x248>
			break;
 800484e:	bf00      	nop
	}
}
 8004850:	bf00      	nop
 8004852:	bd80      	pop	{r7, pc}
 8004854:	20000699 	.word	0x20000699
 8004858:	20000664 	.word	0x20000664
 800485c:	424c0000 	.word	0x424c0000
 8004860:	43b40000 	.word	0x43b40000
 8004864:	20000698 	.word	0x20000698
 8004868:	200006f7 	.word	0x200006f7
 800486c:	200006f4 	.word	0x200006f4
 8004870:	200006f2 	.word	0x200006f2
 8004874:	40020400 	.word	0x40020400
 8004878:	200006f1 	.word	0x200006f1
 800487c:	200006f5 	.word	0x200006f5
 8004880:	200006dc 	.word	0x200006dc
 8004884:	200007fc 	.word	0x200007fc
 8004888:	200006f0 	.word	0x200006f0
 800488c:	200006e0 	.word	0x200006e0
 8004890:	20000004 	.word	0x20000004
 8004894:	20000909 	.word	0x20000909
 8004898:	20000908 	.word	0x20000908
 800489c:	20000000 	.word	0x20000000
 80048a0:	20000790 	.word	0x20000790
 80048a4:	200007c4 	.word	0x200007c4

080048a8 <EndEffstateManagement>:

void EndEffstateManagement()
{
 80048a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048ac:	b086      	sub	sp, #24
 80048ae:	af00      	add	r7, sp, #0
	switch (EndEffState)
 80048b0:	4ba6      	ldr	r3, [pc, #664]	; (8004b4c <EndEffstateManagement+0x2a4>)
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	2b04      	cmp	r3, #4
 80048b6:	f200 8144 	bhi.w	8004b42 <EndEffstateManagement+0x29a>
 80048ba:	a201      	add	r2, pc, #4	; (adr r2, 80048c0 <EndEffstateManagement+0x18>)
 80048bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c0:	080048d5 	.word	0x080048d5
 80048c4:	080048dd 	.word	0x080048dd
 80048c8:	08004997 	.word	0x08004997
 80048cc:	08004a15 	.word	0x08004a15
 80048d0:	08004a3d 	.word	0x08004a3d
	{
		case idle:
			// Do not thing wait for command
			EndEffStatus = AwaitCommand;
 80048d4:	4b9e      	ldr	r3, [pc, #632]	; (8004b50 <EndEffstateManagement+0x2a8>)
 80048d6:	2203      	movs	r2, #3
 80048d8:	701a      	strb	r2, [r3, #0]
//			I2CEndEffectorWriteFlag = 1;
			break;
 80048da:	e132      	b.n	8004b42 <EndEffstateManagement+0x29a>
		case CheckBeforRun:
			// Set up Read
			I2CTxDataBuffer[0] = 0x23;
 80048dc:	4b9d      	ldr	r3, [pc, #628]	; (8004b54 <EndEffstateManagement+0x2ac>)
 80048de:	2223      	movs	r2, #35	; 0x23
 80048e0:	701a      	strb	r2, [r3, #0]
			I2CWriteFcn(I2CTxDataBuffer);
 80048e2:	489c      	ldr	r0, [pc, #624]	; (8004b54 <EndEffstateManagement+0x2ac>)
 80048e4:	f000 f956 	bl	8004b94 <I2CWriteFcn>
			check[0]++;
 80048e8:	4b9b      	ldr	r3, [pc, #620]	; (8004b58 <EndEffstateManagement+0x2b0>)
 80048ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ee:	1c51      	adds	r1, r2, #1
 80048f0:	6139      	str	r1, [r7, #16]
 80048f2:	f143 0300 	adc.w	r3, r3, #0
 80048f6:	617b      	str	r3, [r7, #20]
 80048f8:	4b97      	ldr	r3, [pc, #604]	; (8004b58 <EndEffstateManagement+0x2b0>)
 80048fa:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80048fe:	e9c3 1200 	strd	r1, r2, [r3]
			if(hi2c1.State == HAL_I2C_STATE_READY)
 8004902:	4b96      	ldr	r3, [pc, #600]	; (8004b5c <EndEffstateManagement+0x2b4>)
 8004904:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b20      	cmp	r3, #32
 800490c:	f040 8112 	bne.w	8004b34 <EndEffstateManagement+0x28c>
			{
				I2CReadFcn(I2CRxDataBuffer);
 8004910:	4893      	ldr	r0, [pc, #588]	; (8004b60 <EndEffstateManagement+0x2b8>)
 8004912:	f000 f965 	bl	8004be0 <I2CReadFcn>
				check[1]++;
 8004916:	4b90      	ldr	r3, [pc, #576]	; (8004b58 <EndEffstateManagement+0x2b0>)
 8004918:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800491c:	1c51      	adds	r1, r2, #1
 800491e:	60b9      	str	r1, [r7, #8]
 8004920:	f143 0300 	adc.w	r3, r3, #0
 8004924:	60fb      	str	r3, [r7, #12]
 8004926:	4b8c      	ldr	r3, [pc, #560]	; (8004b58 <EndEffstateManagement+0x2b0>)
 8004928:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800492c:	e9c3 1202 	strd	r1, r2, [r3, #8]
				if(hi2c1.State == HAL_I2C_STATE_READY)
 8004930:	4b8a      	ldr	r3, [pc, #552]	; (8004b5c <EndEffstateManagement+0x2b4>)
 8004932:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004936:	b2db      	uxtb	r3, r3
 8004938:	2b20      	cmp	r3, #32
 800493a:	f040 80fb 	bne.w	8004b34 <EndEffstateManagement+0x28c>
				{
					if(I2CRxDataBuffer[0] == 0x78)
 800493e:	4b88      	ldr	r3, [pc, #544]	; (8004b60 <EndEffstateManagement+0x2b8>)
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	2b78      	cmp	r3, #120	; 0x78
 8004944:	d119      	bne.n	800497a <EndEffstateManagement+0xd2>
					{
						check[2]++;
 8004946:	4b84      	ldr	r3, [pc, #528]	; (8004b58 <EndEffstateManagement+0x2b0>)
 8004948:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800494c:	1c51      	adds	r1, r2, #1
 800494e:	6039      	str	r1, [r7, #0]
 8004950:	f143 0300 	adc.w	r3, r3, #0
 8004954:	607b      	str	r3, [r7, #4]
 8004956:	4b80      	ldr	r3, [pc, #512]	; (8004b58 <EndEffstateManagement+0x2b0>)
 8004958:	e9d7 1200 	ldrd	r1, r2, [r7]
 800495c:	e9c3 1204 	strd	r1, r2, [r3, #16]
						EndEffState = OpenLaser;
 8004960:	4b7a      	ldr	r3, [pc, #488]	; (8004b4c <EndEffstateManagement+0x2a4>)
 8004962:	2202      	movs	r2, #2
 8004964:	701a      	strb	r2, [r3, #0]
						openLaserWriteFlag = 1;
 8004966:	4b7f      	ldr	r3, [pc, #508]	; (8004b64 <EndEffstateManagement+0x2bc>)
 8004968:	2201      	movs	r2, #1
 800496a:	701a      	strb	r2, [r3, #0]
						I2CEndEffectorWriteFlag = 1;
 800496c:	4b7e      	ldr	r3, [pc, #504]	; (8004b68 <EndEffstateManagement+0x2c0>)
 800496e:	2201      	movs	r2, #1
 8004970:	701a      	strb	r2, [r3, #0]
						I2CEndEffectorReadFlag =  0;
 8004972:	4b7e      	ldr	r3, [pc, #504]	; (8004b6c <EndEffstateManagement+0x2c4>)
 8004974:	2200      	movs	r2, #0
 8004976:	701a      	strb	r2, [r3, #0]
						EndEffState = idle;
					}
				}
			}

		break;
 8004978:	e0dc      	b.n	8004b34 <EndEffstateManagement+0x28c>
						check[3]++;
 800497a:	4b77      	ldr	r3, [pc, #476]	; (8004b58 <EndEffstateManagement+0x2b0>)
 800497c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004980:	f112 0a01 	adds.w	sl, r2, #1
 8004984:	f143 0b00 	adc.w	fp, r3, #0
 8004988:	4b73      	ldr	r3, [pc, #460]	; (8004b58 <EndEffstateManagement+0x2b0>)
 800498a:	e9c3 ab06 	strd	sl, fp, [r3, #24]
						EndEffState = idle;
 800498e:	4b6f      	ldr	r3, [pc, #444]	; (8004b4c <EndEffstateManagement+0x2a4>)
 8004990:	2200      	movs	r2, #0
 8004992:	701a      	strb	r2, [r3, #0]
		break;
 8004994:	e0ce      	b.n	8004b34 <EndEffstateManagement+0x28c>
		case OpenLaser:
			// Open Laser
			if(openLaserWriteFlag == 1){
 8004996:	4b73      	ldr	r3, [pc, #460]	; (8004b64 <EndEffstateManagement+0x2bc>)
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d11d      	bne.n	80049da <EndEffstateManagement+0x132>
				check[4]++;
 800499e:	4b6e      	ldr	r3, [pc, #440]	; (8004b58 <EndEffstateManagement+0x2b0>)
 80049a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80049a4:	1c50      	adds	r0, r2, #1
 80049a6:	f143 0100 	adc.w	r1, r3, #0
 80049aa:	4b6b      	ldr	r3, [pc, #428]	; (8004b58 <EndEffstateManagement+0x2b0>)
 80049ac:	e9c3 0108 	strd	r0, r1, [r3, #32]
				I2CTxDataBuffer[0] = 0x45;
 80049b0:	4b68      	ldr	r3, [pc, #416]	; (8004b54 <EndEffstateManagement+0x2ac>)
 80049b2:	2245      	movs	r2, #69	; 0x45
 80049b4:	701a      	strb	r2, [r3, #0]
				I2CWriteFcn(I2CTxDataBuffer);
 80049b6:	4867      	ldr	r0, [pc, #412]	; (8004b54 <EndEffstateManagement+0x2ac>)
 80049b8:	f000 f8ec 	bl	8004b94 <I2CWriteFcn>
				openLaserWriteFlag = 0;
 80049bc:	4b69      	ldr	r3, [pc, #420]	; (8004b64 <EndEffstateManagement+0x2bc>)
 80049be:	2200      	movs	r2, #0
 80049c0:	701a      	strb	r2, [r3, #0]
				endEffLoopTime = Micros();
 80049c2:	f000 fb2b 	bl	800501c <Micros>
 80049c6:	4602      	mov	r2, r0
 80049c8:	460b      	mov	r3, r1
 80049ca:	4969      	ldr	r1, [pc, #420]	; (8004b70 <EndEffstateManagement+0x2c8>)
 80049cc:	e9c1 2300 	strd	r2, r3, [r1]
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 80049d0:	2201      	movs	r2, #1
 80049d2:	2110      	movs	r1, #16
 80049d4:	4867      	ldr	r0, [pc, #412]	; (8004b74 <EndEffstateManagement+0x2cc>)
 80049d6:	f001 fd55 	bl	8006484 <HAL_GPIO_WritePin>
			}
			if(hi2c1.State == HAL_I2C_STATE_READY && Micros() - endEffLoopTime > 50000)
 80049da:	4b60      	ldr	r3, [pc, #384]	; (8004b5c <EndEffstateManagement+0x2b4>)
 80049dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	2b20      	cmp	r3, #32
 80049e4:	f040 80a8 	bne.w	8004b38 <EndEffstateManagement+0x290>
 80049e8:	f000 fb18 	bl	800501c <Micros>
 80049ec:	4b60      	ldr	r3, [pc, #384]	; (8004b70 <EndEffstateManagement+0x2c8>)
 80049ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f2:	1a84      	subs	r4, r0, r2
 80049f4:	eb61 0503 	sbc.w	r5, r1, r3
 80049f8:	f24c 3351 	movw	r3, #50001	; 0xc351
 80049fc:	429c      	cmp	r4, r3
 80049fe:	f175 0300 	sbcs.w	r3, r5, #0
 8004a02:	f0c0 8099 	bcc.w	8004b38 <EndEffstateManagement+0x290>
			{
				EndEffState = SetupReadStatus;
 8004a06:	4b51      	ldr	r3, [pc, #324]	; (8004b4c <EndEffstateManagement+0x2a4>)
 8004a08:	2203      	movs	r2, #3
 8004a0a:	701a      	strb	r2, [r3, #0]
				I2CEndEffectorWriteFlag = 1;
 8004a0c:	4b56      	ldr	r3, [pc, #344]	; (8004b68 <EndEffstateManagement+0x2c0>)
 8004a0e:	2201      	movs	r2, #1
 8004a10:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004a12:	e091      	b.n	8004b38 <EndEffstateManagement+0x290>
		case SetupReadStatus:
			// Set up Read
			I2CTxDataBuffer[0] = 0x23;
 8004a14:	4b4f      	ldr	r3, [pc, #316]	; (8004b54 <EndEffstateManagement+0x2ac>)
 8004a16:	2223      	movs	r2, #35	; 0x23
 8004a18:	701a      	strb	r2, [r3, #0]
			I2CWriteFcn(I2CTxDataBuffer);
 8004a1a:	484e      	ldr	r0, [pc, #312]	; (8004b54 <EndEffstateManagement+0x2ac>)
 8004a1c:	f000 f8ba 	bl	8004b94 <I2CWriteFcn>
			if(hi2c1.State == HAL_I2C_STATE_READY)
 8004a20:	4b4e      	ldr	r3, [pc, #312]	; (8004b5c <EndEffstateManagement+0x2b4>)
 8004a22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	2b20      	cmp	r3, #32
 8004a2a:	f040 8087 	bne.w	8004b3c <EndEffstateManagement+0x294>
			{
				EndEffState = ReadStatus;
 8004a2e:	4b47      	ldr	r3, [pc, #284]	; (8004b4c <EndEffstateManagement+0x2a4>)
 8004a30:	2204      	movs	r2, #4
 8004a32:	701a      	strb	r2, [r3, #0]
				I2CEndEffectorReadFlag =  1;
 8004a34:	4b4d      	ldr	r3, [pc, #308]	; (8004b6c <EndEffstateManagement+0x2c4>)
 8004a36:	2201      	movs	r2, #1
 8004a38:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004a3a:	e07f      	b.n	8004b3c <EndEffstateManagement+0x294>
		case ReadStatus:
			I2CReadFcn(I2CRxDataBuffer);
 8004a3c:	4848      	ldr	r0, [pc, #288]	; (8004b60 <EndEffstateManagement+0x2b8>)
 8004a3e:	f000 f8cf 	bl	8004be0 <I2CReadFcn>
			if(hi2c1.State == HAL_I2C_STATE_READY)
 8004a42:	4b46      	ldr	r3, [pc, #280]	; (8004b5c <EndEffstateManagement+0x2b4>)
 8004a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b20      	cmp	r3, #32
 8004a4c:	d178      	bne.n	8004b40 <EndEffstateManagement+0x298>
			{
				I2CEndEffectorReadFlag =  1;
 8004a4e:	4b47      	ldr	r3, [pc, #284]	; (8004b6c <EndEffstateManagement+0x2c4>)
 8004a50:	2201      	movs	r2, #1
 8004a52:	701a      	strb	r2, [r3, #0]
				if(I2CRxDataBuffer[0] == 0x78)
 8004a54:	4b42      	ldr	r3, [pc, #264]	; (8004b60 <EndEffstateManagement+0x2b8>)
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	2b78      	cmp	r3, #120	; 0x78
 8004a5a:	d141      	bne.n	8004ae0 <EndEffstateManagement+0x238>
				{
					check[5]++;
 8004a5c:	4b3e      	ldr	r3, [pc, #248]	; (8004b58 <EndEffstateManagement+0x2b0>)
 8004a5e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8004a62:	f112 0801 	adds.w	r8, r2, #1
 8004a66:	f143 0900 	adc.w	r9, r3, #0
 8004a6a:	4b3b      	ldr	r3, [pc, #236]	; (8004b58 <EndEffstateManagement+0x2b0>)
 8004a6c:	e9c3 890a 	strd	r8, r9, [r3, #40]	; 0x28
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8004a70:	2200      	movs	r2, #0
 8004a72:	2110      	movs	r1, #16
 8004a74:	483f      	ldr	r0, [pc, #252]	; (8004b74 <EndEffstateManagement+0x2cc>)
 8004a76:	f001 fd05 	bl	8006484 <HAL_GPIO_WritePin>
					EndEffState = idle;
 8004a7a:	4b34      	ldr	r3, [pc, #208]	; (8004b4c <EndEffstateManagement+0x2a4>)
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	701a      	strb	r2, [r3, #0]
					EndEffStatus = AwaitCommand;
 8004a80:	4b33      	ldr	r3, [pc, #204]	; (8004b50 <EndEffstateManagement+0x2a8>)
 8004a82:	2203      	movs	r2, #3
 8004a84:	701a      	strb	r2, [r3, #0]
					endEffFlag = 0;
 8004a86:	4b3c      	ldr	r3, [pc, #240]	; (8004b78 <EndEffstateManagement+0x2d0>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	701a      	strb	r2, [r3, #0]
					if(RobotState != Emergency){
 8004a8c:	4b3b      	ldr	r3, [pc, #236]	; (8004b7c <EndEffstateManagement+0x2d4>)
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	2b04      	cmp	r3, #4
 8004a92:	d002      	beq.n	8004a9a <EndEffstateManagement+0x1f2>
						RobotState = NormalOperation;
 8004a94:	4b39      	ldr	r3, [pc, #228]	; (8004b7c <EndEffstateManagement+0x2d4>)
 8004a96:	2202      	movs	r2, #2
 8004a98:	701a      	strb	r2, [r3, #0]
					}
					if(doingTaskFlag == 1){
 8004a9a:	4b39      	ldr	r3, [pc, #228]	; (8004b80 <EndEffstateManagement+0x2d8>)
 8004a9c:	781b      	ldrb	r3, [r3, #0]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d14e      	bne.n	8004b40 <EndEffstateManagement+0x298>
						goalIDX++;
 8004aa2:	4b38      	ldr	r3, [pc, #224]	; (8004b84 <EndEffstateManagement+0x2dc>)
 8004aa4:	f993 3000 	ldrsb.w	r3, [r3]
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	3301      	adds	r3, #1
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	b25a      	sxtb	r2, r3
 8004ab0:	4b34      	ldr	r3, [pc, #208]	; (8004b84 <EndEffstateManagement+0x2dc>)
 8004ab2:	701a      	strb	r2, [r3, #0]
						if(goalIDX > goalAmount-1){
 8004ab4:	4b34      	ldr	r3, [pc, #208]	; (8004b88 <EndEffstateManagement+0x2e0>)
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	461a      	mov	r2, r3
 8004aba:	4b32      	ldr	r3, [pc, #200]	; (8004b84 <EndEffstateManagement+0x2dc>)
 8004abc:	f993 3000 	ldrsb.w	r3, [r3]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	dc09      	bgt.n	8004ad8 <EndEffstateManagement+0x230>
							goalIDX = 0;
 8004ac4:	4b2f      	ldr	r3, [pc, #188]	; (8004b84 <EndEffstateManagement+0x2dc>)
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	701a      	strb	r2, [r3, #0]
							goalFlag = 0;
 8004aca:	4b30      	ldr	r3, [pc, #192]	; (8004b8c <EndEffstateManagement+0x2e4>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	701a      	strb	r2, [r3, #0]
							doingTaskFlag = 0;
 8004ad0:	4b2b      	ldr	r3, [pc, #172]	; (8004b80 <EndEffstateManagement+0x2d8>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	701a      	strb	r2, [r3, #0]
					EndEffStatus = Closing;
					EndEffState = SetupReadStatus;
					I2CEndEffectorWriteFlag = 1;
				}
			}
			break;
 8004ad6:	e033      	b.n	8004b40 <EndEffstateManagement+0x298>
							notContinueFlag = 1;
 8004ad8:	4b2d      	ldr	r3, [pc, #180]	; (8004b90 <EndEffstateManagement+0x2e8>)
 8004ada:	2201      	movs	r2, #1
 8004adc:	701a      	strb	r2, [r3, #0]
			break;
 8004ade:	e02f      	b.n	8004b40 <EndEffstateManagement+0x298>
				else if(I2CRxDataBuffer[0] == 0x12)
 8004ae0:	4b1f      	ldr	r3, [pc, #124]	; (8004b60 <EndEffstateManagement+0x2b8>)
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	2b12      	cmp	r3, #18
 8004ae6:	d109      	bne.n	8004afc <EndEffstateManagement+0x254>
					EndEffStatus = Opening;
 8004ae8:	4b19      	ldr	r3, [pc, #100]	; (8004b50 <EndEffstateManagement+0x2a8>)
 8004aea:	2200      	movs	r2, #0
 8004aec:	701a      	strb	r2, [r3, #0]
					EndEffState = SetupReadStatus;
 8004aee:	4b17      	ldr	r3, [pc, #92]	; (8004b4c <EndEffstateManagement+0x2a4>)
 8004af0:	2203      	movs	r2, #3
 8004af2:	701a      	strb	r2, [r3, #0]
					I2CEndEffectorWriteFlag = 1;
 8004af4:	4b1c      	ldr	r3, [pc, #112]	; (8004b68 <EndEffstateManagement+0x2c0>)
 8004af6:	2201      	movs	r2, #1
 8004af8:	701a      	strb	r2, [r3, #0]
			break;
 8004afa:	e021      	b.n	8004b40 <EndEffstateManagement+0x298>
				else if(I2CRxDataBuffer[0] == 0x34)
 8004afc:	4b18      	ldr	r3, [pc, #96]	; (8004b60 <EndEffstateManagement+0x2b8>)
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	2b34      	cmp	r3, #52	; 0x34
 8004b02:	d109      	bne.n	8004b18 <EndEffstateManagement+0x270>
					EndEffStatus = Working;
 8004b04:	4b12      	ldr	r3, [pc, #72]	; (8004b50 <EndEffstateManagement+0x2a8>)
 8004b06:	2202      	movs	r2, #2
 8004b08:	701a      	strb	r2, [r3, #0]
					EndEffState = SetupReadStatus;
 8004b0a:	4b10      	ldr	r3, [pc, #64]	; (8004b4c <EndEffstateManagement+0x2a4>)
 8004b0c:	2203      	movs	r2, #3
 8004b0e:	701a      	strb	r2, [r3, #0]
					I2CEndEffectorWriteFlag = 1;
 8004b10:	4b15      	ldr	r3, [pc, #84]	; (8004b68 <EndEffstateManagement+0x2c0>)
 8004b12:	2201      	movs	r2, #1
 8004b14:	701a      	strb	r2, [r3, #0]
			break;
 8004b16:	e013      	b.n	8004b40 <EndEffstateManagement+0x298>
				else if(I2CRxDataBuffer[0] == 0x56)
 8004b18:	4b11      	ldr	r3, [pc, #68]	; (8004b60 <EndEffstateManagement+0x2b8>)
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	2b56      	cmp	r3, #86	; 0x56
 8004b1e:	d10f      	bne.n	8004b40 <EndEffstateManagement+0x298>
					EndEffStatus = Closing;
 8004b20:	4b0b      	ldr	r3, [pc, #44]	; (8004b50 <EndEffstateManagement+0x2a8>)
 8004b22:	2201      	movs	r2, #1
 8004b24:	701a      	strb	r2, [r3, #0]
					EndEffState = SetupReadStatus;
 8004b26:	4b09      	ldr	r3, [pc, #36]	; (8004b4c <EndEffstateManagement+0x2a4>)
 8004b28:	2203      	movs	r2, #3
 8004b2a:	701a      	strb	r2, [r3, #0]
					I2CEndEffectorWriteFlag = 1;
 8004b2c:	4b0e      	ldr	r3, [pc, #56]	; (8004b68 <EndEffstateManagement+0x2c0>)
 8004b2e:	2201      	movs	r2, #1
 8004b30:	701a      	strb	r2, [r3, #0]
			break;
 8004b32:	e005      	b.n	8004b40 <EndEffstateManagement+0x298>
		break;
 8004b34:	bf00      	nop
 8004b36:	e004      	b.n	8004b42 <EndEffstateManagement+0x29a>
			break;
 8004b38:	bf00      	nop
 8004b3a:	e002      	b.n	8004b42 <EndEffstateManagement+0x29a>
			break;
 8004b3c:	bf00      	nop
 8004b3e:	e000      	b.n	8004b42 <EndEffstateManagement+0x29a>
			break;
 8004b40:	bf00      	nop
	}
}
 8004b42:	bf00      	nop
 8004b44:	3718      	adds	r7, #24
 8004b46:	46bd      	mov	sp, r7
 8004b48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b4c:	20000000 	.word	0x20000000
 8004b50:	20000001 	.word	0x20000001
 8004b54:	20000910 	.word	0x20000910
 8004b58:	20000720 	.word	0x20000720
 8004b5c:	200003ec 	.word	0x200003ec
 8004b60:	2000090c 	.word	0x2000090c
 8004b64:	200006f6 	.word	0x200006f6
 8004b68:	20000909 	.word	0x20000909
 8004b6c:	20000908 	.word	0x20000908
 8004b70:	200008f8 	.word	0x200008f8
 8004b74:	40020400 	.word	0x40020400
 8004b78:	200006f2 	.word	0x200006f2
 8004b7c:	20000699 	.word	0x20000699
 8004b80:	200006f4 	.word	0x200006f4
 8004b84:	200006f0 	.word	0x200006f0
 8004b88:	200006ef 	.word	0x200006ef
 8004b8c:	200006f1 	.word	0x200006f1
 8004b90:	200006f7 	.word	0x200006f7

08004b94 <I2CWriteFcn>:

void I2CWriteFcn(uint8_t *Wdata) {
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
	if (I2CEndEffectorWriteFlag == 1  && hi2c1.State == HAL_I2C_STATE_READY) {
 8004b9c:	4b0d      	ldr	r3, [pc, #52]	; (8004bd4 <I2CWriteFcn+0x40>)
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d112      	bne.n	8004bca <I2CWriteFcn+0x36>
 8004ba4:	4b0c      	ldr	r3, [pc, #48]	; (8004bd8 <I2CWriteFcn+0x44>)
 8004ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b20      	cmp	r3, #32
 8004bae:	d10c      	bne.n	8004bca <I2CWriteFcn+0x36>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	781a      	ldrb	r2, [r3, #0]
		static uint8_t data[EndEffRxBuf_SIZE];
		memcpy ((uint8_t *)data, (uint8_t *)Wdata, EndEffRxBuf_SIZE);
 8004bb4:	4b09      	ldr	r3, [pc, #36]	; (8004bdc <I2CWriteFcn+0x48>)
 8004bb6:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Master_Transmit_IT(&hi2c1, Endeff_ADDR, data, I2CTxDataLen);
 8004bb8:	2301      	movs	r3, #1
 8004bba:	4a08      	ldr	r2, [pc, #32]	; (8004bdc <I2CWriteFcn+0x48>)
 8004bbc:	2146      	movs	r1, #70	; 0x46
 8004bbe:	4806      	ldr	r0, [pc, #24]	; (8004bd8 <I2CWriteFcn+0x44>)
 8004bc0:	f001 fdf0 	bl	80067a4 <HAL_I2C_Master_Transmit_IT>
		I2CEndEffectorWriteFlag = 0;
 8004bc4:	4b03      	ldr	r3, [pc, #12]	; (8004bd4 <I2CWriteFcn+0x40>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	701a      	strb	r2, [r3, #0]
	}
}
 8004bca:	bf00      	nop
 8004bcc:	3708      	adds	r7, #8
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	20000909 	.word	0x20000909
 8004bd8:	200003ec 	.word	0x200003ec
 8004bdc:	20000924 	.word	0x20000924

08004be0 <I2CReadFcn>:
void I2CReadFcn(uint8_t *Rdata) {
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
	if (I2CEndEffectorReadFlag == 1 && hi2c1.State == HAL_I2C_STATE_READY) {
 8004be8:	4b0b      	ldr	r3, [pc, #44]	; (8004c18 <I2CReadFcn+0x38>)
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d10e      	bne.n	8004c0e <I2CReadFcn+0x2e>
 8004bf0:	4b0a      	ldr	r3, [pc, #40]	; (8004c1c <I2CReadFcn+0x3c>)
 8004bf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b20      	cmp	r3, #32
 8004bfa:	d108      	bne.n	8004c0e <I2CReadFcn+0x2e>
		HAL_I2C_Master_Receive_IT(&hi2c1, Endeff_ADDR, Rdata, I2CRxDataLen);
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	2146      	movs	r1, #70	; 0x46
 8004c02:	4806      	ldr	r0, [pc, #24]	; (8004c1c <I2CReadFcn+0x3c>)
 8004c04:	f001 fe74 	bl	80068f0 <HAL_I2C_Master_Receive_IT>
		I2CEndEffectorReadFlag =  0;
 8004c08:	4b03      	ldr	r3, [pc, #12]	; (8004c18 <I2CReadFcn+0x38>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	701a      	strb	r2, [r3, #0]
	}
}
 8004c0e:	bf00      	nop
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	20000908 	.word	0x20000908
 8004c1c:	200003ec 	.word	0x200003ec

08004c20 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004c20:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004c24:	b082      	sub	sp, #8
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	4603      	mov	r3, r0
 8004c2a:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 8004c2c:	88fb      	ldrh	r3, [r7, #6]
 8004c2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c32:	d103      	bne.n	8004c3c <HAL_GPIO_EXTI_Callback+0x1c>
	{
//		I2CEndEffectorWriteFlag = 1;
//		I2CEndEffectorReadFlag =  1;
//		EndEffState = CheckBeforRun;
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8004c34:	2108      	movs	r1, #8
 8004c36:	483e      	ldr	r0, [pc, #248]	; (8004d30 <HAL_GPIO_EXTI_Callback+0x110>)
 8004c38:	f001 fc3d 	bl	80064b6 <HAL_GPIO_TogglePin>
	}
	if(GPIO_Pin == GPIO_PIN_10)
 8004c3c:	88fb      	ldrh	r3, [r7, #6]
 8004c3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c42:	d13e      	bne.n	8004cc2 <HAL_GPIO_EXTI_Callback+0xa2>
	{
		// Proxi Sensor
		if(Robot.flagSethome == 1)
 8004c44:	4b3b      	ldr	r3, [pc, #236]	; (8004d34 <HAL_GPIO_EXTI_Callback+0x114>)
 8004c46:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d139      	bne.n	8004cc2 <HAL_GPIO_EXTI_Callback+0xa2>
		{
			homePoint[homeFF] = PositionDeg[0];
 8004c4e:	4b3a      	ldr	r3, [pc, #232]	; (8004d38 <HAL_GPIO_EXTI_Callback+0x118>)
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	4618      	mov	r0, r3
 8004c54:	4b39      	ldr	r3, [pc, #228]	; (8004d3c <HAL_GPIO_EXTI_Callback+0x11c>)
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	4939      	ldr	r1, [pc, #228]	; (8004d40 <HAL_GPIO_EXTI_Callback+0x120>)
 8004c5a:	0083      	lsls	r3, r0, #2
 8004c5c:	440b      	add	r3, r1
 8004c5e:	601a      	str	r2, [r3, #0]
			homeFF++;
 8004c60:	4b35      	ldr	r3, [pc, #212]	; (8004d38 <HAL_GPIO_EXTI_Callback+0x118>)
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	3301      	adds	r3, #1
 8004c66:	b2da      	uxtb	r2, r3
 8004c68:	4b33      	ldr	r3, [pc, #204]	; (8004d38 <HAL_GPIO_EXTI_Callback+0x118>)
 8004c6a:	701a      	strb	r2, [r3, #0]
			if(homeFF == 2)
 8004c6c:	4b32      	ldr	r3, [pc, #200]	; (8004d38 <HAL_GPIO_EXTI_Callback+0x118>)
 8004c6e:	781b      	ldrb	r3, [r3, #0]
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d126      	bne.n	8004cc2 <HAL_GPIO_EXTI_Callback+0xa2>
			{
				if(homePoint[1]-homePoint[0] > 180.0)
 8004c74:	4b32      	ldr	r3, [pc, #200]	; (8004d40 <HAL_GPIO_EXTI_Callback+0x120>)
 8004c76:	ed93 7a01 	vldr	s14, [r3, #4]
 8004c7a:	4b31      	ldr	r3, [pc, #196]	; (8004d40 <HAL_GPIO_EXTI_Callback+0x120>)
 8004c7c:	edd3 7a00 	vldr	s15, [r3]
 8004c80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004c84:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8004d44 <HAL_GPIO_EXTI_Callback+0x124>
 8004c88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c90:	dd04      	ble.n	8004c9c <HAL_GPIO_EXTI_Callback+0x7c>
				{
					Robot.HomePositon =  0;
 8004c92:	4b28      	ldr	r3, [pc, #160]	; (8004d34 <HAL_GPIO_EXTI_Callback+0x114>)
 8004c94:	f04f 0200 	mov.w	r2, #0
 8004c98:	615a      	str	r2, [r3, #20]
 8004c9a:	e00e      	b.n	8004cba <HAL_GPIO_EXTI_Callback+0x9a>
				}
				else
				{
					Robot.HomePositon = (homePoint[0]+homePoint[1])/2.0;
 8004c9c:	4b28      	ldr	r3, [pc, #160]	; (8004d40 <HAL_GPIO_EXTI_Callback+0x120>)
 8004c9e:	ed93 7a00 	vldr	s14, [r3]
 8004ca2:	4b27      	ldr	r3, [pc, #156]	; (8004d40 <HAL_GPIO_EXTI_Callback+0x120>)
 8004ca4:	edd3 7a01 	vldr	s15, [r3, #4]
 8004ca8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004cac:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004cb0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cb4:	4b1f      	ldr	r3, [pc, #124]	; (8004d34 <HAL_GPIO_EXTI_Callback+0x114>)
 8004cb6:	edc3 7a05 	vstr	s15, [r3, #20]
				}
				Robot.flagSethome = 2;
 8004cba:	4b1e      	ldr	r3, [pc, #120]	; (8004d34 <HAL_GPIO_EXTI_Callback+0x114>)
 8004cbc:	2202      	movs	r2, #2
 8004cbe:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
			}
		}
	}
	if(GPIO_Pin == GPIO_PIN_5)
 8004cc2:	88fb      	ldrh	r3, [r7, #6]
 8004cc4:	2b20      	cmp	r3, #32
 8004cc6:	d12e      	bne.n	8004d26 <HAL_GPIO_EXTI_Callback+0x106>
	{
		if(EmertimeoutFlag == 0)
 8004cc8:	4b1f      	ldr	r3, [pc, #124]	; (8004d48 <HAL_GPIO_EXTI_Callback+0x128>)
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d102      	bne.n	8004cd6 <HAL_GPIO_EXTI_Callback+0xb6>
		{
			EmertimeoutFlag = 1;
 8004cd0:	4b1d      	ldr	r3, [pc, #116]	; (8004d48 <HAL_GPIO_EXTI_Callback+0x128>)
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	701a      	strb	r2, [r3, #0]
		}

		if(Micros() - EmergencycalloutTime > 100000 && EmertimeoutFlag == 1)
 8004cd6:	f000 f9a1 	bl	800501c <Micros>
 8004cda:	4b1c      	ldr	r3, [pc, #112]	; (8004d4c <HAL_GPIO_EXTI_Callback+0x12c>)
 8004cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce0:	1a84      	subs	r4, r0, r2
 8004ce2:	eb61 0503 	sbc.w	r5, r1, r3
 8004ce6:	4b1a      	ldr	r3, [pc, #104]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x130>)
 8004ce8:	429c      	cmp	r4, r3
 8004cea:	f175 0300 	sbcs.w	r3, r5, #0
 8004cee:	d31a      	bcc.n	8004d26 <HAL_GPIO_EXTI_Callback+0x106>
 8004cf0:	4b15      	ldr	r3, [pc, #84]	; (8004d48 <HAL_GPIO_EXTI_Callback+0x128>)
 8004cf2:	781b      	ldrb	r3, [r3, #0]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d116      	bne.n	8004d26 <HAL_GPIO_EXTI_Callback+0x106>
		{
			check[6]++;
 8004cf8:	4b16      	ldr	r3, [pc, #88]	; (8004d54 <HAL_GPIO_EXTI_Callback+0x134>)
 8004cfa:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8004cfe:	f112 0801 	adds.w	r8, r2, #1
 8004d02:	f143 0900 	adc.w	r9, r3, #0
 8004d06:	4b13      	ldr	r3, [pc, #76]	; (8004d54 <HAL_GPIO_EXTI_Callback+0x134>)
 8004d08:	e9c3 890c 	strd	r8, r9, [r3, #48]	; 0x30
			EmergencycalloutTime = Micros();
 8004d0c:	f000 f986 	bl	800501c <Micros>
 8004d10:	4602      	mov	r2, r0
 8004d12:	460b      	mov	r3, r1
 8004d14:	490d      	ldr	r1, [pc, #52]	; (8004d4c <HAL_GPIO_EXTI_Callback+0x12c>)
 8004d16:	e9c1 2300 	strd	r2, r3, [r1]
			EmertimeoutFlag = 0;
 8004d1a:	4b0b      	ldr	r3, [pc, #44]	; (8004d48 <HAL_GPIO_EXTI_Callback+0x128>)
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	701a      	strb	r2, [r3, #0]
			//Docode
			HAL_TIM_Base_Start_IT(&htim5);
 8004d20:	480d      	ldr	r0, [pc, #52]	; (8004d58 <HAL_GPIO_EXTI_Callback+0x138>)
 8004d22:	f004 f857 	bl	8008dd4 <HAL_TIM_Base_Start_IT>
		}
	}
}
 8004d26:	bf00      	nop
 8004d28:	3708      	adds	r7, #8
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004d30:	40020400 	.word	0x40020400
 8004d34:	20000664 	.word	0x20000664
 8004d38:	2000068c 	.word	0x2000068c
 8004d3c:	20000780 	.word	0x20000780
 8004d40:	20000690 	.word	0x20000690
 8004d44:	43340000 	.word	0x43340000
 8004d48:	200008f0 	.word	0x200008f0
 8004d4c:	200008e8 	.word	0x200008e8
 8004d50:	000186a1 	.word	0x000186a1
 8004d54:	20000720 	.word	0x20000720
 8004d58:	200004d0 	.word	0x200004d0

08004d5c <RobotRunToPositon>:
void RobotRunToPositon(float Destination , float VeloInput)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b082      	sub	sp, #8
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	ed87 0a01 	vstr	s0, [r7, #4]
 8004d66:	edc7 0a00 	vstr	s1, [r7]
	Robot.GoalPositon = Destination;
 8004d6a:	4a16      	ldr	r2, [pc, #88]	; (8004dc4 <RobotRunToPositon+0x68>)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	60d3      	str	r3, [r2, #12]
	Robot.QVMax = VeloInput;
 8004d70:	4a14      	ldr	r2, [pc, #80]	; (8004dc4 <RobotRunToPositon+0x68>)
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	6213      	str	r3, [r2, #32]
	CoefficientAndTimeCalculation(&traject,Robot.Position,Robot.GoalPositon,Robot.QVMax);
 8004d76:	4b13      	ldr	r3, [pc, #76]	; (8004dc4 <RobotRunToPositon+0x68>)
 8004d78:	edd3 7a00 	vldr	s15, [r3]
 8004d7c:	4b11      	ldr	r3, [pc, #68]	; (8004dc4 <RobotRunToPositon+0x68>)
 8004d7e:	ed93 7a03 	vldr	s14, [r3, #12]
 8004d82:	4b10      	ldr	r3, [pc, #64]	; (8004dc4 <RobotRunToPositon+0x68>)
 8004d84:	edd3 6a08 	vldr	s13, [r3, #32]
 8004d88:	eeb0 1a66 	vmov.f32	s2, s13
 8004d8c:	eef0 0a47 	vmov.f32	s1, s14
 8004d90:	eeb0 0a67 	vmov.f32	s0, s15
 8004d94:	480c      	ldr	r0, [pc, #48]	; (8004dc8 <RobotRunToPositon+0x6c>)
 8004d96:	f7fc fd33 	bl	8001800 <CoefficientAndTimeCalculation>
	// Start Trajectory Evaluator
	Robot.MotorIsOn = 1;
 8004d9a:	4b0a      	ldr	r3, [pc, #40]	; (8004dc4 <RobotRunToPositon+0x68>)
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	Robot.flagStartTime = 1;
 8004da2:	4b08      	ldr	r3, [pc, #32]	; (8004dc4 <RobotRunToPositon+0x68>)
 8004da4:	2201      	movs	r2, #1
 8004da6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	Robot.RunningFlag = 1;
 8004daa:	4b06      	ldr	r3, [pc, #24]	; (8004dc4 <RobotRunToPositon+0x68>)
 8004dac:	2201      	movs	r2, #1
 8004dae:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8004db2:	2201      	movs	r2, #1
 8004db4:	2108      	movs	r1, #8
 8004db6:	4805      	ldr	r0, [pc, #20]	; (8004dcc <RobotRunToPositon+0x70>)
 8004db8:	f001 fb64 	bl	8006484 <HAL_GPIO_WritePin>
}
 8004dbc:	bf00      	nop
 8004dbe:	3708      	adds	r7, #8
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	20000664 	.word	0x20000664
 8004dc8:	200007fc 	.word	0x200007fc
 8004dcc:	40020400 	.word	0x40020400

08004dd0 <RobotResetAll>:

void RobotResetAll()
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
	// Reset Encoder
	TIM_ResetCounter(TIM2);
 8004dd4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004dd8:	f000 f866 	bl	8004ea8 <TIM_ResetCounter>
	EncoderRawData[0] = 0;
 8004ddc:	4b23      	ldr	r3, [pc, #140]	; (8004e6c <RobotResetAll+0x9c>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	601a      	str	r2, [r3, #0]
	EncoderRawData[1] = 0;
 8004de2:	4b22      	ldr	r3, [pc, #136]	; (8004e6c <RobotResetAll+0x9c>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	605a      	str	r2, [r3, #4]
	WrappingStep = 0;
 8004de8:	4b21      	ldr	r3, [pc, #132]	; (8004e70 <RobotResetAll+0xa0>)
 8004dea:	2200      	movs	r2, #0
 8004dec:	601a      	str	r2, [r3, #0]
	// Reset Trajectory
	CoefficientAndTimeCalculation(&traject,0.0,0.0,60);
 8004dee:	ed9f 1a21 	vldr	s2, [pc, #132]	; 8004e74 <RobotResetAll+0xa4>
 8004df2:	eddf 0a21 	vldr	s1, [pc, #132]	; 8004e78 <RobotResetAll+0xa8>
 8004df6:	ed9f 0a20 	vldr	s0, [pc, #128]	; 8004e78 <RobotResetAll+0xa8>
 8004dfa:	4820      	ldr	r0, [pc, #128]	; (8004e7c <RobotResetAll+0xac>)
 8004dfc:	f7fc fd00 	bl	8001800 <CoefficientAndTimeCalculation>
	Robot.flagStartTime = 1;
 8004e00:	4b1f      	ldr	r3, [pc, #124]	; (8004e80 <RobotResetAll+0xb0>)
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	StartTime = 0;
 8004e08:	491e      	ldr	r1, [pc, #120]	; (8004e84 <RobotResetAll+0xb4>)
 8004e0a:	f04f 0200 	mov.w	r2, #0
 8004e0e:	f04f 0300 	mov.w	r3, #0
 8004e12:	e9c1 2300 	strd	r2, r3, [r1]
	CurrentTime = 0;
 8004e16:	491c      	ldr	r1, [pc, #112]	; (8004e88 <RobotResetAll+0xb8>)
 8004e18:	f04f 0200 	mov.w	r2, #0
 8004e1c:	f04f 0300 	mov.w	r3, #0
 8004e20:	e9c1 2300 	strd	r2, r3, [r1]
	// Reset Position
	PositionDeg[0] = 0;
 8004e24:	4b19      	ldr	r3, [pc, #100]	; (8004e8c <RobotResetAll+0xbc>)
 8004e26:	f04f 0200 	mov.w	r2, #0
 8004e2a:	601a      	str	r2, [r3, #0]
	PositionDeg[1] = 0;
 8004e2c:	4b17      	ldr	r3, [pc, #92]	; (8004e8c <RobotResetAll+0xbc>)
 8004e2e:	f04f 0200 	mov.w	r2, #0
 8004e32:	605a      	str	r2, [r3, #4]
	KalmanMatrixReset(&KalmanVar, Pvar);
 8004e34:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8004e90 <RobotResetAll+0xc0>
 8004e38:	4816      	ldr	r0, [pc, #88]	; (8004e94 <RobotResetAll+0xc4>)
 8004e3a:	f7fc f8f1 	bl	8001020 <KalmanMatrixReset>
	Robotinit(&Robot);
 8004e3e:	4810      	ldr	r0, [pc, #64]	; (8004e80 <RobotResetAll+0xb0>)
 8004e40:	f7fc fc82 	bl	8001748 <Robotinit>
	// Reset Pid
	PIDAController_Init(&PidVelo);
 8004e44:	4814      	ldr	r0, [pc, #80]	; (8004e98 <RobotResetAll+0xc8>)
 8004e46:	f7fc fa93 	bl	8001370 <PIDAController_Init>
	PIDAController_Init(&PidPos);
 8004e4a:	4814      	ldr	r0, [pc, #80]	; (8004e9c <RobotResetAll+0xcc>)
 8004e4c:	f7fc fa90 	bl	8001370 <PIDAController_Init>
	// Reset Home Buffer
	homePoint[0] = 0;
 8004e50:	4b13      	ldr	r3, [pc, #76]	; (8004ea0 <RobotResetAll+0xd0>)
 8004e52:	f04f 0200 	mov.w	r2, #0
 8004e56:	601a      	str	r2, [r3, #0]
	homePoint[1] = 0;
 8004e58:	4b11      	ldr	r3, [pc, #68]	; (8004ea0 <RobotResetAll+0xd0>)
 8004e5a:	f04f 0200 	mov.w	r2, #0
 8004e5e:	605a      	str	r2, [r3, #4]
	homeFF = 0;
 8004e60:	4b10      	ldr	r3, [pc, #64]	; (8004ea4 <RobotResetAll+0xd4>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	701a      	strb	r2, [r3, #0]
}
 8004e66:	bf00      	nop
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	20000770 	.word	0x20000770
 8004e70:	20000778 	.word	0x20000778
 8004e74:	42700000 	.word	0x42700000
 8004e78:	00000000 	.word	0x00000000
 8004e7c:	200007fc 	.word	0x200007fc
 8004e80:	20000664 	.word	0x20000664
 8004e84:	200008b8 	.word	0x200008b8
 8004e88:	200008c0 	.word	0x200008c0
 8004e8c:	20000780 	.word	0x20000780
 8004e90:	447a0000 	.word	0x447a0000
 8004e94:	20000034 	.word	0x20000034
 8004e98:	20000790 	.word	0x20000790
 8004e9c:	200007c4 	.word	0x200007c4
 8004ea0:	20000690 	.word	0x20000690
 8004ea4:	2000068c 	.word	0x2000068c

08004ea8 <TIM_ResetCounter>:

void TIM_ResetCounter(TIM_TypeDef* TIMx)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b083      	sub	sp, #12
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Reset the Counter Register value */
  TIMx->CNT = 0;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004eb6:	bf00      	nop
 8004eb8:	370c      	adds	r7, #12
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
	...

08004ec4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ec8:	b082      	sub	sp, #8
 8004eca:	af00      	add	r7, sp, #0
 8004ecc:	6078      	str	r0, [r7, #4]
	if (htim == &htim11) {
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a47      	ldr	r2, [pc, #284]	; (8004ff0 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d10b      	bne.n	8004eee <HAL_TIM_PeriodElapsedCallback+0x2a>
		_micro += 65535;
 8004ed6:	4b47      	ldr	r3, [pc, #284]	; (8004ff4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8004ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004edc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004ee0:	eb12 0a01 	adds.w	sl, r2, r1
 8004ee4:	f143 0b00 	adc.w	fp, r3, #0
 8004ee8:	4b42      	ldr	r3, [pc, #264]	; (8004ff4 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8004eea:	e9c3 ab00 	strd	sl, fp, [r3]
	}
	if (htim == &htim5){
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a41      	ldr	r2, [pc, #260]	; (8004ff8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d177      	bne.n	8004fe6 <HAL_TIM_PeriodElapsedCallback+0x122>
		if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == GPIO_PIN_SET)
 8004ef6:	2120      	movs	r1, #32
 8004ef8:	4840      	ldr	r0, [pc, #256]	; (8004ffc <HAL_TIM_PeriodElapsedCallback+0x138>)
 8004efa:	f001 faab 	bl	8006454 <HAL_GPIO_ReadPin>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d15b      	bne.n	8004fbc <HAL_TIM_PeriodElapsedCallback+0xf8>
		{
			check[7]++;
 8004f04:	4b3e      	ldr	r3, [pc, #248]	; (8005000 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8004f06:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8004f0a:	f112 0801 	adds.w	r8, r2, #1
 8004f0e:	f143 0900 	adc.w	r9, r3, #0
 8004f12:	4b3b      	ldr	r3, [pc, #236]	; (8005000 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8004f14:	e9c3 890e 	strd	r8, r9, [r3, #56]	; 0x38
			if(EndEffState != idle)
 8004f18:	4b3a      	ldr	r3, [pc, #232]	; (8005004 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d003      	beq.n	8004f28 <HAL_TIM_PeriodElapsedCallback+0x64>
			{
				RobotState = EndEff;
 8004f20:	4b39      	ldr	r3, [pc, #228]	; (8005008 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8004f22:	2203      	movs	r2, #3
 8004f24:	701a      	strb	r2, [r3, #0]
 8004f26:	e002      	b.n	8004f2e <HAL_TIM_PeriodElapsedCallback+0x6a>
			}
			else
			{
				RobotState = NormalOperation;
 8004f28:	4b37      	ldr	r3, [pc, #220]	; (8005008 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8004f2a:	2202      	movs	r2, #2
 8004f2c:	701a      	strb	r2, [r3, #0]
			}
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004f34:	4831      	ldr	r0, [pc, #196]	; (8004ffc <HAL_TIM_PeriodElapsedCallback+0x138>)
 8004f36:	f001 faa5 	bl	8006484 <HAL_GPIO_WritePin>
			if((doingTaskFlag == 1 && goingToGoalFlag == 1) || homingFlag == 1)
 8004f3a:	4b34      	ldr	r3, [pc, #208]	; (800500c <HAL_TIM_PeriodElapsedCallback+0x148>)
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d103      	bne.n	8004f4a <HAL_TIM_PeriodElapsedCallback+0x86>
 8004f42:	4b33      	ldr	r3, [pc, #204]	; (8005010 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8004f44:	781b      	ldrb	r3, [r3, #0]
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d003      	beq.n	8004f52 <HAL_TIM_PeriodElapsedCallback+0x8e>
 8004f4a:	4b32      	ldr	r3, [pc, #200]	; (8005014 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d10b      	bne.n	8004f6a <HAL_TIM_PeriodElapsedCallback+0xa6>
			{
				RobotRunToPositon(Robot.GoalPositon,Robot.QVMax);
 8004f52:	4b31      	ldr	r3, [pc, #196]	; (8005018 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8004f54:	edd3 7a03 	vldr	s15, [r3, #12]
 8004f58:	4b2f      	ldr	r3, [pc, #188]	; (8005018 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8004f5a:	ed93 7a08 	vldr	s14, [r3, #32]
 8004f5e:	eef0 0a47 	vmov.f32	s1, s14
 8004f62:	eeb0 0a67 	vmov.f32	s0, s15
 8004f66:	f7ff fef9 	bl	8004d5c <RobotRunToPositon>
			}
			if(Robot.flagSethome == 1){
 8004f6a:	4b2b      	ldr	r3, [pc, #172]	; (8005018 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8004f6c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d105      	bne.n	8004f80 <HAL_TIM_PeriodElapsedCallback+0xbc>
				RobotResetAll();
 8004f74:	f7ff ff2c 	bl	8004dd0 <RobotResetAll>
				RobotState = init;
 8004f78:	4b23      	ldr	r3, [pc, #140]	; (8005008 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	701a      	strb	r2, [r3, #0]
 8004f7e:	e02f      	b.n	8004fe0 <HAL_TIM_PeriodElapsedCallback+0x11c>
			}
			else if(Robot.flagSethome == 2 || Robot.flagSethome == 3)
 8004f80:	4b25      	ldr	r3, [pc, #148]	; (8005018 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8004f82:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d004      	beq.n	8004f94 <HAL_TIM_PeriodElapsedCallback+0xd0>
 8004f8a:	4b23      	ldr	r3, [pc, #140]	; (8005018 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8004f8c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004f90:	2b03      	cmp	r3, #3
 8004f92:	d125      	bne.n	8004fe0 <HAL_TIM_PeriodElapsedCallback+0x11c>
			{
				Robot.flagSethome = 3;
 8004f94:	4b20      	ldr	r3, [pc, #128]	; (8005018 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8004f96:	2203      	movs	r2, #3
 8004f98:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
				RobotRunToPositon(Robot.HomePositon,Robot.QVMax);
 8004f9c:	4b1e      	ldr	r3, [pc, #120]	; (8005018 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8004f9e:	edd3 7a05 	vldr	s15, [r3, #20]
 8004fa2:	4b1d      	ldr	r3, [pc, #116]	; (8005018 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8004fa4:	ed93 7a08 	vldr	s14, [r3, #32]
 8004fa8:	eef0 0a47 	vmov.f32	s1, s14
 8004fac:	eeb0 0a67 	vmov.f32	s0, s15
 8004fb0:	f7ff fed4 	bl	8004d5c <RobotRunToPositon>
				RobotState = FindHome;
 8004fb4:	4b14      	ldr	r3, [pc, #80]	; (8005008 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	701a      	strb	r2, [r3, #0]
 8004fba:	e011      	b.n	8004fe0 <HAL_TIM_PeriodElapsedCallback+0x11c>
			}
		}
		else
		{
			check[8]++;
 8004fbc:	4b10      	ldr	r3, [pc, #64]	; (8005000 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8004fbe:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8004fc2:	1c54      	adds	r4, r2, #1
 8004fc4:	f143 0500 	adc.w	r5, r3, #0
 8004fc8:	4b0d      	ldr	r3, [pc, #52]	; (8005000 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 8004fca:	e9c3 4510 	strd	r4, r5, [r3, #64]	; 0x40
			RobotState = Emergency;
 8004fce:	4b0e      	ldr	r3, [pc, #56]	; (8005008 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8004fd0:	2204      	movs	r2, #4
 8004fd2:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004fda:	4808      	ldr	r0, [pc, #32]	; (8004ffc <HAL_TIM_PeriodElapsedCallback+0x138>)
 8004fdc:	f001 fa52 	bl	8006484 <HAL_GPIO_WritePin>
		}
		HAL_TIM_Base_Stop_IT(&htim5);
 8004fe0:	4805      	ldr	r0, [pc, #20]	; (8004ff8 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8004fe2:	f003 ff59 	bl	8008e98 <HAL_TIM_Base_Stop_IT>
	}
}
 8004fe6:	bf00      	nop
 8004fe8:	3708      	adds	r7, #8
 8004fea:	46bd      	mov	sp, r7
 8004fec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ff0:	20000518 	.word	0x20000518
 8004ff4:	20000700 	.word	0x20000700
 8004ff8:	200004d0 	.word	0x200004d0
 8004ffc:	40020400 	.word	0x40020400
 8005000:	20000720 	.word	0x20000720
 8005004:	20000000 	.word	0x20000000
 8005008:	20000699 	.word	0x20000699
 800500c:	200006f4 	.word	0x200006f4
 8005010:	200006f5 	.word	0x200006f5
 8005014:	200006f3 	.word	0x200006f3
 8005018:	20000664 	.word	0x20000664

0800501c <Micros>:

uint64_t Micros(){
 800501c:	b4b0      	push	{r4, r5, r7}
 800501e:	af00      	add	r7, sp, #0
	return _micro + TIM11->CNT;
 8005020:	4b08      	ldr	r3, [pc, #32]	; (8005044 <Micros+0x28>)
 8005022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005024:	2200      	movs	r2, #0
 8005026:	4618      	mov	r0, r3
 8005028:	4611      	mov	r1, r2
 800502a:	4b07      	ldr	r3, [pc, #28]	; (8005048 <Micros+0x2c>)
 800502c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005030:	1884      	adds	r4, r0, r2
 8005032:	eb41 0503 	adc.w	r5, r1, r3
 8005036:	4622      	mov	r2, r4
 8005038:	462b      	mov	r3, r5
}
 800503a:	4610      	mov	r0, r2
 800503c:	4619      	mov	r1, r3
 800503e:	46bd      	mov	sp, r7
 8005040:	bcb0      	pop	{r4, r5, r7}
 8005042:	4770      	bx	lr
 8005044:	40014800 	.word	0x40014800
 8005048:	20000700 	.word	0x20000700

0800504c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800504c:	b480      	push	{r7}
 800504e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005050:	b672      	cpsid	i
}
 8005052:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005054:	e7fe      	b.n	8005054 <Error_Handler+0x8>
	...

08005058 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b082      	sub	sp, #8
 800505c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800505e:	2300      	movs	r3, #0
 8005060:	607b      	str	r3, [r7, #4]
 8005062:	4b10      	ldr	r3, [pc, #64]	; (80050a4 <HAL_MspInit+0x4c>)
 8005064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005066:	4a0f      	ldr	r2, [pc, #60]	; (80050a4 <HAL_MspInit+0x4c>)
 8005068:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800506c:	6453      	str	r3, [r2, #68]	; 0x44
 800506e:	4b0d      	ldr	r3, [pc, #52]	; (80050a4 <HAL_MspInit+0x4c>)
 8005070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005072:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005076:	607b      	str	r3, [r7, #4]
 8005078:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800507a:	2300      	movs	r3, #0
 800507c:	603b      	str	r3, [r7, #0]
 800507e:	4b09      	ldr	r3, [pc, #36]	; (80050a4 <HAL_MspInit+0x4c>)
 8005080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005082:	4a08      	ldr	r2, [pc, #32]	; (80050a4 <HAL_MspInit+0x4c>)
 8005084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005088:	6413      	str	r3, [r2, #64]	; 0x40
 800508a:	4b06      	ldr	r3, [pc, #24]	; (80050a4 <HAL_MspInit+0x4c>)
 800508c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005092:	603b      	str	r3, [r7, #0]
 8005094:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8005096:	2007      	movs	r0, #7
 8005098:	f000 fc06 	bl	80058a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800509c:	bf00      	nop
 800509e:	3708      	adds	r7, #8
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	40023800 	.word	0x40023800

080050a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b08a      	sub	sp, #40	; 0x28
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050b0:	f107 0314 	add.w	r3, r7, #20
 80050b4:	2200      	movs	r2, #0
 80050b6:	601a      	str	r2, [r3, #0]
 80050b8:	605a      	str	r2, [r3, #4]
 80050ba:	609a      	str	r2, [r3, #8]
 80050bc:	60da      	str	r2, [r3, #12]
 80050be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a21      	ldr	r2, [pc, #132]	; (800514c <HAL_I2C_MspInit+0xa4>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d13c      	bne.n	8005144 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050ca:	2300      	movs	r3, #0
 80050cc:	613b      	str	r3, [r7, #16]
 80050ce:	4b20      	ldr	r3, [pc, #128]	; (8005150 <HAL_I2C_MspInit+0xa8>)
 80050d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050d2:	4a1f      	ldr	r2, [pc, #124]	; (8005150 <HAL_I2C_MspInit+0xa8>)
 80050d4:	f043 0302 	orr.w	r3, r3, #2
 80050d8:	6313      	str	r3, [r2, #48]	; 0x30
 80050da:	4b1d      	ldr	r3, [pc, #116]	; (8005150 <HAL_I2C_MspInit+0xa8>)
 80050dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050de:	f003 0302 	and.w	r3, r3, #2
 80050e2:	613b      	str	r3, [r7, #16]
 80050e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80050e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80050ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80050ec:	2312      	movs	r3, #18
 80050ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050f0:	2300      	movs	r3, #0
 80050f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050f4:	2303      	movs	r3, #3
 80050f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80050f8:	2304      	movs	r3, #4
 80050fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80050fc:	f107 0314 	add.w	r3, r7, #20
 8005100:	4619      	mov	r1, r3
 8005102:	4814      	ldr	r0, [pc, #80]	; (8005154 <HAL_I2C_MspInit+0xac>)
 8005104:	f001 f822 	bl	800614c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005108:	2300      	movs	r3, #0
 800510a:	60fb      	str	r3, [r7, #12]
 800510c:	4b10      	ldr	r3, [pc, #64]	; (8005150 <HAL_I2C_MspInit+0xa8>)
 800510e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005110:	4a0f      	ldr	r2, [pc, #60]	; (8005150 <HAL_I2C_MspInit+0xa8>)
 8005112:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005116:	6413      	str	r3, [r2, #64]	; 0x40
 8005118:	4b0d      	ldr	r3, [pc, #52]	; (8005150 <HAL_I2C_MspInit+0xa8>)
 800511a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005120:	60fb      	str	r3, [r7, #12]
 8005122:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8005124:	2200      	movs	r2, #0
 8005126:	2100      	movs	r1, #0
 8005128:	201f      	movs	r0, #31
 800512a:	f000 fbc8 	bl	80058be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800512e:	201f      	movs	r0, #31
 8005130:	f000 fbe1 	bl	80058f6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8005134:	2200      	movs	r2, #0
 8005136:	2100      	movs	r1, #0
 8005138:	2020      	movs	r0, #32
 800513a:	f000 fbc0 	bl	80058be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800513e:	2020      	movs	r0, #32
 8005140:	f000 fbd9 	bl	80058f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005144:	bf00      	nop
 8005146:	3728      	adds	r7, #40	; 0x28
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}
 800514c:	40005400 	.word	0x40005400
 8005150:	40023800 	.word	0x40023800
 8005154:	40020400 	.word	0x40020400

08005158 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a0e      	ldr	r2, [pc, #56]	; (80051a0 <HAL_TIM_PWM_MspInit+0x48>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d115      	bne.n	8005196 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800516a:	2300      	movs	r3, #0
 800516c:	60fb      	str	r3, [r7, #12]
 800516e:	4b0d      	ldr	r3, [pc, #52]	; (80051a4 <HAL_TIM_PWM_MspInit+0x4c>)
 8005170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005172:	4a0c      	ldr	r2, [pc, #48]	; (80051a4 <HAL_TIM_PWM_MspInit+0x4c>)
 8005174:	f043 0301 	orr.w	r3, r3, #1
 8005178:	6453      	str	r3, [r2, #68]	; 0x44
 800517a:	4b0a      	ldr	r3, [pc, #40]	; (80051a4 <HAL_TIM_PWM_MspInit+0x4c>)
 800517c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	60fb      	str	r3, [r7, #12]
 8005184:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8005186:	2200      	movs	r2, #0
 8005188:	2100      	movs	r1, #0
 800518a:	201a      	movs	r0, #26
 800518c:	f000 fb97 	bl	80058be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8005190:	201a      	movs	r0, #26
 8005192:	f000 fbb0 	bl	80058f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8005196:	bf00      	nop
 8005198:	3710      	adds	r7, #16
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	40010000 	.word	0x40010000
 80051a4:	40023800 	.word	0x40023800

080051a8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b08a      	sub	sp, #40	; 0x28
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051b0:	f107 0314 	add.w	r3, r7, #20
 80051b4:	2200      	movs	r2, #0
 80051b6:	601a      	str	r2, [r3, #0]
 80051b8:	605a      	str	r2, [r3, #4]
 80051ba:	609a      	str	r2, [r3, #8]
 80051bc:	60da      	str	r2, [r3, #12]
 80051be:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051c8:	d12b      	bne.n	8005222 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80051ca:	2300      	movs	r3, #0
 80051cc:	613b      	str	r3, [r7, #16]
 80051ce:	4b17      	ldr	r3, [pc, #92]	; (800522c <HAL_TIM_Encoder_MspInit+0x84>)
 80051d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d2:	4a16      	ldr	r2, [pc, #88]	; (800522c <HAL_TIM_Encoder_MspInit+0x84>)
 80051d4:	f043 0301 	orr.w	r3, r3, #1
 80051d8:	6413      	str	r3, [r2, #64]	; 0x40
 80051da:	4b14      	ldr	r3, [pc, #80]	; (800522c <HAL_TIM_Encoder_MspInit+0x84>)
 80051dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051de:	f003 0301 	and.w	r3, r3, #1
 80051e2:	613b      	str	r3, [r7, #16]
 80051e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051e6:	2300      	movs	r3, #0
 80051e8:	60fb      	str	r3, [r7, #12]
 80051ea:	4b10      	ldr	r3, [pc, #64]	; (800522c <HAL_TIM_Encoder_MspInit+0x84>)
 80051ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ee:	4a0f      	ldr	r2, [pc, #60]	; (800522c <HAL_TIM_Encoder_MspInit+0x84>)
 80051f0:	f043 0301 	orr.w	r3, r3, #1
 80051f4:	6313      	str	r3, [r2, #48]	; 0x30
 80051f6:	4b0d      	ldr	r3, [pc, #52]	; (800522c <HAL_TIM_Encoder_MspInit+0x84>)
 80051f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051fa:	f003 0301 	and.w	r3, r3, #1
 80051fe:	60fb      	str	r3, [r7, #12]
 8005200:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005202:	2303      	movs	r3, #3
 8005204:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005206:	2302      	movs	r3, #2
 8005208:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800520a:	2300      	movs	r3, #0
 800520c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800520e:	2300      	movs	r3, #0
 8005210:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005212:	2301      	movs	r3, #1
 8005214:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005216:	f107 0314 	add.w	r3, r7, #20
 800521a:	4619      	mov	r1, r3
 800521c:	4804      	ldr	r0, [pc, #16]	; (8005230 <HAL_TIM_Encoder_MspInit+0x88>)
 800521e:	f000 ff95 	bl	800614c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8005222:	bf00      	nop
 8005224:	3728      	adds	r7, #40	; 0x28
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	40023800 	.word	0x40023800
 8005230:	40020000 	.word	0x40020000

08005234 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a1c      	ldr	r2, [pc, #112]	; (80052b4 <HAL_TIM_Base_MspInit+0x80>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d116      	bne.n	8005274 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005246:	2300      	movs	r3, #0
 8005248:	60fb      	str	r3, [r7, #12]
 800524a:	4b1b      	ldr	r3, [pc, #108]	; (80052b8 <HAL_TIM_Base_MspInit+0x84>)
 800524c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524e:	4a1a      	ldr	r2, [pc, #104]	; (80052b8 <HAL_TIM_Base_MspInit+0x84>)
 8005250:	f043 0308 	orr.w	r3, r3, #8
 8005254:	6413      	str	r3, [r2, #64]	; 0x40
 8005256:	4b18      	ldr	r3, [pc, #96]	; (80052b8 <HAL_TIM_Base_MspInit+0x84>)
 8005258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525a:	f003 0308 	and.w	r3, r3, #8
 800525e:	60fb      	str	r3, [r7, #12]
 8005260:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8005262:	2200      	movs	r2, #0
 8005264:	2100      	movs	r1, #0
 8005266:	2032      	movs	r0, #50	; 0x32
 8005268:	f000 fb29 	bl	80058be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800526c:	2032      	movs	r0, #50	; 0x32
 800526e:	f000 fb42 	bl	80058f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8005272:	e01a      	b.n	80052aa <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM11)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a10      	ldr	r2, [pc, #64]	; (80052bc <HAL_TIM_Base_MspInit+0x88>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d115      	bne.n	80052aa <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800527e:	2300      	movs	r3, #0
 8005280:	60bb      	str	r3, [r7, #8]
 8005282:	4b0d      	ldr	r3, [pc, #52]	; (80052b8 <HAL_TIM_Base_MspInit+0x84>)
 8005284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005286:	4a0c      	ldr	r2, [pc, #48]	; (80052b8 <HAL_TIM_Base_MspInit+0x84>)
 8005288:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800528c:	6453      	str	r3, [r2, #68]	; 0x44
 800528e:	4b0a      	ldr	r3, [pc, #40]	; (80052b8 <HAL_TIM_Base_MspInit+0x84>)
 8005290:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005292:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005296:	60bb      	str	r3, [r7, #8]
 8005298:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800529a:	2200      	movs	r2, #0
 800529c:	2100      	movs	r1, #0
 800529e:	201a      	movs	r0, #26
 80052a0:	f000 fb0d 	bl	80058be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80052a4:	201a      	movs	r0, #26
 80052a6:	f000 fb26 	bl	80058f6 <HAL_NVIC_EnableIRQ>
}
 80052aa:	bf00      	nop
 80052ac:	3710      	adds	r7, #16
 80052ae:	46bd      	mov	sp, r7
 80052b0:	bd80      	pop	{r7, pc}
 80052b2:	bf00      	nop
 80052b4:	40000c00 	.word	0x40000c00
 80052b8:	40023800 	.word	0x40023800
 80052bc:	40014800 	.word	0x40014800

080052c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b088      	sub	sp, #32
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052c8:	f107 030c 	add.w	r3, r7, #12
 80052cc:	2200      	movs	r2, #0
 80052ce:	601a      	str	r2, [r3, #0]
 80052d0:	605a      	str	r2, [r3, #4]
 80052d2:	609a      	str	r2, [r3, #8]
 80052d4:	60da      	str	r2, [r3, #12]
 80052d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a12      	ldr	r2, [pc, #72]	; (8005328 <HAL_TIM_MspPostInit+0x68>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d11e      	bne.n	8005320 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052e2:	2300      	movs	r3, #0
 80052e4:	60bb      	str	r3, [r7, #8]
 80052e6:	4b11      	ldr	r3, [pc, #68]	; (800532c <HAL_TIM_MspPostInit+0x6c>)
 80052e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ea:	4a10      	ldr	r2, [pc, #64]	; (800532c <HAL_TIM_MspPostInit+0x6c>)
 80052ec:	f043 0301 	orr.w	r3, r3, #1
 80052f0:	6313      	str	r3, [r2, #48]	; 0x30
 80052f2:	4b0e      	ldr	r3, [pc, #56]	; (800532c <HAL_TIM_MspPostInit+0x6c>)
 80052f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f6:	f003 0301 	and.w	r3, r3, #1
 80052fa:	60bb      	str	r3, [r7, #8]
 80052fc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80052fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005302:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005304:	2302      	movs	r3, #2
 8005306:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005308:	2300      	movs	r3, #0
 800530a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800530c:	2300      	movs	r3, #0
 800530e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005310:	2301      	movs	r3, #1
 8005312:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005314:	f107 030c 	add.w	r3, r7, #12
 8005318:	4619      	mov	r1, r3
 800531a:	4805      	ldr	r0, [pc, #20]	; (8005330 <HAL_TIM_MspPostInit+0x70>)
 800531c:	f000 ff16 	bl	800614c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005320:	bf00      	nop
 8005322:	3720      	adds	r7, #32
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	40010000 	.word	0x40010000
 800532c:	40023800 	.word	0x40023800
 8005330:	40020000 	.word	0x40020000

08005334 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b08a      	sub	sp, #40	; 0x28
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800533c:	f107 0314 	add.w	r3, r7, #20
 8005340:	2200      	movs	r2, #0
 8005342:	601a      	str	r2, [r3, #0]
 8005344:	605a      	str	r2, [r3, #4]
 8005346:	609a      	str	r2, [r3, #8]
 8005348:	60da      	str	r2, [r3, #12]
 800534a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a4b      	ldr	r2, [pc, #300]	; (8005480 <HAL_UART_MspInit+0x14c>)
 8005352:	4293      	cmp	r3, r2
 8005354:	f040 8090 	bne.w	8005478 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005358:	2300      	movs	r3, #0
 800535a:	613b      	str	r3, [r7, #16]
 800535c:	4b49      	ldr	r3, [pc, #292]	; (8005484 <HAL_UART_MspInit+0x150>)
 800535e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005360:	4a48      	ldr	r2, [pc, #288]	; (8005484 <HAL_UART_MspInit+0x150>)
 8005362:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005366:	6413      	str	r3, [r2, #64]	; 0x40
 8005368:	4b46      	ldr	r3, [pc, #280]	; (8005484 <HAL_UART_MspInit+0x150>)
 800536a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005370:	613b      	str	r3, [r7, #16]
 8005372:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005374:	2300      	movs	r3, #0
 8005376:	60fb      	str	r3, [r7, #12]
 8005378:	4b42      	ldr	r3, [pc, #264]	; (8005484 <HAL_UART_MspInit+0x150>)
 800537a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800537c:	4a41      	ldr	r2, [pc, #260]	; (8005484 <HAL_UART_MspInit+0x150>)
 800537e:	f043 0301 	orr.w	r3, r3, #1
 8005382:	6313      	str	r3, [r2, #48]	; 0x30
 8005384:	4b3f      	ldr	r3, [pc, #252]	; (8005484 <HAL_UART_MspInit+0x150>)
 8005386:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005388:	f003 0301 	and.w	r3, r3, #1
 800538c:	60fb      	str	r3, [r7, #12]
 800538e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005390:	230c      	movs	r3, #12
 8005392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005394:	2302      	movs	r3, #2
 8005396:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005398:	2300      	movs	r3, #0
 800539a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800539c:	2303      	movs	r3, #3
 800539e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80053a0:	2307      	movs	r3, #7
 80053a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053a4:	f107 0314 	add.w	r3, r7, #20
 80053a8:	4619      	mov	r1, r3
 80053aa:	4837      	ldr	r0, [pc, #220]	; (8005488 <HAL_UART_MspInit+0x154>)
 80053ac:	f000 fece 	bl	800614c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80053b0:	4b36      	ldr	r3, [pc, #216]	; (800548c <HAL_UART_MspInit+0x158>)
 80053b2:	4a37      	ldr	r2, [pc, #220]	; (8005490 <HAL_UART_MspInit+0x15c>)
 80053b4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80053b6:	4b35      	ldr	r3, [pc, #212]	; (800548c <HAL_UART_MspInit+0x158>)
 80053b8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80053bc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80053be:	4b33      	ldr	r3, [pc, #204]	; (800548c <HAL_UART_MspInit+0x158>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053c4:	4b31      	ldr	r3, [pc, #196]	; (800548c <HAL_UART_MspInit+0x158>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80053ca:	4b30      	ldr	r3, [pc, #192]	; (800548c <HAL_UART_MspInit+0x158>)
 80053cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80053d0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80053d2:	4b2e      	ldr	r3, [pc, #184]	; (800548c <HAL_UART_MspInit+0x158>)
 80053d4:	2200      	movs	r2, #0
 80053d6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053d8:	4b2c      	ldr	r3, [pc, #176]	; (800548c <HAL_UART_MspInit+0x158>)
 80053da:	2200      	movs	r2, #0
 80053dc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80053de:	4b2b      	ldr	r3, [pc, #172]	; (800548c <HAL_UART_MspInit+0x158>)
 80053e0:	2200      	movs	r2, #0
 80053e2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80053e4:	4b29      	ldr	r3, [pc, #164]	; (800548c <HAL_UART_MspInit+0x158>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80053ea:	4b28      	ldr	r3, [pc, #160]	; (800548c <HAL_UART_MspInit+0x158>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80053f0:	4826      	ldr	r0, [pc, #152]	; (800548c <HAL_UART_MspInit+0x158>)
 80053f2:	f000 fa9b 	bl	800592c <HAL_DMA_Init>
 80053f6:	4603      	mov	r3, r0
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d001      	beq.n	8005400 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80053fc:	f7ff fe26 	bl	800504c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a22      	ldr	r2, [pc, #136]	; (800548c <HAL_UART_MspInit+0x158>)
 8005404:	639a      	str	r2, [r3, #56]	; 0x38
 8005406:	4a21      	ldr	r2, [pc, #132]	; (800548c <HAL_UART_MspInit+0x158>)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800540c:	4b21      	ldr	r3, [pc, #132]	; (8005494 <HAL_UART_MspInit+0x160>)
 800540e:	4a22      	ldr	r2, [pc, #136]	; (8005498 <HAL_UART_MspInit+0x164>)
 8005410:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8005412:	4b20      	ldr	r3, [pc, #128]	; (8005494 <HAL_UART_MspInit+0x160>)
 8005414:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005418:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800541a:	4b1e      	ldr	r3, [pc, #120]	; (8005494 <HAL_UART_MspInit+0x160>)
 800541c:	2240      	movs	r2, #64	; 0x40
 800541e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005420:	4b1c      	ldr	r3, [pc, #112]	; (8005494 <HAL_UART_MspInit+0x160>)
 8005422:	2200      	movs	r2, #0
 8005424:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005426:	4b1b      	ldr	r3, [pc, #108]	; (8005494 <HAL_UART_MspInit+0x160>)
 8005428:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800542c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800542e:	4b19      	ldr	r3, [pc, #100]	; (8005494 <HAL_UART_MspInit+0x160>)
 8005430:	2200      	movs	r2, #0
 8005432:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005434:	4b17      	ldr	r3, [pc, #92]	; (8005494 <HAL_UART_MspInit+0x160>)
 8005436:	2200      	movs	r2, #0
 8005438:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800543a:	4b16      	ldr	r3, [pc, #88]	; (8005494 <HAL_UART_MspInit+0x160>)
 800543c:	2200      	movs	r2, #0
 800543e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005440:	4b14      	ldr	r3, [pc, #80]	; (8005494 <HAL_UART_MspInit+0x160>)
 8005442:	2200      	movs	r2, #0
 8005444:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005446:	4b13      	ldr	r3, [pc, #76]	; (8005494 <HAL_UART_MspInit+0x160>)
 8005448:	2200      	movs	r2, #0
 800544a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800544c:	4811      	ldr	r0, [pc, #68]	; (8005494 <HAL_UART_MspInit+0x160>)
 800544e:	f000 fa6d 	bl	800592c <HAL_DMA_Init>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d001      	beq.n	800545c <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8005458:	f7ff fdf8 	bl	800504c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a0d      	ldr	r2, [pc, #52]	; (8005494 <HAL_UART_MspInit+0x160>)
 8005460:	635a      	str	r2, [r3, #52]	; 0x34
 8005462:	4a0c      	ldr	r2, [pc, #48]	; (8005494 <HAL_UART_MspInit+0x160>)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8005468:	2200      	movs	r2, #0
 800546a:	2100      	movs	r1, #0
 800546c:	2026      	movs	r0, #38	; 0x26
 800546e:	f000 fa26 	bl	80058be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005472:	2026      	movs	r0, #38	; 0x26
 8005474:	f000 fa3f 	bl	80058f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005478:	bf00      	nop
 800547a:	3728      	adds	r7, #40	; 0x28
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	40004400 	.word	0x40004400
 8005484:	40023800 	.word	0x40023800
 8005488:	40020000 	.word	0x40020000
 800548c:	200005a4 	.word	0x200005a4
 8005490:	40026088 	.word	0x40026088
 8005494:	20000604 	.word	0x20000604
 8005498:	400260a0 	.word	0x400260a0

0800549c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800549c:	b480      	push	{r7}
 800549e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80054a0:	e7fe      	b.n	80054a0 <NMI_Handler+0x4>

080054a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80054a2:	b480      	push	{r7}
 80054a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80054a6:	e7fe      	b.n	80054a6 <HardFault_Handler+0x4>

080054a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80054a8:	b480      	push	{r7}
 80054aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80054ac:	e7fe      	b.n	80054ac <MemManage_Handler+0x4>

080054ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80054ae:	b480      	push	{r7}
 80054b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80054b2:	e7fe      	b.n	80054b2 <BusFault_Handler+0x4>

080054b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80054b4:	b480      	push	{r7}
 80054b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80054b8:	e7fe      	b.n	80054b8 <UsageFault_Handler+0x4>

080054ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80054ba:	b480      	push	{r7}
 80054bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80054be:	bf00      	nop
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80054c8:	b480      	push	{r7}
 80054ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80054cc:	bf00      	nop
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr

080054d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80054d6:	b480      	push	{r7}
 80054d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80054da:	bf00      	nop
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80054e8:	f000 f8ee 	bl	80056c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80054ec:	bf00      	nop
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80054f4:	4802      	ldr	r0, [pc, #8]	; (8005500 <DMA1_Stream5_IRQHandler+0x10>)
 80054f6:	f000 fbb1 	bl	8005c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80054fa:	bf00      	nop
 80054fc:	bd80      	pop	{r7, pc}
 80054fe:	bf00      	nop
 8005500:	200005a4 	.word	0x200005a4

08005504 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005508:	4802      	ldr	r0, [pc, #8]	; (8005514 <DMA1_Stream6_IRQHandler+0x10>)
 800550a:	f000 fba7 	bl	8005c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800550e:	bf00      	nop
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	20000604 	.word	0x20000604

08005518 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pin_Emer_Pin);
 800551c:	2020      	movs	r0, #32
 800551e:	f000 ffe5 	bl	80064ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005522:	bf00      	nop
 8005524:	bd80      	pop	{r7, pc}
	...

08005528 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800552c:	4803      	ldr	r0, [pc, #12]	; (800553c <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 800552e:	f003 ff15 	bl	800935c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8005532:	4803      	ldr	r0, [pc, #12]	; (8005540 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8005534:	f003 ff12 	bl	800935c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8005538:	bf00      	nop
 800553a:	bd80      	pop	{r7, pc}
 800553c:	20000440 	.word	0x20000440
 8005540:	20000518 	.word	0x20000518

08005544 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005548:	4802      	ldr	r0, [pc, #8]	; (8005554 <I2C1_EV_IRQHandler+0x10>)
 800554a:	f001 fa7f 	bl	8006a4c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800554e:	bf00      	nop
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	200003ec 	.word	0x200003ec

08005558 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800555c:	4802      	ldr	r0, [pc, #8]	; (8005568 <I2C1_ER_IRQHandler+0x10>)
 800555e:	f001 fbe6 	bl	8006d2e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8005562:	bf00      	nop
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	200003ec 	.word	0x200003ec

0800556c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005570:	4802      	ldr	r0, [pc, #8]	; (800557c <USART2_IRQHandler+0x10>)
 8005572:	f004 fe7f 	bl	800a274 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005576:	bf00      	nop
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	20000560 	.word	0x20000560

08005580 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pin_Proxi_Pin);
 8005584:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005588:	f000 ffb0 	bl	80064ec <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800558c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005590:	f000 ffac 	bl	80064ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005594:	bf00      	nop
 8005596:	bd80      	pop	{r7, pc}

08005598 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800559c:	4802      	ldr	r0, [pc, #8]	; (80055a8 <TIM5_IRQHandler+0x10>)
 800559e:	f003 fedd 	bl	800935c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80055a2:	bf00      	nop
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	200004d0 	.word	0x200004d0

080055ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80055b0:	4b06      	ldr	r3, [pc, #24]	; (80055cc <SystemInit+0x20>)
 80055b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055b6:	4a05      	ldr	r2, [pc, #20]	; (80055cc <SystemInit+0x20>)
 80055b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80055bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80055c0:	bf00      	nop
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	e000ed00 	.word	0xe000ed00

080055d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80055d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005608 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80055d4:	480d      	ldr	r0, [pc, #52]	; (800560c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80055d6:	490e      	ldr	r1, [pc, #56]	; (8005610 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80055d8:	4a0e      	ldr	r2, [pc, #56]	; (8005614 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80055da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80055dc:	e002      	b.n	80055e4 <LoopCopyDataInit>

080055de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80055de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80055e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80055e2:	3304      	adds	r3, #4

080055e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80055e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80055e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80055e8:	d3f9      	bcc.n	80055de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80055ea:	4a0b      	ldr	r2, [pc, #44]	; (8005618 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80055ec:	4c0b      	ldr	r4, [pc, #44]	; (800561c <LoopFillZerobss+0x26>)
  movs r3, #0
 80055ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80055f0:	e001      	b.n	80055f6 <LoopFillZerobss>

080055f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80055f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80055f4:	3204      	adds	r2, #4

080055f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80055f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80055f8:	d3fb      	bcc.n	80055f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80055fa:	f7ff ffd7 	bl	80055ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80055fe:	f006 f9fb 	bl	800b9f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005602:	f7fd fc91 	bl	8002f28 <main>
  bx  lr    
 8005606:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005608:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800560c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005610:	200003c4 	.word	0x200003c4
  ldr r2, =_sidata
 8005614:	0800bab4 	.word	0x0800bab4
  ldr r2, =_sbss
 8005618:	200003c8 	.word	0x200003c8
  ldr r4, =_ebss
 800561c:	2000092c 	.word	0x2000092c

08005620 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005620:	e7fe      	b.n	8005620 <ADC_IRQHandler>
	...

08005624 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005628:	4b0e      	ldr	r3, [pc, #56]	; (8005664 <HAL_Init+0x40>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a0d      	ldr	r2, [pc, #52]	; (8005664 <HAL_Init+0x40>)
 800562e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005632:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005634:	4b0b      	ldr	r3, [pc, #44]	; (8005664 <HAL_Init+0x40>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a0a      	ldr	r2, [pc, #40]	; (8005664 <HAL_Init+0x40>)
 800563a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800563e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005640:	4b08      	ldr	r3, [pc, #32]	; (8005664 <HAL_Init+0x40>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a07      	ldr	r2, [pc, #28]	; (8005664 <HAL_Init+0x40>)
 8005646:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800564a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800564c:	2003      	movs	r0, #3
 800564e:	f000 f92b 	bl	80058a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005652:	2000      	movs	r0, #0
 8005654:	f000 f808 	bl	8005668 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005658:	f7ff fcfe 	bl	8005058 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	40023c00 	.word	0x40023c00

08005668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005670:	4b12      	ldr	r3, [pc, #72]	; (80056bc <HAL_InitTick+0x54>)
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	4b12      	ldr	r3, [pc, #72]	; (80056c0 <HAL_InitTick+0x58>)
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	4619      	mov	r1, r3
 800567a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800567e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005682:	fbb2 f3f3 	udiv	r3, r2, r3
 8005686:	4618      	mov	r0, r3
 8005688:	f000 f943 	bl	8005912 <HAL_SYSTICK_Config>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d001      	beq.n	8005696 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e00e      	b.n	80056b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b0f      	cmp	r3, #15
 800569a:	d80a      	bhi.n	80056b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800569c:	2200      	movs	r2, #0
 800569e:	6879      	ldr	r1, [r7, #4]
 80056a0:	f04f 30ff 	mov.w	r0, #4294967295
 80056a4:	f000 f90b 	bl	80058be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80056a8:	4a06      	ldr	r2, [pc, #24]	; (80056c4 <HAL_InitTick+0x5c>)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80056ae:	2300      	movs	r3, #0
 80056b0:	e000      	b.n	80056b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	3708      	adds	r7, #8
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	200003b8 	.word	0x200003b8
 80056c0:	200003c0 	.word	0x200003c0
 80056c4:	200003bc 	.word	0x200003bc

080056c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80056c8:	b480      	push	{r7}
 80056ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80056cc:	4b06      	ldr	r3, [pc, #24]	; (80056e8 <HAL_IncTick+0x20>)
 80056ce:	781b      	ldrb	r3, [r3, #0]
 80056d0:	461a      	mov	r2, r3
 80056d2:	4b06      	ldr	r3, [pc, #24]	; (80056ec <HAL_IncTick+0x24>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4413      	add	r3, r2
 80056d8:	4a04      	ldr	r2, [pc, #16]	; (80056ec <HAL_IncTick+0x24>)
 80056da:	6013      	str	r3, [r2, #0]
}
 80056dc:	bf00      	nop
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	200003c0 	.word	0x200003c0
 80056ec:	20000928 	.word	0x20000928

080056f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80056f0:	b480      	push	{r7}
 80056f2:	af00      	add	r7, sp, #0
  return uwTick;
 80056f4:	4b03      	ldr	r3, [pc, #12]	; (8005704 <HAL_GetTick+0x14>)
 80056f6:	681b      	ldr	r3, [r3, #0]
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	20000928 	.word	0x20000928

08005708 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005708:	b480      	push	{r7}
 800570a:	b085      	sub	sp, #20
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	f003 0307 	and.w	r3, r3, #7
 8005716:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005718:	4b0c      	ldr	r3, [pc, #48]	; (800574c <__NVIC_SetPriorityGrouping+0x44>)
 800571a:	68db      	ldr	r3, [r3, #12]
 800571c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800571e:	68ba      	ldr	r2, [r7, #8]
 8005720:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005724:	4013      	ands	r3, r2
 8005726:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005730:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005734:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005738:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800573a:	4a04      	ldr	r2, [pc, #16]	; (800574c <__NVIC_SetPriorityGrouping+0x44>)
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	60d3      	str	r3, [r2, #12]
}
 8005740:	bf00      	nop
 8005742:	3714      	adds	r7, #20
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr
 800574c:	e000ed00 	.word	0xe000ed00

08005750 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005750:	b480      	push	{r7}
 8005752:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005754:	4b04      	ldr	r3, [pc, #16]	; (8005768 <__NVIC_GetPriorityGrouping+0x18>)
 8005756:	68db      	ldr	r3, [r3, #12]
 8005758:	0a1b      	lsrs	r3, r3, #8
 800575a:	f003 0307 	and.w	r3, r3, #7
}
 800575e:	4618      	mov	r0, r3
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr
 8005768:	e000ed00 	.word	0xe000ed00

0800576c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	4603      	mov	r3, r0
 8005774:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800577a:	2b00      	cmp	r3, #0
 800577c:	db0b      	blt.n	8005796 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800577e:	79fb      	ldrb	r3, [r7, #7]
 8005780:	f003 021f 	and.w	r2, r3, #31
 8005784:	4907      	ldr	r1, [pc, #28]	; (80057a4 <__NVIC_EnableIRQ+0x38>)
 8005786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800578a:	095b      	lsrs	r3, r3, #5
 800578c:	2001      	movs	r0, #1
 800578e:	fa00 f202 	lsl.w	r2, r0, r2
 8005792:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005796:	bf00      	nop
 8005798:	370c      	adds	r7, #12
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	e000e100 	.word	0xe000e100

080057a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	4603      	mov	r3, r0
 80057b0:	6039      	str	r1, [r7, #0]
 80057b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	db0a      	blt.n	80057d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	b2da      	uxtb	r2, r3
 80057c0:	490c      	ldr	r1, [pc, #48]	; (80057f4 <__NVIC_SetPriority+0x4c>)
 80057c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057c6:	0112      	lsls	r2, r2, #4
 80057c8:	b2d2      	uxtb	r2, r2
 80057ca:	440b      	add	r3, r1
 80057cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80057d0:	e00a      	b.n	80057e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	b2da      	uxtb	r2, r3
 80057d6:	4908      	ldr	r1, [pc, #32]	; (80057f8 <__NVIC_SetPriority+0x50>)
 80057d8:	79fb      	ldrb	r3, [r7, #7]
 80057da:	f003 030f 	and.w	r3, r3, #15
 80057de:	3b04      	subs	r3, #4
 80057e0:	0112      	lsls	r2, r2, #4
 80057e2:	b2d2      	uxtb	r2, r2
 80057e4:	440b      	add	r3, r1
 80057e6:	761a      	strb	r2, [r3, #24]
}
 80057e8:	bf00      	nop
 80057ea:	370c      	adds	r7, #12
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr
 80057f4:	e000e100 	.word	0xe000e100
 80057f8:	e000ed00 	.word	0xe000ed00

080057fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b089      	sub	sp, #36	; 0x24
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f003 0307 	and.w	r3, r3, #7
 800580e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	f1c3 0307 	rsb	r3, r3, #7
 8005816:	2b04      	cmp	r3, #4
 8005818:	bf28      	it	cs
 800581a:	2304      	movcs	r3, #4
 800581c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	3304      	adds	r3, #4
 8005822:	2b06      	cmp	r3, #6
 8005824:	d902      	bls.n	800582c <NVIC_EncodePriority+0x30>
 8005826:	69fb      	ldr	r3, [r7, #28]
 8005828:	3b03      	subs	r3, #3
 800582a:	e000      	b.n	800582e <NVIC_EncodePriority+0x32>
 800582c:	2300      	movs	r3, #0
 800582e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005830:	f04f 32ff 	mov.w	r2, #4294967295
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	fa02 f303 	lsl.w	r3, r2, r3
 800583a:	43da      	mvns	r2, r3
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	401a      	ands	r2, r3
 8005840:	697b      	ldr	r3, [r7, #20]
 8005842:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005844:	f04f 31ff 	mov.w	r1, #4294967295
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	fa01 f303 	lsl.w	r3, r1, r3
 800584e:	43d9      	mvns	r1, r3
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005854:	4313      	orrs	r3, r2
         );
}
 8005856:	4618      	mov	r0, r3
 8005858:	3724      	adds	r7, #36	; 0x24
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
	...

08005864 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b082      	sub	sp, #8
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	3b01      	subs	r3, #1
 8005870:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005874:	d301      	bcc.n	800587a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005876:	2301      	movs	r3, #1
 8005878:	e00f      	b.n	800589a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800587a:	4a0a      	ldr	r2, [pc, #40]	; (80058a4 <SysTick_Config+0x40>)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	3b01      	subs	r3, #1
 8005880:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005882:	210f      	movs	r1, #15
 8005884:	f04f 30ff 	mov.w	r0, #4294967295
 8005888:	f7ff ff8e 	bl	80057a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800588c:	4b05      	ldr	r3, [pc, #20]	; (80058a4 <SysTick_Config+0x40>)
 800588e:	2200      	movs	r2, #0
 8005890:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005892:	4b04      	ldr	r3, [pc, #16]	; (80058a4 <SysTick_Config+0x40>)
 8005894:	2207      	movs	r2, #7
 8005896:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3708      	adds	r7, #8
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
 80058a2:	bf00      	nop
 80058a4:	e000e010 	.word	0xe000e010

080058a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f7ff ff29 	bl	8005708 <__NVIC_SetPriorityGrouping>
}
 80058b6:	bf00      	nop
 80058b8:	3708      	adds	r7, #8
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bd80      	pop	{r7, pc}

080058be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80058be:	b580      	push	{r7, lr}
 80058c0:	b086      	sub	sp, #24
 80058c2:	af00      	add	r7, sp, #0
 80058c4:	4603      	mov	r3, r0
 80058c6:	60b9      	str	r1, [r7, #8]
 80058c8:	607a      	str	r2, [r7, #4]
 80058ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80058cc:	2300      	movs	r3, #0
 80058ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80058d0:	f7ff ff3e 	bl	8005750 <__NVIC_GetPriorityGrouping>
 80058d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	68b9      	ldr	r1, [r7, #8]
 80058da:	6978      	ldr	r0, [r7, #20]
 80058dc:	f7ff ff8e 	bl	80057fc <NVIC_EncodePriority>
 80058e0:	4602      	mov	r2, r0
 80058e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058e6:	4611      	mov	r1, r2
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7ff ff5d 	bl	80057a8 <__NVIC_SetPriority>
}
 80058ee:	bf00      	nop
 80058f0:	3718      	adds	r7, #24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b082      	sub	sp, #8
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	4603      	mov	r3, r0
 80058fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005904:	4618      	mov	r0, r3
 8005906:	f7ff ff31 	bl	800576c <__NVIC_EnableIRQ>
}
 800590a:	bf00      	nop
 800590c:	3708      	adds	r7, #8
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b082      	sub	sp, #8
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f7ff ffa2 	bl	8005864 <SysTick_Config>
 8005920:	4603      	mov	r3, r0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3708      	adds	r7, #8
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
	...

0800592c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b086      	sub	sp, #24
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005934:	2300      	movs	r3, #0
 8005936:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005938:	f7ff feda 	bl	80056f0 <HAL_GetTick>
 800593c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d101      	bne.n	8005948 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e099      	b.n	8005a7c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2202      	movs	r2, #2
 800594c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f022 0201 	bic.w	r2, r2, #1
 8005966:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005968:	e00f      	b.n	800598a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800596a:	f7ff fec1 	bl	80056f0 <HAL_GetTick>
 800596e:	4602      	mov	r2, r0
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	2b05      	cmp	r3, #5
 8005976:	d908      	bls.n	800598a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2220      	movs	r2, #32
 800597c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2203      	movs	r2, #3
 8005982:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e078      	b.n	8005a7c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	2b00      	cmp	r3, #0
 8005996:	d1e8      	bne.n	800596a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	4b38      	ldr	r3, [pc, #224]	; (8005a84 <HAL_DMA_Init+0x158>)
 80059a4:	4013      	ands	r3, r2
 80059a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	685a      	ldr	r2, [r3, #4]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80059b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	691b      	ldr	r3, [r3, #16]
 80059bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80059c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	699b      	ldr	r3, [r3, #24]
 80059c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80059ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a1b      	ldr	r3, [r3, #32]
 80059d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	4313      	orrs	r3, r2
 80059da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e0:	2b04      	cmp	r3, #4
 80059e2:	d107      	bne.n	80059f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059ec:	4313      	orrs	r3, r2
 80059ee:	697a      	ldr	r2, [r7, #20]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	697a      	ldr	r2, [r7, #20]
 80059fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	695b      	ldr	r3, [r3, #20]
 8005a02:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	f023 0307 	bic.w	r3, r3, #7
 8005a0a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a10:	697a      	ldr	r2, [r7, #20]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a1a:	2b04      	cmp	r3, #4
 8005a1c:	d117      	bne.n	8005a4e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a22:	697a      	ldr	r2, [r7, #20]
 8005a24:	4313      	orrs	r3, r2
 8005a26:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d00e      	beq.n	8005a4e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 fb0f 	bl	8006054 <DMA_CheckFifoParam>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d008      	beq.n	8005a4e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2240      	movs	r2, #64	; 0x40
 8005a40:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2201      	movs	r2, #1
 8005a46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e016      	b.n	8005a7c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	697a      	ldr	r2, [r7, #20]
 8005a54:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 fac6 	bl	8005fe8 <DMA_CalcBaseAndBitshift>
 8005a5c:	4603      	mov	r3, r0
 8005a5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a64:	223f      	movs	r2, #63	; 0x3f
 8005a66:	409a      	lsls	r2, r3
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2201      	movs	r2, #1
 8005a76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005a7a:	2300      	movs	r3, #0
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	3718      	adds	r7, #24
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	f010803f 	.word	0xf010803f

08005a88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b086      	sub	sp, #24
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	607a      	str	r2, [r7, #4]
 8005a94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a96:	2300      	movs	r3, #0
 8005a98:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a9e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d101      	bne.n	8005aae <HAL_DMA_Start_IT+0x26>
 8005aaa:	2302      	movs	r3, #2
 8005aac:	e040      	b.n	8005b30 <HAL_DMA_Start_IT+0xa8>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2201      	movs	r2, #1
 8005ab2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d12f      	bne.n	8005b22 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2202      	movs	r2, #2
 8005ac6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	68b9      	ldr	r1, [r7, #8]
 8005ad6:	68f8      	ldr	r0, [r7, #12]
 8005ad8:	f000 fa58 	bl	8005f8c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ae0:	223f      	movs	r2, #63	; 0x3f
 8005ae2:	409a      	lsls	r2, r3
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f042 0216 	orr.w	r2, r2, #22
 8005af6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d007      	beq.n	8005b10 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f042 0208 	orr.w	r2, r2, #8
 8005b0e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f042 0201 	orr.w	r2, r2, #1
 8005b1e:	601a      	str	r2, [r3, #0]
 8005b20:	e005      	b.n	8005b2e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005b2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3718      	adds	r7, #24
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b44:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005b46:	f7ff fdd3 	bl	80056f0 <HAL_GetTick>
 8005b4a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d008      	beq.n	8005b6a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2280      	movs	r2, #128	; 0x80
 8005b5c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e052      	b.n	8005c10 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f022 0216 	bic.w	r2, r2, #22
 8005b78:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	695a      	ldr	r2, [r3, #20]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b88:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d103      	bne.n	8005b9a <HAL_DMA_Abort+0x62>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d007      	beq.n	8005baa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f022 0208 	bic.w	r2, r2, #8
 8005ba8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	681a      	ldr	r2, [r3, #0]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f022 0201 	bic.w	r2, r2, #1
 8005bb8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005bba:	e013      	b.n	8005be4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005bbc:	f7ff fd98 	bl	80056f0 <HAL_GetTick>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	1ad3      	subs	r3, r2, r3
 8005bc6:	2b05      	cmp	r3, #5
 8005bc8:	d90c      	bls.n	8005be4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2220      	movs	r2, #32
 8005bce:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2203      	movs	r2, #3
 8005bd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005be0:	2303      	movs	r3, #3
 8005be2:	e015      	b.n	8005c10 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0301 	and.w	r3, r3, #1
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1e4      	bne.n	8005bbc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bf6:	223f      	movs	r2, #63	; 0x3f
 8005bf8:	409a      	lsls	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2201      	movs	r2, #1
 8005c02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3710      	adds	r7, #16
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}

08005c18 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b02      	cmp	r3, #2
 8005c2a:	d004      	beq.n	8005c36 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2280      	movs	r2, #128	; 0x80
 8005c30:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e00c      	b.n	8005c50 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2205      	movs	r2, #5
 8005c3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f022 0201 	bic.w	r2, r2, #1
 8005c4c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005c4e:	2300      	movs	r3, #0
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr

08005c5c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b086      	sub	sp, #24
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005c64:	2300      	movs	r3, #0
 8005c66:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005c68:	4b8e      	ldr	r3, [pc, #568]	; (8005ea4 <HAL_DMA_IRQHandler+0x248>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a8e      	ldr	r2, [pc, #568]	; (8005ea8 <HAL_DMA_IRQHandler+0x24c>)
 8005c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c72:	0a9b      	lsrs	r3, r3, #10
 8005c74:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c7a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c86:	2208      	movs	r2, #8
 8005c88:	409a      	lsls	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d01a      	beq.n	8005cc8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 0304 	and.w	r3, r3, #4
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d013      	beq.n	8005cc8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f022 0204 	bic.w	r2, r2, #4
 8005cae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cb4:	2208      	movs	r2, #8
 8005cb6:	409a      	lsls	r2, r3
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cc0:	f043 0201 	orr.w	r2, r3, #1
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ccc:	2201      	movs	r2, #1
 8005cce:	409a      	lsls	r2, r3
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	4013      	ands	r3, r2
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d012      	beq.n	8005cfe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00b      	beq.n	8005cfe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cea:	2201      	movs	r2, #1
 8005cec:	409a      	lsls	r2, r3
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cf6:	f043 0202 	orr.w	r2, r3, #2
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d02:	2204      	movs	r2, #4
 8005d04:	409a      	lsls	r2, r3
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	4013      	ands	r3, r2
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d012      	beq.n	8005d34 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0302 	and.w	r3, r3, #2
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d00b      	beq.n	8005d34 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d20:	2204      	movs	r2, #4
 8005d22:	409a      	lsls	r2, r3
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d2c:	f043 0204 	orr.w	r2, r3, #4
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d38:	2210      	movs	r2, #16
 8005d3a:	409a      	lsls	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	4013      	ands	r3, r2
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d043      	beq.n	8005dcc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0308 	and.w	r3, r3, #8
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d03c      	beq.n	8005dcc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d56:	2210      	movs	r2, #16
 8005d58:	409a      	lsls	r2, r3
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d018      	beq.n	8005d9e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d108      	bne.n	8005d8c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d024      	beq.n	8005dcc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	4798      	blx	r3
 8005d8a:	e01f      	b.n	8005dcc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d01b      	beq.n	8005dcc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	4798      	blx	r3
 8005d9c:	e016      	b.n	8005dcc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d107      	bne.n	8005dbc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f022 0208 	bic.w	r2, r2, #8
 8005dba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d003      	beq.n	8005dcc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dd0:	2220      	movs	r2, #32
 8005dd2:	409a      	lsls	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	f000 808f 	beq.w	8005efc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0310 	and.w	r3, r3, #16
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	f000 8087 	beq.w	8005efc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005df2:	2220      	movs	r2, #32
 8005df4:	409a      	lsls	r2, r3
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b05      	cmp	r3, #5
 8005e04:	d136      	bne.n	8005e74 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 0216 	bic.w	r2, r2, #22
 8005e14:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	695a      	ldr	r2, [r3, #20]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005e24:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d103      	bne.n	8005e36 <HAL_DMA_IRQHandler+0x1da>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d007      	beq.n	8005e46 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f022 0208 	bic.w	r2, r2, #8
 8005e44:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e4a:	223f      	movs	r2, #63	; 0x3f
 8005e4c:	409a      	lsls	r2, r3
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d07e      	beq.n	8005f68 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	4798      	blx	r3
        }
        return;
 8005e72:	e079      	b.n	8005f68 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d01d      	beq.n	8005ebe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10d      	bne.n	8005eac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d031      	beq.n	8005efc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e9c:	6878      	ldr	r0, [r7, #4]
 8005e9e:	4798      	blx	r3
 8005ea0:	e02c      	b.n	8005efc <HAL_DMA_IRQHandler+0x2a0>
 8005ea2:	bf00      	nop
 8005ea4:	200003b8 	.word	0x200003b8
 8005ea8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d023      	beq.n	8005efc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	4798      	blx	r3
 8005ebc:	e01e      	b.n	8005efc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d10f      	bne.n	8005eec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f022 0210 	bic.w	r2, r2, #16
 8005eda:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d003      	beq.n	8005efc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d032      	beq.n	8005f6a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f08:	f003 0301 	and.w	r3, r3, #1
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d022      	beq.n	8005f56 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2205      	movs	r2, #5
 8005f14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f022 0201 	bic.w	r2, r2, #1
 8005f26:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	60bb      	str	r3, [r7, #8]
 8005f2e:	697a      	ldr	r2, [r7, #20]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d307      	bcc.n	8005f44 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f003 0301 	and.w	r3, r3, #1
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1f2      	bne.n	8005f28 <HAL_DMA_IRQHandler+0x2cc>
 8005f42:	e000      	b.n	8005f46 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005f44:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d005      	beq.n	8005f6a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	4798      	blx	r3
 8005f66:	e000      	b.n	8005f6a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005f68:	bf00      	nop
    }
  }
}
 8005f6a:	3718      	adds	r7, #24
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f7e:	b2db      	uxtb	r3, r3
}
 8005f80:	4618      	mov	r0, r3
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
 8005f98:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005fa8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	683a      	ldr	r2, [r7, #0]
 8005fb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	2b40      	cmp	r3, #64	; 0x40
 8005fb8:	d108      	bne.n	8005fcc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	687a      	ldr	r2, [r7, #4]
 8005fc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005fca:	e007      	b.n	8005fdc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	68ba      	ldr	r2, [r7, #8]
 8005fd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	60da      	str	r2, [r3, #12]
}
 8005fdc:	bf00      	nop
 8005fde:	3714      	adds	r7, #20
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b085      	sub	sp, #20
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	3b10      	subs	r3, #16
 8005ff8:	4a14      	ldr	r2, [pc, #80]	; (800604c <DMA_CalcBaseAndBitshift+0x64>)
 8005ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8005ffe:	091b      	lsrs	r3, r3, #4
 8006000:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006002:	4a13      	ldr	r2, [pc, #76]	; (8006050 <DMA_CalcBaseAndBitshift+0x68>)
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	4413      	add	r3, r2
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	461a      	mov	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2b03      	cmp	r3, #3
 8006014:	d909      	bls.n	800602a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800601e:	f023 0303 	bic.w	r3, r3, #3
 8006022:	1d1a      	adds	r2, r3, #4
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	659a      	str	r2, [r3, #88]	; 0x58
 8006028:	e007      	b.n	800603a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006032:	f023 0303 	bic.w	r3, r3, #3
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800603e:	4618      	mov	r0, r3
 8006040:	3714      	adds	r7, #20
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	aaaaaaab 	.word	0xaaaaaaab
 8006050:	0800ba9c 	.word	0x0800ba9c

08006054 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006054:	b480      	push	{r7}
 8006056:	b085      	sub	sp, #20
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800605c:	2300      	movs	r3, #0
 800605e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006064:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	699b      	ldr	r3, [r3, #24]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d11f      	bne.n	80060ae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	2b03      	cmp	r3, #3
 8006072:	d856      	bhi.n	8006122 <DMA_CheckFifoParam+0xce>
 8006074:	a201      	add	r2, pc, #4	; (adr r2, 800607c <DMA_CheckFifoParam+0x28>)
 8006076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607a:	bf00      	nop
 800607c:	0800608d 	.word	0x0800608d
 8006080:	0800609f 	.word	0x0800609f
 8006084:	0800608d 	.word	0x0800608d
 8006088:	08006123 	.word	0x08006123
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006090:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d046      	beq.n	8006126 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800609c:	e043      	b.n	8006126 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060a2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80060a6:	d140      	bne.n	800612a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80060a8:	2301      	movs	r3, #1
 80060aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060ac:	e03d      	b.n	800612a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	699b      	ldr	r3, [r3, #24]
 80060b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060b6:	d121      	bne.n	80060fc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	2b03      	cmp	r3, #3
 80060bc:	d837      	bhi.n	800612e <DMA_CheckFifoParam+0xda>
 80060be:	a201      	add	r2, pc, #4	; (adr r2, 80060c4 <DMA_CheckFifoParam+0x70>)
 80060c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c4:	080060d5 	.word	0x080060d5
 80060c8:	080060db 	.word	0x080060db
 80060cc:	080060d5 	.word	0x080060d5
 80060d0:	080060ed 	.word	0x080060ed
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	73fb      	strb	r3, [r7, #15]
      break;
 80060d8:	e030      	b.n	800613c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d025      	beq.n	8006132 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060ea:	e022      	b.n	8006132 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80060f4:	d11f      	bne.n	8006136 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80060fa:	e01c      	b.n	8006136 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d903      	bls.n	800610a <DMA_CheckFifoParam+0xb6>
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	2b03      	cmp	r3, #3
 8006106:	d003      	beq.n	8006110 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006108:	e018      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	73fb      	strb	r3, [r7, #15]
      break;
 800610e:	e015      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006114:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00e      	beq.n	800613a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	73fb      	strb	r3, [r7, #15]
      break;
 8006120:	e00b      	b.n	800613a <DMA_CheckFifoParam+0xe6>
      break;
 8006122:	bf00      	nop
 8006124:	e00a      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;
 8006126:	bf00      	nop
 8006128:	e008      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;
 800612a:	bf00      	nop
 800612c:	e006      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;
 800612e:	bf00      	nop
 8006130:	e004      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;
 8006132:	bf00      	nop
 8006134:	e002      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;   
 8006136:	bf00      	nop
 8006138:	e000      	b.n	800613c <DMA_CheckFifoParam+0xe8>
      break;
 800613a:	bf00      	nop
    }
  } 
  
  return status; 
 800613c:	7bfb      	ldrb	r3, [r7, #15]
}
 800613e:	4618      	mov	r0, r3
 8006140:	3714      	adds	r7, #20
 8006142:	46bd      	mov	sp, r7
 8006144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop

0800614c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800614c:	b480      	push	{r7}
 800614e:	b089      	sub	sp, #36	; 0x24
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006156:	2300      	movs	r3, #0
 8006158:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800615a:	2300      	movs	r3, #0
 800615c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800615e:	2300      	movs	r3, #0
 8006160:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006162:	2300      	movs	r3, #0
 8006164:	61fb      	str	r3, [r7, #28]
 8006166:	e159      	b.n	800641c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006168:	2201      	movs	r2, #1
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	fa02 f303 	lsl.w	r3, r2, r3
 8006170:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	4013      	ands	r3, r2
 800617a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	429a      	cmp	r2, r3
 8006182:	f040 8148 	bne.w	8006416 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	f003 0303 	and.w	r3, r3, #3
 800618e:	2b01      	cmp	r3, #1
 8006190:	d005      	beq.n	800619e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800619a:	2b02      	cmp	r3, #2
 800619c:	d130      	bne.n	8006200 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	2203      	movs	r2, #3
 80061aa:	fa02 f303 	lsl.w	r3, r2, r3
 80061ae:	43db      	mvns	r3, r3
 80061b0:	69ba      	ldr	r2, [r7, #24]
 80061b2:	4013      	ands	r3, r2
 80061b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	68da      	ldr	r2, [r3, #12]
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	005b      	lsls	r3, r3, #1
 80061be:	fa02 f303 	lsl.w	r3, r2, r3
 80061c2:	69ba      	ldr	r2, [r7, #24]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	69ba      	ldr	r2, [r7, #24]
 80061cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80061d4:	2201      	movs	r2, #1
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	fa02 f303 	lsl.w	r3, r2, r3
 80061dc:	43db      	mvns	r3, r3
 80061de:	69ba      	ldr	r2, [r7, #24]
 80061e0:	4013      	ands	r3, r2
 80061e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	091b      	lsrs	r3, r3, #4
 80061ea:	f003 0201 	and.w	r2, r3, #1
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	fa02 f303 	lsl.w	r3, r2, r3
 80061f4:	69ba      	ldr	r2, [r7, #24]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	69ba      	ldr	r2, [r7, #24]
 80061fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f003 0303 	and.w	r3, r3, #3
 8006208:	2b03      	cmp	r3, #3
 800620a:	d017      	beq.n	800623c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	68db      	ldr	r3, [r3, #12]
 8006210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006212:	69fb      	ldr	r3, [r7, #28]
 8006214:	005b      	lsls	r3, r3, #1
 8006216:	2203      	movs	r2, #3
 8006218:	fa02 f303 	lsl.w	r3, r2, r3
 800621c:	43db      	mvns	r3, r3
 800621e:	69ba      	ldr	r2, [r7, #24]
 8006220:	4013      	ands	r3, r2
 8006222:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	689a      	ldr	r2, [r3, #8]
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	fa02 f303 	lsl.w	r3, r2, r3
 8006230:	69ba      	ldr	r2, [r7, #24]
 8006232:	4313      	orrs	r3, r2
 8006234:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	69ba      	ldr	r2, [r7, #24]
 800623a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f003 0303 	and.w	r3, r3, #3
 8006244:	2b02      	cmp	r3, #2
 8006246:	d123      	bne.n	8006290 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006248:	69fb      	ldr	r3, [r7, #28]
 800624a:	08da      	lsrs	r2, r3, #3
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	3208      	adds	r2, #8
 8006250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006254:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	f003 0307 	and.w	r3, r3, #7
 800625c:	009b      	lsls	r3, r3, #2
 800625e:	220f      	movs	r2, #15
 8006260:	fa02 f303 	lsl.w	r3, r2, r3
 8006264:	43db      	mvns	r3, r3
 8006266:	69ba      	ldr	r2, [r7, #24]
 8006268:	4013      	ands	r3, r2
 800626a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	691a      	ldr	r2, [r3, #16]
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	f003 0307 	and.w	r3, r3, #7
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	fa02 f303 	lsl.w	r3, r2, r3
 800627c:	69ba      	ldr	r2, [r7, #24]
 800627e:	4313      	orrs	r3, r2
 8006280:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006282:	69fb      	ldr	r3, [r7, #28]
 8006284:	08da      	lsrs	r2, r3, #3
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	3208      	adds	r2, #8
 800628a:	69b9      	ldr	r1, [r7, #24]
 800628c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	005b      	lsls	r3, r3, #1
 800629a:	2203      	movs	r2, #3
 800629c:	fa02 f303 	lsl.w	r3, r2, r3
 80062a0:	43db      	mvns	r3, r3
 80062a2:	69ba      	ldr	r2, [r7, #24]
 80062a4:	4013      	ands	r3, r2
 80062a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	f003 0203 	and.w	r2, r3, #3
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	005b      	lsls	r3, r3, #1
 80062b4:	fa02 f303 	lsl.w	r3, r2, r3
 80062b8:	69ba      	ldr	r2, [r7, #24]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	69ba      	ldr	r2, [r7, #24]
 80062c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 80a2 	beq.w	8006416 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062d2:	2300      	movs	r3, #0
 80062d4:	60fb      	str	r3, [r7, #12]
 80062d6:	4b57      	ldr	r3, [pc, #348]	; (8006434 <HAL_GPIO_Init+0x2e8>)
 80062d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062da:	4a56      	ldr	r2, [pc, #344]	; (8006434 <HAL_GPIO_Init+0x2e8>)
 80062dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80062e0:	6453      	str	r3, [r2, #68]	; 0x44
 80062e2:	4b54      	ldr	r3, [pc, #336]	; (8006434 <HAL_GPIO_Init+0x2e8>)
 80062e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062ea:	60fb      	str	r3, [r7, #12]
 80062ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80062ee:	4a52      	ldr	r2, [pc, #328]	; (8006438 <HAL_GPIO_Init+0x2ec>)
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	089b      	lsrs	r3, r3, #2
 80062f4:	3302      	adds	r3, #2
 80062f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	f003 0303 	and.w	r3, r3, #3
 8006302:	009b      	lsls	r3, r3, #2
 8006304:	220f      	movs	r2, #15
 8006306:	fa02 f303 	lsl.w	r3, r2, r3
 800630a:	43db      	mvns	r3, r3
 800630c:	69ba      	ldr	r2, [r7, #24]
 800630e:	4013      	ands	r3, r2
 8006310:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a49      	ldr	r2, [pc, #292]	; (800643c <HAL_GPIO_Init+0x2f0>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d019      	beq.n	800634e <HAL_GPIO_Init+0x202>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	4a48      	ldr	r2, [pc, #288]	; (8006440 <HAL_GPIO_Init+0x2f4>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d013      	beq.n	800634a <HAL_GPIO_Init+0x1fe>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a47      	ldr	r2, [pc, #284]	; (8006444 <HAL_GPIO_Init+0x2f8>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d00d      	beq.n	8006346 <HAL_GPIO_Init+0x1fa>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a46      	ldr	r2, [pc, #280]	; (8006448 <HAL_GPIO_Init+0x2fc>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d007      	beq.n	8006342 <HAL_GPIO_Init+0x1f6>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a45      	ldr	r2, [pc, #276]	; (800644c <HAL_GPIO_Init+0x300>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d101      	bne.n	800633e <HAL_GPIO_Init+0x1f2>
 800633a:	2304      	movs	r3, #4
 800633c:	e008      	b.n	8006350 <HAL_GPIO_Init+0x204>
 800633e:	2307      	movs	r3, #7
 8006340:	e006      	b.n	8006350 <HAL_GPIO_Init+0x204>
 8006342:	2303      	movs	r3, #3
 8006344:	e004      	b.n	8006350 <HAL_GPIO_Init+0x204>
 8006346:	2302      	movs	r3, #2
 8006348:	e002      	b.n	8006350 <HAL_GPIO_Init+0x204>
 800634a:	2301      	movs	r3, #1
 800634c:	e000      	b.n	8006350 <HAL_GPIO_Init+0x204>
 800634e:	2300      	movs	r3, #0
 8006350:	69fa      	ldr	r2, [r7, #28]
 8006352:	f002 0203 	and.w	r2, r2, #3
 8006356:	0092      	lsls	r2, r2, #2
 8006358:	4093      	lsls	r3, r2
 800635a:	69ba      	ldr	r2, [r7, #24]
 800635c:	4313      	orrs	r3, r2
 800635e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006360:	4935      	ldr	r1, [pc, #212]	; (8006438 <HAL_GPIO_Init+0x2ec>)
 8006362:	69fb      	ldr	r3, [r7, #28]
 8006364:	089b      	lsrs	r3, r3, #2
 8006366:	3302      	adds	r3, #2
 8006368:	69ba      	ldr	r2, [r7, #24]
 800636a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800636e:	4b38      	ldr	r3, [pc, #224]	; (8006450 <HAL_GPIO_Init+0x304>)
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	43db      	mvns	r3, r3
 8006378:	69ba      	ldr	r2, [r7, #24]
 800637a:	4013      	ands	r3, r2
 800637c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d003      	beq.n	8006392 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800638a:	69ba      	ldr	r2, [r7, #24]
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	4313      	orrs	r3, r2
 8006390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006392:	4a2f      	ldr	r2, [pc, #188]	; (8006450 <HAL_GPIO_Init+0x304>)
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006398:	4b2d      	ldr	r3, [pc, #180]	; (8006450 <HAL_GPIO_Init+0x304>)
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	43db      	mvns	r3, r3
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	4013      	ands	r3, r2
 80063a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d003      	beq.n	80063bc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80063b4:	69ba      	ldr	r2, [r7, #24]
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	4313      	orrs	r3, r2
 80063ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80063bc:	4a24      	ldr	r2, [pc, #144]	; (8006450 <HAL_GPIO_Init+0x304>)
 80063be:	69bb      	ldr	r3, [r7, #24]
 80063c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80063c2:	4b23      	ldr	r3, [pc, #140]	; (8006450 <HAL_GPIO_Init+0x304>)
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	43db      	mvns	r3, r3
 80063cc:	69ba      	ldr	r2, [r7, #24]
 80063ce:	4013      	ands	r3, r2
 80063d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d003      	beq.n	80063e6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80063de:	69ba      	ldr	r2, [r7, #24]
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80063e6:	4a1a      	ldr	r2, [pc, #104]	; (8006450 <HAL_GPIO_Init+0x304>)
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80063ec:	4b18      	ldr	r3, [pc, #96]	; (8006450 <HAL_GPIO_Init+0x304>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	43db      	mvns	r3, r3
 80063f6:	69ba      	ldr	r2, [r7, #24]
 80063f8:	4013      	ands	r3, r2
 80063fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006404:	2b00      	cmp	r3, #0
 8006406:	d003      	beq.n	8006410 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006408:	69ba      	ldr	r2, [r7, #24]
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	4313      	orrs	r3, r2
 800640e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006410:	4a0f      	ldr	r2, [pc, #60]	; (8006450 <HAL_GPIO_Init+0x304>)
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	3301      	adds	r3, #1
 800641a:	61fb      	str	r3, [r7, #28]
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	2b0f      	cmp	r3, #15
 8006420:	f67f aea2 	bls.w	8006168 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006424:	bf00      	nop
 8006426:	bf00      	nop
 8006428:	3724      	adds	r7, #36	; 0x24
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	40023800 	.word	0x40023800
 8006438:	40013800 	.word	0x40013800
 800643c:	40020000 	.word	0x40020000
 8006440:	40020400 	.word	0x40020400
 8006444:	40020800 	.word	0x40020800
 8006448:	40020c00 	.word	0x40020c00
 800644c:	40021000 	.word	0x40021000
 8006450:	40013c00 	.word	0x40013c00

08006454 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
 800645c:	460b      	mov	r3, r1
 800645e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	691a      	ldr	r2, [r3, #16]
 8006464:	887b      	ldrh	r3, [r7, #2]
 8006466:	4013      	ands	r3, r2
 8006468:	2b00      	cmp	r3, #0
 800646a:	d002      	beq.n	8006472 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800646c:	2301      	movs	r3, #1
 800646e:	73fb      	strb	r3, [r7, #15]
 8006470:	e001      	b.n	8006476 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006472:	2300      	movs	r3, #0
 8006474:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006476:	7bfb      	ldrb	r3, [r7, #15]
}
 8006478:	4618      	mov	r0, r3
 800647a:	3714      	adds	r7, #20
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
 800648c:	460b      	mov	r3, r1
 800648e:	807b      	strh	r3, [r7, #2]
 8006490:	4613      	mov	r3, r2
 8006492:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006494:	787b      	ldrb	r3, [r7, #1]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d003      	beq.n	80064a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800649a:	887a      	ldrh	r2, [r7, #2]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80064a0:	e003      	b.n	80064aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80064a2:	887b      	ldrh	r3, [r7, #2]
 80064a4:	041a      	lsls	r2, r3, #16
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	619a      	str	r2, [r3, #24]
}
 80064aa:	bf00      	nop
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b085      	sub	sp, #20
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
 80064be:	460b      	mov	r3, r1
 80064c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80064c8:	887a      	ldrh	r2, [r7, #2]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	4013      	ands	r3, r2
 80064ce:	041a      	lsls	r2, r3, #16
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	43d9      	mvns	r1, r3
 80064d4:	887b      	ldrh	r3, [r7, #2]
 80064d6:	400b      	ands	r3, r1
 80064d8:	431a      	orrs	r2, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	619a      	str	r2, [r3, #24]
}
 80064de:	bf00      	nop
 80064e0:	3714      	adds	r7, #20
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr
	...

080064ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b082      	sub	sp, #8
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	4603      	mov	r3, r0
 80064f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80064f6:	4b08      	ldr	r3, [pc, #32]	; (8006518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80064f8:	695a      	ldr	r2, [r3, #20]
 80064fa:	88fb      	ldrh	r3, [r7, #6]
 80064fc:	4013      	ands	r3, r2
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d006      	beq.n	8006510 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006502:	4a05      	ldr	r2, [pc, #20]	; (8006518 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006504:	88fb      	ldrh	r3, [r7, #6]
 8006506:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006508:	88fb      	ldrh	r3, [r7, #6]
 800650a:	4618      	mov	r0, r3
 800650c:	f7fe fb88 	bl	8004c20 <HAL_GPIO_EXTI_Callback>
  }
}
 8006510:	bf00      	nop
 8006512:	3708      	adds	r7, #8
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}
 8006518:	40013c00 	.word	0x40013c00

0800651c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d101      	bne.n	800652e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e12b      	b.n	8006786 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006534:	b2db      	uxtb	r3, r3
 8006536:	2b00      	cmp	r3, #0
 8006538:	d106      	bne.n	8006548 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f7fe fdb0 	bl	80050a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2224      	movs	r2, #36	; 0x24
 800654c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	681a      	ldr	r2, [r3, #0]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f022 0201 	bic.w	r2, r2, #1
 800655e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800656e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800657e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006580:	f002 fbb0 	bl	8008ce4 <HAL_RCC_GetPCLK1Freq>
 8006584:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	4a81      	ldr	r2, [pc, #516]	; (8006790 <HAL_I2C_Init+0x274>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d807      	bhi.n	80065a0 <HAL_I2C_Init+0x84>
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	4a80      	ldr	r2, [pc, #512]	; (8006794 <HAL_I2C_Init+0x278>)
 8006594:	4293      	cmp	r3, r2
 8006596:	bf94      	ite	ls
 8006598:	2301      	movls	r3, #1
 800659a:	2300      	movhi	r3, #0
 800659c:	b2db      	uxtb	r3, r3
 800659e:	e006      	b.n	80065ae <HAL_I2C_Init+0x92>
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	4a7d      	ldr	r2, [pc, #500]	; (8006798 <HAL_I2C_Init+0x27c>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	bf94      	ite	ls
 80065a8:	2301      	movls	r3, #1
 80065aa:	2300      	movhi	r3, #0
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d001      	beq.n	80065b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e0e7      	b.n	8006786 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	4a78      	ldr	r2, [pc, #480]	; (800679c <HAL_I2C_Init+0x280>)
 80065ba:	fba2 2303 	umull	r2, r3, r2, r3
 80065be:	0c9b      	lsrs	r3, r3, #18
 80065c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	68ba      	ldr	r2, [r7, #8]
 80065d2:	430a      	orrs	r2, r1
 80065d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	6a1b      	ldr	r3, [r3, #32]
 80065dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	4a6a      	ldr	r2, [pc, #424]	; (8006790 <HAL_I2C_Init+0x274>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d802      	bhi.n	80065f0 <HAL_I2C_Init+0xd4>
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	3301      	adds	r3, #1
 80065ee:	e009      	b.n	8006604 <HAL_I2C_Init+0xe8>
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80065f6:	fb02 f303 	mul.w	r3, r2, r3
 80065fa:	4a69      	ldr	r2, [pc, #420]	; (80067a0 <HAL_I2C_Init+0x284>)
 80065fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006600:	099b      	lsrs	r3, r3, #6
 8006602:	3301      	adds	r3, #1
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	6812      	ldr	r2, [r2, #0]
 8006608:	430b      	orrs	r3, r1
 800660a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	69db      	ldr	r3, [r3, #28]
 8006612:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006616:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	495c      	ldr	r1, [pc, #368]	; (8006790 <HAL_I2C_Init+0x274>)
 8006620:	428b      	cmp	r3, r1
 8006622:	d819      	bhi.n	8006658 <HAL_I2C_Init+0x13c>
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	1e59      	subs	r1, r3, #1
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	005b      	lsls	r3, r3, #1
 800662e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006632:	1c59      	adds	r1, r3, #1
 8006634:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006638:	400b      	ands	r3, r1
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00a      	beq.n	8006654 <HAL_I2C_Init+0x138>
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	1e59      	subs	r1, r3, #1
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	005b      	lsls	r3, r3, #1
 8006648:	fbb1 f3f3 	udiv	r3, r1, r3
 800664c:	3301      	adds	r3, #1
 800664e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006652:	e051      	b.n	80066f8 <HAL_I2C_Init+0x1dc>
 8006654:	2304      	movs	r3, #4
 8006656:	e04f      	b.n	80066f8 <HAL_I2C_Init+0x1dc>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d111      	bne.n	8006684 <HAL_I2C_Init+0x168>
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	1e58      	subs	r0, r3, #1
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6859      	ldr	r1, [r3, #4]
 8006668:	460b      	mov	r3, r1
 800666a:	005b      	lsls	r3, r3, #1
 800666c:	440b      	add	r3, r1
 800666e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006672:	3301      	adds	r3, #1
 8006674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006678:	2b00      	cmp	r3, #0
 800667a:	bf0c      	ite	eq
 800667c:	2301      	moveq	r3, #1
 800667e:	2300      	movne	r3, #0
 8006680:	b2db      	uxtb	r3, r3
 8006682:	e012      	b.n	80066aa <HAL_I2C_Init+0x18e>
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	1e58      	subs	r0, r3, #1
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6859      	ldr	r1, [r3, #4]
 800668c:	460b      	mov	r3, r1
 800668e:	009b      	lsls	r3, r3, #2
 8006690:	440b      	add	r3, r1
 8006692:	0099      	lsls	r1, r3, #2
 8006694:	440b      	add	r3, r1
 8006696:	fbb0 f3f3 	udiv	r3, r0, r3
 800669a:	3301      	adds	r3, #1
 800669c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	bf0c      	ite	eq
 80066a4:	2301      	moveq	r3, #1
 80066a6:	2300      	movne	r3, #0
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d001      	beq.n	80066b2 <HAL_I2C_Init+0x196>
 80066ae:	2301      	movs	r3, #1
 80066b0:	e022      	b.n	80066f8 <HAL_I2C_Init+0x1dc>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d10e      	bne.n	80066d8 <HAL_I2C_Init+0x1bc>
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	1e58      	subs	r0, r3, #1
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6859      	ldr	r1, [r3, #4]
 80066c2:	460b      	mov	r3, r1
 80066c4:	005b      	lsls	r3, r3, #1
 80066c6:	440b      	add	r3, r1
 80066c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80066cc:	3301      	adds	r3, #1
 80066ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80066d6:	e00f      	b.n	80066f8 <HAL_I2C_Init+0x1dc>
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	1e58      	subs	r0, r3, #1
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6859      	ldr	r1, [r3, #4]
 80066e0:	460b      	mov	r3, r1
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	440b      	add	r3, r1
 80066e6:	0099      	lsls	r1, r3, #2
 80066e8:	440b      	add	r3, r1
 80066ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80066ee:	3301      	adds	r3, #1
 80066f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80066f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80066f8:	6879      	ldr	r1, [r7, #4]
 80066fa:	6809      	ldr	r1, [r1, #0]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	69da      	ldr	r2, [r3, #28]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a1b      	ldr	r3, [r3, #32]
 8006712:	431a      	orrs	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	430a      	orrs	r2, r1
 800671a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006726:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	6911      	ldr	r1, [r2, #16]
 800672e:	687a      	ldr	r2, [r7, #4]
 8006730:	68d2      	ldr	r2, [r2, #12]
 8006732:	4311      	orrs	r1, r2
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	6812      	ldr	r2, [r2, #0]
 8006738:	430b      	orrs	r3, r1
 800673a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	695a      	ldr	r2, [r3, #20]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	699b      	ldr	r3, [r3, #24]
 800674e:	431a      	orrs	r2, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	430a      	orrs	r2, r1
 8006756:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f042 0201 	orr.w	r2, r2, #1
 8006766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2220      	movs	r2, #32
 8006772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3710      	adds	r7, #16
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	000186a0 	.word	0x000186a0
 8006794:	001e847f 	.word	0x001e847f
 8006798:	003d08ff 	.word	0x003d08ff
 800679c:	431bde83 	.word	0x431bde83
 80067a0:	10624dd3 	.word	0x10624dd3

080067a4 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b087      	sub	sp, #28
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	607a      	str	r2, [r7, #4]
 80067ae:	461a      	mov	r2, r3
 80067b0:	460b      	mov	r3, r1
 80067b2:	817b      	strh	r3, [r7, #10]
 80067b4:	4613      	mov	r3, r2
 80067b6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80067b8:	2300      	movs	r3, #0
 80067ba:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	2b20      	cmp	r3, #32
 80067c6:	f040 8085 	bne.w	80068d4 <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80067ca:	4b46      	ldr	r3, [pc, #280]	; (80068e4 <HAL_I2C_Master_Transmit_IT+0x140>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	08db      	lsrs	r3, r3, #3
 80067d0:	4a45      	ldr	r2, [pc, #276]	; (80068e8 <HAL_I2C_Master_Transmit_IT+0x144>)
 80067d2:	fba2 2303 	umull	r2, r3, r2, r3
 80067d6:	0a1a      	lsrs	r2, r3, #8
 80067d8:	4613      	mov	r3, r2
 80067da:	009b      	lsls	r3, r3, #2
 80067dc:	4413      	add	r3, r2
 80067de:	009a      	lsls	r2, r3, #2
 80067e0:	4413      	add	r3, r2
 80067e2:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	3b01      	subs	r3, #1
 80067e8:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d116      	bne.n	800681e <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2200      	movs	r2, #0
 80067f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2220      	movs	r2, #32
 80067fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2200      	movs	r2, #0
 8006802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800680a:	f043 0220 	orr.w	r2, r3, #32
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2200      	movs	r2, #0
 8006816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	e05b      	b.n	80068d6 <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	699b      	ldr	r3, [r3, #24]
 8006824:	f003 0302 	and.w	r3, r3, #2
 8006828:	2b02      	cmp	r3, #2
 800682a:	d0db      	beq.n	80067e4 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006832:	2b01      	cmp	r3, #1
 8006834:	d101      	bne.n	800683a <HAL_I2C_Master_Transmit_IT+0x96>
 8006836:	2302      	movs	r3, #2
 8006838:	e04d      	b.n	80068d6 <HAL_I2C_Master_Transmit_IT+0x132>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2201      	movs	r2, #1
 800683e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0301 	and.w	r3, r3, #1
 800684c:	2b01      	cmp	r3, #1
 800684e:	d007      	beq.n	8006860 <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f042 0201 	orr.w	r2, r2, #1
 800685e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	681a      	ldr	r2, [r3, #0]
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800686e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2221      	movs	r2, #33	; 0x21
 8006874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2210      	movs	r2, #16
 800687c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2200      	movs	r2, #0
 8006884:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	893a      	ldrh	r2, [r7, #8]
 8006890:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006896:	b29a      	uxth	r2, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	4a13      	ldr	r2, [pc, #76]	; (80068ec <HAL_I2C_Master_Transmit_IT+0x148>)
 80068a0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80068a2:	897a      	ldrh	r2, [r7, #10]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	685a      	ldr	r2, [r3, #4]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80068be:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068ce:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80068d0:	2300      	movs	r3, #0
 80068d2:	e000      	b.n	80068d6 <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 80068d4:	2302      	movs	r3, #2
  }
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	371c      	adds	r7, #28
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	200003b8 	.word	0x200003b8
 80068e8:	14f8b589 	.word	0x14f8b589
 80068ec:	ffff0000 	.word	0xffff0000

080068f0 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b087      	sub	sp, #28
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60f8      	str	r0, [r7, #12]
 80068f8:	607a      	str	r2, [r7, #4]
 80068fa:	461a      	mov	r2, r3
 80068fc:	460b      	mov	r3, r1
 80068fe:	817b      	strh	r3, [r7, #10]
 8006900:	4613      	mov	r3, r2
 8006902:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8006904:	2300      	movs	r3, #0
 8006906:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800690e:	b2db      	uxtb	r3, r3
 8006910:	2b20      	cmp	r3, #32
 8006912:	f040 808d 	bne.w	8006a30 <HAL_I2C_Master_Receive_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8006916:	4b4a      	ldr	r3, [pc, #296]	; (8006a40 <HAL_I2C_Master_Receive_IT+0x150>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	08db      	lsrs	r3, r3, #3
 800691c:	4a49      	ldr	r2, [pc, #292]	; (8006a44 <HAL_I2C_Master_Receive_IT+0x154>)
 800691e:	fba2 2303 	umull	r2, r3, r2, r3
 8006922:	0a1a      	lsrs	r2, r3, #8
 8006924:	4613      	mov	r3, r2
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	4413      	add	r3, r2
 800692a:	009a      	lsls	r2, r3, #2
 800692c:	4413      	add	r3, r2
 800692e:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	3b01      	subs	r3, #1
 8006934:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d116      	bne.n	800696a <HAL_I2C_Master_Receive_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2220      	movs	r2, #32
 8006946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2200      	movs	r2, #0
 800694e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006956:	f043 0220 	orr.w	r2, r3, #32
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2200      	movs	r2, #0
 8006962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	e063      	b.n	8006a32 <HAL_I2C_Master_Receive_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	f003 0302 	and.w	r3, r3, #2
 8006974:	2b02      	cmp	r3, #2
 8006976:	d0db      	beq.n	8006930 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800697e:	2b01      	cmp	r3, #1
 8006980:	d101      	bne.n	8006986 <HAL_I2C_Master_Receive_IT+0x96>
 8006982:	2302      	movs	r3, #2
 8006984:	e055      	b.n	8006a32 <HAL_I2C_Master_Receive_IT+0x142>
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f003 0301 	and.w	r3, r3, #1
 8006998:	2b01      	cmp	r3, #1
 800699a:	d007      	beq.n	80069ac <HAL_I2C_Master_Receive_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f042 0201 	orr.w	r2, r2, #1
 80069aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2222      	movs	r2, #34	; 0x22
 80069c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2210      	movs	r2, #16
 80069c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	893a      	ldrh	r2, [r7, #8]
 80069dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069e2:	b29a      	uxth	r2, r3
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	4a17      	ldr	r2, [pc, #92]	; (8006a48 <HAL_I2C_Master_Receive_IT+0x158>)
 80069ec:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80069ee:	897a      	ldrh	r2, [r7, #10]
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	645a      	str	r2, [r3, #68]	; 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2200      	movs	r2, #0
 80069f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	685a      	ldr	r2, [r3, #4]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8006a0a:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006a1a:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a2a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	e000      	b.n	8006a32 <HAL_I2C_Master_Receive_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 8006a30:	2302      	movs	r3, #2
  }
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	371c      	adds	r7, #28
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	200003b8 	.word	0x200003b8
 8006a44:	14f8b589 	.word	0x14f8b589
 8006a48:	ffff0000 	.word	0xffff0000

08006a4c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b088      	sub	sp, #32
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006a54:	2300      	movs	r3, #0
 8006a56:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	685b      	ldr	r3, [r3, #4]
 8006a5e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a64:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a6c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a74:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006a76:	7bfb      	ldrb	r3, [r7, #15]
 8006a78:	2b10      	cmp	r3, #16
 8006a7a:	d003      	beq.n	8006a84 <HAL_I2C_EV_IRQHandler+0x38>
 8006a7c:	7bfb      	ldrb	r3, [r7, #15]
 8006a7e:	2b40      	cmp	r3, #64	; 0x40
 8006a80:	f040 80c1 	bne.w	8006c06 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	699b      	ldr	r3, [r3, #24]
 8006a8a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d10d      	bne.n	8006aba <HAL_I2C_EV_IRQHandler+0x6e>
 8006a9e:	693b      	ldr	r3, [r7, #16]
 8006aa0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006aa4:	d003      	beq.n	8006aae <HAL_I2C_EV_IRQHandler+0x62>
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006aac:	d101      	bne.n	8006ab2 <HAL_I2C_EV_IRQHandler+0x66>
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e000      	b.n	8006ab4 <HAL_I2C_EV_IRQHandler+0x68>
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	f000 8132 	beq.w	8006d1e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	f003 0301 	and.w	r3, r3, #1
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d00c      	beq.n	8006ade <HAL_I2C_EV_IRQHandler+0x92>
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	0a5b      	lsrs	r3, r3, #9
 8006ac8:	f003 0301 	and.w	r3, r3, #1
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d006      	beq.n	8006ade <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f001 fc7b 	bl	80083cc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 fd83 	bl	80075e2 <I2C_Master_SB>
 8006adc:	e092      	b.n	8006c04 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	08db      	lsrs	r3, r3, #3
 8006ae2:	f003 0301 	and.w	r3, r3, #1
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d009      	beq.n	8006afe <HAL_I2C_EV_IRQHandler+0xb2>
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	0a5b      	lsrs	r3, r3, #9
 8006aee:	f003 0301 	and.w	r3, r3, #1
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d003      	beq.n	8006afe <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 fdf9 	bl	80076ee <I2C_Master_ADD10>
 8006afc:	e082      	b.n	8006c04 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	085b      	lsrs	r3, r3, #1
 8006b02:	f003 0301 	and.w	r3, r3, #1
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d009      	beq.n	8006b1e <HAL_I2C_EV_IRQHandler+0xd2>
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	0a5b      	lsrs	r3, r3, #9
 8006b0e:	f003 0301 	and.w	r3, r3, #1
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d003      	beq.n	8006b1e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 fe13 	bl	8007742 <I2C_Master_ADDR>
 8006b1c:	e072      	b.n	8006c04 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006b1e:	69bb      	ldr	r3, [r7, #24]
 8006b20:	089b      	lsrs	r3, r3, #2
 8006b22:	f003 0301 	and.w	r3, r3, #1
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d03b      	beq.n	8006ba2 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b38:	f000 80f3 	beq.w	8006d22 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006b3c:	69fb      	ldr	r3, [r7, #28]
 8006b3e:	09db      	lsrs	r3, r3, #7
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d00f      	beq.n	8006b68 <HAL_I2C_EV_IRQHandler+0x11c>
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	0a9b      	lsrs	r3, r3, #10
 8006b4c:	f003 0301 	and.w	r3, r3, #1
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d009      	beq.n	8006b68 <HAL_I2C_EV_IRQHandler+0x11c>
 8006b54:	69fb      	ldr	r3, [r7, #28]
 8006b56:	089b      	lsrs	r3, r3, #2
 8006b58:	f003 0301 	and.w	r3, r3, #1
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d103      	bne.n	8006b68 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f000 f9f3 	bl	8006f4c <I2C_MasterTransmit_TXE>
 8006b66:	e04d      	b.n	8006c04 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006b68:	69fb      	ldr	r3, [r7, #28]
 8006b6a:	089b      	lsrs	r3, r3, #2
 8006b6c:	f003 0301 	and.w	r3, r3, #1
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f000 80d6 	beq.w	8006d22 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	0a5b      	lsrs	r3, r3, #9
 8006b7a:	f003 0301 	and.w	r3, r3, #1
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	f000 80cf 	beq.w	8006d22 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006b84:	7bbb      	ldrb	r3, [r7, #14]
 8006b86:	2b21      	cmp	r3, #33	; 0x21
 8006b88:	d103      	bne.n	8006b92 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 fa7a 	bl	8007084 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006b90:	e0c7      	b.n	8006d22 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8006b92:	7bfb      	ldrb	r3, [r7, #15]
 8006b94:	2b40      	cmp	r3, #64	; 0x40
 8006b96:	f040 80c4 	bne.w	8006d22 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 fae8 	bl	8007170 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006ba0:	e0bf      	b.n	8006d22 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006bac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bb0:	f000 80b7 	beq.w	8006d22 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006bb4:	69fb      	ldr	r3, [r7, #28]
 8006bb6:	099b      	lsrs	r3, r3, #6
 8006bb8:	f003 0301 	and.w	r3, r3, #1
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d00f      	beq.n	8006be0 <HAL_I2C_EV_IRQHandler+0x194>
 8006bc0:	697b      	ldr	r3, [r7, #20]
 8006bc2:	0a9b      	lsrs	r3, r3, #10
 8006bc4:	f003 0301 	and.w	r3, r3, #1
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d009      	beq.n	8006be0 <HAL_I2C_EV_IRQHandler+0x194>
 8006bcc:	69fb      	ldr	r3, [r7, #28]
 8006bce:	089b      	lsrs	r3, r3, #2
 8006bd0:	f003 0301 	and.w	r3, r3, #1
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d103      	bne.n	8006be0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f000 fb5d 	bl	8007298 <I2C_MasterReceive_RXNE>
 8006bde:	e011      	b.n	8006c04 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	089b      	lsrs	r3, r3, #2
 8006be4:	f003 0301 	and.w	r3, r3, #1
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	f000 809a 	beq.w	8006d22 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	0a5b      	lsrs	r3, r3, #9
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	f000 8093 	beq.w	8006d22 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 fc06 	bl	800740e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c02:	e08e      	b.n	8006d22 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006c04:	e08d      	b.n	8006d22 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d004      	beq.n	8006c18 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	695b      	ldr	r3, [r3, #20]
 8006c14:	61fb      	str	r3, [r7, #28]
 8006c16:	e007      	b.n	8006c28 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	695b      	ldr	r3, [r3, #20]
 8006c26:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c28:	69fb      	ldr	r3, [r7, #28]
 8006c2a:	085b      	lsrs	r3, r3, #1
 8006c2c:	f003 0301 	and.w	r3, r3, #1
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d012      	beq.n	8006c5a <HAL_I2C_EV_IRQHandler+0x20e>
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	0a5b      	lsrs	r3, r3, #9
 8006c38:	f003 0301 	and.w	r3, r3, #1
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d00c      	beq.n	8006c5a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d003      	beq.n	8006c50 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006c50:	69b9      	ldr	r1, [r7, #24]
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 ffc4 	bl	8007be0 <I2C_Slave_ADDR>
 8006c58:	e066      	b.n	8006d28 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	091b      	lsrs	r3, r3, #4
 8006c5e:	f003 0301 	and.w	r3, r3, #1
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d009      	beq.n	8006c7a <HAL_I2C_EV_IRQHandler+0x22e>
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	0a5b      	lsrs	r3, r3, #9
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d003      	beq.n	8006c7a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 fffe 	bl	8007c74 <I2C_Slave_STOPF>
 8006c78:	e056      	b.n	8006d28 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006c7a:	7bbb      	ldrb	r3, [r7, #14]
 8006c7c:	2b21      	cmp	r3, #33	; 0x21
 8006c7e:	d002      	beq.n	8006c86 <HAL_I2C_EV_IRQHandler+0x23a>
 8006c80:	7bbb      	ldrb	r3, [r7, #14]
 8006c82:	2b29      	cmp	r3, #41	; 0x29
 8006c84:	d125      	bne.n	8006cd2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	09db      	lsrs	r3, r3, #7
 8006c8a:	f003 0301 	and.w	r3, r3, #1
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d00f      	beq.n	8006cb2 <HAL_I2C_EV_IRQHandler+0x266>
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	0a9b      	lsrs	r3, r3, #10
 8006c96:	f003 0301 	and.w	r3, r3, #1
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d009      	beq.n	8006cb2 <HAL_I2C_EV_IRQHandler+0x266>
 8006c9e:	69fb      	ldr	r3, [r7, #28]
 8006ca0:	089b      	lsrs	r3, r3, #2
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d103      	bne.n	8006cb2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 feda 	bl	8007a64 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006cb0:	e039      	b.n	8006d26 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cb2:	69fb      	ldr	r3, [r7, #28]
 8006cb4:	089b      	lsrs	r3, r3, #2
 8006cb6:	f003 0301 	and.w	r3, r3, #1
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d033      	beq.n	8006d26 <HAL_I2C_EV_IRQHandler+0x2da>
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	0a5b      	lsrs	r3, r3, #9
 8006cc2:	f003 0301 	and.w	r3, r3, #1
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d02d      	beq.n	8006d26 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 ff07 	bl	8007ade <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006cd0:	e029      	b.n	8006d26 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	099b      	lsrs	r3, r3, #6
 8006cd6:	f003 0301 	and.w	r3, r3, #1
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00f      	beq.n	8006cfe <HAL_I2C_EV_IRQHandler+0x2b2>
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	0a9b      	lsrs	r3, r3, #10
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d009      	beq.n	8006cfe <HAL_I2C_EV_IRQHandler+0x2b2>
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	089b      	lsrs	r3, r3, #2
 8006cee:	f003 0301 	and.w	r3, r3, #1
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d103      	bne.n	8006cfe <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 ff12 	bl	8007b20 <I2C_SlaveReceive_RXNE>
 8006cfc:	e014      	b.n	8006d28 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	089b      	lsrs	r3, r3, #2
 8006d02:	f003 0301 	and.w	r3, r3, #1
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00e      	beq.n	8006d28 <HAL_I2C_EV_IRQHandler+0x2dc>
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	0a5b      	lsrs	r3, r3, #9
 8006d0e:	f003 0301 	and.w	r3, r3, #1
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d008      	beq.n	8006d28 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 ff40 	bl	8007b9c <I2C_SlaveReceive_BTF>
 8006d1c:	e004      	b.n	8006d28 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8006d1e:	bf00      	nop
 8006d20:	e002      	b.n	8006d28 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006d22:	bf00      	nop
 8006d24:	e000      	b.n	8006d28 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006d26:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006d28:	3720      	adds	r7, #32
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}

08006d2e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006d2e:	b580      	push	{r7, lr}
 8006d30:	b08a      	sub	sp, #40	; 0x28
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	695b      	ldr	r3, [r3, #20]
 8006d3c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006d46:	2300      	movs	r3, #0
 8006d48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d50:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006d52:	6a3b      	ldr	r3, [r7, #32]
 8006d54:	0a1b      	lsrs	r3, r3, #8
 8006d56:	f003 0301 	and.w	r3, r3, #1
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00e      	beq.n	8006d7c <HAL_I2C_ER_IRQHandler+0x4e>
 8006d5e:	69fb      	ldr	r3, [r7, #28]
 8006d60:	0a1b      	lsrs	r3, r3, #8
 8006d62:	f003 0301 	and.w	r3, r3, #1
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d008      	beq.n	8006d7c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6c:	f043 0301 	orr.w	r3, r3, #1
 8006d70:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006d7a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006d7c:	6a3b      	ldr	r3, [r7, #32]
 8006d7e:	0a5b      	lsrs	r3, r3, #9
 8006d80:	f003 0301 	and.w	r3, r3, #1
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d00e      	beq.n	8006da6 <HAL_I2C_ER_IRQHandler+0x78>
 8006d88:	69fb      	ldr	r3, [r7, #28]
 8006d8a:	0a1b      	lsrs	r3, r3, #8
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d008      	beq.n	8006da6 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d96:	f043 0302 	orr.w	r3, r3, #2
 8006d9a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006da4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006da6:	6a3b      	ldr	r3, [r7, #32]
 8006da8:	0a9b      	lsrs	r3, r3, #10
 8006daa:	f003 0301 	and.w	r3, r3, #1
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d03f      	beq.n	8006e32 <HAL_I2C_ER_IRQHandler+0x104>
 8006db2:	69fb      	ldr	r3, [r7, #28]
 8006db4:	0a1b      	lsrs	r3, r3, #8
 8006db6:	f003 0301 	and.w	r3, r3, #1
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d039      	beq.n	8006e32 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006dbe:	7efb      	ldrb	r3, [r7, #27]
 8006dc0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dc6:	b29b      	uxth	r3, r3
 8006dc8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dd0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006dd8:	7ebb      	ldrb	r3, [r7, #26]
 8006dda:	2b20      	cmp	r3, #32
 8006ddc:	d112      	bne.n	8006e04 <HAL_I2C_ER_IRQHandler+0xd6>
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d10f      	bne.n	8006e04 <HAL_I2C_ER_IRQHandler+0xd6>
 8006de4:	7cfb      	ldrb	r3, [r7, #19]
 8006de6:	2b21      	cmp	r3, #33	; 0x21
 8006de8:	d008      	beq.n	8006dfc <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006dea:	7cfb      	ldrb	r3, [r7, #19]
 8006dec:	2b29      	cmp	r3, #41	; 0x29
 8006dee:	d005      	beq.n	8006dfc <HAL_I2C_ER_IRQHandler+0xce>
 8006df0:	7cfb      	ldrb	r3, [r7, #19]
 8006df2:	2b28      	cmp	r3, #40	; 0x28
 8006df4:	d106      	bne.n	8006e04 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2b21      	cmp	r3, #33	; 0x21
 8006dfa:	d103      	bne.n	8006e04 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f001 f869 	bl	8007ed4 <I2C_Slave_AF>
 8006e02:	e016      	b.n	8006e32 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006e0c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e10:	f043 0304 	orr.w	r3, r3, #4
 8006e14:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006e16:	7efb      	ldrb	r3, [r7, #27]
 8006e18:	2b10      	cmp	r3, #16
 8006e1a:	d002      	beq.n	8006e22 <HAL_I2C_ER_IRQHandler+0xf4>
 8006e1c:	7efb      	ldrb	r3, [r7, #27]
 8006e1e:	2b40      	cmp	r3, #64	; 0x40
 8006e20:	d107      	bne.n	8006e32 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	681a      	ldr	r2, [r3, #0]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e30:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006e32:	6a3b      	ldr	r3, [r7, #32]
 8006e34:	0adb      	lsrs	r3, r3, #11
 8006e36:	f003 0301 	and.w	r3, r3, #1
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00e      	beq.n	8006e5c <HAL_I2C_ER_IRQHandler+0x12e>
 8006e3e:	69fb      	ldr	r3, [r7, #28]
 8006e40:	0a1b      	lsrs	r3, r3, #8
 8006e42:	f003 0301 	and.w	r3, r3, #1
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d008      	beq.n	8006e5c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4c:	f043 0308 	orr.w	r3, r3, #8
 8006e50:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006e5a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d008      	beq.n	8006e74 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e68:	431a      	orrs	r2, r3
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f001 f8a0 	bl	8007fb4 <I2C_ITError>
  }
}
 8006e74:	bf00      	nop
 8006e76:	3728      	adds	r7, #40	; 0x28
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006e84:	bf00      	nop
 8006e86:	370c      	adds	r7, #12
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b083      	sub	sp, #12
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006e98:	bf00      	nop
 8006e9a:	370c      	adds	r7, #12
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr

08006ea4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b083      	sub	sp, #12
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006eac:	bf00      	nop
 8006eae:	370c      	adds	r7, #12
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb6:	4770      	bx	lr

08006eb8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006ec0:	bf00      	nop
 8006ec2:	370c      	adds	r7, #12
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr

08006ecc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b083      	sub	sp, #12
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	460b      	mov	r3, r1
 8006ed6:	70fb      	strb	r3, [r7, #3]
 8006ed8:	4613      	mov	r3, r2
 8006eda:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006edc:	bf00      	nop
 8006ede:	370c      	adds	r7, #12
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b083      	sub	sp, #12
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006ef0:	bf00      	nop
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006f04:	bf00      	nop
 8006f06:	370c      	adds	r7, #12
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b083      	sub	sp, #12
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006f18:	bf00      	nop
 8006f1a:	370c      	adds	r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f22:	4770      	bx	lr

08006f24 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006f2c:	bf00      	nop
 8006f2e:	370c      	adds	r7, #12
 8006f30:	46bd      	mov	sp, r7
 8006f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f36:	4770      	bx	lr

08006f38 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006f40:	bf00      	nop
 8006f42:	370c      	adds	r7, #12
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f5a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f62:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f68:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d150      	bne.n	8007014 <I2C_MasterTransmit_TXE+0xc8>
 8006f72:	7bfb      	ldrb	r3, [r7, #15]
 8006f74:	2b21      	cmp	r3, #33	; 0x21
 8006f76:	d14d      	bne.n	8007014 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2b08      	cmp	r3, #8
 8006f7c:	d01d      	beq.n	8006fba <I2C_MasterTransmit_TXE+0x6e>
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	2b20      	cmp	r3, #32
 8006f82:	d01a      	beq.n	8006fba <I2C_MasterTransmit_TXE+0x6e>
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006f8a:	d016      	beq.n	8006fba <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	685a      	ldr	r2, [r3, #4]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006f9a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2211      	movs	r2, #17
 8006fa0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2220      	movs	r2, #32
 8006fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f7ff ff62 	bl	8006e7c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006fb8:	e060      	b.n	800707c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	685a      	ldr	r2, [r3, #4]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006fc8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fd8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2220      	movs	r2, #32
 8006fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	2b40      	cmp	r3, #64	; 0x40
 8006ff2:	d107      	bne.n	8007004 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f7ff ff7d 	bl	8006efc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007002:	e03b      	b.n	800707c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f7ff ff35 	bl	8006e7c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007012:	e033      	b.n	800707c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8007014:	7bfb      	ldrb	r3, [r7, #15]
 8007016:	2b21      	cmp	r3, #33	; 0x21
 8007018:	d005      	beq.n	8007026 <I2C_MasterTransmit_TXE+0xda>
 800701a:	7bbb      	ldrb	r3, [r7, #14]
 800701c:	2b40      	cmp	r3, #64	; 0x40
 800701e:	d12d      	bne.n	800707c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8007020:	7bfb      	ldrb	r3, [r7, #15]
 8007022:	2b22      	cmp	r3, #34	; 0x22
 8007024:	d12a      	bne.n	800707c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800702a:	b29b      	uxth	r3, r3
 800702c:	2b00      	cmp	r3, #0
 800702e:	d108      	bne.n	8007042 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	685a      	ldr	r2, [r3, #4]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800703e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007040:	e01c      	b.n	800707c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007048:	b2db      	uxtb	r3, r3
 800704a:	2b40      	cmp	r3, #64	; 0x40
 800704c:	d103      	bne.n	8007056 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f000 f88e 	bl	8007170 <I2C_MemoryTransmit_TXE_BTF>
}
 8007054:	e012      	b.n	800707c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800705a:	781a      	ldrb	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007066:	1c5a      	adds	r2, r3, #1
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007070:	b29b      	uxth	r3, r3
 8007072:	3b01      	subs	r3, #1
 8007074:	b29a      	uxth	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800707a:	e7ff      	b.n	800707c <I2C_MasterTransmit_TXE+0x130>
 800707c:	bf00      	nop
 800707e:	3710      	adds	r7, #16
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007090:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007098:	b2db      	uxtb	r3, r3
 800709a:	2b21      	cmp	r3, #33	; 0x21
 800709c:	d164      	bne.n	8007168 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070a2:	b29b      	uxth	r3, r3
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d012      	beq.n	80070ce <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ac:	781a      	ldrb	r2, [r3, #0]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b8:	1c5a      	adds	r2, r3, #1
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	3b01      	subs	r3, #1
 80070c6:	b29a      	uxth	r2, r3
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80070cc:	e04c      	b.n	8007168 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2b08      	cmp	r3, #8
 80070d2:	d01d      	beq.n	8007110 <I2C_MasterTransmit_BTF+0x8c>
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2b20      	cmp	r3, #32
 80070d8:	d01a      	beq.n	8007110 <I2C_MasterTransmit_BTF+0x8c>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80070e0:	d016      	beq.n	8007110 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	685a      	ldr	r2, [r3, #4]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80070f0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2211      	movs	r2, #17
 80070f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2220      	movs	r2, #32
 8007104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f7ff feb7 	bl	8006e7c <HAL_I2C_MasterTxCpltCallback>
}
 800710e:	e02b      	b.n	8007168 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	685a      	ldr	r2, [r3, #4]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800711e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800712e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2220      	movs	r2, #32
 800713a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007144:	b2db      	uxtb	r3, r3
 8007146:	2b40      	cmp	r3, #64	; 0x40
 8007148:	d107      	bne.n	800715a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f7ff fed2 	bl	8006efc <HAL_I2C_MemTxCpltCallback>
}
 8007158:	e006      	b.n	8007168 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	f7ff fe8a 	bl	8006e7c <HAL_I2C_MasterTxCpltCallback>
}
 8007168:	bf00      	nop
 800716a:	3710      	adds	r7, #16
 800716c:	46bd      	mov	sp, r7
 800716e:	bd80      	pop	{r7, pc}

08007170 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800717e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007184:	2b00      	cmp	r3, #0
 8007186:	d11d      	bne.n	80071c4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800718c:	2b01      	cmp	r3, #1
 800718e:	d10b      	bne.n	80071a8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007194:	b2da      	uxtb	r2, r3
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071a0:	1c9a      	adds	r2, r3, #2
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80071a6:	e073      	b.n	8007290 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071ac:	b29b      	uxth	r3, r3
 80071ae:	121b      	asrs	r3, r3, #8
 80071b0:	b2da      	uxtb	r2, r3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071bc:	1c5a      	adds	r2, r3, #1
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80071c2:	e065      	b.n	8007290 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d10b      	bne.n	80071e4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071d0:	b2da      	uxtb	r2, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071dc:	1c5a      	adds	r2, r3, #1
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80071e2:	e055      	b.n	8007290 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071e8:	2b02      	cmp	r3, #2
 80071ea:	d151      	bne.n	8007290 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80071ec:	7bfb      	ldrb	r3, [r7, #15]
 80071ee:	2b22      	cmp	r3, #34	; 0x22
 80071f0:	d10d      	bne.n	800720e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007200:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007206:	1c5a      	adds	r2, r3, #1
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800720c:	e040      	b.n	8007290 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007212:	b29b      	uxth	r3, r3
 8007214:	2b00      	cmp	r3, #0
 8007216:	d015      	beq.n	8007244 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8007218:	7bfb      	ldrb	r3, [r7, #15]
 800721a:	2b21      	cmp	r3, #33	; 0x21
 800721c:	d112      	bne.n	8007244 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007222:	781a      	ldrb	r2, [r3, #0]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800722e:	1c5a      	adds	r2, r3, #1
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007238:	b29b      	uxth	r3, r3
 800723a:	3b01      	subs	r3, #1
 800723c:	b29a      	uxth	r2, r3
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007242:	e025      	b.n	8007290 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007248:	b29b      	uxth	r3, r3
 800724a:	2b00      	cmp	r3, #0
 800724c:	d120      	bne.n	8007290 <I2C_MemoryTransmit_TXE_BTF+0x120>
 800724e:	7bfb      	ldrb	r3, [r7, #15]
 8007250:	2b21      	cmp	r3, #33	; 0x21
 8007252:	d11d      	bne.n	8007290 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	685a      	ldr	r2, [r3, #4]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007262:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007272:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2220      	movs	r2, #32
 800727e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2200      	movs	r2, #0
 8007286:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f7ff fe36 	bl	8006efc <HAL_I2C_MemTxCpltCallback>
}
 8007290:	bf00      	nop
 8007292:	3710      	adds	r7, #16
 8007294:	46bd      	mov	sp, r7
 8007296:	bd80      	pop	{r7, pc}

08007298 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b084      	sub	sp, #16
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	2b22      	cmp	r3, #34	; 0x22
 80072aa:	f040 80ac 	bne.w	8007406 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2b03      	cmp	r3, #3
 80072ba:	d921      	bls.n	8007300 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	691a      	ldr	r2, [r3, #16]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c6:	b2d2      	uxtb	r2, r2
 80072c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ce:	1c5a      	adds	r2, r3, #1
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072d8:	b29b      	uxth	r3, r3
 80072da:	3b01      	subs	r3, #1
 80072dc:	b29a      	uxth	r2, r3
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072e6:	b29b      	uxth	r3, r3
 80072e8:	2b03      	cmp	r3, #3
 80072ea:	f040 808c 	bne.w	8007406 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	685a      	ldr	r2, [r3, #4]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072fc:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80072fe:	e082      	b.n	8007406 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007304:	2b02      	cmp	r3, #2
 8007306:	d075      	beq.n	80073f4 <I2C_MasterReceive_RXNE+0x15c>
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2b01      	cmp	r3, #1
 800730c:	d002      	beq.n	8007314 <I2C_MasterReceive_RXNE+0x7c>
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d16f      	bne.n	80073f4 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f001 f827 	bl	8008368 <I2C_WaitOnSTOPRequestThroughIT>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d142      	bne.n	80073a6 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800732e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	685a      	ldr	r2, [r3, #4]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800733e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	691a      	ldr	r2, [r3, #16]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800734a:	b2d2      	uxtb	r2, r2
 800734c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007352:	1c5a      	adds	r2, r3, #1
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800735c:	b29b      	uxth	r3, r3
 800735e:	3b01      	subs	r3, #1
 8007360:	b29a      	uxth	r2, r3
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2220      	movs	r2, #32
 800736a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007374:	b2db      	uxtb	r3, r3
 8007376:	2b40      	cmp	r3, #64	; 0x40
 8007378:	d10a      	bne.n	8007390 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f7ff fdc1 	bl	8006f10 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800738e:	e03a      	b.n	8007406 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2200      	movs	r2, #0
 8007394:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2212      	movs	r2, #18
 800739c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f7ff fd76 	bl	8006e90 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80073a4:	e02f      	b.n	8007406 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	685a      	ldr	r2, [r3, #4]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80073b4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	691a      	ldr	r2, [r3, #16]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c0:	b2d2      	uxtb	r2, r2
 80073c2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c8:	1c5a      	adds	r2, r3, #1
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073d2:	b29b      	uxth	r3, r3
 80073d4:	3b01      	subs	r3, #1
 80073d6:	b29a      	uxth	r2, r3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2220      	movs	r2, #32
 80073e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2200      	movs	r2, #0
 80073e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f7ff fd99 	bl	8006f24 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80073f2:	e008      	b.n	8007406 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	685a      	ldr	r2, [r3, #4]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007402:	605a      	str	r2, [r3, #4]
}
 8007404:	e7ff      	b.n	8007406 <I2C_MasterReceive_RXNE+0x16e>
 8007406:	bf00      	nop
 8007408:	3710      	adds	r7, #16
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800740e:	b580      	push	{r7, lr}
 8007410:	b084      	sub	sp, #16
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800741a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007420:	b29b      	uxth	r3, r3
 8007422:	2b04      	cmp	r3, #4
 8007424:	d11b      	bne.n	800745e <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	685a      	ldr	r2, [r3, #4]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007434:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	691a      	ldr	r2, [r3, #16]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007440:	b2d2      	uxtb	r2, r2
 8007442:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007448:	1c5a      	adds	r2, r3, #1
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007452:	b29b      	uxth	r3, r3
 8007454:	3b01      	subs	r3, #1
 8007456:	b29a      	uxth	r2, r3
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800745c:	e0bd      	b.n	80075da <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007462:	b29b      	uxth	r3, r3
 8007464:	2b03      	cmp	r3, #3
 8007466:	d129      	bne.n	80074bc <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	685a      	ldr	r2, [r3, #4]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007476:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2b04      	cmp	r3, #4
 800747c:	d00a      	beq.n	8007494 <I2C_MasterReceive_BTF+0x86>
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2b02      	cmp	r3, #2
 8007482:	d007      	beq.n	8007494 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007492:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	691a      	ldr	r2, [r3, #16]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749e:	b2d2      	uxtb	r2, r2
 80074a0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a6:	1c5a      	adds	r2, r3, #1
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	3b01      	subs	r3, #1
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80074ba:	e08e      	b.n	80075da <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	2b02      	cmp	r3, #2
 80074c4:	d176      	bne.n	80075b4 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d002      	beq.n	80074d2 <I2C_MasterReceive_BTF+0xc4>
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2b10      	cmp	r3, #16
 80074d0:	d108      	bne.n	80074e4 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074e0:	601a      	str	r2, [r3, #0]
 80074e2:	e019      	b.n	8007518 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2b04      	cmp	r3, #4
 80074e8:	d002      	beq.n	80074f0 <I2C_MasterReceive_BTF+0xe2>
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d108      	bne.n	8007502 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80074fe:	601a      	str	r2, [r3, #0]
 8007500:	e00a      	b.n	8007518 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2b10      	cmp	r3, #16
 8007506:	d007      	beq.n	8007518 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681a      	ldr	r2, [r3, #0]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007516:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	691a      	ldr	r2, [r3, #16]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007522:	b2d2      	uxtb	r2, r2
 8007524:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752a:	1c5a      	adds	r2, r3, #1
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007534:	b29b      	uxth	r3, r3
 8007536:	3b01      	subs	r3, #1
 8007538:	b29a      	uxth	r2, r3
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	691a      	ldr	r2, [r3, #16]
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007548:	b2d2      	uxtb	r2, r2
 800754a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007550:	1c5a      	adds	r2, r3, #1
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800755a:	b29b      	uxth	r3, r3
 800755c:	3b01      	subs	r3, #1
 800755e:	b29a      	uxth	r2, r3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	685a      	ldr	r2, [r3, #4]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007572:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2220      	movs	r2, #32
 8007578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007582:	b2db      	uxtb	r3, r3
 8007584:	2b40      	cmp	r3, #64	; 0x40
 8007586:	d10a      	bne.n	800759e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f7ff fcba 	bl	8006f10 <HAL_I2C_MemRxCpltCallback>
}
 800759c:	e01d      	b.n	80075da <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2200      	movs	r2, #0
 80075a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2212      	movs	r2, #18
 80075aa:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f7ff fc6f 	bl	8006e90 <HAL_I2C_MasterRxCpltCallback>
}
 80075b2:	e012      	b.n	80075da <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	691a      	ldr	r2, [r3, #16]
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075be:	b2d2      	uxtb	r2, r2
 80075c0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c6:	1c5a      	adds	r2, r3, #1
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	3b01      	subs	r3, #1
 80075d4:	b29a      	uxth	r2, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80075da:	bf00      	nop
 80075dc:	3710      	adds	r7, #16
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}

080075e2 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80075e2:	b480      	push	{r7}
 80075e4:	b083      	sub	sp, #12
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	2b40      	cmp	r3, #64	; 0x40
 80075f4:	d117      	bne.n	8007626 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d109      	bne.n	8007612 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007602:	b2db      	uxtb	r3, r3
 8007604:	461a      	mov	r2, r3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800760e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007610:	e067      	b.n	80076e2 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007616:	b2db      	uxtb	r3, r3
 8007618:	f043 0301 	orr.w	r3, r3, #1
 800761c:	b2da      	uxtb	r2, r3
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	611a      	str	r2, [r3, #16]
}
 8007624:	e05d      	b.n	80076e2 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	691b      	ldr	r3, [r3, #16]
 800762a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800762e:	d133      	bne.n	8007698 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007636:	b2db      	uxtb	r3, r3
 8007638:	2b21      	cmp	r3, #33	; 0x21
 800763a:	d109      	bne.n	8007650 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007640:	b2db      	uxtb	r3, r3
 8007642:	461a      	mov	r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800764c:	611a      	str	r2, [r3, #16]
 800764e:	e008      	b.n	8007662 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007654:	b2db      	uxtb	r3, r3
 8007656:	f043 0301 	orr.w	r3, r3, #1
 800765a:	b2da      	uxtb	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007666:	2b00      	cmp	r3, #0
 8007668:	d004      	beq.n	8007674 <I2C_Master_SB+0x92>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800766e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007670:	2b00      	cmp	r3, #0
 8007672:	d108      	bne.n	8007686 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007678:	2b00      	cmp	r3, #0
 800767a:	d032      	beq.n	80076e2 <I2C_Master_SB+0x100>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007682:	2b00      	cmp	r3, #0
 8007684:	d02d      	beq.n	80076e2 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	685a      	ldr	r2, [r3, #4]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007694:	605a      	str	r2, [r3, #4]
}
 8007696:	e024      	b.n	80076e2 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800769c:	2b00      	cmp	r3, #0
 800769e:	d10e      	bne.n	80076be <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	11db      	asrs	r3, r3, #7
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	f003 0306 	and.w	r3, r3, #6
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	f063 030f 	orn	r3, r3, #15
 80076b4:	b2da      	uxtb	r2, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	611a      	str	r2, [r3, #16]
}
 80076bc:	e011      	b.n	80076e2 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d10d      	bne.n	80076e2 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	11db      	asrs	r3, r3, #7
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	f003 0306 	and.w	r3, r3, #6
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	f063 030e 	orn	r3, r3, #14
 80076da:	b2da      	uxtb	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	611a      	str	r2, [r3, #16]
}
 80076e2:	bf00      	nop
 80076e4:	370c      	adds	r7, #12
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80076ee:	b480      	push	{r7}
 80076f0:	b083      	sub	sp, #12
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076fa:	b2da      	uxtb	r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007706:	2b00      	cmp	r3, #0
 8007708:	d004      	beq.n	8007714 <I2C_Master_ADD10+0x26>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800770e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007710:	2b00      	cmp	r3, #0
 8007712:	d108      	bne.n	8007726 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007718:	2b00      	cmp	r3, #0
 800771a:	d00c      	beq.n	8007736 <I2C_Master_ADD10+0x48>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007722:	2b00      	cmp	r3, #0
 8007724:	d007      	beq.n	8007736 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	685a      	ldr	r2, [r3, #4]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007734:	605a      	str	r2, [r3, #4]
  }
}
 8007736:	bf00      	nop
 8007738:	370c      	adds	r7, #12
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr

08007742 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007742:	b480      	push	{r7}
 8007744:	b091      	sub	sp, #68	; 0x44
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007750:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007758:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800775e:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007766:	b2db      	uxtb	r3, r3
 8007768:	2b22      	cmp	r3, #34	; 0x22
 800776a:	f040 8169 	bne.w	8007a40 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007772:	2b00      	cmp	r3, #0
 8007774:	d10f      	bne.n	8007796 <I2C_Master_ADDR+0x54>
 8007776:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800777a:	2b40      	cmp	r3, #64	; 0x40
 800777c:	d10b      	bne.n	8007796 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800777e:	2300      	movs	r3, #0
 8007780:	633b      	str	r3, [r7, #48]	; 0x30
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	695b      	ldr	r3, [r3, #20]
 8007788:	633b      	str	r3, [r7, #48]	; 0x30
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	699b      	ldr	r3, [r3, #24]
 8007790:	633b      	str	r3, [r7, #48]	; 0x30
 8007792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007794:	e160      	b.n	8007a58 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800779a:	2b00      	cmp	r3, #0
 800779c:	d11d      	bne.n	80077da <I2C_Master_ADDR+0x98>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	691b      	ldr	r3, [r3, #16]
 80077a2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80077a6:	d118      	bne.n	80077da <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80077a8:	2300      	movs	r3, #0
 80077aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	695b      	ldr	r3, [r3, #20]
 80077b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80077cc:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077d2:	1c5a      	adds	r2, r3, #1
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	651a      	str	r2, [r3, #80]	; 0x50
 80077d8:	e13e      	b.n	8007a58 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077de:	b29b      	uxth	r3, r3
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d113      	bne.n	800780c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80077e4:	2300      	movs	r3, #0
 80077e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	695b      	ldr	r3, [r3, #20]
 80077ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	699b      	ldr	r3, [r3, #24]
 80077f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80077f8:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	681a      	ldr	r2, [r3, #0]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007808:	601a      	str	r2, [r3, #0]
 800780a:	e115      	b.n	8007a38 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007810:	b29b      	uxth	r3, r3
 8007812:	2b01      	cmp	r3, #1
 8007814:	f040 808a 	bne.w	800792c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800781a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800781e:	d137      	bne.n	8007890 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800782e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800783a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800783e:	d113      	bne.n	8007868 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	681a      	ldr	r2, [r3, #0]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800784e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007850:	2300      	movs	r3, #0
 8007852:	627b      	str	r3, [r7, #36]	; 0x24
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	695b      	ldr	r3, [r3, #20]
 800785a:	627b      	str	r3, [r7, #36]	; 0x24
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	627b      	str	r3, [r7, #36]	; 0x24
 8007864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007866:	e0e7      	b.n	8007a38 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007868:	2300      	movs	r3, #0
 800786a:	623b      	str	r3, [r7, #32]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	695b      	ldr	r3, [r3, #20]
 8007872:	623b      	str	r3, [r7, #32]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	699b      	ldr	r3, [r3, #24]
 800787a:	623b      	str	r3, [r7, #32]
 800787c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800788c:	601a      	str	r2, [r3, #0]
 800788e:	e0d3      	b.n	8007a38 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007892:	2b08      	cmp	r3, #8
 8007894:	d02e      	beq.n	80078f4 <I2C_Master_ADDR+0x1b2>
 8007896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007898:	2b20      	cmp	r3, #32
 800789a:	d02b      	beq.n	80078f4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800789c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800789e:	2b12      	cmp	r3, #18
 80078a0:	d102      	bne.n	80078a8 <I2C_Master_ADDR+0x166>
 80078a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d125      	bne.n	80078f4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80078a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078aa:	2b04      	cmp	r3, #4
 80078ac:	d00e      	beq.n	80078cc <I2C_Master_ADDR+0x18a>
 80078ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d00b      	beq.n	80078cc <I2C_Master_ADDR+0x18a>
 80078b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b6:	2b10      	cmp	r3, #16
 80078b8:	d008      	beq.n	80078cc <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681a      	ldr	r2, [r3, #0]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078c8:	601a      	str	r2, [r3, #0]
 80078ca:	e007      	b.n	80078dc <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80078da:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078dc:	2300      	movs	r3, #0
 80078de:	61fb      	str	r3, [r7, #28]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	695b      	ldr	r3, [r3, #20]
 80078e6:	61fb      	str	r3, [r7, #28]
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	699b      	ldr	r3, [r3, #24]
 80078ee:	61fb      	str	r3, [r7, #28]
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	e0a1      	b.n	8007a38 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007902:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007904:	2300      	movs	r3, #0
 8007906:	61bb      	str	r3, [r7, #24]
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	695b      	ldr	r3, [r3, #20]
 800790e:	61bb      	str	r3, [r7, #24]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	699b      	ldr	r3, [r3, #24]
 8007916:	61bb      	str	r3, [r7, #24]
 8007918:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007928:	601a      	str	r2, [r3, #0]
 800792a:	e085      	b.n	8007a38 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007930:	b29b      	uxth	r3, r3
 8007932:	2b02      	cmp	r3, #2
 8007934:	d14d      	bne.n	80079d2 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007938:	2b04      	cmp	r3, #4
 800793a:	d016      	beq.n	800796a <I2C_Master_ADDR+0x228>
 800793c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800793e:	2b02      	cmp	r3, #2
 8007940:	d013      	beq.n	800796a <I2C_Master_ADDR+0x228>
 8007942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007944:	2b10      	cmp	r3, #16
 8007946:	d010      	beq.n	800796a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	681a      	ldr	r2, [r3, #0]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007956:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007966:	601a      	str	r2, [r3, #0]
 8007968:	e007      	b.n	800797a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007978:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007984:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007988:	d117      	bne.n	80079ba <I2C_Master_ADDR+0x278>
 800798a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800798c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007990:	d00b      	beq.n	80079aa <I2C_Master_ADDR+0x268>
 8007992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007994:	2b01      	cmp	r3, #1
 8007996:	d008      	beq.n	80079aa <I2C_Master_ADDR+0x268>
 8007998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800799a:	2b08      	cmp	r3, #8
 800799c:	d005      	beq.n	80079aa <I2C_Master_ADDR+0x268>
 800799e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a0:	2b10      	cmp	r3, #16
 80079a2:	d002      	beq.n	80079aa <I2C_Master_ADDR+0x268>
 80079a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079a6:	2b20      	cmp	r3, #32
 80079a8:	d107      	bne.n	80079ba <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	685a      	ldr	r2, [r3, #4]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80079b8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80079ba:	2300      	movs	r3, #0
 80079bc:	617b      	str	r3, [r7, #20]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	695b      	ldr	r3, [r3, #20]
 80079c4:	617b      	str	r3, [r7, #20]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	699b      	ldr	r3, [r3, #24]
 80079cc:	617b      	str	r3, [r7, #20]
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	e032      	b.n	8007a38 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80079e0:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079f0:	d117      	bne.n	8007a22 <I2C_Master_ADDR+0x2e0>
 80079f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80079f8:	d00b      	beq.n	8007a12 <I2C_Master_ADDR+0x2d0>
 80079fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d008      	beq.n	8007a12 <I2C_Master_ADDR+0x2d0>
 8007a00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a02:	2b08      	cmp	r3, #8
 8007a04:	d005      	beq.n	8007a12 <I2C_Master_ADDR+0x2d0>
 8007a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a08:	2b10      	cmp	r3, #16
 8007a0a:	d002      	beq.n	8007a12 <I2C_Master_ADDR+0x2d0>
 8007a0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a0e:	2b20      	cmp	r3, #32
 8007a10:	d107      	bne.n	8007a22 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	685a      	ldr	r2, [r3, #4]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007a20:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a22:	2300      	movs	r3, #0
 8007a24:	613b      	str	r3, [r7, #16]
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	695b      	ldr	r3, [r3, #20]
 8007a2c:	613b      	str	r3, [r7, #16]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	699b      	ldr	r3, [r3, #24]
 8007a34:	613b      	str	r3, [r7, #16]
 8007a36:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007a3e:	e00b      	b.n	8007a58 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a40:	2300      	movs	r3, #0
 8007a42:	60fb      	str	r3, [r7, #12]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	695b      	ldr	r3, [r3, #20]
 8007a4a:	60fb      	str	r3, [r7, #12]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	60fb      	str	r3, [r7, #12]
 8007a54:	68fb      	ldr	r3, [r7, #12]
}
 8007a56:	e7ff      	b.n	8007a58 <I2C_Master_ADDR+0x316>
 8007a58:	bf00      	nop
 8007a5a:	3744      	adds	r7, #68	; 0x44
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b084      	sub	sp, #16
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a72:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a78:	b29b      	uxth	r3, r3
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d02b      	beq.n	8007ad6 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a82:	781a      	ldrb	r2, [r3, #0]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a8e:	1c5a      	adds	r2, r3, #1
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	3b01      	subs	r3, #1
 8007a9c:	b29a      	uxth	r2, r3
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d114      	bne.n	8007ad6 <I2C_SlaveTransmit_TXE+0x72>
 8007aac:	7bfb      	ldrb	r3, [r7, #15]
 8007aae:	2b29      	cmp	r3, #41	; 0x29
 8007ab0:	d111      	bne.n	8007ad6 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	685a      	ldr	r2, [r3, #4]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ac0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2221      	movs	r2, #33	; 0x21
 8007ac6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2228      	movs	r2, #40	; 0x28
 8007acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f7ff f9e7 	bl	8006ea4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007ad6:	bf00      	nop
 8007ad8:	3710      	adds	r7, #16
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}

08007ade <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007ade:	b480      	push	{r7}
 8007ae0:	b083      	sub	sp, #12
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d011      	beq.n	8007b14 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007af4:	781a      	ldrb	r2, [r3, #0]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b00:	1c5a      	adds	r2, r3, #1
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	3b01      	subs	r3, #1
 8007b0e:	b29a      	uxth	r2, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007b14:	bf00      	nop
 8007b16:	370c      	adds	r7, #12
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1e:	4770      	bx	lr

08007b20 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b084      	sub	sp, #16
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b2e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d02c      	beq.n	8007b94 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	691a      	ldr	r2, [r3, #16]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b44:	b2d2      	uxtb	r2, r2
 8007b46:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b4c:	1c5a      	adds	r2, r3, #1
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	3b01      	subs	r3, #1
 8007b5a:	b29a      	uxth	r2, r3
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d114      	bne.n	8007b94 <I2C_SlaveReceive_RXNE+0x74>
 8007b6a:	7bfb      	ldrb	r3, [r7, #15]
 8007b6c:	2b2a      	cmp	r3, #42	; 0x2a
 8007b6e:	d111      	bne.n	8007b94 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	685a      	ldr	r2, [r3, #4]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b7e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2222      	movs	r2, #34	; 0x22
 8007b84:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2228      	movs	r2, #40	; 0x28
 8007b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007b8e:	6878      	ldr	r0, [r7, #4]
 8007b90:	f7ff f992 	bl	8006eb8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007b94:	bf00      	nop
 8007b96:	3710      	adds	r7, #16
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b083      	sub	sp, #12
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d012      	beq.n	8007bd4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	691a      	ldr	r2, [r3, #16]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bb8:	b2d2      	uxtb	r2, r2
 8007bba:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc0:	1c5a      	adds	r2, r3, #1
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	3b01      	subs	r3, #1
 8007bce:	b29a      	uxth	r2, r3
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007bd4:	bf00      	nop
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007bea:	2300      	movs	r3, #0
 8007bec:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bf4:	b2db      	uxtb	r3, r3
 8007bf6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007bfa:	2b28      	cmp	r3, #40	; 0x28
 8007bfc:	d127      	bne.n	8007c4e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	685a      	ldr	r2, [r3, #4]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c0c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	089b      	lsrs	r3, r3, #2
 8007c12:	f003 0301 	and.w	r3, r3, #1
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d101      	bne.n	8007c1e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	09db      	lsrs	r3, r3, #7
 8007c22:	f003 0301 	and.w	r3, r3, #1
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d103      	bne.n	8007c32 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	81bb      	strh	r3, [r7, #12]
 8007c30:	e002      	b.n	8007c38 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	699b      	ldr	r3, [r3, #24]
 8007c36:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007c40:	89ba      	ldrh	r2, [r7, #12]
 8007c42:	7bfb      	ldrb	r3, [r7, #15]
 8007c44:	4619      	mov	r1, r3
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f7ff f940 	bl	8006ecc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007c4c:	e00e      	b.n	8007c6c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c4e:	2300      	movs	r3, #0
 8007c50:	60bb      	str	r3, [r7, #8]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	695b      	ldr	r3, [r3, #20]
 8007c58:	60bb      	str	r3, [r7, #8]
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	699b      	ldr	r3, [r3, #24]
 8007c60:	60bb      	str	r3, [r7, #8]
 8007c62:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007c6c:	bf00      	nop
 8007c6e:	3710      	adds	r7, #16
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c82:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	685a      	ldr	r2, [r3, #4]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007c92:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007c94:	2300      	movs	r3, #0
 8007c96:	60bb      	str	r3, [r7, #8]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	60bb      	str	r3, [r7, #8]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f042 0201 	orr.w	r2, r2, #1
 8007cae:	601a      	str	r2, [r3, #0]
 8007cb0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	681a      	ldr	r2, [r3, #0]
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cc0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ccc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cd0:	d172      	bne.n	8007db8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007cd2:	7bfb      	ldrb	r3, [r7, #15]
 8007cd4:	2b22      	cmp	r3, #34	; 0x22
 8007cd6:	d002      	beq.n	8007cde <I2C_Slave_STOPF+0x6a>
 8007cd8:	7bfb      	ldrb	r3, [r7, #15]
 8007cda:	2b2a      	cmp	r3, #42	; 0x2a
 8007cdc:	d135      	bne.n	8007d4a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	b29a      	uxth	r2, r3
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d005      	beq.n	8007d02 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cfa:	f043 0204 	orr.w	r2, r3, #4
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	685a      	ldr	r2, [r3, #4]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d10:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7fe f92a 	bl	8005f70 <HAL_DMA_GetState>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d049      	beq.n	8007db6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d26:	4a69      	ldr	r2, [pc, #420]	; (8007ecc <I2C_Slave_STOPF+0x258>)
 8007d28:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d2e:	4618      	mov	r0, r3
 8007d30:	f7fd ff72 	bl	8005c18 <HAL_DMA_Abort_IT>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d03d      	beq.n	8007db6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007d44:	4610      	mov	r0, r2
 8007d46:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007d48:	e035      	b.n	8007db6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	b29a      	uxth	r2, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d5c:	b29b      	uxth	r3, r3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d005      	beq.n	8007d6e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d66:	f043 0204 	orr.w	r2, r3, #4
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	685a      	ldr	r2, [r3, #4]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d7c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d82:	4618      	mov	r0, r3
 8007d84:	f7fe f8f4 	bl	8005f70 <HAL_DMA_GetState>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d014      	beq.n	8007db8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d92:	4a4e      	ldr	r2, [pc, #312]	; (8007ecc <I2C_Slave_STOPF+0x258>)
 8007d94:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f7fd ff3c 	bl	8005c18 <HAL_DMA_Abort_IT>
 8007da0:	4603      	mov	r3, r0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d008      	beq.n	8007db8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007daa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dac:	687a      	ldr	r2, [r7, #4]
 8007dae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007db0:	4610      	mov	r0, r2
 8007db2:	4798      	blx	r3
 8007db4:	e000      	b.n	8007db8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007db6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d03e      	beq.n	8007e40 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	695b      	ldr	r3, [r3, #20]
 8007dc8:	f003 0304 	and.w	r3, r3, #4
 8007dcc:	2b04      	cmp	r3, #4
 8007dce:	d112      	bne.n	8007df6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	691a      	ldr	r2, [r3, #16]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dda:	b2d2      	uxtb	r2, r2
 8007ddc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de2:	1c5a      	adds	r2, r3, #1
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	3b01      	subs	r3, #1
 8007df0:	b29a      	uxth	r2, r3
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	695b      	ldr	r3, [r3, #20]
 8007dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e00:	2b40      	cmp	r3, #64	; 0x40
 8007e02:	d112      	bne.n	8007e2a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	691a      	ldr	r2, [r3, #16]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e0e:	b2d2      	uxtb	r2, r2
 8007e10:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e16:	1c5a      	adds	r2, r3, #1
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	3b01      	subs	r3, #1
 8007e24:	b29a      	uxth	r2, r3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d005      	beq.n	8007e40 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e38:	f043 0204 	orr.w	r2, r3, #4
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d003      	beq.n	8007e50 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f000 f8b3 	bl	8007fb4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007e4e:	e039      	b.n	8007ec4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007e50:	7bfb      	ldrb	r3, [r7, #15]
 8007e52:	2b2a      	cmp	r3, #42	; 0x2a
 8007e54:	d109      	bne.n	8007e6a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2228      	movs	r2, #40	; 0x28
 8007e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f7ff f827 	bl	8006eb8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	2b28      	cmp	r3, #40	; 0x28
 8007e74:	d111      	bne.n	8007e9a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	4a15      	ldr	r2, [pc, #84]	; (8007ed0 <I2C_Slave_STOPF+0x25c>)
 8007e7a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	2220      	movs	r2, #32
 8007e86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f7ff f828 	bl	8006ee8 <HAL_I2C_ListenCpltCallback>
}
 8007e98:	e014      	b.n	8007ec4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e9e:	2b22      	cmp	r3, #34	; 0x22
 8007ea0:	d002      	beq.n	8007ea8 <I2C_Slave_STOPF+0x234>
 8007ea2:	7bfb      	ldrb	r3, [r7, #15]
 8007ea4:	2b22      	cmp	r3, #34	; 0x22
 8007ea6:	d10d      	bne.n	8007ec4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2220      	movs	r2, #32
 8007eb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f7fe fffa 	bl	8006eb8 <HAL_I2C_SlaveRxCpltCallback>
}
 8007ec4:	bf00      	nop
 8007ec6:	3710      	adds	r7, #16
 8007ec8:	46bd      	mov	sp, r7
 8007eca:	bd80      	pop	{r7, pc}
 8007ecc:	08008219 	.word	0x08008219
 8007ed0:	ffff0000 	.word	0xffff0000

08007ed4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b084      	sub	sp, #16
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ee2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ee8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	2b08      	cmp	r3, #8
 8007eee:	d002      	beq.n	8007ef6 <I2C_Slave_AF+0x22>
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	2b20      	cmp	r3, #32
 8007ef4:	d129      	bne.n	8007f4a <I2C_Slave_AF+0x76>
 8007ef6:	7bfb      	ldrb	r3, [r7, #15]
 8007ef8:	2b28      	cmp	r3, #40	; 0x28
 8007efa:	d126      	bne.n	8007f4a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	4a2c      	ldr	r2, [pc, #176]	; (8007fb0 <I2C_Slave_AF+0xdc>)
 8007f00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	685a      	ldr	r2, [r3, #4]
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007f10:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007f1a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	681a      	ldr	r2, [r3, #0]
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f2a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2200      	movs	r2, #0
 8007f30:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	2220      	movs	r2, #32
 8007f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f7fe ffd0 	bl	8006ee8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007f48:	e02e      	b.n	8007fa8 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007f4a:	7bfb      	ldrb	r3, [r7, #15]
 8007f4c:	2b21      	cmp	r3, #33	; 0x21
 8007f4e:	d126      	bne.n	8007f9e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	4a17      	ldr	r2, [pc, #92]	; (8007fb0 <I2C_Slave_AF+0xdc>)
 8007f54:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2221      	movs	r2, #33	; 0x21
 8007f5a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2220      	movs	r2, #32
 8007f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2200      	movs	r2, #0
 8007f68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	685a      	ldr	r2, [r3, #4]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007f7a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007f84:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f94:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f7fe ff84 	bl	8006ea4 <HAL_I2C_SlaveTxCpltCallback>
}
 8007f9c:	e004      	b.n	8007fa8 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007fa6:	615a      	str	r2, [r3, #20]
}
 8007fa8:	bf00      	nop
 8007faa:	3710      	adds	r7, #16
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	ffff0000 	.word	0xffff0000

08007fb4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fc2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007fca:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007fcc:	7bbb      	ldrb	r3, [r7, #14]
 8007fce:	2b10      	cmp	r3, #16
 8007fd0:	d002      	beq.n	8007fd8 <I2C_ITError+0x24>
 8007fd2:	7bbb      	ldrb	r3, [r7, #14]
 8007fd4:	2b40      	cmp	r3, #64	; 0x40
 8007fd6:	d10a      	bne.n	8007fee <I2C_ITError+0x3a>
 8007fd8:	7bfb      	ldrb	r3, [r7, #15]
 8007fda:	2b22      	cmp	r3, #34	; 0x22
 8007fdc:	d107      	bne.n	8007fee <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	681a      	ldr	r2, [r3, #0]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007fec:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007fee:	7bfb      	ldrb	r3, [r7, #15]
 8007ff0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007ff4:	2b28      	cmp	r3, #40	; 0x28
 8007ff6:	d107      	bne.n	8008008 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2228      	movs	r2, #40	; 0x28
 8008002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008006:	e015      	b.n	8008034 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008012:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008016:	d00a      	beq.n	800802e <I2C_ITError+0x7a>
 8008018:	7bfb      	ldrb	r3, [r7, #15]
 800801a:	2b60      	cmp	r3, #96	; 0x60
 800801c:	d007      	beq.n	800802e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2220      	movs	r2, #32
 8008022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2200      	movs	r2, #0
 800802a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2200      	movs	r2, #0
 8008032:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800803e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008042:	d162      	bne.n	800810a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	685a      	ldr	r2, [r3, #4]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008052:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008058:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800805c:	b2db      	uxtb	r3, r3
 800805e:	2b01      	cmp	r3, #1
 8008060:	d020      	beq.n	80080a4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008066:	4a6a      	ldr	r2, [pc, #424]	; (8008210 <I2C_ITError+0x25c>)
 8008068:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800806e:	4618      	mov	r0, r3
 8008070:	f7fd fdd2 	bl	8005c18 <HAL_DMA_Abort_IT>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	f000 8089 	beq.w	800818e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681a      	ldr	r2, [r3, #0]
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f022 0201 	bic.w	r2, r2, #1
 800808a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2220      	movs	r2, #32
 8008090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008098:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800809a:	687a      	ldr	r2, [r7, #4]
 800809c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800809e:	4610      	mov	r0, r2
 80080a0:	4798      	blx	r3
 80080a2:	e074      	b.n	800818e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080a8:	4a59      	ldr	r2, [pc, #356]	; (8008210 <I2C_ITError+0x25c>)
 80080aa:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080b0:	4618      	mov	r0, r3
 80080b2:	f7fd fdb1 	bl	8005c18 <HAL_DMA_Abort_IT>
 80080b6:	4603      	mov	r3, r0
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d068      	beq.n	800818e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	695b      	ldr	r3, [r3, #20]
 80080c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080c6:	2b40      	cmp	r3, #64	; 0x40
 80080c8:	d10b      	bne.n	80080e2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	691a      	ldr	r2, [r3, #16]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d4:	b2d2      	uxtb	r2, r2
 80080d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080dc:	1c5a      	adds	r2, r3, #1
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	681a      	ldr	r2, [r3, #0]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f022 0201 	bic.w	r2, r2, #1
 80080f0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2220      	movs	r2, #32
 80080f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008104:	4610      	mov	r0, r2
 8008106:	4798      	blx	r3
 8008108:	e041      	b.n	800818e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008110:	b2db      	uxtb	r3, r3
 8008112:	2b60      	cmp	r3, #96	; 0x60
 8008114:	d125      	bne.n	8008162 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2220      	movs	r2, #32
 800811a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	695b      	ldr	r3, [r3, #20]
 800812a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800812e:	2b40      	cmp	r3, #64	; 0x40
 8008130:	d10b      	bne.n	800814a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	691a      	ldr	r2, [r3, #16]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813c:	b2d2      	uxtb	r2, r2
 800813e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008144:	1c5a      	adds	r2, r3, #1
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f022 0201 	bic.w	r2, r2, #1
 8008158:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f7fe feec 	bl	8006f38 <HAL_I2C_AbortCpltCallback>
 8008160:	e015      	b.n	800818e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	695b      	ldr	r3, [r3, #20]
 8008168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800816c:	2b40      	cmp	r3, #64	; 0x40
 800816e:	d10b      	bne.n	8008188 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	691a      	ldr	r2, [r3, #16]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800817a:	b2d2      	uxtb	r2, r2
 800817c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008182:	1c5a      	adds	r2, r3, #1
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f7fe fecb 	bl	8006f24 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008192:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	f003 0301 	and.w	r3, r3, #1
 800819a:	2b00      	cmp	r3, #0
 800819c:	d10e      	bne.n	80081bc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d109      	bne.n	80081bc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d104      	bne.n	80081bc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d007      	beq.n	80081cc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	685a      	ldr	r2, [r3, #4]
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80081ca:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081d2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d8:	f003 0304 	and.w	r3, r3, #4
 80081dc:	2b04      	cmp	r3, #4
 80081de:	d113      	bne.n	8008208 <I2C_ITError+0x254>
 80081e0:	7bfb      	ldrb	r3, [r7, #15]
 80081e2:	2b28      	cmp	r3, #40	; 0x28
 80081e4:	d110      	bne.n	8008208 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	4a0a      	ldr	r2, [pc, #40]	; (8008214 <I2C_ITError+0x260>)
 80081ea:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2220      	movs	r2, #32
 80081f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2200      	movs	r2, #0
 80081fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f7fe fe70 	bl	8006ee8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008208:	bf00      	nop
 800820a:	3710      	adds	r7, #16
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}
 8008210:	08008219 	.word	0x08008219
 8008214:	ffff0000 	.word	0xffff0000

08008218 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b086      	sub	sp, #24
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008220:	2300      	movs	r3, #0
 8008222:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008228:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800822a:	697b      	ldr	r3, [r7, #20]
 800822c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008230:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8008232:	4b4b      	ldr	r3, [pc, #300]	; (8008360 <I2C_DMAAbort+0x148>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	08db      	lsrs	r3, r3, #3
 8008238:	4a4a      	ldr	r2, [pc, #296]	; (8008364 <I2C_DMAAbort+0x14c>)
 800823a:	fba2 2303 	umull	r2, r3, r2, r3
 800823e:	0a1a      	lsrs	r2, r3, #8
 8008240:	4613      	mov	r3, r2
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	4413      	add	r3, r2
 8008246:	00da      	lsls	r2, r3, #3
 8008248:	1ad3      	subs	r3, r2, r3
 800824a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d106      	bne.n	8008260 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008256:	f043 0220 	orr.w	r2, r3, #32
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800825e:	e00a      	b.n	8008276 <I2C_DMAAbort+0x5e>
    }
    count--;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	3b01      	subs	r3, #1
 8008264:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008270:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008274:	d0ea      	beq.n	800824c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800827a:	2b00      	cmp	r3, #0
 800827c:	d003      	beq.n	8008286 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800827e:	697b      	ldr	r3, [r7, #20]
 8008280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008282:	2200      	movs	r2, #0
 8008284:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800828a:	2b00      	cmp	r3, #0
 800828c:	d003      	beq.n	8008296 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008292:	2200      	movs	r2, #0
 8008294:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	681a      	ldr	r2, [r3, #0]
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082a4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	2200      	movs	r2, #0
 80082aa:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d003      	beq.n	80082bc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082b8:	2200      	movs	r2, #0
 80082ba:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d003      	beq.n	80082cc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082c8:	2200      	movs	r2, #0
 80082ca:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	697b      	ldr	r3, [r7, #20]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f022 0201 	bic.w	r2, r2, #1
 80082da:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	2b60      	cmp	r3, #96	; 0x60
 80082e6:	d10e      	bne.n	8008306 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	2220      	movs	r2, #32
 80082ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	2200      	movs	r2, #0
 80082f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	2200      	movs	r2, #0
 80082fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80082fe:	6978      	ldr	r0, [r7, #20]
 8008300:	f7fe fe1a 	bl	8006f38 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008304:	e027      	b.n	8008356 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008306:	7cfb      	ldrb	r3, [r7, #19]
 8008308:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800830c:	2b28      	cmp	r3, #40	; 0x28
 800830e:	d117      	bne.n	8008340 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	681a      	ldr	r2, [r3, #0]
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f042 0201 	orr.w	r2, r2, #1
 800831e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	681a      	ldr	r2, [r3, #0]
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800832e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	2200      	movs	r2, #0
 8008334:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	2228      	movs	r2, #40	; 0x28
 800833a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800833e:	e007      	b.n	8008350 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8008340:	697b      	ldr	r3, [r7, #20]
 8008342:	2220      	movs	r2, #32
 8008344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	2200      	movs	r2, #0
 800834c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008350:	6978      	ldr	r0, [r7, #20]
 8008352:	f7fe fde7 	bl	8006f24 <HAL_I2C_ErrorCallback>
}
 8008356:	bf00      	nop
 8008358:	3718      	adds	r7, #24
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}
 800835e:	bf00      	nop
 8008360:	200003b8 	.word	0x200003b8
 8008364:	14f8b589 	.word	0x14f8b589

08008368 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008368:	b480      	push	{r7}
 800836a:	b085      	sub	sp, #20
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008370:	2300      	movs	r3, #0
 8008372:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008374:	4b13      	ldr	r3, [pc, #76]	; (80083c4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	08db      	lsrs	r3, r3, #3
 800837a:	4a13      	ldr	r2, [pc, #76]	; (80083c8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800837c:	fba2 2303 	umull	r2, r3, r2, r3
 8008380:	0a1a      	lsrs	r2, r3, #8
 8008382:	4613      	mov	r3, r2
 8008384:	009b      	lsls	r3, r3, #2
 8008386:	4413      	add	r3, r2
 8008388:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	3b01      	subs	r3, #1
 800838e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d107      	bne.n	80083a6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800839a:	f043 0220 	orr.w	r2, r3, #32
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	e008      	b.n	80083b8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80083b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083b4:	d0e9      	beq.n	800838a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80083b6:	2300      	movs	r3, #0
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3714      	adds	r7, #20
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr
 80083c4:	200003b8 	.word	0x200003b8
 80083c8:	14f8b589 	.word	0x14f8b589

080083cc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b083      	sub	sp, #12
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083d8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80083dc:	d103      	bne.n	80083e6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2201      	movs	r2, #1
 80083e2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80083e4:	e007      	b.n	80083f6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083ea:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80083ee:	d102      	bne.n	80083f6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2208      	movs	r2, #8
 80083f4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80083f6:	bf00      	nop
 80083f8:	370c      	adds	r7, #12
 80083fa:	46bd      	mov	sp, r7
 80083fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008400:	4770      	bx	lr
	...

08008404 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b086      	sub	sp, #24
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d101      	bne.n	8008416 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	e267      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f003 0301 	and.w	r3, r3, #1
 800841e:	2b00      	cmp	r3, #0
 8008420:	d075      	beq.n	800850e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008422:	4b88      	ldr	r3, [pc, #544]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	f003 030c 	and.w	r3, r3, #12
 800842a:	2b04      	cmp	r3, #4
 800842c:	d00c      	beq.n	8008448 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800842e:	4b85      	ldr	r3, [pc, #532]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008436:	2b08      	cmp	r3, #8
 8008438:	d112      	bne.n	8008460 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800843a:	4b82      	ldr	r3, [pc, #520]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008442:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008446:	d10b      	bne.n	8008460 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008448:	4b7e      	ldr	r3, [pc, #504]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008450:	2b00      	cmp	r3, #0
 8008452:	d05b      	beq.n	800850c <HAL_RCC_OscConfig+0x108>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	685b      	ldr	r3, [r3, #4]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d157      	bne.n	800850c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800845c:	2301      	movs	r3, #1
 800845e:	e242      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008468:	d106      	bne.n	8008478 <HAL_RCC_OscConfig+0x74>
 800846a:	4b76      	ldr	r3, [pc, #472]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a75      	ldr	r2, [pc, #468]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008474:	6013      	str	r3, [r2, #0]
 8008476:	e01d      	b.n	80084b4 <HAL_RCC_OscConfig+0xb0>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008480:	d10c      	bne.n	800849c <HAL_RCC_OscConfig+0x98>
 8008482:	4b70      	ldr	r3, [pc, #448]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a6f      	ldr	r2, [pc, #444]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008488:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800848c:	6013      	str	r3, [r2, #0]
 800848e:	4b6d      	ldr	r3, [pc, #436]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a6c      	ldr	r2, [pc, #432]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008494:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008498:	6013      	str	r3, [r2, #0]
 800849a:	e00b      	b.n	80084b4 <HAL_RCC_OscConfig+0xb0>
 800849c:	4b69      	ldr	r3, [pc, #420]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a68      	ldr	r2, [pc, #416]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 80084a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80084a6:	6013      	str	r3, [r2, #0]
 80084a8:	4b66      	ldr	r3, [pc, #408]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a65      	ldr	r2, [pc, #404]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 80084ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80084b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d013      	beq.n	80084e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084bc:	f7fd f918 	bl	80056f0 <HAL_GetTick>
 80084c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084c2:	e008      	b.n	80084d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80084c4:	f7fd f914 	bl	80056f0 <HAL_GetTick>
 80084c8:	4602      	mov	r2, r0
 80084ca:	693b      	ldr	r3, [r7, #16]
 80084cc:	1ad3      	subs	r3, r2, r3
 80084ce:	2b64      	cmp	r3, #100	; 0x64
 80084d0:	d901      	bls.n	80084d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80084d2:	2303      	movs	r3, #3
 80084d4:	e207      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084d6:	4b5b      	ldr	r3, [pc, #364]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d0f0      	beq.n	80084c4 <HAL_RCC_OscConfig+0xc0>
 80084e2:	e014      	b.n	800850e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084e4:	f7fd f904 	bl	80056f0 <HAL_GetTick>
 80084e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084ea:	e008      	b.n	80084fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80084ec:	f7fd f900 	bl	80056f0 <HAL_GetTick>
 80084f0:	4602      	mov	r2, r0
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	1ad3      	subs	r3, r2, r3
 80084f6:	2b64      	cmp	r3, #100	; 0x64
 80084f8:	d901      	bls.n	80084fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80084fa:	2303      	movs	r3, #3
 80084fc:	e1f3      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80084fe:	4b51      	ldr	r3, [pc, #324]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1f0      	bne.n	80084ec <HAL_RCC_OscConfig+0xe8>
 800850a:	e000      	b.n	800850e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800850c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f003 0302 	and.w	r3, r3, #2
 8008516:	2b00      	cmp	r3, #0
 8008518:	d063      	beq.n	80085e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800851a:	4b4a      	ldr	r3, [pc, #296]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	f003 030c 	and.w	r3, r3, #12
 8008522:	2b00      	cmp	r3, #0
 8008524:	d00b      	beq.n	800853e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008526:	4b47      	ldr	r3, [pc, #284]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800852e:	2b08      	cmp	r3, #8
 8008530:	d11c      	bne.n	800856c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008532:	4b44      	ldr	r3, [pc, #272]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800853a:	2b00      	cmp	r3, #0
 800853c:	d116      	bne.n	800856c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800853e:	4b41      	ldr	r3, [pc, #260]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f003 0302 	and.w	r3, r3, #2
 8008546:	2b00      	cmp	r3, #0
 8008548:	d005      	beq.n	8008556 <HAL_RCC_OscConfig+0x152>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	68db      	ldr	r3, [r3, #12]
 800854e:	2b01      	cmp	r3, #1
 8008550:	d001      	beq.n	8008556 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008552:	2301      	movs	r3, #1
 8008554:	e1c7      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008556:	4b3b      	ldr	r3, [pc, #236]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	00db      	lsls	r3, r3, #3
 8008564:	4937      	ldr	r1, [pc, #220]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008566:	4313      	orrs	r3, r2
 8008568:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800856a:	e03a      	b.n	80085e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	68db      	ldr	r3, [r3, #12]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d020      	beq.n	80085b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008574:	4b34      	ldr	r3, [pc, #208]	; (8008648 <HAL_RCC_OscConfig+0x244>)
 8008576:	2201      	movs	r2, #1
 8008578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800857a:	f7fd f8b9 	bl	80056f0 <HAL_GetTick>
 800857e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008580:	e008      	b.n	8008594 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008582:	f7fd f8b5 	bl	80056f0 <HAL_GetTick>
 8008586:	4602      	mov	r2, r0
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	1ad3      	subs	r3, r2, r3
 800858c:	2b02      	cmp	r3, #2
 800858e:	d901      	bls.n	8008594 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008590:	2303      	movs	r3, #3
 8008592:	e1a8      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008594:	4b2b      	ldr	r3, [pc, #172]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f003 0302 	and.w	r3, r3, #2
 800859c:	2b00      	cmp	r3, #0
 800859e:	d0f0      	beq.n	8008582 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085a0:	4b28      	ldr	r3, [pc, #160]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	00db      	lsls	r3, r3, #3
 80085ae:	4925      	ldr	r1, [pc, #148]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 80085b0:	4313      	orrs	r3, r2
 80085b2:	600b      	str	r3, [r1, #0]
 80085b4:	e015      	b.n	80085e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80085b6:	4b24      	ldr	r3, [pc, #144]	; (8008648 <HAL_RCC_OscConfig+0x244>)
 80085b8:	2200      	movs	r2, #0
 80085ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085bc:	f7fd f898 	bl	80056f0 <HAL_GetTick>
 80085c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085c2:	e008      	b.n	80085d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80085c4:	f7fd f894 	bl	80056f0 <HAL_GetTick>
 80085c8:	4602      	mov	r2, r0
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	2b02      	cmp	r3, #2
 80085d0:	d901      	bls.n	80085d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80085d2:	2303      	movs	r3, #3
 80085d4:	e187      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085d6:	4b1b      	ldr	r3, [pc, #108]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f003 0302 	and.w	r3, r3, #2
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d1f0      	bne.n	80085c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 0308 	and.w	r3, r3, #8
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d036      	beq.n	800865c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	695b      	ldr	r3, [r3, #20]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d016      	beq.n	8008624 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80085f6:	4b15      	ldr	r3, [pc, #84]	; (800864c <HAL_RCC_OscConfig+0x248>)
 80085f8:	2201      	movs	r2, #1
 80085fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80085fc:	f7fd f878 	bl	80056f0 <HAL_GetTick>
 8008600:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008602:	e008      	b.n	8008616 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008604:	f7fd f874 	bl	80056f0 <HAL_GetTick>
 8008608:	4602      	mov	r2, r0
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	1ad3      	subs	r3, r2, r3
 800860e:	2b02      	cmp	r3, #2
 8008610:	d901      	bls.n	8008616 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008612:	2303      	movs	r3, #3
 8008614:	e167      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008616:	4b0b      	ldr	r3, [pc, #44]	; (8008644 <HAL_RCC_OscConfig+0x240>)
 8008618:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800861a:	f003 0302 	and.w	r3, r3, #2
 800861e:	2b00      	cmp	r3, #0
 8008620:	d0f0      	beq.n	8008604 <HAL_RCC_OscConfig+0x200>
 8008622:	e01b      	b.n	800865c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008624:	4b09      	ldr	r3, [pc, #36]	; (800864c <HAL_RCC_OscConfig+0x248>)
 8008626:	2200      	movs	r2, #0
 8008628:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800862a:	f7fd f861 	bl	80056f0 <HAL_GetTick>
 800862e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008630:	e00e      	b.n	8008650 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008632:	f7fd f85d 	bl	80056f0 <HAL_GetTick>
 8008636:	4602      	mov	r2, r0
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	1ad3      	subs	r3, r2, r3
 800863c:	2b02      	cmp	r3, #2
 800863e:	d907      	bls.n	8008650 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008640:	2303      	movs	r3, #3
 8008642:	e150      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
 8008644:	40023800 	.word	0x40023800
 8008648:	42470000 	.word	0x42470000
 800864c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008650:	4b88      	ldr	r3, [pc, #544]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008654:	f003 0302 	and.w	r3, r3, #2
 8008658:	2b00      	cmp	r3, #0
 800865a:	d1ea      	bne.n	8008632 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f003 0304 	and.w	r3, r3, #4
 8008664:	2b00      	cmp	r3, #0
 8008666:	f000 8097 	beq.w	8008798 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800866a:	2300      	movs	r3, #0
 800866c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800866e:	4b81      	ldr	r3, [pc, #516]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008676:	2b00      	cmp	r3, #0
 8008678:	d10f      	bne.n	800869a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800867a:	2300      	movs	r3, #0
 800867c:	60bb      	str	r3, [r7, #8]
 800867e:	4b7d      	ldr	r3, [pc, #500]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008682:	4a7c      	ldr	r2, [pc, #496]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008688:	6413      	str	r3, [r2, #64]	; 0x40
 800868a:	4b7a      	ldr	r3, [pc, #488]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 800868c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800868e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008692:	60bb      	str	r3, [r7, #8]
 8008694:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008696:	2301      	movs	r3, #1
 8008698:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800869a:	4b77      	ldr	r3, [pc, #476]	; (8008878 <HAL_RCC_OscConfig+0x474>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d118      	bne.n	80086d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80086a6:	4b74      	ldr	r3, [pc, #464]	; (8008878 <HAL_RCC_OscConfig+0x474>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4a73      	ldr	r2, [pc, #460]	; (8008878 <HAL_RCC_OscConfig+0x474>)
 80086ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80086b2:	f7fd f81d 	bl	80056f0 <HAL_GetTick>
 80086b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086b8:	e008      	b.n	80086cc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086ba:	f7fd f819 	bl	80056f0 <HAL_GetTick>
 80086be:	4602      	mov	r2, r0
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	1ad3      	subs	r3, r2, r3
 80086c4:	2b02      	cmp	r3, #2
 80086c6:	d901      	bls.n	80086cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80086c8:	2303      	movs	r3, #3
 80086ca:	e10c      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086cc:	4b6a      	ldr	r3, [pc, #424]	; (8008878 <HAL_RCC_OscConfig+0x474>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d0f0      	beq.n	80086ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	2b01      	cmp	r3, #1
 80086de:	d106      	bne.n	80086ee <HAL_RCC_OscConfig+0x2ea>
 80086e0:	4b64      	ldr	r3, [pc, #400]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 80086e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086e4:	4a63      	ldr	r2, [pc, #396]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 80086e6:	f043 0301 	orr.w	r3, r3, #1
 80086ea:	6713      	str	r3, [r2, #112]	; 0x70
 80086ec:	e01c      	b.n	8008728 <HAL_RCC_OscConfig+0x324>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	689b      	ldr	r3, [r3, #8]
 80086f2:	2b05      	cmp	r3, #5
 80086f4:	d10c      	bne.n	8008710 <HAL_RCC_OscConfig+0x30c>
 80086f6:	4b5f      	ldr	r3, [pc, #380]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 80086f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086fa:	4a5e      	ldr	r2, [pc, #376]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 80086fc:	f043 0304 	orr.w	r3, r3, #4
 8008700:	6713      	str	r3, [r2, #112]	; 0x70
 8008702:	4b5c      	ldr	r3, [pc, #368]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008706:	4a5b      	ldr	r2, [pc, #364]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008708:	f043 0301 	orr.w	r3, r3, #1
 800870c:	6713      	str	r3, [r2, #112]	; 0x70
 800870e:	e00b      	b.n	8008728 <HAL_RCC_OscConfig+0x324>
 8008710:	4b58      	ldr	r3, [pc, #352]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008714:	4a57      	ldr	r2, [pc, #348]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008716:	f023 0301 	bic.w	r3, r3, #1
 800871a:	6713      	str	r3, [r2, #112]	; 0x70
 800871c:	4b55      	ldr	r3, [pc, #340]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 800871e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008720:	4a54      	ldr	r2, [pc, #336]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008722:	f023 0304 	bic.w	r3, r3, #4
 8008726:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	689b      	ldr	r3, [r3, #8]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d015      	beq.n	800875c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008730:	f7fc ffde 	bl	80056f0 <HAL_GetTick>
 8008734:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008736:	e00a      	b.n	800874e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008738:	f7fc ffda 	bl	80056f0 <HAL_GetTick>
 800873c:	4602      	mov	r2, r0
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	1ad3      	subs	r3, r2, r3
 8008742:	f241 3288 	movw	r2, #5000	; 0x1388
 8008746:	4293      	cmp	r3, r2
 8008748:	d901      	bls.n	800874e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800874a:	2303      	movs	r3, #3
 800874c:	e0cb      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800874e:	4b49      	ldr	r3, [pc, #292]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008752:	f003 0302 	and.w	r3, r3, #2
 8008756:	2b00      	cmp	r3, #0
 8008758:	d0ee      	beq.n	8008738 <HAL_RCC_OscConfig+0x334>
 800875a:	e014      	b.n	8008786 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800875c:	f7fc ffc8 	bl	80056f0 <HAL_GetTick>
 8008760:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008762:	e00a      	b.n	800877a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008764:	f7fc ffc4 	bl	80056f0 <HAL_GetTick>
 8008768:	4602      	mov	r2, r0
 800876a:	693b      	ldr	r3, [r7, #16]
 800876c:	1ad3      	subs	r3, r2, r3
 800876e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008772:	4293      	cmp	r3, r2
 8008774:	d901      	bls.n	800877a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008776:	2303      	movs	r3, #3
 8008778:	e0b5      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800877a:	4b3e      	ldr	r3, [pc, #248]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 800877c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800877e:	f003 0302 	and.w	r3, r3, #2
 8008782:	2b00      	cmp	r3, #0
 8008784:	d1ee      	bne.n	8008764 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008786:	7dfb      	ldrb	r3, [r7, #23]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d105      	bne.n	8008798 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800878c:	4b39      	ldr	r3, [pc, #228]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 800878e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008790:	4a38      	ldr	r2, [pc, #224]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008792:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008796:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	699b      	ldr	r3, [r3, #24]
 800879c:	2b00      	cmp	r3, #0
 800879e:	f000 80a1 	beq.w	80088e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80087a2:	4b34      	ldr	r3, [pc, #208]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 80087a4:	689b      	ldr	r3, [r3, #8]
 80087a6:	f003 030c 	and.w	r3, r3, #12
 80087aa:	2b08      	cmp	r3, #8
 80087ac:	d05c      	beq.n	8008868 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	699b      	ldr	r3, [r3, #24]
 80087b2:	2b02      	cmp	r3, #2
 80087b4:	d141      	bne.n	800883a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80087b6:	4b31      	ldr	r3, [pc, #196]	; (800887c <HAL_RCC_OscConfig+0x478>)
 80087b8:	2200      	movs	r2, #0
 80087ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087bc:	f7fc ff98 	bl	80056f0 <HAL_GetTick>
 80087c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087c2:	e008      	b.n	80087d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80087c4:	f7fc ff94 	bl	80056f0 <HAL_GetTick>
 80087c8:	4602      	mov	r2, r0
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	1ad3      	subs	r3, r2, r3
 80087ce:	2b02      	cmp	r3, #2
 80087d0:	d901      	bls.n	80087d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80087d2:	2303      	movs	r3, #3
 80087d4:	e087      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087d6:	4b27      	ldr	r3, [pc, #156]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d1f0      	bne.n	80087c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	69da      	ldr	r2, [r3, #28]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6a1b      	ldr	r3, [r3, #32]
 80087ea:	431a      	orrs	r2, r3
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087f0:	019b      	lsls	r3, r3, #6
 80087f2:	431a      	orrs	r2, r3
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087f8:	085b      	lsrs	r3, r3, #1
 80087fa:	3b01      	subs	r3, #1
 80087fc:	041b      	lsls	r3, r3, #16
 80087fe:	431a      	orrs	r2, r3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008804:	061b      	lsls	r3, r3, #24
 8008806:	491b      	ldr	r1, [pc, #108]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 8008808:	4313      	orrs	r3, r2
 800880a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800880c:	4b1b      	ldr	r3, [pc, #108]	; (800887c <HAL_RCC_OscConfig+0x478>)
 800880e:	2201      	movs	r2, #1
 8008810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008812:	f7fc ff6d 	bl	80056f0 <HAL_GetTick>
 8008816:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008818:	e008      	b.n	800882c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800881a:	f7fc ff69 	bl	80056f0 <HAL_GetTick>
 800881e:	4602      	mov	r2, r0
 8008820:	693b      	ldr	r3, [r7, #16]
 8008822:	1ad3      	subs	r3, r2, r3
 8008824:	2b02      	cmp	r3, #2
 8008826:	d901      	bls.n	800882c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008828:	2303      	movs	r3, #3
 800882a:	e05c      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800882c:	4b11      	ldr	r3, [pc, #68]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008834:	2b00      	cmp	r3, #0
 8008836:	d0f0      	beq.n	800881a <HAL_RCC_OscConfig+0x416>
 8008838:	e054      	b.n	80088e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800883a:	4b10      	ldr	r3, [pc, #64]	; (800887c <HAL_RCC_OscConfig+0x478>)
 800883c:	2200      	movs	r2, #0
 800883e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008840:	f7fc ff56 	bl	80056f0 <HAL_GetTick>
 8008844:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008846:	e008      	b.n	800885a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008848:	f7fc ff52 	bl	80056f0 <HAL_GetTick>
 800884c:	4602      	mov	r2, r0
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	2b02      	cmp	r3, #2
 8008854:	d901      	bls.n	800885a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008856:	2303      	movs	r3, #3
 8008858:	e045      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800885a:	4b06      	ldr	r3, [pc, #24]	; (8008874 <HAL_RCC_OscConfig+0x470>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008862:	2b00      	cmp	r3, #0
 8008864:	d1f0      	bne.n	8008848 <HAL_RCC_OscConfig+0x444>
 8008866:	e03d      	b.n	80088e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	2b01      	cmp	r3, #1
 800886e:	d107      	bne.n	8008880 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008870:	2301      	movs	r3, #1
 8008872:	e038      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
 8008874:	40023800 	.word	0x40023800
 8008878:	40007000 	.word	0x40007000
 800887c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008880:	4b1b      	ldr	r3, [pc, #108]	; (80088f0 <HAL_RCC_OscConfig+0x4ec>)
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	699b      	ldr	r3, [r3, #24]
 800888a:	2b01      	cmp	r3, #1
 800888c:	d028      	beq.n	80088e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008898:	429a      	cmp	r2, r3
 800889a:	d121      	bne.n	80088e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088a6:	429a      	cmp	r2, r3
 80088a8:	d11a      	bne.n	80088e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80088aa:	68fa      	ldr	r2, [r7, #12]
 80088ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80088b0:	4013      	ands	r3, r2
 80088b2:	687a      	ldr	r2, [r7, #4]
 80088b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80088b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d111      	bne.n	80088e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088c6:	085b      	lsrs	r3, r3, #1
 80088c8:	3b01      	subs	r3, #1
 80088ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d107      	bne.n	80088e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80088dc:	429a      	cmp	r2, r3
 80088de:	d001      	beq.n	80088e4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	e000      	b.n	80088e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80088e4:	2300      	movs	r3, #0
}
 80088e6:	4618      	mov	r0, r3
 80088e8:	3718      	adds	r7, #24
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
 80088ee:	bf00      	nop
 80088f0:	40023800 	.word	0x40023800

080088f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b084      	sub	sp, #16
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
 80088fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d101      	bne.n	8008908 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008904:	2301      	movs	r3, #1
 8008906:	e0cc      	b.n	8008aa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008908:	4b68      	ldr	r3, [pc, #416]	; (8008aac <HAL_RCC_ClockConfig+0x1b8>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f003 0307 	and.w	r3, r3, #7
 8008910:	683a      	ldr	r2, [r7, #0]
 8008912:	429a      	cmp	r2, r3
 8008914:	d90c      	bls.n	8008930 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008916:	4b65      	ldr	r3, [pc, #404]	; (8008aac <HAL_RCC_ClockConfig+0x1b8>)
 8008918:	683a      	ldr	r2, [r7, #0]
 800891a:	b2d2      	uxtb	r2, r2
 800891c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800891e:	4b63      	ldr	r3, [pc, #396]	; (8008aac <HAL_RCC_ClockConfig+0x1b8>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f003 0307 	and.w	r3, r3, #7
 8008926:	683a      	ldr	r2, [r7, #0]
 8008928:	429a      	cmp	r2, r3
 800892a:	d001      	beq.n	8008930 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800892c:	2301      	movs	r3, #1
 800892e:	e0b8      	b.n	8008aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f003 0302 	and.w	r3, r3, #2
 8008938:	2b00      	cmp	r3, #0
 800893a:	d020      	beq.n	800897e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f003 0304 	and.w	r3, r3, #4
 8008944:	2b00      	cmp	r3, #0
 8008946:	d005      	beq.n	8008954 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008948:	4b59      	ldr	r3, [pc, #356]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800894a:	689b      	ldr	r3, [r3, #8]
 800894c:	4a58      	ldr	r2, [pc, #352]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800894e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008952:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f003 0308 	and.w	r3, r3, #8
 800895c:	2b00      	cmp	r3, #0
 800895e:	d005      	beq.n	800896c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008960:	4b53      	ldr	r3, [pc, #332]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	4a52      	ldr	r2, [pc, #328]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8008966:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800896a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800896c:	4b50      	ldr	r3, [pc, #320]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	494d      	ldr	r1, [pc, #308]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800897a:	4313      	orrs	r3, r2
 800897c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f003 0301 	and.w	r3, r3, #1
 8008986:	2b00      	cmp	r3, #0
 8008988:	d044      	beq.n	8008a14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	2b01      	cmp	r3, #1
 8008990:	d107      	bne.n	80089a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008992:	4b47      	ldr	r3, [pc, #284]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800899a:	2b00      	cmp	r3, #0
 800899c:	d119      	bne.n	80089d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800899e:	2301      	movs	r3, #1
 80089a0:	e07f      	b.n	8008aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	2b02      	cmp	r3, #2
 80089a8:	d003      	beq.n	80089b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80089ae:	2b03      	cmp	r3, #3
 80089b0:	d107      	bne.n	80089c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80089b2:	4b3f      	ldr	r3, [pc, #252]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d109      	bne.n	80089d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80089be:	2301      	movs	r3, #1
 80089c0:	e06f      	b.n	8008aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089c2:	4b3b      	ldr	r3, [pc, #236]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f003 0302 	and.w	r3, r3, #2
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d101      	bne.n	80089d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80089ce:	2301      	movs	r3, #1
 80089d0:	e067      	b.n	8008aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80089d2:	4b37      	ldr	r3, [pc, #220]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80089d4:	689b      	ldr	r3, [r3, #8]
 80089d6:	f023 0203 	bic.w	r2, r3, #3
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	4934      	ldr	r1, [pc, #208]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80089e0:	4313      	orrs	r3, r2
 80089e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80089e4:	f7fc fe84 	bl	80056f0 <HAL_GetTick>
 80089e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089ea:	e00a      	b.n	8008a02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089ec:	f7fc fe80 	bl	80056f0 <HAL_GetTick>
 80089f0:	4602      	mov	r2, r0
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	1ad3      	subs	r3, r2, r3
 80089f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d901      	bls.n	8008a02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80089fe:	2303      	movs	r3, #3
 8008a00:	e04f      	b.n	8008aa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a02:	4b2b      	ldr	r3, [pc, #172]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a04:	689b      	ldr	r3, [r3, #8]
 8008a06:	f003 020c 	and.w	r2, r3, #12
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	009b      	lsls	r3, r3, #2
 8008a10:	429a      	cmp	r2, r3
 8008a12:	d1eb      	bne.n	80089ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008a14:	4b25      	ldr	r3, [pc, #148]	; (8008aac <HAL_RCC_ClockConfig+0x1b8>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f003 0307 	and.w	r3, r3, #7
 8008a1c:	683a      	ldr	r2, [r7, #0]
 8008a1e:	429a      	cmp	r2, r3
 8008a20:	d20c      	bcs.n	8008a3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a22:	4b22      	ldr	r3, [pc, #136]	; (8008aac <HAL_RCC_ClockConfig+0x1b8>)
 8008a24:	683a      	ldr	r2, [r7, #0]
 8008a26:	b2d2      	uxtb	r2, r2
 8008a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a2a:	4b20      	ldr	r3, [pc, #128]	; (8008aac <HAL_RCC_ClockConfig+0x1b8>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f003 0307 	and.w	r3, r3, #7
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d001      	beq.n	8008a3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008a38:	2301      	movs	r3, #1
 8008a3a:	e032      	b.n	8008aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f003 0304 	and.w	r3, r3, #4
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d008      	beq.n	8008a5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008a48:	4b19      	ldr	r3, [pc, #100]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a4a:	689b      	ldr	r3, [r3, #8]
 8008a4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	68db      	ldr	r3, [r3, #12]
 8008a54:	4916      	ldr	r1, [pc, #88]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a56:	4313      	orrs	r3, r2
 8008a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f003 0308 	and.w	r3, r3, #8
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d009      	beq.n	8008a7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008a66:	4b12      	ldr	r3, [pc, #72]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a68:	689b      	ldr	r3, [r3, #8]
 8008a6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	691b      	ldr	r3, [r3, #16]
 8008a72:	00db      	lsls	r3, r3, #3
 8008a74:	490e      	ldr	r1, [pc, #56]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a76:	4313      	orrs	r3, r2
 8008a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008a7a:	f000 f821 	bl	8008ac0 <HAL_RCC_GetSysClockFreq>
 8008a7e:	4602      	mov	r2, r0
 8008a80:	4b0b      	ldr	r3, [pc, #44]	; (8008ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8008a82:	689b      	ldr	r3, [r3, #8]
 8008a84:	091b      	lsrs	r3, r3, #4
 8008a86:	f003 030f 	and.w	r3, r3, #15
 8008a8a:	490a      	ldr	r1, [pc, #40]	; (8008ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8008a8c:	5ccb      	ldrb	r3, [r1, r3]
 8008a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8008a92:	4a09      	ldr	r2, [pc, #36]	; (8008ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8008a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008a96:	4b09      	ldr	r3, [pc, #36]	; (8008abc <HAL_RCC_ClockConfig+0x1c8>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f7fc fde4 	bl	8005668 <HAL_InitTick>

  return HAL_OK;
 8008aa0:	2300      	movs	r3, #0
}
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	3710      	adds	r7, #16
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
 8008aaa:	bf00      	nop
 8008aac:	40023c00 	.word	0x40023c00
 8008ab0:	40023800 	.word	0x40023800
 8008ab4:	0800ba84 	.word	0x0800ba84
 8008ab8:	200003b8 	.word	0x200003b8
 8008abc:	200003bc 	.word	0x200003bc

08008ac0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008ac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ac4:	b094      	sub	sp, #80	; 0x50
 8008ac6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	647b      	str	r3, [r7, #68]	; 0x44
 8008acc:	2300      	movs	r3, #0
 8008ace:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008ad8:	4b79      	ldr	r3, [pc, #484]	; (8008cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008ada:	689b      	ldr	r3, [r3, #8]
 8008adc:	f003 030c 	and.w	r3, r3, #12
 8008ae0:	2b08      	cmp	r3, #8
 8008ae2:	d00d      	beq.n	8008b00 <HAL_RCC_GetSysClockFreq+0x40>
 8008ae4:	2b08      	cmp	r3, #8
 8008ae6:	f200 80e1 	bhi.w	8008cac <HAL_RCC_GetSysClockFreq+0x1ec>
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d002      	beq.n	8008af4 <HAL_RCC_GetSysClockFreq+0x34>
 8008aee:	2b04      	cmp	r3, #4
 8008af0:	d003      	beq.n	8008afa <HAL_RCC_GetSysClockFreq+0x3a>
 8008af2:	e0db      	b.n	8008cac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008af4:	4b73      	ldr	r3, [pc, #460]	; (8008cc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008af6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008af8:	e0db      	b.n	8008cb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008afa:	4b73      	ldr	r3, [pc, #460]	; (8008cc8 <HAL_RCC_GetSysClockFreq+0x208>)
 8008afc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008afe:	e0d8      	b.n	8008cb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008b00:	4b6f      	ldr	r3, [pc, #444]	; (8008cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b08:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008b0a:	4b6d      	ldr	r3, [pc, #436]	; (8008cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008b0c:	685b      	ldr	r3, [r3, #4]
 8008b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d063      	beq.n	8008bde <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b16:	4b6a      	ldr	r3, [pc, #424]	; (8008cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008b18:	685b      	ldr	r3, [r3, #4]
 8008b1a:	099b      	lsrs	r3, r3, #6
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b20:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b28:	633b      	str	r3, [r7, #48]	; 0x30
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	637b      	str	r3, [r7, #52]	; 0x34
 8008b2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008b32:	4622      	mov	r2, r4
 8008b34:	462b      	mov	r3, r5
 8008b36:	f04f 0000 	mov.w	r0, #0
 8008b3a:	f04f 0100 	mov.w	r1, #0
 8008b3e:	0159      	lsls	r1, r3, #5
 8008b40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008b44:	0150      	lsls	r0, r2, #5
 8008b46:	4602      	mov	r2, r0
 8008b48:	460b      	mov	r3, r1
 8008b4a:	4621      	mov	r1, r4
 8008b4c:	1a51      	subs	r1, r2, r1
 8008b4e:	6139      	str	r1, [r7, #16]
 8008b50:	4629      	mov	r1, r5
 8008b52:	eb63 0301 	sbc.w	r3, r3, r1
 8008b56:	617b      	str	r3, [r7, #20]
 8008b58:	f04f 0200 	mov.w	r2, #0
 8008b5c:	f04f 0300 	mov.w	r3, #0
 8008b60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008b64:	4659      	mov	r1, fp
 8008b66:	018b      	lsls	r3, r1, #6
 8008b68:	4651      	mov	r1, sl
 8008b6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008b6e:	4651      	mov	r1, sl
 8008b70:	018a      	lsls	r2, r1, #6
 8008b72:	4651      	mov	r1, sl
 8008b74:	ebb2 0801 	subs.w	r8, r2, r1
 8008b78:	4659      	mov	r1, fp
 8008b7a:	eb63 0901 	sbc.w	r9, r3, r1
 8008b7e:	f04f 0200 	mov.w	r2, #0
 8008b82:	f04f 0300 	mov.w	r3, #0
 8008b86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b92:	4690      	mov	r8, r2
 8008b94:	4699      	mov	r9, r3
 8008b96:	4623      	mov	r3, r4
 8008b98:	eb18 0303 	adds.w	r3, r8, r3
 8008b9c:	60bb      	str	r3, [r7, #8]
 8008b9e:	462b      	mov	r3, r5
 8008ba0:	eb49 0303 	adc.w	r3, r9, r3
 8008ba4:	60fb      	str	r3, [r7, #12]
 8008ba6:	f04f 0200 	mov.w	r2, #0
 8008baa:	f04f 0300 	mov.w	r3, #0
 8008bae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008bb2:	4629      	mov	r1, r5
 8008bb4:	024b      	lsls	r3, r1, #9
 8008bb6:	4621      	mov	r1, r4
 8008bb8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008bbc:	4621      	mov	r1, r4
 8008bbe:	024a      	lsls	r2, r1, #9
 8008bc0:	4610      	mov	r0, r2
 8008bc2:	4619      	mov	r1, r3
 8008bc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008bca:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008bcc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008bd0:	f7f7 ff40 	bl	8000a54 <__aeabi_uldivmod>
 8008bd4:	4602      	mov	r2, r0
 8008bd6:	460b      	mov	r3, r1
 8008bd8:	4613      	mov	r3, r2
 8008bda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bdc:	e058      	b.n	8008c90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008bde:	4b38      	ldr	r3, [pc, #224]	; (8008cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	099b      	lsrs	r3, r3, #6
 8008be4:	2200      	movs	r2, #0
 8008be6:	4618      	mov	r0, r3
 8008be8:	4611      	mov	r1, r2
 8008bea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008bee:	623b      	str	r3, [r7, #32]
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	627b      	str	r3, [r7, #36]	; 0x24
 8008bf4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008bf8:	4642      	mov	r2, r8
 8008bfa:	464b      	mov	r3, r9
 8008bfc:	f04f 0000 	mov.w	r0, #0
 8008c00:	f04f 0100 	mov.w	r1, #0
 8008c04:	0159      	lsls	r1, r3, #5
 8008c06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c0a:	0150      	lsls	r0, r2, #5
 8008c0c:	4602      	mov	r2, r0
 8008c0e:	460b      	mov	r3, r1
 8008c10:	4641      	mov	r1, r8
 8008c12:	ebb2 0a01 	subs.w	sl, r2, r1
 8008c16:	4649      	mov	r1, r9
 8008c18:	eb63 0b01 	sbc.w	fp, r3, r1
 8008c1c:	f04f 0200 	mov.w	r2, #0
 8008c20:	f04f 0300 	mov.w	r3, #0
 8008c24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008c28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008c2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008c30:	ebb2 040a 	subs.w	r4, r2, sl
 8008c34:	eb63 050b 	sbc.w	r5, r3, fp
 8008c38:	f04f 0200 	mov.w	r2, #0
 8008c3c:	f04f 0300 	mov.w	r3, #0
 8008c40:	00eb      	lsls	r3, r5, #3
 8008c42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008c46:	00e2      	lsls	r2, r4, #3
 8008c48:	4614      	mov	r4, r2
 8008c4a:	461d      	mov	r5, r3
 8008c4c:	4643      	mov	r3, r8
 8008c4e:	18e3      	adds	r3, r4, r3
 8008c50:	603b      	str	r3, [r7, #0]
 8008c52:	464b      	mov	r3, r9
 8008c54:	eb45 0303 	adc.w	r3, r5, r3
 8008c58:	607b      	str	r3, [r7, #4]
 8008c5a:	f04f 0200 	mov.w	r2, #0
 8008c5e:	f04f 0300 	mov.w	r3, #0
 8008c62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008c66:	4629      	mov	r1, r5
 8008c68:	028b      	lsls	r3, r1, #10
 8008c6a:	4621      	mov	r1, r4
 8008c6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008c70:	4621      	mov	r1, r4
 8008c72:	028a      	lsls	r2, r1, #10
 8008c74:	4610      	mov	r0, r2
 8008c76:	4619      	mov	r1, r3
 8008c78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	61bb      	str	r3, [r7, #24]
 8008c7e:	61fa      	str	r2, [r7, #28]
 8008c80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008c84:	f7f7 fee6 	bl	8000a54 <__aeabi_uldivmod>
 8008c88:	4602      	mov	r2, r0
 8008c8a:	460b      	mov	r3, r1
 8008c8c:	4613      	mov	r3, r2
 8008c8e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008c90:	4b0b      	ldr	r3, [pc, #44]	; (8008cc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	0c1b      	lsrs	r3, r3, #16
 8008c96:	f003 0303 	and.w	r3, r3, #3
 8008c9a:	3301      	adds	r3, #1
 8008c9c:	005b      	lsls	r3, r3, #1
 8008c9e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008ca0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008ca2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ca8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008caa:	e002      	b.n	8008cb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008cac:	4b05      	ldr	r3, [pc, #20]	; (8008cc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8008cae:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008cb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008cb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	3750      	adds	r7, #80	; 0x50
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008cbe:	bf00      	nop
 8008cc0:	40023800 	.word	0x40023800
 8008cc4:	00f42400 	.word	0x00f42400
 8008cc8:	007a1200 	.word	0x007a1200

08008ccc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008cd0:	4b03      	ldr	r3, [pc, #12]	; (8008ce0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
}
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop
 8008ce0:	200003b8 	.word	0x200003b8

08008ce4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008ce4:	b580      	push	{r7, lr}
 8008ce6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008ce8:	f7ff fff0 	bl	8008ccc <HAL_RCC_GetHCLKFreq>
 8008cec:	4602      	mov	r2, r0
 8008cee:	4b05      	ldr	r3, [pc, #20]	; (8008d04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	0a9b      	lsrs	r3, r3, #10
 8008cf4:	f003 0307 	and.w	r3, r3, #7
 8008cf8:	4903      	ldr	r1, [pc, #12]	; (8008d08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008cfa:	5ccb      	ldrb	r3, [r1, r3]
 8008cfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	bd80      	pop	{r7, pc}
 8008d04:	40023800 	.word	0x40023800
 8008d08:	0800ba94 	.word	0x0800ba94

08008d0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008d10:	f7ff ffdc 	bl	8008ccc <HAL_RCC_GetHCLKFreq>
 8008d14:	4602      	mov	r2, r0
 8008d16:	4b05      	ldr	r3, [pc, #20]	; (8008d2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008d18:	689b      	ldr	r3, [r3, #8]
 8008d1a:	0b5b      	lsrs	r3, r3, #13
 8008d1c:	f003 0307 	and.w	r3, r3, #7
 8008d20:	4903      	ldr	r1, [pc, #12]	; (8008d30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008d22:	5ccb      	ldrb	r3, [r1, r3]
 8008d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	bd80      	pop	{r7, pc}
 8008d2c:	40023800 	.word	0x40023800
 8008d30:	0800ba94 	.word	0x0800ba94

08008d34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b082      	sub	sp, #8
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d101      	bne.n	8008d46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008d42:	2301      	movs	r3, #1
 8008d44:	e041      	b.n	8008dca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d106      	bne.n	8008d60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2200      	movs	r2, #0
 8008d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f7fc fa6a 	bl	8005234 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2202      	movs	r2, #2
 8008d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681a      	ldr	r2, [r3, #0]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	3304      	adds	r3, #4
 8008d70:	4619      	mov	r1, r3
 8008d72:	4610      	mov	r0, r2
 8008d74:	f000 fdac 	bl	80098d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2201      	movs	r2, #1
 8008d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2201      	movs	r2, #1
 8008d94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2201      	movs	r2, #1
 8008dac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008dc8:	2300      	movs	r3, #0
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3708      	adds	r7, #8
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}
	...

08008dd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b085      	sub	sp, #20
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d001      	beq.n	8008dec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008de8:	2301      	movs	r3, #1
 8008dea:	e044      	b.n	8008e76 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2202      	movs	r2, #2
 8008df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	68da      	ldr	r2, [r3, #12]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f042 0201 	orr.w	r2, r2, #1
 8008e02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a1e      	ldr	r2, [pc, #120]	; (8008e84 <HAL_TIM_Base_Start_IT+0xb0>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d018      	beq.n	8008e40 <HAL_TIM_Base_Start_IT+0x6c>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e16:	d013      	beq.n	8008e40 <HAL_TIM_Base_Start_IT+0x6c>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a1a      	ldr	r2, [pc, #104]	; (8008e88 <HAL_TIM_Base_Start_IT+0xb4>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d00e      	beq.n	8008e40 <HAL_TIM_Base_Start_IT+0x6c>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a19      	ldr	r2, [pc, #100]	; (8008e8c <HAL_TIM_Base_Start_IT+0xb8>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	d009      	beq.n	8008e40 <HAL_TIM_Base_Start_IT+0x6c>
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a17      	ldr	r2, [pc, #92]	; (8008e90 <HAL_TIM_Base_Start_IT+0xbc>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d004      	beq.n	8008e40 <HAL_TIM_Base_Start_IT+0x6c>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a16      	ldr	r2, [pc, #88]	; (8008e94 <HAL_TIM_Base_Start_IT+0xc0>)
 8008e3c:	4293      	cmp	r3, r2
 8008e3e:	d111      	bne.n	8008e64 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	f003 0307 	and.w	r3, r3, #7
 8008e4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	2b06      	cmp	r3, #6
 8008e50:	d010      	beq.n	8008e74 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	681a      	ldr	r2, [r3, #0]
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f042 0201 	orr.w	r2, r2, #1
 8008e60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e62:	e007      	b.n	8008e74 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	681a      	ldr	r2, [r3, #0]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f042 0201 	orr.w	r2, r2, #1
 8008e72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3714      	adds	r7, #20
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e80:	4770      	bx	lr
 8008e82:	bf00      	nop
 8008e84:	40010000 	.word	0x40010000
 8008e88:	40000400 	.word	0x40000400
 8008e8c:	40000800 	.word	0x40000800
 8008e90:	40000c00 	.word	0x40000c00
 8008e94:	40014000 	.word	0x40014000

08008e98 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	68da      	ldr	r2, [r3, #12]
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f022 0201 	bic.w	r2, r2, #1
 8008eae:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	6a1a      	ldr	r2, [r3, #32]
 8008eb6:	f241 1311 	movw	r3, #4369	; 0x1111
 8008eba:	4013      	ands	r3, r2
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d10f      	bne.n	8008ee0 <HAL_TIM_Base_Stop_IT+0x48>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	6a1a      	ldr	r2, [r3, #32]
 8008ec6:	f240 4344 	movw	r3, #1092	; 0x444
 8008eca:	4013      	ands	r3, r2
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d107      	bne.n	8008ee0 <HAL_TIM_Base_Stop_IT+0x48>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f022 0201 	bic.w	r2, r2, #1
 8008ede:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008ee8:	2300      	movs	r3, #0
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	370c      	adds	r7, #12
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr

08008ef6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b082      	sub	sp, #8
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d101      	bne.n	8008f08 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008f04:	2301      	movs	r3, #1
 8008f06:	e041      	b.n	8008f8c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f0e:	b2db      	uxtb	r3, r3
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d106      	bne.n	8008f22 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f7fc f91b 	bl	8005158 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2202      	movs	r2, #2
 8008f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	3304      	adds	r3, #4
 8008f32:	4619      	mov	r1, r3
 8008f34:	4610      	mov	r0, r2
 8008f36:	f000 fccb 	bl	80098d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2201      	movs	r2, #1
 8008f3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2201      	movs	r2, #1
 8008f46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2201      	movs	r2, #1
 8008f56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2201      	movs	r2, #1
 8008f66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2201      	movs	r2, #1
 8008f76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2201      	movs	r2, #1
 8008f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008f8a:	2300      	movs	r3, #0
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3708      	adds	r7, #8
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}

08008f94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b084      	sub	sp, #16
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d109      	bne.n	8008fb8 <HAL_TIM_PWM_Start+0x24>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	2b01      	cmp	r3, #1
 8008fae:	bf14      	ite	ne
 8008fb0:	2301      	movne	r3, #1
 8008fb2:	2300      	moveq	r3, #0
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	e022      	b.n	8008ffe <HAL_TIM_PWM_Start+0x6a>
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	2b04      	cmp	r3, #4
 8008fbc:	d109      	bne.n	8008fd2 <HAL_TIM_PWM_Start+0x3e>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	bf14      	ite	ne
 8008fca:	2301      	movne	r3, #1
 8008fcc:	2300      	moveq	r3, #0
 8008fce:	b2db      	uxtb	r3, r3
 8008fd0:	e015      	b.n	8008ffe <HAL_TIM_PWM_Start+0x6a>
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	2b08      	cmp	r3, #8
 8008fd6:	d109      	bne.n	8008fec <HAL_TIM_PWM_Start+0x58>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008fde:	b2db      	uxtb	r3, r3
 8008fe0:	2b01      	cmp	r3, #1
 8008fe2:	bf14      	ite	ne
 8008fe4:	2301      	movne	r3, #1
 8008fe6:	2300      	moveq	r3, #0
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	e008      	b.n	8008ffe <HAL_TIM_PWM_Start+0x6a>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	bf14      	ite	ne
 8008ff8:	2301      	movne	r3, #1
 8008ffa:	2300      	moveq	r3, #0
 8008ffc:	b2db      	uxtb	r3, r3
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d001      	beq.n	8009006 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009002:	2301      	movs	r3, #1
 8009004:	e068      	b.n	80090d8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d104      	bne.n	8009016 <HAL_TIM_PWM_Start+0x82>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2202      	movs	r2, #2
 8009010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009014:	e013      	b.n	800903e <HAL_TIM_PWM_Start+0xaa>
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	2b04      	cmp	r3, #4
 800901a:	d104      	bne.n	8009026 <HAL_TIM_PWM_Start+0x92>
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	2202      	movs	r2, #2
 8009020:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009024:	e00b      	b.n	800903e <HAL_TIM_PWM_Start+0xaa>
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	2b08      	cmp	r3, #8
 800902a:	d104      	bne.n	8009036 <HAL_TIM_PWM_Start+0xa2>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2202      	movs	r2, #2
 8009030:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009034:	e003      	b.n	800903e <HAL_TIM_PWM_Start+0xaa>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2202      	movs	r2, #2
 800903a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	2201      	movs	r2, #1
 8009044:	6839      	ldr	r1, [r7, #0]
 8009046:	4618      	mov	r0, r3
 8009048:	f000 fee8 	bl	8009e1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	4a23      	ldr	r2, [pc, #140]	; (80090e0 <HAL_TIM_PWM_Start+0x14c>)
 8009052:	4293      	cmp	r3, r2
 8009054:	d107      	bne.n	8009066 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009064:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a1d      	ldr	r2, [pc, #116]	; (80090e0 <HAL_TIM_PWM_Start+0x14c>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d018      	beq.n	80090a2 <HAL_TIM_PWM_Start+0x10e>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009078:	d013      	beq.n	80090a2 <HAL_TIM_PWM_Start+0x10e>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a19      	ldr	r2, [pc, #100]	; (80090e4 <HAL_TIM_PWM_Start+0x150>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d00e      	beq.n	80090a2 <HAL_TIM_PWM_Start+0x10e>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a17      	ldr	r2, [pc, #92]	; (80090e8 <HAL_TIM_PWM_Start+0x154>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d009      	beq.n	80090a2 <HAL_TIM_PWM_Start+0x10e>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4a16      	ldr	r2, [pc, #88]	; (80090ec <HAL_TIM_PWM_Start+0x158>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d004      	beq.n	80090a2 <HAL_TIM_PWM_Start+0x10e>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a14      	ldr	r2, [pc, #80]	; (80090f0 <HAL_TIM_PWM_Start+0x15c>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d111      	bne.n	80090c6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	f003 0307 	and.w	r3, r3, #7
 80090ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2b06      	cmp	r3, #6
 80090b2:	d010      	beq.n	80090d6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	681a      	ldr	r2, [r3, #0]
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f042 0201 	orr.w	r2, r2, #1
 80090c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090c4:	e007      	b.n	80090d6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f042 0201 	orr.w	r2, r2, #1
 80090d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80090d6:	2300      	movs	r3, #0
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3710      	adds	r7, #16
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}
 80090e0:	40010000 	.word	0x40010000
 80090e4:	40000400 	.word	0x40000400
 80090e8:	40000800 	.word	0x40000800
 80090ec:	40000c00 	.word	0x40000c00
 80090f0:	40014000 	.word	0x40014000

080090f4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b086      	sub	sp, #24
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
 80090fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d101      	bne.n	8009108 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009104:	2301      	movs	r3, #1
 8009106:	e097      	b.n	8009238 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800910e:	b2db      	uxtb	r3, r3
 8009110:	2b00      	cmp	r3, #0
 8009112:	d106      	bne.n	8009122 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2200      	movs	r2, #0
 8009118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f7fc f843 	bl	80051a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2202      	movs	r2, #2
 8009126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	689b      	ldr	r3, [r3, #8]
 8009130:	687a      	ldr	r2, [r7, #4]
 8009132:	6812      	ldr	r2, [r2, #0]
 8009134:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009138:	f023 0307 	bic.w	r3, r3, #7
 800913c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681a      	ldr	r2, [r3, #0]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	3304      	adds	r3, #4
 8009146:	4619      	mov	r1, r3
 8009148:	4610      	mov	r0, r2
 800914a:	f000 fbc1 	bl	80098d0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	689b      	ldr	r3, [r3, #8]
 8009154:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	699b      	ldr	r3, [r3, #24]
 800915c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	6a1b      	ldr	r3, [r3, #32]
 8009164:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	697a      	ldr	r2, [r7, #20]
 800916c:	4313      	orrs	r3, r2
 800916e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009170:	693b      	ldr	r3, [r7, #16]
 8009172:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009176:	f023 0303 	bic.w	r3, r3, #3
 800917a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	689a      	ldr	r2, [r3, #8]
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	699b      	ldr	r3, [r3, #24]
 8009184:	021b      	lsls	r3, r3, #8
 8009186:	4313      	orrs	r3, r2
 8009188:	693a      	ldr	r2, [r7, #16]
 800918a:	4313      	orrs	r3, r2
 800918c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009194:	f023 030c 	bic.w	r3, r3, #12
 8009198:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80091a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80091a4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	68da      	ldr	r2, [r3, #12]
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	69db      	ldr	r3, [r3, #28]
 80091ae:	021b      	lsls	r3, r3, #8
 80091b0:	4313      	orrs	r3, r2
 80091b2:	693a      	ldr	r2, [r7, #16]
 80091b4:	4313      	orrs	r3, r2
 80091b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	691b      	ldr	r3, [r3, #16]
 80091bc:	011a      	lsls	r2, r3, #4
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	6a1b      	ldr	r3, [r3, #32]
 80091c2:	031b      	lsls	r3, r3, #12
 80091c4:	4313      	orrs	r3, r2
 80091c6:	693a      	ldr	r2, [r7, #16]
 80091c8:	4313      	orrs	r3, r2
 80091ca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80091d2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80091da:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	685a      	ldr	r2, [r3, #4]
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	695b      	ldr	r3, [r3, #20]
 80091e4:	011b      	lsls	r3, r3, #4
 80091e6:	4313      	orrs	r3, r2
 80091e8:	68fa      	ldr	r2, [r7, #12]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	697a      	ldr	r2, [r7, #20]
 80091f4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	693a      	ldr	r2, [r7, #16]
 80091fc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	68fa      	ldr	r2, [r7, #12]
 8009204:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2201      	movs	r2, #1
 800920a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2201      	movs	r2, #1
 8009212:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2201      	movs	r2, #1
 800921a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2201      	movs	r2, #1
 8009222:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2201      	movs	r2, #1
 800922a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2201      	movs	r2, #1
 8009232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009236:	2300      	movs	r3, #0
}
 8009238:	4618      	mov	r0, r3
 800923a:	3718      	adds	r7, #24
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}

08009240 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b084      	sub	sp, #16
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009250:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009258:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009260:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009268:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d110      	bne.n	8009292 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009270:	7bfb      	ldrb	r3, [r7, #15]
 8009272:	2b01      	cmp	r3, #1
 8009274:	d102      	bne.n	800927c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009276:	7b7b      	ldrb	r3, [r7, #13]
 8009278:	2b01      	cmp	r3, #1
 800927a:	d001      	beq.n	8009280 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800927c:	2301      	movs	r3, #1
 800927e:	e069      	b.n	8009354 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2202      	movs	r2, #2
 8009284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2202      	movs	r2, #2
 800928c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009290:	e031      	b.n	80092f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	2b04      	cmp	r3, #4
 8009296:	d110      	bne.n	80092ba <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009298:	7bbb      	ldrb	r3, [r7, #14]
 800929a:	2b01      	cmp	r3, #1
 800929c:	d102      	bne.n	80092a4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800929e:	7b3b      	ldrb	r3, [r7, #12]
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	d001      	beq.n	80092a8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80092a4:	2301      	movs	r3, #1
 80092a6:	e055      	b.n	8009354 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2202      	movs	r2, #2
 80092ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2202      	movs	r2, #2
 80092b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80092b8:	e01d      	b.n	80092f6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80092ba:	7bfb      	ldrb	r3, [r7, #15]
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d108      	bne.n	80092d2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80092c0:	7bbb      	ldrb	r3, [r7, #14]
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d105      	bne.n	80092d2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80092c6:	7b7b      	ldrb	r3, [r7, #13]
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d102      	bne.n	80092d2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80092cc:	7b3b      	ldrb	r3, [r7, #12]
 80092ce:	2b01      	cmp	r3, #1
 80092d0:	d001      	beq.n	80092d6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	e03e      	b.n	8009354 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2202      	movs	r2, #2
 80092da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2202      	movs	r2, #2
 80092e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2202      	movs	r2, #2
 80092ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2202      	movs	r2, #2
 80092f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d003      	beq.n	8009304 <HAL_TIM_Encoder_Start+0xc4>
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	2b04      	cmp	r3, #4
 8009300:	d008      	beq.n	8009314 <HAL_TIM_Encoder_Start+0xd4>
 8009302:	e00f      	b.n	8009324 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	2201      	movs	r2, #1
 800930a:	2100      	movs	r1, #0
 800930c:	4618      	mov	r0, r3
 800930e:	f000 fd85 	bl	8009e1c <TIM_CCxChannelCmd>
      break;
 8009312:	e016      	b.n	8009342 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	2201      	movs	r2, #1
 800931a:	2104      	movs	r1, #4
 800931c:	4618      	mov	r0, r3
 800931e:	f000 fd7d 	bl	8009e1c <TIM_CCxChannelCmd>
      break;
 8009322:	e00e      	b.n	8009342 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	2201      	movs	r2, #1
 800932a:	2100      	movs	r1, #0
 800932c:	4618      	mov	r0, r3
 800932e:	f000 fd75 	bl	8009e1c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	2201      	movs	r2, #1
 8009338:	2104      	movs	r1, #4
 800933a:	4618      	mov	r0, r3
 800933c:	f000 fd6e 	bl	8009e1c <TIM_CCxChannelCmd>
      break;
 8009340:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	681a      	ldr	r2, [r3, #0]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f042 0201 	orr.w	r2, r2, #1
 8009350:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009352:	2300      	movs	r3, #0
}
 8009354:	4618      	mov	r0, r3
 8009356:	3710      	adds	r7, #16
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}

0800935c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b082      	sub	sp, #8
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	691b      	ldr	r3, [r3, #16]
 800936a:	f003 0302 	and.w	r3, r3, #2
 800936e:	2b02      	cmp	r3, #2
 8009370:	d122      	bne.n	80093b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	68db      	ldr	r3, [r3, #12]
 8009378:	f003 0302 	and.w	r3, r3, #2
 800937c:	2b02      	cmp	r3, #2
 800937e:	d11b      	bne.n	80093b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f06f 0202 	mvn.w	r2, #2
 8009388:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2201      	movs	r2, #1
 800938e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	699b      	ldr	r3, [r3, #24]
 8009396:	f003 0303 	and.w	r3, r3, #3
 800939a:	2b00      	cmp	r3, #0
 800939c:	d003      	beq.n	80093a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f000 fa77 	bl	8009892 <HAL_TIM_IC_CaptureCallback>
 80093a4:	e005      	b.n	80093b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f000 fa69 	bl	800987e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093ac:	6878      	ldr	r0, [r7, #4]
 80093ae:	f000 fa7a 	bl	80098a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	2200      	movs	r2, #0
 80093b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	691b      	ldr	r3, [r3, #16]
 80093be:	f003 0304 	and.w	r3, r3, #4
 80093c2:	2b04      	cmp	r3, #4
 80093c4:	d122      	bne.n	800940c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	68db      	ldr	r3, [r3, #12]
 80093cc:	f003 0304 	and.w	r3, r3, #4
 80093d0:	2b04      	cmp	r3, #4
 80093d2:	d11b      	bne.n	800940c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f06f 0204 	mvn.w	r2, #4
 80093dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	2202      	movs	r2, #2
 80093e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	699b      	ldr	r3, [r3, #24]
 80093ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d003      	beq.n	80093fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f000 fa4d 	bl	8009892 <HAL_TIM_IC_CaptureCallback>
 80093f8:	e005      	b.n	8009406 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f000 fa3f 	bl	800987e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	f000 fa50 	bl	80098a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	691b      	ldr	r3, [r3, #16]
 8009412:	f003 0308 	and.w	r3, r3, #8
 8009416:	2b08      	cmp	r3, #8
 8009418:	d122      	bne.n	8009460 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	68db      	ldr	r3, [r3, #12]
 8009420:	f003 0308 	and.w	r3, r3, #8
 8009424:	2b08      	cmp	r3, #8
 8009426:	d11b      	bne.n	8009460 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f06f 0208 	mvn.w	r2, #8
 8009430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2204      	movs	r2, #4
 8009436:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	69db      	ldr	r3, [r3, #28]
 800943e:	f003 0303 	and.w	r3, r3, #3
 8009442:	2b00      	cmp	r3, #0
 8009444:	d003      	beq.n	800944e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 fa23 	bl	8009892 <HAL_TIM_IC_CaptureCallback>
 800944c:	e005      	b.n	800945a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 fa15 	bl	800987e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 fa26 	bl	80098a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2200      	movs	r2, #0
 800945e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	691b      	ldr	r3, [r3, #16]
 8009466:	f003 0310 	and.w	r3, r3, #16
 800946a:	2b10      	cmp	r3, #16
 800946c:	d122      	bne.n	80094b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	68db      	ldr	r3, [r3, #12]
 8009474:	f003 0310 	and.w	r3, r3, #16
 8009478:	2b10      	cmp	r3, #16
 800947a:	d11b      	bne.n	80094b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f06f 0210 	mvn.w	r2, #16
 8009484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2208      	movs	r2, #8
 800948a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	69db      	ldr	r3, [r3, #28]
 8009492:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009496:	2b00      	cmp	r3, #0
 8009498:	d003      	beq.n	80094a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 f9f9 	bl	8009892 <HAL_TIM_IC_CaptureCallback>
 80094a0:	e005      	b.n	80094ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f000 f9eb 	bl	800987e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f000 f9fc 	bl	80098a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2200      	movs	r2, #0
 80094b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	f003 0301 	and.w	r3, r3, #1
 80094be:	2b01      	cmp	r3, #1
 80094c0:	d10e      	bne.n	80094e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	68db      	ldr	r3, [r3, #12]
 80094c8:	f003 0301 	and.w	r3, r3, #1
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	d107      	bne.n	80094e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f06f 0201 	mvn.w	r2, #1
 80094d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f7fb fcf2 	bl	8004ec4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	691b      	ldr	r3, [r3, #16]
 80094e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094ea:	2b80      	cmp	r3, #128	; 0x80
 80094ec:	d10e      	bne.n	800950c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	68db      	ldr	r3, [r3, #12]
 80094f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094f8:	2b80      	cmp	r3, #128	; 0x80
 80094fa:	d107      	bne.n	800950c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f000 fd78 	bl	8009ffc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	691b      	ldr	r3, [r3, #16]
 8009512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009516:	2b40      	cmp	r3, #64	; 0x40
 8009518:	d10e      	bne.n	8009538 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	68db      	ldr	r3, [r3, #12]
 8009520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009524:	2b40      	cmp	r3, #64	; 0x40
 8009526:	d107      	bne.n	8009538 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 f9c1 	bl	80098ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	691b      	ldr	r3, [r3, #16]
 800953e:	f003 0320 	and.w	r3, r3, #32
 8009542:	2b20      	cmp	r3, #32
 8009544:	d10e      	bne.n	8009564 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	68db      	ldr	r3, [r3, #12]
 800954c:	f003 0320 	and.w	r3, r3, #32
 8009550:	2b20      	cmp	r3, #32
 8009552:	d107      	bne.n	8009564 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f06f 0220 	mvn.w	r2, #32
 800955c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 fd42 	bl	8009fe8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009564:	bf00      	nop
 8009566:	3708      	adds	r7, #8
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b086      	sub	sp, #24
 8009570:	af00      	add	r7, sp, #0
 8009572:	60f8      	str	r0, [r7, #12]
 8009574:	60b9      	str	r1, [r7, #8]
 8009576:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009578:	2300      	movs	r3, #0
 800957a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009582:	2b01      	cmp	r3, #1
 8009584:	d101      	bne.n	800958a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009586:	2302      	movs	r3, #2
 8009588:	e0ae      	b.n	80096e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	2201      	movs	r2, #1
 800958e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2b0c      	cmp	r3, #12
 8009596:	f200 809f 	bhi.w	80096d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800959a:	a201      	add	r2, pc, #4	; (adr r2, 80095a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800959c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095a0:	080095d5 	.word	0x080095d5
 80095a4:	080096d9 	.word	0x080096d9
 80095a8:	080096d9 	.word	0x080096d9
 80095ac:	080096d9 	.word	0x080096d9
 80095b0:	08009615 	.word	0x08009615
 80095b4:	080096d9 	.word	0x080096d9
 80095b8:	080096d9 	.word	0x080096d9
 80095bc:	080096d9 	.word	0x080096d9
 80095c0:	08009657 	.word	0x08009657
 80095c4:	080096d9 	.word	0x080096d9
 80095c8:	080096d9 	.word	0x080096d9
 80095cc:	080096d9 	.word	0x080096d9
 80095d0:	08009697 	.word	0x08009697
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	68b9      	ldr	r1, [r7, #8]
 80095da:	4618      	mov	r0, r3
 80095dc:	f000 f9f8 	bl	80099d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	699a      	ldr	r2, [r3, #24]
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f042 0208 	orr.w	r2, r2, #8
 80095ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	699a      	ldr	r2, [r3, #24]
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f022 0204 	bic.w	r2, r2, #4
 80095fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	6999      	ldr	r1, [r3, #24]
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	691a      	ldr	r2, [r3, #16]
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	430a      	orrs	r2, r1
 8009610:	619a      	str	r2, [r3, #24]
      break;
 8009612:	e064      	b.n	80096de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	68b9      	ldr	r1, [r7, #8]
 800961a:	4618      	mov	r0, r3
 800961c:	f000 fa3e 	bl	8009a9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	699a      	ldr	r2, [r3, #24]
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800962e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	699a      	ldr	r2, [r3, #24]
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800963e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	6999      	ldr	r1, [r3, #24]
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	021a      	lsls	r2, r3, #8
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	430a      	orrs	r2, r1
 8009652:	619a      	str	r2, [r3, #24]
      break;
 8009654:	e043      	b.n	80096de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	68b9      	ldr	r1, [r7, #8]
 800965c:	4618      	mov	r0, r3
 800965e:	f000 fa89 	bl	8009b74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	69da      	ldr	r2, [r3, #28]
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f042 0208 	orr.w	r2, r2, #8
 8009670:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	69da      	ldr	r2, [r3, #28]
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f022 0204 	bic.w	r2, r2, #4
 8009680:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	69d9      	ldr	r1, [r3, #28]
 8009688:	68bb      	ldr	r3, [r7, #8]
 800968a:	691a      	ldr	r2, [r3, #16]
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	430a      	orrs	r2, r1
 8009692:	61da      	str	r2, [r3, #28]
      break;
 8009694:	e023      	b.n	80096de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	68b9      	ldr	r1, [r7, #8]
 800969c:	4618      	mov	r0, r3
 800969e:	f000 fad3 	bl	8009c48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	69da      	ldr	r2, [r3, #28]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80096b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	69da      	ldr	r2, [r3, #28]
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80096c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	69d9      	ldr	r1, [r3, #28]
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	691b      	ldr	r3, [r3, #16]
 80096cc:	021a      	lsls	r2, r3, #8
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	430a      	orrs	r2, r1
 80096d4:	61da      	str	r2, [r3, #28]
      break;
 80096d6:	e002      	b.n	80096de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80096d8:	2301      	movs	r3, #1
 80096da:	75fb      	strb	r3, [r7, #23]
      break;
 80096dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2200      	movs	r2, #0
 80096e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80096e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3718      	adds	r7, #24
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b084      	sub	sp, #16
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
 80096f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80096fa:	2300      	movs	r3, #0
 80096fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009704:	2b01      	cmp	r3, #1
 8009706:	d101      	bne.n	800970c <HAL_TIM_ConfigClockSource+0x1c>
 8009708:	2302      	movs	r3, #2
 800970a:	e0b4      	b.n	8009876 <HAL_TIM_ConfigClockSource+0x186>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2201      	movs	r2, #1
 8009710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2202      	movs	r2, #2
 8009718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	689b      	ldr	r3, [r3, #8]
 8009722:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800972a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009732:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	68ba      	ldr	r2, [r7, #8]
 800973a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009744:	d03e      	beq.n	80097c4 <HAL_TIM_ConfigClockSource+0xd4>
 8009746:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800974a:	f200 8087 	bhi.w	800985c <HAL_TIM_ConfigClockSource+0x16c>
 800974e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009752:	f000 8086 	beq.w	8009862 <HAL_TIM_ConfigClockSource+0x172>
 8009756:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800975a:	d87f      	bhi.n	800985c <HAL_TIM_ConfigClockSource+0x16c>
 800975c:	2b70      	cmp	r3, #112	; 0x70
 800975e:	d01a      	beq.n	8009796 <HAL_TIM_ConfigClockSource+0xa6>
 8009760:	2b70      	cmp	r3, #112	; 0x70
 8009762:	d87b      	bhi.n	800985c <HAL_TIM_ConfigClockSource+0x16c>
 8009764:	2b60      	cmp	r3, #96	; 0x60
 8009766:	d050      	beq.n	800980a <HAL_TIM_ConfigClockSource+0x11a>
 8009768:	2b60      	cmp	r3, #96	; 0x60
 800976a:	d877      	bhi.n	800985c <HAL_TIM_ConfigClockSource+0x16c>
 800976c:	2b50      	cmp	r3, #80	; 0x50
 800976e:	d03c      	beq.n	80097ea <HAL_TIM_ConfigClockSource+0xfa>
 8009770:	2b50      	cmp	r3, #80	; 0x50
 8009772:	d873      	bhi.n	800985c <HAL_TIM_ConfigClockSource+0x16c>
 8009774:	2b40      	cmp	r3, #64	; 0x40
 8009776:	d058      	beq.n	800982a <HAL_TIM_ConfigClockSource+0x13a>
 8009778:	2b40      	cmp	r3, #64	; 0x40
 800977a:	d86f      	bhi.n	800985c <HAL_TIM_ConfigClockSource+0x16c>
 800977c:	2b30      	cmp	r3, #48	; 0x30
 800977e:	d064      	beq.n	800984a <HAL_TIM_ConfigClockSource+0x15a>
 8009780:	2b30      	cmp	r3, #48	; 0x30
 8009782:	d86b      	bhi.n	800985c <HAL_TIM_ConfigClockSource+0x16c>
 8009784:	2b20      	cmp	r3, #32
 8009786:	d060      	beq.n	800984a <HAL_TIM_ConfigClockSource+0x15a>
 8009788:	2b20      	cmp	r3, #32
 800978a:	d867      	bhi.n	800985c <HAL_TIM_ConfigClockSource+0x16c>
 800978c:	2b00      	cmp	r3, #0
 800978e:	d05c      	beq.n	800984a <HAL_TIM_ConfigClockSource+0x15a>
 8009790:	2b10      	cmp	r3, #16
 8009792:	d05a      	beq.n	800984a <HAL_TIM_ConfigClockSource+0x15a>
 8009794:	e062      	b.n	800985c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6818      	ldr	r0, [r3, #0]
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	6899      	ldr	r1, [r3, #8]
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	685a      	ldr	r2, [r3, #4]
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	68db      	ldr	r3, [r3, #12]
 80097a6:	f000 fb19 	bl	8009ddc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80097b2:	68bb      	ldr	r3, [r7, #8]
 80097b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80097b8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	68ba      	ldr	r2, [r7, #8]
 80097c0:	609a      	str	r2, [r3, #8]
      break;
 80097c2:	e04f      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6818      	ldr	r0, [r3, #0]
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	6899      	ldr	r1, [r3, #8]
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	685a      	ldr	r2, [r3, #4]
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	68db      	ldr	r3, [r3, #12]
 80097d4:	f000 fb02 	bl	8009ddc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	689a      	ldr	r2, [r3, #8]
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80097e6:	609a      	str	r2, [r3, #8]
      break;
 80097e8:	e03c      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6818      	ldr	r0, [r3, #0]
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	6859      	ldr	r1, [r3, #4]
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	68db      	ldr	r3, [r3, #12]
 80097f6:	461a      	mov	r2, r3
 80097f8:	f000 fa76 	bl	8009ce8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	2150      	movs	r1, #80	; 0x50
 8009802:	4618      	mov	r0, r3
 8009804:	f000 facf 	bl	8009da6 <TIM_ITRx_SetConfig>
      break;
 8009808:	e02c      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	6818      	ldr	r0, [r3, #0]
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	6859      	ldr	r1, [r3, #4]
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	68db      	ldr	r3, [r3, #12]
 8009816:	461a      	mov	r2, r3
 8009818:	f000 fa95 	bl	8009d46 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2160      	movs	r1, #96	; 0x60
 8009822:	4618      	mov	r0, r3
 8009824:	f000 fabf 	bl	8009da6 <TIM_ITRx_SetConfig>
      break;
 8009828:	e01c      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	6818      	ldr	r0, [r3, #0]
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	6859      	ldr	r1, [r3, #4]
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	68db      	ldr	r3, [r3, #12]
 8009836:	461a      	mov	r2, r3
 8009838:	f000 fa56 	bl	8009ce8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2140      	movs	r1, #64	; 0x40
 8009842:	4618      	mov	r0, r3
 8009844:	f000 faaf 	bl	8009da6 <TIM_ITRx_SetConfig>
      break;
 8009848:	e00c      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681a      	ldr	r2, [r3, #0]
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	4619      	mov	r1, r3
 8009854:	4610      	mov	r0, r2
 8009856:	f000 faa6 	bl	8009da6 <TIM_ITRx_SetConfig>
      break;
 800985a:	e003      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800985c:	2301      	movs	r3, #1
 800985e:	73fb      	strb	r3, [r7, #15]
      break;
 8009860:	e000      	b.n	8009864 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009862:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2201      	movs	r2, #1
 8009868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009874:	7bfb      	ldrb	r3, [r7, #15]
}
 8009876:	4618      	mov	r0, r3
 8009878:	3710      	adds	r7, #16
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}

0800987e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800987e:	b480      	push	{r7}
 8009880:	b083      	sub	sp, #12
 8009882:	af00      	add	r7, sp, #0
 8009884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009886:	bf00      	nop
 8009888:	370c      	adds	r7, #12
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009892:	b480      	push	{r7}
 8009894:	b083      	sub	sp, #12
 8009896:	af00      	add	r7, sp, #0
 8009898:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800989a:	bf00      	nop
 800989c:	370c      	adds	r7, #12
 800989e:	46bd      	mov	sp, r7
 80098a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a4:	4770      	bx	lr

080098a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80098a6:	b480      	push	{r7}
 80098a8:	b083      	sub	sp, #12
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80098ae:	bf00      	nop
 80098b0:	370c      	adds	r7, #12
 80098b2:	46bd      	mov	sp, r7
 80098b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b8:	4770      	bx	lr

080098ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80098ba:	b480      	push	{r7}
 80098bc:	b083      	sub	sp, #12
 80098be:	af00      	add	r7, sp, #0
 80098c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80098c2:	bf00      	nop
 80098c4:	370c      	adds	r7, #12
 80098c6:	46bd      	mov	sp, r7
 80098c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098cc:	4770      	bx	lr
	...

080098d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b085      	sub	sp, #20
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	4a34      	ldr	r2, [pc, #208]	; (80099b4 <TIM_Base_SetConfig+0xe4>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d00f      	beq.n	8009908 <TIM_Base_SetConfig+0x38>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098ee:	d00b      	beq.n	8009908 <TIM_Base_SetConfig+0x38>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	4a31      	ldr	r2, [pc, #196]	; (80099b8 <TIM_Base_SetConfig+0xe8>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d007      	beq.n	8009908 <TIM_Base_SetConfig+0x38>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	4a30      	ldr	r2, [pc, #192]	; (80099bc <TIM_Base_SetConfig+0xec>)
 80098fc:	4293      	cmp	r3, r2
 80098fe:	d003      	beq.n	8009908 <TIM_Base_SetConfig+0x38>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	4a2f      	ldr	r2, [pc, #188]	; (80099c0 <TIM_Base_SetConfig+0xf0>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d108      	bne.n	800991a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800990e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	68fa      	ldr	r2, [r7, #12]
 8009916:	4313      	orrs	r3, r2
 8009918:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	4a25      	ldr	r2, [pc, #148]	; (80099b4 <TIM_Base_SetConfig+0xe4>)
 800991e:	4293      	cmp	r3, r2
 8009920:	d01b      	beq.n	800995a <TIM_Base_SetConfig+0x8a>
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009928:	d017      	beq.n	800995a <TIM_Base_SetConfig+0x8a>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4a22      	ldr	r2, [pc, #136]	; (80099b8 <TIM_Base_SetConfig+0xe8>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d013      	beq.n	800995a <TIM_Base_SetConfig+0x8a>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	4a21      	ldr	r2, [pc, #132]	; (80099bc <TIM_Base_SetConfig+0xec>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d00f      	beq.n	800995a <TIM_Base_SetConfig+0x8a>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	4a20      	ldr	r2, [pc, #128]	; (80099c0 <TIM_Base_SetConfig+0xf0>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d00b      	beq.n	800995a <TIM_Base_SetConfig+0x8a>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a1f      	ldr	r2, [pc, #124]	; (80099c4 <TIM_Base_SetConfig+0xf4>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d007      	beq.n	800995a <TIM_Base_SetConfig+0x8a>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a1e      	ldr	r2, [pc, #120]	; (80099c8 <TIM_Base_SetConfig+0xf8>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d003      	beq.n	800995a <TIM_Base_SetConfig+0x8a>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a1d      	ldr	r2, [pc, #116]	; (80099cc <TIM_Base_SetConfig+0xfc>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d108      	bne.n	800996c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009960:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	68db      	ldr	r3, [r3, #12]
 8009966:	68fa      	ldr	r2, [r7, #12]
 8009968:	4313      	orrs	r3, r2
 800996a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	695b      	ldr	r3, [r3, #20]
 8009976:	4313      	orrs	r3, r2
 8009978:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	68fa      	ldr	r2, [r7, #12]
 800997e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	689a      	ldr	r2, [r3, #8]
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	681a      	ldr	r2, [r3, #0]
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	4a08      	ldr	r2, [pc, #32]	; (80099b4 <TIM_Base_SetConfig+0xe4>)
 8009994:	4293      	cmp	r3, r2
 8009996:	d103      	bne.n	80099a0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	691a      	ldr	r2, [r3, #16]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2201      	movs	r2, #1
 80099a4:	615a      	str	r2, [r3, #20]
}
 80099a6:	bf00      	nop
 80099a8:	3714      	adds	r7, #20
 80099aa:	46bd      	mov	sp, r7
 80099ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b0:	4770      	bx	lr
 80099b2:	bf00      	nop
 80099b4:	40010000 	.word	0x40010000
 80099b8:	40000400 	.word	0x40000400
 80099bc:	40000800 	.word	0x40000800
 80099c0:	40000c00 	.word	0x40000c00
 80099c4:	40014000 	.word	0x40014000
 80099c8:	40014400 	.word	0x40014400
 80099cc:	40014800 	.word	0x40014800

080099d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b087      	sub	sp, #28
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6a1b      	ldr	r3, [r3, #32]
 80099de:	f023 0201 	bic.w	r2, r3, #1
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6a1b      	ldr	r3, [r3, #32]
 80099ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	699b      	ldr	r3, [r3, #24]
 80099f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	f023 0303 	bic.w	r3, r3, #3
 8009a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	68fa      	ldr	r2, [r7, #12]
 8009a0e:	4313      	orrs	r3, r2
 8009a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	f023 0302 	bic.w	r3, r3, #2
 8009a18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	697a      	ldr	r2, [r7, #20]
 8009a20:	4313      	orrs	r3, r2
 8009a22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	4a1c      	ldr	r2, [pc, #112]	; (8009a98 <TIM_OC1_SetConfig+0xc8>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d10c      	bne.n	8009a46 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	f023 0308 	bic.w	r3, r3, #8
 8009a32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	68db      	ldr	r3, [r3, #12]
 8009a38:	697a      	ldr	r2, [r7, #20]
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	f023 0304 	bic.w	r3, r3, #4
 8009a44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	4a13      	ldr	r2, [pc, #76]	; (8009a98 <TIM_OC1_SetConfig+0xc8>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d111      	bne.n	8009a72 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009a5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	695b      	ldr	r3, [r3, #20]
 8009a62:	693a      	ldr	r2, [r7, #16]
 8009a64:	4313      	orrs	r3, r2
 8009a66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	699b      	ldr	r3, [r3, #24]
 8009a6c:	693a      	ldr	r2, [r7, #16]
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	693a      	ldr	r2, [r7, #16]
 8009a76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	68fa      	ldr	r2, [r7, #12]
 8009a7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	685a      	ldr	r2, [r3, #4]
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	697a      	ldr	r2, [r7, #20]
 8009a8a:	621a      	str	r2, [r3, #32]
}
 8009a8c:	bf00      	nop
 8009a8e:	371c      	adds	r7, #28
 8009a90:	46bd      	mov	sp, r7
 8009a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a96:	4770      	bx	lr
 8009a98:	40010000 	.word	0x40010000

08009a9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b087      	sub	sp, #28
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
 8009aa4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6a1b      	ldr	r3, [r3, #32]
 8009aaa:	f023 0210 	bic.w	r2, r3, #16
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6a1b      	ldr	r3, [r3, #32]
 8009ab6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	685b      	ldr	r3, [r3, #4]
 8009abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	699b      	ldr	r3, [r3, #24]
 8009ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009aca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ad2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	021b      	lsls	r3, r3, #8
 8009ada:	68fa      	ldr	r2, [r7, #12]
 8009adc:	4313      	orrs	r3, r2
 8009ade:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009ae0:	697b      	ldr	r3, [r7, #20]
 8009ae2:	f023 0320 	bic.w	r3, r3, #32
 8009ae6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	011b      	lsls	r3, r3, #4
 8009aee:	697a      	ldr	r2, [r7, #20]
 8009af0:	4313      	orrs	r3, r2
 8009af2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	4a1e      	ldr	r2, [pc, #120]	; (8009b70 <TIM_OC2_SetConfig+0xd4>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d10d      	bne.n	8009b18 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	68db      	ldr	r3, [r3, #12]
 8009b08:	011b      	lsls	r3, r3, #4
 8009b0a:	697a      	ldr	r2, [r7, #20]
 8009b0c:	4313      	orrs	r3, r2
 8009b0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b16:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	4a15      	ldr	r2, [pc, #84]	; (8009b70 <TIM_OC2_SetConfig+0xd4>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d113      	bne.n	8009b48 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009b2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009b30:	683b      	ldr	r3, [r7, #0]
 8009b32:	695b      	ldr	r3, [r3, #20]
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	693a      	ldr	r2, [r7, #16]
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	699b      	ldr	r3, [r3, #24]
 8009b40:	009b      	lsls	r3, r3, #2
 8009b42:	693a      	ldr	r2, [r7, #16]
 8009b44:	4313      	orrs	r3, r2
 8009b46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	693a      	ldr	r2, [r7, #16]
 8009b4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	68fa      	ldr	r2, [r7, #12]
 8009b52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	685a      	ldr	r2, [r3, #4]
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	697a      	ldr	r2, [r7, #20]
 8009b60:	621a      	str	r2, [r3, #32]
}
 8009b62:	bf00      	nop
 8009b64:	371c      	adds	r7, #28
 8009b66:	46bd      	mov	sp, r7
 8009b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6c:	4770      	bx	lr
 8009b6e:	bf00      	nop
 8009b70:	40010000 	.word	0x40010000

08009b74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b087      	sub	sp, #28
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
 8009b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	6a1b      	ldr	r3, [r3, #32]
 8009b82:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6a1b      	ldr	r3, [r3, #32]
 8009b8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	69db      	ldr	r3, [r3, #28]
 8009b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ba2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f023 0303 	bic.w	r3, r3, #3
 8009baa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	68fa      	ldr	r2, [r7, #12]
 8009bb2:	4313      	orrs	r3, r2
 8009bb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009bbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	689b      	ldr	r3, [r3, #8]
 8009bc2:	021b      	lsls	r3, r3, #8
 8009bc4:	697a      	ldr	r2, [r7, #20]
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	4a1d      	ldr	r2, [pc, #116]	; (8009c44 <TIM_OC3_SetConfig+0xd0>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d10d      	bne.n	8009bee <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009bd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	68db      	ldr	r3, [r3, #12]
 8009bde:	021b      	lsls	r3, r3, #8
 8009be0:	697a      	ldr	r2, [r7, #20]
 8009be2:	4313      	orrs	r3, r2
 8009be4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009bec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	4a14      	ldr	r2, [pc, #80]	; (8009c44 <TIM_OC3_SetConfig+0xd0>)
 8009bf2:	4293      	cmp	r3, r2
 8009bf4:	d113      	bne.n	8009c1e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009bf6:	693b      	ldr	r3, [r7, #16]
 8009bf8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009bfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009bfe:	693b      	ldr	r3, [r7, #16]
 8009c00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	695b      	ldr	r3, [r3, #20]
 8009c0a:	011b      	lsls	r3, r3, #4
 8009c0c:	693a      	ldr	r2, [r7, #16]
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	699b      	ldr	r3, [r3, #24]
 8009c16:	011b      	lsls	r3, r3, #4
 8009c18:	693a      	ldr	r2, [r7, #16]
 8009c1a:	4313      	orrs	r3, r2
 8009c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	693a      	ldr	r2, [r7, #16]
 8009c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009c2a:	683b      	ldr	r3, [r7, #0]
 8009c2c:	685a      	ldr	r2, [r3, #4]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	697a      	ldr	r2, [r7, #20]
 8009c36:	621a      	str	r2, [r3, #32]
}
 8009c38:	bf00      	nop
 8009c3a:	371c      	adds	r7, #28
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c42:	4770      	bx	lr
 8009c44:	40010000 	.word	0x40010000

08009c48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b087      	sub	sp, #28
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6a1b      	ldr	r3, [r3, #32]
 8009c56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6a1b      	ldr	r3, [r3, #32]
 8009c62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	69db      	ldr	r3, [r3, #28]
 8009c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009c7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009c80:	683b      	ldr	r3, [r7, #0]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	021b      	lsls	r3, r3, #8
 8009c86:	68fa      	ldr	r2, [r7, #12]
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	689b      	ldr	r3, [r3, #8]
 8009c98:	031b      	lsls	r3, r3, #12
 8009c9a:	693a      	ldr	r2, [r7, #16]
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	4a10      	ldr	r2, [pc, #64]	; (8009ce4 <TIM_OC4_SetConfig+0x9c>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d109      	bne.n	8009cbc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009cae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	695b      	ldr	r3, [r3, #20]
 8009cb4:	019b      	lsls	r3, r3, #6
 8009cb6:	697a      	ldr	r2, [r7, #20]
 8009cb8:	4313      	orrs	r3, r2
 8009cba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	697a      	ldr	r2, [r7, #20]
 8009cc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	68fa      	ldr	r2, [r7, #12]
 8009cc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	685a      	ldr	r2, [r3, #4]
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	693a      	ldr	r2, [r7, #16]
 8009cd4:	621a      	str	r2, [r3, #32]
}
 8009cd6:	bf00      	nop
 8009cd8:	371c      	adds	r7, #28
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce0:	4770      	bx	lr
 8009ce2:	bf00      	nop
 8009ce4:	40010000 	.word	0x40010000

08009ce8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b087      	sub	sp, #28
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	60f8      	str	r0, [r7, #12]
 8009cf0:	60b9      	str	r1, [r7, #8]
 8009cf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	6a1b      	ldr	r3, [r3, #32]
 8009cf8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	6a1b      	ldr	r3, [r3, #32]
 8009cfe:	f023 0201 	bic.w	r2, r3, #1
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	699b      	ldr	r3, [r3, #24]
 8009d0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009d12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	011b      	lsls	r3, r3, #4
 8009d18:	693a      	ldr	r2, [r7, #16]
 8009d1a:	4313      	orrs	r3, r2
 8009d1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f023 030a 	bic.w	r3, r3, #10
 8009d24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009d26:	697a      	ldr	r2, [r7, #20]
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	4313      	orrs	r3, r2
 8009d2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	693a      	ldr	r2, [r7, #16]
 8009d32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	697a      	ldr	r2, [r7, #20]
 8009d38:	621a      	str	r2, [r3, #32]
}
 8009d3a:	bf00      	nop
 8009d3c:	371c      	adds	r7, #28
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d44:	4770      	bx	lr

08009d46 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009d46:	b480      	push	{r7}
 8009d48:	b087      	sub	sp, #28
 8009d4a:	af00      	add	r7, sp, #0
 8009d4c:	60f8      	str	r0, [r7, #12]
 8009d4e:	60b9      	str	r1, [r7, #8]
 8009d50:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	6a1b      	ldr	r3, [r3, #32]
 8009d56:	f023 0210 	bic.w	r2, r3, #16
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	699b      	ldr	r3, [r3, #24]
 8009d62:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	6a1b      	ldr	r3, [r3, #32]
 8009d68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d6a:	697b      	ldr	r3, [r7, #20]
 8009d6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009d70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	031b      	lsls	r3, r3, #12
 8009d76:	697a      	ldr	r2, [r7, #20]
 8009d78:	4313      	orrs	r3, r2
 8009d7a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d7c:	693b      	ldr	r3, [r7, #16]
 8009d7e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009d82:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	011b      	lsls	r3, r3, #4
 8009d88:	693a      	ldr	r2, [r7, #16]
 8009d8a:	4313      	orrs	r3, r2
 8009d8c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	697a      	ldr	r2, [r7, #20]
 8009d92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	693a      	ldr	r2, [r7, #16]
 8009d98:	621a      	str	r2, [r3, #32]
}
 8009d9a:	bf00      	nop
 8009d9c:	371c      	adds	r7, #28
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da4:	4770      	bx	lr

08009da6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009da6:	b480      	push	{r7}
 8009da8:	b085      	sub	sp, #20
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	6078      	str	r0, [r7, #4]
 8009dae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009dbc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009dbe:	683a      	ldr	r2, [r7, #0]
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	f043 0307 	orr.w	r3, r3, #7
 8009dc8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	68fa      	ldr	r2, [r7, #12]
 8009dce:	609a      	str	r2, [r3, #8]
}
 8009dd0:	bf00      	nop
 8009dd2:	3714      	adds	r7, #20
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dda:	4770      	bx	lr

08009ddc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b087      	sub	sp, #28
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	60f8      	str	r0, [r7, #12]
 8009de4:	60b9      	str	r1, [r7, #8]
 8009de6:	607a      	str	r2, [r7, #4]
 8009de8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	689b      	ldr	r3, [r3, #8]
 8009dee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009df6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	021a      	lsls	r2, r3, #8
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	431a      	orrs	r2, r3
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	4313      	orrs	r3, r2
 8009e04:	697a      	ldr	r2, [r7, #20]
 8009e06:	4313      	orrs	r3, r2
 8009e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	697a      	ldr	r2, [r7, #20]
 8009e0e:	609a      	str	r2, [r3, #8]
}
 8009e10:	bf00      	nop
 8009e12:	371c      	adds	r7, #28
 8009e14:	46bd      	mov	sp, r7
 8009e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e1a:	4770      	bx	lr

08009e1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009e1c:	b480      	push	{r7}
 8009e1e:	b087      	sub	sp, #28
 8009e20:	af00      	add	r7, sp, #0
 8009e22:	60f8      	str	r0, [r7, #12]
 8009e24:	60b9      	str	r1, [r7, #8]
 8009e26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	f003 031f 	and.w	r3, r3, #31
 8009e2e:	2201      	movs	r2, #1
 8009e30:	fa02 f303 	lsl.w	r3, r2, r3
 8009e34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	6a1a      	ldr	r2, [r3, #32]
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	43db      	mvns	r3, r3
 8009e3e:	401a      	ands	r2, r3
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	6a1a      	ldr	r2, [r3, #32]
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	f003 031f 	and.w	r3, r3, #31
 8009e4e:	6879      	ldr	r1, [r7, #4]
 8009e50:	fa01 f303 	lsl.w	r3, r1, r3
 8009e54:	431a      	orrs	r2, r3
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	621a      	str	r2, [r3, #32]
}
 8009e5a:	bf00      	nop
 8009e5c:	371c      	adds	r7, #28
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e64:	4770      	bx	lr
	...

08009e68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e78:	2b01      	cmp	r3, #1
 8009e7a:	d101      	bne.n	8009e80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009e7c:	2302      	movs	r3, #2
 8009e7e:	e050      	b.n	8009f22 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2201      	movs	r2, #1
 8009e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2202      	movs	r2, #2
 8009e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ea6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	68fa      	ldr	r2, [r7, #12]
 8009eae:	4313      	orrs	r3, r2
 8009eb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	68fa      	ldr	r2, [r7, #12]
 8009eb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	4a1c      	ldr	r2, [pc, #112]	; (8009f30 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009ec0:	4293      	cmp	r3, r2
 8009ec2:	d018      	beq.n	8009ef6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ecc:	d013      	beq.n	8009ef6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	4a18      	ldr	r2, [pc, #96]	; (8009f34 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d00e      	beq.n	8009ef6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	4a16      	ldr	r2, [pc, #88]	; (8009f38 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d009      	beq.n	8009ef6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	4a15      	ldr	r2, [pc, #84]	; (8009f3c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	d004      	beq.n	8009ef6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	4a13      	ldr	r2, [pc, #76]	; (8009f40 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009ef2:	4293      	cmp	r3, r2
 8009ef4:	d10c      	bne.n	8009f10 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009ef6:	68bb      	ldr	r3, [r7, #8]
 8009ef8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009efc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	68ba      	ldr	r2, [r7, #8]
 8009f04:	4313      	orrs	r3, r2
 8009f06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	68ba      	ldr	r2, [r7, #8]
 8009f0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2201      	movs	r2, #1
 8009f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f20:	2300      	movs	r3, #0
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3714      	adds	r7, #20
 8009f26:	46bd      	mov	sp, r7
 8009f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2c:	4770      	bx	lr
 8009f2e:	bf00      	nop
 8009f30:	40010000 	.word	0x40010000
 8009f34:	40000400 	.word	0x40000400
 8009f38:	40000800 	.word	0x40000800
 8009f3c:	40000c00 	.word	0x40000c00
 8009f40:	40014000 	.word	0x40014000

08009f44 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009f44:	b480      	push	{r7}
 8009f46:	b085      	sub	sp, #20
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
 8009f4c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	d101      	bne.n	8009f60 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009f5c:	2302      	movs	r3, #2
 8009f5e:	e03d      	b.n	8009fdc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2201      	movs	r2, #1
 8009f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	4313      	orrs	r3, r2
 8009f74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009f7c:	683b      	ldr	r3, [r7, #0]
 8009f7e:	689b      	ldr	r3, [r3, #8]
 8009f80:	4313      	orrs	r3, r2
 8009f82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	685b      	ldr	r3, [r3, #4]
 8009f8e:	4313      	orrs	r3, r2
 8009f90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4313      	orrs	r3, r2
 8009f9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	691b      	ldr	r3, [r3, #16]
 8009faa:	4313      	orrs	r3, r2
 8009fac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	4313      	orrs	r3, r2
 8009fba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	69db      	ldr	r3, [r3, #28]
 8009fc6:	4313      	orrs	r3, r2
 8009fc8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	68fa      	ldr	r2, [r7, #12]
 8009fd0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009fda:	2300      	movs	r3, #0
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3714      	adds	r7, #20
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe6:	4770      	bx	lr

08009fe8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b083      	sub	sp, #12
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009ff0:	bf00      	nop
 8009ff2:	370c      	adds	r7, #12
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffa:	4770      	bx	lr

08009ffc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b083      	sub	sp, #12
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a004:	bf00      	nop
 800a006:	370c      	adds	r7, #12
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b082      	sub	sp, #8
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d101      	bne.n	800a022 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a01e:	2301      	movs	r3, #1
 800a020:	e03f      	b.n	800a0a2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a028:	b2db      	uxtb	r3, r3
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d106      	bne.n	800a03c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2200      	movs	r2, #0
 800a032:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f7fb f97c 	bl	8005334 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2224      	movs	r2, #36	; 0x24
 800a040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	68da      	ldr	r2, [r3, #12]
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a052:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 ff81 	bl	800af5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	691a      	ldr	r2, [r3, #16]
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a068:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	695a      	ldr	r2, [r3, #20]
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a078:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	68da      	ldr	r2, [r3, #12]
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a088:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2200      	movs	r2, #0
 800a08e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2220      	movs	r2, #32
 800a094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2220      	movs	r2, #32
 800a09c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a0a0:	2300      	movs	r3, #0
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3708      	adds	r7, #8
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}
	...

0800a0ac <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b08c      	sub	sp, #48	; 0x30
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	60b9      	str	r1, [r7, #8]
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a0c0:	b2db      	uxtb	r3, r3
 800a0c2:	2b20      	cmp	r3, #32
 800a0c4:	d165      	bne.n	800a192 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d002      	beq.n	800a0d2 <HAL_UART_Transmit_DMA+0x26>
 800a0cc:	88fb      	ldrh	r3, [r7, #6]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d101      	bne.n	800a0d6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	e05e      	b.n	800a194 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d101      	bne.n	800a0e4 <HAL_UART_Transmit_DMA+0x38>
 800a0e0:	2302      	movs	r3, #2
 800a0e2:	e057      	b.n	800a194 <HAL_UART_Transmit_DMA+0xe8>
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2201      	movs	r2, #1
 800a0e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800a0ec:	68ba      	ldr	r2, [r7, #8]
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	88fa      	ldrh	r2, [r7, #6]
 800a0f6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	88fa      	ldrh	r2, [r7, #6]
 800a0fc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2200      	movs	r2, #0
 800a102:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2221      	movs	r2, #33	; 0x21
 800a108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a110:	4a22      	ldr	r2, [pc, #136]	; (800a19c <HAL_UART_Transmit_DMA+0xf0>)
 800a112:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a118:	4a21      	ldr	r2, [pc, #132]	; (800a1a0 <HAL_UART_Transmit_DMA+0xf4>)
 800a11a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a120:	4a20      	ldr	r2, [pc, #128]	; (800a1a4 <HAL_UART_Transmit_DMA+0xf8>)
 800a122:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a128:	2200      	movs	r2, #0
 800a12a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800a12c:	f107 0308 	add.w	r3, r7, #8
 800a130:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a138:	6819      	ldr	r1, [r3, #0]
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	3304      	adds	r3, #4
 800a140:	461a      	mov	r2, r3
 800a142:	88fb      	ldrh	r3, [r7, #6]
 800a144:	f7fb fca0 	bl	8005a88 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a150:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	2200      	movs	r2, #0
 800a156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	3314      	adds	r3, #20
 800a160:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a162:	69bb      	ldr	r3, [r7, #24]
 800a164:	e853 3f00 	ldrex	r3, [r3]
 800a168:	617b      	str	r3, [r7, #20]
   return(result);
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a170:	62bb      	str	r3, [r7, #40]	; 0x28
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	3314      	adds	r3, #20
 800a178:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a17a:	627a      	str	r2, [r7, #36]	; 0x24
 800a17c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a17e:	6a39      	ldr	r1, [r7, #32]
 800a180:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a182:	e841 2300 	strex	r3, r2, [r1]
 800a186:	61fb      	str	r3, [r7, #28]
   return(result);
 800a188:	69fb      	ldr	r3, [r7, #28]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d1e5      	bne.n	800a15a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800a18e:	2300      	movs	r3, #0
 800a190:	e000      	b.n	800a194 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800a192:	2302      	movs	r3, #2
  }
}
 800a194:	4618      	mov	r0, r3
 800a196:	3730      	adds	r7, #48	; 0x30
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}
 800a19c:	0800a7f5 	.word	0x0800a7f5
 800a1a0:	0800a88f 	.word	0x0800a88f
 800a1a4:	0800aa07 	.word	0x0800aa07

0800a1a8 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b08c      	sub	sp, #48	; 0x30
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	60f8      	str	r0, [r7, #12]
 800a1b0:	60b9      	str	r1, [r7, #8]
 800a1b2:	4613      	mov	r3, r2
 800a1b4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a1bc:	b2db      	uxtb	r3, r3
 800a1be:	2b20      	cmp	r3, #32
 800a1c0:	d152      	bne.n	800a268 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d002      	beq.n	800a1ce <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800a1c8:	88fb      	ldrh	r3, [r7, #6]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d101      	bne.n	800a1d2 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e04b      	b.n	800a26a <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	d101      	bne.n	800a1e0 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800a1dc:	2302      	movs	r3, #2
 800a1de:	e044      	b.n	800a26a <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2201      	movs	r2, #1
 800a1ec:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800a1ee:	88fb      	ldrh	r3, [r7, #6]
 800a1f0:	461a      	mov	r2, r3
 800a1f2:	68b9      	ldr	r1, [r7, #8]
 800a1f4:	68f8      	ldr	r0, [r7, #12]
 800a1f6:	f000 fc51 	bl	800aa9c <UART_Start_Receive_DMA>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a200:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a204:	2b00      	cmp	r3, #0
 800a206:	d12c      	bne.n	800a262 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a20c:	2b01      	cmp	r3, #1
 800a20e:	d125      	bne.n	800a25c <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a210:	2300      	movs	r3, #0
 800a212:	613b      	str	r3, [r7, #16]
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	613b      	str	r3, [r7, #16]
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	613b      	str	r3, [r7, #16]
 800a224:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	330c      	adds	r3, #12
 800a22c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a22e:	69bb      	ldr	r3, [r7, #24]
 800a230:	e853 3f00 	ldrex	r3, [r3]
 800a234:	617b      	str	r3, [r7, #20]
   return(result);
 800a236:	697b      	ldr	r3, [r7, #20]
 800a238:	f043 0310 	orr.w	r3, r3, #16
 800a23c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	330c      	adds	r3, #12
 800a244:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a246:	627a      	str	r2, [r7, #36]	; 0x24
 800a248:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a24a:	6a39      	ldr	r1, [r7, #32]
 800a24c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a24e:	e841 2300 	strex	r3, r2, [r1]
 800a252:	61fb      	str	r3, [r7, #28]
   return(result);
 800a254:	69fb      	ldr	r3, [r7, #28]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d1e5      	bne.n	800a226 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 800a25a:	e002      	b.n	800a262 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a25c:	2301      	movs	r3, #1
 800a25e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800a262:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a266:	e000      	b.n	800a26a <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 800a268:	2302      	movs	r3, #2
  }
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3730      	adds	r7, #48	; 0x30
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}
	...

0800a274 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b0ba      	sub	sp, #232	; 0xe8
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	68db      	ldr	r3, [r3, #12]
 800a28c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	695b      	ldr	r3, [r3, #20]
 800a296:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a29a:	2300      	movs	r3, #0
 800a29c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a2a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2aa:	f003 030f 	and.w	r3, r3, #15
 800a2ae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a2b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d10f      	bne.n	800a2da <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a2ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2be:	f003 0320 	and.w	r3, r3, #32
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d009      	beq.n	800a2da <HAL_UART_IRQHandler+0x66>
 800a2c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a2ca:	f003 0320 	and.w	r3, r3, #32
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d003      	beq.n	800a2da <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f000 fd87 	bl	800ade6 <UART_Receive_IT>
      return;
 800a2d8:	e256      	b.n	800a788 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a2da:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	f000 80de 	beq.w	800a4a0 <HAL_UART_IRQHandler+0x22c>
 800a2e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a2e8:	f003 0301 	and.w	r3, r3, #1
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d106      	bne.n	800a2fe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a2f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a2f4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	f000 80d1 	beq.w	800a4a0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a2fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a302:	f003 0301 	and.w	r3, r3, #1
 800a306:	2b00      	cmp	r3, #0
 800a308:	d00b      	beq.n	800a322 <HAL_UART_IRQHandler+0xae>
 800a30a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a30e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a312:	2b00      	cmp	r3, #0
 800a314:	d005      	beq.n	800a322 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a31a:	f043 0201 	orr.w	r2, r3, #1
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a326:	f003 0304 	and.w	r3, r3, #4
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d00b      	beq.n	800a346 <HAL_UART_IRQHandler+0xd2>
 800a32e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a332:	f003 0301 	and.w	r3, r3, #1
 800a336:	2b00      	cmp	r3, #0
 800a338:	d005      	beq.n	800a346 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a33e:	f043 0202 	orr.w	r2, r3, #2
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a34a:	f003 0302 	and.w	r3, r3, #2
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d00b      	beq.n	800a36a <HAL_UART_IRQHandler+0xf6>
 800a352:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a356:	f003 0301 	and.w	r3, r3, #1
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d005      	beq.n	800a36a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a362:	f043 0204 	orr.w	r2, r3, #4
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a36a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a36e:	f003 0308 	and.w	r3, r3, #8
 800a372:	2b00      	cmp	r3, #0
 800a374:	d011      	beq.n	800a39a <HAL_UART_IRQHandler+0x126>
 800a376:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a37a:	f003 0320 	and.w	r3, r3, #32
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d105      	bne.n	800a38e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a382:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a386:	f003 0301 	and.w	r3, r3, #1
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d005      	beq.n	800a39a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a392:	f043 0208 	orr.w	r2, r3, #8
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	f000 81ed 	beq.w	800a77e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a3a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3a8:	f003 0320 	and.w	r3, r3, #32
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d008      	beq.n	800a3c2 <HAL_UART_IRQHandler+0x14e>
 800a3b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3b4:	f003 0320 	and.w	r3, r3, #32
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d002      	beq.n	800a3c2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a3bc:	6878      	ldr	r0, [r7, #4]
 800a3be:	f000 fd12 	bl	800ade6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	695b      	ldr	r3, [r3, #20]
 800a3c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3cc:	2b40      	cmp	r3, #64	; 0x40
 800a3ce:	bf0c      	ite	eq
 800a3d0:	2301      	moveq	r3, #1
 800a3d2:	2300      	movne	r3, #0
 800a3d4:	b2db      	uxtb	r3, r3
 800a3d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3de:	f003 0308 	and.w	r3, r3, #8
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d103      	bne.n	800a3ee <HAL_UART_IRQHandler+0x17a>
 800a3e6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d04f      	beq.n	800a48e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 fc1a 	bl	800ac28 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	695b      	ldr	r3, [r3, #20]
 800a3fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3fe:	2b40      	cmp	r3, #64	; 0x40
 800a400:	d141      	bne.n	800a486 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	3314      	adds	r3, #20
 800a408:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a40c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a410:	e853 3f00 	ldrex	r3, [r3]
 800a414:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a418:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a41c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a420:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	3314      	adds	r3, #20
 800a42a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a42e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a432:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a436:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a43a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a43e:	e841 2300 	strex	r3, r2, [r1]
 800a442:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a446:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d1d9      	bne.n	800a402 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a452:	2b00      	cmp	r3, #0
 800a454:	d013      	beq.n	800a47e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a45a:	4a7d      	ldr	r2, [pc, #500]	; (800a650 <HAL_UART_IRQHandler+0x3dc>)
 800a45c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a462:	4618      	mov	r0, r3
 800a464:	f7fb fbd8 	bl	8005c18 <HAL_DMA_Abort_IT>
 800a468:	4603      	mov	r3, r0
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d016      	beq.n	800a49c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a472:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a474:	687a      	ldr	r2, [r7, #4]
 800a476:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a478:	4610      	mov	r0, r2
 800a47a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a47c:	e00e      	b.n	800a49c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f000 f9ae 	bl	800a7e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a484:	e00a      	b.n	800a49c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f000 f9aa 	bl	800a7e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a48c:	e006      	b.n	800a49c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	f000 f9a6 	bl	800a7e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2200      	movs	r2, #0
 800a498:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a49a:	e170      	b.n	800a77e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a49c:	bf00      	nop
    return;
 800a49e:	e16e      	b.n	800a77e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4a4:	2b01      	cmp	r3, #1
 800a4a6:	f040 814a 	bne.w	800a73e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a4aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4ae:	f003 0310 	and.w	r3, r3, #16
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	f000 8143 	beq.w	800a73e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a4b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4bc:	f003 0310 	and.w	r3, r3, #16
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	f000 813c 	beq.w	800a73e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	60bb      	str	r3, [r7, #8]
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	60bb      	str	r3, [r7, #8]
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	60bb      	str	r3, [r7, #8]
 800a4da:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	695b      	ldr	r3, [r3, #20]
 800a4e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4e6:	2b40      	cmp	r3, #64	; 0x40
 800a4e8:	f040 80b4 	bne.w	800a654 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	685b      	ldr	r3, [r3, #4]
 800a4f4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a4f8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	f000 8140 	beq.w	800a782 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a506:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a50a:	429a      	cmp	r2, r3
 800a50c:	f080 8139 	bcs.w	800a782 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a516:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a51c:	69db      	ldr	r3, [r3, #28]
 800a51e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a522:	f000 8088 	beq.w	800a636 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	330c      	adds	r3, #12
 800a52c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a530:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a534:	e853 3f00 	ldrex	r3, [r3]
 800a538:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a53c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a540:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a544:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	330c      	adds	r3, #12
 800a54e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a552:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a556:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a55a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a55e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a562:	e841 2300 	strex	r3, r2, [r1]
 800a566:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a56a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d1d9      	bne.n	800a526 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	3314      	adds	r3, #20
 800a578:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a57a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a57c:	e853 3f00 	ldrex	r3, [r3]
 800a580:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a582:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a584:	f023 0301 	bic.w	r3, r3, #1
 800a588:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	3314      	adds	r3, #20
 800a592:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a596:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a59a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a59c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a59e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a5a2:	e841 2300 	strex	r3, r2, [r1]
 800a5a6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a5a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d1e1      	bne.n	800a572 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	3314      	adds	r3, #20
 800a5b4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a5b8:	e853 3f00 	ldrex	r3, [r3]
 800a5bc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a5be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a5c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a5c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	3314      	adds	r3, #20
 800a5ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a5d2:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a5d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5d6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a5d8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a5da:	e841 2300 	strex	r3, r2, [r1]
 800a5de:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a5e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a5e2:	2b00      	cmp	r3, #0
 800a5e4:	d1e3      	bne.n	800a5ae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2220      	movs	r2, #32
 800a5ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	330c      	adds	r3, #12
 800a5fa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5fe:	e853 3f00 	ldrex	r3, [r3]
 800a602:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a604:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a606:	f023 0310 	bic.w	r3, r3, #16
 800a60a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	330c      	adds	r3, #12
 800a614:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a618:	65ba      	str	r2, [r7, #88]	; 0x58
 800a61a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a61c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a61e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a620:	e841 2300 	strex	r3, r2, [r1]
 800a624:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a626:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d1e3      	bne.n	800a5f4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a630:	4618      	mov	r0, r3
 800a632:	f7fb fa81 	bl	8005b38 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a63e:	b29b      	uxth	r3, r3
 800a640:	1ad3      	subs	r3, r2, r3
 800a642:	b29b      	uxth	r3, r3
 800a644:	4619      	mov	r1, r3
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f7f9 fbde 	bl	8003e08 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a64c:	e099      	b.n	800a782 <HAL_UART_IRQHandler+0x50e>
 800a64e:	bf00      	nop
 800a650:	0800acef 	.word	0x0800acef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	1ad3      	subs	r3, r2, r3
 800a660:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a668:	b29b      	uxth	r3, r3
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	f000 808b 	beq.w	800a786 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a670:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a674:	2b00      	cmp	r3, #0
 800a676:	f000 8086 	beq.w	800a786 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	330c      	adds	r3, #12
 800a680:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a684:	e853 3f00 	ldrex	r3, [r3]
 800a688:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a68a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a68c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a690:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	330c      	adds	r3, #12
 800a69a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a69e:	647a      	str	r2, [r7, #68]	; 0x44
 800a6a0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6a2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a6a4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a6a6:	e841 2300 	strex	r3, r2, [r1]
 800a6aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a6ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d1e3      	bne.n	800a67a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	3314      	adds	r3, #20
 800a6b8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6bc:	e853 3f00 	ldrex	r3, [r3]
 800a6c0:	623b      	str	r3, [r7, #32]
   return(result);
 800a6c2:	6a3b      	ldr	r3, [r7, #32]
 800a6c4:	f023 0301 	bic.w	r3, r3, #1
 800a6c8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	3314      	adds	r3, #20
 800a6d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a6d6:	633a      	str	r2, [r7, #48]	; 0x30
 800a6d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a6dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a6de:	e841 2300 	strex	r3, r2, [r1]
 800a6e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a6e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d1e3      	bne.n	800a6b2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2220      	movs	r2, #32
 800a6ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	330c      	adds	r3, #12
 800a6fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	e853 3f00 	ldrex	r3, [r3]
 800a706:	60fb      	str	r3, [r7, #12]
   return(result);
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	f023 0310 	bic.w	r3, r3, #16
 800a70e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	330c      	adds	r3, #12
 800a718:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a71c:	61fa      	str	r2, [r7, #28]
 800a71e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a720:	69b9      	ldr	r1, [r7, #24]
 800a722:	69fa      	ldr	r2, [r7, #28]
 800a724:	e841 2300 	strex	r3, r2, [r1]
 800a728:	617b      	str	r3, [r7, #20]
   return(result);
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d1e3      	bne.n	800a6f8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a730:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a734:	4619      	mov	r1, r3
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f7f9 fb66 	bl	8003e08 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a73c:	e023      	b.n	800a786 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a73e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a746:	2b00      	cmp	r3, #0
 800a748:	d009      	beq.n	800a75e <HAL_UART_IRQHandler+0x4ea>
 800a74a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a74e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a752:	2b00      	cmp	r3, #0
 800a754:	d003      	beq.n	800a75e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f000 fadd 	bl	800ad16 <UART_Transmit_IT>
    return;
 800a75c:	e014      	b.n	800a788 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a75e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a766:	2b00      	cmp	r3, #0
 800a768:	d00e      	beq.n	800a788 <HAL_UART_IRQHandler+0x514>
 800a76a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a76e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a772:	2b00      	cmp	r3, #0
 800a774:	d008      	beq.n	800a788 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f000 fb1d 	bl	800adb6 <UART_EndTransmit_IT>
    return;
 800a77c:	e004      	b.n	800a788 <HAL_UART_IRQHandler+0x514>
    return;
 800a77e:	bf00      	nop
 800a780:	e002      	b.n	800a788 <HAL_UART_IRQHandler+0x514>
      return;
 800a782:	bf00      	nop
 800a784:	e000      	b.n	800a788 <HAL_UART_IRQHandler+0x514>
      return;
 800a786:	bf00      	nop
  }
}
 800a788:	37e8      	adds	r7, #232	; 0xe8
 800a78a:	46bd      	mov	sp, r7
 800a78c:	bd80      	pop	{r7, pc}
 800a78e:	bf00      	nop

0800a790 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a790:	b480      	push	{r7}
 800a792:	b083      	sub	sp, #12
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a798:	bf00      	nop
 800a79a:	370c      	adds	r7, #12
 800a79c:	46bd      	mov	sp, r7
 800a79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a2:	4770      	bx	lr

0800a7a4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b083      	sub	sp, #12
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800a7ac:	bf00      	nop
 800a7ae:	370c      	adds	r7, #12
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b6:	4770      	bx	lr

0800a7b8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a7b8:	b480      	push	{r7}
 800a7ba:	b083      	sub	sp, #12
 800a7bc:	af00      	add	r7, sp, #0
 800a7be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a7c0:	bf00      	nop
 800a7c2:	370c      	adds	r7, #12
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr

0800a7cc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b083      	sub	sp, #12
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a7d4:	bf00      	nop
 800a7d6:	370c      	adds	r7, #12
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7de:	4770      	bx	lr

0800a7e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b083      	sub	sp, #12
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a7e8:	bf00      	nop
 800a7ea:	370c      	adds	r7, #12
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr

0800a7f4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b090      	sub	sp, #64	; 0x40
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a800:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d137      	bne.n	800a880 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800a810:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a812:	2200      	movs	r2, #0
 800a814:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a816:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	3314      	adds	r3, #20
 800a81c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a81e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a820:	e853 3f00 	ldrex	r3, [r3]
 800a824:	623b      	str	r3, [r7, #32]
   return(result);
 800a826:	6a3b      	ldr	r3, [r7, #32]
 800a828:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a82c:	63bb      	str	r3, [r7, #56]	; 0x38
 800a82e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	3314      	adds	r3, #20
 800a834:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a836:	633a      	str	r2, [r7, #48]	; 0x30
 800a838:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a83a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a83c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a83e:	e841 2300 	strex	r3, r2, [r1]
 800a842:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a846:	2b00      	cmp	r3, #0
 800a848:	d1e5      	bne.n	800a816 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a84a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	330c      	adds	r3, #12
 800a850:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	e853 3f00 	ldrex	r3, [r3]
 800a858:	60fb      	str	r3, [r7, #12]
   return(result);
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a860:	637b      	str	r3, [r7, #52]	; 0x34
 800a862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	330c      	adds	r3, #12
 800a868:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a86a:	61fa      	str	r2, [r7, #28]
 800a86c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a86e:	69b9      	ldr	r1, [r7, #24]
 800a870:	69fa      	ldr	r2, [r7, #28]
 800a872:	e841 2300 	strex	r3, r2, [r1]
 800a876:	617b      	str	r3, [r7, #20]
   return(result);
 800a878:	697b      	ldr	r3, [r7, #20]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d1e5      	bne.n	800a84a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a87e:	e002      	b.n	800a886 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a880:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a882:	f7ff ff85 	bl	800a790 <HAL_UART_TxCpltCallback>
}
 800a886:	bf00      	nop
 800a888:	3740      	adds	r7, #64	; 0x40
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}

0800a88e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a88e:	b580      	push	{r7, lr}
 800a890:	b084      	sub	sp, #16
 800a892:	af00      	add	r7, sp, #0
 800a894:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a89a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a89c:	68f8      	ldr	r0, [r7, #12]
 800a89e:	f7ff ff81 	bl	800a7a4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8a2:	bf00      	nop
 800a8a4:	3710      	adds	r7, #16
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bd80      	pop	{r7, pc}

0800a8aa <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a8aa:	b580      	push	{r7, lr}
 800a8ac:	b09c      	sub	sp, #112	; 0x70
 800a8ae:	af00      	add	r7, sp, #0
 800a8b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8b6:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d172      	bne.n	800a9ac <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a8c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a8cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	330c      	adds	r3, #12
 800a8d2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a8d6:	e853 3f00 	ldrex	r3, [r3]
 800a8da:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a8dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a8de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a8e2:	66bb      	str	r3, [r7, #104]	; 0x68
 800a8e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	330c      	adds	r3, #12
 800a8ea:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a8ec:	65ba      	str	r2, [r7, #88]	; 0x58
 800a8ee:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8f0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a8f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a8f4:	e841 2300 	strex	r3, r2, [r1]
 800a8f8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a8fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d1e5      	bne.n	800a8cc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a900:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	3314      	adds	r3, #20
 800a906:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a90a:	e853 3f00 	ldrex	r3, [r3]
 800a90e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a912:	f023 0301 	bic.w	r3, r3, #1
 800a916:	667b      	str	r3, [r7, #100]	; 0x64
 800a918:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	3314      	adds	r3, #20
 800a91e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a920:	647a      	str	r2, [r7, #68]	; 0x44
 800a922:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a924:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a926:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a928:	e841 2300 	strex	r3, r2, [r1]
 800a92c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a92e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a930:	2b00      	cmp	r3, #0
 800a932:	d1e5      	bne.n	800a900 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a934:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	3314      	adds	r3, #20
 800a93a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a93c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a93e:	e853 3f00 	ldrex	r3, [r3]
 800a942:	623b      	str	r3, [r7, #32]
   return(result);
 800a944:	6a3b      	ldr	r3, [r7, #32]
 800a946:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a94a:	663b      	str	r3, [r7, #96]	; 0x60
 800a94c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	3314      	adds	r3, #20
 800a952:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a954:	633a      	str	r2, [r7, #48]	; 0x30
 800a956:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a958:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a95a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a95c:	e841 2300 	strex	r3, r2, [r1]
 800a960:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a964:	2b00      	cmp	r3, #0
 800a966:	d1e5      	bne.n	800a934 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a968:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a96a:	2220      	movs	r2, #32
 800a96c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a974:	2b01      	cmp	r3, #1
 800a976:	d119      	bne.n	800a9ac <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a978:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	330c      	adds	r3, #12
 800a97e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	e853 3f00 	ldrex	r3, [r3]
 800a986:	60fb      	str	r3, [r7, #12]
   return(result);
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	f023 0310 	bic.w	r3, r3, #16
 800a98e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a990:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	330c      	adds	r3, #12
 800a996:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a998:	61fa      	str	r2, [r7, #28]
 800a99a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a99c:	69b9      	ldr	r1, [r7, #24]
 800a99e:	69fa      	ldr	r2, [r7, #28]
 800a9a0:	e841 2300 	strex	r3, r2, [r1]
 800a9a4:	617b      	str	r3, [r7, #20]
   return(result);
 800a9a6:	697b      	ldr	r3, [r7, #20]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d1e5      	bne.n	800a978 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9b0:	2b01      	cmp	r3, #1
 800a9b2:	d106      	bne.n	800a9c2 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a9b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a9b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a9b8:	4619      	mov	r1, r3
 800a9ba:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a9bc:	f7f9 fa24 	bl	8003e08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a9c0:	e002      	b.n	800a9c8 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800a9c2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a9c4:	f7ff fef8 	bl	800a7b8 <HAL_UART_RxCpltCallback>
}
 800a9c8:	bf00      	nop
 800a9ca:	3770      	adds	r7, #112	; 0x70
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}

0800a9d0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b084      	sub	sp, #16
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9dc:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9e2:	2b01      	cmp	r3, #1
 800a9e4:	d108      	bne.n	800a9f8 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a9ea:	085b      	lsrs	r3, r3, #1
 800a9ec:	b29b      	uxth	r3, r3
 800a9ee:	4619      	mov	r1, r3
 800a9f0:	68f8      	ldr	r0, [r7, #12]
 800a9f2:	f7f9 fa09 	bl	8003e08 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a9f6:	e002      	b.n	800a9fe <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800a9f8:	68f8      	ldr	r0, [r7, #12]
 800a9fa:	f7ff fee7 	bl	800a7cc <HAL_UART_RxHalfCpltCallback>
}
 800a9fe:	bf00      	nop
 800aa00:	3710      	adds	r7, #16
 800aa02:	46bd      	mov	sp, r7
 800aa04:	bd80      	pop	{r7, pc}

0800aa06 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800aa06:	b580      	push	{r7, lr}
 800aa08:	b084      	sub	sp, #16
 800aa0a:	af00      	add	r7, sp, #0
 800aa0c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800aa0e:	2300      	movs	r3, #0
 800aa10:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa16:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800aa18:	68bb      	ldr	r3, [r7, #8]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	695b      	ldr	r3, [r3, #20]
 800aa1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa22:	2b80      	cmp	r3, #128	; 0x80
 800aa24:	bf0c      	ite	eq
 800aa26:	2301      	moveq	r3, #1
 800aa28:	2300      	movne	r3, #0
 800aa2a:	b2db      	uxtb	r3, r3
 800aa2c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa34:	b2db      	uxtb	r3, r3
 800aa36:	2b21      	cmp	r3, #33	; 0x21
 800aa38:	d108      	bne.n	800aa4c <UART_DMAError+0x46>
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d005      	beq.n	800aa4c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	2200      	movs	r2, #0
 800aa44:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800aa46:	68b8      	ldr	r0, [r7, #8]
 800aa48:	f000 f8c6 	bl	800abd8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800aa4c:	68bb      	ldr	r3, [r7, #8]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	695b      	ldr	r3, [r3, #20]
 800aa52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa56:	2b40      	cmp	r3, #64	; 0x40
 800aa58:	bf0c      	ite	eq
 800aa5a:	2301      	moveq	r3, #1
 800aa5c:	2300      	movne	r3, #0
 800aa5e:	b2db      	uxtb	r3, r3
 800aa60:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800aa62:	68bb      	ldr	r3, [r7, #8]
 800aa64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800aa68:	b2db      	uxtb	r3, r3
 800aa6a:	2b22      	cmp	r3, #34	; 0x22
 800aa6c:	d108      	bne.n	800aa80 <UART_DMAError+0x7a>
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d005      	beq.n	800aa80 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	2200      	movs	r2, #0
 800aa78:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800aa7a:	68b8      	ldr	r0, [r7, #8]
 800aa7c:	f000 f8d4 	bl	800ac28 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa84:	f043 0210 	orr.w	r2, r3, #16
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aa8c:	68b8      	ldr	r0, [r7, #8]
 800aa8e:	f7ff fea7 	bl	800a7e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aa92:	bf00      	nop
 800aa94:	3710      	adds	r7, #16
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}
	...

0800aa9c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b098      	sub	sp, #96	; 0x60
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	60f8      	str	r0, [r7, #12]
 800aaa4:	60b9      	str	r1, [r7, #8]
 800aaa6:	4613      	mov	r3, r2
 800aaa8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800aaaa:	68ba      	ldr	r2, [r7, #8]
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	88fa      	ldrh	r2, [r7, #6]
 800aab4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	2200      	movs	r2, #0
 800aaba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	2222      	movs	r2, #34	; 0x22
 800aac0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aac8:	4a40      	ldr	r2, [pc, #256]	; (800abcc <UART_Start_Receive_DMA+0x130>)
 800aaca:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aad0:	4a3f      	ldr	r2, [pc, #252]	; (800abd0 <UART_Start_Receive_DMA+0x134>)
 800aad2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aad8:	4a3e      	ldr	r2, [pc, #248]	; (800abd4 <UART_Start_Receive_DMA+0x138>)
 800aada:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aae0:	2200      	movs	r2, #0
 800aae2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800aae4:	f107 0308 	add.w	r3, r7, #8
 800aae8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	3304      	adds	r3, #4
 800aaf4:	4619      	mov	r1, r3
 800aaf6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800aaf8:	681a      	ldr	r2, [r3, #0]
 800aafa:	88fb      	ldrh	r3, [r7, #6]
 800aafc:	f7fa ffc4 	bl	8005a88 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800ab00:	2300      	movs	r3, #0
 800ab02:	613b      	str	r3, [r7, #16]
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	613b      	str	r3, [r7, #16]
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	685b      	ldr	r3, [r3, #4]
 800ab12:	613b      	str	r3, [r7, #16]
 800ab14:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2200      	movs	r2, #0
 800ab1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	691b      	ldr	r3, [r3, #16]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d019      	beq.n	800ab5a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	330c      	adds	r3, #12
 800ab2c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ab30:	e853 3f00 	ldrex	r3, [r3]
 800ab34:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ab36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab3c:	65bb      	str	r3, [r7, #88]	; 0x58
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	330c      	adds	r3, #12
 800ab44:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ab46:	64fa      	str	r2, [r7, #76]	; 0x4c
 800ab48:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab4a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ab4c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ab4e:	e841 2300 	strex	r3, r2, [r1]
 800ab52:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800ab54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d1e5      	bne.n	800ab26 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	3314      	adds	r3, #20
 800ab60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab64:	e853 3f00 	ldrex	r3, [r3]
 800ab68:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ab6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab6c:	f043 0301 	orr.w	r3, r3, #1
 800ab70:	657b      	str	r3, [r7, #84]	; 0x54
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	3314      	adds	r3, #20
 800ab78:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ab7a:	63ba      	str	r2, [r7, #56]	; 0x38
 800ab7c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab7e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ab80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ab82:	e841 2300 	strex	r3, r2, [r1]
 800ab86:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ab88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d1e5      	bne.n	800ab5a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	3314      	adds	r3, #20
 800ab94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab96:	69bb      	ldr	r3, [r7, #24]
 800ab98:	e853 3f00 	ldrex	r3, [r3]
 800ab9c:	617b      	str	r3, [r7, #20]
   return(result);
 800ab9e:	697b      	ldr	r3, [r7, #20]
 800aba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aba4:	653b      	str	r3, [r7, #80]	; 0x50
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	3314      	adds	r3, #20
 800abac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800abae:	627a      	str	r2, [r7, #36]	; 0x24
 800abb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abb2:	6a39      	ldr	r1, [r7, #32]
 800abb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800abb6:	e841 2300 	strex	r3, r2, [r1]
 800abba:	61fb      	str	r3, [r7, #28]
   return(result);
 800abbc:	69fb      	ldr	r3, [r7, #28]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d1e5      	bne.n	800ab8e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800abc2:	2300      	movs	r3, #0
}
 800abc4:	4618      	mov	r0, r3
 800abc6:	3760      	adds	r7, #96	; 0x60
 800abc8:	46bd      	mov	sp, r7
 800abca:	bd80      	pop	{r7, pc}
 800abcc:	0800a8ab 	.word	0x0800a8ab
 800abd0:	0800a9d1 	.word	0x0800a9d1
 800abd4:	0800aa07 	.word	0x0800aa07

0800abd8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800abd8:	b480      	push	{r7}
 800abda:	b089      	sub	sp, #36	; 0x24
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	330c      	adds	r3, #12
 800abe6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	e853 3f00 	ldrex	r3, [r3]
 800abee:	60bb      	str	r3, [r7, #8]
   return(result);
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800abf6:	61fb      	str	r3, [r7, #28]
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	330c      	adds	r3, #12
 800abfe:	69fa      	ldr	r2, [r7, #28]
 800ac00:	61ba      	str	r2, [r7, #24]
 800ac02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac04:	6979      	ldr	r1, [r7, #20]
 800ac06:	69ba      	ldr	r2, [r7, #24]
 800ac08:	e841 2300 	strex	r3, r2, [r1]
 800ac0c:	613b      	str	r3, [r7, #16]
   return(result);
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d1e5      	bne.n	800abe0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2220      	movs	r2, #32
 800ac18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800ac1c:	bf00      	nop
 800ac1e:	3724      	adds	r7, #36	; 0x24
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr

0800ac28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b095      	sub	sp, #84	; 0x54
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	330c      	adds	r3, #12
 800ac36:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac3a:	e853 3f00 	ldrex	r3, [r3]
 800ac3e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ac40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac42:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ac46:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	330c      	adds	r3, #12
 800ac4e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ac50:	643a      	str	r2, [r7, #64]	; 0x40
 800ac52:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac54:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ac56:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ac58:	e841 2300 	strex	r3, r2, [r1]
 800ac5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ac5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d1e5      	bne.n	800ac30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	3314      	adds	r3, #20
 800ac6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac6c:	6a3b      	ldr	r3, [r7, #32]
 800ac6e:	e853 3f00 	ldrex	r3, [r3]
 800ac72:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac74:	69fb      	ldr	r3, [r7, #28]
 800ac76:	f023 0301 	bic.w	r3, r3, #1
 800ac7a:	64bb      	str	r3, [r7, #72]	; 0x48
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	3314      	adds	r3, #20
 800ac82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ac84:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ac86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ac8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac8c:	e841 2300 	strex	r3, r2, [r1]
 800ac90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ac92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d1e5      	bne.n	800ac64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	d119      	bne.n	800acd4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	330c      	adds	r3, #12
 800aca6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	e853 3f00 	ldrex	r3, [r3]
 800acae:	60bb      	str	r3, [r7, #8]
   return(result);
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	f023 0310 	bic.w	r3, r3, #16
 800acb6:	647b      	str	r3, [r7, #68]	; 0x44
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	330c      	adds	r3, #12
 800acbe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800acc0:	61ba      	str	r2, [r7, #24]
 800acc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acc4:	6979      	ldr	r1, [r7, #20]
 800acc6:	69ba      	ldr	r2, [r7, #24]
 800acc8:	e841 2300 	strex	r3, r2, [r1]
 800accc:	613b      	str	r3, [r7, #16]
   return(result);
 800acce:	693b      	ldr	r3, [r7, #16]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d1e5      	bne.n	800aca0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2220      	movs	r2, #32
 800acd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2200      	movs	r2, #0
 800ace0:	631a      	str	r2, [r3, #48]	; 0x30
}
 800ace2:	bf00      	nop
 800ace4:	3754      	adds	r7, #84	; 0x54
 800ace6:	46bd      	mov	sp, r7
 800ace8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acec:	4770      	bx	lr

0800acee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800acee:	b580      	push	{r7, lr}
 800acf0:	b084      	sub	sp, #16
 800acf2:	af00      	add	r7, sp, #0
 800acf4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acfa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	2200      	movs	r2, #0
 800ad00:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2200      	movs	r2, #0
 800ad06:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ad08:	68f8      	ldr	r0, [r7, #12]
 800ad0a:	f7ff fd69 	bl	800a7e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad0e:	bf00      	nop
 800ad10:	3710      	adds	r7, #16
 800ad12:	46bd      	mov	sp, r7
 800ad14:	bd80      	pop	{r7, pc}

0800ad16 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ad16:	b480      	push	{r7}
 800ad18:	b085      	sub	sp, #20
 800ad1a:	af00      	add	r7, sp, #0
 800ad1c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad24:	b2db      	uxtb	r3, r3
 800ad26:	2b21      	cmp	r3, #33	; 0x21
 800ad28:	d13e      	bne.n	800ada8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	689b      	ldr	r3, [r3, #8]
 800ad2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad32:	d114      	bne.n	800ad5e <UART_Transmit_IT+0x48>
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	691b      	ldr	r3, [r3, #16]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d110      	bne.n	800ad5e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	6a1b      	ldr	r3, [r3, #32]
 800ad40:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	881b      	ldrh	r3, [r3, #0]
 800ad46:	461a      	mov	r2, r3
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ad50:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6a1b      	ldr	r3, [r3, #32]
 800ad56:	1c9a      	adds	r2, r3, #2
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	621a      	str	r2, [r3, #32]
 800ad5c:	e008      	b.n	800ad70 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6a1b      	ldr	r3, [r3, #32]
 800ad62:	1c59      	adds	r1, r3, #1
 800ad64:	687a      	ldr	r2, [r7, #4]
 800ad66:	6211      	str	r1, [r2, #32]
 800ad68:	781a      	ldrb	r2, [r3, #0]
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ad74:	b29b      	uxth	r3, r3
 800ad76:	3b01      	subs	r3, #1
 800ad78:	b29b      	uxth	r3, r3
 800ad7a:	687a      	ldr	r2, [r7, #4]
 800ad7c:	4619      	mov	r1, r3
 800ad7e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d10f      	bne.n	800ada4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	68da      	ldr	r2, [r3, #12]
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ad92:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	68da      	ldr	r2, [r3, #12]
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ada2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800ada4:	2300      	movs	r3, #0
 800ada6:	e000      	b.n	800adaa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800ada8:	2302      	movs	r3, #2
  }
}
 800adaa:	4618      	mov	r0, r3
 800adac:	3714      	adds	r7, #20
 800adae:	46bd      	mov	sp, r7
 800adb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb4:	4770      	bx	lr

0800adb6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800adb6:	b580      	push	{r7, lr}
 800adb8:	b082      	sub	sp, #8
 800adba:	af00      	add	r7, sp, #0
 800adbc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	68da      	ldr	r2, [r3, #12]
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800adcc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2220      	movs	r2, #32
 800add2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f7ff fcda 	bl	800a790 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800addc:	2300      	movs	r3, #0
}
 800adde:	4618      	mov	r0, r3
 800ade0:	3708      	adds	r7, #8
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bd80      	pop	{r7, pc}

0800ade6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ade6:	b580      	push	{r7, lr}
 800ade8:	b08c      	sub	sp, #48	; 0x30
 800adea:	af00      	add	r7, sp, #0
 800adec:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800adf4:	b2db      	uxtb	r3, r3
 800adf6:	2b22      	cmp	r3, #34	; 0x22
 800adf8:	f040 80ab 	bne.w	800af52 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	689b      	ldr	r3, [r3, #8]
 800ae00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae04:	d117      	bne.n	800ae36 <UART_Receive_IT+0x50>
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	691b      	ldr	r3, [r3, #16]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d113      	bne.n	800ae36 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae16:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	685b      	ldr	r3, [r3, #4]
 800ae1e:	b29b      	uxth	r3, r3
 800ae20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae24:	b29a      	uxth	r2, r3
 800ae26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae28:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae2e:	1c9a      	adds	r2, r3, #2
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	629a      	str	r2, [r3, #40]	; 0x28
 800ae34:	e026      	b.n	800ae84 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae3a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	689b      	ldr	r3, [r3, #8]
 800ae44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae48:	d007      	beq.n	800ae5a <UART_Receive_IT+0x74>
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	689b      	ldr	r3, [r3, #8]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d10a      	bne.n	800ae68 <UART_Receive_IT+0x82>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	691b      	ldr	r3, [r3, #16]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d106      	bne.n	800ae68 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	685b      	ldr	r3, [r3, #4]
 800ae60:	b2da      	uxtb	r2, r3
 800ae62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae64:	701a      	strb	r2, [r3, #0]
 800ae66:	e008      	b.n	800ae7a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	685b      	ldr	r3, [r3, #4]
 800ae6e:	b2db      	uxtb	r3, r3
 800ae70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae74:	b2da      	uxtb	r2, r3
 800ae76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae78:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae7e:	1c5a      	adds	r2, r3, #1
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ae88:	b29b      	uxth	r3, r3
 800ae8a:	3b01      	subs	r3, #1
 800ae8c:	b29b      	uxth	r3, r3
 800ae8e:	687a      	ldr	r2, [r7, #4]
 800ae90:	4619      	mov	r1, r3
 800ae92:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d15a      	bne.n	800af4e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	68da      	ldr	r2, [r3, #12]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f022 0220 	bic.w	r2, r2, #32
 800aea6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	68da      	ldr	r2, [r3, #12]
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aeb6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	695a      	ldr	r2, [r3, #20]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f022 0201 	bic.w	r2, r2, #1
 800aec6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2220      	movs	r2, #32
 800aecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aed4:	2b01      	cmp	r3, #1
 800aed6:	d135      	bne.n	800af44 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	2200      	movs	r2, #0
 800aedc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	330c      	adds	r3, #12
 800aee4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	e853 3f00 	ldrex	r3, [r3]
 800aeec:	613b      	str	r3, [r7, #16]
   return(result);
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	f023 0310 	bic.w	r3, r3, #16
 800aef4:	627b      	str	r3, [r7, #36]	; 0x24
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	330c      	adds	r3, #12
 800aefc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aefe:	623a      	str	r2, [r7, #32]
 800af00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af02:	69f9      	ldr	r1, [r7, #28]
 800af04:	6a3a      	ldr	r2, [r7, #32]
 800af06:	e841 2300 	strex	r3, r2, [r1]
 800af0a:	61bb      	str	r3, [r7, #24]
   return(result);
 800af0c:	69bb      	ldr	r3, [r7, #24]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d1e5      	bne.n	800aede <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	f003 0310 	and.w	r3, r3, #16
 800af1c:	2b10      	cmp	r3, #16
 800af1e:	d10a      	bne.n	800af36 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800af20:	2300      	movs	r3, #0
 800af22:	60fb      	str	r3, [r7, #12]
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	60fb      	str	r3, [r7, #12]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	685b      	ldr	r3, [r3, #4]
 800af32:	60fb      	str	r3, [r7, #12]
 800af34:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800af3a:	4619      	mov	r1, r3
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f7f8 ff63 	bl	8003e08 <HAL_UARTEx_RxEventCallback>
 800af42:	e002      	b.n	800af4a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f7ff fc37 	bl	800a7b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800af4a:	2300      	movs	r3, #0
 800af4c:	e002      	b.n	800af54 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800af4e:	2300      	movs	r3, #0
 800af50:	e000      	b.n	800af54 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800af52:	2302      	movs	r3, #2
  }
}
 800af54:	4618      	mov	r0, r3
 800af56:	3730      	adds	r7, #48	; 0x30
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800af5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800af60:	b0c0      	sub	sp, #256	; 0x100
 800af62:	af00      	add	r7, sp, #0
 800af64:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800af68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	691b      	ldr	r3, [r3, #16]
 800af70:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800af74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af78:	68d9      	ldr	r1, [r3, #12]
 800af7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af7e:	681a      	ldr	r2, [r3, #0]
 800af80:	ea40 0301 	orr.w	r3, r0, r1
 800af84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800af86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af8a:	689a      	ldr	r2, [r3, #8]
 800af8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af90:	691b      	ldr	r3, [r3, #16]
 800af92:	431a      	orrs	r2, r3
 800af94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af98:	695b      	ldr	r3, [r3, #20]
 800af9a:	431a      	orrs	r2, r3
 800af9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afa0:	69db      	ldr	r3, [r3, #28]
 800afa2:	4313      	orrs	r3, r2
 800afa4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800afa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	68db      	ldr	r3, [r3, #12]
 800afb0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800afb4:	f021 010c 	bic.w	r1, r1, #12
 800afb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afbc:	681a      	ldr	r2, [r3, #0]
 800afbe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800afc2:	430b      	orrs	r3, r1
 800afc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800afc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	695b      	ldr	r3, [r3, #20]
 800afce:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800afd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afd6:	6999      	ldr	r1, [r3, #24]
 800afd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afdc:	681a      	ldr	r2, [r3, #0]
 800afde:	ea40 0301 	orr.w	r3, r0, r1
 800afe2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800afe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afe8:	681a      	ldr	r2, [r3, #0]
 800afea:	4b8f      	ldr	r3, [pc, #572]	; (800b228 <UART_SetConfig+0x2cc>)
 800afec:	429a      	cmp	r2, r3
 800afee:	d005      	beq.n	800affc <UART_SetConfig+0xa0>
 800aff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aff4:	681a      	ldr	r2, [r3, #0]
 800aff6:	4b8d      	ldr	r3, [pc, #564]	; (800b22c <UART_SetConfig+0x2d0>)
 800aff8:	429a      	cmp	r2, r3
 800affa:	d104      	bne.n	800b006 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800affc:	f7fd fe86 	bl	8008d0c <HAL_RCC_GetPCLK2Freq>
 800b000:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b004:	e003      	b.n	800b00e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b006:	f7fd fe6d 	bl	8008ce4 <HAL_RCC_GetPCLK1Freq>
 800b00a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b00e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b012:	69db      	ldr	r3, [r3, #28]
 800b014:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b018:	f040 810c 	bne.w	800b234 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b01c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b020:	2200      	movs	r2, #0
 800b022:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b026:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b02a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b02e:	4622      	mov	r2, r4
 800b030:	462b      	mov	r3, r5
 800b032:	1891      	adds	r1, r2, r2
 800b034:	65b9      	str	r1, [r7, #88]	; 0x58
 800b036:	415b      	adcs	r3, r3
 800b038:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b03a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b03e:	4621      	mov	r1, r4
 800b040:	eb12 0801 	adds.w	r8, r2, r1
 800b044:	4629      	mov	r1, r5
 800b046:	eb43 0901 	adc.w	r9, r3, r1
 800b04a:	f04f 0200 	mov.w	r2, #0
 800b04e:	f04f 0300 	mov.w	r3, #0
 800b052:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b056:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b05a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b05e:	4690      	mov	r8, r2
 800b060:	4699      	mov	r9, r3
 800b062:	4623      	mov	r3, r4
 800b064:	eb18 0303 	adds.w	r3, r8, r3
 800b068:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b06c:	462b      	mov	r3, r5
 800b06e:	eb49 0303 	adc.w	r3, r9, r3
 800b072:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b07a:	685b      	ldr	r3, [r3, #4]
 800b07c:	2200      	movs	r2, #0
 800b07e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b082:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b086:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b08a:	460b      	mov	r3, r1
 800b08c:	18db      	adds	r3, r3, r3
 800b08e:	653b      	str	r3, [r7, #80]	; 0x50
 800b090:	4613      	mov	r3, r2
 800b092:	eb42 0303 	adc.w	r3, r2, r3
 800b096:	657b      	str	r3, [r7, #84]	; 0x54
 800b098:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b09c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b0a0:	f7f5 fcd8 	bl	8000a54 <__aeabi_uldivmod>
 800b0a4:	4602      	mov	r2, r0
 800b0a6:	460b      	mov	r3, r1
 800b0a8:	4b61      	ldr	r3, [pc, #388]	; (800b230 <UART_SetConfig+0x2d4>)
 800b0aa:	fba3 2302 	umull	r2, r3, r3, r2
 800b0ae:	095b      	lsrs	r3, r3, #5
 800b0b0:	011c      	lsls	r4, r3, #4
 800b0b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b0bc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b0c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b0c4:	4642      	mov	r2, r8
 800b0c6:	464b      	mov	r3, r9
 800b0c8:	1891      	adds	r1, r2, r2
 800b0ca:	64b9      	str	r1, [r7, #72]	; 0x48
 800b0cc:	415b      	adcs	r3, r3
 800b0ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b0d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b0d4:	4641      	mov	r1, r8
 800b0d6:	eb12 0a01 	adds.w	sl, r2, r1
 800b0da:	4649      	mov	r1, r9
 800b0dc:	eb43 0b01 	adc.w	fp, r3, r1
 800b0e0:	f04f 0200 	mov.w	r2, #0
 800b0e4:	f04f 0300 	mov.w	r3, #0
 800b0e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b0ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b0f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b0f4:	4692      	mov	sl, r2
 800b0f6:	469b      	mov	fp, r3
 800b0f8:	4643      	mov	r3, r8
 800b0fa:	eb1a 0303 	adds.w	r3, sl, r3
 800b0fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b102:	464b      	mov	r3, r9
 800b104:	eb4b 0303 	adc.w	r3, fp, r3
 800b108:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b10c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	2200      	movs	r2, #0
 800b114:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b118:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b11c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b120:	460b      	mov	r3, r1
 800b122:	18db      	adds	r3, r3, r3
 800b124:	643b      	str	r3, [r7, #64]	; 0x40
 800b126:	4613      	mov	r3, r2
 800b128:	eb42 0303 	adc.w	r3, r2, r3
 800b12c:	647b      	str	r3, [r7, #68]	; 0x44
 800b12e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b132:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b136:	f7f5 fc8d 	bl	8000a54 <__aeabi_uldivmod>
 800b13a:	4602      	mov	r2, r0
 800b13c:	460b      	mov	r3, r1
 800b13e:	4611      	mov	r1, r2
 800b140:	4b3b      	ldr	r3, [pc, #236]	; (800b230 <UART_SetConfig+0x2d4>)
 800b142:	fba3 2301 	umull	r2, r3, r3, r1
 800b146:	095b      	lsrs	r3, r3, #5
 800b148:	2264      	movs	r2, #100	; 0x64
 800b14a:	fb02 f303 	mul.w	r3, r2, r3
 800b14e:	1acb      	subs	r3, r1, r3
 800b150:	00db      	lsls	r3, r3, #3
 800b152:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b156:	4b36      	ldr	r3, [pc, #216]	; (800b230 <UART_SetConfig+0x2d4>)
 800b158:	fba3 2302 	umull	r2, r3, r3, r2
 800b15c:	095b      	lsrs	r3, r3, #5
 800b15e:	005b      	lsls	r3, r3, #1
 800b160:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b164:	441c      	add	r4, r3
 800b166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b16a:	2200      	movs	r2, #0
 800b16c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b170:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b174:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b178:	4642      	mov	r2, r8
 800b17a:	464b      	mov	r3, r9
 800b17c:	1891      	adds	r1, r2, r2
 800b17e:	63b9      	str	r1, [r7, #56]	; 0x38
 800b180:	415b      	adcs	r3, r3
 800b182:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b184:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b188:	4641      	mov	r1, r8
 800b18a:	1851      	adds	r1, r2, r1
 800b18c:	6339      	str	r1, [r7, #48]	; 0x30
 800b18e:	4649      	mov	r1, r9
 800b190:	414b      	adcs	r3, r1
 800b192:	637b      	str	r3, [r7, #52]	; 0x34
 800b194:	f04f 0200 	mov.w	r2, #0
 800b198:	f04f 0300 	mov.w	r3, #0
 800b19c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b1a0:	4659      	mov	r1, fp
 800b1a2:	00cb      	lsls	r3, r1, #3
 800b1a4:	4651      	mov	r1, sl
 800b1a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b1aa:	4651      	mov	r1, sl
 800b1ac:	00ca      	lsls	r2, r1, #3
 800b1ae:	4610      	mov	r0, r2
 800b1b0:	4619      	mov	r1, r3
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	4642      	mov	r2, r8
 800b1b6:	189b      	adds	r3, r3, r2
 800b1b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b1bc:	464b      	mov	r3, r9
 800b1be:	460a      	mov	r2, r1
 800b1c0:	eb42 0303 	adc.w	r3, r2, r3
 800b1c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b1c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b1cc:	685b      	ldr	r3, [r3, #4]
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b1d4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b1d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b1dc:	460b      	mov	r3, r1
 800b1de:	18db      	adds	r3, r3, r3
 800b1e0:	62bb      	str	r3, [r7, #40]	; 0x28
 800b1e2:	4613      	mov	r3, r2
 800b1e4:	eb42 0303 	adc.w	r3, r2, r3
 800b1e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b1ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b1ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b1f2:	f7f5 fc2f 	bl	8000a54 <__aeabi_uldivmod>
 800b1f6:	4602      	mov	r2, r0
 800b1f8:	460b      	mov	r3, r1
 800b1fa:	4b0d      	ldr	r3, [pc, #52]	; (800b230 <UART_SetConfig+0x2d4>)
 800b1fc:	fba3 1302 	umull	r1, r3, r3, r2
 800b200:	095b      	lsrs	r3, r3, #5
 800b202:	2164      	movs	r1, #100	; 0x64
 800b204:	fb01 f303 	mul.w	r3, r1, r3
 800b208:	1ad3      	subs	r3, r2, r3
 800b20a:	00db      	lsls	r3, r3, #3
 800b20c:	3332      	adds	r3, #50	; 0x32
 800b20e:	4a08      	ldr	r2, [pc, #32]	; (800b230 <UART_SetConfig+0x2d4>)
 800b210:	fba2 2303 	umull	r2, r3, r2, r3
 800b214:	095b      	lsrs	r3, r3, #5
 800b216:	f003 0207 	and.w	r2, r3, #7
 800b21a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4422      	add	r2, r4
 800b222:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b224:	e105      	b.n	800b432 <UART_SetConfig+0x4d6>
 800b226:	bf00      	nop
 800b228:	40011000 	.word	0x40011000
 800b22c:	40011400 	.word	0x40011400
 800b230:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b234:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b238:	2200      	movs	r2, #0
 800b23a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b23e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b242:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b246:	4642      	mov	r2, r8
 800b248:	464b      	mov	r3, r9
 800b24a:	1891      	adds	r1, r2, r2
 800b24c:	6239      	str	r1, [r7, #32]
 800b24e:	415b      	adcs	r3, r3
 800b250:	627b      	str	r3, [r7, #36]	; 0x24
 800b252:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b256:	4641      	mov	r1, r8
 800b258:	1854      	adds	r4, r2, r1
 800b25a:	4649      	mov	r1, r9
 800b25c:	eb43 0501 	adc.w	r5, r3, r1
 800b260:	f04f 0200 	mov.w	r2, #0
 800b264:	f04f 0300 	mov.w	r3, #0
 800b268:	00eb      	lsls	r3, r5, #3
 800b26a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b26e:	00e2      	lsls	r2, r4, #3
 800b270:	4614      	mov	r4, r2
 800b272:	461d      	mov	r5, r3
 800b274:	4643      	mov	r3, r8
 800b276:	18e3      	adds	r3, r4, r3
 800b278:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b27c:	464b      	mov	r3, r9
 800b27e:	eb45 0303 	adc.w	r3, r5, r3
 800b282:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b28a:	685b      	ldr	r3, [r3, #4]
 800b28c:	2200      	movs	r2, #0
 800b28e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b292:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b296:	f04f 0200 	mov.w	r2, #0
 800b29a:	f04f 0300 	mov.w	r3, #0
 800b29e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b2a2:	4629      	mov	r1, r5
 800b2a4:	008b      	lsls	r3, r1, #2
 800b2a6:	4621      	mov	r1, r4
 800b2a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b2ac:	4621      	mov	r1, r4
 800b2ae:	008a      	lsls	r2, r1, #2
 800b2b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b2b4:	f7f5 fbce 	bl	8000a54 <__aeabi_uldivmod>
 800b2b8:	4602      	mov	r2, r0
 800b2ba:	460b      	mov	r3, r1
 800b2bc:	4b60      	ldr	r3, [pc, #384]	; (800b440 <UART_SetConfig+0x4e4>)
 800b2be:	fba3 2302 	umull	r2, r3, r3, r2
 800b2c2:	095b      	lsrs	r3, r3, #5
 800b2c4:	011c      	lsls	r4, r3, #4
 800b2c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b2d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b2d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b2d8:	4642      	mov	r2, r8
 800b2da:	464b      	mov	r3, r9
 800b2dc:	1891      	adds	r1, r2, r2
 800b2de:	61b9      	str	r1, [r7, #24]
 800b2e0:	415b      	adcs	r3, r3
 800b2e2:	61fb      	str	r3, [r7, #28]
 800b2e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b2e8:	4641      	mov	r1, r8
 800b2ea:	1851      	adds	r1, r2, r1
 800b2ec:	6139      	str	r1, [r7, #16]
 800b2ee:	4649      	mov	r1, r9
 800b2f0:	414b      	adcs	r3, r1
 800b2f2:	617b      	str	r3, [r7, #20]
 800b2f4:	f04f 0200 	mov.w	r2, #0
 800b2f8:	f04f 0300 	mov.w	r3, #0
 800b2fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b300:	4659      	mov	r1, fp
 800b302:	00cb      	lsls	r3, r1, #3
 800b304:	4651      	mov	r1, sl
 800b306:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b30a:	4651      	mov	r1, sl
 800b30c:	00ca      	lsls	r2, r1, #3
 800b30e:	4610      	mov	r0, r2
 800b310:	4619      	mov	r1, r3
 800b312:	4603      	mov	r3, r0
 800b314:	4642      	mov	r2, r8
 800b316:	189b      	adds	r3, r3, r2
 800b318:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b31c:	464b      	mov	r3, r9
 800b31e:	460a      	mov	r2, r1
 800b320:	eb42 0303 	adc.w	r3, r2, r3
 800b324:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b32c:	685b      	ldr	r3, [r3, #4]
 800b32e:	2200      	movs	r2, #0
 800b330:	67bb      	str	r3, [r7, #120]	; 0x78
 800b332:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b334:	f04f 0200 	mov.w	r2, #0
 800b338:	f04f 0300 	mov.w	r3, #0
 800b33c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b340:	4649      	mov	r1, r9
 800b342:	008b      	lsls	r3, r1, #2
 800b344:	4641      	mov	r1, r8
 800b346:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b34a:	4641      	mov	r1, r8
 800b34c:	008a      	lsls	r2, r1, #2
 800b34e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b352:	f7f5 fb7f 	bl	8000a54 <__aeabi_uldivmod>
 800b356:	4602      	mov	r2, r0
 800b358:	460b      	mov	r3, r1
 800b35a:	4b39      	ldr	r3, [pc, #228]	; (800b440 <UART_SetConfig+0x4e4>)
 800b35c:	fba3 1302 	umull	r1, r3, r3, r2
 800b360:	095b      	lsrs	r3, r3, #5
 800b362:	2164      	movs	r1, #100	; 0x64
 800b364:	fb01 f303 	mul.w	r3, r1, r3
 800b368:	1ad3      	subs	r3, r2, r3
 800b36a:	011b      	lsls	r3, r3, #4
 800b36c:	3332      	adds	r3, #50	; 0x32
 800b36e:	4a34      	ldr	r2, [pc, #208]	; (800b440 <UART_SetConfig+0x4e4>)
 800b370:	fba2 2303 	umull	r2, r3, r2, r3
 800b374:	095b      	lsrs	r3, r3, #5
 800b376:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b37a:	441c      	add	r4, r3
 800b37c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b380:	2200      	movs	r2, #0
 800b382:	673b      	str	r3, [r7, #112]	; 0x70
 800b384:	677a      	str	r2, [r7, #116]	; 0x74
 800b386:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b38a:	4642      	mov	r2, r8
 800b38c:	464b      	mov	r3, r9
 800b38e:	1891      	adds	r1, r2, r2
 800b390:	60b9      	str	r1, [r7, #8]
 800b392:	415b      	adcs	r3, r3
 800b394:	60fb      	str	r3, [r7, #12]
 800b396:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b39a:	4641      	mov	r1, r8
 800b39c:	1851      	adds	r1, r2, r1
 800b39e:	6039      	str	r1, [r7, #0]
 800b3a0:	4649      	mov	r1, r9
 800b3a2:	414b      	adcs	r3, r1
 800b3a4:	607b      	str	r3, [r7, #4]
 800b3a6:	f04f 0200 	mov.w	r2, #0
 800b3aa:	f04f 0300 	mov.w	r3, #0
 800b3ae:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b3b2:	4659      	mov	r1, fp
 800b3b4:	00cb      	lsls	r3, r1, #3
 800b3b6:	4651      	mov	r1, sl
 800b3b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b3bc:	4651      	mov	r1, sl
 800b3be:	00ca      	lsls	r2, r1, #3
 800b3c0:	4610      	mov	r0, r2
 800b3c2:	4619      	mov	r1, r3
 800b3c4:	4603      	mov	r3, r0
 800b3c6:	4642      	mov	r2, r8
 800b3c8:	189b      	adds	r3, r3, r2
 800b3ca:	66bb      	str	r3, [r7, #104]	; 0x68
 800b3cc:	464b      	mov	r3, r9
 800b3ce:	460a      	mov	r2, r1
 800b3d0:	eb42 0303 	adc.w	r3, r2, r3
 800b3d4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b3d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3da:	685b      	ldr	r3, [r3, #4]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	663b      	str	r3, [r7, #96]	; 0x60
 800b3e0:	667a      	str	r2, [r7, #100]	; 0x64
 800b3e2:	f04f 0200 	mov.w	r2, #0
 800b3e6:	f04f 0300 	mov.w	r3, #0
 800b3ea:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b3ee:	4649      	mov	r1, r9
 800b3f0:	008b      	lsls	r3, r1, #2
 800b3f2:	4641      	mov	r1, r8
 800b3f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b3f8:	4641      	mov	r1, r8
 800b3fa:	008a      	lsls	r2, r1, #2
 800b3fc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b400:	f7f5 fb28 	bl	8000a54 <__aeabi_uldivmod>
 800b404:	4602      	mov	r2, r0
 800b406:	460b      	mov	r3, r1
 800b408:	4b0d      	ldr	r3, [pc, #52]	; (800b440 <UART_SetConfig+0x4e4>)
 800b40a:	fba3 1302 	umull	r1, r3, r3, r2
 800b40e:	095b      	lsrs	r3, r3, #5
 800b410:	2164      	movs	r1, #100	; 0x64
 800b412:	fb01 f303 	mul.w	r3, r1, r3
 800b416:	1ad3      	subs	r3, r2, r3
 800b418:	011b      	lsls	r3, r3, #4
 800b41a:	3332      	adds	r3, #50	; 0x32
 800b41c:	4a08      	ldr	r2, [pc, #32]	; (800b440 <UART_SetConfig+0x4e4>)
 800b41e:	fba2 2303 	umull	r2, r3, r2, r3
 800b422:	095b      	lsrs	r3, r3, #5
 800b424:	f003 020f 	and.w	r2, r3, #15
 800b428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	4422      	add	r2, r4
 800b430:	609a      	str	r2, [r3, #8]
}
 800b432:	bf00      	nop
 800b434:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b438:	46bd      	mov	sp, r7
 800b43a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b43e:	bf00      	nop
 800b440:	51eb851f 	.word	0x51eb851f

0800b444 <arm_mat_trans_f32>:
 800b444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b448:	8802      	ldrh	r2, [r0, #0]
 800b44a:	884b      	ldrh	r3, [r1, #2]
 800b44c:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800b450:	684f      	ldr	r7, [r1, #4]
 800b452:	8840      	ldrh	r0, [r0, #2]
 800b454:	4293      	cmp	r3, r2
 800b456:	b083      	sub	sp, #12
 800b458:	d14c      	bne.n	800b4f4 <arm_mat_trans_f32+0xb0>
 800b45a:	f8b1 e000 	ldrh.w	lr, [r1]
 800b45e:	4586      	cmp	lr, r0
 800b460:	d148      	bne.n	800b4f4 <arm_mat_trans_f32+0xb0>
 800b462:	ea4f 089e 	mov.w	r8, lr, lsr #2
 800b466:	009c      	lsls	r4, r3, #2
 800b468:	f00e 0e03 	and.w	lr, lr, #3
 800b46c:	fb08 f904 	mul.w	r9, r8, r4
 800b470:	ea4f 028e 	mov.w	r2, lr, lsl #2
 800b474:	011d      	lsls	r5, r3, #4
 800b476:	00db      	lsls	r3, r3, #3
 800b478:	ea4f 0989 	mov.w	r9, r9, lsl #2
 800b47c:	eb07 0a04 	add.w	sl, r7, r4
 800b480:	ea4f 1b08 	mov.w	fp, r8, lsl #4
 800b484:	9201      	str	r2, [sp, #4]
 800b486:	9300      	str	r3, [sp, #0]
 800b488:	463b      	mov	r3, r7
 800b48a:	f1b8 0f00 	cmp.w	r8, #0
 800b48e:	d01d      	beq.n	800b4cc <arm_mat_trans_f32+0x88>
 800b490:	9900      	ldr	r1, [sp, #0]
 800b492:	f10c 0210 	add.w	r2, ip, #16
 800b496:	4439      	add	r1, r7
 800b498:	4640      	mov	r0, r8
 800b49a:	f852 6c10 	ldr.w	r6, [r2, #-16]
 800b49e:	601e      	str	r6, [r3, #0]
 800b4a0:	ed52 7a03 	vldr	s15, [r2, #-12]
 800b4a4:	191e      	adds	r6, r3, r4
 800b4a6:	edc6 7a00 	vstr	s15, [r6]
 800b4aa:	f852 6c08 	ldr.w	r6, [r2, #-8]
 800b4ae:	600e      	str	r6, [r1, #0]
 800b4b0:	ed52 7a01 	vldr	s15, [r2, #-4]
 800b4b4:	190e      	adds	r6, r1, r4
 800b4b6:	3801      	subs	r0, #1
 800b4b8:	442b      	add	r3, r5
 800b4ba:	f102 0210 	add.w	r2, r2, #16
 800b4be:	edc6 7a00 	vstr	s15, [r6]
 800b4c2:	4429      	add	r1, r5
 800b4c4:	d1e9      	bne.n	800b49a <arm_mat_trans_f32+0x56>
 800b4c6:	44dc      	add	ip, fp
 800b4c8:	eb09 0307 	add.w	r3, r9, r7
 800b4cc:	f1be 0f00 	cmp.w	lr, #0
 800b4d0:	d009      	beq.n	800b4e6 <arm_mat_trans_f32+0xa2>
 800b4d2:	4672      	mov	r2, lr
 800b4d4:	4661      	mov	r1, ip
 800b4d6:	f851 0b04 	ldr.w	r0, [r1], #4
 800b4da:	6018      	str	r0, [r3, #0]
 800b4dc:	3a01      	subs	r2, #1
 800b4de:	4423      	add	r3, r4
 800b4e0:	d1f9      	bne.n	800b4d6 <arm_mat_trans_f32+0x92>
 800b4e2:	9b01      	ldr	r3, [sp, #4]
 800b4e4:	449c      	add	ip, r3
 800b4e6:	3704      	adds	r7, #4
 800b4e8:	4557      	cmp	r7, sl
 800b4ea:	d1cd      	bne.n	800b488 <arm_mat_trans_f32+0x44>
 800b4ec:	2000      	movs	r0, #0
 800b4ee:	b003      	add	sp, #12
 800b4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4f4:	f06f 0002 	mvn.w	r0, #2
 800b4f8:	e7f9      	b.n	800b4ee <arm_mat_trans_f32+0xaa>
 800b4fa:	bf00      	nop

0800b4fc <arm_mat_sub_f32>:
 800b4fc:	b4f0      	push	{r4, r5, r6, r7}
 800b4fe:	e9d1 4700 	ldrd	r4, r7, [r1]
 800b502:	6803      	ldr	r3, [r0, #0]
 800b504:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800b508:	6856      	ldr	r6, [r2, #4]
 800b50a:	42a3      	cmp	r3, r4
 800b50c:	d15d      	bne.n	800b5ca <arm_mat_sub_f32+0xce>
 800b50e:	6812      	ldr	r2, [r2, #0]
 800b510:	4293      	cmp	r3, r2
 800b512:	d15a      	bne.n	800b5ca <arm_mat_sub_f32+0xce>
 800b514:	8803      	ldrh	r3, [r0, #0]
 800b516:	8844      	ldrh	r4, [r0, #2]
 800b518:	fb04 f403 	mul.w	r4, r4, r3
 800b51c:	08a5      	lsrs	r5, r4, #2
 800b51e:	d032      	beq.n	800b586 <arm_mat_sub_f32+0x8a>
 800b520:	f10c 0110 	add.w	r1, ip, #16
 800b524:	f107 0210 	add.w	r2, r7, #16
 800b528:	f106 0310 	add.w	r3, r6, #16
 800b52c:	4628      	mov	r0, r5
 800b52e:	ed12 7a04 	vldr	s14, [r2, #-16]
 800b532:	ed51 7a04 	vldr	s15, [r1, #-16]
 800b536:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b53a:	3801      	subs	r0, #1
 800b53c:	ed43 7a04 	vstr	s15, [r3, #-16]
 800b540:	ed12 7a03 	vldr	s14, [r2, #-12]
 800b544:	ed51 7a03 	vldr	s15, [r1, #-12]
 800b548:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b54c:	f101 0110 	add.w	r1, r1, #16
 800b550:	ed43 7a03 	vstr	s15, [r3, #-12]
 800b554:	ed12 7a02 	vldr	s14, [r2, #-8]
 800b558:	ed51 7a06 	vldr	s15, [r1, #-24]	; 0xffffffe8
 800b55c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b560:	f102 0210 	add.w	r2, r2, #16
 800b564:	ed43 7a02 	vstr	s15, [r3, #-8]
 800b568:	ed51 7a05 	vldr	s15, [r1, #-20]	; 0xffffffec
 800b56c:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800b570:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b574:	f103 0310 	add.w	r3, r3, #16
 800b578:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800b57c:	d1d7      	bne.n	800b52e <arm_mat_sub_f32+0x32>
 800b57e:	012b      	lsls	r3, r5, #4
 800b580:	449c      	add	ip, r3
 800b582:	441f      	add	r7, r3
 800b584:	441e      	add	r6, r3
 800b586:	f014 0403 	ands.w	r4, r4, #3
 800b58a:	d01b      	beq.n	800b5c4 <arm_mat_sub_f32+0xc8>
 800b58c:	eddc 7a00 	vldr	s15, [ip]
 800b590:	ed97 7a00 	vldr	s14, [r7]
 800b594:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b598:	3c01      	subs	r4, #1
 800b59a:	edc6 7a00 	vstr	s15, [r6]
 800b59e:	d011      	beq.n	800b5c4 <arm_mat_sub_f32+0xc8>
 800b5a0:	eddc 7a01 	vldr	s15, [ip, #4]
 800b5a4:	ed97 7a01 	vldr	s14, [r7, #4]
 800b5a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b5ac:	2c01      	cmp	r4, #1
 800b5ae:	edc6 7a01 	vstr	s15, [r6, #4]
 800b5b2:	d007      	beq.n	800b5c4 <arm_mat_sub_f32+0xc8>
 800b5b4:	eddc 7a02 	vldr	s15, [ip, #8]
 800b5b8:	ed97 7a02 	vldr	s14, [r7, #8]
 800b5bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b5c0:	edc6 7a02 	vstr	s15, [r6, #8]
 800b5c4:	2000      	movs	r0, #0
 800b5c6:	bcf0      	pop	{r4, r5, r6, r7}
 800b5c8:	4770      	bx	lr
 800b5ca:	f06f 0002 	mvn.w	r0, #2
 800b5ce:	e7fa      	b.n	800b5c6 <arm_mat_sub_f32+0xca>

0800b5d0 <arm_mat_mult_f32>:
 800b5d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5d4:	8845      	ldrh	r5, [r0, #2]
 800b5d6:	880b      	ldrh	r3, [r1, #0]
 800b5d8:	8806      	ldrh	r6, [r0, #0]
 800b5da:	6847      	ldr	r7, [r0, #4]
 800b5dc:	6854      	ldr	r4, [r2, #4]
 800b5de:	6848      	ldr	r0, [r1, #4]
 800b5e0:	b08b      	sub	sp, #44	; 0x2c
 800b5e2:	42ab      	cmp	r3, r5
 800b5e4:	9109      	str	r1, [sp, #36]	; 0x24
 800b5e6:	9604      	str	r6, [sp, #16]
 800b5e8:	8849      	ldrh	r1, [r1, #2]
 800b5ea:	f040 808a 	bne.w	800b702 <arm_mat_mult_f32+0x132>
 800b5ee:	8815      	ldrh	r5, [r2, #0]
 800b5f0:	42b5      	cmp	r5, r6
 800b5f2:	f040 8086 	bne.w	800b702 <arm_mat_mult_f32+0x132>
 800b5f6:	8852      	ldrh	r2, [r2, #2]
 800b5f8:	428a      	cmp	r2, r1
 800b5fa:	f040 8082 	bne.w	800b702 <arm_mat_mult_f32+0x132>
 800b5fe:	ea4f 0893 	mov.w	r8, r3, lsr #2
 800b602:	1d01      	adds	r1, r0, #4
 800b604:	0116      	lsls	r6, r2, #4
 800b606:	9108      	str	r1, [sp, #32]
 800b608:	eb07 1108 	add.w	r1, r7, r8, lsl #4
 800b60c:	ebc2 7c82 	rsb	ip, r2, r2, lsl #30
 800b610:	9101      	str	r1, [sp, #4]
 800b612:	fb06 f108 	mul.w	r1, r6, r8
 800b616:	0095      	lsls	r5, r2, #2
 800b618:	9103      	str	r1, [sp, #12]
 800b61a:	00d2      	lsls	r2, r2, #3
 800b61c:	ea4f 018c 	mov.w	r1, ip, lsl #2
 800b620:	f003 0903 	and.w	r9, r3, #3
 800b624:	009b      	lsls	r3, r3, #2
 800b626:	f107 0b10 	add.w	fp, r7, #16
 800b62a:	eb04 0a05 	add.w	sl, r4, r5
 800b62e:	9107      	str	r1, [sp, #28]
 800b630:	9202      	str	r2, [sp, #8]
 800b632:	9306      	str	r3, [sp, #24]
 800b634:	f1ab 0310 	sub.w	r3, fp, #16
 800b638:	9305      	str	r3, [sp, #20]
 800b63a:	9b07      	ldr	r3, [sp, #28]
 800b63c:	f8dd e020 	ldr.w	lr, [sp, #32]
 800b640:	eb03 0c0a 	add.w	ip, r3, sl
 800b644:	eddf 7a31 	vldr	s15, [pc, #196]	; 800b70c <arm_mat_mult_f32+0x13c>
 800b648:	f1b8 0f00 	cmp.w	r8, #0
 800b64c:	d053      	beq.n	800b6f6 <arm_mat_mult_f32+0x126>
 800b64e:	9b02      	ldr	r3, [sp, #8]
 800b650:	4644      	mov	r4, r8
 800b652:	18c1      	adds	r1, r0, r3
 800b654:	4602      	mov	r2, r0
 800b656:	465b      	mov	r3, fp
 800b658:	ed92 6a00 	vldr	s12, [r2]
 800b65c:	ed13 7a04 	vldr	s14, [r3, #-16]
 800b660:	ed53 4a03 	vldr	s9, [r3, #-12]
 800b664:	ed53 6a02 	vldr	s13, [r3, #-8]
 800b668:	ed91 5a00 	vldr	s10, [r1]
 800b66c:	ed53 5a01 	vldr	s11, [r3, #-4]
 800b670:	1957      	adds	r7, r2, r5
 800b672:	ee27 7a06 	vmul.f32	s14, s14, s12
 800b676:	ed97 6a00 	vldr	s12, [r7]
 800b67a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b67e:	ee26 6a24 	vmul.f32	s12, s12, s9
 800b682:	194f      	adds	r7, r1, r5
 800b684:	ee36 6a27 	vadd.f32	s12, s12, s15
 800b688:	ee26 7a85 	vmul.f32	s14, s13, s10
 800b68c:	edd7 7a00 	vldr	s15, [r7]
 800b690:	ee37 7a06 	vadd.f32	s14, s14, s12
 800b694:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b698:	3c01      	subs	r4, #1
 800b69a:	4432      	add	r2, r6
 800b69c:	4431      	add	r1, r6
 800b69e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b6a2:	f103 0310 	add.w	r3, r3, #16
 800b6a6:	d1d7      	bne.n	800b658 <arm_mat_mult_f32+0x88>
 800b6a8:	9b03      	ldr	r3, [sp, #12]
 800b6aa:	9a01      	ldr	r2, [sp, #4]
 800b6ac:	4418      	add	r0, r3
 800b6ae:	f1b9 0f00 	cmp.w	r9, #0
 800b6b2:	d00b      	beq.n	800b6cc <arm_mat_mult_f32+0xfc>
 800b6b4:	464b      	mov	r3, r9
 800b6b6:	edd0 6a00 	vldr	s13, [r0]
 800b6ba:	ecb2 7a01 	vldmia	r2!, {s14}
 800b6be:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b6c2:	3b01      	subs	r3, #1
 800b6c4:	4428      	add	r0, r5
 800b6c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b6ca:	d1f4      	bne.n	800b6b6 <arm_mat_mult_f32+0xe6>
 800b6cc:	ecec 7a01 	vstmia	ip!, {s15}
 800b6d0:	45d4      	cmp	ip, sl
 800b6d2:	4670      	mov	r0, lr
 800b6d4:	f10e 0e04 	add.w	lr, lr, #4
 800b6d8:	d1b4      	bne.n	800b644 <arm_mat_mult_f32+0x74>
 800b6da:	9a01      	ldr	r2, [sp, #4]
 800b6dc:	9b06      	ldr	r3, [sp, #24]
 800b6de:	4611      	mov	r1, r2
 800b6e0:	4419      	add	r1, r3
 800b6e2:	449b      	add	fp, r3
 800b6e4:	9b04      	ldr	r3, [sp, #16]
 800b6e6:	9101      	str	r1, [sp, #4]
 800b6e8:	3b01      	subs	r3, #1
 800b6ea:	44aa      	add	sl, r5
 800b6ec:	9304      	str	r3, [sp, #16]
 800b6ee:	d004      	beq.n	800b6fa <arm_mat_mult_f32+0x12a>
 800b6f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6f2:	6858      	ldr	r0, [r3, #4]
 800b6f4:	e79e      	b.n	800b634 <arm_mat_mult_f32+0x64>
 800b6f6:	9a05      	ldr	r2, [sp, #20]
 800b6f8:	e7d9      	b.n	800b6ae <arm_mat_mult_f32+0xde>
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	b00b      	add	sp, #44	; 0x2c
 800b6fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b702:	f06f 0002 	mvn.w	r0, #2
 800b706:	b00b      	add	sp, #44	; 0x2c
 800b708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b70c:	00000000 	.word	0x00000000

0800b710 <arm_mat_inverse_f32>:
 800b710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b714:	8843      	ldrh	r3, [r0, #2]
 800b716:	8804      	ldrh	r4, [r0, #0]
 800b718:	684e      	ldr	r6, [r1, #4]
 800b71a:	f8d0 9004 	ldr.w	r9, [r0, #4]
 800b71e:	b087      	sub	sp, #28
 800b720:	429c      	cmp	r4, r3
 800b722:	9301      	str	r3, [sp, #4]
 800b724:	9603      	str	r6, [sp, #12]
 800b726:	f040 80ea 	bne.w	800b8fe <arm_mat_inverse_f32+0x1ee>
 800b72a:	880a      	ldrh	r2, [r1, #0]
 800b72c:	884b      	ldrh	r3, [r1, #2]
 800b72e:	4293      	cmp	r3, r2
 800b730:	f040 80e5 	bne.w	800b8fe <arm_mat_inverse_f32+0x1ee>
 800b734:	429c      	cmp	r4, r3
 800b736:	f040 80e2 	bne.w	800b8fe <arm_mat_inverse_f32+0x1ee>
 800b73a:	9005      	str	r0, [sp, #20]
 800b73c:	b30c      	cbz	r4, 800b782 <arm_mat_inverse_f32+0x72>
 800b73e:	f04f 5b7e 	mov.w	fp, #1065353216	; 0x3f800000
 800b742:	1e67      	subs	r7, r4, #1
 800b744:	f846 bb04 	str.w	fp, [r6], #4
 800b748:	d01b      	beq.n	800b782 <arm_mat_inverse_f32+0x72>
 800b74a:	f04f 0801 	mov.w	r8, #1
 800b74e:	00ba      	lsls	r2, r7, #2
 800b750:	eb06 0a02 	add.w	sl, r6, r2
 800b754:	ea4f 0588 	mov.w	r5, r8, lsl #2
 800b758:	4630      	mov	r0, r6
 800b75a:	2100      	movs	r1, #0
 800b75c:	f000 f97e 	bl	800ba5c <memset>
 800b760:	eb0a 0605 	add.w	r6, sl, r5
 800b764:	462a      	mov	r2, r5
 800b766:	2100      	movs	r1, #0
 800b768:	4650      	mov	r0, sl
 800b76a:	f1b8 0f00 	cmp.w	r8, #0
 800b76e:	f000 80cb 	beq.w	800b908 <arm_mat_inverse_f32+0x1f8>
 800b772:	f000 f973 	bl	800ba5c <memset>
 800b776:	3f01      	subs	r7, #1
 800b778:	f108 0801 	add.w	r8, r8, #1
 800b77c:	f846 bb04 	str.w	fp, [r6], #4
 800b780:	d1e5      	bne.n	800b74e <arm_mat_inverse_f32+0x3e>
 800b782:	9b01      	ldr	r3, [sp, #4]
 800b784:	2b00      	cmp	r3, #0
 800b786:	f000 80b5 	beq.w	800b8f4 <arm_mat_inverse_f32+0x1e4>
 800b78a:	009d      	lsls	r5, r3, #2
 800b78c:	eb09 0205 	add.w	r2, r9, r5
 800b790:	46cc      	mov	ip, r9
 800b792:	9202      	str	r2, [sp, #8]
 800b794:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800b798:	1d2a      	adds	r2, r5, #4
 800b79a:	9204      	str	r2, [sp, #16]
 800b79c:	462f      	mov	r7, r5
 800b79e:	469e      	mov	lr, r3
 800b7a0:	2600      	movs	r6, #0
 800b7a2:	9b02      	ldr	r3, [sp, #8]
 800b7a4:	eddc 6a00 	vldr	s13, [ip]
 800b7a8:	42b4      	cmp	r4, r6
 800b7aa:	eba3 0b07 	sub.w	fp, r3, r7
 800b7ae:	f000 80a1 	beq.w	800b8f4 <arm_mat_inverse_f32+0x1e4>
 800b7b2:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800b918 <arm_mat_inverse_f32+0x208>
 800b7b6:	4632      	mov	r2, r6
 800b7b8:	4663      	mov	r3, ip
 800b7ba:	e00b      	b.n	800b7d4 <arm_mat_inverse_f32+0xc4>
 800b7bc:	eef4 7a47 	vcmp.f32	s15, s14
 800b7c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7c4:	f102 0201 	add.w	r2, r2, #1
 800b7c8:	bfc8      	it	gt
 800b7ca:	eeb0 7a67 	vmovgt.f32	s14, s15
 800b7ce:	42a2      	cmp	r2, r4
 800b7d0:	442b      	add	r3, r5
 800b7d2:	d014      	beq.n	800b7fe <arm_mat_inverse_f32+0xee>
 800b7d4:	edd3 7a00 	vldr	s15, [r3]
 800b7d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b7dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7e0:	eeb1 6a67 	vneg.f32	s12, s15
 800b7e4:	dcea      	bgt.n	800b7bc <arm_mat_inverse_f32+0xac>
 800b7e6:	eeb4 6a47 	vcmp.f32	s12, s14
 800b7ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7ee:	f102 0201 	add.w	r2, r2, #1
 800b7f2:	bfc8      	it	gt
 800b7f4:	eeb0 7a46 	vmovgt.f32	s14, s12
 800b7f8:	42a2      	cmp	r2, r4
 800b7fa:	442b      	add	r3, r5
 800b7fc:	d1ea      	bne.n	800b7d4 <arm_mat_inverse_f32+0xc4>
 800b7fe:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800b802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b806:	d075      	beq.n	800b8f4 <arm_mat_inverse_f32+0x1e4>
 800b808:	eef5 6a40 	vcmp.f32	s13, #0.0
 800b80c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b810:	d070      	beq.n	800b8f4 <arm_mat_inverse_f32+0x1e4>
 800b812:	4672      	mov	r2, lr
 800b814:	4663      	mov	r3, ip
 800b816:	ed93 7a00 	vldr	s14, [r3]
 800b81a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b81e:	3a01      	subs	r2, #1
 800b820:	ece3 7a01 	vstmia	r3!, {s15}
 800b824:	d1f7      	bne.n	800b816 <arm_mat_inverse_f32+0x106>
 800b826:	9901      	ldr	r1, [sp, #4]
 800b828:	464b      	mov	r3, r9
 800b82a:	ed93 7a00 	vldr	s14, [r3]
 800b82e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b832:	3901      	subs	r1, #1
 800b834:	ece3 7a01 	vstmia	r3!, {s15}
 800b838:	d1f7      	bne.n	800b82a <arm_mat_inverse_f32+0x11a>
 800b83a:	9803      	ldr	r0, [sp, #12]
 800b83c:	ea4f 0886 	mov.w	r8, r6, lsl #2
 800b840:	42b1      	cmp	r1, r6
 800b842:	d039      	beq.n	800b8b8 <arm_mat_inverse_f32+0x1a8>
 800b844:	eddb 6a00 	vldr	s13, [fp]
 800b848:	465a      	mov	r2, fp
 800b84a:	4673      	mov	r3, lr
 800b84c:	46e2      	mov	sl, ip
 800b84e:	ecba 7a01 	vldmia	sl!, {s14}
 800b852:	edd2 7a00 	vldr	s15, [r2]
 800b856:	ee26 7a87 	vmul.f32	s14, s13, s14
 800b85a:	3b01      	subs	r3, #1
 800b85c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b860:	ece2 7a01 	vstmia	r2!, {s15}
 800b864:	d1f3      	bne.n	800b84e <arm_mat_inverse_f32+0x13e>
 800b866:	9b01      	ldr	r3, [sp, #4]
 800b868:	44bb      	add	fp, r7
 800b86a:	4602      	mov	r2, r0
 800b86c:	46ca      	mov	sl, r9
 800b86e:	ecba 7a01 	vldmia	sl!, {s14}
 800b872:	edd2 7a00 	vldr	s15, [r2]
 800b876:	ee26 7a87 	vmul.f32	s14, s13, s14
 800b87a:	3b01      	subs	r3, #1
 800b87c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b880:	ece2 7a01 	vstmia	r2!, {s15}
 800b884:	d1f3      	bne.n	800b86e <arm_mat_inverse_f32+0x15e>
 800b886:	4428      	add	r0, r5
 800b888:	3101      	adds	r1, #1
 800b88a:	428c      	cmp	r4, r1
 800b88c:	44c3      	add	fp, r8
 800b88e:	d1d7      	bne.n	800b840 <arm_mat_inverse_f32+0x130>
 800b890:	9b04      	ldr	r3, [sp, #16]
 800b892:	f1be 0e01 	subs.w	lr, lr, #1
 800b896:	f106 0601 	add.w	r6, r6, #1
 800b89a:	449c      	add	ip, r3
 800b89c:	f1a7 0704 	sub.w	r7, r7, #4
 800b8a0:	44a9      	add	r9, r5
 800b8a2:	f47f af7e 	bne.w	800b7a2 <arm_mat_inverse_f32+0x92>
 800b8a6:	eef5 6a40 	vcmp.f32	s13, #0.0
 800b8aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8ae:	d006      	beq.n	800b8be <arm_mat_inverse_f32+0x1ae>
 800b8b0:	2000      	movs	r0, #0
 800b8b2:	b007      	add	sp, #28
 800b8b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8b8:	44bb      	add	fp, r7
 800b8ba:	4428      	add	r0, r5
 800b8bc:	e7e4      	b.n	800b888 <arm_mat_inverse_f32+0x178>
 800b8be:	9b05      	ldr	r3, [sp, #20]
 800b8c0:	9a01      	ldr	r2, [sp, #4]
 800b8c2:	685b      	ldr	r3, [r3, #4]
 800b8c4:	edd3 7a00 	vldr	s15, [r3]
 800b8c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b8cc:	fb02 f204 	mul.w	r2, r2, r4
 800b8d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8d4:	4614      	mov	r4, r2
 800b8d6:	bf08      	it	eq
 800b8d8:	3304      	addeq	r3, #4
 800b8da:	d007      	beq.n	800b8ec <arm_mat_inverse_f32+0x1dc>
 800b8dc:	e7e8      	b.n	800b8b0 <arm_mat_inverse_f32+0x1a0>
 800b8de:	ecf3 7a01 	vldmia	r3!, {s15}
 800b8e2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b8e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b8ea:	d1e1      	bne.n	800b8b0 <arm_mat_inverse_f32+0x1a0>
 800b8ec:	f10e 0e01 	add.w	lr, lr, #1
 800b8f0:	4574      	cmp	r4, lr
 800b8f2:	d1f4      	bne.n	800b8de <arm_mat_inverse_f32+0x1ce>
 800b8f4:	f06f 0004 	mvn.w	r0, #4
 800b8f8:	b007      	add	sp, #28
 800b8fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8fe:	f06f 0002 	mvn.w	r0, #2
 800b902:	b007      	add	sp, #28
 800b904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b908:	4656      	mov	r6, sl
 800b90a:	3f01      	subs	r7, #1
 800b90c:	f846 bb04 	str.w	fp, [r6], #4
 800b910:	f47f af1b 	bne.w	800b74a <arm_mat_inverse_f32+0x3a>
 800b914:	e735      	b.n	800b782 <arm_mat_inverse_f32+0x72>
 800b916:	bf00      	nop
 800b918:	00000000 	.word	0x00000000

0800b91c <arm_mat_init_f32>:
 800b91c:	8001      	strh	r1, [r0, #0]
 800b91e:	8042      	strh	r2, [r0, #2]
 800b920:	6043      	str	r3, [r0, #4]
 800b922:	4770      	bx	lr

0800b924 <arm_mat_add_f32>:
 800b924:	b4f0      	push	{r4, r5, r6, r7}
 800b926:	e9d1 4700 	ldrd	r4, r7, [r1]
 800b92a:	6803      	ldr	r3, [r0, #0]
 800b92c:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800b930:	6856      	ldr	r6, [r2, #4]
 800b932:	42a3      	cmp	r3, r4
 800b934:	d15d      	bne.n	800b9f2 <arm_mat_add_f32+0xce>
 800b936:	6812      	ldr	r2, [r2, #0]
 800b938:	4293      	cmp	r3, r2
 800b93a:	d15a      	bne.n	800b9f2 <arm_mat_add_f32+0xce>
 800b93c:	8803      	ldrh	r3, [r0, #0]
 800b93e:	8844      	ldrh	r4, [r0, #2]
 800b940:	fb04 f403 	mul.w	r4, r4, r3
 800b944:	08a5      	lsrs	r5, r4, #2
 800b946:	d032      	beq.n	800b9ae <arm_mat_add_f32+0x8a>
 800b948:	f10c 0110 	add.w	r1, ip, #16
 800b94c:	f107 0210 	add.w	r2, r7, #16
 800b950:	f106 0310 	add.w	r3, r6, #16
 800b954:	4628      	mov	r0, r5
 800b956:	ed12 7a04 	vldr	s14, [r2, #-16]
 800b95a:	ed51 7a04 	vldr	s15, [r1, #-16]
 800b95e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b962:	3801      	subs	r0, #1
 800b964:	ed43 7a04 	vstr	s15, [r3, #-16]
 800b968:	ed12 7a03 	vldr	s14, [r2, #-12]
 800b96c:	ed51 7a03 	vldr	s15, [r1, #-12]
 800b970:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b974:	f101 0110 	add.w	r1, r1, #16
 800b978:	ed43 7a03 	vstr	s15, [r3, #-12]
 800b97c:	ed12 7a02 	vldr	s14, [r2, #-8]
 800b980:	ed51 7a06 	vldr	s15, [r1, #-24]	; 0xffffffe8
 800b984:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b988:	f102 0210 	add.w	r2, r2, #16
 800b98c:	ed43 7a02 	vstr	s15, [r3, #-8]
 800b990:	ed51 7a05 	vldr	s15, [r1, #-20]	; 0xffffffec
 800b994:	ed12 7a05 	vldr	s14, [r2, #-20]	; 0xffffffec
 800b998:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b99c:	f103 0310 	add.w	r3, r3, #16
 800b9a0:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800b9a4:	d1d7      	bne.n	800b956 <arm_mat_add_f32+0x32>
 800b9a6:	012b      	lsls	r3, r5, #4
 800b9a8:	449c      	add	ip, r3
 800b9aa:	441f      	add	r7, r3
 800b9ac:	441e      	add	r6, r3
 800b9ae:	f014 0403 	ands.w	r4, r4, #3
 800b9b2:	d01b      	beq.n	800b9ec <arm_mat_add_f32+0xc8>
 800b9b4:	edd7 7a00 	vldr	s15, [r7]
 800b9b8:	ed9c 7a00 	vldr	s14, [ip]
 800b9bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b9c0:	3c01      	subs	r4, #1
 800b9c2:	edc6 7a00 	vstr	s15, [r6]
 800b9c6:	d011      	beq.n	800b9ec <arm_mat_add_f32+0xc8>
 800b9c8:	eddc 7a01 	vldr	s15, [ip, #4]
 800b9cc:	ed97 7a01 	vldr	s14, [r7, #4]
 800b9d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b9d4:	2c01      	cmp	r4, #1
 800b9d6:	edc6 7a01 	vstr	s15, [r6, #4]
 800b9da:	d007      	beq.n	800b9ec <arm_mat_add_f32+0xc8>
 800b9dc:	eddc 7a02 	vldr	s15, [ip, #8]
 800b9e0:	ed97 7a02 	vldr	s14, [r7, #8]
 800b9e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b9e8:	edc6 7a02 	vstr	s15, [r6, #8]
 800b9ec:	2000      	movs	r0, #0
 800b9ee:	bcf0      	pop	{r4, r5, r6, r7}
 800b9f0:	4770      	bx	lr
 800b9f2:	f06f 0002 	mvn.w	r0, #2
 800b9f6:	e7fa      	b.n	800b9ee <arm_mat_add_f32+0xca>

0800b9f8 <__libc_init_array>:
 800b9f8:	b570      	push	{r4, r5, r6, lr}
 800b9fa:	4d0d      	ldr	r5, [pc, #52]	; (800ba30 <__libc_init_array+0x38>)
 800b9fc:	4c0d      	ldr	r4, [pc, #52]	; (800ba34 <__libc_init_array+0x3c>)
 800b9fe:	1b64      	subs	r4, r4, r5
 800ba00:	10a4      	asrs	r4, r4, #2
 800ba02:	2600      	movs	r6, #0
 800ba04:	42a6      	cmp	r6, r4
 800ba06:	d109      	bne.n	800ba1c <__libc_init_array+0x24>
 800ba08:	4d0b      	ldr	r5, [pc, #44]	; (800ba38 <__libc_init_array+0x40>)
 800ba0a:	4c0c      	ldr	r4, [pc, #48]	; (800ba3c <__libc_init_array+0x44>)
 800ba0c:	f000 f82e 	bl	800ba6c <_init>
 800ba10:	1b64      	subs	r4, r4, r5
 800ba12:	10a4      	asrs	r4, r4, #2
 800ba14:	2600      	movs	r6, #0
 800ba16:	42a6      	cmp	r6, r4
 800ba18:	d105      	bne.n	800ba26 <__libc_init_array+0x2e>
 800ba1a:	bd70      	pop	{r4, r5, r6, pc}
 800ba1c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba20:	4798      	blx	r3
 800ba22:	3601      	adds	r6, #1
 800ba24:	e7ee      	b.n	800ba04 <__libc_init_array+0xc>
 800ba26:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba2a:	4798      	blx	r3
 800ba2c:	3601      	adds	r6, #1
 800ba2e:	e7f2      	b.n	800ba16 <__libc_init_array+0x1e>
 800ba30:	0800baac 	.word	0x0800baac
 800ba34:	0800baac 	.word	0x0800baac
 800ba38:	0800baac 	.word	0x0800baac
 800ba3c:	0800bab0 	.word	0x0800bab0

0800ba40 <memcpy>:
 800ba40:	440a      	add	r2, r1
 800ba42:	4291      	cmp	r1, r2
 800ba44:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba48:	d100      	bne.n	800ba4c <memcpy+0xc>
 800ba4a:	4770      	bx	lr
 800ba4c:	b510      	push	{r4, lr}
 800ba4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba52:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba56:	4291      	cmp	r1, r2
 800ba58:	d1f9      	bne.n	800ba4e <memcpy+0xe>
 800ba5a:	bd10      	pop	{r4, pc}

0800ba5c <memset>:
 800ba5c:	4402      	add	r2, r0
 800ba5e:	4603      	mov	r3, r0
 800ba60:	4293      	cmp	r3, r2
 800ba62:	d100      	bne.n	800ba66 <memset+0xa>
 800ba64:	4770      	bx	lr
 800ba66:	f803 1b01 	strb.w	r1, [r3], #1
 800ba6a:	e7f9      	b.n	800ba60 <memset+0x4>

0800ba6c <_init>:
 800ba6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba6e:	bf00      	nop
 800ba70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba72:	bc08      	pop	{r3}
 800ba74:	469e      	mov	lr, r3
 800ba76:	4770      	bx	lr

0800ba78 <_fini>:
 800ba78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba7a:	bf00      	nop
 800ba7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba7e:	bc08      	pop	{r3}
 800ba80:	469e      	mov	lr, r3
 800ba82:	4770      	bx	lr
