
---------- Begin Simulation Statistics ----------
final_tick                                 2928589500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213469                       # Simulator instruction rate (inst/s)
host_mem_usage                                 894188                       # Number of bytes of host memory used
host_op_rate                                   243792                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.06                       # Real time elapsed on the host
host_tick_rate                               64994469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618678                       # Number of instructions simulated
sim_ops                                      10985031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002929                       # Number of seconds simulated
sim_ticks                                  2928589500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.321325                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1125547                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1133238                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 23                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27442                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1719279                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              78453                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           80394                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1941                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2624331                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  347858                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          649                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4476280                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3678469                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24605                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418242                       # Number of branches committed
system.cpu.commit.bw_lim_events                567284                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          961836                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622808                       # Number of instructions committed
system.cpu.commit.committedOps               10989161                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5521777                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.990149                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.617214                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2451378     44.39%     44.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       899884     16.30%     60.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       548199      9.93%     70.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       403134      7.30%     77.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       230489      4.17%     82.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       237620      4.30%     86.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       151374      2.74%     89.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        32415      0.59%     89.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       567284     10.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5521777                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322766                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549744                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247692                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387352     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247692     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094461      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989161                       # Class of committed instruction
system.cpu.commit.refs                        2342153                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618678                       # Number of Instructions Simulated
system.cpu.committedOps                      10985031                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.608938                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.608938                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1204672                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2893                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1118081                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12136761                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1973402                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2305050                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24960                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9535                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                145619                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2624331                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1946789                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3421763                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  8677                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10791511                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   55594                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.448054                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2204143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1551858                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.842441                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5653703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.176443                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.829139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3006838     53.18%     53.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   178167      3.15%     56.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   480952      8.51%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   449001      7.94%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   163380      2.89%     75.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   381858      6.75%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   270059      4.78%     87.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   152859      2.70%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   570589     10.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5653703                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          203477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27055                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2500100                       # Number of branches executed
system.cpu.iew.exec_nop                          6227                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.000135                       # Inst execution rate
system.cpu.iew.exec_refs                      2535125                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1156863                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  247329                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1337914                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                397                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3156                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1212845                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11951838                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1378262                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             44348                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11715150                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1667                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 20501                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24960                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 23826                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           271                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            37503                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          292                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        68982                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        90222                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       118384                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            292                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17274                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9781                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11211825                       # num instructions consuming a value
system.cpu.iew.wb_count                      11627014                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520274                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5833222                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.985087                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11637479                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13153602                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8478748                       # number of integer regfile writes
system.cpu.ipc                               1.642203                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.642203                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               599      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8892914     75.62%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90770      0.77%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7486      0.06%     76.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               11869      0.10%     76.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56302      0.48%     77.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48939      0.42%     77.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20586      0.18%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23883      0.20%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39781      0.34%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3208      0.03%     78.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1337      0.01%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3146      0.03%     78.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2405      0.02%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1976      0.02%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1387739     11.80%     90.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1166539      9.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11759498                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      119485                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010161                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   38295     32.05%     32.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     16      0.01%     32.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                15197     12.72%     44.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               473      0.40%     45.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     7      0.01%     45.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                10828      9.06%     54.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     54.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%     54.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     10      0.01%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     54.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22130     18.52%     72.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32519     27.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11561320                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28686383                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11338934                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12459152                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11945214                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11759498                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 397                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          960579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2259                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             68                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       695836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5653703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.079964                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.040540                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1594047     28.19%     28.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1195714     21.15%     49.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              872159     15.43%     64.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              782500     13.84%     78.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              332482      5.88%     84.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              394204      6.97%     91.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              279373      4.94%     96.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              131012      2.32%     98.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               72212      1.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5653703                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.007706                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 317064                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             608060                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       288080                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            447324                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            113011                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            99074                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1337914                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1212845                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8359285                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          5857180                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  399479                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889111                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 215659                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2035181                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   4490                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  8351                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19546929                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12046721                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13010684                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2381932                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 155210                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24960                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                427724                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1121573                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13489243                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         384427                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19310                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    688254                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            407                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           412936                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     16904099                       # The number of ROB reads
system.cpu.rob.rob_writes                    24034274                       # The number of ROB writes
system.cpu.timesIdled                            7952                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325971                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  220525                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9161                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72645                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5317                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3770                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3770                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5317                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            74                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18248                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       581568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  581568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9161                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9161    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9161                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11134000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           47935000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32280                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         9443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12632                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13607                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         12889                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19392                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          106                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        38409                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                109607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1633280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2138304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3771584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            36963                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000081                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009009                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  36960     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              36963                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           58397500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36006996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          19334495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                10576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17193                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27769                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               10576                       # number of overall hits
system.l2.overall_hits::.cpu.data               17193                       # number of overall hits
system.l2.overall_hits::total                   27769                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2313                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6775                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9088                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2313                       # number of overall misses
system.l2.overall_misses::.cpu.data              6775                       # number of overall misses
system.l2.overall_misses::total                  9088                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    180503000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    520534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        701037500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    180503000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    520534500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       701037500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            12889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23968                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36857                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           12889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23968                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36857                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.179455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282669                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.246575                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.179455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282669                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.246575                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78038.478167                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76831.660517                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77138.809419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78038.478167                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76831.660517                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77138.809419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9088                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9088                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    157383000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    452784500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    610167500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    157383000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    452784500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    610167500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.179455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.246575                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.179455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.246575                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68042.801556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66831.660517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67139.909771                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68042.801556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66831.660517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67139.909771                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9443                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9443                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9443                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        12629                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            12629                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        12629                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        12629                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               806                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   806                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3770                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3770                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    288839000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     288839000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.823864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.823864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76615.119363                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76615.119363                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    251139000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    251139000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.823864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.823864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66615.119363                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66615.119363                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          10576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2313                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2313                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    180503000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    180503000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        12889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          12889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.179455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.179455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78038.478167                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78038.478167                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    157383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    157383000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.179455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.179455                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68042.801556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68042.801556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    231695500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    231695500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        19392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         19392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.154961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77103.327787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77103.327787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    201645500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    201645500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.154961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154961                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67103.327787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67103.327787                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                32                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           74                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              74                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           106                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.698113                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.698113                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1498000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1498000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.698113                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.698113                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20243.243243                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20243.243243                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6292.663523                       # Cycle average of tags in use
system.l2.tags.total_refs                       72567                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.902320                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      46.258004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1677.197967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4569.207552                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.034860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048009                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8084                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.069817                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    590319                       # Number of tag accesses
system.l2.tags.data_accesses                   590319                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         147968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         433600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             581568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       147968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        147968                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9087                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          50525347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         148057623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             198582970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     50525347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50525347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         50525347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        148057623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            198582970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000584000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18753                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9087                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9087                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     66563250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               236944500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7325.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26075.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7822                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9087                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    461.166005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.388173                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.971190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          312     24.78%     24.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          254     20.17%     44.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          125      9.93%     54.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           70      5.56%     60.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           54      4.29%     64.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      3.10%     67.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      3.26%     71.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      2.54%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          332     26.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1259                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 581568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  581568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       198.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    198.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2928485000                       # Total gap between requests
system.mem_ctrls.avgGap                     322271.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       147968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       433600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 50525346.758226104081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 148057622.961497336626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6775                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62248500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    174696000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26924.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25785.39                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4676700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2470545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31601640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     231104640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        404689170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        783787680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1458330375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        497.963397                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2032947750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     97760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    797881750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4355400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2307360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33279540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     231104640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        396710880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        790506240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1458264060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        497.940753                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2050052000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     97760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    780777500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1932602                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1932602                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1932602                       # number of overall hits
system.cpu.icache.overall_hits::total         1932602                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        14187                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          14187                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        14187                       # number of overall misses
system.cpu.icache.overall_misses::total         14187                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    366570500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    366570500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    366570500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    366570500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1946789                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1946789                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1946789                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1946789                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007287                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007287                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007287                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007287                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25838.478889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25838.478889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25838.478889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25838.478889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        12632                       # number of writebacks
system.cpu.icache.writebacks::total             12632                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1298                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1298                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1298                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1298                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        12889                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        12889                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        12889                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        12889                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    311997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    311997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    311997000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    311997000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006621                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006621                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006621                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006621                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24206.455117                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24206.455117                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24206.455117                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24206.455117                       # average overall mshr miss latency
system.cpu.icache.replacements                  12632                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1932602                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1932602                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        14187                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         14187                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    366570500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    366570500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1946789                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1946789                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25838.478889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25838.478889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1298                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1298                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        12889                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        12889                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    311997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    311997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006621                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006621                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24206.455117                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24206.455117                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.075369                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1945490                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             12888                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            150.953600                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.075369                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996388                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996388                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3906466                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3906466                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2305187                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2305187                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2306818                       # number of overall hits
system.cpu.dcache.overall_hits::total         2306818                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        68281                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68281                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68309                       # number of overall misses
system.cpu.dcache.overall_misses::total         68309                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2785292499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2785292499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2785292499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2785292499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2373468                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2373468                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2375127                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2375127                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028768                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028768                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028760                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028760                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40791.618444                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40791.618444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40774.897876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40774.897876                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32815                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             271                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   121.088561                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9443                       # number of writebacks
system.cpu.dcache.writebacks::total              9443                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44239                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44239                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24069                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    740188999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    740188999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    740733999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    740733999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010129                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010129                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010134                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010134                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30787.330463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30787.330463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30775.437243                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30775.437243                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23050                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1237908                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1237908                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        41005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         41005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1190547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1190547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1278913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1278913                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29034.203146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29034.203146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21645                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21645                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19360                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    432811500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    432811500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22355.965909                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22355.965909                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1067118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1067118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1592409499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1592409499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024854                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024854                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58548.771932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58548.771932                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4604                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    305119999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    305119999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66272.806038                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66272.806038                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1631                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1631                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1659                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1659                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016878                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016878                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       545000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016275                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016275                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 20185.185185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 20185.185185                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          161                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           78                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2335500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2335500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.326360                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29942.307692                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29942.307692                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           78                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2257500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2257500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.326360                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28942.307692                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28942.307692                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       303000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029801                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 33666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       156500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31300                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           941.805849                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2331452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24074                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.845227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   941.805849                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.919732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.919732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          554                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4775466                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4775466                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2928589500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2928589500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
