<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<title>MEN - M75 MDIS Driver - m75_drv.h File Reference</title>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<meta name="Language" content="en, english">
<meta name="Copyright" content="All material copyright MEN Mikro Elektronik GmbH">
<link href="men_stylesheet.css" rel="stylesheet" type="text/css">
</head>
<body>

<div class="left_to_right" style="padding-top: 6px; background-color: #F0F0F0; height: 110px; border-bottom: 2px solid #D1D1D2;">
	<!-- Titel -->
	<img src="menlogo.gif" alt="MEN" style="float: left; height: 103px; width: 155px; margin: 0px;">
	<h1 style="margin: 0px; padding-top: 35px; padding-bottom: 0px;">M75 MDIS Driver &nbsp; </h1>
	<h3>m75_drv.h File Reference</h3>
</div>

<div class="left_to_right">
<!-- Hauptteil -->
	<div class="main">
<!-- Generated by Doxygen 1.3.2 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a> | <a class="qindex" href="examples.html">Examples</a></div>
<h1>m75_drv.h File Reference</h1>Header file for M75 driver containing M75 specific status codes and M75 function prototypes.  
<a href="#_details">More...</a>
<p>

<p>
<a href="m75__drv_8h-source.html">Go to the source code of this file.</a><table border=0 cellpadding=0 cellspacing=0>
<tr><td></td></tr>
<tr><td colspan=2><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>struct &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="structM75__SCC__REGS__PB.html">M75_SCC_REGS_PB</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Structure for passing data with M75_SCC_REGS Getstat. </em> <a href="structM75__SCC__REGS__PB.html#_details">More...</a><em><br><br></td></tr>
<tr><td colspan=2><br><h2>M75 SCC register defaults</h2></td></tr>
<tr><td colspan=2><a name="scc_register_defaults"/></a> <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a0">WR01_DEFAULT</a>&nbsp;&nbsp;&nbsp;0xF9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SCC Interrupt Enables. </em> <a href="#a0"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a1">WR01_DEFAULT_ASY</a>&nbsp;&nbsp;&nbsp;0x13</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SCC Interrupt Enables. </em> <a href="#a1"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a2">WR02_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt Vector. </em> <a href="#a2"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a3">WR03_DEFAULT</a>&nbsp;&nbsp;&nbsp;0xD8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx Control and Parameters. </em> <a href="#a3"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a4">WR03_DEFAULT_ASY</a>&nbsp;&nbsp;&nbsp;0xC0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx Control and Parameters, async mode. </em> <a href="#a4"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a5">WR04_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx and Tx Control. </em> <a href="#a5"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a6">WR04_DEFAULT_ASY</a>&nbsp;&nbsp;&nbsp;0x4C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx and Tx Control in async mode. </em> <a href="#a6"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a7">WR05_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x61</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Tx Control. </em> <a href="#a7"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a8">WR05_DEFAULT_ASY</a>&nbsp;&nbsp;&nbsp;0x60</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Tx Control, async mode. </em> <a href="#a8"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a9">WR06_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SDLC Address. </em> <a href="#a9"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a10">WR07_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x7E</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">WR7: SDLC Flag. </em> <a href="#a10"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a11">WR7P_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x73</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">WR7': Extended Feature, extended read. </em> <a href="#a11"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a12">WR09_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x2B</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master Interrupt Control and Reset. </em> <a href="#a12"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a13">WR10_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx and Tx miscellaneous Control Bits. </em> <a href="#a13"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a14">WR11_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Mode. </em> <a href="#a14"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a15">WR11_DEFAULT_ASY</a>&nbsp;&nbsp;&nbsp;0x56</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock Mode. </em> <a href="#a15"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a16">WR12_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x71</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">BR Generator Time Constant, Lower Byte. </em> <a href="#a16"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a17">WR13_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">BR Generator Time Constant, Upper Byte. </em> <a href="#a17"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a18">WR14_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Miscellaneous Control. </em> <a href="#a18"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a19">WR15_DEFAULT</a>&nbsp;&nbsp;&nbsp;0xC5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ext. </em> <a href="#a19"></a><em><br><br></td></tr>
<tr><td colspan=2><br><h2>M75 specific Getstat/Setstat standard codes</h2></td></tr>
<tr><td colspan=2>!!! extended read is only set/reset by WR15(2) !!!<p>
<a name="getstat_setstat_codes"/></a> <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a20">M75_IRQ_ENABLE</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x1E</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: Enable/Disable current channels interrupts. </em> <a href="#a20"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a21">M75_SCC_REG_03</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x03</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: WR03: Rx control &amp; parameters. </em> <a href="#a21"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a22">M75_SCC_REG_04</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x04</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: WR04: Rx/Tx control bits. </em> <a href="#a22"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a23">M75_SCC_REG_05</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x05</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: WR05: Tx control &amp; parameters. </em> <a href="#a23"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a24">M75_SCC_REG_06</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x06</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: WR06: SDLC Address. </em> <a href="#a24"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a25">M75_SCC_REG_10</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x0A</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: WR10: Tx/Rx misc control. </em> <a href="#a25"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a26">M75_SCC_REG_11</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x0B</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: WR11: Clock mode. </em> <a href="#a26"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a27">M75_SCC_REG_14</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x0E</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: WR14: Misc control. </em> <a href="#a27"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a28">M75_IO_SEL</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: IO select bit for current channel. </em> <a href="#a28"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a29">M75_GETBLOCK_TOUT</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">G,S: Timeout for M_getblock calls, cur chan. </em> <a href="#a29"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a30">M75_SETBLOCK_TOUT</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">G,S: Timeout for M_setblock calls, cur chan. </em> <a href="#a30"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a31">M75_MAX_TXFRAME_SIZE</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">G,S: Maximum Tx frame size, cur channel. </em> <a href="#a31"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a32">M75_MAX_RXFRAME_SIZE</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">G,S: Maximum Rx frame size, cur channel. </em> <a href="#a32"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a33">M75_MAX_TXFRAME_NUM</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x1A</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">G,S: Maximum number Tx frames, cur channel. </em> <a href="#a33"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a34">M75_MAX_RXFRAME_NUM</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x1B</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">G,S: Maximum number Rx frames, cur bchannel. </em> <a href="#a34"></a><em><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a35" doxytag="m75_drv.h::M75_SETRXSIG"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a35">M75_SETRXSIG</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x1C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: install Rx Signal. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a36" doxytag="m75_drv.h::M75_CLRRXSIG"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a36">M75_CLRRXSIG</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x1D</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: remove Rx Signal. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a37">M75_BRGEN_TCONST</a>&nbsp;&nbsp;&nbsp;M_DEV_OF+0x1F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">S: set Baud Rate Generator Time constant, 16 bit value. </em> <a href="#a37"></a><em><br><br></td></tr>
<tr><td colspan=2><br><h2>M75 specific Getstat/Setstat block codes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a53">M75_SCC_REGS</a>&nbsp;&nbsp;&nbsp;M_DEV_BLK_OF+0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">G: get all SCC WRxx registers (BlockGetstat). </em> <a href="#a53"></a><em><br><br></td></tr>
<tr><td colspan=2><br><h2>M75 specific Error/Warning codes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a54" doxytag="m75_drv.h::M75_ERR_BADPARAMETER"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a54">M75_ERR_BADPARAMETER</a>&nbsp;&nbsp;&nbsp;(ERR_LL_ILL_PARAM)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">bad parameter <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a55" doxytag="m75_drv.h::M75_ERR_RX_QEMPTY"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a55">M75_ERR_RX_QEMPTY</a>&nbsp;&nbsp;&nbsp;(ERR_DEV+1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx queue empty. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a56" doxytag="m75_drv.h::M75_ERR_RX_QFULL"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a56">M75_ERR_RX_QFULL</a>&nbsp;&nbsp;&nbsp;(ERR_DEV+2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx queue full or not initialized. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a57" doxytag="m75_drv.h::M75_ERR_RX_BREAKABORT"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a57">M75_ERR_RX_BREAKABORT</a>&nbsp;&nbsp;&nbsp;(ERR_DEV+3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Break/Abort received. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a58" doxytag="m75_drv.h::M75_ERR_RX_OVERFLOW"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a58">M75_ERR_RX_OVERFLOW</a>&nbsp;&nbsp;&nbsp;(ERR_DEV+4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status or Data FIFO overflow. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a59" doxytag="m75_drv.h::M75_ERR_RX_ERROR"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a59">M75_ERR_RX_ERROR</a>&nbsp;&nbsp;&nbsp;(ERR_DEV+5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">General Rx Error (CRC/Parity/Overrun). <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a60" doxytag="m75_drv.h::M75_ERR_TX_QFULL"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a60">M75_ERR_TX_QFULL</a>&nbsp;&nbsp;&nbsp;(ERR_DEV+6)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Tx queue full. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a61" doxytag="m75_drv.h::M75_ERR_FRAMETOOLARGE"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a61">M75_ERR_FRAMETOOLARGE</a>&nbsp;&nbsp;&nbsp;(ERR_DEV+7)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">frame larger than MAX_FRAME_SIZE <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a62" doxytag="m75_drv.h::M75_ERR_TXFIFO_NOACCESS"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a62">M75_ERR_TXFIFO_NOACCESS</a>&nbsp;&nbsp;&nbsp;(ERR_DEV+8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cannot send data to Tx FIFO. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a63" doxytag="m75_drv.h::M75_ERR_CH_NUMBER"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a63">M75_ERR_CH_NUMBER</a>&nbsp;&nbsp;&nbsp;(ERR_DEV+9)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">bad channel number <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a64" doxytag="m75_drv.h::M75_ERR_SIGBUSY"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a64">M75_ERR_SIGBUSY</a>&nbsp;&nbsp;&nbsp;(ERR_DEV+10)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">signal already installed/removed <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a name="a65" doxytag="m75_drv.h::M75_ERR_INT_DISABLED"></a>
#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="m75__drv_8h.html#a65">M75_ERR_INT_DISABLED</a>&nbsp;&nbsp;&nbsp;(ERR_DEV+11)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">global or individual interrupts not enabled <br><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Header file for M75 driver containing M75 specific status codes and M75 function prototypes. 
<p>
<dl compact><dt><b>Author:</b></dt><dd><a href="mailto:Christian.Schuster@men.de">Christian.Schuster@men.de</a> <dl compact><dt><b>Date</b></dt><dd>2009/07/14 17:47:33 </dd></dl>
<dl compact><dt><b>Revision</b></dt><dd>2.5 </dd></dl>
</dd></dl>
<p>
<dl compact><dt><b>Preprocessor Switches:</b></dt><dd>_ONE_NAMESPACE_PER_DRIVER_ _LL_DRV_ M75_SW</dd></dl>
<hr><h2>Define Documentation</h2>
<a name="a37" doxytag="m75_drv.h::M75_BRGEN_TCONST"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_BRGEN_TCONST&nbsp;&nbsp;&nbsp;M_DEV_OF+0x1F
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S: set Baud Rate Generator Time constant, 16 bit value. 
<p>
The time constant is computed according to the formula below: <div class="fragment"><pre>
.             _                _
.            |                  |
.            | clock frequency  |          with:
.   tconst = |----------------- | - 2;        clock frequency = 14.7456 MHz
.            |  2 * Baud Rate   |
.            |_                _|

 some example values for SDLC (clock mode=1)

.   Baudrate	|	Timeconstant
.      9,600	|	0x02FE
.     64,000	|	0x0071
.    115,200	|	0x003E
.  1,053,200	|	0x0005
.  2,457,600	|	0x0001
</pre></div>    </td>
  </tr>
</table>
<a name="a29" doxytag="m75_drv.h::M75_GETBLOCK_TOUT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_GETBLOCK_TOUT&nbsp;&nbsp;&nbsp;M_DEV_OF+0x16
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
G,S: Timeout for M_getblock calls, cur chan. 
<p>
-1: wait endless; <br>
 0: return immediately <br>
 &gt;0: time in ms     </td>
  </tr>
</table>
<a name="a28" doxytag="m75_drv.h::M75_IO_SEL"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_IO_SEL&nbsp;&nbsp;&nbsp;M_DEV_OF+0x15
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S: IO select bit for current channel. 
<p>
0: select front IO; 1: select rear IO;     </td>
  </tr>
</table>
<a name="a20" doxytag="m75_drv.h::M75_IRQ_ENABLE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_IRQ_ENABLE&nbsp;&nbsp;&nbsp;M_DEV_OF+0x1E
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S: Enable/Disable current channels interrupts. 
<p>
This SetStat does not affect the Master IE or the other channels interrupts. Before enabling the channels individual interrupts, the global interrupt has to be enabled ( M_MK_IRQ_ENABLE ).<br>
 possible values: 1: enable interrupts; 0: disable interrupts     </td>
  </tr>
</table>
<a name="a34" doxytag="m75_drv.h::M75_MAX_RXFRAME_NUM"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_MAX_RXFRAME_NUM&nbsp;&nbsp;&nbsp;M_DEV_OF+0x1B
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
G,S: Maximum number Rx frames, cur bchannel. 
<p>
possible values: 0 .. system limitations <br>
 !!! all data is lost     </td>
  </tr>
</table>
<a name="a32" doxytag="m75_drv.h::M75_MAX_RXFRAME_SIZE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_MAX_RXFRAME_SIZE&nbsp;&nbsp;&nbsp;M_DEV_OF+0x19
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
G,S: Maximum Rx frame size, cur channel. 
<p>
possible values: 0 .. 0x800 <br>
 !!! all data is lost     </td>
  </tr>
</table>
<a name="a33" doxytag="m75_drv.h::M75_MAX_TXFRAME_NUM"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_MAX_TXFRAME_NUM&nbsp;&nbsp;&nbsp;M_DEV_OF+0x1A
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
G,S: Maximum number Tx frames, cur channel. 
<p>
possible values: 0 .. system limitations <br>
 !!! all data is lost     </td>
  </tr>
</table>
<a name="a31" doxytag="m75_drv.h::M75_MAX_TXFRAME_SIZE"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_MAX_TXFRAME_SIZE&nbsp;&nbsp;&nbsp;M_DEV_OF+0x18
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
G,S: Maximum Tx frame size, cur channel. 
<p>
possible values: 0 .. 0x800 <br>
 !!! all data is lost     </td>
  </tr>
</table>
<a name="a21" doxytag="m75_drv.h::M75_SCC_REG_03"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_SCC_REG_03&nbsp;&nbsp;&nbsp;M_DEV_OF+0x03
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S: WR03: Rx control &amp; parameters. 
<p>
<div class="fragment"><pre>
.   -----------------------
.  |D7|D6|D5|D4|D3|D2|D1|D0|
.   -----------------------
.    |  |        |  |     |
.    |  |        |  |      --- Rx Enable
.    |  |        |   --------- Address Search Mode (SDLC)
.    |  |         ------------ Rx CRC Enable
.    |  |
.    0  0  Rx 5 bits/char
.    0  1  Rx 7 bits/char
.    1  0  Rx 6 bits/char
.    1  1  Rx 8 bits/char
 </pre></div><ul>
<li>Bits 7 and 6: Receiver Bits/Character<br>
 The state of these two bits determines the number of bits to be assembled as a characterin the received serial data stream. The number of bits per character can be changed while a character is being assembled, but only before the number of bits currently programmed is reached. In synchronous modes and SDLC modes, the SCC transfers an 8-bit section of the serial data stream to the receive FIFO at the appropriate time.<br>
<br>
</li><li>Bit 3: Receiver CRC Enable<br>
 This bit is used to initiate CRC calculation at the beginning of the last byte transferred from the Receiver Shift register to the receive FIFO. This operation occurs independently of the number of bytes in the receive FIFO. If this feature is used, care must be taken to ensure that eight bits per character is selected in the receiver because of an inherent delay from the Receive Shift register to the CRC checker. This bit is internally set to 1 in SDLC mode and the SCC calculates CRC on all bits ex-cept inserted zeros between the opening and closing character flags.<br>
<br>
</li><li>Bit 2: Address Search Mode (SDLC)<br>
 Setting this bit in SDLC mode causes messages with addresses not matching the address programmed in WR6 to be rejected. No receiver interrupts can occur in this mode unless there is an address match. The address that the SCC attempts to match is unique (1 in 256).<br>
<br>
</li><li>Bit 0: Receiver Enable<br>
 When this bit is set to 1, receiver operation begins. This bit should be set only after all other receiver parameters are established and the receiver is completely initialized. This bit is reset by a channel or hardware reset command, and it disables the receiver.<br>
 Before enabling the receiver, the interrupts have to be enabled first. </li></ul>
    </td>
  </tr>
</table>
<a name="a22" doxytag="m75_drv.h::M75_SCC_REG_04"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_SCC_REG_04&nbsp;&nbsp;&nbsp;M_DEV_OF+0x04
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S: WR04: Rx/Tx control bits. 
<p>
<div class="fragment"><pre>
.   -----------------------
.  |D7|D6|D5|D4|D3|D2|D1|D0|
.   -----------------------
.                      |  |
.                      |   --- Parity Enable
.                      |
.                       ------ Parity Even/Odd
 </pre></div><ul>
<li>Bit 1: Parity Even/Odd <br>
 This bit determines whether parity is checked as even or odd. A 1 programmed here selects even parity, and a 0 selects odd parity. This bit is ignored if the Parity Enable bit is not set.<br>
<br>
</li><li>Bit 0: Parity Enable<br>
 When this bit is set, an additional bit position beyond those specified in the bits/character control is added to the transmitted data and is expected in the receive data. The Received Parity bit is transferred to the CPU as part of the data unless eight bits per character is selected in the receiver. </li></ul>
    </td>
  </tr>
</table>
<a name="a23" doxytag="m75_drv.h::M75_SCC_REG_05"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_SCC_REG_05&nbsp;&nbsp;&nbsp;M_DEV_OF+0x05
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S: WR05: Tx control &amp; parameters. 
<p>
<div class="fragment"><pre>
.   -----------------------
.  |D7|D6|D5|D4|D3|D2|D1|D0|
.   -----------------------
.       |  |     |        |
.       |  |     |         --- Tx CRC Enable
.       |  |     |
.       |  |      ------------ Tx Enable
.       |  |
.       0  0  Tx 5 or less bits/char
.       0  1  Tx 7 bits/char
.       1  0  Tx 6 bits/char
.       1  1  Tx 8 bits/char
 </pre></div><ul>
<li>Bits 6 and 5: TX Bits/Character 1 and 0 <br>
 These bits control the number of bits in each byte transferred to the transmit buffer. Bits sent must be right justified with least significant bits first. The Five Or Less mode allows transmission of one to five bits per character; however, the CPU should format the data character as shown below. In the Six or Seven Bits/Character modes, unused data bits are ignored. <div class="fragment"><pre>
.   |D7|D6|D5|D4|D3|D2|D1|D0|   Transmitter
.     1  1  1  1  0  0  0 D0    Sends one data bit
.     1  1  1  0  0  0 D1 D0    Sends two data bits
.     1  1  0  0  0 D2 D1 D0    Sends three data bits
.     1  0  0  0 D3 D2 D1 D0    Sends four data bits
.     0  0  0 D4 D3 D2 D1 D0    Sends five data bits
 </pre></div></li></ul>
<p>
<ul>
<li>Bit 3: Transmit Enable <br>
 Data is not transmitted until this bit is set, and the TxD output sends continuous 1s unless Auto Echo mode or SDLC Loop mode is selected. If this bit is reset after transmission has started, the transmission of data or sync characters is completed. If the transmitter is disabled during the transmission of a CRC character, sync or flag characters are sent instead of CRC. This bit is reset by a channel or hardware reset.<br>
 Before enabling the transmitter, the interrupts have to be enabled first.<br>
<br>
</li><li>Bit 0: Transmit CRC Enable <br>
 This bit determines whether or not CRC is calculated on a transmit character. If this bit is set at the time the character is loaded from the transmit buffer to the Transmit Shift register, CRC is calculated on that character. CRC is not automatically sent unless this bit is set when the transmit underrun exists.<br>
<br>
 </li></ul>
    </td>
  </tr>
</table>
<a name="a24" doxytag="m75_drv.h::M75_SCC_REG_06"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_SCC_REG_06&nbsp;&nbsp;&nbsp;M_DEV_OF+0x06
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S: WR06: SDLC Address. 
<p>
WR06 is programmed to contain the secondary address field used to compare against the address field of the SDLC Frame. In SDLC mode, the SCC does not automatically transmit the station address at the beginning of a response frame.     </td>
  </tr>
</table>
<a name="a25" doxytag="m75_drv.h::M75_SCC_REG_10"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_SCC_REG_10&nbsp;&nbsp;&nbsp;M_DEV_OF+0x0A
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S: WR10: Tx/Rx misc control. 
<p>
<div class="fragment"><pre>
.   -----------------------
.  |D7|D6|D5|D4|D3|D2|D1|D0|
.   -----------------------
.    |  |  |     |
.    |  |  |      ----------- Mark/Flag Idle
.    |  |  |
.    |  0  0  NRZ
.    |  0  1  NRZI
.    |  1  x  reserved
.    |
.     ----------------------- CRC Preset I/O
 </pre></div><ul>
<li>Bit 7: CRC Presets 1 or 0<br>
 This bit specifies the initialized condition of the receive CRC checker and the transmit CRC generator. If this bit is set to 1, the CRC generator and checker are preset to 1. If this bit is set to 0, the CRC generator and checker are preset to 0. The transmitted CRC is inverted before transmission and the received CRC is checked against the bit pattern "0001110100001111". This bit is reset by a channel or hardware reset.<br>
<br>
</li><li>Bits 6 and 5: Data Encoding 1 and 2<br>
 These bits control the coding method used for both the transmitter and the receiver. All of the clocking options are available for all coding methods. Any coding method can be used in the X1 clock mode.<br>
<br>
</li><li>Bit 3: Mark/Flag Idle<br>
 This bit is used to control the idle line condition. If this bit is set to 0, the transmitter sends flags as an idle line. If this bit is set to 1, the transmitter sends continuous 1s after the closing flag of a frame. The idle line condition is selected byte by byte; i.e., either a flag or eight 1s are transmitted. </li></ul>
    </td>
  </tr>
</table>
<a name="a26" doxytag="m75_drv.h::M75_SCC_REG_11"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_SCC_REG_11&nbsp;&nbsp;&nbsp;M_DEV_OF+0x0B
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S: WR11: Clock mode. 
<p>
WR11 is the Clock Mode Control register. The bits in this register control the sources of both the receive and transmit clocks, the type of signal on the Sync and RTxC pins, and the direction of the TRxC pin. <div class="fragment"><pre>
.   -----------------------
.  |D7|D6|D5|D4|D3|D2|D1|D0|
.   -----------------------
.       |  |  |  |  |  |  |
.       |  |  |  |  |  0  0  /TRxC Out = Xtal Output
.       |  |  |  |  |  0  1  /TRxC Out = Transmit Clock
.       |  |  |  |  |  1  0  /TRxC Out = BR Generator Output
.       |  |  |  |  |  0  0  /TRxC Out = reserved
.       |  |  |  |   ------- /TRxC O/I
.       |  |  |  |
.       |  |  0  0  Transmit Clock = /RTxC Pin
.       |  |  0  1  Transmit Clock = /TRxC Pin
.       |  |  1  0  Transmit Clock = BR Generator Output
.       |  |  1  1  Transmit Clock = reserved
.       |  |
.       0  0  Receive Clock = /RTxC Pin
.       0  1  Receive Clock = /TRxC Pin
.       1  0  Receive Clock = BR Generator Output
.       1  1  Receive Clock = reserved
 </pre></div><ul>
<li>Bits 6 and 5: Receiver Clock 1 And 0<br>
 These bits determine the source of the receive clock. They do not interfere with any of the modes of operation in the SCC but simply control a multiplexer just before the internal receive clock input. A hardware reset forces the receive clock to come from the TRxC pin.<br>
<br>
</li><li>Bits 4 and 3: Transmit Clock 1 and 0<br>
 These bits determine the source of the transmit clock. They do not interfere with any of the modes of operation of the SCC but simply control a multiplexer just before the internal transmit clock input. A hardware reset selects the TRxC pin as the source of the transmit clocks.<br>
<br>
</li><li>Bit 2: TRxC O/I<br>
 This bit determines the direction of the TRxC pin. If this it is set to 1, the TRxC pin is an output and carries the signal selected by D1 and D0 of this register. However, if either the receive or the transmit clock is programmed to come from the TRxC pin, TRxC will be an input, regardless of the state of this bit. The TRxC pin is also an input if this bit is set to 0. A hardware reset forces this bit to 0.<br>
<br>
</li><li>Bits 1 and 0: TRxC Output Source 1 And 0<br>
 These bits determine the signal to be echoed out of the SCC via the TRxC pin. No signal is produced if TRxC has been programmed as the source of either the receive or the transmit clock. If TRxC O/I (bit 2) is set to 0, these bits are ignored. If the XTAL oscillator output is programmed to be echoed, and the XTAL oscillator has not been enabled, the TRxC pin goes High. Hardware reset selects the XTAL oscillator as the output source. </li></ul>
    </td>
  </tr>
</table>
<a name="a27" doxytag="m75_drv.h::M75_SCC_REG_14"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_SCC_REG_14&nbsp;&nbsp;&nbsp;M_DEV_OF+0x0E
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
S: WR14: Misc control. 
<p>
<div class="fragment"><pre>
.   -----------------------
.  |D7|D6|D5|D4|D3|D2|D1|D0|
.   -----------------------
.             |  |
.             |   ---------- Auto Echo
.              ------------- Local Loopback
 </pre></div><ul>
<li>Bit 4: Local Loopback<br>
 Setting this bit to 1 selects the Local Loopback mode of operation In this mode, the internal transmitted data are routed back to the receiver, as well as to the TxD pin. The CTS and DCD inputs are ignored as enables in Local Loopback mode, even if Auto Enables is selected. (if so programmed, transitions on these inputs still cause interrupts.) This mode works with any Transmit/Receive mode except Loop mode. For meaningful results, the frequency of the transmit and receive clocks must be the same. This bit is reset by a channel or hardware reset.<br>
<br>
</li><li>Bit 3: Auto Echo<br>
 Setting this bit to 1 selects the Auto Enable mode of operation. In this mode, the TxD pin is connected to RxD, as in Local Loopback mode, but the receiver still listens to the RxD input. Transmitted data are never seen inside or outside the SCC in this mode, and CTS is ignored as a transmit enable. This bit is reset by a channel or hardware reset. </li></ul>
    </td>
  </tr>
</table>
<a name="a53" doxytag="m75_drv.h::M75_SCC_REGS"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_SCC_REGS&nbsp;&nbsp;&nbsp;M_DEV_BLK_OF+0x00
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
G: get all SCC WRxx registers (BlockGetstat). 
<p>
returns a structure of type <a class="el" href="structM75__SCC__REGS__PB.html">M75_SCC_REGS_PB</a>     </td>
  </tr>
</table>
<a name="a30" doxytag="m75_drv.h::M75_SETBLOCK_TOUT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define M75_SETBLOCK_TOUT&nbsp;&nbsp;&nbsp;M_DEV_OF+0x17
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
G,S: Timeout for M_setblock calls, cur chan. 
<p>
-1: wait endless; <br>
 0: return immediately <br>
 &gt;0: time in ms     </td>
  </tr>
</table>
<a name="a0" doxytag="m75_drv.h::WR01_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR01_DEFAULT&nbsp;&nbsp;&nbsp;0xF9
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SCC Interrupt Enables. 
<p>
RxInt on special condition only, Parity is SC, others disable     </td>
  </tr>
</table>
<a name="a1" doxytag="m75_drv.h::WR01_DEFAULT_ASY"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR01_DEFAULT_ASY&nbsp;&nbsp;&nbsp;0x13
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SCC Interrupt Enables. 
<p>
RxInt on first char or special condition, Parity is SC, Tx Int, others disable     </td>
  </tr>
</table>
<a name="a2" doxytag="m75_drv.h::WR02_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR02_DEFAULT&nbsp;&nbsp;&nbsp;0x00
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt Vector. 
<p>
not used     </td>
  </tr>
</table>
<a name="a3" doxytag="m75_drv.h::WR03_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR03_DEFAULT&nbsp;&nbsp;&nbsp;0xD8
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx Control and Parameters. 
<p>
8bpc, Hunt, Rx CRC en, Rx disable     </td>
  </tr>
</table>
<a name="a4" doxytag="m75_drv.h::WR03_DEFAULT_ASY"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR03_DEFAULT_ASY&nbsp;&nbsp;&nbsp;0xC0
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx Control and Parameters, async mode. 
<p>
8bpc, Rx disable     </td>
  </tr>
</table>
<a name="a5" doxytag="m75_drv.h::WR04_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR04_DEFAULT&nbsp;&nbsp;&nbsp;0x20
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx and Tx Control. 
<p>
SDLC mode, parity even &amp; disabled     </td>
  </tr>
</table>
<a name="a6" doxytag="m75_drv.h::WR04_DEFAULT_ASY"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR04_DEFAULT_ASY&nbsp;&nbsp;&nbsp;0x4C
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx and Tx Control in async mode. 
<p>
ASYNC, CLK X16, 2StopB, no parity     </td>
  </tr>
</table>
<a name="a7" doxytag="m75_drv.h::WR05_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR05_DEFAULT&nbsp;&nbsp;&nbsp;0x61
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx Control. 
<p>
8bpC, Tx disable, Tx CRC en     </td>
  </tr>
</table>
<a name="a8" doxytag="m75_drv.h::WR05_DEFAULT_ASY"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR05_DEFAULT_ASY&nbsp;&nbsp;&nbsp;0x60
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Tx Control, async mode. 
<p>
8bpC, Tx disable     </td>
  </tr>
</table>
<a name="a9" doxytag="m75_drv.h::WR06_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR06_DEFAULT&nbsp;&nbsp;&nbsp;0x00
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SDLC Address. 
<p>
not used     </td>
  </tr>
</table>
<a name="a10" doxytag="m75_drv.h::WR07_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR07_DEFAULT&nbsp;&nbsp;&nbsp;0x7E
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
WR7: SDLC Flag. 
<p>
standard SDLC flag     </td>
  </tr>
</table>
<a name="a12" doxytag="m75_drv.h::WR09_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR09_DEFAULT&nbsp;&nbsp;&nbsp;0x2B
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Master Interrupt Control and Reset. 
<p>
SW Intack, MIE, NV, VIS     </td>
  </tr>
</table>
<a name="a13" doxytag="m75_drv.h::WR10_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR10_DEFAULT&nbsp;&nbsp;&nbsp;0x80
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Rx and Tx miscellaneous Control Bits. 
<p>
CRC preset 1, NRZ, others disable     </td>
  </tr>
</table>
<a name="a14" doxytag="m75_drv.h::WR11_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR11_DEFAULT&nbsp;&nbsp;&nbsp;0x16
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Clock Mode. 
<p>
Rx clock: RTxC pin, Tx: BR Gen, TxC Out: BR Gen     </td>
  </tr>
</table>
<a name="a15" doxytag="m75_drv.h::WR11_DEFAULT_ASY"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR11_DEFAULT_ASY&nbsp;&nbsp;&nbsp;0x56
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Clock Mode. 
<p>
Rx clock: BR Gen, Tx: BR Gen, TxC Out: BR Gen     </td>
  </tr>
</table>
<a name="a16" doxytag="m75_drv.h::WR12_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR12_DEFAULT&nbsp;&nbsp;&nbsp;0x71
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
BR Generator Time Constant, Lower Byte. 
<p>
See descrition WR13_DEFAULT     </td>
  </tr>
</table>
<a name="a17" doxytag="m75_drv.h::WR13_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR13_DEFAULT&nbsp;&nbsp;&nbsp;0x00
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
BR Generator Time Constant, Upper Byte. 
<p>
Baud Rate: 64.000     </td>
  </tr>
</table>
<a name="a18" doxytag="m75_drv.h::WR14_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR14_DEFAULT&nbsp;&nbsp;&nbsp;0x07
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Miscellaneous Control. 
<p>
DTR/REQ function, BR Gen Source: PCLK Input BR Gen Enable     </td>
  </tr>
</table>
<a name="a19" doxytag="m75_drv.h::WR15_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR15_DEFAULT&nbsp;&nbsp;&nbsp;0xC5
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Ext. 
<p>
Break/Abort, TxUndr/EOM, Status FIFO en, WR7' en Sync/Hunt IE should always be disabled     </td>
  </tr>
</table>
<a name="a11" doxytag="m75_drv.h::WR7P_DEFAULT"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define WR7P_DEFAULT&nbsp;&nbsp;&nbsp;0x73
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
WR7': Extended Feature, extended read. 
<p>
Extended read, complete CRC Rx, DTR/REQ Fast Mode Auto EOM res &amp; Tx Flag     </td>
  </tr>
</table>

	</div>
</div>

<div class="footer">
<!-- Footer -->
	<p class="footer">
	Generated for M75 MDIS Driver using <a href="http://www.doxygen.org">doxygen</a>.<br>
	Copyright &copy; 2019 <a href="http://www.men.de">MEN Mikro Elektronik GmbH</a>. All Rights Reserved.
	</p>
</div>

</body>
</html>

