Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design cgra2x2.ngc ...
WARNING:NetListWriters:298 - No output is written to cgra2x2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Inst_Mem_Out_Reg0<67 : 0> on block PE11
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Inst_Mem_Out<67 : 0> on block PE11 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Inst_Mem_Out_Reg0<67 : 0> on block PE10
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Inst_Mem_Out<67 : 0> on block PE10 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file cgra2x2.edif ...
ngc2edif: Total memory usage is 96404 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rom00.ngc ...
WARNING:NetListWriters:298 - No output is written to rom00.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rom00.edif ...
ngc2edif: Total memory usage is 78740 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TrueDualPortBram256.ngc ...
WARNING:NetListWriters:298 - No output is written to TrueDualPortBram256.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file TrueDualPortBram256.edif ...
ngc2edif: Total memory usage is 77716 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rom01.ngc ...
WARNING:NetListWriters:298 - No output is written to rom01.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rom01.edif ...
ngc2edif: Total memory usage is 79444 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rom10.ngc ...
WARNING:NetListWriters:298 - No output is written to rom10.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rom10.edif ...
ngc2edif: Total memory usage is 78740 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rom11.ngc ...
WARNING:NetListWriters:298 - No output is written to rom11.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rom11.edif ...
ngc2edif: Total memory usage is 78804 kilobytes

