#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff43ac04b90 .scope module, "machine_TB" "machine_TB" 2 101;
 .timescale -9 -10;
v0x7ff43ac267d0_0 .var "clk", 0 0;
v0x7ff43ac268b0_0 .var "in", 0 0;
v0x7ff43ac26980_0 .net "out_mealy", 0 0, v0x7ff43ac25cf0_0;  1 drivers
v0x7ff43ac26a10_0 .net "out_moore", 0 0, v0x7ff43ac26610_0;  1 drivers
v0x7ff43ac26aa0_0 .var "rst_n", 0 0;
S_0x7ff43ac09550 .scope module, "me" "mealy" 2 107, 2 51 0, S_0x7ff43ac04b90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
P_0x7ff43ac096b0 .param/l "a" 0 2 59, C4<00>;
P_0x7ff43ac096f0 .param/l "b" 0 2 59, C4<01>;
P_0x7ff43ac09730 .param/l "c" 0 2 59, C4<10>;
P_0x7ff43ac09770 .param/l "d" 0 2 59, C4<11>;
v0x7ff43ac01d80_0 .net "clk", 0 0, v0x7ff43ac267d0_0;  1 drivers
v0x7ff43ac25a00_0 .var "curr_state", 1 0;
v0x7ff43ac25ab0_0 .net "in", 0 0, v0x7ff43ac268b0_0;  1 drivers
v0x7ff43ac25b60_0 .var "in2", 0 0;
v0x7ff43ac25c00_0 .var "next_state", 1 0;
v0x7ff43ac25cf0_0 .var "out", 0 0;
v0x7ff43ac25d90_0 .net "rst_n", 0 0, v0x7ff43ac26aa0_0;  1 drivers
E_0x7ff43ac0fbd0 .event edge, v0x7ff43ac25ab0_0, v0x7ff43ac25b60_0, v0x7ff43ac25a00_0;
E_0x7ff43ac10050 .event edge, v0x7ff43ac25ab0_0, v0x7ff43ac25a00_0;
E_0x7ff43ac0fa90/0 .event negedge, v0x7ff43ac25d90_0;
E_0x7ff43ac0fa90/1 .event posedge, v0x7ff43ac01d80_0;
E_0x7ff43ac0fa90 .event/or E_0x7ff43ac0fa90/0, E_0x7ff43ac0fa90/1;
S_0x7ff43ac25e70 .scope module, "mo" "moore" 2 106, 2 4 0, S_0x7ff43ac04b90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
P_0x7ff43ac26030 .param/l "a" 0 2 13, C4<00>;
P_0x7ff43ac26070 .param/l "b" 0 2 13, C4<01>;
P_0x7ff43ac260b0 .param/l "c" 0 2 13, C4<10>;
P_0x7ff43ac260f0 .param/l "d" 0 2 13, C4<11>;
v0x7ff43ac26350_0 .net "clk", 0 0, v0x7ff43ac267d0_0;  alias, 1 drivers
v0x7ff43ac26410_0 .var "curr_state", 1 0;
v0x7ff43ac264b0_0 .net "in", 0 0, v0x7ff43ac268b0_0;  alias, 1 drivers
v0x7ff43ac26580_0 .var "next_state", 1 0;
v0x7ff43ac26610_0 .var "out", 0 0;
v0x7ff43ac266f0_0 .net "rst_n", 0 0, v0x7ff43ac26aa0_0;  alias, 1 drivers
E_0x7ff43ac262d0 .event edge, v0x7ff43ac26410_0;
E_0x7ff43ac26310 .event edge, v0x7ff43ac25ab0_0, v0x7ff43ac26410_0;
    .scope S_0x7ff43ac25e70;
T_0 ;
    %wait E_0x7ff43ac0fa90;
    %load/vec4 v0x7ff43ac266f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff43ac26410_0, 10;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff43ac26580_0;
    %assign/vec4 v0x7ff43ac26410_0, 10;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff43ac25e70;
T_1 ;
    %wait E_0x7ff43ac26310;
    %load/vec4 v0x7ff43ac26410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff43ac26580_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x7ff43ac264b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x7ff43ac26580_0, 0;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x7ff43ac264b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v0x7ff43ac26580_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7ff43ac264b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %assign/vec4 v0x7ff43ac26580_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x7ff43ac264b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %assign/vec4 v0x7ff43ac26580_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff43ac25e70;
T_2 ;
    %wait E_0x7ff43ac262d0;
    %load/vec4 v0x7ff43ac26410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac26610_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac26610_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac26610_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac26610_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac26610_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ff43ac09550;
T_3 ;
    %wait E_0x7ff43ac0fa90;
    %load/vec4 v0x7ff43ac25a00_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac25b60_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x7ff43ac25a00_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac25b60_0, 0, 1;
T_3.2 ;
    %load/vec4 v0x7ff43ac25a00_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac25b60_0, 0, 1;
T_3.4 ;
    %load/vec4 v0x7ff43ac25a00_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac25b60_0, 0, 1;
T_3.6 ;
    %load/vec4 v0x7ff43ac25d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7ff43ac25a00_0, 10;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7ff43ac25c00_0;
    %assign/vec4 v0x7ff43ac25a00_0, 10;
T_3.9 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff43ac09550;
T_4 ;
    %wait E_0x7ff43ac10050;
    %load/vec4 v0x7ff43ac25a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff43ac25c00_0, 0, 2;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x7ff43ac25ab0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %assign/vec4 v0x7ff43ac25c00_0, 0;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x7ff43ac25ab0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v0x7ff43ac25c00_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x7ff43ac25ab0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %assign/vec4 v0x7ff43ac25c00_0, 0;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x7ff43ac25ab0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %assign/vec4 v0x7ff43ac25c00_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ff43ac09550;
T_5 ;
    %wait E_0x7ff43ac0fbd0;
    %load/vec4 v0x7ff43ac25a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac25cf0_0, 0, 1;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac25cf0_0, 0, 1;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7ff43ac25b60_0;
    %inv;
    %store/vec4 v0x7ff43ac25cf0_0, 0, 1;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7ff43ac25b60_0;
    %store/vec4 v0x7ff43ac25cf0_0, 0, 1;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac25cf0_0, 0, 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7ff43ac04b90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac267d0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7ff43ac267d0_0;
    %inv;
    %store/vec4 v0x7ff43ac267d0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x7ff43ac04b90;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac268b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac26aa0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac268b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac26aa0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac268b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac26aa0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac268b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac26aa0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac268b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac26aa0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac268b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac26aa0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac268b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac26aa0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac268b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac26aa0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac268b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac26aa0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff43ac268b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff43ac26aa0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7ff43ac04b90;
T_8 ;
    %delay 20000, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7ff43ac04b90;
T_9 ;
    %vpi_call 2 130 "$dumpvars" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "w6.v";
