{
  "design": {
    "design_info": {
      "boundary_crc": "0xDB2B149B0260021F",
      "device": "xc7z020clg484-1",
      "name": "design_bridge",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "arbiter_0": "",
      "ahb_master_0": "",
      "decoder_0": "",
      "multiplexor_0": "",
      "write_mux_0": "",
      "ahb_slave_0": "",
      "bridge_0": ""
    },
    "ports": {
      "enable1": {
        "direction": "I"
      },
      "din1": {
        "type": "data",
        "direction": "I",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "addr1": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "wcontrol1": {
        "direction": "I"
      },
      "slave_sel1": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "dout1": {
        "type": "data",
        "direction": "O",
        "left": "31",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_bridge_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "20000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "arbiter_0": {
        "vlnv": "xilinx.com:module_ref:arbiter:1.0",
        "xci_name": "design_bridge_arbiter_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "arbiter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "hclk": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_bridge_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "20000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "hresetn": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "hreq_1": {
            "direction": "I"
          },
          "hreq_2": {
            "direction": "I"
          },
          "hreq_3": {
            "direction": "I"
          },
          "sel_1": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sel_2": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sel_3": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "hready": {
            "direction": "I"
          },
          "hready_out": {
            "direction": "I"
          },
          "hresp": {
            "direction": "I"
          },
          "hgrantb": {
            "direction": "I"
          },
          "hreqb": {
            "direction": "O"
          },
          "hgrant_1": {
            "direction": "O"
          },
          "hgrant_2": {
            "direction": "O"
          },
          "hgrant_3": {
            "direction": "O"
          },
          "sel": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "ahb_master_0": {
        "vlnv": "xilinx.com:module_ref:ahb_master:1.0",
        "xci_name": "design_bridge_ahb_master_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ahb_master",
          "boundary_crc": "0x0"
        },
        "ports": {
          "hclk": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_bridge_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "20000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "hresetn": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "enable": {
            "direction": "I"
          },
          "din": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "addr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "wr": {
            "direction": "I"
          },
          "hrdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "slave_sel": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "hgrant": {
            "direction": "I"
          },
          "sel": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "haddr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "hwrite": {
            "direction": "O"
          },
          "hburst": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "hready": {
            "direction": "O"
          },
          "hwdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "hreq": {
            "direction": "O"
          }
        }
      },
      "decoder_0": {
        "vlnv": "xilinx.com:module_ref:decoder:1.0",
        "xci_name": "design_bridge_decoder_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "hsel_1": {
            "direction": "O"
          },
          "hsel_2": {
            "direction": "O"
          },
          "hsel_3": {
            "direction": "O"
          }
        }
      },
      "multiplexor_0": {
        "vlnv": "xilinx.com:module_ref:multiplexor:1.0",
        "xci_name": "design_bridge_multiplexor_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "multiplexor",
          "boundary_crc": "0x0"
        },
        "ports": {
          "hrdata1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hrdata2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hrdata3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hreadyout1": {
            "direction": "I"
          },
          "hreadyout2": {
            "direction": "I"
          },
          "hreadyout3": {
            "direction": "I"
          },
          "hresp1": {
            "direction": "I"
          },
          "hresp2": {
            "direction": "I"
          },
          "hresp3": {
            "direction": "I"
          },
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "hrdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "hreadyout": {
            "direction": "O"
          },
          "hresp": {
            "direction": "O"
          }
        }
      },
      "write_mux_0": {
        "vlnv": "xilinx.com:module_ref:write_mux:1.0",
        "xci_name": "design_bridge_write_mux_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "write_mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "haddr_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "haddr_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "haddr_3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hwdata_1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hwdata_2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hwdata_3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hready_1": {
            "direction": "I"
          },
          "hready_2": {
            "direction": "I"
          },
          "hready_3": {
            "direction": "I"
          },
          "hgrant_1": {
            "direction": "I"
          },
          "hgrant_2": {
            "direction": "I"
          },
          "hgrant_3": {
            "direction": "I"
          },
          "hwrite_1": {
            "direction": "I"
          },
          "hwrite_2": {
            "direction": "I"
          },
          "hwrite_3": {
            "direction": "I"
          },
          "haddr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "hwdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "hwrite": {
            "direction": "O"
          },
          "hready": {
            "direction": "O"
          }
        }
      },
      "ahb_slave_0": {
        "vlnv": "xilinx.com:module_ref:ahb_slave:1.0",
        "xci_name": "design_bridge_ahb_slave_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ahb_slave",
          "boundary_crc": "0x0"
        },
        "ports": {
          "hclk": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_bridge_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "20000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "hresetn": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "hsel": {
            "direction": "I"
          },
          "haddr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hwrite": {
            "direction": "I"
          },
          "hburst": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "hready": {
            "direction": "I"
          },
          "hwdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hreadyout": {
            "direction": "O"
          },
          "hresp": {
            "direction": "O"
          },
          "hrdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "bridge_0": {
        "vlnv": "xilinx.com:module_ref:bridge:1.0",
        "xci_name": "design_bridge_bridge_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bridge",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel_l": {
            "direction": "I"
          },
          "hreq_in_l": {
            "direction": "I"
          },
          "slave_sel_in_l": {
            "direction": "I"
          },
          "hgrant_in_r": {
            "direction": "I"
          },
          "hresp_in_r": {
            "direction": "I"
          },
          "hreadyout_in_r": {
            "direction": "I"
          },
          "hrdata_in_r": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hwrite_in_l": {
            "direction": "I"
          },
          "hready_in_l": {
            "direction": "I"
          },
          "hwdata_in_l": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "haddr_in_l": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "haddr_out_r": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "hready_out_r": {
            "direction": "O"
          },
          "hwdata_out_r": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "hwrite_out_r": {
            "direction": "O"
          },
          "hrdata_out_l": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "hresp_out_l": {
            "direction": "O"
          },
          "hreadyout_out_l": {
            "direction": "O"
          },
          "hreq_out_r": {
            "direction": "O"
          },
          "slave_sel_out_r": {
            "direction": "O"
          },
          "hgrant_out_l": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ahb_master_0_sel": {
        "ports": [
          "ahb_master_0/sel",
          "arbiter_0/sel_1"
        ]
      },
      "arbiter_0_sel": {
        "ports": [
          "arbiter_0/sel",
          "decoder_0/sel",
          "multiplexor_0/sel",
          "bridge_0/slave_sel_in_l"
        ]
      },
      "arbiter_0_hgrant_1": {
        "ports": [
          "arbiter_0/hgrant_1",
          "ahb_master_0/hgrant",
          "write_mux_0/hgrant_1"
        ]
      },
      "Net": {
        "ports": [
          "clk",
          "arbiter_0/hclk",
          "ahb_master_0/hclk",
          "ahb_slave_0/hclk"
        ]
      },
      "Net1": {
        "ports": [
          "resetn",
          "arbiter_0/hresetn",
          "ahb_master_0/hresetn",
          "ahb_slave_0/hresetn"
        ]
      },
      "decoder_0_hsel_2": {
        "ports": [
          "decoder_0/hsel_2",
          "bridge_0/sel_l"
        ]
      },
      "decoder_0_hsel_1": {
        "ports": [
          "decoder_0/hsel_1",
          "ahb_slave_0/hsel"
        ]
      },
      "arbiter_0_hreqb": {
        "ports": [
          "arbiter_0/hreqb",
          "bridge_0/hreq_in_l"
        ]
      },
      "ahb_slave_0_hrdata": {
        "ports": [
          "ahb_slave_0/hrdata",
          "multiplexor_0/hrdata1"
        ]
      },
      "ahb_slave_0_hreadyout": {
        "ports": [
          "ahb_slave_0/hreadyout",
          "multiplexor_0/hreadyout1"
        ]
      },
      "ahb_slave_0_hresp": {
        "ports": [
          "ahb_slave_0/hresp",
          "multiplexor_0/hresp1"
        ]
      },
      "multiplexor_0_hrdata": {
        "ports": [
          "multiplexor_0/hrdata",
          "ahb_master_0/hrdata"
        ]
      },
      "multiplexor_0_hreadyout": {
        "ports": [
          "multiplexor_0/hreadyout",
          "arbiter_0/hready_out"
        ]
      },
      "multiplexor_0_hresp": {
        "ports": [
          "multiplexor_0/hresp",
          "arbiter_0/hresp"
        ]
      },
      "ahb_master_0_hreq": {
        "ports": [
          "ahb_master_0/hreq",
          "arbiter_0/hreq_1"
        ]
      },
      "write_mux_0_haddr": {
        "ports": [
          "write_mux_0/haddr",
          "ahb_slave_0/haddr",
          "bridge_0/haddr_in_l"
        ]
      },
      "write_mux_0_hready": {
        "ports": [
          "write_mux_0/hready",
          "ahb_slave_0/hready",
          "bridge_0/hready_in_l"
        ]
      },
      "ahb_master_0_hready": {
        "ports": [
          "ahb_master_0/hready",
          "write_mux_0/hready_1"
        ]
      },
      "ahb_master_0_hwdata": {
        "ports": [
          "ahb_master_0/hwdata",
          "write_mux_0/hwdata_1"
        ]
      },
      "ahb_master_0_hwrite": {
        "ports": [
          "ahb_master_0/hwrite",
          "write_mux_0/hwrite_1"
        ]
      },
      "ahb_master_0_haddr": {
        "ports": [
          "ahb_master_0/haddr",
          "write_mux_0/haddr_1"
        ]
      },
      "write_mux_0_hwdata": {
        "ports": [
          "write_mux_0/hwdata",
          "ahb_slave_0/hwdata",
          "bridge_0/hwdata_in_l"
        ]
      },
      "write_mux_0_hwrite": {
        "ports": [
          "write_mux_0/hwrite",
          "ahb_slave_0/hwrite",
          "bridge_0/hwrite_in_l"
        ]
      },
      "ahb_master_0_hburst": {
        "ports": [
          "ahb_master_0/hburst",
          "ahb_slave_0/hburst"
        ]
      },
      "enable1_1": {
        "ports": [
          "enable1",
          "ahb_master_0/enable"
        ]
      },
      "din1_1": {
        "ports": [
          "din1",
          "ahb_master_0/din"
        ]
      },
      "addr1_1": {
        "ports": [
          "addr1",
          "ahb_master_0/addr"
        ]
      },
      "wcontrol1_1": {
        "ports": [
          "wcontrol1",
          "ahb_master_0/wr"
        ]
      },
      "slave_sel1_1": {
        "ports": [
          "slave_sel1",
          "ahb_master_0/slave_sel"
        ]
      },
      "ahb_master_0_dout": {
        "ports": [
          "ahb_master_0/dout",
          "dout1"
        ]
      }
    }
  }
}